
RTOS_Software_Timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f40  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08006100  08006100  00016100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061d0  080061d0  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  080061d0  080061d0  000161d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080061d8  080061d8  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061d8  080061d8  000161d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061dc  080061dc  000161dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080061e0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001e26c  20000014  080061f4  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001e280  080061f4  0002e280  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001745c  00000000  00000000  00020087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003195  00000000  00000000  000374e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001408  00000000  00000000  0003a678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fa0  00000000  00000000  0003ba80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b289  00000000  00000000  0003ca20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000182ad  00000000  00000000  00067ca9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001108c6  00000000  00000000  0007ff56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000053e0  00000000  00000000  0019081c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  00195bfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000014 	.word	0x20000014
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080060e8 	.word	0x080060e8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000018 	.word	0x20000018
 80001fc:	080060e8 	.word	0x080060e8

08000200 <__aeabi_uldivmod>:
 8000200:	b953      	cbnz	r3, 8000218 <__aeabi_uldivmod+0x18>
 8000202:	b94a      	cbnz	r2, 8000218 <__aeabi_uldivmod+0x18>
 8000204:	2900      	cmp	r1, #0
 8000206:	bf08      	it	eq
 8000208:	2800      	cmpeq	r0, #0
 800020a:	bf1c      	itt	ne
 800020c:	f04f 31ff 	movne.w	r1, #4294967295
 8000210:	f04f 30ff 	movne.w	r0, #4294967295
 8000214:	f000 b970 	b.w	80004f8 <__aeabi_idiv0>
 8000218:	f1ad 0c08 	sub.w	ip, sp, #8
 800021c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000220:	f000 f806 	bl	8000230 <__udivmoddi4>
 8000224:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800022c:	b004      	add	sp, #16
 800022e:	4770      	bx	lr

08000230 <__udivmoddi4>:
 8000230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000234:	9e08      	ldr	r6, [sp, #32]
 8000236:	460d      	mov	r5, r1
 8000238:	4604      	mov	r4, r0
 800023a:	460f      	mov	r7, r1
 800023c:	2b00      	cmp	r3, #0
 800023e:	d14a      	bne.n	80002d6 <__udivmoddi4+0xa6>
 8000240:	428a      	cmp	r2, r1
 8000242:	4694      	mov	ip, r2
 8000244:	d965      	bls.n	8000312 <__udivmoddi4+0xe2>
 8000246:	fab2 f382 	clz	r3, r2
 800024a:	b143      	cbz	r3, 800025e <__udivmoddi4+0x2e>
 800024c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000250:	f1c3 0220 	rsb	r2, r3, #32
 8000254:	409f      	lsls	r7, r3
 8000256:	fa20 f202 	lsr.w	r2, r0, r2
 800025a:	4317      	orrs	r7, r2
 800025c:	409c      	lsls	r4, r3
 800025e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000262:	fa1f f58c 	uxth.w	r5, ip
 8000266:	fbb7 f1fe 	udiv	r1, r7, lr
 800026a:	0c22      	lsrs	r2, r4, #16
 800026c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000270:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000274:	fb01 f005 	mul.w	r0, r1, r5
 8000278:	4290      	cmp	r0, r2
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x62>
 800027c:	eb1c 0202 	adds.w	r2, ip, r2
 8000280:	f101 37ff 	add.w	r7, r1, #4294967295
 8000284:	f080 811c 	bcs.w	80004c0 <__udivmoddi4+0x290>
 8000288:	4290      	cmp	r0, r2
 800028a:	f240 8119 	bls.w	80004c0 <__udivmoddi4+0x290>
 800028e:	3902      	subs	r1, #2
 8000290:	4462      	add	r2, ip
 8000292:	1a12      	subs	r2, r2, r0
 8000294:	b2a4      	uxth	r4, r4
 8000296:	fbb2 f0fe 	udiv	r0, r2, lr
 800029a:	fb0e 2210 	mls	r2, lr, r0, r2
 800029e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002a2:	fb00 f505 	mul.w	r5, r0, r5
 80002a6:	42a5      	cmp	r5, r4
 80002a8:	d90a      	bls.n	80002c0 <__udivmoddi4+0x90>
 80002aa:	eb1c 0404 	adds.w	r4, ip, r4
 80002ae:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b2:	f080 8107 	bcs.w	80004c4 <__udivmoddi4+0x294>
 80002b6:	42a5      	cmp	r5, r4
 80002b8:	f240 8104 	bls.w	80004c4 <__udivmoddi4+0x294>
 80002bc:	4464      	add	r4, ip
 80002be:	3802      	subs	r0, #2
 80002c0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c4:	1b64      	subs	r4, r4, r5
 80002c6:	2100      	movs	r1, #0
 80002c8:	b11e      	cbz	r6, 80002d2 <__udivmoddi4+0xa2>
 80002ca:	40dc      	lsrs	r4, r3
 80002cc:	2300      	movs	r3, #0
 80002ce:	e9c6 4300 	strd	r4, r3, [r6]
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d908      	bls.n	80002ec <__udivmoddi4+0xbc>
 80002da:	2e00      	cmp	r6, #0
 80002dc:	f000 80ed 	beq.w	80004ba <__udivmoddi4+0x28a>
 80002e0:	2100      	movs	r1, #0
 80002e2:	e9c6 0500 	strd	r0, r5, [r6]
 80002e6:	4608      	mov	r0, r1
 80002e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ec:	fab3 f183 	clz	r1, r3
 80002f0:	2900      	cmp	r1, #0
 80002f2:	d149      	bne.n	8000388 <__udivmoddi4+0x158>
 80002f4:	42ab      	cmp	r3, r5
 80002f6:	d302      	bcc.n	80002fe <__udivmoddi4+0xce>
 80002f8:	4282      	cmp	r2, r0
 80002fa:	f200 80f8 	bhi.w	80004ee <__udivmoddi4+0x2be>
 80002fe:	1a84      	subs	r4, r0, r2
 8000300:	eb65 0203 	sbc.w	r2, r5, r3
 8000304:	2001      	movs	r0, #1
 8000306:	4617      	mov	r7, r2
 8000308:	2e00      	cmp	r6, #0
 800030a:	d0e2      	beq.n	80002d2 <__udivmoddi4+0xa2>
 800030c:	e9c6 4700 	strd	r4, r7, [r6]
 8000310:	e7df      	b.n	80002d2 <__udivmoddi4+0xa2>
 8000312:	b902      	cbnz	r2, 8000316 <__udivmoddi4+0xe6>
 8000314:	deff      	udf	#255	; 0xff
 8000316:	fab2 f382 	clz	r3, r2
 800031a:	2b00      	cmp	r3, #0
 800031c:	f040 8090 	bne.w	8000440 <__udivmoddi4+0x210>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000326:	fa1f fe8c 	uxth.w	lr, ip
 800032a:	2101      	movs	r1, #1
 800032c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000330:	fb07 2015 	mls	r0, r7, r5, r2
 8000334:	0c22      	lsrs	r2, r4, #16
 8000336:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800033a:	fb0e f005 	mul.w	r0, lr, r5
 800033e:	4290      	cmp	r0, r2
 8000340:	d908      	bls.n	8000354 <__udivmoddi4+0x124>
 8000342:	eb1c 0202 	adds.w	r2, ip, r2
 8000346:	f105 38ff 	add.w	r8, r5, #4294967295
 800034a:	d202      	bcs.n	8000352 <__udivmoddi4+0x122>
 800034c:	4290      	cmp	r0, r2
 800034e:	f200 80cb 	bhi.w	80004e8 <__udivmoddi4+0x2b8>
 8000352:	4645      	mov	r5, r8
 8000354:	1a12      	subs	r2, r2, r0
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb2 f0f7 	udiv	r0, r2, r7
 800035c:	fb07 2210 	mls	r2, r7, r0, r2
 8000360:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000364:	fb0e fe00 	mul.w	lr, lr, r0
 8000368:	45a6      	cmp	lr, r4
 800036a:	d908      	bls.n	800037e <__udivmoddi4+0x14e>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 32ff 	add.w	r2, r0, #4294967295
 8000374:	d202      	bcs.n	800037c <__udivmoddi4+0x14c>
 8000376:	45a6      	cmp	lr, r4
 8000378:	f200 80bb 	bhi.w	80004f2 <__udivmoddi4+0x2c2>
 800037c:	4610      	mov	r0, r2
 800037e:	eba4 040e 	sub.w	r4, r4, lr
 8000382:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000386:	e79f      	b.n	80002c8 <__udivmoddi4+0x98>
 8000388:	f1c1 0720 	rsb	r7, r1, #32
 800038c:	408b      	lsls	r3, r1
 800038e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000392:	ea4c 0c03 	orr.w	ip, ip, r3
 8000396:	fa05 f401 	lsl.w	r4, r5, r1
 800039a:	fa20 f307 	lsr.w	r3, r0, r7
 800039e:	40fd      	lsrs	r5, r7
 80003a0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003a4:	4323      	orrs	r3, r4
 80003a6:	fbb5 f8f9 	udiv	r8, r5, r9
 80003aa:	fa1f fe8c 	uxth.w	lr, ip
 80003ae:	fb09 5518 	mls	r5, r9, r8, r5
 80003b2:	0c1c      	lsrs	r4, r3, #16
 80003b4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003b8:	fb08 f50e 	mul.w	r5, r8, lr
 80003bc:	42a5      	cmp	r5, r4
 80003be:	fa02 f201 	lsl.w	r2, r2, r1
 80003c2:	fa00 f001 	lsl.w	r0, r0, r1
 80003c6:	d90b      	bls.n	80003e0 <__udivmoddi4+0x1b0>
 80003c8:	eb1c 0404 	adds.w	r4, ip, r4
 80003cc:	f108 3aff 	add.w	sl, r8, #4294967295
 80003d0:	f080 8088 	bcs.w	80004e4 <__udivmoddi4+0x2b4>
 80003d4:	42a5      	cmp	r5, r4
 80003d6:	f240 8085 	bls.w	80004e4 <__udivmoddi4+0x2b4>
 80003da:	f1a8 0802 	sub.w	r8, r8, #2
 80003de:	4464      	add	r4, ip
 80003e0:	1b64      	subs	r4, r4, r5
 80003e2:	b29d      	uxth	r5, r3
 80003e4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e8:	fb09 4413 	mls	r4, r9, r3, r4
 80003ec:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003f0:	fb03 fe0e 	mul.w	lr, r3, lr
 80003f4:	45a6      	cmp	lr, r4
 80003f6:	d908      	bls.n	800040a <__udivmoddi4+0x1da>
 80003f8:	eb1c 0404 	adds.w	r4, ip, r4
 80003fc:	f103 35ff 	add.w	r5, r3, #4294967295
 8000400:	d26c      	bcs.n	80004dc <__udivmoddi4+0x2ac>
 8000402:	45a6      	cmp	lr, r4
 8000404:	d96a      	bls.n	80004dc <__udivmoddi4+0x2ac>
 8000406:	3b02      	subs	r3, #2
 8000408:	4464      	add	r4, ip
 800040a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800040e:	fba3 9502 	umull	r9, r5, r3, r2
 8000412:	eba4 040e 	sub.w	r4, r4, lr
 8000416:	42ac      	cmp	r4, r5
 8000418:	46c8      	mov	r8, r9
 800041a:	46ae      	mov	lr, r5
 800041c:	d356      	bcc.n	80004cc <__udivmoddi4+0x29c>
 800041e:	d053      	beq.n	80004c8 <__udivmoddi4+0x298>
 8000420:	b156      	cbz	r6, 8000438 <__udivmoddi4+0x208>
 8000422:	ebb0 0208 	subs.w	r2, r0, r8
 8000426:	eb64 040e 	sbc.w	r4, r4, lr
 800042a:	fa04 f707 	lsl.w	r7, r4, r7
 800042e:	40ca      	lsrs	r2, r1
 8000430:	40cc      	lsrs	r4, r1
 8000432:	4317      	orrs	r7, r2
 8000434:	e9c6 7400 	strd	r7, r4, [r6]
 8000438:	4618      	mov	r0, r3
 800043a:	2100      	movs	r1, #0
 800043c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000440:	f1c3 0120 	rsb	r1, r3, #32
 8000444:	fa02 fc03 	lsl.w	ip, r2, r3
 8000448:	fa20 f201 	lsr.w	r2, r0, r1
 800044c:	fa25 f101 	lsr.w	r1, r5, r1
 8000450:	409d      	lsls	r5, r3
 8000452:	432a      	orrs	r2, r5
 8000454:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000458:	fa1f fe8c 	uxth.w	lr, ip
 800045c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000460:	fb07 1510 	mls	r5, r7, r0, r1
 8000464:	0c11      	lsrs	r1, r2, #16
 8000466:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800046a:	fb00 f50e 	mul.w	r5, r0, lr
 800046e:	428d      	cmp	r5, r1
 8000470:	fa04 f403 	lsl.w	r4, r4, r3
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x258>
 8000476:	eb1c 0101 	adds.w	r1, ip, r1
 800047a:	f100 38ff 	add.w	r8, r0, #4294967295
 800047e:	d22f      	bcs.n	80004e0 <__udivmoddi4+0x2b0>
 8000480:	428d      	cmp	r5, r1
 8000482:	d92d      	bls.n	80004e0 <__udivmoddi4+0x2b0>
 8000484:	3802      	subs	r0, #2
 8000486:	4461      	add	r1, ip
 8000488:	1b49      	subs	r1, r1, r5
 800048a:	b292      	uxth	r2, r2
 800048c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000490:	fb07 1115 	mls	r1, r7, r5, r1
 8000494:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000498:	fb05 f10e 	mul.w	r1, r5, lr
 800049c:	4291      	cmp	r1, r2
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x282>
 80004a0:	eb1c 0202 	adds.w	r2, ip, r2
 80004a4:	f105 38ff 	add.w	r8, r5, #4294967295
 80004a8:	d216      	bcs.n	80004d8 <__udivmoddi4+0x2a8>
 80004aa:	4291      	cmp	r1, r2
 80004ac:	d914      	bls.n	80004d8 <__udivmoddi4+0x2a8>
 80004ae:	3d02      	subs	r5, #2
 80004b0:	4462      	add	r2, ip
 80004b2:	1a52      	subs	r2, r2, r1
 80004b4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004b8:	e738      	b.n	800032c <__udivmoddi4+0xfc>
 80004ba:	4631      	mov	r1, r6
 80004bc:	4630      	mov	r0, r6
 80004be:	e708      	b.n	80002d2 <__udivmoddi4+0xa2>
 80004c0:	4639      	mov	r1, r7
 80004c2:	e6e6      	b.n	8000292 <__udivmoddi4+0x62>
 80004c4:	4610      	mov	r0, r2
 80004c6:	e6fb      	b.n	80002c0 <__udivmoddi4+0x90>
 80004c8:	4548      	cmp	r0, r9
 80004ca:	d2a9      	bcs.n	8000420 <__udivmoddi4+0x1f0>
 80004cc:	ebb9 0802 	subs.w	r8, r9, r2
 80004d0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004d4:	3b01      	subs	r3, #1
 80004d6:	e7a3      	b.n	8000420 <__udivmoddi4+0x1f0>
 80004d8:	4645      	mov	r5, r8
 80004da:	e7ea      	b.n	80004b2 <__udivmoddi4+0x282>
 80004dc:	462b      	mov	r3, r5
 80004de:	e794      	b.n	800040a <__udivmoddi4+0x1da>
 80004e0:	4640      	mov	r0, r8
 80004e2:	e7d1      	b.n	8000488 <__udivmoddi4+0x258>
 80004e4:	46d0      	mov	r8, sl
 80004e6:	e77b      	b.n	80003e0 <__udivmoddi4+0x1b0>
 80004e8:	3d02      	subs	r5, #2
 80004ea:	4462      	add	r2, ip
 80004ec:	e732      	b.n	8000354 <__udivmoddi4+0x124>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e70a      	b.n	8000308 <__udivmoddi4+0xd8>
 80004f2:	4464      	add	r4, ip
 80004f4:	3802      	subs	r0, #2
 80004f6:	e742      	b.n	800037e <__udivmoddi4+0x14e>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <UartTask>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void UartTask(void *params)
{
 80004fc:	b5b0      	push	{r4, r5, r7, lr}
 80004fe:	b08a      	sub	sp, #40	; 0x28
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
//	xTimerStart(PRT_Handler,0);
	while(1)
	{
		uint8_t buf[] = "sending from uart task\n\r";
 8000504:	4b0b      	ldr	r3, [pc, #44]	; (8000534 <UartTask+0x38>)
 8000506:	f107 040c 	add.w	r4, r7, #12
 800050a:	461d      	mov	r5, r3
 800050c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800050e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000510:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000514:	c403      	stmia	r4!, {r0, r1}
 8000516:	7022      	strb	r2, [r4, #0]
		HAL_UART_Transmit(&hlpuart1, buf, sizeof(buf), HAL_MAX_DELAY);
 8000518:	f107 010c 	add.w	r1, r7, #12
 800051c:	f04f 33ff 	mov.w	r3, #4294967295
 8000520:	2219      	movs	r2, #25
 8000522:	4805      	ldr	r0, [pc, #20]	; (8000538 <UartTask+0x3c>)
 8000524:	f002 fe04 	bl	8003130 <HAL_UART_Transmit>
		vTaskDelay(pdMS_TO_TICKS(2000));
 8000528:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800052c:	f004 f936 	bl	800479c <vTaskDelay>
	{
 8000530:	e7e8      	b.n	8000504 <UartTask+0x8>
 8000532:	bf00      	nop
 8000534:	08006100 	.word	0x08006100
 8000538:	20000030 	.word	0x20000030

0800053c <LedTask>:
	}
}

void LedTask(void *params)
{
 800053c:	b580      	push	{r7, lr}
 800053e:	b082      	sub	sp, #8
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
	while(1)
	{
		if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET)
 8000544:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000548:	4807      	ldr	r0, [pc, #28]	; (8000568 <LedTask+0x2c>)
 800054a:	f000 fdc7 	bl	80010dc <HAL_GPIO_ReadPin>
 800054e:	4603      	mov	r3, r0
 8000550:	2b01      	cmp	r3, #1
 8000552:	d104      	bne.n	800055e <LedTask+0x22>
		{
			HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000554:	2201      	movs	r2, #1
 8000556:	2180      	movs	r1, #128	; 0x80
 8000558:	4804      	ldr	r0, [pc, #16]	; (800056c <LedTask+0x30>)
 800055a:	f000 fdd7 	bl	800110c <HAL_GPIO_WritePin>
	//		xTimerStart(OST_Handler,0);
		}
		vTaskDelay(pdMS_TO_TICKS(20));
 800055e:	2014      	movs	r0, #20
 8000560:	f004 f91c 	bl	800479c <vTaskDelay>
		if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET)
 8000564:	e7ee      	b.n	8000544 <LedTask+0x8>
 8000566:	bf00      	nop
 8000568:	48000800 	.word	0x48000800
 800056c:	48000400 	.word	0x48000400

08000570 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000576:	f000 fb04 	bl	8000b82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057a:	f000 f827 	bl	80005cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800057e:	f000 f8b9 	bl	80006f4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000582:	f000 f86b 	bl	800065c <MX_LPUART1_UART_Init>
//  if(PRT_Handler != NULL  && OST_Handler != NULL)
//  {
//		uint8_t buf[] = "timer handlers created\n\r";
//		HAL_UART_Transmit(&hlpuart1, buf, sizeof(buf), HAL_MAX_DELAY);
//  }
  xTaskCreate(UartTask, "task1", configMINIMAL_STACK_SIZE, NULL, 1, &uartHandle);
 8000586:	4b0b      	ldr	r3, [pc, #44]	; (80005b4 <main+0x44>)
 8000588:	9301      	str	r3, [sp, #4]
 800058a:	2301      	movs	r3, #1
 800058c:	9300      	str	r3, [sp, #0]
 800058e:	2300      	movs	r3, #0
 8000590:	2280      	movs	r2, #128	; 0x80
 8000592:	4909      	ldr	r1, [pc, #36]	; (80005b8 <main+0x48>)
 8000594:	4809      	ldr	r0, [pc, #36]	; (80005bc <main+0x4c>)
 8000596:	f003 ffa3 	bl	80044e0 <xTaskCreate>
  xTaskCreate(LedTask, "task2", configMINIMAL_STACK_SIZE, NULL, 1, &LedHandle);
 800059a:	4b09      	ldr	r3, [pc, #36]	; (80005c0 <main+0x50>)
 800059c:	9301      	str	r3, [sp, #4]
 800059e:	2301      	movs	r3, #1
 80005a0:	9300      	str	r3, [sp, #0]
 80005a2:	2300      	movs	r3, #0
 80005a4:	2280      	movs	r2, #128	; 0x80
 80005a6:	4907      	ldr	r1, [pc, #28]	; (80005c4 <main+0x54>)
 80005a8:	4807      	ldr	r0, [pc, #28]	; (80005c8 <main+0x58>)
 80005aa:	f003 ff99 	bl	80044e0 <xTaskCreate>

//  configASSERT(LedHandle);
//  configASSERT(uartHandle);
  vTaskStartScheduler();
 80005ae:	f004 f929 	bl	8004804 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005b2:	e7fe      	b.n	80005b2 <main+0x42>
 80005b4:	200000c4 	.word	0x200000c4
 80005b8:	08006140 	.word	0x08006140
 80005bc:	080004fd 	.word	0x080004fd
 80005c0:	200000c8 	.word	0x200000c8
 80005c4:	08006148 	.word	0x08006148
 80005c8:	0800053d 	.word	0x0800053d

080005cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b096      	sub	sp, #88	; 0x58
 80005d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005d2:	f107 0314 	add.w	r3, r7, #20
 80005d6:	2244      	movs	r2, #68	; 0x44
 80005d8:	2100      	movs	r1, #0
 80005da:	4618      	mov	r0, r3
 80005dc:	f005 fd4a 	bl	8006074 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e0:	463b      	mov	r3, r7
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
 80005e6:	605a      	str	r2, [r3, #4]
 80005e8:	609a      	str	r2, [r3, #8]
 80005ea:	60da      	str	r2, [r3, #12]
 80005ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005f2:	f000 fdc3 	bl	800117c <HAL_PWREx_ControlVoltageScaling>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80005fc:	f000 f962 	bl	80008c4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000600:	2310      	movs	r3, #16
 8000602:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000604:	2301      	movs	r3, #1
 8000606:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000608:	2300      	movs	r3, #0
 800060a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800060c:	2360      	movs	r3, #96	; 0x60
 800060e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000610:	2300      	movs	r3, #0
 8000612:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000614:	f107 0314 	add.w	r3, r7, #20
 8000618:	4618      	mov	r0, r3
 800061a:	f000 fe63 	bl	80012e4 <HAL_RCC_OscConfig>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000624:	f000 f94e 	bl	80008c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000628:	230f      	movs	r3, #15
 800062a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800062c:	2300      	movs	r3, #0
 800062e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000630:	2300      	movs	r3, #0
 8000632:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000634:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000638:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800063a:	2300      	movs	r3, #0
 800063c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800063e:	463b      	mov	r3, r7
 8000640:	2100      	movs	r1, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f001 fa68 	bl	8001b18 <HAL_RCC_ClockConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0x86>
  {
    Error_Handler();
 800064e:	f000 f939 	bl	80008c4 <Error_Handler>
  }
}
 8000652:	bf00      	nop
 8000654:	3758      	adds	r7, #88	; 0x58
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
	...

0800065c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000660:	4b22      	ldr	r3, [pc, #136]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 8000662:	4a23      	ldr	r2, [pc, #140]	; (80006f0 <MX_LPUART1_UART_Init+0x94>)
 8000664:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000666:	4b21      	ldr	r3, [pc, #132]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 8000668:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800066c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800066e:	4b1f      	ldr	r3, [pc, #124]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000674:	4b1d      	ldr	r3, [pc, #116]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 8000676:	2200      	movs	r2, #0
 8000678:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800067a:	4b1c      	ldr	r3, [pc, #112]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 800067c:	2200      	movs	r2, #0
 800067e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000680:	4b1a      	ldr	r3, [pc, #104]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 8000682:	220c      	movs	r2, #12
 8000684:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000686:	4b19      	ldr	r3, [pc, #100]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 8000688:	2200      	movs	r2, #0
 800068a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800068c:	4b17      	ldr	r3, [pc, #92]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 800068e:	2200      	movs	r2, #0
 8000690:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000692:	4b16      	ldr	r3, [pc, #88]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 8000694:	2200      	movs	r2, #0
 8000696:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000698:	4b14      	ldr	r3, [pc, #80]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 800069a:	2200      	movs	r2, #0
 800069c:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800069e:	4b13      	ldr	r3, [pc, #76]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80006a4:	4811      	ldr	r0, [pc, #68]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 80006a6:	f002 fcf3 	bl	8003090 <HAL_UART_Init>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80006b0:	f000 f908 	bl	80008c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006b4:	2100      	movs	r1, #0
 80006b6:	480d      	ldr	r0, [pc, #52]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 80006b8:	f003 fb18 	bl	8003cec <HAL_UARTEx_SetTxFifoThreshold>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80006c2:	f000 f8ff 	bl	80008c4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80006c6:	2100      	movs	r1, #0
 80006c8:	4808      	ldr	r0, [pc, #32]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 80006ca:	f003 fb4d 	bl	8003d68 <HAL_UARTEx_SetRxFifoThreshold>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80006d4:	f000 f8f6 	bl	80008c4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80006d8:	4804      	ldr	r0, [pc, #16]	; (80006ec <MX_LPUART1_UART_Init+0x90>)
 80006da:	f003 face 	bl	8003c7a <HAL_UARTEx_DisableFifoMode>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80006e4:	f000 f8ee 	bl	80008c4 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80006e8:	bf00      	nop
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	20000030 	.word	0x20000030
 80006f0:	40008000 	.word	0x40008000

080006f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b08c      	sub	sp, #48	; 0x30
 80006f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fa:	f107 031c 	add.w	r3, r7, #28
 80006fe:	2200      	movs	r2, #0
 8000700:	601a      	str	r2, [r3, #0]
 8000702:	605a      	str	r2, [r3, #4]
 8000704:	609a      	str	r2, [r3, #8]
 8000706:	60da      	str	r2, [r3, #12]
 8000708:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800070a:	4b60      	ldr	r3, [pc, #384]	; (800088c <MX_GPIO_Init+0x198>)
 800070c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800070e:	4a5f      	ldr	r2, [pc, #380]	; (800088c <MX_GPIO_Init+0x198>)
 8000710:	f043 0304 	orr.w	r3, r3, #4
 8000714:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000716:	4b5d      	ldr	r3, [pc, #372]	; (800088c <MX_GPIO_Init+0x198>)
 8000718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800071a:	f003 0304 	and.w	r3, r3, #4
 800071e:	61bb      	str	r3, [r7, #24]
 8000720:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000722:	4b5a      	ldr	r3, [pc, #360]	; (800088c <MX_GPIO_Init+0x198>)
 8000724:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000726:	4a59      	ldr	r2, [pc, #356]	; (800088c <MX_GPIO_Init+0x198>)
 8000728:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800072c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800072e:	4b57      	ldr	r3, [pc, #348]	; (800088c <MX_GPIO_Init+0x198>)
 8000730:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000732:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000736:	617b      	str	r3, [r7, #20]
 8000738:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073a:	4b54      	ldr	r3, [pc, #336]	; (800088c <MX_GPIO_Init+0x198>)
 800073c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800073e:	4a53      	ldr	r2, [pc, #332]	; (800088c <MX_GPIO_Init+0x198>)
 8000740:	f043 0302 	orr.w	r3, r3, #2
 8000744:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000746:	4b51      	ldr	r3, [pc, #324]	; (800088c <MX_GPIO_Init+0x198>)
 8000748:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800074a:	f003 0302 	and.w	r3, r3, #2
 800074e:	613b      	str	r3, [r7, #16]
 8000750:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000752:	4b4e      	ldr	r3, [pc, #312]	; (800088c <MX_GPIO_Init+0x198>)
 8000754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000756:	4a4d      	ldr	r2, [pc, #308]	; (800088c <MX_GPIO_Init+0x198>)
 8000758:	f043 0308 	orr.w	r3, r3, #8
 800075c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800075e:	4b4b      	ldr	r3, [pc, #300]	; (800088c <MX_GPIO_Init+0x198>)
 8000760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000762:	f003 0308 	and.w	r3, r3, #8
 8000766:	60fb      	str	r3, [r7, #12]
 8000768:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800076a:	4b48      	ldr	r3, [pc, #288]	; (800088c <MX_GPIO_Init+0x198>)
 800076c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800076e:	4a47      	ldr	r2, [pc, #284]	; (800088c <MX_GPIO_Init+0x198>)
 8000770:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000774:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000776:	4b45      	ldr	r3, [pc, #276]	; (800088c <MX_GPIO_Init+0x198>)
 8000778:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800077e:	60bb      	str	r3, [r7, #8]
 8000780:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 8000782:	f000 fd9f 	bl	80012c4 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	4b41      	ldr	r3, [pc, #260]	; (800088c <MX_GPIO_Init+0x198>)
 8000788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800078a:	4a40      	ldr	r2, [pc, #256]	; (800088c <MX_GPIO_Init+0x198>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000792:	4b3e      	ldr	r3, [pc, #248]	; (800088c <MX_GPIO_Init+0x198>)
 8000794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	607b      	str	r3, [r7, #4]
 800079c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800079e:	2200      	movs	r2, #0
 80007a0:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80007a4:	483a      	ldr	r0, [pc, #232]	; (8000890 <MX_GPIO_Init+0x19c>)
 80007a6:	f000 fcb1 	bl	800110c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80007aa:	2200      	movs	r2, #0
 80007ac:	2140      	movs	r1, #64	; 0x40
 80007ae:	4839      	ldr	r0, [pc, #228]	; (8000894 <MX_GPIO_Init+0x1a0>)
 80007b0:	f000 fcac 	bl	800110c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007ba:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c0:	2300      	movs	r3, #0
 80007c2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007c4:	f107 031c 	add.w	r3, r7, #28
 80007c8:	4619      	mov	r1, r3
 80007ca:	4833      	ldr	r0, [pc, #204]	; (8000898 <MX_GPIO_Init+0x1a4>)
 80007cc:	f000 faf4 	bl	8000db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80007d0:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80007d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007d6:	2301      	movs	r3, #1
 80007d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007da:	2300      	movs	r3, #0
 80007dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007de:	2300      	movs	r3, #0
 80007e0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	4619      	mov	r1, r3
 80007e8:	4829      	ldr	r0, [pc, #164]	; (8000890 <MX_GPIO_Init+0x19c>)
 80007ea:	f000 fae5 	bl	8000db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80007ee:	f44f 7340 	mov.w	r3, #768	; 0x300
 80007f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f4:	2302      	movs	r3, #2
 80007f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	2300      	movs	r3, #0
 80007fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007fc:	2303      	movs	r3, #3
 80007fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000800:	2307      	movs	r3, #7
 8000802:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000804:	f107 031c 	add.w	r3, r7, #28
 8000808:	4619      	mov	r1, r3
 800080a:	4824      	ldr	r0, [pc, #144]	; (800089c <MX_GPIO_Init+0x1a8>)
 800080c:	f000 fad4 	bl	8000db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000810:	2320      	movs	r3, #32
 8000812:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000814:	2300      	movs	r3, #0
 8000816:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000818:	2300      	movs	r3, #0
 800081a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800081c:	f107 031c 	add.w	r3, r7, #28
 8000820:	4619      	mov	r1, r3
 8000822:	481c      	ldr	r0, [pc, #112]	; (8000894 <MX_GPIO_Init+0x1a0>)
 8000824:	f000 fac8 	bl	8000db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000828:	2340      	movs	r3, #64	; 0x40
 800082a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082c:	2301      	movs	r3, #1
 800082e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	2300      	movs	r3, #0
 8000832:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000834:	2300      	movs	r3, #0
 8000836:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000838:	f107 031c 	add.w	r3, r7, #28
 800083c:	4619      	mov	r1, r3
 800083e:	4815      	ldr	r0, [pc, #84]	; (8000894 <MX_GPIO_Init+0x1a0>)
 8000840:	f000 faba 	bl	8000db8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000844:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000848:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084a:	2302      	movs	r3, #2
 800084c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084e:	2300      	movs	r3, #0
 8000850:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000852:	2303      	movs	r3, #3
 8000854:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000856:	230a      	movs	r3, #10
 8000858:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800085a:	f107 031c 	add.w	r3, r7, #28
 800085e:	4619      	mov	r1, r3
 8000860:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000864:	f000 faa8 	bl	8000db8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000868:	f44f 7300 	mov.w	r3, #512	; 0x200
 800086c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800086e:	2300      	movs	r3, #0
 8000870:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000876:	f107 031c 	add.w	r3, r7, #28
 800087a:	4619      	mov	r1, r3
 800087c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000880:	f000 fa9a 	bl	8000db8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000884:	bf00      	nop
 8000886:	3730      	adds	r7, #48	; 0x30
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	40021000 	.word	0x40021000
 8000890:	48000400 	.word	0x48000400
 8000894:	48001800 	.word	0x48001800
 8000898:	48000800 	.word	0x48000800
 800089c:	48000c00 	.word	0x48000c00

080008a0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a04      	ldr	r2, [pc, #16]	; (80008c0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d101      	bne.n	80008b6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008b2:	f000 f97f 	bl	8000bb4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008b6:	bf00      	nop
 80008b8:	3708      	adds	r7, #8
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40001000 	.word	0x40001000

080008c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c8:	b672      	cpsid	i
}
 80008ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008cc:	e7fe      	b.n	80008cc <Error_Handler+0x8>
	...

080008d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008d6:	4b0f      	ldr	r3, [pc, #60]	; (8000914 <HAL_MspInit+0x44>)
 80008d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008da:	4a0e      	ldr	r2, [pc, #56]	; (8000914 <HAL_MspInit+0x44>)
 80008dc:	f043 0301 	orr.w	r3, r3, #1
 80008e0:	6613      	str	r3, [r2, #96]	; 0x60
 80008e2:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <HAL_MspInit+0x44>)
 80008e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008e6:	f003 0301 	and.w	r3, r3, #1
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ee:	4b09      	ldr	r3, [pc, #36]	; (8000914 <HAL_MspInit+0x44>)
 80008f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008f2:	4a08      	ldr	r2, [pc, #32]	; (8000914 <HAL_MspInit+0x44>)
 80008f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f8:	6593      	str	r3, [r2, #88]	; 0x58
 80008fa:	4b06      	ldr	r3, [pc, #24]	; (8000914 <HAL_MspInit+0x44>)
 80008fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80008fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000906:	bf00      	nop
 8000908:	370c      	adds	r7, #12
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	40021000 	.word	0x40021000

08000918 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b0ae      	sub	sp, #184	; 0xb8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000920:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	605a      	str	r2, [r3, #4]
 800092a:	609a      	str	r2, [r3, #8]
 800092c:	60da      	str	r2, [r3, #12]
 800092e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000930:	f107 0310 	add.w	r3, r7, #16
 8000934:	2294      	movs	r2, #148	; 0x94
 8000936:	2100      	movs	r1, #0
 8000938:	4618      	mov	r0, r3
 800093a:	f005 fb9b 	bl	8006074 <memset>
  if(huart->Instance==LPUART1)
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	4a22      	ldr	r2, [pc, #136]	; (80009cc <HAL_UART_MspInit+0xb4>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d13d      	bne.n	80009c4 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000948:	2320      	movs	r3, #32
 800094a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800094c:	2300      	movs	r3, #0
 800094e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000950:	f107 0310 	add.w	r3, r7, #16
 8000954:	4618      	mov	r0, r3
 8000956:	f001 fbcf 	bl	80020f8 <HAL_RCCEx_PeriphCLKConfig>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000960:	f7ff ffb0 	bl	80008c4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000964:	4b1a      	ldr	r3, [pc, #104]	; (80009d0 <HAL_UART_MspInit+0xb8>)
 8000966:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000968:	4a19      	ldr	r2, [pc, #100]	; (80009d0 <HAL_UART_MspInit+0xb8>)
 800096a:	f043 0301 	orr.w	r3, r3, #1
 800096e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000970:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <HAL_UART_MspInit+0xb8>)
 8000972:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000974:	f003 0301 	and.w	r3, r3, #1
 8000978:	60fb      	str	r3, [r7, #12]
 800097a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800097c:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <HAL_UART_MspInit+0xb8>)
 800097e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000980:	4a13      	ldr	r2, [pc, #76]	; (80009d0 <HAL_UART_MspInit+0xb8>)
 8000982:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000986:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000988:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <HAL_UART_MspInit+0xb8>)
 800098a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800098c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000990:	60bb      	str	r3, [r7, #8]
 8000992:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000994:	f000 fc96 	bl	80012c4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8000998:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800099c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a0:	2302      	movs	r3, #2
 80009a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a6:	2300      	movs	r3, #0
 80009a8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ac:	2303      	movs	r3, #3
 80009ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80009b2:	2308      	movs	r3, #8
 80009b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80009b8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80009bc:	4619      	mov	r1, r3
 80009be:	4805      	ldr	r0, [pc, #20]	; (80009d4 <HAL_UART_MspInit+0xbc>)
 80009c0:	f000 f9fa 	bl	8000db8 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80009c4:	bf00      	nop
 80009c6:	37b8      	adds	r7, #184	; 0xb8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	40008000 	.word	0x40008000
 80009d0:	40021000 	.word	0x40021000
 80009d4:	48001800 	.word	0x48001800

080009d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08e      	sub	sp, #56	; 0x38
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80009e0:	2300      	movs	r3, #0
 80009e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80009e6:	4b34      	ldr	r3, [pc, #208]	; (8000ab8 <HAL_InitTick+0xe0>)
 80009e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009ea:	4a33      	ldr	r2, [pc, #204]	; (8000ab8 <HAL_InitTick+0xe0>)
 80009ec:	f043 0310 	orr.w	r3, r3, #16
 80009f0:	6593      	str	r3, [r2, #88]	; 0x58
 80009f2:	4b31      	ldr	r3, [pc, #196]	; (8000ab8 <HAL_InitTick+0xe0>)
 80009f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009f6:	f003 0310 	and.w	r3, r3, #16
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009fe:	f107 0210 	add.w	r2, r7, #16
 8000a02:	f107 0314 	add.w	r3, r7, #20
 8000a06:	4611      	mov	r1, r2
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f001 fa83 	bl	8001f14 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000a0e:	6a3b      	ldr	r3, [r7, #32]
 8000a10:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d103      	bne.n	8000a20 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a18:	f001 fa50 	bl	8001ebc <HAL_RCC_GetPCLK1Freq>
 8000a1c:	6378      	str	r0, [r7, #52]	; 0x34
 8000a1e:	e004      	b.n	8000a2a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a20:	f001 fa4c 	bl	8001ebc <HAL_RCC_GetPCLK1Freq>
 8000a24:	4603      	mov	r3, r0
 8000a26:	005b      	lsls	r3, r3, #1
 8000a28:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a2c:	4a23      	ldr	r2, [pc, #140]	; (8000abc <HAL_InitTick+0xe4>)
 8000a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000a32:	0c9b      	lsrs	r3, r3, #18
 8000a34:	3b01      	subs	r3, #1
 8000a36:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000a38:	4b21      	ldr	r3, [pc, #132]	; (8000ac0 <HAL_InitTick+0xe8>)
 8000a3a:	4a22      	ldr	r2, [pc, #136]	; (8000ac4 <HAL_InitTick+0xec>)
 8000a3c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000a3e:	4b20      	ldr	r3, [pc, #128]	; (8000ac0 <HAL_InitTick+0xe8>)
 8000a40:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a44:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000a46:	4a1e      	ldr	r2, [pc, #120]	; (8000ac0 <HAL_InitTick+0xe8>)
 8000a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a4a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000a4c:	4b1c      	ldr	r3, [pc, #112]	; (8000ac0 <HAL_InitTick+0xe8>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a52:	4b1b      	ldr	r3, [pc, #108]	; (8000ac0 <HAL_InitTick+0xe8>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a58:	4b19      	ldr	r3, [pc, #100]	; (8000ac0 <HAL_InitTick+0xe8>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000a5e:	4818      	ldr	r0, [pc, #96]	; (8000ac0 <HAL_InitTick+0xe8>)
 8000a60:	f002 f862 	bl	8002b28 <HAL_TIM_Base_Init>
 8000a64:	4603      	mov	r3, r0
 8000a66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000a6a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d11b      	bne.n	8000aaa <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000a72:	4813      	ldr	r0, [pc, #76]	; (8000ac0 <HAL_InitTick+0xe8>)
 8000a74:	f002 f8ba 	bl	8002bec <HAL_TIM_Base_Start_IT>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000a7e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d111      	bne.n	8000aaa <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000a86:	2036      	movs	r0, #54	; 0x36
 8000a88:	f000 f988 	bl	8000d9c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2b0f      	cmp	r3, #15
 8000a90:	d808      	bhi.n	8000aa4 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000a92:	2200      	movs	r2, #0
 8000a94:	6879      	ldr	r1, [r7, #4]
 8000a96:	2036      	movs	r0, #54	; 0x36
 8000a98:	f000 f964 	bl	8000d64 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a9c:	4a0a      	ldr	r2, [pc, #40]	; (8000ac8 <HAL_InitTick+0xf0>)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	6013      	str	r3, [r2, #0]
 8000aa2:	e002      	b.n	8000aaa <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000aaa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3738      	adds	r7, #56	; 0x38
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40021000 	.word	0x40021000
 8000abc:	431bde83 	.word	0x431bde83
 8000ac0:	200000cc 	.word	0x200000cc
 8000ac4:	40001000 	.word	0x40001000
 8000ac8:	20000004 	.word	0x20000004

08000acc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ad0:	e7fe      	b.n	8000ad0 <NMI_Handler+0x4>

08000ad2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ad6:	e7fe      	b.n	8000ad6 <HardFault_Handler+0x4>

08000ad8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000adc:	e7fe      	b.n	8000adc <MemManage_Handler+0x4>

08000ade <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ade:	b480      	push	{r7}
 8000ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ae2:	e7fe      	b.n	8000ae2 <BusFault_Handler+0x4>

08000ae4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ae8:	e7fe      	b.n	8000ae8 <UsageFault_Handler+0x4>

08000aea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aea:	b480      	push	{r7}
 8000aec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aee:	bf00      	nop
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr

08000af8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000afc:	4802      	ldr	r0, [pc, #8]	; (8000b08 <TIM6_DAC_IRQHandler+0x10>)
 8000afe:	f002 f8e5 	bl	8002ccc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	200000cc 	.word	0x200000cc

08000b0c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b10:	4b06      	ldr	r3, [pc, #24]	; (8000b2c <SystemInit+0x20>)
 8000b12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b16:	4a05      	ldr	r2, [pc, #20]	; (8000b2c <SystemInit+0x20>)
 8000b18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000b20:	bf00      	nop
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	e000ed00 	.word	0xe000ed00

08000b30 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b68 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b34:	f7ff ffea 	bl	8000b0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b38:	480c      	ldr	r0, [pc, #48]	; (8000b6c <LoopForever+0x6>)
  ldr r1, =_edata
 8000b3a:	490d      	ldr	r1, [pc, #52]	; (8000b70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b3c:	4a0d      	ldr	r2, [pc, #52]	; (8000b74 <LoopForever+0xe>)
  movs r3, #0
 8000b3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b40:	e002      	b.n	8000b48 <LoopCopyDataInit>

08000b42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b46:	3304      	adds	r3, #4

08000b48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b4c:	d3f9      	bcc.n	8000b42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b4e:	4a0a      	ldr	r2, [pc, #40]	; (8000b78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b50:	4c0a      	ldr	r4, [pc, #40]	; (8000b7c <LoopForever+0x16>)
  movs r3, #0
 8000b52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b54:	e001      	b.n	8000b5a <LoopFillZerobss>

08000b56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b58:	3204      	adds	r2, #4

08000b5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b5c:	d3fb      	bcc.n	8000b56 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b5e:	f005 fa91 	bl	8006084 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b62:	f7ff fd05 	bl	8000570 <main>

08000b66 <LoopForever>:

LoopForever:
    b LoopForever
 8000b66:	e7fe      	b.n	8000b66 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b68:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000b6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b70:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000b74:	080061e0 	.word	0x080061e0
  ldr r2, =_sbss
 8000b78:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000b7c:	2001e280 	.word	0x2001e280

08000b80 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b80:	e7fe      	b.n	8000b80 <ADC1_IRQHandler>

08000b82 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b082      	sub	sp, #8
 8000b86:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b8c:	2003      	movs	r0, #3
 8000b8e:	f000 f8de 	bl	8000d4e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b92:	200f      	movs	r0, #15
 8000b94:	f7ff ff20 	bl	80009d8 <HAL_InitTick>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d002      	beq.n	8000ba4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	71fb      	strb	r3, [r7, #7]
 8000ba2:	e001      	b.n	8000ba8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000ba4:	f7ff fe94 	bl	80008d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ba8:	79fb      	ldrb	r3, [r7, #7]
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
	...

08000bb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bb8:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <HAL_IncTick+0x20>)
 8000bba:	781b      	ldrb	r3, [r3, #0]
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <HAL_IncTick+0x24>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4413      	add	r3, r2
 8000bc4:	4a04      	ldr	r2, [pc, #16]	; (8000bd8 <HAL_IncTick+0x24>)
 8000bc6:	6013      	str	r3, [r2, #0]
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	20000008 	.word	0x20000008
 8000bd8:	20000118 	.word	0x20000118

08000bdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  return uwTick;
 8000be0:	4b03      	ldr	r3, [pc, #12]	; (8000bf0 <HAL_GetTick+0x14>)
 8000be2:	681b      	ldr	r3, [r3, #0]
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	20000118 	.word	0x20000118

08000bf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	f003 0307 	and.w	r3, r3, #7
 8000c02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c04:	4b0c      	ldr	r3, [pc, #48]	; (8000c38 <__NVIC_SetPriorityGrouping+0x44>)
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c0a:	68ba      	ldr	r2, [r7, #8]
 8000c0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c10:	4013      	ands	r3, r2
 8000c12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c26:	4a04      	ldr	r2, [pc, #16]	; (8000c38 <__NVIC_SetPriorityGrouping+0x44>)
 8000c28:	68bb      	ldr	r3, [r7, #8]
 8000c2a:	60d3      	str	r3, [r2, #12]
}
 8000c2c:	bf00      	nop
 8000c2e:	3714      	adds	r7, #20
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr
 8000c38:	e000ed00 	.word	0xe000ed00

08000c3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c40:	4b04      	ldr	r3, [pc, #16]	; (8000c54 <__NVIC_GetPriorityGrouping+0x18>)
 8000c42:	68db      	ldr	r3, [r3, #12]
 8000c44:	0a1b      	lsrs	r3, r3, #8
 8000c46:	f003 0307 	and.w	r3, r3, #7
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c52:	4770      	bx	lr
 8000c54:	e000ed00 	.word	0xe000ed00

08000c58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b083      	sub	sp, #12
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	db0b      	blt.n	8000c82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	f003 021f 	and.w	r2, r3, #31
 8000c70:	4907      	ldr	r1, [pc, #28]	; (8000c90 <__NVIC_EnableIRQ+0x38>)
 8000c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c76:	095b      	lsrs	r3, r3, #5
 8000c78:	2001      	movs	r0, #1
 8000c7a:	fa00 f202 	lsl.w	r2, r0, r2
 8000c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c82:	bf00      	nop
 8000c84:	370c      	adds	r7, #12
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
 8000c8e:	bf00      	nop
 8000c90:	e000e100 	.word	0xe000e100

08000c94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c94:	b480      	push	{r7}
 8000c96:	b083      	sub	sp, #12
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	6039      	str	r1, [r7, #0]
 8000c9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	db0a      	blt.n	8000cbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	b2da      	uxtb	r2, r3
 8000cac:	490c      	ldr	r1, [pc, #48]	; (8000ce0 <__NVIC_SetPriority+0x4c>)
 8000cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb2:	0112      	lsls	r2, r2, #4
 8000cb4:	b2d2      	uxtb	r2, r2
 8000cb6:	440b      	add	r3, r1
 8000cb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cbc:	e00a      	b.n	8000cd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	b2da      	uxtb	r2, r3
 8000cc2:	4908      	ldr	r1, [pc, #32]	; (8000ce4 <__NVIC_SetPriority+0x50>)
 8000cc4:	79fb      	ldrb	r3, [r7, #7]
 8000cc6:	f003 030f 	and.w	r3, r3, #15
 8000cca:	3b04      	subs	r3, #4
 8000ccc:	0112      	lsls	r2, r2, #4
 8000cce:	b2d2      	uxtb	r2, r2
 8000cd0:	440b      	add	r3, r1
 8000cd2:	761a      	strb	r2, [r3, #24]
}
 8000cd4:	bf00      	nop
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr
 8000ce0:	e000e100 	.word	0xe000e100
 8000ce4:	e000ed00 	.word	0xe000ed00

08000ce8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b089      	sub	sp, #36	; 0x24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	60f8      	str	r0, [r7, #12]
 8000cf0:	60b9      	str	r1, [r7, #8]
 8000cf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	f003 0307 	and.w	r3, r3, #7
 8000cfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cfc:	69fb      	ldr	r3, [r7, #28]
 8000cfe:	f1c3 0307 	rsb	r3, r3, #7
 8000d02:	2b04      	cmp	r3, #4
 8000d04:	bf28      	it	cs
 8000d06:	2304      	movcs	r3, #4
 8000d08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d0a:	69fb      	ldr	r3, [r7, #28]
 8000d0c:	3304      	adds	r3, #4
 8000d0e:	2b06      	cmp	r3, #6
 8000d10:	d902      	bls.n	8000d18 <NVIC_EncodePriority+0x30>
 8000d12:	69fb      	ldr	r3, [r7, #28]
 8000d14:	3b03      	subs	r3, #3
 8000d16:	e000      	b.n	8000d1a <NVIC_EncodePriority+0x32>
 8000d18:	2300      	movs	r3, #0
 8000d1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	fa02 f303 	lsl.w	r3, r2, r3
 8000d26:	43da      	mvns	r2, r3
 8000d28:	68bb      	ldr	r3, [r7, #8]
 8000d2a:	401a      	ands	r2, r3
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d30:	f04f 31ff 	mov.w	r1, #4294967295
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	fa01 f303 	lsl.w	r3, r1, r3
 8000d3a:	43d9      	mvns	r1, r3
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d40:	4313      	orrs	r3, r2
         );
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3724      	adds	r7, #36	; 0x24
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr

08000d4e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	b082      	sub	sp, #8
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f7ff ff4c 	bl	8000bf4 <__NVIC_SetPriorityGrouping>
}
 8000d5c:	bf00      	nop
 8000d5e:	3708      	adds	r7, #8
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b086      	sub	sp, #24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	60b9      	str	r1, [r7, #8]
 8000d6e:	607a      	str	r2, [r7, #4]
 8000d70:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d72:	2300      	movs	r3, #0
 8000d74:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d76:	f7ff ff61 	bl	8000c3c <__NVIC_GetPriorityGrouping>
 8000d7a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d7c:	687a      	ldr	r2, [r7, #4]
 8000d7e:	68b9      	ldr	r1, [r7, #8]
 8000d80:	6978      	ldr	r0, [r7, #20]
 8000d82:	f7ff ffb1 	bl	8000ce8 <NVIC_EncodePriority>
 8000d86:	4602      	mov	r2, r0
 8000d88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d8c:	4611      	mov	r1, r2
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f7ff ff80 	bl	8000c94 <__NVIC_SetPriority>
}
 8000d94:	bf00      	nop
 8000d96:	3718      	adds	r7, #24
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000daa:	4618      	mov	r0, r3
 8000dac:	f7ff ff54 	bl	8000c58 <__NVIC_EnableIRQ>
}
 8000db0:	bf00      	nop
 8000db2:	3708      	adds	r7, #8
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bd80      	pop	{r7, pc}

08000db8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b087      	sub	sp, #28
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dc6:	e166      	b.n	8001096 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	2101      	movs	r1, #1
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	f000 8158 	beq.w	8001090 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	f003 0303 	and.w	r3, r3, #3
 8000de8:	2b01      	cmp	r3, #1
 8000dea:	d005      	beq.n	8000df8 <HAL_GPIO_Init+0x40>
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	f003 0303 	and.w	r3, r3, #3
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	d130      	bne.n	8000e5a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	2203      	movs	r2, #3
 8000e04:	fa02 f303 	lsl.w	r3, r2, r3
 8000e08:	43db      	mvns	r3, r3
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	68da      	ldr	r2, [r3, #12]
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	693a      	ldr	r2, [r7, #16]
 8000e26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e2e:	2201      	movs	r2, #1
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	fa02 f303 	lsl.w	r3, r2, r3
 8000e36:	43db      	mvns	r3, r3
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	091b      	lsrs	r3, r3, #4
 8000e44:	f003 0201 	and.w	r2, r3, #1
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	f003 0303 	and.w	r3, r3, #3
 8000e62:	2b03      	cmp	r3, #3
 8000e64:	d017      	beq.n	8000e96 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	68db      	ldr	r3, [r3, #12]
 8000e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	005b      	lsls	r3, r3, #1
 8000e70:	2203      	movs	r2, #3
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43db      	mvns	r3, r3
 8000e78:	693a      	ldr	r2, [r7, #16]
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	689a      	ldr	r2, [r3, #8]
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	005b      	lsls	r3, r3, #1
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	693a      	ldr	r2, [r7, #16]
 8000e8c:	4313      	orrs	r3, r2
 8000e8e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f003 0303 	and.w	r3, r3, #3
 8000e9e:	2b02      	cmp	r3, #2
 8000ea0:	d123      	bne.n	8000eea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	08da      	lsrs	r2, r3, #3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	3208      	adds	r2, #8
 8000eaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	f003 0307 	and.w	r3, r3, #7
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	220f      	movs	r2, #15
 8000eba:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebe:	43db      	mvns	r3, r3
 8000ec0:	693a      	ldr	r2, [r7, #16]
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ec6:	683b      	ldr	r3, [r7, #0]
 8000ec8:	691a      	ldr	r2, [r3, #16]
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	f003 0307 	and.w	r3, r3, #7
 8000ed0:	009b      	lsls	r3, r3, #2
 8000ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	08da      	lsrs	r2, r3, #3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	3208      	adds	r2, #8
 8000ee4:	6939      	ldr	r1, [r7, #16]
 8000ee6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	005b      	lsls	r3, r3, #1
 8000ef4:	2203      	movs	r2, #3
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	43db      	mvns	r3, r3
 8000efc:	693a      	ldr	r2, [r7, #16]
 8000efe:	4013      	ands	r3, r2
 8000f00:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f003 0203 	and.w	r2, r3, #3
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	005b      	lsls	r3, r3, #1
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	f000 80b2 	beq.w	8001090 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f2c:	4b61      	ldr	r3, [pc, #388]	; (80010b4 <HAL_GPIO_Init+0x2fc>)
 8000f2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f30:	4a60      	ldr	r2, [pc, #384]	; (80010b4 <HAL_GPIO_Init+0x2fc>)
 8000f32:	f043 0301 	orr.w	r3, r3, #1
 8000f36:	6613      	str	r3, [r2, #96]	; 0x60
 8000f38:	4b5e      	ldr	r3, [pc, #376]	; (80010b4 <HAL_GPIO_Init+0x2fc>)
 8000f3a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f3c:	f003 0301 	and.w	r3, r3, #1
 8000f40:	60bb      	str	r3, [r7, #8]
 8000f42:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f44:	4a5c      	ldr	r2, [pc, #368]	; (80010b8 <HAL_GPIO_Init+0x300>)
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	089b      	lsrs	r3, r3, #2
 8000f4a:	3302      	adds	r3, #2
 8000f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f50:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	f003 0303 	and.w	r3, r3, #3
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	220f      	movs	r2, #15
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	4013      	ands	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f6e:	d02b      	beq.n	8000fc8 <HAL_GPIO_Init+0x210>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a52      	ldr	r2, [pc, #328]	; (80010bc <HAL_GPIO_Init+0x304>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d025      	beq.n	8000fc4 <HAL_GPIO_Init+0x20c>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4a51      	ldr	r2, [pc, #324]	; (80010c0 <HAL_GPIO_Init+0x308>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d01f      	beq.n	8000fc0 <HAL_GPIO_Init+0x208>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a50      	ldr	r2, [pc, #320]	; (80010c4 <HAL_GPIO_Init+0x30c>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d019      	beq.n	8000fbc <HAL_GPIO_Init+0x204>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a4f      	ldr	r2, [pc, #316]	; (80010c8 <HAL_GPIO_Init+0x310>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d013      	beq.n	8000fb8 <HAL_GPIO_Init+0x200>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4a4e      	ldr	r2, [pc, #312]	; (80010cc <HAL_GPIO_Init+0x314>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d00d      	beq.n	8000fb4 <HAL_GPIO_Init+0x1fc>
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	4a4d      	ldr	r2, [pc, #308]	; (80010d0 <HAL_GPIO_Init+0x318>)
 8000f9c:	4293      	cmp	r3, r2
 8000f9e:	d007      	beq.n	8000fb0 <HAL_GPIO_Init+0x1f8>
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	4a4c      	ldr	r2, [pc, #304]	; (80010d4 <HAL_GPIO_Init+0x31c>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d101      	bne.n	8000fac <HAL_GPIO_Init+0x1f4>
 8000fa8:	2307      	movs	r3, #7
 8000faa:	e00e      	b.n	8000fca <HAL_GPIO_Init+0x212>
 8000fac:	2308      	movs	r3, #8
 8000fae:	e00c      	b.n	8000fca <HAL_GPIO_Init+0x212>
 8000fb0:	2306      	movs	r3, #6
 8000fb2:	e00a      	b.n	8000fca <HAL_GPIO_Init+0x212>
 8000fb4:	2305      	movs	r3, #5
 8000fb6:	e008      	b.n	8000fca <HAL_GPIO_Init+0x212>
 8000fb8:	2304      	movs	r3, #4
 8000fba:	e006      	b.n	8000fca <HAL_GPIO_Init+0x212>
 8000fbc:	2303      	movs	r3, #3
 8000fbe:	e004      	b.n	8000fca <HAL_GPIO_Init+0x212>
 8000fc0:	2302      	movs	r3, #2
 8000fc2:	e002      	b.n	8000fca <HAL_GPIO_Init+0x212>
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	e000      	b.n	8000fca <HAL_GPIO_Init+0x212>
 8000fc8:	2300      	movs	r3, #0
 8000fca:	697a      	ldr	r2, [r7, #20]
 8000fcc:	f002 0203 	and.w	r2, r2, #3
 8000fd0:	0092      	lsls	r2, r2, #2
 8000fd2:	4093      	lsls	r3, r2
 8000fd4:	693a      	ldr	r2, [r7, #16]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fda:	4937      	ldr	r1, [pc, #220]	; (80010b8 <HAL_GPIO_Init+0x300>)
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	089b      	lsrs	r3, r3, #2
 8000fe0:	3302      	adds	r3, #2
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000fe8:	4b3b      	ldr	r3, [pc, #236]	; (80010d8 <HAL_GPIO_Init+0x320>)
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001000:	2b00      	cmp	r3, #0
 8001002:	d003      	beq.n	800100c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001004:	693a      	ldr	r2, [r7, #16]
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	4313      	orrs	r3, r2
 800100a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800100c:	4a32      	ldr	r2, [pc, #200]	; (80010d8 <HAL_GPIO_Init+0x320>)
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001012:	4b31      	ldr	r3, [pc, #196]	; (80010d8 <HAL_GPIO_Init+0x320>)
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	43db      	mvns	r3, r3
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	4013      	ands	r3, r2
 8001020:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d003      	beq.n	8001036 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	4313      	orrs	r3, r2
 8001034:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001036:	4a28      	ldr	r2, [pc, #160]	; (80010d8 <HAL_GPIO_Init+0x320>)
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800103c:	4b26      	ldr	r3, [pc, #152]	; (80010d8 <HAL_GPIO_Init+0x320>)
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	43db      	mvns	r3, r3
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	4013      	ands	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d003      	beq.n	8001060 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001058:	693a      	ldr	r2, [r7, #16]
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	4313      	orrs	r3, r2
 800105e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001060:	4a1d      	ldr	r2, [pc, #116]	; (80010d8 <HAL_GPIO_Init+0x320>)
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001066:	4b1c      	ldr	r3, [pc, #112]	; (80010d8 <HAL_GPIO_Init+0x320>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	43db      	mvns	r3, r3
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	4013      	ands	r3, r2
 8001074:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001082:	693a      	ldr	r2, [r7, #16]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	4313      	orrs	r3, r2
 8001088:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800108a:	4a13      	ldr	r2, [pc, #76]	; (80010d8 <HAL_GPIO_Init+0x320>)
 800108c:	693b      	ldr	r3, [r7, #16]
 800108e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	3301      	adds	r3, #1
 8001094:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	fa22 f303 	lsr.w	r3, r2, r3
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	f47f ae91 	bne.w	8000dc8 <HAL_GPIO_Init+0x10>
  }
}
 80010a6:	bf00      	nop
 80010a8:	bf00      	nop
 80010aa:	371c      	adds	r7, #28
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr
 80010b4:	40021000 	.word	0x40021000
 80010b8:	40010000 	.word	0x40010000
 80010bc:	48000400 	.word	0x48000400
 80010c0:	48000800 	.word	0x48000800
 80010c4:	48000c00 	.word	0x48000c00
 80010c8:	48001000 	.word	0x48001000
 80010cc:	48001400 	.word	0x48001400
 80010d0:	48001800 	.word	0x48001800
 80010d4:	48001c00 	.word	0x48001c00
 80010d8:	40010400 	.word	0x40010400

080010dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010dc:	b480      	push	{r7}
 80010de:	b085      	sub	sp, #20
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	460b      	mov	r3, r1
 80010e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	691a      	ldr	r2, [r3, #16]
 80010ec:	887b      	ldrh	r3, [r7, #2]
 80010ee:	4013      	ands	r3, r2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d002      	beq.n	80010fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80010f4:	2301      	movs	r3, #1
 80010f6:	73fb      	strb	r3, [r7, #15]
 80010f8:	e001      	b.n	80010fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80010fa:	2300      	movs	r3, #0
 80010fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	807b      	strh	r3, [r7, #2]
 8001118:	4613      	mov	r3, r2
 800111a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800111c:	787b      	ldrb	r3, [r7, #1]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d003      	beq.n	800112a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001122:	887a      	ldrh	r2, [r7, #2]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001128:	e002      	b.n	8001130 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800112a:	887a      	ldrh	r2, [r7, #2]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001130:	bf00      	nop
 8001132:	370c      	adds	r7, #12
 8001134:	46bd      	mov	sp, r7
 8001136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113a:	4770      	bx	lr

0800113c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001140:	4b0d      	ldr	r3, [pc, #52]	; (8001178 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001148:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800114c:	d102      	bne.n	8001154 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800114e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001152:	e00b      	b.n	800116c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001154:	4b08      	ldr	r3, [pc, #32]	; (8001178 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001156:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800115a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800115e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001162:	d102      	bne.n	800116a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001164:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001168:	e000      	b.n	800116c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800116a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800116c:	4618      	mov	r0, r3
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	40007000 	.word	0x40007000

0800117c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d141      	bne.n	800120e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800118a:	4b4b      	ldr	r3, [pc, #300]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001196:	d131      	bne.n	80011fc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001198:	4b47      	ldr	r3, [pc, #284]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800119a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800119e:	4a46      	ldr	r2, [pc, #280]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80011a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80011a8:	4b43      	ldr	r3, [pc, #268]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80011b0:	4a41      	ldr	r2, [pc, #260]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80011b8:	4b40      	ldr	r3, [pc, #256]	; (80012bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2232      	movs	r2, #50	; 0x32
 80011be:	fb02 f303 	mul.w	r3, r2, r3
 80011c2:	4a3f      	ldr	r2, [pc, #252]	; (80012c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80011c4:	fba2 2303 	umull	r2, r3, r2, r3
 80011c8:	0c9b      	lsrs	r3, r3, #18
 80011ca:	3301      	adds	r3, #1
 80011cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011ce:	e002      	b.n	80011d6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	3b01      	subs	r3, #1
 80011d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80011d6:	4b38      	ldr	r3, [pc, #224]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011e2:	d102      	bne.n	80011ea <HAL_PWREx_ControlVoltageScaling+0x6e>
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d1f2      	bne.n	80011d0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011ea:	4b33      	ldr	r3, [pc, #204]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011ec:	695b      	ldr	r3, [r3, #20]
 80011ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80011f6:	d158      	bne.n	80012aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80011f8:	2303      	movs	r3, #3
 80011fa:	e057      	b.n	80012ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80011fc:	4b2e      	ldr	r3, [pc, #184]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80011fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001202:	4a2d      	ldr	r2, [pc, #180]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001204:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001208:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800120c:	e04d      	b.n	80012aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001214:	d141      	bne.n	800129a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001216:	4b28      	ldr	r3, [pc, #160]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800121e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001222:	d131      	bne.n	8001288 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001224:	4b24      	ldr	r3, [pc, #144]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001226:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800122a:	4a23      	ldr	r2, [pc, #140]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800122c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001230:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001234:	4b20      	ldr	r3, [pc, #128]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800123c:	4a1e      	ldr	r2, [pc, #120]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800123e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001242:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001244:	4b1d      	ldr	r3, [pc, #116]	; (80012bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	2232      	movs	r2, #50	; 0x32
 800124a:	fb02 f303 	mul.w	r3, r2, r3
 800124e:	4a1c      	ldr	r2, [pc, #112]	; (80012c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001250:	fba2 2303 	umull	r2, r3, r2, r3
 8001254:	0c9b      	lsrs	r3, r3, #18
 8001256:	3301      	adds	r3, #1
 8001258:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800125a:	e002      	b.n	8001262 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	3b01      	subs	r3, #1
 8001260:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001262:	4b15      	ldr	r3, [pc, #84]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001264:	695b      	ldr	r3, [r3, #20]
 8001266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800126a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800126e:	d102      	bne.n	8001276 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d1f2      	bne.n	800125c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001276:	4b10      	ldr	r3, [pc, #64]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001278:	695b      	ldr	r3, [r3, #20]
 800127a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800127e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001282:	d112      	bne.n	80012aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001284:	2303      	movs	r3, #3
 8001286:	e011      	b.n	80012ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001288:	4b0b      	ldr	r3, [pc, #44]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800128a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800128e:	4a0a      	ldr	r2, [pc, #40]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001294:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001298:	e007      	b.n	80012aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800129a:	4b07      	ldr	r3, [pc, #28]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80012a2:	4a05      	ldr	r2, [pc, #20]	; (80012b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80012a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80012a8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80012aa:	2300      	movs	r3, #0
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3714      	adds	r7, #20
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr
 80012b8:	40007000 	.word	0x40007000
 80012bc:	20000000 	.word	0x20000000
 80012c0:	431bde83 	.word	0x431bde83

080012c4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80012c8:	4b05      	ldr	r3, [pc, #20]	; (80012e0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	4a04      	ldr	r2, [pc, #16]	; (80012e0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80012ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012d2:	6053      	str	r3, [r2, #4]
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	40007000 	.word	0x40007000

080012e4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b088      	sub	sp, #32
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d102      	bne.n	80012f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	f000 bc08 	b.w	8001b08 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012f8:	4b96      	ldr	r3, [pc, #600]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	f003 030c 	and.w	r3, r3, #12
 8001300:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001302:	4b94      	ldr	r3, [pc, #592]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001304:	68db      	ldr	r3, [r3, #12]
 8001306:	f003 0303 	and.w	r3, r3, #3
 800130a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0310 	and.w	r3, r3, #16
 8001314:	2b00      	cmp	r3, #0
 8001316:	f000 80e4 	beq.w	80014e2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800131a:	69bb      	ldr	r3, [r7, #24]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d007      	beq.n	8001330 <HAL_RCC_OscConfig+0x4c>
 8001320:	69bb      	ldr	r3, [r7, #24]
 8001322:	2b0c      	cmp	r3, #12
 8001324:	f040 808b 	bne.w	800143e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	2b01      	cmp	r3, #1
 800132c:	f040 8087 	bne.w	800143e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001330:	4b88      	ldr	r3, [pc, #544]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	f003 0302 	and.w	r3, r3, #2
 8001338:	2b00      	cmp	r3, #0
 800133a:	d005      	beq.n	8001348 <HAL_RCC_OscConfig+0x64>
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d101      	bne.n	8001348 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e3df      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6a1a      	ldr	r2, [r3, #32]
 800134c:	4b81      	ldr	r3, [pc, #516]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0308 	and.w	r3, r3, #8
 8001354:	2b00      	cmp	r3, #0
 8001356:	d004      	beq.n	8001362 <HAL_RCC_OscConfig+0x7e>
 8001358:	4b7e      	ldr	r3, [pc, #504]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001360:	e005      	b.n	800136e <HAL_RCC_OscConfig+0x8a>
 8001362:	4b7c      	ldr	r3, [pc, #496]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001364:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001368:	091b      	lsrs	r3, r3, #4
 800136a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800136e:	4293      	cmp	r3, r2
 8001370:	d223      	bcs.n	80013ba <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6a1b      	ldr	r3, [r3, #32]
 8001376:	4618      	mov	r0, r3
 8001378:	f000 fdfe 	bl	8001f78 <RCC_SetFlashLatencyFromMSIRange>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e3c0      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001386:	4b73      	ldr	r3, [pc, #460]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a72      	ldr	r2, [pc, #456]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 800138c:	f043 0308 	orr.w	r3, r3, #8
 8001390:	6013      	str	r3, [r2, #0]
 8001392:	4b70      	ldr	r3, [pc, #448]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6a1b      	ldr	r3, [r3, #32]
 800139e:	496d      	ldr	r1, [pc, #436]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80013a0:	4313      	orrs	r3, r2
 80013a2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013a4:	4b6b      	ldr	r3, [pc, #428]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	69db      	ldr	r3, [r3, #28]
 80013b0:	021b      	lsls	r3, r3, #8
 80013b2:	4968      	ldr	r1, [pc, #416]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80013b4:	4313      	orrs	r3, r2
 80013b6:	604b      	str	r3, [r1, #4]
 80013b8:	e025      	b.n	8001406 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013ba:	4b66      	ldr	r3, [pc, #408]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a65      	ldr	r2, [pc, #404]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80013c0:	f043 0308 	orr.w	r3, r3, #8
 80013c4:	6013      	str	r3, [r2, #0]
 80013c6:	4b63      	ldr	r3, [pc, #396]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6a1b      	ldr	r3, [r3, #32]
 80013d2:	4960      	ldr	r1, [pc, #384]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80013d4:	4313      	orrs	r3, r2
 80013d6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013d8:	4b5e      	ldr	r3, [pc, #376]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	69db      	ldr	r3, [r3, #28]
 80013e4:	021b      	lsls	r3, r3, #8
 80013e6:	495b      	ldr	r1, [pc, #364]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80013e8:	4313      	orrs	r3, r2
 80013ea:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d109      	bne.n	8001406 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6a1b      	ldr	r3, [r3, #32]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f000 fdbe 	bl	8001f78 <RCC_SetFlashLatencyFromMSIRange>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e380      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001406:	f000 fcc1 	bl	8001d8c <HAL_RCC_GetSysClockFreq>
 800140a:	4602      	mov	r2, r0
 800140c:	4b51      	ldr	r3, [pc, #324]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 800140e:	689b      	ldr	r3, [r3, #8]
 8001410:	091b      	lsrs	r3, r3, #4
 8001412:	f003 030f 	and.w	r3, r3, #15
 8001416:	4950      	ldr	r1, [pc, #320]	; (8001558 <HAL_RCC_OscConfig+0x274>)
 8001418:	5ccb      	ldrb	r3, [r1, r3]
 800141a:	f003 031f 	and.w	r3, r3, #31
 800141e:	fa22 f303 	lsr.w	r3, r2, r3
 8001422:	4a4e      	ldr	r2, [pc, #312]	; (800155c <HAL_RCC_OscConfig+0x278>)
 8001424:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001426:	4b4e      	ldr	r3, [pc, #312]	; (8001560 <HAL_RCC_OscConfig+0x27c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff fad4 	bl	80009d8 <HAL_InitTick>
 8001430:	4603      	mov	r3, r0
 8001432:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001434:	7bfb      	ldrb	r3, [r7, #15]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d052      	beq.n	80014e0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800143a:	7bfb      	ldrb	r3, [r7, #15]
 800143c:	e364      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d032      	beq.n	80014ac <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001446:	4b43      	ldr	r3, [pc, #268]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	4a42      	ldr	r2, [pc, #264]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001452:	f7ff fbc3 	bl	8000bdc <HAL_GetTick>
 8001456:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001458:	e008      	b.n	800146c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800145a:	f7ff fbbf 	bl	8000bdc <HAL_GetTick>
 800145e:	4602      	mov	r2, r0
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	1ad3      	subs	r3, r2, r3
 8001464:	2b02      	cmp	r3, #2
 8001466:	d901      	bls.n	800146c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001468:	2303      	movs	r3, #3
 800146a:	e34d      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800146c:	4b39      	ldr	r3, [pc, #228]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0302 	and.w	r3, r3, #2
 8001474:	2b00      	cmp	r3, #0
 8001476:	d0f0      	beq.n	800145a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001478:	4b36      	ldr	r3, [pc, #216]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a35      	ldr	r2, [pc, #212]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 800147e:	f043 0308 	orr.w	r3, r3, #8
 8001482:	6013      	str	r3, [r2, #0]
 8001484:	4b33      	ldr	r3, [pc, #204]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6a1b      	ldr	r3, [r3, #32]
 8001490:	4930      	ldr	r1, [pc, #192]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001492:	4313      	orrs	r3, r2
 8001494:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001496:	4b2f      	ldr	r3, [pc, #188]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	69db      	ldr	r3, [r3, #28]
 80014a2:	021b      	lsls	r3, r3, #8
 80014a4:	492b      	ldr	r1, [pc, #172]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80014a6:	4313      	orrs	r3, r2
 80014a8:	604b      	str	r3, [r1, #4]
 80014aa:	e01a      	b.n	80014e2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014ac:	4b29      	ldr	r3, [pc, #164]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4a28      	ldr	r2, [pc, #160]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80014b2:	f023 0301 	bic.w	r3, r3, #1
 80014b6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014b8:	f7ff fb90 	bl	8000bdc <HAL_GetTick>
 80014bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014be:	e008      	b.n	80014d2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014c0:	f7ff fb8c 	bl	8000bdc <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	2b02      	cmp	r3, #2
 80014cc:	d901      	bls.n	80014d2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80014ce:	2303      	movs	r3, #3
 80014d0:	e31a      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014d2:	4b20      	ldr	r3, [pc, #128]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d1f0      	bne.n	80014c0 <HAL_RCC_OscConfig+0x1dc>
 80014de:	e000      	b.n	80014e2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d073      	beq.n	80015d6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80014ee:	69bb      	ldr	r3, [r7, #24]
 80014f0:	2b08      	cmp	r3, #8
 80014f2:	d005      	beq.n	8001500 <HAL_RCC_OscConfig+0x21c>
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	2b0c      	cmp	r3, #12
 80014f8:	d10e      	bne.n	8001518 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	2b03      	cmp	r3, #3
 80014fe:	d10b      	bne.n	8001518 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001500:	4b14      	ldr	r3, [pc, #80]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001508:	2b00      	cmp	r3, #0
 800150a:	d063      	beq.n	80015d4 <HAL_RCC_OscConfig+0x2f0>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d15f      	bne.n	80015d4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e2f7      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001520:	d106      	bne.n	8001530 <HAL_RCC_OscConfig+0x24c>
 8001522:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a0b      	ldr	r2, [pc, #44]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001528:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800152c:	6013      	str	r3, [r2, #0]
 800152e:	e025      	b.n	800157c <HAL_RCC_OscConfig+0x298>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001538:	d114      	bne.n	8001564 <HAL_RCC_OscConfig+0x280>
 800153a:	4b06      	ldr	r3, [pc, #24]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a05      	ldr	r2, [pc, #20]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001540:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001544:	6013      	str	r3, [r2, #0]
 8001546:	4b03      	ldr	r3, [pc, #12]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a02      	ldr	r2, [pc, #8]	; (8001554 <HAL_RCC_OscConfig+0x270>)
 800154c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001550:	6013      	str	r3, [r2, #0]
 8001552:	e013      	b.n	800157c <HAL_RCC_OscConfig+0x298>
 8001554:	40021000 	.word	0x40021000
 8001558:	08006160 	.word	0x08006160
 800155c:	20000000 	.word	0x20000000
 8001560:	20000004 	.word	0x20000004
 8001564:	4ba0      	ldr	r3, [pc, #640]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a9f      	ldr	r2, [pc, #636]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 800156a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800156e:	6013      	str	r3, [r2, #0]
 8001570:	4b9d      	ldr	r3, [pc, #628]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a9c      	ldr	r2, [pc, #624]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 8001576:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800157a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d013      	beq.n	80015ac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001584:	f7ff fb2a 	bl	8000bdc <HAL_GetTick>
 8001588:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800158a:	e008      	b.n	800159e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800158c:	f7ff fb26 	bl	8000bdc <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	2b64      	cmp	r3, #100	; 0x64
 8001598:	d901      	bls.n	800159e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e2b4      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800159e:	4b92      	ldr	r3, [pc, #584]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d0f0      	beq.n	800158c <HAL_RCC_OscConfig+0x2a8>
 80015aa:	e014      	b.n	80015d6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015ac:	f7ff fb16 	bl	8000bdc <HAL_GetTick>
 80015b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015b2:	e008      	b.n	80015c6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015b4:	f7ff fb12 	bl	8000bdc <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b64      	cmp	r3, #100	; 0x64
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e2a0      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015c6:	4b88      	ldr	r3, [pc, #544]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1f0      	bne.n	80015b4 <HAL_RCC_OscConfig+0x2d0>
 80015d2:	e000      	b.n	80015d6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d060      	beq.n	80016a4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80015e2:	69bb      	ldr	r3, [r7, #24]
 80015e4:	2b04      	cmp	r3, #4
 80015e6:	d005      	beq.n	80015f4 <HAL_RCC_OscConfig+0x310>
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	2b0c      	cmp	r3, #12
 80015ec:	d119      	bne.n	8001622 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d116      	bne.n	8001622 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015f4:	4b7c      	ldr	r3, [pc, #496]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d005      	beq.n	800160c <HAL_RCC_OscConfig+0x328>
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d101      	bne.n	800160c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e27d      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800160c:	4b76      	ldr	r3, [pc, #472]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	691b      	ldr	r3, [r3, #16]
 8001618:	061b      	lsls	r3, r3, #24
 800161a:	4973      	ldr	r1, [pc, #460]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 800161c:	4313      	orrs	r3, r2
 800161e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001620:	e040      	b.n	80016a4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d023      	beq.n	8001672 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800162a:	4b6f      	ldr	r3, [pc, #444]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a6e      	ldr	r2, [pc, #440]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 8001630:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001634:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001636:	f7ff fad1 	bl	8000bdc <HAL_GetTick>
 800163a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800163c:	e008      	b.n	8001650 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800163e:	f7ff facd 	bl	8000bdc <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	2b02      	cmp	r3, #2
 800164a:	d901      	bls.n	8001650 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800164c:	2303      	movs	r3, #3
 800164e:	e25b      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001650:	4b65      	ldr	r3, [pc, #404]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001658:	2b00      	cmp	r3, #0
 800165a:	d0f0      	beq.n	800163e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800165c:	4b62      	ldr	r3, [pc, #392]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	691b      	ldr	r3, [r3, #16]
 8001668:	061b      	lsls	r3, r3, #24
 800166a:	495f      	ldr	r1, [pc, #380]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 800166c:	4313      	orrs	r3, r2
 800166e:	604b      	str	r3, [r1, #4]
 8001670:	e018      	b.n	80016a4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001672:	4b5d      	ldr	r3, [pc, #372]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a5c      	ldr	r2, [pc, #368]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 8001678:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800167c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800167e:	f7ff faad 	bl	8000bdc <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001686:	f7ff faa9 	bl	8000bdc <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e237      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001698:	4b53      	ldr	r3, [pc, #332]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d1f0      	bne.n	8001686 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f003 0308 	and.w	r3, r3, #8
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d03c      	beq.n	800172a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	695b      	ldr	r3, [r3, #20]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d01c      	beq.n	80016f2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016b8:	4b4b      	ldr	r3, [pc, #300]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80016ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016be:	4a4a      	ldr	r2, [pc, #296]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80016c0:	f043 0301 	orr.w	r3, r3, #1
 80016c4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016c8:	f7ff fa88 	bl	8000bdc <HAL_GetTick>
 80016cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016ce:	e008      	b.n	80016e2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016d0:	f7ff fa84 	bl	8000bdc <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	693b      	ldr	r3, [r7, #16]
 80016d8:	1ad3      	subs	r3, r2, r3
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d901      	bls.n	80016e2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80016de:	2303      	movs	r3, #3
 80016e0:	e212      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016e2:	4b41      	ldr	r3, [pc, #260]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80016e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016e8:	f003 0302 	and.w	r3, r3, #2
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d0ef      	beq.n	80016d0 <HAL_RCC_OscConfig+0x3ec>
 80016f0:	e01b      	b.n	800172a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016f2:	4b3d      	ldr	r3, [pc, #244]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80016f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016f8:	4a3b      	ldr	r2, [pc, #236]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80016fa:	f023 0301 	bic.w	r3, r3, #1
 80016fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001702:	f7ff fa6b 	bl	8000bdc <HAL_GetTick>
 8001706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001708:	e008      	b.n	800171c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800170a:	f7ff fa67 	bl	8000bdc <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	2b02      	cmp	r3, #2
 8001716:	d901      	bls.n	800171c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001718:	2303      	movs	r3, #3
 800171a:	e1f5      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800171c:	4b32      	ldr	r3, [pc, #200]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 800171e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1ef      	bne.n	800170a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0304 	and.w	r3, r3, #4
 8001732:	2b00      	cmp	r3, #0
 8001734:	f000 80a6 	beq.w	8001884 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001738:	2300      	movs	r3, #0
 800173a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800173c:	4b2a      	ldr	r3, [pc, #168]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 800173e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001740:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10d      	bne.n	8001764 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001748:	4b27      	ldr	r3, [pc, #156]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 800174a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800174c:	4a26      	ldr	r2, [pc, #152]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 800174e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001752:	6593      	str	r3, [r2, #88]	; 0x58
 8001754:	4b24      	ldr	r3, [pc, #144]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 8001756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001760:	2301      	movs	r3, #1
 8001762:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001764:	4b21      	ldr	r3, [pc, #132]	; (80017ec <HAL_RCC_OscConfig+0x508>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800176c:	2b00      	cmp	r3, #0
 800176e:	d118      	bne.n	80017a2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001770:	4b1e      	ldr	r3, [pc, #120]	; (80017ec <HAL_RCC_OscConfig+0x508>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a1d      	ldr	r2, [pc, #116]	; (80017ec <HAL_RCC_OscConfig+0x508>)
 8001776:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800177a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800177c:	f7ff fa2e 	bl	8000bdc <HAL_GetTick>
 8001780:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001782:	e008      	b.n	8001796 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001784:	f7ff fa2a 	bl	8000bdc <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	2b02      	cmp	r3, #2
 8001790:	d901      	bls.n	8001796 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001792:	2303      	movs	r3, #3
 8001794:	e1b8      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001796:	4b15      	ldr	r3, [pc, #84]	; (80017ec <HAL_RCC_OscConfig+0x508>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d0f0      	beq.n	8001784 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d108      	bne.n	80017bc <HAL_RCC_OscConfig+0x4d8>
 80017aa:	4b0f      	ldr	r3, [pc, #60]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80017ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017b0:	4a0d      	ldr	r2, [pc, #52]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80017b2:	f043 0301 	orr.w	r3, r3, #1
 80017b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017ba:	e029      	b.n	8001810 <HAL_RCC_OscConfig+0x52c>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	2b05      	cmp	r3, #5
 80017c2:	d115      	bne.n	80017f0 <HAL_RCC_OscConfig+0x50c>
 80017c4:	4b08      	ldr	r3, [pc, #32]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80017c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017ca:	4a07      	ldr	r2, [pc, #28]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80017cc:	f043 0304 	orr.w	r3, r3, #4
 80017d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017d4:	4b04      	ldr	r3, [pc, #16]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80017d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017da:	4a03      	ldr	r2, [pc, #12]	; (80017e8 <HAL_RCC_OscConfig+0x504>)
 80017dc:	f043 0301 	orr.w	r3, r3, #1
 80017e0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80017e4:	e014      	b.n	8001810 <HAL_RCC_OscConfig+0x52c>
 80017e6:	bf00      	nop
 80017e8:	40021000 	.word	0x40021000
 80017ec:	40007000 	.word	0x40007000
 80017f0:	4b9d      	ldr	r3, [pc, #628]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 80017f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017f6:	4a9c      	ldr	r2, [pc, #624]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 80017f8:	f023 0301 	bic.w	r3, r3, #1
 80017fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001800:	4b99      	ldr	r3, [pc, #612]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 8001802:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001806:	4a98      	ldr	r2, [pc, #608]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 8001808:	f023 0304 	bic.w	r3, r3, #4
 800180c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d016      	beq.n	8001846 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001818:	f7ff f9e0 	bl	8000bdc <HAL_GetTick>
 800181c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800181e:	e00a      	b.n	8001836 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001820:	f7ff f9dc 	bl	8000bdc <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	f241 3288 	movw	r2, #5000	; 0x1388
 800182e:	4293      	cmp	r3, r2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e168      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001836:	4b8c      	ldr	r3, [pc, #560]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 8001838:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	2b00      	cmp	r3, #0
 8001842:	d0ed      	beq.n	8001820 <HAL_RCC_OscConfig+0x53c>
 8001844:	e015      	b.n	8001872 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001846:	f7ff f9c9 	bl	8000bdc <HAL_GetTick>
 800184a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800184c:	e00a      	b.n	8001864 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800184e:	f7ff f9c5 	bl	8000bdc <HAL_GetTick>
 8001852:	4602      	mov	r2, r0
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	f241 3288 	movw	r2, #5000	; 0x1388
 800185c:	4293      	cmp	r3, r2
 800185e:	d901      	bls.n	8001864 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001860:	2303      	movs	r3, #3
 8001862:	e151      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001864:	4b80      	ldr	r3, [pc, #512]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 8001866:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1ed      	bne.n	800184e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001872:	7ffb      	ldrb	r3, [r7, #31]
 8001874:	2b01      	cmp	r3, #1
 8001876:	d105      	bne.n	8001884 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001878:	4b7b      	ldr	r3, [pc, #492]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 800187a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800187c:	4a7a      	ldr	r2, [pc, #488]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 800187e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001882:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0320 	and.w	r3, r3, #32
 800188c:	2b00      	cmp	r3, #0
 800188e:	d03c      	beq.n	800190a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001894:	2b00      	cmp	r3, #0
 8001896:	d01c      	beq.n	80018d2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001898:	4b73      	ldr	r3, [pc, #460]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 800189a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800189e:	4a72      	ldr	r2, [pc, #456]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018a8:	f7ff f998 	bl	8000bdc <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018b0:	f7ff f994 	bl	8000bdc <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e122      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018c2:	4b69      	ldr	r3, [pc, #420]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 80018c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018c8:	f003 0302 	and.w	r3, r3, #2
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d0ef      	beq.n	80018b0 <HAL_RCC_OscConfig+0x5cc>
 80018d0:	e01b      	b.n	800190a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80018d2:	4b65      	ldr	r3, [pc, #404]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 80018d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018d8:	4a63      	ldr	r2, [pc, #396]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 80018da:	f023 0301 	bic.w	r3, r3, #1
 80018de:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e2:	f7ff f97b 	bl	8000bdc <HAL_GetTick>
 80018e6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018e8:	e008      	b.n	80018fc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018ea:	f7ff f977 	bl	8000bdc <HAL_GetTick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e105      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018fc:	4b5a      	ldr	r3, [pc, #360]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 80018fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001902:	f003 0302 	and.w	r3, r3, #2
 8001906:	2b00      	cmp	r3, #0
 8001908:	d1ef      	bne.n	80018ea <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800190e:	2b00      	cmp	r3, #0
 8001910:	f000 80f9 	beq.w	8001b06 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001918:	2b02      	cmp	r3, #2
 800191a:	f040 80cf 	bne.w	8001abc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800191e:	4b52      	ldr	r3, [pc, #328]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 8001920:	68db      	ldr	r3, [r3, #12]
 8001922:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001924:	697b      	ldr	r3, [r7, #20]
 8001926:	f003 0203 	and.w	r2, r3, #3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800192e:	429a      	cmp	r2, r3
 8001930:	d12c      	bne.n	800198c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001932:	697b      	ldr	r3, [r7, #20]
 8001934:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193c:	3b01      	subs	r3, #1
 800193e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001940:	429a      	cmp	r2, r3
 8001942:	d123      	bne.n	800198c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001944:	697b      	ldr	r3, [r7, #20]
 8001946:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800194e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001950:	429a      	cmp	r2, r3
 8001952:	d11b      	bne.n	800198c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800195e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001960:	429a      	cmp	r2, r3
 8001962:	d113      	bne.n	800198c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800196e:	085b      	lsrs	r3, r3, #1
 8001970:	3b01      	subs	r3, #1
 8001972:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001974:	429a      	cmp	r2, r3
 8001976:	d109      	bne.n	800198c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001982:	085b      	lsrs	r3, r3, #1
 8001984:	3b01      	subs	r3, #1
 8001986:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001988:	429a      	cmp	r2, r3
 800198a:	d071      	beq.n	8001a70 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	2b0c      	cmp	r3, #12
 8001990:	d068      	beq.n	8001a64 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001992:	4b35      	ldr	r3, [pc, #212]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800199a:	2b00      	cmp	r3, #0
 800199c:	d105      	bne.n	80019aa <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800199e:	4b32      	ldr	r3, [pc, #200]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e0ac      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80019ae:	4b2e      	ldr	r3, [pc, #184]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a2d      	ldr	r2, [pc, #180]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 80019b4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019b8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019ba:	f7ff f90f 	bl	8000bdc <HAL_GetTick>
 80019be:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019c0:	e008      	b.n	80019d4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c2:	f7ff f90b 	bl	8000bdc <HAL_GetTick>
 80019c6:	4602      	mov	r2, r0
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d901      	bls.n	80019d4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80019d0:	2303      	movs	r3, #3
 80019d2:	e099      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019d4:	4b24      	ldr	r3, [pc, #144]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d1f0      	bne.n	80019c2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80019e0:	4b21      	ldr	r3, [pc, #132]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 80019e2:	68da      	ldr	r2, [r3, #12]
 80019e4:	4b21      	ldr	r3, [pc, #132]	; (8001a6c <HAL_RCC_OscConfig+0x788>)
 80019e6:	4013      	ands	r3, r2
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80019f0:	3a01      	subs	r2, #1
 80019f2:	0112      	lsls	r2, r2, #4
 80019f4:	4311      	orrs	r1, r2
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80019fa:	0212      	lsls	r2, r2, #8
 80019fc:	4311      	orrs	r1, r2
 80019fe:	687a      	ldr	r2, [r7, #4]
 8001a00:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001a02:	0852      	lsrs	r2, r2, #1
 8001a04:	3a01      	subs	r2, #1
 8001a06:	0552      	lsls	r2, r2, #21
 8001a08:	4311      	orrs	r1, r2
 8001a0a:	687a      	ldr	r2, [r7, #4]
 8001a0c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001a0e:	0852      	lsrs	r2, r2, #1
 8001a10:	3a01      	subs	r2, #1
 8001a12:	0652      	lsls	r2, r2, #25
 8001a14:	4311      	orrs	r1, r2
 8001a16:	687a      	ldr	r2, [r7, #4]
 8001a18:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001a1a:	06d2      	lsls	r2, r2, #27
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	4912      	ldr	r1, [pc, #72]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 8001a20:	4313      	orrs	r3, r2
 8001a22:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001a24:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	4a0f      	ldr	r2, [pc, #60]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 8001a2a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a2e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a30:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	4a0c      	ldr	r2, [pc, #48]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 8001a36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a3a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001a3c:	f7ff f8ce 	bl	8000bdc <HAL_GetTick>
 8001a40:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a42:	e008      	b.n	8001a56 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a44:	f7ff f8ca 	bl	8000bdc <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e058      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a56:	4b04      	ldr	r3, [pc, #16]	; (8001a68 <HAL_RCC_OscConfig+0x784>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d0f0      	beq.n	8001a44 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a62:	e050      	b.n	8001b06 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e04f      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a70:	4b27      	ldr	r3, [pc, #156]	; (8001b10 <HAL_RCC_OscConfig+0x82c>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d144      	bne.n	8001b06 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a7c:	4b24      	ldr	r3, [pc, #144]	; (8001b10 <HAL_RCC_OscConfig+0x82c>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a23      	ldr	r2, [pc, #140]	; (8001b10 <HAL_RCC_OscConfig+0x82c>)
 8001a82:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a86:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a88:	4b21      	ldr	r3, [pc, #132]	; (8001b10 <HAL_RCC_OscConfig+0x82c>)
 8001a8a:	68db      	ldr	r3, [r3, #12]
 8001a8c:	4a20      	ldr	r2, [pc, #128]	; (8001b10 <HAL_RCC_OscConfig+0x82c>)
 8001a8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a92:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a94:	f7ff f8a2 	bl	8000bdc <HAL_GetTick>
 8001a98:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a9c:	f7ff f89e 	bl	8000bdc <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e02c      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001aae:	4b18      	ldr	r3, [pc, #96]	; (8001b10 <HAL_RCC_OscConfig+0x82c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d0f0      	beq.n	8001a9c <HAL_RCC_OscConfig+0x7b8>
 8001aba:	e024      	b.n	8001b06 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	2b0c      	cmp	r3, #12
 8001ac0:	d01f      	beq.n	8001b02 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ac2:	4b13      	ldr	r3, [pc, #76]	; (8001b10 <HAL_RCC_OscConfig+0x82c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a12      	ldr	r2, [pc, #72]	; (8001b10 <HAL_RCC_OscConfig+0x82c>)
 8001ac8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001acc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ace:	f7ff f885 	bl	8000bdc <HAL_GetTick>
 8001ad2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ad4:	e008      	b.n	8001ae8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ad6:	f7ff f881 	bl	8000bdc <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	1ad3      	subs	r3, r2, r3
 8001ae0:	2b02      	cmp	r3, #2
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e00f      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ae8:	4b09      	ldr	r3, [pc, #36]	; (8001b10 <HAL_RCC_OscConfig+0x82c>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d1f0      	bne.n	8001ad6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001af4:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <HAL_RCC_OscConfig+0x82c>)
 8001af6:	68da      	ldr	r2, [r3, #12]
 8001af8:	4905      	ldr	r1, [pc, #20]	; (8001b10 <HAL_RCC_OscConfig+0x82c>)
 8001afa:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <HAL_RCC_OscConfig+0x830>)
 8001afc:	4013      	ands	r3, r2
 8001afe:	60cb      	str	r3, [r1, #12]
 8001b00:	e001      	b.n	8001b06 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e000      	b.n	8001b08 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001b06:	2300      	movs	r3, #0
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3720      	adds	r7, #32
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40021000 	.word	0x40021000
 8001b14:	feeefffc 	.word	0xfeeefffc

08001b18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d101      	bne.n	8001b30 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	e11d      	b.n	8001d6c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b30:	4b90      	ldr	r3, [pc, #576]	; (8001d74 <HAL_RCC_ClockConfig+0x25c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 030f 	and.w	r3, r3, #15
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d910      	bls.n	8001b60 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b3e:	4b8d      	ldr	r3, [pc, #564]	; (8001d74 <HAL_RCC_ClockConfig+0x25c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f023 020f 	bic.w	r2, r3, #15
 8001b46:	498b      	ldr	r1, [pc, #556]	; (8001d74 <HAL_RCC_ClockConfig+0x25c>)
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b4e:	4b89      	ldr	r3, [pc, #548]	; (8001d74 <HAL_RCC_ClockConfig+0x25c>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 030f 	and.w	r3, r3, #15
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d001      	beq.n	8001b60 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e105      	b.n	8001d6c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 0302 	and.w	r3, r3, #2
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d010      	beq.n	8001b8e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	689a      	ldr	r2, [r3, #8]
 8001b70:	4b81      	ldr	r3, [pc, #516]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d908      	bls.n	8001b8e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b7c:	4b7e      	ldr	r3, [pc, #504]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	497b      	ldr	r1, [pc, #492]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d079      	beq.n	8001c8e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b03      	cmp	r3, #3
 8001ba0:	d11e      	bne.n	8001be0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ba2:	4b75      	ldr	r3, [pc, #468]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e0dc      	b.n	8001d6c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001bb2:	f000 fa3b 	bl	800202c <RCC_GetSysClockFreqFromPLLSource>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	4a70      	ldr	r2, [pc, #448]	; (8001d7c <HAL_RCC_ClockConfig+0x264>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d946      	bls.n	8001c4c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001bbe:	4b6e      	ldr	r3, [pc, #440]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d140      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001bca:	4b6b      	ldr	r3, [pc, #428]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bd2:	4a69      	ldr	r2, [pc, #420]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001bd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bd8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001bda:	2380      	movs	r3, #128	; 0x80
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	e035      	b.n	8001c4c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d107      	bne.n	8001bf8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001be8:	4b63      	ldr	r3, [pc, #396]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d115      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e0b9      	b.n	8001d6c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d107      	bne.n	8001c10 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001c00:	4b5d      	ldr	r3, [pc, #372]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d109      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e0ad      	b.n	8001d6c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c10:	4b59      	ldr	r3, [pc, #356]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d101      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e0a5      	b.n	8001d6c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001c20:	f000 f8b4 	bl	8001d8c <HAL_RCC_GetSysClockFreq>
 8001c24:	4603      	mov	r3, r0
 8001c26:	4a55      	ldr	r2, [pc, #340]	; (8001d7c <HAL_RCC_ClockConfig+0x264>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d90f      	bls.n	8001c4c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001c2c:	4b52      	ldr	r3, [pc, #328]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d109      	bne.n	8001c4c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c38:	4b4f      	ldr	r3, [pc, #316]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c40:	4a4d      	ldr	r2, [pc, #308]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001c42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c46:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c48:	2380      	movs	r3, #128	; 0x80
 8001c4a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c4c:	4b4a      	ldr	r3, [pc, #296]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f023 0203 	bic.w	r2, r3, #3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	4947      	ldr	r1, [pc, #284]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001c5a:	4313      	orrs	r3, r2
 8001c5c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c5e:	f7fe ffbd 	bl	8000bdc <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c64:	e00a      	b.n	8001c7c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c66:	f7fe ffb9 	bl	8000bdc <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d901      	bls.n	8001c7c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	e077      	b.n	8001d6c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c7c:	4b3e      	ldr	r3, [pc, #248]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	f003 020c 	and.w	r2, r3, #12
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	429a      	cmp	r2, r3
 8001c8c:	d1eb      	bne.n	8001c66 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001c8e:	697b      	ldr	r3, [r7, #20]
 8001c90:	2b80      	cmp	r3, #128	; 0x80
 8001c92:	d105      	bne.n	8001ca0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001c94:	4b38      	ldr	r3, [pc, #224]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	4a37      	ldr	r2, [pc, #220]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001c9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c9e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0302 	and.w	r3, r3, #2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d010      	beq.n	8001cce <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	689a      	ldr	r2, [r3, #8]
 8001cb0:	4b31      	ldr	r3, [pc, #196]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d208      	bcs.n	8001cce <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cbc:	4b2e      	ldr	r3, [pc, #184]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	689b      	ldr	r3, [r3, #8]
 8001cc8:	492b      	ldr	r1, [pc, #172]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001cce:	4b29      	ldr	r3, [pc, #164]	; (8001d74 <HAL_RCC_ClockConfig+0x25c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 030f 	and.w	r3, r3, #15
 8001cd6:	683a      	ldr	r2, [r7, #0]
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d210      	bcs.n	8001cfe <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cdc:	4b25      	ldr	r3, [pc, #148]	; (8001d74 <HAL_RCC_ClockConfig+0x25c>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f023 020f 	bic.w	r2, r3, #15
 8001ce4:	4923      	ldr	r1, [pc, #140]	; (8001d74 <HAL_RCC_ClockConfig+0x25c>)
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cec:	4b21      	ldr	r3, [pc, #132]	; (8001d74 <HAL_RCC_ClockConfig+0x25c>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 030f 	and.w	r3, r3, #15
 8001cf4:	683a      	ldr	r2, [r7, #0]
 8001cf6:	429a      	cmp	r2, r3
 8001cf8:	d001      	beq.n	8001cfe <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e036      	b.n	8001d6c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f003 0304 	and.w	r3, r3, #4
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d008      	beq.n	8001d1c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d0a:	4b1b      	ldr	r3, [pc, #108]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	4918      	ldr	r1, [pc, #96]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0308 	and.w	r3, r3, #8
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d009      	beq.n	8001d3c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d28:	4b13      	ldr	r3, [pc, #76]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	4910      	ldr	r1, [pc, #64]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d3c:	f000 f826 	bl	8001d8c <HAL_RCC_GetSysClockFreq>
 8001d40:	4602      	mov	r2, r0
 8001d42:	4b0d      	ldr	r3, [pc, #52]	; (8001d78 <HAL_RCC_ClockConfig+0x260>)
 8001d44:	689b      	ldr	r3, [r3, #8]
 8001d46:	091b      	lsrs	r3, r3, #4
 8001d48:	f003 030f 	and.w	r3, r3, #15
 8001d4c:	490c      	ldr	r1, [pc, #48]	; (8001d80 <HAL_RCC_ClockConfig+0x268>)
 8001d4e:	5ccb      	ldrb	r3, [r1, r3]
 8001d50:	f003 031f 	and.w	r3, r3, #31
 8001d54:	fa22 f303 	lsr.w	r3, r2, r3
 8001d58:	4a0a      	ldr	r2, [pc, #40]	; (8001d84 <HAL_RCC_ClockConfig+0x26c>)
 8001d5a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001d5c:	4b0a      	ldr	r3, [pc, #40]	; (8001d88 <HAL_RCC_ClockConfig+0x270>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7fe fe39 	bl	80009d8 <HAL_InitTick>
 8001d66:	4603      	mov	r3, r0
 8001d68:	73fb      	strb	r3, [r7, #15]

  return status;
 8001d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	3718      	adds	r7, #24
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40022000 	.word	0x40022000
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	04c4b400 	.word	0x04c4b400
 8001d80:	08006160 	.word	0x08006160
 8001d84:	20000000 	.word	0x20000000
 8001d88:	20000004 	.word	0x20000004

08001d8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b089      	sub	sp, #36	; 0x24
 8001d90:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d92:	2300      	movs	r3, #0
 8001d94:	61fb      	str	r3, [r7, #28]
 8001d96:	2300      	movs	r3, #0
 8001d98:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d9a:	4b3e      	ldr	r3, [pc, #248]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	f003 030c 	and.w	r3, r3, #12
 8001da2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001da4:	4b3b      	ldr	r3, [pc, #236]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	f003 0303 	and.w	r3, r3, #3
 8001dac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d005      	beq.n	8001dc0 <HAL_RCC_GetSysClockFreq+0x34>
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	2b0c      	cmp	r3, #12
 8001db8:	d121      	bne.n	8001dfe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2b01      	cmp	r3, #1
 8001dbe:	d11e      	bne.n	8001dfe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001dc0:	4b34      	ldr	r3, [pc, #208]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0308 	and.w	r3, r3, #8
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d107      	bne.n	8001ddc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001dcc:	4b31      	ldr	r3, [pc, #196]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8001dce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001dd2:	0a1b      	lsrs	r3, r3, #8
 8001dd4:	f003 030f 	and.w	r3, r3, #15
 8001dd8:	61fb      	str	r3, [r7, #28]
 8001dda:	e005      	b.n	8001de8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001ddc:	4b2d      	ldr	r3, [pc, #180]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	091b      	lsrs	r3, r3, #4
 8001de2:	f003 030f 	and.w	r3, r3, #15
 8001de6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001de8:	4a2b      	ldr	r2, [pc, #172]	; (8001e98 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001df0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d10d      	bne.n	8001e14 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001dfc:	e00a      	b.n	8001e14 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	2b04      	cmp	r3, #4
 8001e02:	d102      	bne.n	8001e0a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e04:	4b25      	ldr	r3, [pc, #148]	; (8001e9c <HAL_RCC_GetSysClockFreq+0x110>)
 8001e06:	61bb      	str	r3, [r7, #24]
 8001e08:	e004      	b.n	8001e14 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001e0a:	693b      	ldr	r3, [r7, #16]
 8001e0c:	2b08      	cmp	r3, #8
 8001e0e:	d101      	bne.n	8001e14 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e10:	4b23      	ldr	r3, [pc, #140]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001e12:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	2b0c      	cmp	r3, #12
 8001e18:	d134      	bne.n	8001e84 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e1a:	4b1e      	ldr	r3, [pc, #120]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	f003 0303 	and.w	r3, r3, #3
 8001e22:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	2b02      	cmp	r3, #2
 8001e28:	d003      	beq.n	8001e32 <HAL_RCC_GetSysClockFreq+0xa6>
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	2b03      	cmp	r3, #3
 8001e2e:	d003      	beq.n	8001e38 <HAL_RCC_GetSysClockFreq+0xac>
 8001e30:	e005      	b.n	8001e3e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001e32:	4b1a      	ldr	r3, [pc, #104]	; (8001e9c <HAL_RCC_GetSysClockFreq+0x110>)
 8001e34:	617b      	str	r3, [r7, #20]
      break;
 8001e36:	e005      	b.n	8001e44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001e38:	4b19      	ldr	r3, [pc, #100]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001e3a:	617b      	str	r3, [r7, #20]
      break;
 8001e3c:	e002      	b.n	8001e44 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001e3e:	69fb      	ldr	r3, [r7, #28]
 8001e40:	617b      	str	r3, [r7, #20]
      break;
 8001e42:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e44:	4b13      	ldr	r3, [pc, #76]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e46:	68db      	ldr	r3, [r3, #12]
 8001e48:	091b      	lsrs	r3, r3, #4
 8001e4a:	f003 030f 	and.w	r3, r3, #15
 8001e4e:	3301      	adds	r3, #1
 8001e50:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001e52:	4b10      	ldr	r3, [pc, #64]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	0a1b      	lsrs	r3, r3, #8
 8001e58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	fb03 f202 	mul.w	r2, r3, r2
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e68:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001e6a:	4b0a      	ldr	r3, [pc, #40]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x108>)
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	0e5b      	lsrs	r3, r3, #25
 8001e70:	f003 0303 	and.w	r3, r3, #3
 8001e74:	3301      	adds	r3, #1
 8001e76:	005b      	lsls	r3, r3, #1
 8001e78:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e82:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e84:	69bb      	ldr	r3, [r7, #24]
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3724      	adds	r7, #36	; 0x24
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	40021000 	.word	0x40021000
 8001e98:	08006178 	.word	0x08006178
 8001e9c:	00f42400 	.word	0x00f42400
 8001ea0:	007a1200 	.word	0x007a1200

08001ea4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ea8:	4b03      	ldr	r3, [pc, #12]	; (8001eb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	20000000 	.word	0x20000000

08001ebc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001ec0:	f7ff fff0 	bl	8001ea4 <HAL_RCC_GetHCLKFreq>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	4b06      	ldr	r3, [pc, #24]	; (8001ee0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	0a1b      	lsrs	r3, r3, #8
 8001ecc:	f003 0307 	and.w	r3, r3, #7
 8001ed0:	4904      	ldr	r1, [pc, #16]	; (8001ee4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001ed2:	5ccb      	ldrb	r3, [r1, r3]
 8001ed4:	f003 031f 	and.w	r3, r3, #31
 8001ed8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	08006170 	.word	0x08006170

08001ee8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001eec:	f7ff ffda 	bl	8001ea4 <HAL_RCC_GetHCLKFreq>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	0adb      	lsrs	r3, r3, #11
 8001ef8:	f003 0307 	and.w	r3, r3, #7
 8001efc:	4904      	ldr	r1, [pc, #16]	; (8001f10 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001efe:	5ccb      	ldrb	r3, [r1, r3]
 8001f00:	f003 031f 	and.w	r3, r3, #31
 8001f04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40021000 	.word	0x40021000
 8001f10:	08006170 	.word	0x08006170

08001f14 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	220f      	movs	r2, #15
 8001f22:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8001f24:	4b12      	ldr	r3, [pc, #72]	; (8001f70 <HAL_RCC_GetClockConfig+0x5c>)
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f003 0203 	and.w	r2, r3, #3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8001f30:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <HAL_RCC_GetClockConfig+0x5c>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001f3c:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <HAL_RCC_GetClockConfig+0x5c>)
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001f48:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <HAL_RCC_GetClockConfig+0x5c>)
 8001f4a:	689b      	ldr	r3, [r3, #8]
 8001f4c:	08db      	lsrs	r3, r3, #3
 8001f4e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001f56:	4b07      	ldr	r3, [pc, #28]	; (8001f74 <HAL_RCC_GetClockConfig+0x60>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f003 020f 	and.w	r2, r3, #15
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	601a      	str	r2, [r3, #0]
}
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	40021000 	.word	0x40021000
 8001f74:	40022000 	.word	0x40022000

08001f78 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f80:	2300      	movs	r3, #0
 8001f82:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001f84:	4b27      	ldr	r3, [pc, #156]	; (8002024 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d003      	beq.n	8001f98 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f90:	f7ff f8d4 	bl	800113c <HAL_PWREx_GetVoltageRange>
 8001f94:	6178      	str	r0, [r7, #20]
 8001f96:	e014      	b.n	8001fc2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f98:	4b22      	ldr	r3, [pc, #136]	; (8002024 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f9c:	4a21      	ldr	r2, [pc, #132]	; (8002024 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001f9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fa2:	6593      	str	r3, [r2, #88]	; 0x58
 8001fa4:	4b1f      	ldr	r3, [pc, #124]	; (8002024 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001fb0:	f7ff f8c4 	bl	800113c <HAL_PWREx_GetVoltageRange>
 8001fb4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001fb6:	4b1b      	ldr	r3, [pc, #108]	; (8002024 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001fb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fba:	4a1a      	ldr	r2, [pc, #104]	; (8002024 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001fbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fc0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fc8:	d10b      	bne.n	8001fe2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2b80      	cmp	r3, #128	; 0x80
 8001fce:	d913      	bls.n	8001ff8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2ba0      	cmp	r3, #160	; 0xa0
 8001fd4:	d902      	bls.n	8001fdc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	613b      	str	r3, [r7, #16]
 8001fda:	e00d      	b.n	8001ff8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fdc:	2301      	movs	r3, #1
 8001fde:	613b      	str	r3, [r7, #16]
 8001fe0:	e00a      	b.n	8001ff8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2b7f      	cmp	r3, #127	; 0x7f
 8001fe6:	d902      	bls.n	8001fee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8001fe8:	2302      	movs	r3, #2
 8001fea:	613b      	str	r3, [r7, #16]
 8001fec:	e004      	b.n	8001ff8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b70      	cmp	r3, #112	; 0x70
 8001ff2:	d101      	bne.n	8001ff8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ff8:	4b0b      	ldr	r3, [pc, #44]	; (8002028 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f023 020f 	bic.w	r2, r3, #15
 8002000:	4909      	ldr	r1, [pc, #36]	; (8002028 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	4313      	orrs	r3, r2
 8002006:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002008:	4b07      	ldr	r3, [pc, #28]	; (8002028 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f003 030f 	and.w	r3, r3, #15
 8002010:	693a      	ldr	r2, [r7, #16]
 8002012:	429a      	cmp	r2, r3
 8002014:	d001      	beq.n	800201a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e000      	b.n	800201c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800201a:	2300      	movs	r3, #0
}
 800201c:	4618      	mov	r0, r3
 800201e:	3718      	adds	r7, #24
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40021000 	.word	0x40021000
 8002028:	40022000 	.word	0x40022000

0800202c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800202c:	b480      	push	{r7}
 800202e:	b087      	sub	sp, #28
 8002030:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002032:	4b2d      	ldr	r3, [pc, #180]	; (80020e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	f003 0303 	and.w	r3, r3, #3
 800203a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	2b03      	cmp	r3, #3
 8002040:	d00b      	beq.n	800205a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2b03      	cmp	r3, #3
 8002046:	d825      	bhi.n	8002094 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2b01      	cmp	r3, #1
 800204c:	d008      	beq.n	8002060 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	2b02      	cmp	r3, #2
 8002052:	d11f      	bne.n	8002094 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002054:	4b25      	ldr	r3, [pc, #148]	; (80020ec <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002056:	613b      	str	r3, [r7, #16]
    break;
 8002058:	e01f      	b.n	800209a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800205a:	4b25      	ldr	r3, [pc, #148]	; (80020f0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800205c:	613b      	str	r3, [r7, #16]
    break;
 800205e:	e01c      	b.n	800209a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002060:	4b21      	ldr	r3, [pc, #132]	; (80020e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 0308 	and.w	r3, r3, #8
 8002068:	2b00      	cmp	r3, #0
 800206a:	d107      	bne.n	800207c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800206c:	4b1e      	ldr	r3, [pc, #120]	; (80020e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800206e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002072:	0a1b      	lsrs	r3, r3, #8
 8002074:	f003 030f 	and.w	r3, r3, #15
 8002078:	617b      	str	r3, [r7, #20]
 800207a:	e005      	b.n	8002088 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800207c:	4b1a      	ldr	r3, [pc, #104]	; (80020e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	091b      	lsrs	r3, r3, #4
 8002082:	f003 030f 	and.w	r3, r3, #15
 8002086:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002088:	4a1a      	ldr	r2, [pc, #104]	; (80020f4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002090:	613b      	str	r3, [r7, #16]
    break;
 8002092:	e002      	b.n	800209a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002094:	2300      	movs	r3, #0
 8002096:	613b      	str	r3, [r7, #16]
    break;
 8002098:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800209a:	4b13      	ldr	r3, [pc, #76]	; (80020e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800209c:	68db      	ldr	r3, [r3, #12]
 800209e:	091b      	lsrs	r3, r3, #4
 80020a0:	f003 030f 	and.w	r3, r3, #15
 80020a4:	3301      	adds	r3, #1
 80020a6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80020a8:	4b0f      	ldr	r3, [pc, #60]	; (80020e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80020aa:	68db      	ldr	r3, [r3, #12]
 80020ac:	0a1b      	lsrs	r3, r3, #8
 80020ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	fb03 f202 	mul.w	r2, r3, r2
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80020be:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80020c0:	4b09      	ldr	r3, [pc, #36]	; (80020e8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	0e5b      	lsrs	r3, r3, #25
 80020c6:	f003 0303 	and.w	r3, r3, #3
 80020ca:	3301      	adds	r3, #1
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80020d0:	693a      	ldr	r2, [r7, #16]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020d8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80020da:	683b      	ldr	r3, [r7, #0]
}
 80020dc:	4618      	mov	r0, r3
 80020de:	371c      	adds	r7, #28
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	40021000 	.word	0x40021000
 80020ec:	00f42400 	.word	0x00f42400
 80020f0:	007a1200 	.word	0x007a1200
 80020f4:	08006178 	.word	0x08006178

080020f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002100:	2300      	movs	r3, #0
 8002102:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002104:	2300      	movs	r3, #0
 8002106:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002110:	2b00      	cmp	r3, #0
 8002112:	d040      	beq.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002118:	2b80      	cmp	r3, #128	; 0x80
 800211a:	d02a      	beq.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800211c:	2b80      	cmp	r3, #128	; 0x80
 800211e:	d825      	bhi.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002120:	2b60      	cmp	r3, #96	; 0x60
 8002122:	d026      	beq.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002124:	2b60      	cmp	r3, #96	; 0x60
 8002126:	d821      	bhi.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002128:	2b40      	cmp	r3, #64	; 0x40
 800212a:	d006      	beq.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800212c:	2b40      	cmp	r3, #64	; 0x40
 800212e:	d81d      	bhi.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002130:	2b00      	cmp	r3, #0
 8002132:	d009      	beq.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002134:	2b20      	cmp	r3, #32
 8002136:	d010      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002138:	e018      	b.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800213a:	4b89      	ldr	r3, [pc, #548]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	4a88      	ldr	r2, [pc, #544]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002144:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002146:	e015      	b.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3304      	adds	r3, #4
 800214c:	2100      	movs	r1, #0
 800214e:	4618      	mov	r0, r3
 8002150:	f000 fb02 	bl	8002758 <RCCEx_PLLSAI1_Config>
 8002154:	4603      	mov	r3, r0
 8002156:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002158:	e00c      	b.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	3320      	adds	r3, #32
 800215e:	2100      	movs	r1, #0
 8002160:	4618      	mov	r0, r3
 8002162:	f000 fbed 	bl	8002940 <RCCEx_PLLSAI2_Config>
 8002166:	4603      	mov	r3, r0
 8002168:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800216a:	e003      	b.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	74fb      	strb	r3, [r7, #19]
      break;
 8002170:	e000      	b.n	8002174 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002172:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002174:	7cfb      	ldrb	r3, [r7, #19]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d10b      	bne.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800217a:	4b79      	ldr	r3, [pc, #484]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800217c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002180:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002188:	4975      	ldr	r1, [pc, #468]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800218a:	4313      	orrs	r3, r2
 800218c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002190:	e001      	b.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002192:	7cfb      	ldrb	r3, [r7, #19]
 8002194:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d047      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021aa:	d030      	beq.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80021ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021b0:	d82a      	bhi.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80021b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80021b6:	d02a      	beq.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x116>
 80021b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80021bc:	d824      	bhi.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80021be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021c2:	d008      	beq.n	80021d6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80021c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021c8:	d81e      	bhi.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d00a      	beq.n	80021e4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80021ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021d2:	d010      	beq.n	80021f6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80021d4:	e018      	b.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80021d6:	4b62      	ldr	r3, [pc, #392]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	4a61      	ldr	r2, [pc, #388]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80021dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021e0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021e2:	e015      	b.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3304      	adds	r3, #4
 80021e8:	2100      	movs	r1, #0
 80021ea:	4618      	mov	r0, r3
 80021ec:	f000 fab4 	bl	8002758 <RCCEx_PLLSAI1_Config>
 80021f0:	4603      	mov	r3, r0
 80021f2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80021f4:	e00c      	b.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	3320      	adds	r3, #32
 80021fa:	2100      	movs	r1, #0
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 fb9f 	bl	8002940 <RCCEx_PLLSAI2_Config>
 8002202:	4603      	mov	r3, r0
 8002204:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002206:	e003      	b.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	74fb      	strb	r3, [r7, #19]
      break;
 800220c:	e000      	b.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800220e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002210:	7cfb      	ldrb	r3, [r7, #19]
 8002212:	2b00      	cmp	r3, #0
 8002214:	d10b      	bne.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002216:	4b52      	ldr	r3, [pc, #328]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002218:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800221c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002224:	494e      	ldr	r1, [pc, #312]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002226:	4313      	orrs	r3, r2
 8002228:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800222c:	e001      	b.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800222e:	7cfb      	ldrb	r3, [r7, #19]
 8002230:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800223a:	2b00      	cmp	r3, #0
 800223c:	f000 809f 	beq.w	800237e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002240:	2300      	movs	r3, #0
 8002242:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002244:	4b46      	ldr	r3, [pc, #280]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224c:	2b00      	cmp	r3, #0
 800224e:	d101      	bne.n	8002254 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002250:	2301      	movs	r3, #1
 8002252:	e000      	b.n	8002256 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002254:	2300      	movs	r3, #0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d00d      	beq.n	8002276 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800225a:	4b41      	ldr	r3, [pc, #260]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800225c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800225e:	4a40      	ldr	r2, [pc, #256]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002260:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002264:	6593      	str	r3, [r2, #88]	; 0x58
 8002266:	4b3e      	ldr	r3, [pc, #248]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002268:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800226a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800226e:	60bb      	str	r3, [r7, #8]
 8002270:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002272:	2301      	movs	r3, #1
 8002274:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002276:	4b3b      	ldr	r3, [pc, #236]	; (8002364 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a3a      	ldr	r2, [pc, #232]	; (8002364 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800227c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002280:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002282:	f7fe fcab 	bl	8000bdc <HAL_GetTick>
 8002286:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002288:	e009      	b.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800228a:	f7fe fca7 	bl	8000bdc <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	2b02      	cmp	r3, #2
 8002296:	d902      	bls.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	74fb      	strb	r3, [r7, #19]
        break;
 800229c:	e005      	b.n	80022aa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800229e:	4b31      	ldr	r3, [pc, #196]	; (8002364 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d0ef      	beq.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80022aa:	7cfb      	ldrb	r3, [r7, #19]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d15b      	bne.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80022b0:	4b2b      	ldr	r3, [pc, #172]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022ba:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d01f      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022c8:	697a      	ldr	r2, [r7, #20]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d019      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80022ce:	4b24      	ldr	r3, [pc, #144]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022d8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80022da:	4b21      	ldr	r3, [pc, #132]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022e0:	4a1f      	ldr	r2, [pc, #124]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022e6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80022ea:	4b1d      	ldr	r3, [pc, #116]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80022f0:	4a1b      	ldr	r2, [pc, #108]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80022fa:	4a19      	ldr	r2, [pc, #100]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	f003 0301 	and.w	r3, r3, #1
 8002308:	2b00      	cmp	r3, #0
 800230a:	d016      	beq.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230c:	f7fe fc66 	bl	8000bdc <HAL_GetTick>
 8002310:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002312:	e00b      	b.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002314:	f7fe fc62 	bl	8000bdc <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002322:	4293      	cmp	r3, r2
 8002324:	d902      	bls.n	800232c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	74fb      	strb	r3, [r7, #19]
            break;
 800232a:	e006      	b.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800232c:	4b0c      	ldr	r3, [pc, #48]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800232e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d0ec      	beq.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800233a:	7cfb      	ldrb	r3, [r7, #19]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d10c      	bne.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002340:	4b07      	ldr	r3, [pc, #28]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002342:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002346:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002350:	4903      	ldr	r1, [pc, #12]	; (8002360 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002352:	4313      	orrs	r3, r2
 8002354:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002358:	e008      	b.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800235a:	7cfb      	ldrb	r3, [r7, #19]
 800235c:	74bb      	strb	r3, [r7, #18]
 800235e:	e005      	b.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002360:	40021000 	.word	0x40021000
 8002364:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002368:	7cfb      	ldrb	r3, [r7, #19]
 800236a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800236c:	7c7b      	ldrb	r3, [r7, #17]
 800236e:	2b01      	cmp	r3, #1
 8002370:	d105      	bne.n	800237e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002372:	4ba0      	ldr	r3, [pc, #640]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002376:	4a9f      	ldr	r2, [pc, #636]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002378:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800237c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	2b00      	cmp	r3, #0
 8002388:	d00a      	beq.n	80023a0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800238a:	4b9a      	ldr	r3, [pc, #616]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800238c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002390:	f023 0203 	bic.w	r2, r3, #3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002398:	4996      	ldr	r1, [pc, #600]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800239a:	4313      	orrs	r3, r2
 800239c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d00a      	beq.n	80023c2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80023ac:	4b91      	ldr	r3, [pc, #580]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80023ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023b2:	f023 020c 	bic.w	r2, r3, #12
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	498e      	ldr	r1, [pc, #568]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80023bc:	4313      	orrs	r3, r2
 80023be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0304 	and.w	r3, r3, #4
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d00a      	beq.n	80023e4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80023ce:	4b89      	ldr	r3, [pc, #548]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80023d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023d4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023dc:	4985      	ldr	r1, [pc, #532]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80023de:	4313      	orrs	r3, r2
 80023e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0308 	and.w	r3, r3, #8
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d00a      	beq.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80023f0:	4b80      	ldr	r3, [pc, #512]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80023f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023f6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80023fe:	497d      	ldr	r1, [pc, #500]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002400:	4313      	orrs	r3, r2
 8002402:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0310 	and.w	r3, r3, #16
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00a      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002412:	4b78      	ldr	r3, [pc, #480]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002414:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002418:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002420:	4974      	ldr	r1, [pc, #464]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002422:	4313      	orrs	r3, r2
 8002424:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f003 0320 	and.w	r3, r3, #32
 8002430:	2b00      	cmp	r3, #0
 8002432:	d00a      	beq.n	800244a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002434:	4b6f      	ldr	r3, [pc, #444]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002436:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800243a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002442:	496c      	ldr	r1, [pc, #432]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002444:	4313      	orrs	r3, r2
 8002446:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002452:	2b00      	cmp	r3, #0
 8002454:	d00a      	beq.n	800246c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002456:	4b67      	ldr	r3, [pc, #412]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002458:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800245c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002464:	4963      	ldr	r1, [pc, #396]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002466:	4313      	orrs	r3, r2
 8002468:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002474:	2b00      	cmp	r3, #0
 8002476:	d00a      	beq.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002478:	4b5e      	ldr	r3, [pc, #376]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800247a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800247e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002486:	495b      	ldr	r1, [pc, #364]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002488:	4313      	orrs	r3, r2
 800248a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00a      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800249a:	4b56      	ldr	r3, [pc, #344]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800249c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024a0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024a8:	4952      	ldr	r1, [pc, #328]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80024aa:	4313      	orrs	r3, r2
 80024ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d00a      	beq.n	80024d2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024bc:	4b4d      	ldr	r3, [pc, #308]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024c2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ca:	494a      	ldr	r1, [pc, #296]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80024cc:	4313      	orrs	r3, r2
 80024ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00a      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80024de:	4b45      	ldr	r3, [pc, #276]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80024e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ec:	4941      	ldr	r1, [pc, #260]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d00a      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002500:	4b3c      	ldr	r3, [pc, #240]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002502:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002506:	f023 0203 	bic.w	r2, r3, #3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800250e:	4939      	ldr	r1, [pc, #228]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002510:	4313      	orrs	r3, r2
 8002512:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d028      	beq.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002522:	4b34      	ldr	r3, [pc, #208]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002524:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002528:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002530:	4930      	ldr	r1, [pc, #192]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002532:	4313      	orrs	r3, r2
 8002534:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800253c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002540:	d106      	bne.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002542:	4b2c      	ldr	r3, [pc, #176]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	4a2b      	ldr	r2, [pc, #172]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002548:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800254c:	60d3      	str	r3, [r2, #12]
 800254e:	e011      	b.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002554:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002558:	d10c      	bne.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	3304      	adds	r3, #4
 800255e:	2101      	movs	r1, #1
 8002560:	4618      	mov	r0, r3
 8002562:	f000 f8f9 	bl	8002758 <RCCEx_PLLSAI1_Config>
 8002566:	4603      	mov	r3, r0
 8002568:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800256a:	7cfb      	ldrb	r3, [r7, #19]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8002570:	7cfb      	ldrb	r3, [r7, #19]
 8002572:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d04d      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002584:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002588:	d108      	bne.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800258a:	4b1a      	ldr	r3, [pc, #104]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800258c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002590:	4a18      	ldr	r2, [pc, #96]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002592:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002596:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800259a:	e012      	b.n	80025c2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800259c:	4b15      	ldr	r3, [pc, #84]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800259e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80025a2:	4a14      	ldr	r2, [pc, #80]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025a4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025a8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 80025ac:	4b11      	ldr	r3, [pc, #68]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025b2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025ba:	490e      	ldr	r1, [pc, #56]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025bc:	4313      	orrs	r3, r2
 80025be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80025ca:	d106      	bne.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80025cc:	4b09      	ldr	r3, [pc, #36]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	4a08      	ldr	r2, [pc, #32]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80025d6:	60d3      	str	r3, [r2, #12]
 80025d8:	e020      	b.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025de:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025e2:	d109      	bne.n	80025f8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80025e4:	4b03      	ldr	r3, [pc, #12]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	4a02      	ldr	r2, [pc, #8]	; (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025ee:	60d3      	str	r3, [r2, #12]
 80025f0:	e014      	b.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x524>
 80025f2:	bf00      	nop
 80025f4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002600:	d10c      	bne.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	3304      	adds	r3, #4
 8002606:	2101      	movs	r1, #1
 8002608:	4618      	mov	r0, r3
 800260a:	f000 f8a5 	bl	8002758 <RCCEx_PLLSAI1_Config>
 800260e:	4603      	mov	r3, r0
 8002610:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002612:	7cfb      	ldrb	r3, [r7, #19]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d001      	beq.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8002618:	7cfb      	ldrb	r3, [r7, #19]
 800261a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d028      	beq.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002628:	4b4a      	ldr	r3, [pc, #296]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800262a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800262e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002636:	4947      	ldr	r1, [pc, #284]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002638:	4313      	orrs	r3, r2
 800263a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002642:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002646:	d106      	bne.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002648:	4b42      	ldr	r3, [pc, #264]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	4a41      	ldr	r2, [pc, #260]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800264e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002652:	60d3      	str	r3, [r2, #12]
 8002654:	e011      	b.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800265a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800265e:	d10c      	bne.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	3304      	adds	r3, #4
 8002664:	2101      	movs	r1, #1
 8002666:	4618      	mov	r0, r3
 8002668:	f000 f876 	bl	8002758 <RCCEx_PLLSAI1_Config>
 800266c:	4603      	mov	r3, r0
 800266e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002670:	7cfb      	ldrb	r3, [r7, #19]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d001      	beq.n	800267a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8002676:	7cfb      	ldrb	r3, [r7, #19]
 8002678:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002682:	2b00      	cmp	r3, #0
 8002684:	d01e      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002686:	4b33      	ldr	r3, [pc, #204]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800268c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002696:	492f      	ldr	r1, [pc, #188]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002698:	4313      	orrs	r3, r2
 800269a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80026a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80026a8:	d10c      	bne.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	3304      	adds	r3, #4
 80026ae:	2102      	movs	r1, #2
 80026b0:	4618      	mov	r0, r3
 80026b2:	f000 f851 	bl	8002758 <RCCEx_PLLSAI1_Config>
 80026b6:	4603      	mov	r3, r0
 80026b8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80026ba:	7cfb      	ldrb	r3, [r7, #19]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80026c0:	7cfb      	ldrb	r3, [r7, #19]
 80026c2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d00b      	beq.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80026d0:	4b20      	ldr	r3, [pc, #128]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80026d6:	f023 0204 	bic.w	r2, r3, #4
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80026e0:	491c      	ldr	r1, [pc, #112]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026e2:	4313      	orrs	r3, r2
 80026e4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d00b      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80026f4:	4b17      	ldr	r3, [pc, #92]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80026f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80026fa:	f023 0218 	bic.w	r2, r3, #24
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002704:	4913      	ldr	r1, [pc, #76]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002706:	4313      	orrs	r3, r2
 8002708:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d017      	beq.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8002718:	4b0e      	ldr	r3, [pc, #56]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800271a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800271e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002728:	490a      	ldr	r1, [pc, #40]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800272a:	4313      	orrs	r3, r2
 800272c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002736:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800273a:	d105      	bne.n	8002748 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800273c:	4b05      	ldr	r3, [pc, #20]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	4a04      	ldr	r2, [pc, #16]	; (8002754 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002742:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002746:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002748:	7cbb      	ldrb	r3, [r7, #18]
}
 800274a:	4618      	mov	r0, r3
 800274c:	3718      	adds	r7, #24
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40021000 	.word	0x40021000

08002758 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002762:	2300      	movs	r3, #0
 8002764:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002766:	4b72      	ldr	r3, [pc, #456]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	f003 0303 	and.w	r3, r3, #3
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00e      	beq.n	8002790 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002772:	4b6f      	ldr	r3, [pc, #444]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	f003 0203 	and.w	r2, r3, #3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	429a      	cmp	r2, r3
 8002780:	d103      	bne.n	800278a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
       ||
 8002786:	2b00      	cmp	r3, #0
 8002788:	d142      	bne.n	8002810 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	73fb      	strb	r3, [r7, #15]
 800278e:	e03f      	b.n	8002810 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2b03      	cmp	r3, #3
 8002796:	d018      	beq.n	80027ca <RCCEx_PLLSAI1_Config+0x72>
 8002798:	2b03      	cmp	r3, #3
 800279a:	d825      	bhi.n	80027e8 <RCCEx_PLLSAI1_Config+0x90>
 800279c:	2b01      	cmp	r3, #1
 800279e:	d002      	beq.n	80027a6 <RCCEx_PLLSAI1_Config+0x4e>
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d009      	beq.n	80027b8 <RCCEx_PLLSAI1_Config+0x60>
 80027a4:	e020      	b.n	80027e8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80027a6:	4b62      	ldr	r3, [pc, #392]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d11d      	bne.n	80027ee <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027b6:	e01a      	b.n	80027ee <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80027b8:	4b5d      	ldr	r3, [pc, #372]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d116      	bne.n	80027f2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027c8:	e013      	b.n	80027f2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80027ca:	4b59      	ldr	r3, [pc, #356]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d10f      	bne.n	80027f6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80027d6:	4b56      	ldr	r3, [pc, #344]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d109      	bne.n	80027f6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80027e6:	e006      	b.n	80027f6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	73fb      	strb	r3, [r7, #15]
      break;
 80027ec:	e004      	b.n	80027f8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80027ee:	bf00      	nop
 80027f0:	e002      	b.n	80027f8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80027f2:	bf00      	nop
 80027f4:	e000      	b.n	80027f8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80027f6:	bf00      	nop
    }

    if(status == HAL_OK)
 80027f8:	7bfb      	ldrb	r3, [r7, #15]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d108      	bne.n	8002810 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80027fe:	4b4c      	ldr	r3, [pc, #304]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	f023 0203 	bic.w	r2, r3, #3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4949      	ldr	r1, [pc, #292]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 800280c:	4313      	orrs	r3, r2
 800280e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8002810:	7bfb      	ldrb	r3, [r7, #15]
 8002812:	2b00      	cmp	r3, #0
 8002814:	f040 8086 	bne.w	8002924 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002818:	4b45      	ldr	r3, [pc, #276]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a44      	ldr	r2, [pc, #272]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 800281e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002822:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002824:	f7fe f9da 	bl	8000bdc <HAL_GetTick>
 8002828:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800282a:	e009      	b.n	8002840 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800282c:	f7fe f9d6 	bl	8000bdc <HAL_GetTick>
 8002830:	4602      	mov	r2, r0
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d902      	bls.n	8002840 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	73fb      	strb	r3, [r7, #15]
        break;
 800283e:	e005      	b.n	800284c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002840:	4b3b      	ldr	r3, [pc, #236]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002848:	2b00      	cmp	r3, #0
 800284a:	d1ef      	bne.n	800282c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800284c:	7bfb      	ldrb	r3, [r7, #15]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d168      	bne.n	8002924 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d113      	bne.n	8002880 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002858:	4b35      	ldr	r3, [pc, #212]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 800285a:	691a      	ldr	r2, [r3, #16]
 800285c:	4b35      	ldr	r3, [pc, #212]	; (8002934 <RCCEx_PLLSAI1_Config+0x1dc>)
 800285e:	4013      	ands	r3, r2
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	6892      	ldr	r2, [r2, #8]
 8002864:	0211      	lsls	r1, r2, #8
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	68d2      	ldr	r2, [r2, #12]
 800286a:	06d2      	lsls	r2, r2, #27
 800286c:	4311      	orrs	r1, r2
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6852      	ldr	r2, [r2, #4]
 8002872:	3a01      	subs	r2, #1
 8002874:	0112      	lsls	r2, r2, #4
 8002876:	430a      	orrs	r2, r1
 8002878:	492d      	ldr	r1, [pc, #180]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 800287a:	4313      	orrs	r3, r2
 800287c:	610b      	str	r3, [r1, #16]
 800287e:	e02d      	b.n	80028dc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d115      	bne.n	80028b2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002886:	4b2a      	ldr	r3, [pc, #168]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002888:	691a      	ldr	r2, [r3, #16]
 800288a:	4b2b      	ldr	r3, [pc, #172]	; (8002938 <RCCEx_PLLSAI1_Config+0x1e0>)
 800288c:	4013      	ands	r3, r2
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	6892      	ldr	r2, [r2, #8]
 8002892:	0211      	lsls	r1, r2, #8
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	6912      	ldr	r2, [r2, #16]
 8002898:	0852      	lsrs	r2, r2, #1
 800289a:	3a01      	subs	r2, #1
 800289c:	0552      	lsls	r2, r2, #21
 800289e:	4311      	orrs	r1, r2
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	6852      	ldr	r2, [r2, #4]
 80028a4:	3a01      	subs	r2, #1
 80028a6:	0112      	lsls	r2, r2, #4
 80028a8:	430a      	orrs	r2, r1
 80028aa:	4921      	ldr	r1, [pc, #132]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 80028ac:	4313      	orrs	r3, r2
 80028ae:	610b      	str	r3, [r1, #16]
 80028b0:	e014      	b.n	80028dc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80028b2:	4b1f      	ldr	r3, [pc, #124]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 80028b4:	691a      	ldr	r2, [r3, #16]
 80028b6:	4b21      	ldr	r3, [pc, #132]	; (800293c <RCCEx_PLLSAI1_Config+0x1e4>)
 80028b8:	4013      	ands	r3, r2
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	6892      	ldr	r2, [r2, #8]
 80028be:	0211      	lsls	r1, r2, #8
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	6952      	ldr	r2, [r2, #20]
 80028c4:	0852      	lsrs	r2, r2, #1
 80028c6:	3a01      	subs	r2, #1
 80028c8:	0652      	lsls	r2, r2, #25
 80028ca:	4311      	orrs	r1, r2
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	6852      	ldr	r2, [r2, #4]
 80028d0:	3a01      	subs	r2, #1
 80028d2:	0112      	lsls	r2, r2, #4
 80028d4:	430a      	orrs	r2, r1
 80028d6:	4916      	ldr	r1, [pc, #88]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 80028d8:	4313      	orrs	r3, r2
 80028da:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80028dc:	4b14      	ldr	r3, [pc, #80]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a13      	ldr	r2, [pc, #76]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 80028e2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80028e6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028e8:	f7fe f978 	bl	8000bdc <HAL_GetTick>
 80028ec:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80028ee:	e009      	b.n	8002904 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80028f0:	f7fe f974 	bl	8000bdc <HAL_GetTick>
 80028f4:	4602      	mov	r2, r0
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	1ad3      	subs	r3, r2, r3
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d902      	bls.n	8002904 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80028fe:	2303      	movs	r3, #3
 8002900:	73fb      	strb	r3, [r7, #15]
          break;
 8002902:	e005      	b.n	8002910 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002904:	4b0a      	ldr	r3, [pc, #40]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d0ef      	beq.n	80028f0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8002910:	7bfb      	ldrb	r3, [r7, #15]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d106      	bne.n	8002924 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002916:	4b06      	ldr	r3, [pc, #24]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002918:	691a      	ldr	r2, [r3, #16]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	699b      	ldr	r3, [r3, #24]
 800291e:	4904      	ldr	r1, [pc, #16]	; (8002930 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002920:	4313      	orrs	r3, r2
 8002922:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002924:	7bfb      	ldrb	r3, [r7, #15]
}
 8002926:	4618      	mov	r0, r3
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	40021000 	.word	0x40021000
 8002934:	07ff800f 	.word	0x07ff800f
 8002938:	ff9f800f 	.word	0xff9f800f
 800293c:	f9ff800f 	.word	0xf9ff800f

08002940 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800294a:	2300      	movs	r3, #0
 800294c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800294e:	4b72      	ldr	r3, [pc, #456]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	f003 0303 	and.w	r3, r3, #3
 8002956:	2b00      	cmp	r3, #0
 8002958:	d00e      	beq.n	8002978 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800295a:	4b6f      	ldr	r3, [pc, #444]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	f003 0203 	and.w	r2, r3, #3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	429a      	cmp	r2, r3
 8002968:	d103      	bne.n	8002972 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
       ||
 800296e:	2b00      	cmp	r3, #0
 8002970:	d142      	bne.n	80029f8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	73fb      	strb	r3, [r7, #15]
 8002976:	e03f      	b.n	80029f8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	2b03      	cmp	r3, #3
 800297e:	d018      	beq.n	80029b2 <RCCEx_PLLSAI2_Config+0x72>
 8002980:	2b03      	cmp	r3, #3
 8002982:	d825      	bhi.n	80029d0 <RCCEx_PLLSAI2_Config+0x90>
 8002984:	2b01      	cmp	r3, #1
 8002986:	d002      	beq.n	800298e <RCCEx_PLLSAI2_Config+0x4e>
 8002988:	2b02      	cmp	r3, #2
 800298a:	d009      	beq.n	80029a0 <RCCEx_PLLSAI2_Config+0x60>
 800298c:	e020      	b.n	80029d0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800298e:	4b62      	ldr	r3, [pc, #392]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0302 	and.w	r3, r3, #2
 8002996:	2b00      	cmp	r3, #0
 8002998:	d11d      	bne.n	80029d6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800299e:	e01a      	b.n	80029d6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80029a0:	4b5d      	ldr	r3, [pc, #372]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d116      	bne.n	80029da <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029b0:	e013      	b.n	80029da <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80029b2:	4b59      	ldr	r3, [pc, #356]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d10f      	bne.n	80029de <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80029be:	4b56      	ldr	r3, [pc, #344]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d109      	bne.n	80029de <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80029ce:	e006      	b.n	80029de <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	73fb      	strb	r3, [r7, #15]
      break;
 80029d4:	e004      	b.n	80029e0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80029d6:	bf00      	nop
 80029d8:	e002      	b.n	80029e0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80029da:	bf00      	nop
 80029dc:	e000      	b.n	80029e0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80029de:	bf00      	nop
    }

    if(status == HAL_OK)
 80029e0:	7bfb      	ldrb	r3, [r7, #15]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d108      	bne.n	80029f8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80029e6:	4b4c      	ldr	r3, [pc, #304]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	f023 0203 	bic.w	r2, r3, #3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4949      	ldr	r1, [pc, #292]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 80029f4:	4313      	orrs	r3, r2
 80029f6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	f040 8086 	bne.w	8002b0c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002a00:	4b45      	ldr	r3, [pc, #276]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a44      	ldr	r2, [pc, #272]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a0a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a0c:	f7fe f8e6 	bl	8000bdc <HAL_GetTick>
 8002a10:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a12:	e009      	b.n	8002a28 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002a14:	f7fe f8e2 	bl	8000bdc <HAL_GetTick>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	1ad3      	subs	r3, r2, r3
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d902      	bls.n	8002a28 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	73fb      	strb	r3, [r7, #15]
        break;
 8002a26:	e005      	b.n	8002a34 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002a28:	4b3b      	ldr	r3, [pc, #236]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d1ef      	bne.n	8002a14 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8002a34:	7bfb      	ldrb	r3, [r7, #15]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d168      	bne.n	8002b0c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d113      	bne.n	8002a68 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a40:	4b35      	ldr	r3, [pc, #212]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a42:	695a      	ldr	r2, [r3, #20]
 8002a44:	4b35      	ldr	r3, [pc, #212]	; (8002b1c <RCCEx_PLLSAI2_Config+0x1dc>)
 8002a46:	4013      	ands	r3, r2
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	6892      	ldr	r2, [r2, #8]
 8002a4c:	0211      	lsls	r1, r2, #8
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	68d2      	ldr	r2, [r2, #12]
 8002a52:	06d2      	lsls	r2, r2, #27
 8002a54:	4311      	orrs	r1, r2
 8002a56:	687a      	ldr	r2, [r7, #4]
 8002a58:	6852      	ldr	r2, [r2, #4]
 8002a5a:	3a01      	subs	r2, #1
 8002a5c:	0112      	lsls	r2, r2, #4
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	492d      	ldr	r1, [pc, #180]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	614b      	str	r3, [r1, #20]
 8002a66:	e02d      	b.n	8002ac4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d115      	bne.n	8002a9a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a6e:	4b2a      	ldr	r3, [pc, #168]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a70:	695a      	ldr	r2, [r3, #20]
 8002a72:	4b2b      	ldr	r3, [pc, #172]	; (8002b20 <RCCEx_PLLSAI2_Config+0x1e0>)
 8002a74:	4013      	ands	r3, r2
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	6892      	ldr	r2, [r2, #8]
 8002a7a:	0211      	lsls	r1, r2, #8
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	6912      	ldr	r2, [r2, #16]
 8002a80:	0852      	lsrs	r2, r2, #1
 8002a82:	3a01      	subs	r2, #1
 8002a84:	0552      	lsls	r2, r2, #21
 8002a86:	4311      	orrs	r1, r2
 8002a88:	687a      	ldr	r2, [r7, #4]
 8002a8a:	6852      	ldr	r2, [r2, #4]
 8002a8c:	3a01      	subs	r2, #1
 8002a8e:	0112      	lsls	r2, r2, #4
 8002a90:	430a      	orrs	r2, r1
 8002a92:	4921      	ldr	r1, [pc, #132]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	614b      	str	r3, [r1, #20]
 8002a98:	e014      	b.n	8002ac4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002a9a:	4b1f      	ldr	r3, [pc, #124]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002a9c:	695a      	ldr	r2, [r3, #20]
 8002a9e:	4b21      	ldr	r3, [pc, #132]	; (8002b24 <RCCEx_PLLSAI2_Config+0x1e4>)
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	687a      	ldr	r2, [r7, #4]
 8002aa4:	6892      	ldr	r2, [r2, #8]
 8002aa6:	0211      	lsls	r1, r2, #8
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	6952      	ldr	r2, [r2, #20]
 8002aac:	0852      	lsrs	r2, r2, #1
 8002aae:	3a01      	subs	r2, #1
 8002ab0:	0652      	lsls	r2, r2, #25
 8002ab2:	4311      	orrs	r1, r2
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	6852      	ldr	r2, [r2, #4]
 8002ab8:	3a01      	subs	r2, #1
 8002aba:	0112      	lsls	r2, r2, #4
 8002abc:	430a      	orrs	r2, r1
 8002abe:	4916      	ldr	r1, [pc, #88]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002ac4:	4b14      	ldr	r3, [pc, #80]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a13      	ldr	r2, [pc, #76]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002aca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ace:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ad0:	f7fe f884 	bl	8000bdc <HAL_GetTick>
 8002ad4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002ad6:	e009      	b.n	8002aec <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ad8:	f7fe f880 	bl	8000bdc <HAL_GetTick>
 8002adc:	4602      	mov	r2, r0
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d902      	bls.n	8002aec <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	73fb      	strb	r3, [r7, #15]
          break;
 8002aea:	e005      	b.n	8002af8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002aec:	4b0a      	ldr	r3, [pc, #40]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d0ef      	beq.n	8002ad8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8002af8:	7bfb      	ldrb	r3, [r7, #15]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d106      	bne.n	8002b0c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002afe:	4b06      	ldr	r3, [pc, #24]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002b00:	695a      	ldr	r2, [r3, #20]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	4904      	ldr	r1, [pc, #16]	; (8002b18 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002b0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3710      	adds	r7, #16
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	40021000 	.word	0x40021000
 8002b1c:	07ff800f 	.word	0x07ff800f
 8002b20:	ff9f800f 	.word	0xff9f800f
 8002b24:	f9ff800f 	.word	0xf9ff800f

08002b28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e049      	b.n	8002bce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d106      	bne.n	8002b54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f000 f841 	bl	8002bd6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2202      	movs	r2, #2
 8002b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	3304      	adds	r3, #4
 8002b64:	4619      	mov	r1, r3
 8002b66:	4610      	mov	r0, r2
 8002b68:	f000 f9da 	bl	8002f20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b083      	sub	sp, #12
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002bde:	bf00      	nop
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
	...

08002bec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d001      	beq.n	8002c04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	e04f      	b.n	8002ca4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2202      	movs	r2, #2
 8002c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	68da      	ldr	r2, [r3, #12]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f042 0201 	orr.w	r2, r2, #1
 8002c1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a23      	ldr	r2, [pc, #140]	; (8002cb0 <HAL_TIM_Base_Start_IT+0xc4>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d01d      	beq.n	8002c62 <HAL_TIM_Base_Start_IT+0x76>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c2e:	d018      	beq.n	8002c62 <HAL_TIM_Base_Start_IT+0x76>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a1f      	ldr	r2, [pc, #124]	; (8002cb4 <HAL_TIM_Base_Start_IT+0xc8>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d013      	beq.n	8002c62 <HAL_TIM_Base_Start_IT+0x76>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	4a1e      	ldr	r2, [pc, #120]	; (8002cb8 <HAL_TIM_Base_Start_IT+0xcc>)
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d00e      	beq.n	8002c62 <HAL_TIM_Base_Start_IT+0x76>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	4a1c      	ldr	r2, [pc, #112]	; (8002cbc <HAL_TIM_Base_Start_IT+0xd0>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d009      	beq.n	8002c62 <HAL_TIM_Base_Start_IT+0x76>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a1b      	ldr	r2, [pc, #108]	; (8002cc0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d004      	beq.n	8002c62 <HAL_TIM_Base_Start_IT+0x76>
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a19      	ldr	r2, [pc, #100]	; (8002cc4 <HAL_TIM_Base_Start_IT+0xd8>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d115      	bne.n	8002c8e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	689a      	ldr	r2, [r3, #8]
 8002c68:	4b17      	ldr	r3, [pc, #92]	; (8002cc8 <HAL_TIM_Base_Start_IT+0xdc>)
 8002c6a:	4013      	ands	r3, r2
 8002c6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2b06      	cmp	r3, #6
 8002c72:	d015      	beq.n	8002ca0 <HAL_TIM_Base_Start_IT+0xb4>
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c7a:	d011      	beq.n	8002ca0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f042 0201 	orr.w	r2, r2, #1
 8002c8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c8c:	e008      	b.n	8002ca0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f042 0201 	orr.w	r2, r2, #1
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	e000      	b.n	8002ca2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ca0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3714      	adds	r7, #20
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr
 8002cb0:	40012c00 	.word	0x40012c00
 8002cb4:	40000400 	.word	0x40000400
 8002cb8:	40000800 	.word	0x40000800
 8002cbc:	40000c00 	.word	0x40000c00
 8002cc0:	40013400 	.word	0x40013400
 8002cc4:	40014000 	.word	0x40014000
 8002cc8:	00010007 	.word	0x00010007

08002ccc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b084      	sub	sp, #16
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	691b      	ldr	r3, [r3, #16]
 8002ce2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d020      	beq.n	8002d30 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	f003 0302 	and.w	r3, r3, #2
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d01b      	beq.n	8002d30 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f06f 0202 	mvn.w	r2, #2
 8002d00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	f003 0303 	and.w	r3, r3, #3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d003      	beq.n	8002d1e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 f8e4 	bl	8002ee4 <HAL_TIM_IC_CaptureCallback>
 8002d1c:	e005      	b.n	8002d2a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 f8d6 	bl	8002ed0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f000 f8e7 	bl	8002ef8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	f003 0304 	and.w	r3, r3, #4
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d020      	beq.n	8002d7c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d01b      	beq.n	8002d7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f06f 0204 	mvn.w	r2, #4
 8002d4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2202      	movs	r2, #2
 8002d52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	699b      	ldr	r3, [r3, #24]
 8002d5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d003      	beq.n	8002d6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 f8be 	bl	8002ee4 <HAL_TIM_IC_CaptureCallback>
 8002d68:	e005      	b.n	8002d76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 f8b0 	bl	8002ed0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f000 f8c1 	bl	8002ef8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	f003 0308 	and.w	r3, r3, #8
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d020      	beq.n	8002dc8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	f003 0308 	and.w	r3, r3, #8
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d01b      	beq.n	8002dc8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f06f 0208 	mvn.w	r2, #8
 8002d98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2204      	movs	r2, #4
 8002d9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	69db      	ldr	r3, [r3, #28]
 8002da6:	f003 0303 	and.w	r3, r3, #3
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d003      	beq.n	8002db6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 f898 	bl	8002ee4 <HAL_TIM_IC_CaptureCallback>
 8002db4:	e005      	b.n	8002dc2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 f88a 	bl	8002ed0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	f000 f89b 	bl	8002ef8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	f003 0310 	and.w	r3, r3, #16
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d020      	beq.n	8002e14 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f003 0310 	and.w	r3, r3, #16
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d01b      	beq.n	8002e14 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f06f 0210 	mvn.w	r2, #16
 8002de4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2208      	movs	r2, #8
 8002dea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	69db      	ldr	r3, [r3, #28]
 8002df2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d003      	beq.n	8002e02 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f000 f872 	bl	8002ee4 <HAL_TIM_IC_CaptureCallback>
 8002e00:	e005      	b.n	8002e0e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 f864 	bl	8002ed0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 f875 	bl	8002ef8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	f003 0301 	and.w	r3, r3, #1
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00c      	beq.n	8002e38 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f003 0301 	and.w	r3, r3, #1
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d007      	beq.n	8002e38 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f06f 0201 	mvn.w	r2, #1
 8002e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	f7fd fd34 	bl	80008a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d00c      	beq.n	8002e5c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d007      	beq.n	8002e5c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f000 f906 	bl	8003068 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00c      	beq.n	8002e80 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d007      	beq.n	8002e80 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002e78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 f8fe 	bl	800307c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d00c      	beq.n	8002ea4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d007      	beq.n	8002ea4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f000 f834 	bl	8002f0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	f003 0320 	and.w	r3, r3, #32
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d00c      	beq.n	8002ec8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f003 0320 	and.w	r3, r3, #32
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d007      	beq.n	8002ec8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f06f 0220 	mvn.w	r2, #32
 8002ec0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f000 f8c6 	bl	8003054 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ec8:	bf00      	nop
 8002eca:	3710      	adds	r7, #16
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ed8:	bf00      	nop
 8002eda:	370c      	adds	r7, #12
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr

08002ee4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef6:	4770      	bx	lr

08002ef8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f00:	bf00      	nop
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0a:	4770      	bx	lr

08002f0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f14:	bf00      	nop
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b085      	sub	sp, #20
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
 8002f28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a40      	ldr	r2, [pc, #256]	; (8003034 <TIM_Base_SetConfig+0x114>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d013      	beq.n	8002f60 <TIM_Base_SetConfig+0x40>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f3e:	d00f      	beq.n	8002f60 <TIM_Base_SetConfig+0x40>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	4a3d      	ldr	r2, [pc, #244]	; (8003038 <TIM_Base_SetConfig+0x118>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d00b      	beq.n	8002f60 <TIM_Base_SetConfig+0x40>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	4a3c      	ldr	r2, [pc, #240]	; (800303c <TIM_Base_SetConfig+0x11c>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d007      	beq.n	8002f60 <TIM_Base_SetConfig+0x40>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	4a3b      	ldr	r2, [pc, #236]	; (8003040 <TIM_Base_SetConfig+0x120>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d003      	beq.n	8002f60 <TIM_Base_SetConfig+0x40>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	4a3a      	ldr	r2, [pc, #232]	; (8003044 <TIM_Base_SetConfig+0x124>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d108      	bne.n	8002f72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	68fa      	ldr	r2, [r7, #12]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a2f      	ldr	r2, [pc, #188]	; (8003034 <TIM_Base_SetConfig+0x114>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d01f      	beq.n	8002fba <TIM_Base_SetConfig+0x9a>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f80:	d01b      	beq.n	8002fba <TIM_Base_SetConfig+0x9a>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a2c      	ldr	r2, [pc, #176]	; (8003038 <TIM_Base_SetConfig+0x118>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d017      	beq.n	8002fba <TIM_Base_SetConfig+0x9a>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a2b      	ldr	r2, [pc, #172]	; (800303c <TIM_Base_SetConfig+0x11c>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d013      	beq.n	8002fba <TIM_Base_SetConfig+0x9a>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a2a      	ldr	r2, [pc, #168]	; (8003040 <TIM_Base_SetConfig+0x120>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d00f      	beq.n	8002fba <TIM_Base_SetConfig+0x9a>
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	4a29      	ldr	r2, [pc, #164]	; (8003044 <TIM_Base_SetConfig+0x124>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d00b      	beq.n	8002fba <TIM_Base_SetConfig+0x9a>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a28      	ldr	r2, [pc, #160]	; (8003048 <TIM_Base_SetConfig+0x128>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d007      	beq.n	8002fba <TIM_Base_SetConfig+0x9a>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a27      	ldr	r2, [pc, #156]	; (800304c <TIM_Base_SetConfig+0x12c>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d003      	beq.n	8002fba <TIM_Base_SetConfig+0x9a>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a26      	ldr	r2, [pc, #152]	; (8003050 <TIM_Base_SetConfig+0x130>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d108      	bne.n	8002fcc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fc0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	689a      	ldr	r2, [r3, #8]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	4a10      	ldr	r2, [pc, #64]	; (8003034 <TIM_Base_SetConfig+0x114>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d00f      	beq.n	8003018 <TIM_Base_SetConfig+0xf8>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	4a12      	ldr	r2, [pc, #72]	; (8003044 <TIM_Base_SetConfig+0x124>)
 8002ffc:	4293      	cmp	r3, r2
 8002ffe:	d00b      	beq.n	8003018 <TIM_Base_SetConfig+0xf8>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4a11      	ldr	r2, [pc, #68]	; (8003048 <TIM_Base_SetConfig+0x128>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d007      	beq.n	8003018 <TIM_Base_SetConfig+0xf8>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a10      	ldr	r2, [pc, #64]	; (800304c <TIM_Base_SetConfig+0x12c>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d003      	beq.n	8003018 <TIM_Base_SetConfig+0xf8>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	4a0f      	ldr	r2, [pc, #60]	; (8003050 <TIM_Base_SetConfig+0x130>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d103      	bne.n	8003020 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	691a      	ldr	r2, [r3, #16]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	615a      	str	r2, [r3, #20]
}
 8003026:	bf00      	nop
 8003028:	3714      	adds	r7, #20
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	40012c00 	.word	0x40012c00
 8003038:	40000400 	.word	0x40000400
 800303c:	40000800 	.word	0x40000800
 8003040:	40000c00 	.word	0x40000c00
 8003044:	40013400 	.word	0x40013400
 8003048:	40014000 	.word	0x40014000
 800304c:	40014400 	.word	0x40014400
 8003050:	40014800 	.word	0x40014800

08003054 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003070:	bf00      	nop
 8003072:	370c      	adds	r7, #12
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003084:	bf00      	nop
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d101      	bne.n	80030a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e042      	b.n	8003128 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d106      	bne.n	80030ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f7fd fc2f 	bl	8000918 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2224      	movs	r2, #36	; 0x24
 80030be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f022 0201 	bic.w	r2, r2, #1
 80030d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d002      	beq.n	80030e0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f000 fbb4 	bl	8003848 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f000 f8b5 	bl	8003250 <UART_SetConfig>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d101      	bne.n	80030f0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e01b      	b.n	8003128 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	685a      	ldr	r2, [r3, #4]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80030fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	689a      	ldr	r2, [r3, #8]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800310e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f042 0201 	orr.w	r2, r2, #1
 800311e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f000 fc33 	bl	800398c <UART_CheckIdleState>
 8003126:	4603      	mov	r3, r0
}
 8003128:	4618      	mov	r0, r3
 800312a:	3708      	adds	r7, #8
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b08a      	sub	sp, #40	; 0x28
 8003134:	af02      	add	r7, sp, #8
 8003136:	60f8      	str	r0, [r7, #12]
 8003138:	60b9      	str	r1, [r7, #8]
 800313a:	603b      	str	r3, [r7, #0]
 800313c:	4613      	mov	r3, r2
 800313e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003146:	2b20      	cmp	r3, #32
 8003148:	d17c      	bne.n	8003244 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d002      	beq.n	8003156 <HAL_UART_Transmit+0x26>
 8003150:	88fb      	ldrh	r3, [r7, #6]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d101      	bne.n	800315a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e075      	b.n	8003246 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2200      	movs	r2, #0
 800315e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2221      	movs	r2, #33	; 0x21
 8003166:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800316a:	f7fd fd37 	bl	8000bdc <HAL_GetTick>
 800316e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	88fa      	ldrh	r2, [r7, #6]
 8003174:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	88fa      	ldrh	r2, [r7, #6]
 800317c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003188:	d108      	bne.n	800319c <HAL_UART_Transmit+0x6c>
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	691b      	ldr	r3, [r3, #16]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d104      	bne.n	800319c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003192:	2300      	movs	r3, #0
 8003194:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	61bb      	str	r3, [r7, #24]
 800319a:	e003      	b.n	80031a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80031a0:	2300      	movs	r3, #0
 80031a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80031a4:	e031      	b.n	800320a <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	9300      	str	r3, [sp, #0]
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	2200      	movs	r2, #0
 80031ae:	2180      	movs	r1, #128	; 0x80
 80031b0:	68f8      	ldr	r0, [r7, #12]
 80031b2:	f000 fc95 	bl	8003ae0 <UART_WaitOnFlagUntilTimeout>
 80031b6:	4603      	mov	r3, r0
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d005      	beq.n	80031c8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2220      	movs	r2, #32
 80031c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80031c4:	2303      	movs	r3, #3
 80031c6:	e03e      	b.n	8003246 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d10b      	bne.n	80031e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	881a      	ldrh	r2, [r3, #0]
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031da:	b292      	uxth	r2, r2
 80031dc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	3302      	adds	r3, #2
 80031e2:	61bb      	str	r3, [r7, #24]
 80031e4:	e008      	b.n	80031f8 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80031e6:	69fb      	ldr	r3, [r7, #28]
 80031e8:	781a      	ldrb	r2, [r3, #0]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	b292      	uxth	r2, r2
 80031f0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	3301      	adds	r3, #1
 80031f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80031fe:	b29b      	uxth	r3, r3
 8003200:	3b01      	subs	r3, #1
 8003202:	b29a      	uxth	r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003210:	b29b      	uxth	r3, r3
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1c7      	bne.n	80031a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	9300      	str	r3, [sp, #0]
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	2200      	movs	r2, #0
 800321e:	2140      	movs	r1, #64	; 0x40
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f000 fc5d 	bl	8003ae0 <UART_WaitOnFlagUntilTimeout>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d005      	beq.n	8003238 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2220      	movs	r2, #32
 8003230:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e006      	b.n	8003246 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2220      	movs	r2, #32
 800323c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8003240:	2300      	movs	r3, #0
 8003242:	e000      	b.n	8003246 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 8003244:	2302      	movs	r3, #2
  }
}
 8003246:	4618      	mov	r0, r3
 8003248:	3720      	adds	r7, #32
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
	...

08003250 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003250:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003254:	b08c      	sub	sp, #48	; 0x30
 8003256:	af00      	add	r7, sp, #0
 8003258:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800325a:	2300      	movs	r3, #0
 800325c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	689a      	ldr	r2, [r3, #8]
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	691b      	ldr	r3, [r3, #16]
 8003268:	431a      	orrs	r2, r3
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	431a      	orrs	r2, r3
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	69db      	ldr	r3, [r3, #28]
 8003274:	4313      	orrs	r3, r2
 8003276:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	4baa      	ldr	r3, [pc, #680]	; (8003528 <UART_SetConfig+0x2d8>)
 8003280:	4013      	ands	r3, r2
 8003282:	697a      	ldr	r2, [r7, #20]
 8003284:	6812      	ldr	r2, [r2, #0]
 8003286:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003288:	430b      	orrs	r3, r1
 800328a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	68da      	ldr	r2, [r3, #12]
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	699b      	ldr	r3, [r3, #24]
 80032a6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a9f      	ldr	r2, [pc, #636]	; (800352c <UART_SetConfig+0x2dc>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d004      	beq.n	80032bc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032b8:	4313      	orrs	r3, r2
 80032ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80032c6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	6812      	ldr	r2, [r2, #0]
 80032ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80032d0:	430b      	orrs	r3, r1
 80032d2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032da:	f023 010f 	bic.w	r1, r3, #15
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	430a      	orrs	r2, r1
 80032e8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a90      	ldr	r2, [pc, #576]	; (8003530 <UART_SetConfig+0x2e0>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d125      	bne.n	8003340 <UART_SetConfig+0xf0>
 80032f4:	4b8f      	ldr	r3, [pc, #572]	; (8003534 <UART_SetConfig+0x2e4>)
 80032f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032fa:	f003 0303 	and.w	r3, r3, #3
 80032fe:	2b03      	cmp	r3, #3
 8003300:	d81a      	bhi.n	8003338 <UART_SetConfig+0xe8>
 8003302:	a201      	add	r2, pc, #4	; (adr r2, 8003308 <UART_SetConfig+0xb8>)
 8003304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003308:	08003319 	.word	0x08003319
 800330c:	08003329 	.word	0x08003329
 8003310:	08003321 	.word	0x08003321
 8003314:	08003331 	.word	0x08003331
 8003318:	2301      	movs	r3, #1
 800331a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800331e:	e116      	b.n	800354e <UART_SetConfig+0x2fe>
 8003320:	2302      	movs	r3, #2
 8003322:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003326:	e112      	b.n	800354e <UART_SetConfig+0x2fe>
 8003328:	2304      	movs	r3, #4
 800332a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800332e:	e10e      	b.n	800354e <UART_SetConfig+0x2fe>
 8003330:	2308      	movs	r3, #8
 8003332:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003336:	e10a      	b.n	800354e <UART_SetConfig+0x2fe>
 8003338:	2310      	movs	r3, #16
 800333a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800333e:	e106      	b.n	800354e <UART_SetConfig+0x2fe>
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a7c      	ldr	r2, [pc, #496]	; (8003538 <UART_SetConfig+0x2e8>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d138      	bne.n	80033bc <UART_SetConfig+0x16c>
 800334a:	4b7a      	ldr	r3, [pc, #488]	; (8003534 <UART_SetConfig+0x2e4>)
 800334c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003350:	f003 030c 	and.w	r3, r3, #12
 8003354:	2b0c      	cmp	r3, #12
 8003356:	d82d      	bhi.n	80033b4 <UART_SetConfig+0x164>
 8003358:	a201      	add	r2, pc, #4	; (adr r2, 8003360 <UART_SetConfig+0x110>)
 800335a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800335e:	bf00      	nop
 8003360:	08003395 	.word	0x08003395
 8003364:	080033b5 	.word	0x080033b5
 8003368:	080033b5 	.word	0x080033b5
 800336c:	080033b5 	.word	0x080033b5
 8003370:	080033a5 	.word	0x080033a5
 8003374:	080033b5 	.word	0x080033b5
 8003378:	080033b5 	.word	0x080033b5
 800337c:	080033b5 	.word	0x080033b5
 8003380:	0800339d 	.word	0x0800339d
 8003384:	080033b5 	.word	0x080033b5
 8003388:	080033b5 	.word	0x080033b5
 800338c:	080033b5 	.word	0x080033b5
 8003390:	080033ad 	.word	0x080033ad
 8003394:	2300      	movs	r3, #0
 8003396:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800339a:	e0d8      	b.n	800354e <UART_SetConfig+0x2fe>
 800339c:	2302      	movs	r3, #2
 800339e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033a2:	e0d4      	b.n	800354e <UART_SetConfig+0x2fe>
 80033a4:	2304      	movs	r3, #4
 80033a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033aa:	e0d0      	b.n	800354e <UART_SetConfig+0x2fe>
 80033ac:	2308      	movs	r3, #8
 80033ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033b2:	e0cc      	b.n	800354e <UART_SetConfig+0x2fe>
 80033b4:	2310      	movs	r3, #16
 80033b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033ba:	e0c8      	b.n	800354e <UART_SetConfig+0x2fe>
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a5e      	ldr	r2, [pc, #376]	; (800353c <UART_SetConfig+0x2ec>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d125      	bne.n	8003412 <UART_SetConfig+0x1c2>
 80033c6:	4b5b      	ldr	r3, [pc, #364]	; (8003534 <UART_SetConfig+0x2e4>)
 80033c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033cc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80033d0:	2b30      	cmp	r3, #48	; 0x30
 80033d2:	d016      	beq.n	8003402 <UART_SetConfig+0x1b2>
 80033d4:	2b30      	cmp	r3, #48	; 0x30
 80033d6:	d818      	bhi.n	800340a <UART_SetConfig+0x1ba>
 80033d8:	2b20      	cmp	r3, #32
 80033da:	d00a      	beq.n	80033f2 <UART_SetConfig+0x1a2>
 80033dc:	2b20      	cmp	r3, #32
 80033de:	d814      	bhi.n	800340a <UART_SetConfig+0x1ba>
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d002      	beq.n	80033ea <UART_SetConfig+0x19a>
 80033e4:	2b10      	cmp	r3, #16
 80033e6:	d008      	beq.n	80033fa <UART_SetConfig+0x1aa>
 80033e8:	e00f      	b.n	800340a <UART_SetConfig+0x1ba>
 80033ea:	2300      	movs	r3, #0
 80033ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033f0:	e0ad      	b.n	800354e <UART_SetConfig+0x2fe>
 80033f2:	2302      	movs	r3, #2
 80033f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80033f8:	e0a9      	b.n	800354e <UART_SetConfig+0x2fe>
 80033fa:	2304      	movs	r3, #4
 80033fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003400:	e0a5      	b.n	800354e <UART_SetConfig+0x2fe>
 8003402:	2308      	movs	r3, #8
 8003404:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003408:	e0a1      	b.n	800354e <UART_SetConfig+0x2fe>
 800340a:	2310      	movs	r3, #16
 800340c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003410:	e09d      	b.n	800354e <UART_SetConfig+0x2fe>
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a4a      	ldr	r2, [pc, #296]	; (8003540 <UART_SetConfig+0x2f0>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d125      	bne.n	8003468 <UART_SetConfig+0x218>
 800341c:	4b45      	ldr	r3, [pc, #276]	; (8003534 <UART_SetConfig+0x2e4>)
 800341e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003422:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003426:	2bc0      	cmp	r3, #192	; 0xc0
 8003428:	d016      	beq.n	8003458 <UART_SetConfig+0x208>
 800342a:	2bc0      	cmp	r3, #192	; 0xc0
 800342c:	d818      	bhi.n	8003460 <UART_SetConfig+0x210>
 800342e:	2b80      	cmp	r3, #128	; 0x80
 8003430:	d00a      	beq.n	8003448 <UART_SetConfig+0x1f8>
 8003432:	2b80      	cmp	r3, #128	; 0x80
 8003434:	d814      	bhi.n	8003460 <UART_SetConfig+0x210>
 8003436:	2b00      	cmp	r3, #0
 8003438:	d002      	beq.n	8003440 <UART_SetConfig+0x1f0>
 800343a:	2b40      	cmp	r3, #64	; 0x40
 800343c:	d008      	beq.n	8003450 <UART_SetConfig+0x200>
 800343e:	e00f      	b.n	8003460 <UART_SetConfig+0x210>
 8003440:	2300      	movs	r3, #0
 8003442:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003446:	e082      	b.n	800354e <UART_SetConfig+0x2fe>
 8003448:	2302      	movs	r3, #2
 800344a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800344e:	e07e      	b.n	800354e <UART_SetConfig+0x2fe>
 8003450:	2304      	movs	r3, #4
 8003452:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003456:	e07a      	b.n	800354e <UART_SetConfig+0x2fe>
 8003458:	2308      	movs	r3, #8
 800345a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800345e:	e076      	b.n	800354e <UART_SetConfig+0x2fe>
 8003460:	2310      	movs	r3, #16
 8003462:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003466:	e072      	b.n	800354e <UART_SetConfig+0x2fe>
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a35      	ldr	r2, [pc, #212]	; (8003544 <UART_SetConfig+0x2f4>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d12a      	bne.n	80034c8 <UART_SetConfig+0x278>
 8003472:	4b30      	ldr	r3, [pc, #192]	; (8003534 <UART_SetConfig+0x2e4>)
 8003474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003478:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800347c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003480:	d01a      	beq.n	80034b8 <UART_SetConfig+0x268>
 8003482:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003486:	d81b      	bhi.n	80034c0 <UART_SetConfig+0x270>
 8003488:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800348c:	d00c      	beq.n	80034a8 <UART_SetConfig+0x258>
 800348e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003492:	d815      	bhi.n	80034c0 <UART_SetConfig+0x270>
 8003494:	2b00      	cmp	r3, #0
 8003496:	d003      	beq.n	80034a0 <UART_SetConfig+0x250>
 8003498:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800349c:	d008      	beq.n	80034b0 <UART_SetConfig+0x260>
 800349e:	e00f      	b.n	80034c0 <UART_SetConfig+0x270>
 80034a0:	2300      	movs	r3, #0
 80034a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034a6:	e052      	b.n	800354e <UART_SetConfig+0x2fe>
 80034a8:	2302      	movs	r3, #2
 80034aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034ae:	e04e      	b.n	800354e <UART_SetConfig+0x2fe>
 80034b0:	2304      	movs	r3, #4
 80034b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034b6:	e04a      	b.n	800354e <UART_SetConfig+0x2fe>
 80034b8:	2308      	movs	r3, #8
 80034ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034be:	e046      	b.n	800354e <UART_SetConfig+0x2fe>
 80034c0:	2310      	movs	r3, #16
 80034c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034c6:	e042      	b.n	800354e <UART_SetConfig+0x2fe>
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a17      	ldr	r2, [pc, #92]	; (800352c <UART_SetConfig+0x2dc>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d13a      	bne.n	8003548 <UART_SetConfig+0x2f8>
 80034d2:	4b18      	ldr	r3, [pc, #96]	; (8003534 <UART_SetConfig+0x2e4>)
 80034d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80034dc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034e0:	d01a      	beq.n	8003518 <UART_SetConfig+0x2c8>
 80034e2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80034e6:	d81b      	bhi.n	8003520 <UART_SetConfig+0x2d0>
 80034e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034ec:	d00c      	beq.n	8003508 <UART_SetConfig+0x2b8>
 80034ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034f2:	d815      	bhi.n	8003520 <UART_SetConfig+0x2d0>
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d003      	beq.n	8003500 <UART_SetConfig+0x2b0>
 80034f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034fc:	d008      	beq.n	8003510 <UART_SetConfig+0x2c0>
 80034fe:	e00f      	b.n	8003520 <UART_SetConfig+0x2d0>
 8003500:	2300      	movs	r3, #0
 8003502:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003506:	e022      	b.n	800354e <UART_SetConfig+0x2fe>
 8003508:	2302      	movs	r3, #2
 800350a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800350e:	e01e      	b.n	800354e <UART_SetConfig+0x2fe>
 8003510:	2304      	movs	r3, #4
 8003512:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003516:	e01a      	b.n	800354e <UART_SetConfig+0x2fe>
 8003518:	2308      	movs	r3, #8
 800351a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800351e:	e016      	b.n	800354e <UART_SetConfig+0x2fe>
 8003520:	2310      	movs	r3, #16
 8003522:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003526:	e012      	b.n	800354e <UART_SetConfig+0x2fe>
 8003528:	cfff69f3 	.word	0xcfff69f3
 800352c:	40008000 	.word	0x40008000
 8003530:	40013800 	.word	0x40013800
 8003534:	40021000 	.word	0x40021000
 8003538:	40004400 	.word	0x40004400
 800353c:	40004800 	.word	0x40004800
 8003540:	40004c00 	.word	0x40004c00
 8003544:	40005000 	.word	0x40005000
 8003548:	2310      	movs	r3, #16
 800354a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4aae      	ldr	r2, [pc, #696]	; (800380c <UART_SetConfig+0x5bc>)
 8003554:	4293      	cmp	r3, r2
 8003556:	f040 8097 	bne.w	8003688 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800355a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800355e:	2b08      	cmp	r3, #8
 8003560:	d823      	bhi.n	80035aa <UART_SetConfig+0x35a>
 8003562:	a201      	add	r2, pc, #4	; (adr r2, 8003568 <UART_SetConfig+0x318>)
 8003564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003568:	0800358d 	.word	0x0800358d
 800356c:	080035ab 	.word	0x080035ab
 8003570:	08003595 	.word	0x08003595
 8003574:	080035ab 	.word	0x080035ab
 8003578:	0800359b 	.word	0x0800359b
 800357c:	080035ab 	.word	0x080035ab
 8003580:	080035ab 	.word	0x080035ab
 8003584:	080035ab 	.word	0x080035ab
 8003588:	080035a3 	.word	0x080035a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800358c:	f7fe fc96 	bl	8001ebc <HAL_RCC_GetPCLK1Freq>
 8003590:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003592:	e010      	b.n	80035b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003594:	4b9e      	ldr	r3, [pc, #632]	; (8003810 <UART_SetConfig+0x5c0>)
 8003596:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003598:	e00d      	b.n	80035b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800359a:	f7fe fbf7 	bl	8001d8c <HAL_RCC_GetSysClockFreq>
 800359e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80035a0:	e009      	b.n	80035b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80035a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80035a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80035a8:	e005      	b.n	80035b6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80035aa:	2300      	movs	r3, #0
 80035ac:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80035b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80035b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	f000 8130 	beq.w	800381e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c2:	4a94      	ldr	r2, [pc, #592]	; (8003814 <UART_SetConfig+0x5c4>)
 80035c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80035c8:	461a      	mov	r2, r3
 80035ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80035d0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035d2:	697b      	ldr	r3, [r7, #20]
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	4613      	mov	r3, r2
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	4413      	add	r3, r2
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d305      	bcc.n	80035ee <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d903      	bls.n	80035f6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80035f4:	e113      	b.n	800381e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80035f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f8:	2200      	movs	r2, #0
 80035fa:	60bb      	str	r3, [r7, #8]
 80035fc:	60fa      	str	r2, [r7, #12]
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003602:	4a84      	ldr	r2, [pc, #528]	; (8003814 <UART_SetConfig+0x5c4>)
 8003604:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003608:	b29b      	uxth	r3, r3
 800360a:	2200      	movs	r2, #0
 800360c:	603b      	str	r3, [r7, #0]
 800360e:	607a      	str	r2, [r7, #4]
 8003610:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003614:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003618:	f7fc fdf2 	bl	8000200 <__aeabi_uldivmod>
 800361c:	4602      	mov	r2, r0
 800361e:	460b      	mov	r3, r1
 8003620:	4610      	mov	r0, r2
 8003622:	4619      	mov	r1, r3
 8003624:	f04f 0200 	mov.w	r2, #0
 8003628:	f04f 0300 	mov.w	r3, #0
 800362c:	020b      	lsls	r3, r1, #8
 800362e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003632:	0202      	lsls	r2, r0, #8
 8003634:	6979      	ldr	r1, [r7, #20]
 8003636:	6849      	ldr	r1, [r1, #4]
 8003638:	0849      	lsrs	r1, r1, #1
 800363a:	2000      	movs	r0, #0
 800363c:	460c      	mov	r4, r1
 800363e:	4605      	mov	r5, r0
 8003640:	eb12 0804 	adds.w	r8, r2, r4
 8003644:	eb43 0905 	adc.w	r9, r3, r5
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	469a      	mov	sl, r3
 8003650:	4693      	mov	fp, r2
 8003652:	4652      	mov	r2, sl
 8003654:	465b      	mov	r3, fp
 8003656:	4640      	mov	r0, r8
 8003658:	4649      	mov	r1, r9
 800365a:	f7fc fdd1 	bl	8000200 <__aeabi_uldivmod>
 800365e:	4602      	mov	r2, r0
 8003660:	460b      	mov	r3, r1
 8003662:	4613      	mov	r3, r2
 8003664:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003666:	6a3b      	ldr	r3, [r7, #32]
 8003668:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800366c:	d308      	bcc.n	8003680 <UART_SetConfig+0x430>
 800366e:	6a3b      	ldr	r3, [r7, #32]
 8003670:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003674:	d204      	bcs.n	8003680 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	6a3a      	ldr	r2, [r7, #32]
 800367c:	60da      	str	r2, [r3, #12]
 800367e:	e0ce      	b.n	800381e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003686:	e0ca      	b.n	800381e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	69db      	ldr	r3, [r3, #28]
 800368c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003690:	d166      	bne.n	8003760 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8003692:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003696:	2b08      	cmp	r3, #8
 8003698:	d827      	bhi.n	80036ea <UART_SetConfig+0x49a>
 800369a:	a201      	add	r2, pc, #4	; (adr r2, 80036a0 <UART_SetConfig+0x450>)
 800369c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036a0:	080036c5 	.word	0x080036c5
 80036a4:	080036cd 	.word	0x080036cd
 80036a8:	080036d5 	.word	0x080036d5
 80036ac:	080036eb 	.word	0x080036eb
 80036b0:	080036db 	.word	0x080036db
 80036b4:	080036eb 	.word	0x080036eb
 80036b8:	080036eb 	.word	0x080036eb
 80036bc:	080036eb 	.word	0x080036eb
 80036c0:	080036e3 	.word	0x080036e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036c4:	f7fe fbfa 	bl	8001ebc <HAL_RCC_GetPCLK1Freq>
 80036c8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036ca:	e014      	b.n	80036f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036cc:	f7fe fc0c 	bl	8001ee8 <HAL_RCC_GetPCLK2Freq>
 80036d0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036d2:	e010      	b.n	80036f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036d4:	4b4e      	ldr	r3, [pc, #312]	; (8003810 <UART_SetConfig+0x5c0>)
 80036d6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80036d8:	e00d      	b.n	80036f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036da:	f7fe fb57 	bl	8001d8c <HAL_RCC_GetSysClockFreq>
 80036de:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80036e0:	e009      	b.n	80036f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80036e6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80036e8:	e005      	b.n	80036f6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80036ea:	2300      	movs	r3, #0
 80036ec:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80036f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	f000 8090 	beq.w	800381e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003702:	4a44      	ldr	r2, [pc, #272]	; (8003814 <UART_SetConfig+0x5c4>)
 8003704:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003708:	461a      	mov	r2, r3
 800370a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003710:	005a      	lsls	r2, r3, #1
 8003712:	697b      	ldr	r3, [r7, #20]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	085b      	lsrs	r3, r3, #1
 8003718:	441a      	add	r2, r3
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003722:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003724:	6a3b      	ldr	r3, [r7, #32]
 8003726:	2b0f      	cmp	r3, #15
 8003728:	d916      	bls.n	8003758 <UART_SetConfig+0x508>
 800372a:	6a3b      	ldr	r3, [r7, #32]
 800372c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003730:	d212      	bcs.n	8003758 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003732:	6a3b      	ldr	r3, [r7, #32]
 8003734:	b29b      	uxth	r3, r3
 8003736:	f023 030f 	bic.w	r3, r3, #15
 800373a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800373c:	6a3b      	ldr	r3, [r7, #32]
 800373e:	085b      	lsrs	r3, r3, #1
 8003740:	b29b      	uxth	r3, r3
 8003742:	f003 0307 	and.w	r3, r3, #7
 8003746:	b29a      	uxth	r2, r3
 8003748:	8bfb      	ldrh	r3, [r7, #30]
 800374a:	4313      	orrs	r3, r2
 800374c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	8bfa      	ldrh	r2, [r7, #30]
 8003754:	60da      	str	r2, [r3, #12]
 8003756:	e062      	b.n	800381e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8003758:	2301      	movs	r3, #1
 800375a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800375e:	e05e      	b.n	800381e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003760:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003764:	2b08      	cmp	r3, #8
 8003766:	d828      	bhi.n	80037ba <UART_SetConfig+0x56a>
 8003768:	a201      	add	r2, pc, #4	; (adr r2, 8003770 <UART_SetConfig+0x520>)
 800376a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800376e:	bf00      	nop
 8003770:	08003795 	.word	0x08003795
 8003774:	0800379d 	.word	0x0800379d
 8003778:	080037a5 	.word	0x080037a5
 800377c:	080037bb 	.word	0x080037bb
 8003780:	080037ab 	.word	0x080037ab
 8003784:	080037bb 	.word	0x080037bb
 8003788:	080037bb 	.word	0x080037bb
 800378c:	080037bb 	.word	0x080037bb
 8003790:	080037b3 	.word	0x080037b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003794:	f7fe fb92 	bl	8001ebc <HAL_RCC_GetPCLK1Freq>
 8003798:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800379a:	e014      	b.n	80037c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800379c:	f7fe fba4 	bl	8001ee8 <HAL_RCC_GetPCLK2Freq>
 80037a0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80037a2:	e010      	b.n	80037c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037a4:	4b1a      	ldr	r3, [pc, #104]	; (8003810 <UART_SetConfig+0x5c0>)
 80037a6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80037a8:	e00d      	b.n	80037c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037aa:	f7fe faef 	bl	8001d8c <HAL_RCC_GetSysClockFreq>
 80037ae:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80037b0:	e009      	b.n	80037c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80037b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80037b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80037b8:	e005      	b.n	80037c6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80037ba:	2300      	movs	r3, #0
 80037bc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80037c4:	bf00      	nop
    }

    if (pclk != 0U)
 80037c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d028      	beq.n	800381e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d0:	4a10      	ldr	r2, [pc, #64]	; (8003814 <UART_SetConfig+0x5c4>)
 80037d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037d6:	461a      	mov	r2, r3
 80037d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037da:	fbb3 f2f2 	udiv	r2, r3, r2
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	085b      	lsrs	r3, r3, #1
 80037e4:	441a      	add	r2, r3
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ee:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037f0:	6a3b      	ldr	r3, [r7, #32]
 80037f2:	2b0f      	cmp	r3, #15
 80037f4:	d910      	bls.n	8003818 <UART_SetConfig+0x5c8>
 80037f6:	6a3b      	ldr	r3, [r7, #32]
 80037f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037fc:	d20c      	bcs.n	8003818 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80037fe:	6a3b      	ldr	r3, [r7, #32]
 8003800:	b29a      	uxth	r2, r3
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	60da      	str	r2, [r3, #12]
 8003808:	e009      	b.n	800381e <UART_SetConfig+0x5ce>
 800380a:	bf00      	nop
 800380c:	40008000 	.word	0x40008000
 8003810:	00f42400 	.word	0x00f42400
 8003814:	080061a8 	.word	0x080061a8
      }
      else
      {
        ret = HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	2201      	movs	r2, #1
 8003822:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003826:	697b      	ldr	r3, [r7, #20]
 8003828:	2201      	movs	r2, #1
 800382a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	2200      	movs	r2, #0
 8003832:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003834:	697b      	ldr	r3, [r7, #20]
 8003836:	2200      	movs	r2, #0
 8003838:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800383a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800383e:	4618      	mov	r0, r3
 8003840:	3730      	adds	r7, #48	; 0x30
 8003842:	46bd      	mov	sp, r7
 8003844:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003848 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003848:	b480      	push	{r7}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003854:	f003 0308 	and.w	r3, r3, #8
 8003858:	2b00      	cmp	r3, #0
 800385a:	d00a      	beq.n	8003872 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	430a      	orrs	r2, r1
 8003870:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00a      	beq.n	8003894 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	430a      	orrs	r2, r1
 8003892:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003898:	f003 0302 	and.w	r3, r3, #2
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00a      	beq.n	80038b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	430a      	orrs	r2, r1
 80038b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ba:	f003 0304 	and.w	r3, r3, #4
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00a      	beq.n	80038d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	430a      	orrs	r2, r1
 80038d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038dc:	f003 0310 	and.w	r3, r3, #16
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d00a      	beq.n	80038fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	430a      	orrs	r2, r1
 80038f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038fe:	f003 0320 	and.w	r3, r3, #32
 8003902:	2b00      	cmp	r3, #0
 8003904:	d00a      	beq.n	800391c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	430a      	orrs	r2, r1
 800391a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003920:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003924:	2b00      	cmp	r3, #0
 8003926:	d01a      	beq.n	800395e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	430a      	orrs	r2, r1
 800393c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003942:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003946:	d10a      	bne.n	800395e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	430a      	orrs	r2, r1
 800395c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003966:	2b00      	cmp	r3, #0
 8003968:	d00a      	beq.n	8003980 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	430a      	orrs	r2, r1
 800397e:	605a      	str	r2, [r3, #4]
  }
}
 8003980:	bf00      	nop
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b098      	sub	sp, #96	; 0x60
 8003990:	af02      	add	r7, sp, #8
 8003992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800399c:	f7fd f91e 	bl	8000bdc <HAL_GetTick>
 80039a0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0308 	and.w	r3, r3, #8
 80039ac:	2b08      	cmp	r3, #8
 80039ae:	d12f      	bne.n	8003a10 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80039b8:	2200      	movs	r2, #0
 80039ba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 f88e 	bl	8003ae0 <UART_WaitOnFlagUntilTimeout>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d022      	beq.n	8003a10 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039d2:	e853 3f00 	ldrex	r3, [r3]
 80039d6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80039d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80039da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039de:	653b      	str	r3, [r7, #80]	; 0x50
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	461a      	mov	r2, r3
 80039e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80039e8:	647b      	str	r3, [r7, #68]	; 0x44
 80039ea:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80039ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80039f0:	e841 2300 	strex	r3, r2, [r1]
 80039f4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80039f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d1e6      	bne.n	80039ca <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2220      	movs	r2, #32
 8003a00:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e063      	b.n	8003ad8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0304 	and.w	r3, r3, #4
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d149      	bne.n	8003ab2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003a1e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003a22:	9300      	str	r3, [sp, #0]
 8003a24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a26:	2200      	movs	r2, #0
 8003a28:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	f000 f857 	bl	8003ae0 <UART_WaitOnFlagUntilTimeout>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d03c      	beq.n	8003ab2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a40:	e853 3f00 	ldrex	r3, [r3]
 8003a44:	623b      	str	r3, [r7, #32]
   return(result);
 8003a46:	6a3b      	ldr	r3, [r7, #32]
 8003a48:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003a4c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	461a      	mov	r2, r3
 8003a54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a56:	633b      	str	r3, [r7, #48]	; 0x30
 8003a58:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a5a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003a5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a5e:	e841 2300 	strex	r3, r2, [r1]
 8003a62:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003a64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d1e6      	bne.n	8003a38 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	3308      	adds	r3, #8
 8003a70:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	e853 3f00 	ldrex	r3, [r3]
 8003a78:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	f023 0301 	bic.w	r3, r3, #1
 8003a80:	64bb      	str	r3, [r7, #72]	; 0x48
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	3308      	adds	r3, #8
 8003a88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a8a:	61fa      	str	r2, [r7, #28]
 8003a8c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8e:	69b9      	ldr	r1, [r7, #24]
 8003a90:	69fa      	ldr	r2, [r7, #28]
 8003a92:	e841 2300 	strex	r3, r2, [r1]
 8003a96:	617b      	str	r3, [r7, #20]
   return(result);
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1e5      	bne.n	8003a6a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e012      	b.n	8003ad8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2220      	movs	r2, #32
 8003ab6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2220      	movs	r2, #32
 8003abe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003ad6:	2300      	movs	r3, #0
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	3758      	adds	r7, #88	; 0x58
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}

08003ae0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	603b      	str	r3, [r7, #0]
 8003aec:	4613      	mov	r3, r2
 8003aee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003af0:	e049      	b.n	8003b86 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003af2:	69bb      	ldr	r3, [r7, #24]
 8003af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003af8:	d045      	beq.n	8003b86 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003afa:	f7fd f86f 	bl	8000bdc <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	69ba      	ldr	r2, [r7, #24]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d302      	bcc.n	8003b10 <UART_WaitOnFlagUntilTimeout+0x30>
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d101      	bne.n	8003b14 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003b10:	2303      	movs	r3, #3
 8003b12:	e048      	b.n	8003ba6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0304 	and.w	r3, r3, #4
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d031      	beq.n	8003b86 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	69db      	ldr	r3, [r3, #28]
 8003b28:	f003 0308 	and.w	r3, r3, #8
 8003b2c:	2b08      	cmp	r3, #8
 8003b2e:	d110      	bne.n	8003b52 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2208      	movs	r2, #8
 8003b36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f000 f838 	bl	8003bae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2208      	movs	r2, #8
 8003b42:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e029      	b.n	8003ba6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	69db      	ldr	r3, [r3, #28]
 8003b58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b60:	d111      	bne.n	8003b86 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003b6a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b6c:	68f8      	ldr	r0, [r7, #12]
 8003b6e:	f000 f81e 	bl	8003bae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2220      	movs	r2, #32
 8003b76:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8003b82:	2303      	movs	r3, #3
 8003b84:	e00f      	b.n	8003ba6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	69da      	ldr	r2, [r3, #28]
 8003b8c:	68bb      	ldr	r3, [r7, #8]
 8003b8e:	4013      	ands	r3, r2
 8003b90:	68ba      	ldr	r2, [r7, #8]
 8003b92:	429a      	cmp	r2, r3
 8003b94:	bf0c      	ite	eq
 8003b96:	2301      	moveq	r3, #1
 8003b98:	2300      	movne	r3, #0
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	79fb      	ldrb	r3, [r7, #7]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d0a6      	beq.n	8003af2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3710      	adds	r7, #16
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}

08003bae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b095      	sub	sp, #84	; 0x54
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bbe:	e853 3f00 	ldrex	r3, [r3]
 8003bc2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003bc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bc6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003bca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	461a      	mov	r2, r3
 8003bd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003bd4:	643b      	str	r3, [r7, #64]	; 0x40
 8003bd6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003bda:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003bdc:	e841 2300 	strex	r3, r2, [r1]
 8003be0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003be2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d1e6      	bne.n	8003bb6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	3308      	adds	r3, #8
 8003bee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bf0:	6a3b      	ldr	r3, [r7, #32]
 8003bf2:	e853 3f00 	ldrex	r3, [r3]
 8003bf6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bfe:	f023 0301 	bic.w	r3, r3, #1
 8003c02:	64bb      	str	r3, [r7, #72]	; 0x48
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	3308      	adds	r3, #8
 8003c0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c0c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003c0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c14:	e841 2300 	strex	r3, r2, [r1]
 8003c18:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d1e3      	bne.n	8003be8 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d118      	bne.n	8003c5a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	e853 3f00 	ldrex	r3, [r3]
 8003c34:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	f023 0310 	bic.w	r3, r3, #16
 8003c3c:	647b      	str	r3, [r7, #68]	; 0x44
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	461a      	mov	r2, r3
 8003c44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003c46:	61bb      	str	r3, [r7, #24]
 8003c48:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4a:	6979      	ldr	r1, [r7, #20]
 8003c4c:	69ba      	ldr	r2, [r7, #24]
 8003c4e:	e841 2300 	strex	r3, r2, [r1]
 8003c52:	613b      	str	r3, [r7, #16]
   return(result);
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d1e6      	bne.n	8003c28 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2220      	movs	r2, #32
 8003c5e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003c6e:	bf00      	nop
 8003c70:	3754      	adds	r7, #84	; 0x54
 8003c72:	46bd      	mov	sp, r7
 8003c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c78:	4770      	bx	lr

08003c7a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003c7a:	b480      	push	{r7}
 8003c7c:	b085      	sub	sp, #20
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d101      	bne.n	8003c90 <HAL_UARTEx_DisableFifoMode+0x16>
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	e027      	b.n	8003ce0 <HAL_UARTEx_DisableFifoMode+0x66>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2224      	movs	r2, #36	; 0x24
 8003c9c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f022 0201 	bic.w	r2, r2, #1
 8003cb6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003cbe:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68fa      	ldr	r2, [r7, #12]
 8003ccc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2220      	movs	r2, #32
 8003cd2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3714      	adds	r7, #20
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d101      	bne.n	8003d04 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003d00:	2302      	movs	r3, #2
 8003d02:	e02d      	b.n	8003d60 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2224      	movs	r2, #36	; 0x24
 8003d10:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0201 	bic.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	683a      	ldr	r2, [r7, #0]
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f000 f84f 	bl	8003de4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2220      	movs	r2, #32
 8003d52:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3710      	adds	r7, #16
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d101      	bne.n	8003d80 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003d7c:	2302      	movs	r3, #2
 8003d7e:	e02d      	b.n	8003ddc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2201      	movs	r2, #1
 8003d84:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2224      	movs	r2, #36	; 0x24
 8003d8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f022 0201 	bic.w	r2, r2, #1
 8003da6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689b      	ldr	r3, [r3, #8]
 8003dae:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	683a      	ldr	r2, [r7, #0]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f000 f811 	bl	8003de4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	68fa      	ldr	r2, [r7, #12]
 8003dc8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2220      	movs	r2, #32
 8003dce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3710      	adds	r7, #16
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d108      	bne.n	8003e06 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003e04:	e031      	b.n	8003e6a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003e06:	2308      	movs	r3, #8
 8003e08:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003e0a:	2308      	movs	r3, #8
 8003e0c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	0e5b      	lsrs	r3, r3, #25
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	0f5b      	lsrs	r3, r3, #29
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	f003 0307 	and.w	r3, r3, #7
 8003e2c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003e2e:	7bbb      	ldrb	r3, [r7, #14]
 8003e30:	7b3a      	ldrb	r2, [r7, #12]
 8003e32:	4911      	ldr	r1, [pc, #68]	; (8003e78 <UARTEx_SetNbDataToProcess+0x94>)
 8003e34:	5c8a      	ldrb	r2, [r1, r2]
 8003e36:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003e3a:	7b3a      	ldrb	r2, [r7, #12]
 8003e3c:	490f      	ldr	r1, [pc, #60]	; (8003e7c <UARTEx_SetNbDataToProcess+0x98>)
 8003e3e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003e40:	fb93 f3f2 	sdiv	r3, r3, r2
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003e4c:	7bfb      	ldrb	r3, [r7, #15]
 8003e4e:	7b7a      	ldrb	r2, [r7, #13]
 8003e50:	4909      	ldr	r1, [pc, #36]	; (8003e78 <UARTEx_SetNbDataToProcess+0x94>)
 8003e52:	5c8a      	ldrb	r2, [r1, r2]
 8003e54:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003e58:	7b7a      	ldrb	r2, [r7, #13]
 8003e5a:	4908      	ldr	r1, [pc, #32]	; (8003e7c <UARTEx_SetNbDataToProcess+0x98>)
 8003e5c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003e5e:	fb93 f3f2 	sdiv	r3, r3, r2
 8003e62:	b29a      	uxth	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8003e6a:	bf00      	nop
 8003e6c:	3714      	adds	r7, #20
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr
 8003e76:	bf00      	nop
 8003e78:	080061c0 	.word	0x080061c0
 8003e7c:	080061c8 	.word	0x080061c8

08003e80 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f103 0208 	add.w	r2, r3, #8
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f04f 32ff 	mov.w	r2, #4294967295
 8003e98:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f103 0208 	add.w	r2, r3, #8
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f103 0208 	add.w	r2, r3, #8
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003eb4:	bf00      	nop
 8003eb6:	370c      	adds	r7, #12
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003ece:	bf00      	nop
 8003ed0:	370c      	adds	r7, #12
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr

08003eda <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8003eda:	b480      	push	{r7}
 8003edc:	b085      	sub	sp, #20
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
 8003ee2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef0:	d103      	bne.n	8003efa <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	691b      	ldr	r3, [r3, #16]
 8003ef6:	60fb      	str	r3, [r7, #12]
 8003ef8:	e00c      	b.n	8003f14 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	3308      	adds	r3, #8
 8003efe:	60fb      	str	r3, [r7, #12]
 8003f00:	e002      	b.n	8003f08 <vListInsert+0x2e>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	60fb      	str	r3, [r7, #12]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68ba      	ldr	r2, [r7, #8]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d2f6      	bcs.n	8003f02 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	1c5a      	adds	r2, r3, #1
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	601a      	str	r2, [r3, #0]
}
 8003f40:	bf00      	nop
 8003f42:	3714      	adds	r7, #20
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	691b      	ldr	r3, [r3, #16]
 8003f58:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	6892      	ldr	r2, [r2, #8]
 8003f62:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	6852      	ldr	r2, [r2, #4]
 8003f6c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d103      	bne.n	8003f80 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689a      	ldr	r2, [r3, #8]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	1e5a      	subs	r2, r3, #1
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3714      	adds	r7, #20
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8003faa:	2301      	movs	r3, #1
 8003fac:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d10a      	bne.n	8003fce <xQueueGenericReset+0x2e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8003fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fbc:	f383 8811 	msr	BASEPRI, r3
 8003fc0:	f3bf 8f6f 	isb	sy
 8003fc4:	f3bf 8f4f 	dsb	sy
 8003fc8:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8003fca:	bf00      	nop
 8003fcc:	e7fe      	b.n	8003fcc <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d05d      	beq.n	8004090 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d059      	beq.n	8004090 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	fba3 2302 	umull	r2, r3, r3, r2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d000      	beq.n	8003ff0 <xQueueGenericReset+0x50>
 8003fee:	2101      	movs	r1, #1
 8003ff0:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d14c      	bne.n	8004090 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 8003ff6:	f001 fd8f 	bl	8005b18 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004002:	6939      	ldr	r1, [r7, #16]
 8004004:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004006:	fb01 f303 	mul.w	r3, r1, r3
 800400a:	441a      	add	r2, r3
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004010:	693b      	ldr	r3, [r7, #16]
 8004012:	2200      	movs	r2, #0
 8004014:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004026:	3b01      	subs	r3, #1
 8004028:	6939      	ldr	r1, [r7, #16]
 800402a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800402c:	fb01 f303 	mul.w	r3, r1, r3
 8004030:	441a      	add	r2, r3
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	22ff      	movs	r2, #255	; 0xff
 800403a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	22ff      	movs	r2, #255	; 0xff
 8004042:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d114      	bne.n	8004076 <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	691b      	ldr	r3, [r3, #16]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d01a      	beq.n	800408a <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	3310      	adds	r3, #16
 8004058:	4618      	mov	r0, r3
 800405a:	f000 ff1b 	bl	8004e94 <xTaskRemoveFromEventList>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d012      	beq.n	800408a <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004064:	4b15      	ldr	r3, [pc, #84]	; (80040bc <xQueueGenericReset+0x11c>)
 8004066:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	f3bf 8f4f 	dsb	sy
 8004070:	f3bf 8f6f 	isb	sy
 8004074:	e009      	b.n	800408a <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	3310      	adds	r3, #16
 800407a:	4618      	mov	r0, r3
 800407c:	f7ff ff00 	bl	8003e80 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	3324      	adds	r3, #36	; 0x24
 8004084:	4618      	mov	r0, r3
 8004086:	f7ff fefb 	bl	8003e80 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800408a:	f001 fd75 	bl	8005b78 <vPortExitCritical>
 800408e:	e001      	b.n	8004094 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8004090:	2300      	movs	r3, #0
 8004092:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d10a      	bne.n	80040b0 <xQueueGenericReset+0x110>
        __asm volatile
 800409a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800409e:	f383 8811 	msr	BASEPRI, r3
 80040a2:	f3bf 8f6f 	isb	sy
 80040a6:	f3bf 8f4f 	dsb	sy
 80040aa:	60bb      	str	r3, [r7, #8]
    }
 80040ac:	bf00      	nop
 80040ae:	e7fe      	b.n	80040ae <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80040b0:	697b      	ldr	r3, [r7, #20]
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3718      	adds	r7, #24
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	e000ed04 	.word	0xe000ed04

080040c0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b08a      	sub	sp, #40	; 0x28
 80040c4:	af02      	add	r7, sp, #8
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	4613      	mov	r3, r2
 80040cc:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80040ce:	2300      	movs	r3, #0
 80040d0:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d02e      	beq.n	8004136 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80040d8:	2100      	movs	r1, #0
 80040da:	68ba      	ldr	r2, [r7, #8]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	fba3 2302 	umull	r2, r3, r3, r2
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d000      	beq.n	80040e8 <xQueueGenericCreate+0x28>
 80040e6:	2101      	movs	r1, #1
 80040e8:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d123      	bne.n	8004136 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	68ba      	ldr	r2, [r7, #8]
 80040f2:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80040f6:	f113 0f49 	cmn.w	r3, #73	; 0x49
 80040fa:	d81c      	bhi.n	8004136 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	68ba      	ldr	r2, [r7, #8]
 8004100:	fb02 f303 	mul.w	r3, r2, r3
 8004104:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004106:	69bb      	ldr	r3, [r7, #24]
 8004108:	3348      	adds	r3, #72	; 0x48
 800410a:	4618      	mov	r0, r3
 800410c:	f001 fde6 	bl	8005cdc <pvPortMalloc>
 8004110:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8004112:	69fb      	ldr	r3, [r7, #28]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d01c      	beq.n	8004152 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	3348      	adds	r3, #72	; 0x48
 8004120:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004122:	79fa      	ldrb	r2, [r7, #7]
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	9300      	str	r3, [sp, #0]
 8004128:	4613      	mov	r3, r2
 800412a:	697a      	ldr	r2, [r7, #20]
 800412c:	68b9      	ldr	r1, [r7, #8]
 800412e:	68f8      	ldr	r0, [r7, #12]
 8004130:	f000 f814 	bl	800415c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8004134:	e00d      	b.n	8004152 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d10a      	bne.n	8004152 <xQueueGenericCreate+0x92>
        __asm volatile
 800413c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004140:	f383 8811 	msr	BASEPRI, r3
 8004144:	f3bf 8f6f 	isb	sy
 8004148:	f3bf 8f4f 	dsb	sy
 800414c:	613b      	str	r3, [r7, #16]
    }
 800414e:	bf00      	nop
 8004150:	e7fe      	b.n	8004150 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8004152:	69fb      	ldr	r3, [r7, #28]
    }
 8004154:	4618      	mov	r0, r3
 8004156:	3720      	adds	r7, #32
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
 8004168:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d103      	bne.n	8004178 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	69ba      	ldr	r2, [r7, #24]
 8004174:	601a      	str	r2, [r3, #0]
 8004176:	e002      	b.n	800417e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004178:	69bb      	ldr	r3, [r7, #24]
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	68fa      	ldr	r2, [r7, #12]
 8004182:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	68ba      	ldr	r2, [r7, #8]
 8004188:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800418a:	2101      	movs	r1, #1
 800418c:	69b8      	ldr	r0, [r7, #24]
 800418e:	f7ff ff07 	bl	8003fa0 <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8004192:	bf00      	nop
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}
	...

0800419c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800419c:	b580      	push	{r7, lr}
 800419e:	b08c      	sub	sp, #48	; 0x30
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80041a8:	2300      	movs	r3, #0
 80041aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80041b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10a      	bne.n	80041cc <xQueueReceive+0x30>
        __asm volatile
 80041b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ba:	f383 8811 	msr	BASEPRI, r3
 80041be:	f3bf 8f6f 	isb	sy
 80041c2:	f3bf 8f4f 	dsb	sy
 80041c6:	623b      	str	r3, [r7, #32]
    }
 80041c8:	bf00      	nop
 80041ca:	e7fe      	b.n	80041ca <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d103      	bne.n	80041da <xQueueReceive+0x3e>
 80041d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <xQueueReceive+0x42>
 80041da:	2301      	movs	r3, #1
 80041dc:	e000      	b.n	80041e0 <xQueueReceive+0x44>
 80041de:	2300      	movs	r3, #0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d10a      	bne.n	80041fa <xQueueReceive+0x5e>
        __asm volatile
 80041e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041e8:	f383 8811 	msr	BASEPRI, r3
 80041ec:	f3bf 8f6f 	isb	sy
 80041f0:	f3bf 8f4f 	dsb	sy
 80041f4:	61fb      	str	r3, [r7, #28]
    }
 80041f6:	bf00      	nop
 80041f8:	e7fe      	b.n	80041f8 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80041fa:	f001 f84b 	bl	8005294 <xTaskGetSchedulerState>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d102      	bne.n	800420a <xQueueReceive+0x6e>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <xQueueReceive+0x72>
 800420a:	2301      	movs	r3, #1
 800420c:	e000      	b.n	8004210 <xQueueReceive+0x74>
 800420e:	2300      	movs	r3, #0
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10a      	bne.n	800422a <xQueueReceive+0x8e>
        __asm volatile
 8004214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004218:	f383 8811 	msr	BASEPRI, r3
 800421c:	f3bf 8f6f 	isb	sy
 8004220:	f3bf 8f4f 	dsb	sy
 8004224:	61bb      	str	r3, [r7, #24]
    }
 8004226:	bf00      	nop
 8004228:	e7fe      	b.n	8004228 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800422a:	f001 fc75 	bl	8005b18 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800422e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004232:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004236:	2b00      	cmp	r3, #0
 8004238:	d01f      	beq.n	800427a <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800423a:	68b9      	ldr	r1, [r7, #8]
 800423c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800423e:	f000 f88d 	bl	800435c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004244:	1e5a      	subs	r2, r3, #1
 8004246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004248:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800424a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800424c:	691b      	ldr	r3, [r3, #16]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d00f      	beq.n	8004272 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004254:	3310      	adds	r3, #16
 8004256:	4618      	mov	r0, r3
 8004258:	f000 fe1c 	bl	8004e94 <xTaskRemoveFromEventList>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	d007      	beq.n	8004272 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004262:	4b3d      	ldr	r3, [pc, #244]	; (8004358 <xQueueReceive+0x1bc>)
 8004264:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004268:	601a      	str	r2, [r3, #0]
 800426a:	f3bf 8f4f 	dsb	sy
 800426e:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004272:	f001 fc81 	bl	8005b78 <vPortExitCritical>
                return pdPASS;
 8004276:	2301      	movs	r3, #1
 8004278:	e069      	b.n	800434e <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d103      	bne.n	8004288 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004280:	f001 fc7a 	bl	8005b78 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8004284:	2300      	movs	r3, #0
 8004286:	e062      	b.n	800434e <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004288:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800428a:	2b00      	cmp	r3, #0
 800428c:	d106      	bne.n	800429c <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800428e:	f107 0310 	add.w	r3, r7, #16
 8004292:	4618      	mov	r0, r3
 8004294:	f000 fed4 	bl	8005040 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004298:	2301      	movs	r3, #1
 800429a:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800429c:	f001 fc6c 	bl	8005b78 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80042a0:	f000 fb02 	bl	80048a8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80042a4:	f001 fc38 	bl	8005b18 <vPortEnterCritical>
 80042a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80042ae:	b25b      	sxtb	r3, r3
 80042b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b4:	d103      	bne.n	80042be <xQueueReceive+0x122>
 80042b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80042be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80042c4:	b25b      	sxtb	r3, r3
 80042c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ca:	d103      	bne.n	80042d4 <xQueueReceive+0x138>
 80042cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80042d4:	f001 fc50 	bl	8005b78 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80042d8:	1d3a      	adds	r2, r7, #4
 80042da:	f107 0310 	add.w	r3, r7, #16
 80042de:	4611      	mov	r1, r2
 80042e0:	4618      	mov	r0, r3
 80042e2:	f000 fec3 	bl	800506c <xTaskCheckForTimeOut>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d123      	bne.n	8004334 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80042ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80042ee:	f000 f8ad 	bl	800444c <prvIsQueueEmpty>
 80042f2:	4603      	mov	r3, r0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d017      	beq.n	8004328 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80042f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042fa:	3324      	adds	r3, #36	; 0x24
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	4611      	mov	r1, r2
 8004300:	4618      	mov	r0, r3
 8004302:	f000 fd5d 	bl	8004dc0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004306:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004308:	f000 f84e 	bl	80043a8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800430c:	f000 fada 	bl	80048c4 <xTaskResumeAll>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d189      	bne.n	800422a <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8004316:	4b10      	ldr	r3, [pc, #64]	; (8004358 <xQueueReceive+0x1bc>)
 8004318:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800431c:	601a      	str	r2, [r3, #0]
 800431e:	f3bf 8f4f 	dsb	sy
 8004322:	f3bf 8f6f 	isb	sy
 8004326:	e780      	b.n	800422a <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8004328:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800432a:	f000 f83d 	bl	80043a8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800432e:	f000 fac9 	bl	80048c4 <xTaskResumeAll>
 8004332:	e77a      	b.n	800422a <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8004334:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004336:	f000 f837 	bl	80043a8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800433a:	f000 fac3 	bl	80048c4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800433e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004340:	f000 f884 	bl	800444c <prvIsQueueEmpty>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	f43f af6f 	beq.w	800422a <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 800434c:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800434e:	4618      	mov	r0, r3
 8004350:	3730      	adds	r7, #48	; 0x30
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	e000ed04 	.word	0xe000ed04

0800435c <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436a:	2b00      	cmp	r3, #0
 800436c:	d018      	beq.n	80043a0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	68da      	ldr	r2, [r3, #12]
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004376:	441a      	add	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	68da      	ldr	r2, [r3, #12]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	429a      	cmp	r2, r3
 8004386:	d303      	bcc.n	8004390 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68d9      	ldr	r1, [r3, #12]
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004398:	461a      	mov	r2, r3
 800439a:	6838      	ldr	r0, [r7, #0]
 800439c:	f001 fe96 	bl	80060cc <memcpy>
    }
}
 80043a0:	bf00      	nop
 80043a2:	3708      	adds	r7, #8
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80043b0:	f001 fbb2 	bl	8005b18 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80043ba:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80043bc:	e011      	b.n	80043e2 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d012      	beq.n	80043ec <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	3324      	adds	r3, #36	; 0x24
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 fd62 	bl	8004e94 <xTaskRemoveFromEventList>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d001      	beq.n	80043da <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80043d6:	f000 feaf 	bl	8005138 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80043da:	7bfb      	ldrb	r3, [r7, #15]
 80043dc:	3b01      	subs	r3, #1
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80043e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	dce9      	bgt.n	80043be <prvUnlockQueue+0x16>
 80043ea:	e000      	b.n	80043ee <prvUnlockQueue+0x46>
                    break;
 80043ec:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	22ff      	movs	r2, #255	; 0xff
 80043f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80043f6:	f001 fbbf 	bl	8005b78 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80043fa:	f001 fb8d 	bl	8005b18 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004404:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004406:	e011      	b.n	800442c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	691b      	ldr	r3, [r3, #16]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d012      	beq.n	8004436 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	3310      	adds	r3, #16
 8004414:	4618      	mov	r0, r3
 8004416:	f000 fd3d 	bl	8004e94 <xTaskRemoveFromEventList>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d001      	beq.n	8004424 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004420:	f000 fe8a 	bl	8005138 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004424:	7bbb      	ldrb	r3, [r7, #14]
 8004426:	3b01      	subs	r3, #1
 8004428:	b2db      	uxtb	r3, r3
 800442a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800442c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004430:	2b00      	cmp	r3, #0
 8004432:	dce9      	bgt.n	8004408 <prvUnlockQueue+0x60>
 8004434:	e000      	b.n	8004438 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8004436:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	22ff      	movs	r2, #255	; 0xff
 800443c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8004440:	f001 fb9a 	bl	8005b78 <vPortExitCritical>
}
 8004444:	bf00      	nop
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}

0800444c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004454:	f001 fb60 	bl	8005b18 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800445c:	2b00      	cmp	r3, #0
 800445e:	d102      	bne.n	8004466 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8004460:	2301      	movs	r3, #1
 8004462:	60fb      	str	r3, [r7, #12]
 8004464:	e001      	b.n	800446a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8004466:	2300      	movs	r3, #0
 8004468:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800446a:	f001 fb85 	bl	8005b78 <vPortExitCritical>

    return xReturn;
 800446e:	68fb      	ldr	r3, [r7, #12]
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004478:	b580      	push	{r7, lr}
 800447a:	b086      	sub	sp, #24
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004488:	f001 fb46 	bl	8005b18 <vPortEnterCritical>
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004492:	b25b      	sxtb	r3, r3
 8004494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004498:	d103      	bne.n	80044a2 <vQueueWaitForMessageRestricted+0x2a>
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	2200      	movs	r2, #0
 800449e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80044a8:	b25b      	sxtb	r3, r3
 80044aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ae:	d103      	bne.n	80044b8 <vQueueWaitForMessageRestricted+0x40>
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	2200      	movs	r2, #0
 80044b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044b8:	f001 fb5e 	bl	8005b78 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d106      	bne.n	80044d2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	3324      	adds	r3, #36	; 0x24
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	68b9      	ldr	r1, [r7, #8]
 80044cc:	4618      	mov	r0, r3
 80044ce:	f000 fc9b 	bl	8004e08 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80044d2:	6978      	ldr	r0, [r7, #20]
 80044d4:	f7ff ff68 	bl	80043a8 <prvUnlockQueue>
    }
 80044d8:	bf00      	nop
 80044da:	3718      	adds	r7, #24
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b08c      	sub	sp, #48	; 0x30
 80044e4:	af04      	add	r7, sp, #16
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	603b      	str	r3, [r7, #0]
 80044ec:	4613      	mov	r3, r2
 80044ee:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80044f0:	88fb      	ldrh	r3, [r7, #6]
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	4618      	mov	r0, r3
 80044f6:	f001 fbf1 	bl	8005cdc <pvPortMalloc>
 80044fa:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d013      	beq.n	800452a <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004502:	2050      	movs	r0, #80	; 0x50
 8004504:	f001 fbea 	bl	8005cdc <pvPortMalloc>
 8004508:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d008      	beq.n	8004522 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8004510:	2250      	movs	r2, #80	; 0x50
 8004512:	2100      	movs	r1, #0
 8004514:	69f8      	ldr	r0, [r7, #28]
 8004516:	f001 fdad 	bl	8006074 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800451a:	69fb      	ldr	r3, [r7, #28]
 800451c:	697a      	ldr	r2, [r7, #20]
 800451e:	631a      	str	r2, [r3, #48]	; 0x30
 8004520:	e005      	b.n	800452e <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8004522:	6978      	ldr	r0, [r7, #20]
 8004524:	f001 fc94 	bl	8005e50 <vPortFree>
 8004528:	e001      	b.n	800452e <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800452a:	2300      	movs	r3, #0
 800452c:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d013      	beq.n	800455c <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004534:	88fa      	ldrh	r2, [r7, #6]
 8004536:	2300      	movs	r3, #0
 8004538:	9303      	str	r3, [sp, #12]
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	9302      	str	r3, [sp, #8]
 800453e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004540:	9301      	str	r3, [sp, #4]
 8004542:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004544:	9300      	str	r3, [sp, #0]
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	68b9      	ldr	r1, [r7, #8]
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f000 f80e 	bl	800456c <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8004550:	69f8      	ldr	r0, [r7, #28]
 8004552:	f000 f891 	bl	8004678 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004556:	2301      	movs	r3, #1
 8004558:	61bb      	str	r3, [r7, #24]
 800455a:	e002      	b.n	8004562 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800455c:	f04f 33ff 	mov.w	r3, #4294967295
 8004560:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8004562:	69bb      	ldr	r3, [r7, #24]
    }
 8004564:	4618      	mov	r0, r3
 8004566:	3720      	adds	r7, #32
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}

0800456c <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b088      	sub	sp, #32
 8004570:	af00      	add	r7, sp, #0
 8004572:	60f8      	str	r0, [r7, #12]
 8004574:	60b9      	str	r1, [r7, #8]
 8004576:	607a      	str	r2, [r7, #4]
 8004578:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800457a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800457c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004584:	3b01      	subs	r3, #1
 8004586:	009b      	lsls	r3, r3, #2
 8004588:	4413      	add	r3, r2
 800458a:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	f023 0307 	bic.w	r3, r3, #7
 8004592:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004594:	69bb      	ldr	r3, [r7, #24]
 8004596:	f003 0307 	and.w	r3, r3, #7
 800459a:	2b00      	cmp	r3, #0
 800459c:	d00a      	beq.n	80045b4 <prvInitialiseNewTask+0x48>
        __asm volatile
 800459e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a2:	f383 8811 	msr	BASEPRI, r3
 80045a6:	f3bf 8f6f 	isb	sy
 80045aa:	f3bf 8f4f 	dsb	sy
 80045ae:	617b      	str	r3, [r7, #20]
    }
 80045b0:	bf00      	nop
 80045b2:	e7fe      	b.n	80045b2 <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d01e      	beq.n	80045f8 <prvInitialiseNewTask+0x8c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80045ba:	2300      	movs	r3, #0
 80045bc:	61fb      	str	r3, [r7, #28]
 80045be:	e012      	b.n	80045e6 <prvInitialiseNewTask+0x7a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80045c0:	68ba      	ldr	r2, [r7, #8]
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	4413      	add	r3, r2
 80045c6:	7819      	ldrb	r1, [r3, #0]
 80045c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	4413      	add	r3, r2
 80045ce:	3334      	adds	r3, #52	; 0x34
 80045d0:	460a      	mov	r2, r1
 80045d2:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80045d4:	68ba      	ldr	r2, [r7, #8]
 80045d6:	69fb      	ldr	r3, [r7, #28]
 80045d8:	4413      	add	r3, r2
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d006      	beq.n	80045ee <prvInitialiseNewTask+0x82>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	3301      	adds	r3, #1
 80045e4:	61fb      	str	r3, [r7, #28]
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	2b09      	cmp	r3, #9
 80045ea:	d9e9      	bls.n	80045c0 <prvInitialiseNewTask+0x54>
 80045ec:	e000      	b.n	80045f0 <prvInitialiseNewTask+0x84>
            {
                break;
 80045ee:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80045f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80045f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045fa:	2b04      	cmp	r3, #4
 80045fc:	d90a      	bls.n	8004614 <prvInitialiseNewTask+0xa8>
        __asm volatile
 80045fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004602:	f383 8811 	msr	BASEPRI, r3
 8004606:	f3bf 8f6f 	isb	sy
 800460a:	f3bf 8f4f 	dsb	sy
 800460e:	613b      	str	r3, [r7, #16]
    }
 8004610:	bf00      	nop
 8004612:	e7fe      	b.n	8004612 <prvInitialiseNewTask+0xa6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004616:	2b04      	cmp	r3, #4
 8004618:	d901      	bls.n	800461e <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800461a:	2304      	movs	r3, #4
 800461c:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800461e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004620:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004622:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8004624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004626:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004628:	641a      	str	r2, [r3, #64]	; 0x40
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800462a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800462c:	3304      	adds	r3, #4
 800462e:	4618      	mov	r0, r3
 8004630:	f7ff fc46 	bl	8003ec0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004636:	3318      	adds	r3, #24
 8004638:	4618      	mov	r0, r3
 800463a:	f7ff fc41 	bl	8003ec0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800463e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004640:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004642:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004646:	f1c3 0205 	rsb	r2, r3, #5
 800464a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800464c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800464e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004650:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004652:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004654:	683a      	ldr	r2, [r7, #0]
 8004656:	68f9      	ldr	r1, [r7, #12]
 8004658:	69b8      	ldr	r0, [r7, #24]
 800465a:	f001 f931 	bl	80058c0 <pxPortInitialiseStack>
 800465e:	4602      	mov	r2, r0
 8004660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004662:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8004664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004666:	2b00      	cmp	r3, #0
 8004668:	d002      	beq.n	8004670 <prvInitialiseNewTask+0x104>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800466a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800466c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800466e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004670:	bf00      	nop
 8004672:	3720      	adds	r7, #32
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8004680:	f001 fa4a 	bl	8005b18 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8004684:	4b3e      	ldr	r3, [pc, #248]	; (8004780 <prvAddNewTaskToReadyList+0x108>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	3301      	adds	r3, #1
 800468a:	4a3d      	ldr	r2, [pc, #244]	; (8004780 <prvAddNewTaskToReadyList+0x108>)
 800468c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800468e:	4b3d      	ldr	r3, [pc, #244]	; (8004784 <prvAddNewTaskToReadyList+0x10c>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d109      	bne.n	80046aa <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8004696:	4a3b      	ldr	r2, [pc, #236]	; (8004784 <prvAddNewTaskToReadyList+0x10c>)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800469c:	4b38      	ldr	r3, [pc, #224]	; (8004780 <prvAddNewTaskToReadyList+0x108>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d110      	bne.n	80046c6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80046a4:	f000 fd5c 	bl	8005160 <prvInitialiseTaskLists>
 80046a8:	e00d      	b.n	80046c6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80046aa:	4b37      	ldr	r3, [pc, #220]	; (8004788 <prvAddNewTaskToReadyList+0x110>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d109      	bne.n	80046c6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80046b2:	4b34      	ldr	r3, [pc, #208]	; (8004784 <prvAddNewTaskToReadyList+0x10c>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046bc:	429a      	cmp	r2, r3
 80046be:	d802      	bhi.n	80046c6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80046c0:	4a30      	ldr	r2, [pc, #192]	; (8004784 <prvAddNewTaskToReadyList+0x10c>)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80046c6:	4b31      	ldr	r3, [pc, #196]	; (800478c <prvAddNewTaskToReadyList+0x114>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	3301      	adds	r3, #1
 80046cc:	4a2f      	ldr	r2, [pc, #188]	; (800478c <prvAddNewTaskToReadyList+0x114>)
 80046ce:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d4:	2201      	movs	r2, #1
 80046d6:	409a      	lsls	r2, r3
 80046d8:	4b2d      	ldr	r3, [pc, #180]	; (8004790 <prvAddNewTaskToReadyList+0x118>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4313      	orrs	r3, r2
 80046de:	4a2c      	ldr	r2, [pc, #176]	; (8004790 <prvAddNewTaskToReadyList+0x118>)
 80046e0:	6013      	str	r3, [r2, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046e6:	492b      	ldr	r1, [pc, #172]	; (8004794 <prvAddNewTaskToReadyList+0x11c>)
 80046e8:	4613      	mov	r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	4413      	add	r3, r2
 80046ee:	009b      	lsls	r3, r3, #2
 80046f0:	440b      	add	r3, r1
 80046f2:	3304      	adds	r3, #4
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	60fb      	str	r3, [r7, #12]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	609a      	str	r2, [r3, #8]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	689a      	ldr	r2, [r3, #8]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	60da      	str	r2, [r3, #12]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	689b      	ldr	r3, [r3, #8]
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	3204      	adds	r2, #4
 800470e:	605a      	str	r2, [r3, #4]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	1d1a      	adds	r2, r3, #4
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	609a      	str	r2, [r3, #8]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800471c:	4613      	mov	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	4413      	add	r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	4a1b      	ldr	r2, [pc, #108]	; (8004794 <prvAddNewTaskToReadyList+0x11c>)
 8004726:	441a      	add	r2, r3
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	615a      	str	r2, [r3, #20]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004730:	4918      	ldr	r1, [pc, #96]	; (8004794 <prvAddNewTaskToReadyList+0x11c>)
 8004732:	4613      	mov	r3, r2
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	4413      	add	r3, r2
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	440b      	add	r3, r1
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	1c59      	adds	r1, r3, #1
 8004740:	4814      	ldr	r0, [pc, #80]	; (8004794 <prvAddNewTaskToReadyList+0x11c>)
 8004742:	4613      	mov	r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	4413      	add	r3, r2
 8004748:	009b      	lsls	r3, r3, #2
 800474a:	4403      	add	r3, r0
 800474c:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800474e:	f001 fa13 	bl	8005b78 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8004752:	4b0d      	ldr	r3, [pc, #52]	; (8004788 <prvAddNewTaskToReadyList+0x110>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d00e      	beq.n	8004778 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800475a:	4b0a      	ldr	r3, [pc, #40]	; (8004784 <prvAddNewTaskToReadyList+0x10c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004764:	429a      	cmp	r2, r3
 8004766:	d207      	bcs.n	8004778 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8004768:	4b0b      	ldr	r3, [pc, #44]	; (8004798 <prvAddNewTaskToReadyList+0x120>)
 800476a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800476e:	601a      	str	r2, [r3, #0]
 8004770:	f3bf 8f4f 	dsb	sy
 8004774:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004778:	bf00      	nop
 800477a:	3710      	adds	r7, #16
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}
 8004780:	200001f4 	.word	0x200001f4
 8004784:	2000011c 	.word	0x2000011c
 8004788:	20000200 	.word	0x20000200
 800478c:	20000210 	.word	0x20000210
 8004790:	200001fc 	.word	0x200001fc
 8004794:	20000120 	.word	0x20000120
 8004798:	e000ed04 	.word	0xe000ed04

0800479c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800479c:	b580      	push	{r7, lr}
 800479e:	b084      	sub	sp, #16
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80047a4:	2300      	movs	r3, #0
 80047a6:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d017      	beq.n	80047de <vTaskDelay+0x42>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80047ae:	4b13      	ldr	r3, [pc, #76]	; (80047fc <vTaskDelay+0x60>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00a      	beq.n	80047cc <vTaskDelay+0x30>
        __asm volatile
 80047b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ba:	f383 8811 	msr	BASEPRI, r3
 80047be:	f3bf 8f6f 	isb	sy
 80047c2:	f3bf 8f4f 	dsb	sy
 80047c6:	60bb      	str	r3, [r7, #8]
    }
 80047c8:	bf00      	nop
 80047ca:	e7fe      	b.n	80047ca <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80047cc:	f000 f86c 	bl	80048a8 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80047d0:	2100      	movs	r1, #0
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f000 fd7c 	bl	80052d0 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80047d8:	f000 f874 	bl	80048c4 <xTaskResumeAll>
 80047dc:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d107      	bne.n	80047f4 <vTaskDelay+0x58>
        {
            portYIELD_WITHIN_API();
 80047e4:	4b06      	ldr	r3, [pc, #24]	; (8004800 <vTaskDelay+0x64>)
 80047e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047ea:	601a      	str	r2, [r3, #0]
 80047ec:	f3bf 8f4f 	dsb	sy
 80047f0:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80047f4:	bf00      	nop
 80047f6:	3710      	adds	r7, #16
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	2000021c 	.word	0x2000021c
 8004800:	e000ed04 	.word	0xe000ed04

08004804 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b086      	sub	sp, #24
 8004808:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 800480a:	4b20      	ldr	r3, [pc, #128]	; (800488c <vTaskStartScheduler+0x88>)
 800480c:	9301      	str	r3, [sp, #4]
 800480e:	2300      	movs	r3, #0
 8004810:	9300      	str	r3, [sp, #0]
 8004812:	2300      	movs	r3, #0
 8004814:	2280      	movs	r2, #128	; 0x80
 8004816:	491e      	ldr	r1, [pc, #120]	; (8004890 <vTaskStartScheduler+0x8c>)
 8004818:	481e      	ldr	r0, [pc, #120]	; (8004894 <vTaskStartScheduler+0x90>)
 800481a:	f7ff fe61 	bl	80044e0 <xTaskCreate>
 800481e:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d102      	bne.n	800482c <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8004826:	f000 fdd3 	bl	80053d0 <xTimerCreateTimerTask>
 800482a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d116      	bne.n	8004860 <vTaskStartScheduler+0x5c>
        __asm volatile
 8004832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004836:	f383 8811 	msr	BASEPRI, r3
 800483a:	f3bf 8f6f 	isb	sy
 800483e:	f3bf 8f4f 	dsb	sy
 8004842:	60bb      	str	r3, [r7, #8]
    }
 8004844:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8004846:	4b14      	ldr	r3, [pc, #80]	; (8004898 <vTaskStartScheduler+0x94>)
 8004848:	f04f 32ff 	mov.w	r2, #4294967295
 800484c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800484e:	4b13      	ldr	r3, [pc, #76]	; (800489c <vTaskStartScheduler+0x98>)
 8004850:	2201      	movs	r2, #1
 8004852:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004854:	4b12      	ldr	r3, [pc, #72]	; (80048a0 <vTaskStartScheduler+0x9c>)
 8004856:	2200      	movs	r2, #0
 8004858:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800485a:	f001 f8bb 	bl	80059d4 <xPortStartScheduler>
 800485e:	e00e      	b.n	800487e <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004866:	d10a      	bne.n	800487e <vTaskStartScheduler+0x7a>
        __asm volatile
 8004868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800486c:	f383 8811 	msr	BASEPRI, r3
 8004870:	f3bf 8f6f 	isb	sy
 8004874:	f3bf 8f4f 	dsb	sy
 8004878:	607b      	str	r3, [r7, #4]
    }
 800487a:	bf00      	nop
 800487c:	e7fe      	b.n	800487c <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800487e:	4b09      	ldr	r3, [pc, #36]	; (80048a4 <vTaskStartScheduler+0xa0>)
 8004880:	681b      	ldr	r3, [r3, #0]
}
 8004882:	bf00      	nop
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	20000218 	.word	0x20000218
 8004890:	08006150 	.word	0x08006150
 8004894:	08005151 	.word	0x08005151
 8004898:	20000214 	.word	0x20000214
 800489c:	20000200 	.word	0x20000200
 80048a0:	200001f8 	.word	0x200001f8
 80048a4:	2000000c 	.word	0x2000000c

080048a8 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80048a8:	b480      	push	{r7}
 80048aa:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80048ac:	4b04      	ldr	r3, [pc, #16]	; (80048c0 <vTaskSuspendAll+0x18>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	3301      	adds	r3, #1
 80048b2:	4a03      	ldr	r2, [pc, #12]	; (80048c0 <vTaskSuspendAll+0x18>)
 80048b4:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80048b6:	bf00      	nop
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr
 80048c0:	2000021c 	.word	0x2000021c

080048c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b088      	sub	sp, #32
 80048c8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80048ca:	2300      	movs	r3, #0
 80048cc:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80048ce:	2300      	movs	r3, #0
 80048d0:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80048d2:	4b71      	ldr	r3, [pc, #452]	; (8004a98 <xTaskResumeAll+0x1d4>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d10a      	bne.n	80048f0 <xTaskResumeAll+0x2c>
        __asm volatile
 80048da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048de:	f383 8811 	msr	BASEPRI, r3
 80048e2:	f3bf 8f6f 	isb	sy
 80048e6:	f3bf 8f4f 	dsb	sy
 80048ea:	607b      	str	r3, [r7, #4]
    }
 80048ec:	bf00      	nop
 80048ee:	e7fe      	b.n	80048ee <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80048f0:	f001 f912 	bl	8005b18 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80048f4:	4b68      	ldr	r3, [pc, #416]	; (8004a98 <xTaskResumeAll+0x1d4>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	3b01      	subs	r3, #1
 80048fa:	4a67      	ldr	r2, [pc, #412]	; (8004a98 <xTaskResumeAll+0x1d4>)
 80048fc:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80048fe:	4b66      	ldr	r3, [pc, #408]	; (8004a98 <xTaskResumeAll+0x1d4>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	f040 80c0 	bne.w	8004a88 <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004908:	4b64      	ldr	r3, [pc, #400]	; (8004a9c <xTaskResumeAll+0x1d8>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2b00      	cmp	r3, #0
 800490e:	f000 80bb 	beq.w	8004a88 <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004912:	e08a      	b.n	8004a2a <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004914:	4b62      	ldr	r3, [pc, #392]	; (8004aa0 <xTaskResumeAll+0x1dc>)
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004920:	613b      	str	r3, [r7, #16]
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	69db      	ldr	r3, [r3, #28]
 8004926:	69fa      	ldr	r2, [r7, #28]
 8004928:	6a12      	ldr	r2, [r2, #32]
 800492a:	609a      	str	r2, [r3, #8]
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	6a1b      	ldr	r3, [r3, #32]
 8004930:	69fa      	ldr	r2, [r7, #28]
 8004932:	69d2      	ldr	r2, [r2, #28]
 8004934:	605a      	str	r2, [r3, #4]
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	3318      	adds	r3, #24
 800493e:	429a      	cmp	r2, r3
 8004940:	d103      	bne.n	800494a <xTaskResumeAll+0x86>
 8004942:	69fb      	ldr	r3, [r7, #28]
 8004944:	6a1a      	ldr	r2, [r3, #32]
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	605a      	str	r2, [r3, #4]
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	2200      	movs	r2, #0
 800494e:	629a      	str	r2, [r3, #40]	; 0x28
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	1e5a      	subs	r2, r3, #1
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800495a:	69fb      	ldr	r3, [r7, #28]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	60fb      	str	r3, [r7, #12]
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	69fa      	ldr	r2, [r7, #28]
 8004966:	68d2      	ldr	r2, [r2, #12]
 8004968:	609a      	str	r2, [r3, #8]
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	69fa      	ldr	r2, [r7, #28]
 8004970:	6892      	ldr	r2, [r2, #8]
 8004972:	605a      	str	r2, [r3, #4]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	3304      	adds	r3, #4
 800497c:	429a      	cmp	r2, r3
 800497e:	d103      	bne.n	8004988 <xTaskResumeAll+0xc4>
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	68da      	ldr	r2, [r3, #12]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	605a      	str	r2, [r3, #4]
 8004988:	69fb      	ldr	r3, [r7, #28]
 800498a:	2200      	movs	r2, #0
 800498c:	615a      	str	r2, [r3, #20]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	1e5a      	subs	r2, r3, #1
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8004998:	69fb      	ldr	r3, [r7, #28]
 800499a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800499c:	2201      	movs	r2, #1
 800499e:	409a      	lsls	r2, r3
 80049a0:	4b40      	ldr	r3, [pc, #256]	; (8004aa4 <xTaskResumeAll+0x1e0>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	4a3f      	ldr	r2, [pc, #252]	; (8004aa4 <xTaskResumeAll+0x1e0>)
 80049a8:	6013      	str	r3, [r2, #0]
 80049aa:	69fb      	ldr	r3, [r7, #28]
 80049ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049ae:	493e      	ldr	r1, [pc, #248]	; (8004aa8 <xTaskResumeAll+0x1e4>)
 80049b0:	4613      	mov	r3, r2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	4413      	add	r3, r2
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	440b      	add	r3, r1
 80049ba:	3304      	adds	r3, #4
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	60bb      	str	r3, [r7, #8]
 80049c0:	69fb      	ldr	r3, [r7, #28]
 80049c2:	68ba      	ldr	r2, [r7, #8]
 80049c4:	609a      	str	r2, [r3, #8]
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	689a      	ldr	r2, [r3, #8]
 80049ca:	69fb      	ldr	r3, [r7, #28]
 80049cc:	60da      	str	r2, [r3, #12]
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	69fa      	ldr	r2, [r7, #28]
 80049d4:	3204      	adds	r2, #4
 80049d6:	605a      	str	r2, [r3, #4]
 80049d8:	69fb      	ldr	r3, [r7, #28]
 80049da:	1d1a      	adds	r2, r3, #4
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	609a      	str	r2, [r3, #8]
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049e4:	4613      	mov	r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	4413      	add	r3, r2
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	4a2e      	ldr	r2, [pc, #184]	; (8004aa8 <xTaskResumeAll+0x1e4>)
 80049ee:	441a      	add	r2, r3
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	615a      	str	r2, [r3, #20]
 80049f4:	69fb      	ldr	r3, [r7, #28]
 80049f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80049f8:	492b      	ldr	r1, [pc, #172]	; (8004aa8 <xTaskResumeAll+0x1e4>)
 80049fa:	4613      	mov	r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	4413      	add	r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	440b      	add	r3, r1
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	1c59      	adds	r1, r3, #1
 8004a08:	4827      	ldr	r0, [pc, #156]	; (8004aa8 <xTaskResumeAll+0x1e4>)
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	4413      	add	r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	4403      	add	r3, r0
 8004a14:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a1a:	4b24      	ldr	r3, [pc, #144]	; (8004aac <xTaskResumeAll+0x1e8>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d302      	bcc.n	8004a2a <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 8004a24:	4b22      	ldr	r3, [pc, #136]	; (8004ab0 <xTaskResumeAll+0x1ec>)
 8004a26:	2201      	movs	r2, #1
 8004a28:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a2a:	4b1d      	ldr	r3, [pc, #116]	; (8004aa0 <xTaskResumeAll+0x1dc>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	f47f af70 	bne.w	8004914 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d001      	beq.n	8004a3e <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8004a3a:	f000 fc0f 	bl	800525c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004a3e:	4b1d      	ldr	r3, [pc, #116]	; (8004ab4 <xTaskResumeAll+0x1f0>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d010      	beq.n	8004a6c <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8004a4a:	f000 f847 	bl	8004adc <xTaskIncrementTick>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d002      	beq.n	8004a5a <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8004a54:	4b16      	ldr	r3, [pc, #88]	; (8004ab0 <xTaskResumeAll+0x1ec>)
 8004a56:	2201      	movs	r2, #1
 8004a58:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1f1      	bne.n	8004a4a <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 8004a66:	4b13      	ldr	r3, [pc, #76]	; (8004ab4 <xTaskResumeAll+0x1f0>)
 8004a68:	2200      	movs	r2, #0
 8004a6a:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8004a6c:	4b10      	ldr	r3, [pc, #64]	; (8004ab0 <xTaskResumeAll+0x1ec>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d009      	beq.n	8004a88 <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8004a74:	2301      	movs	r3, #1
 8004a76:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8004a78:	4b0f      	ldr	r3, [pc, #60]	; (8004ab8 <xTaskResumeAll+0x1f4>)
 8004a7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a7e:	601a      	str	r2, [r3, #0]
 8004a80:	f3bf 8f4f 	dsb	sy
 8004a84:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8004a88:	f001 f876 	bl	8005b78 <vPortExitCritical>

    return xAlreadyYielded;
 8004a8c:	69bb      	ldr	r3, [r7, #24]
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3720      	adds	r7, #32
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	2000021c 	.word	0x2000021c
 8004a9c:	200001f4 	.word	0x200001f4
 8004aa0:	200001b4 	.word	0x200001b4
 8004aa4:	200001fc 	.word	0x200001fc
 8004aa8:	20000120 	.word	0x20000120
 8004aac:	2000011c 	.word	0x2000011c
 8004ab0:	20000208 	.word	0x20000208
 8004ab4:	20000204 	.word	0x20000204
 8004ab8:	e000ed04 	.word	0xe000ed04

08004abc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8004ac2:	4b05      	ldr	r3, [pc, #20]	; (8004ad8 <xTaskGetTickCount+0x1c>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8004ac8:	687b      	ldr	r3, [r7, #4]
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	370c      	adds	r7, #12
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	200001f8 	.word	0x200001f8

08004adc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b08a      	sub	sp, #40	; 0x28
 8004ae0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ae6:	4b7d      	ldr	r3, [pc, #500]	; (8004cdc <xTaskIncrementTick+0x200>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	f040 80ec 	bne.w	8004cc8 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004af0:	4b7b      	ldr	r3, [pc, #492]	; (8004ce0 <xTaskIncrementTick+0x204>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	3301      	adds	r3, #1
 8004af6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004af8:	4a79      	ldr	r2, [pc, #484]	; (8004ce0 <xTaskIncrementTick+0x204>)
 8004afa:	6a3b      	ldr	r3, [r7, #32]
 8004afc:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004afe:	6a3b      	ldr	r3, [r7, #32]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d120      	bne.n	8004b46 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8004b04:	4b77      	ldr	r3, [pc, #476]	; (8004ce4 <xTaskIncrementTick+0x208>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d00a      	beq.n	8004b24 <xTaskIncrementTick+0x48>
        __asm volatile
 8004b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b12:	f383 8811 	msr	BASEPRI, r3
 8004b16:	f3bf 8f6f 	isb	sy
 8004b1a:	f3bf 8f4f 	dsb	sy
 8004b1e:	607b      	str	r3, [r7, #4]
    }
 8004b20:	bf00      	nop
 8004b22:	e7fe      	b.n	8004b22 <xTaskIncrementTick+0x46>
 8004b24:	4b6f      	ldr	r3, [pc, #444]	; (8004ce4 <xTaskIncrementTick+0x208>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	61fb      	str	r3, [r7, #28]
 8004b2a:	4b6f      	ldr	r3, [pc, #444]	; (8004ce8 <xTaskIncrementTick+0x20c>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a6d      	ldr	r2, [pc, #436]	; (8004ce4 <xTaskIncrementTick+0x208>)
 8004b30:	6013      	str	r3, [r2, #0]
 8004b32:	4a6d      	ldr	r2, [pc, #436]	; (8004ce8 <xTaskIncrementTick+0x20c>)
 8004b34:	69fb      	ldr	r3, [r7, #28]
 8004b36:	6013      	str	r3, [r2, #0]
 8004b38:	4b6c      	ldr	r3, [pc, #432]	; (8004cec <xTaskIncrementTick+0x210>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	3301      	adds	r3, #1
 8004b3e:	4a6b      	ldr	r2, [pc, #428]	; (8004cec <xTaskIncrementTick+0x210>)
 8004b40:	6013      	str	r3, [r2, #0]
 8004b42:	f000 fb8b 	bl	800525c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8004b46:	4b6a      	ldr	r3, [pc, #424]	; (8004cf0 <xTaskIncrementTick+0x214>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	6a3a      	ldr	r2, [r7, #32]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	f0c0 80a6 	bcc.w	8004c9e <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b52:	4b64      	ldr	r3, [pc, #400]	; (8004ce4 <xTaskIncrementTick+0x208>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d104      	bne.n	8004b66 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b5c:	4b64      	ldr	r3, [pc, #400]	; (8004cf0 <xTaskIncrementTick+0x214>)
 8004b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b62:	601a      	str	r2, [r3, #0]
                    break;
 8004b64:	e09b      	b.n	8004c9e <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b66:	4b5f      	ldr	r3, [pc, #380]	; (8004ce4 <xTaskIncrementTick+0x208>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004b70:	69bb      	ldr	r3, [r7, #24]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8004b76:	6a3a      	ldr	r2, [r7, #32]
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d203      	bcs.n	8004b86 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8004b7e:	4a5c      	ldr	r2, [pc, #368]	; (8004cf0 <xTaskIncrementTick+0x214>)
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8004b84:	e08b      	b.n	8004c9e <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8004b86:	69bb      	ldr	r3, [r7, #24]
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	613b      	str	r3, [r7, #16]
 8004b8c:	69bb      	ldr	r3, [r7, #24]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	69ba      	ldr	r2, [r7, #24]
 8004b92:	68d2      	ldr	r2, [r2, #12]
 8004b94:	609a      	str	r2, [r3, #8]
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	68db      	ldr	r3, [r3, #12]
 8004b9a:	69ba      	ldr	r2, [r7, #24]
 8004b9c:	6892      	ldr	r2, [r2, #8]
 8004b9e:	605a      	str	r2, [r3, #4]
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	685a      	ldr	r2, [r3, #4]
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	3304      	adds	r3, #4
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d103      	bne.n	8004bb4 <xTaskIncrementTick+0xd8>
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	68da      	ldr	r2, [r3, #12]
 8004bb0:	693b      	ldr	r3, [r7, #16]
 8004bb2:	605a      	str	r2, [r3, #4]
 8004bb4:	69bb      	ldr	r3, [r7, #24]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	615a      	str	r2, [r3, #20]
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	1e5a      	subs	r2, r3, #1
 8004bc0:	693b      	ldr	r3, [r7, #16]
 8004bc2:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004bc4:	69bb      	ldr	r3, [r7, #24]
 8004bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d01e      	beq.n	8004c0a <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8004bcc:	69bb      	ldr	r3, [r7, #24]
 8004bce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd0:	60fb      	str	r3, [r7, #12]
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	69ba      	ldr	r2, [r7, #24]
 8004bd8:	6a12      	ldr	r2, [r2, #32]
 8004bda:	609a      	str	r2, [r3, #8]
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	6a1b      	ldr	r3, [r3, #32]
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	69d2      	ldr	r2, [r2, #28]
 8004be4:	605a      	str	r2, [r3, #4]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	685a      	ldr	r2, [r3, #4]
 8004bea:	69bb      	ldr	r3, [r7, #24]
 8004bec:	3318      	adds	r3, #24
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d103      	bne.n	8004bfa <xTaskIncrementTick+0x11e>
 8004bf2:	69bb      	ldr	r3, [r7, #24]
 8004bf4:	6a1a      	ldr	r2, [r3, #32]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	605a      	str	r2, [r3, #4]
 8004bfa:	69bb      	ldr	r3, [r7, #24]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	629a      	str	r2, [r3, #40]	; 0x28
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	1e5a      	subs	r2, r3, #1
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c0e:	2201      	movs	r2, #1
 8004c10:	409a      	lsls	r2, r3
 8004c12:	4b38      	ldr	r3, [pc, #224]	; (8004cf4 <xTaskIncrementTick+0x218>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	4a36      	ldr	r2, [pc, #216]	; (8004cf4 <xTaskIncrementTick+0x218>)
 8004c1a:	6013      	str	r3, [r2, #0]
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c20:	4935      	ldr	r1, [pc, #212]	; (8004cf8 <xTaskIncrementTick+0x21c>)
 8004c22:	4613      	mov	r3, r2
 8004c24:	009b      	lsls	r3, r3, #2
 8004c26:	4413      	add	r3, r2
 8004c28:	009b      	lsls	r3, r3, #2
 8004c2a:	440b      	add	r3, r1
 8004c2c:	3304      	adds	r3, #4
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	60bb      	str	r3, [r7, #8]
 8004c32:	69bb      	ldr	r3, [r7, #24]
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	609a      	str	r2, [r3, #8]
 8004c38:	68bb      	ldr	r3, [r7, #8]
 8004c3a:	689a      	ldr	r2, [r3, #8]
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	60da      	str	r2, [r3, #12]
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	69ba      	ldr	r2, [r7, #24]
 8004c46:	3204      	adds	r2, #4
 8004c48:	605a      	str	r2, [r3, #4]
 8004c4a:	69bb      	ldr	r3, [r7, #24]
 8004c4c:	1d1a      	adds	r2, r3, #4
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	609a      	str	r2, [r3, #8]
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c56:	4613      	mov	r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	4413      	add	r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	4a26      	ldr	r2, [pc, #152]	; (8004cf8 <xTaskIncrementTick+0x21c>)
 8004c60:	441a      	add	r2, r3
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	615a      	str	r2, [r3, #20]
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c6a:	4923      	ldr	r1, [pc, #140]	; (8004cf8 <xTaskIncrementTick+0x21c>)
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	4413      	add	r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	440b      	add	r3, r1
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	1c59      	adds	r1, r3, #1
 8004c7a:	481f      	ldr	r0, [pc, #124]	; (8004cf8 <xTaskIncrementTick+0x21c>)
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4413      	add	r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	4403      	add	r3, r0
 8004c86:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c8c:	4b1b      	ldr	r3, [pc, #108]	; (8004cfc <xTaskIncrementTick+0x220>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c92:	429a      	cmp	r2, r3
 8004c94:	f67f af5d 	bls.w	8004b52 <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 8004c98:	2301      	movs	r3, #1
 8004c9a:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c9c:	e759      	b.n	8004b52 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004c9e:	4b17      	ldr	r3, [pc, #92]	; (8004cfc <xTaskIncrementTick+0x220>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ca4:	4914      	ldr	r1, [pc, #80]	; (8004cf8 <xTaskIncrementTick+0x21c>)
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4413      	add	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	440b      	add	r3, r1
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d901      	bls.n	8004cba <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8004cba:	4b11      	ldr	r3, [pc, #68]	; (8004d00 <xTaskIncrementTick+0x224>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d007      	beq.n	8004cd2 <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	627b      	str	r3, [r7, #36]	; 0x24
 8004cc6:	e004      	b.n	8004cd2 <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8004cc8:	4b0e      	ldr	r3, [pc, #56]	; (8004d04 <xTaskIncrementTick+0x228>)
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	3301      	adds	r3, #1
 8004cce:	4a0d      	ldr	r2, [pc, #52]	; (8004d04 <xTaskIncrementTick+0x228>)
 8004cd0:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8004cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3728      	adds	r7, #40	; 0x28
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	2000021c 	.word	0x2000021c
 8004ce0:	200001f8 	.word	0x200001f8
 8004ce4:	200001ac 	.word	0x200001ac
 8004ce8:	200001b0 	.word	0x200001b0
 8004cec:	2000020c 	.word	0x2000020c
 8004cf0:	20000214 	.word	0x20000214
 8004cf4:	200001fc 	.word	0x200001fc
 8004cf8:	20000120 	.word	0x20000120
 8004cfc:	2000011c 	.word	0x2000011c
 8004d00:	20000208 	.word	0x20000208
 8004d04:	20000204 	.word	0x20000204

08004d08 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b087      	sub	sp, #28
 8004d0c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004d0e:	4b27      	ldr	r3, [pc, #156]	; (8004dac <vTaskSwitchContext+0xa4>)
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d003      	beq.n	8004d1e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8004d16:	4b26      	ldr	r3, [pc, #152]	; (8004db0 <vTaskSwitchContext+0xa8>)
 8004d18:	2201      	movs	r2, #1
 8004d1a:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8004d1c:	e03f      	b.n	8004d9e <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8004d1e:	4b24      	ldr	r3, [pc, #144]	; (8004db0 <vTaskSwitchContext+0xa8>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004d24:	4b23      	ldr	r3, [pc, #140]	; (8004db4 <vTaskSwitchContext+0xac>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	fab3 f383 	clz	r3, r3
 8004d30:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8004d32:	7afb      	ldrb	r3, [r7, #11]
 8004d34:	f1c3 031f 	rsb	r3, r3, #31
 8004d38:	617b      	str	r3, [r7, #20]
 8004d3a:	491f      	ldr	r1, [pc, #124]	; (8004db8 <vTaskSwitchContext+0xb0>)
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	4413      	add	r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	440b      	add	r3, r1
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d10a      	bne.n	8004d64 <vTaskSwitchContext+0x5c>
        __asm volatile
 8004d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d52:	f383 8811 	msr	BASEPRI, r3
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	f3bf 8f4f 	dsb	sy
 8004d5e:	607b      	str	r3, [r7, #4]
    }
 8004d60:	bf00      	nop
 8004d62:	e7fe      	b.n	8004d62 <vTaskSwitchContext+0x5a>
 8004d64:	697a      	ldr	r2, [r7, #20]
 8004d66:	4613      	mov	r3, r2
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	4413      	add	r3, r2
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	4a12      	ldr	r2, [pc, #72]	; (8004db8 <vTaskSwitchContext+0xb0>)
 8004d70:	4413      	add	r3, r2
 8004d72:	613b      	str	r3, [r7, #16]
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	685a      	ldr	r2, [r3, #4]
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	605a      	str	r2, [r3, #4]
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	685a      	ldr	r2, [r3, #4]
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	3308      	adds	r3, #8
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d104      	bne.n	8004d94 <vTaskSwitchContext+0x8c>
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	685a      	ldr	r2, [r3, #4]
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	605a      	str	r2, [r3, #4]
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	4a08      	ldr	r2, [pc, #32]	; (8004dbc <vTaskSwitchContext+0xb4>)
 8004d9c:	6013      	str	r3, [r2, #0]
}
 8004d9e:	bf00      	nop
 8004da0:	371c      	adds	r7, #28
 8004da2:	46bd      	mov	sp, r7
 8004da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	2000021c 	.word	0x2000021c
 8004db0:	20000208 	.word	0x20000208
 8004db4:	200001fc 	.word	0x200001fc
 8004db8:	20000120 	.word	0x20000120
 8004dbc:	2000011c 	.word	0x2000011c

08004dc0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b084      	sub	sp, #16
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d10a      	bne.n	8004de6 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8004dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd4:	f383 8811 	msr	BASEPRI, r3
 8004dd8:	f3bf 8f6f 	isb	sy
 8004ddc:	f3bf 8f4f 	dsb	sy
 8004de0:	60fb      	str	r3, [r7, #12]
    }
 8004de2:	bf00      	nop
 8004de4:	e7fe      	b.n	8004de4 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004de6:	4b07      	ldr	r3, [pc, #28]	; (8004e04 <vTaskPlaceOnEventList+0x44>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	3318      	adds	r3, #24
 8004dec:	4619      	mov	r1, r3
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f7ff f873 	bl	8003eda <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004df4:	2101      	movs	r1, #1
 8004df6:	6838      	ldr	r0, [r7, #0]
 8004df8:	f000 fa6a 	bl	80052d0 <prvAddCurrentTaskToDelayedList>
}
 8004dfc:	bf00      	nop
 8004dfe:	3710      	adds	r7, #16
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	2000011c 	.word	0x2000011c

08004e08 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d10a      	bne.n	8004e30 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8004e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e1e:	f383 8811 	msr	BASEPRI, r3
 8004e22:	f3bf 8f6f 	isb	sy
 8004e26:	f3bf 8f4f 	dsb	sy
 8004e2a:	613b      	str	r3, [r7, #16]
    }
 8004e2c:	bf00      	nop
 8004e2e:	e7fe      	b.n	8004e2e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	617b      	str	r3, [r7, #20]
 8004e36:	4b16      	ldr	r3, [pc, #88]	; (8004e90 <vTaskPlaceOnEventListRestricted+0x88>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	697a      	ldr	r2, [r7, #20]
 8004e3c:	61da      	str	r2, [r3, #28]
 8004e3e:	4b14      	ldr	r3, [pc, #80]	; (8004e90 <vTaskPlaceOnEventListRestricted+0x88>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	697a      	ldr	r2, [r7, #20]
 8004e44:	6892      	ldr	r2, [r2, #8]
 8004e46:	621a      	str	r2, [r3, #32]
 8004e48:	4b11      	ldr	r3, [pc, #68]	; (8004e90 <vTaskPlaceOnEventListRestricted+0x88>)
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	3218      	adds	r2, #24
 8004e52:	605a      	str	r2, [r3, #4]
 8004e54:	4b0e      	ldr	r3, [pc, #56]	; (8004e90 <vTaskPlaceOnEventListRestricted+0x88>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f103 0218 	add.w	r2, r3, #24
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	609a      	str	r2, [r3, #8]
 8004e60:	4b0b      	ldr	r3, [pc, #44]	; (8004e90 <vTaskPlaceOnEventListRestricted+0x88>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	68fa      	ldr	r2, [r7, #12]
 8004e66:	629a      	str	r2, [r3, #40]	; 0x28
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	1c5a      	adds	r2, r3, #1
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d002      	beq.n	8004e7e <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8004e78:	f04f 33ff 	mov.w	r3, #4294967295
 8004e7c:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004e7e:	6879      	ldr	r1, [r7, #4]
 8004e80:	68b8      	ldr	r0, [r7, #8]
 8004e82:	f000 fa25 	bl	80052d0 <prvAddCurrentTaskToDelayedList>
    }
 8004e86:	bf00      	nop
 8004e88:	3718      	adds	r7, #24
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	2000011c 	.word	0x2000011c

08004e94 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004e94:	b480      	push	{r7}
 8004e96:	b08b      	sub	sp, #44	; 0x2c
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	68db      	ldr	r3, [r3, #12]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8004ea4:	6a3b      	ldr	r3, [r7, #32]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d10a      	bne.n	8004ec0 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8004eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eae:	f383 8811 	msr	BASEPRI, r3
 8004eb2:	f3bf 8f6f 	isb	sy
 8004eb6:	f3bf 8f4f 	dsb	sy
 8004eba:	60fb      	str	r3, [r7, #12]
    }
 8004ebc:	bf00      	nop
 8004ebe:	e7fe      	b.n	8004ebe <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8004ec0:	6a3b      	ldr	r3, [r7, #32]
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec4:	61fb      	str	r3, [r7, #28]
 8004ec6:	6a3b      	ldr	r3, [r7, #32]
 8004ec8:	69db      	ldr	r3, [r3, #28]
 8004eca:	6a3a      	ldr	r2, [r7, #32]
 8004ecc:	6a12      	ldr	r2, [r2, #32]
 8004ece:	609a      	str	r2, [r3, #8]
 8004ed0:	6a3b      	ldr	r3, [r7, #32]
 8004ed2:	6a1b      	ldr	r3, [r3, #32]
 8004ed4:	6a3a      	ldr	r2, [r7, #32]
 8004ed6:	69d2      	ldr	r2, [r2, #28]
 8004ed8:	605a      	str	r2, [r3, #4]
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	685a      	ldr	r2, [r3, #4]
 8004ede:	6a3b      	ldr	r3, [r7, #32]
 8004ee0:	3318      	adds	r3, #24
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d103      	bne.n	8004eee <xTaskRemoveFromEventList+0x5a>
 8004ee6:	6a3b      	ldr	r3, [r7, #32]
 8004ee8:	6a1a      	ldr	r2, [r3, #32]
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	605a      	str	r2, [r3, #4]
 8004eee:	6a3b      	ldr	r3, [r7, #32]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	629a      	str	r2, [r3, #40]	; 0x28
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	1e5a      	subs	r2, r3, #1
 8004efa:	69fb      	ldr	r3, [r7, #28]
 8004efc:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004efe:	4b4a      	ldr	r3, [pc, #296]	; (8005028 <xTaskRemoveFromEventList+0x194>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d15e      	bne.n	8004fc4 <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004f06:	6a3b      	ldr	r3, [r7, #32]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	617b      	str	r3, [r7, #20]
 8004f0c:	6a3b      	ldr	r3, [r7, #32]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	6a3a      	ldr	r2, [r7, #32]
 8004f12:	68d2      	ldr	r2, [r2, #12]
 8004f14:	609a      	str	r2, [r3, #8]
 8004f16:	6a3b      	ldr	r3, [r7, #32]
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	6a3a      	ldr	r2, [r7, #32]
 8004f1c:	6892      	ldr	r2, [r2, #8]
 8004f1e:	605a      	str	r2, [r3, #4]
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	6a3b      	ldr	r3, [r7, #32]
 8004f26:	3304      	adds	r3, #4
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d103      	bne.n	8004f34 <xTaskRemoveFromEventList+0xa0>
 8004f2c:	6a3b      	ldr	r3, [r7, #32]
 8004f2e:	68da      	ldr	r2, [r3, #12]
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	605a      	str	r2, [r3, #4]
 8004f34:	6a3b      	ldr	r3, [r7, #32]
 8004f36:	2200      	movs	r2, #0
 8004f38:	615a      	str	r2, [r3, #20]
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	1e5a      	subs	r2, r3, #1
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004f44:	6a3b      	ldr	r3, [r7, #32]
 8004f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f48:	2201      	movs	r2, #1
 8004f4a:	409a      	lsls	r2, r3
 8004f4c:	4b37      	ldr	r3, [pc, #220]	; (800502c <xTaskRemoveFromEventList+0x198>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	4a36      	ldr	r2, [pc, #216]	; (800502c <xTaskRemoveFromEventList+0x198>)
 8004f54:	6013      	str	r3, [r2, #0]
 8004f56:	6a3b      	ldr	r3, [r7, #32]
 8004f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f5a:	4935      	ldr	r1, [pc, #212]	; (8005030 <xTaskRemoveFromEventList+0x19c>)
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	009b      	lsls	r3, r3, #2
 8004f60:	4413      	add	r3, r2
 8004f62:	009b      	lsls	r3, r3, #2
 8004f64:	440b      	add	r3, r1
 8004f66:	3304      	adds	r3, #4
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	613b      	str	r3, [r7, #16]
 8004f6c:	6a3b      	ldr	r3, [r7, #32]
 8004f6e:	693a      	ldr	r2, [r7, #16]
 8004f70:	609a      	str	r2, [r3, #8]
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	689a      	ldr	r2, [r3, #8]
 8004f76:	6a3b      	ldr	r3, [r7, #32]
 8004f78:	60da      	str	r2, [r3, #12]
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	689b      	ldr	r3, [r3, #8]
 8004f7e:	6a3a      	ldr	r2, [r7, #32]
 8004f80:	3204      	adds	r2, #4
 8004f82:	605a      	str	r2, [r3, #4]
 8004f84:	6a3b      	ldr	r3, [r7, #32]
 8004f86:	1d1a      	adds	r2, r3, #4
 8004f88:	693b      	ldr	r3, [r7, #16]
 8004f8a:	609a      	str	r2, [r3, #8]
 8004f8c:	6a3b      	ldr	r3, [r7, #32]
 8004f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f90:	4613      	mov	r3, r2
 8004f92:	009b      	lsls	r3, r3, #2
 8004f94:	4413      	add	r3, r2
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	4a25      	ldr	r2, [pc, #148]	; (8005030 <xTaskRemoveFromEventList+0x19c>)
 8004f9a:	441a      	add	r2, r3
 8004f9c:	6a3b      	ldr	r3, [r7, #32]
 8004f9e:	615a      	str	r2, [r3, #20]
 8004fa0:	6a3b      	ldr	r3, [r7, #32]
 8004fa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fa4:	4922      	ldr	r1, [pc, #136]	; (8005030 <xTaskRemoveFromEventList+0x19c>)
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	4413      	add	r3, r2
 8004fac:	009b      	lsls	r3, r3, #2
 8004fae:	440b      	add	r3, r1
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	1c59      	adds	r1, r3, #1
 8004fb4:	481e      	ldr	r0, [pc, #120]	; (8005030 <xTaskRemoveFromEventList+0x19c>)
 8004fb6:	4613      	mov	r3, r2
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	4413      	add	r3, r2
 8004fbc:	009b      	lsls	r3, r3, #2
 8004fbe:	4403      	add	r3, r0
 8004fc0:	6019      	str	r1, [r3, #0]
 8004fc2:	e01b      	b.n	8004ffc <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004fc4:	4b1b      	ldr	r3, [pc, #108]	; (8005034 <xTaskRemoveFromEventList+0x1a0>)
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	61bb      	str	r3, [r7, #24]
 8004fca:	6a3b      	ldr	r3, [r7, #32]
 8004fcc:	69ba      	ldr	r2, [r7, #24]
 8004fce:	61da      	str	r2, [r3, #28]
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	689a      	ldr	r2, [r3, #8]
 8004fd4:	6a3b      	ldr	r3, [r7, #32]
 8004fd6:	621a      	str	r2, [r3, #32]
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	6a3a      	ldr	r2, [r7, #32]
 8004fde:	3218      	adds	r2, #24
 8004fe0:	605a      	str	r2, [r3, #4]
 8004fe2:	6a3b      	ldr	r3, [r7, #32]
 8004fe4:	f103 0218 	add.w	r2, r3, #24
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	609a      	str	r2, [r3, #8]
 8004fec:	6a3b      	ldr	r3, [r7, #32]
 8004fee:	4a11      	ldr	r2, [pc, #68]	; (8005034 <xTaskRemoveFromEventList+0x1a0>)
 8004ff0:	629a      	str	r2, [r3, #40]	; 0x28
 8004ff2:	4b10      	ldr	r3, [pc, #64]	; (8005034 <xTaskRemoveFromEventList+0x1a0>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	3301      	adds	r3, #1
 8004ff8:	4a0e      	ldr	r2, [pc, #56]	; (8005034 <xTaskRemoveFromEventList+0x1a0>)
 8004ffa:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004ffc:	6a3b      	ldr	r3, [r7, #32]
 8004ffe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005000:	4b0d      	ldr	r3, [pc, #52]	; (8005038 <xTaskRemoveFromEventList+0x1a4>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005006:	429a      	cmp	r2, r3
 8005008:	d905      	bls.n	8005016 <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800500a:	2301      	movs	r3, #1
 800500c:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800500e:	4b0b      	ldr	r3, [pc, #44]	; (800503c <xTaskRemoveFromEventList+0x1a8>)
 8005010:	2201      	movs	r2, #1
 8005012:	601a      	str	r2, [r3, #0]
 8005014:	e001      	b.n	800501a <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 8005016:	2300      	movs	r3, #0
 8005018:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 800501a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800501c:	4618      	mov	r0, r3
 800501e:	372c      	adds	r7, #44	; 0x2c
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr
 8005028:	2000021c 	.word	0x2000021c
 800502c:	200001fc 	.word	0x200001fc
 8005030:	20000120 	.word	0x20000120
 8005034:	200001b4 	.word	0x200001b4
 8005038:	2000011c 	.word	0x2000011c
 800503c:	20000208 	.word	0x20000208

08005040 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005040:	b480      	push	{r7}
 8005042:	b083      	sub	sp, #12
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005048:	4b06      	ldr	r3, [pc, #24]	; (8005064 <vTaskInternalSetTimeOutState+0x24>)
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8005050:	4b05      	ldr	r3, [pc, #20]	; (8005068 <vTaskInternalSetTimeOutState+0x28>)
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	605a      	str	r2, [r3, #4]
}
 8005058:	bf00      	nop
 800505a:	370c      	adds	r7, #12
 800505c:	46bd      	mov	sp, r7
 800505e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005062:	4770      	bx	lr
 8005064:	2000020c 	.word	0x2000020c
 8005068:	200001f8 	.word	0x200001f8

0800506c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b088      	sub	sp, #32
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d10a      	bne.n	8005092 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 800507c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005080:	f383 8811 	msr	BASEPRI, r3
 8005084:	f3bf 8f6f 	isb	sy
 8005088:	f3bf 8f4f 	dsb	sy
 800508c:	613b      	str	r3, [r7, #16]
    }
 800508e:	bf00      	nop
 8005090:	e7fe      	b.n	8005090 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d10a      	bne.n	80050ae <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8005098:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509c:	f383 8811 	msr	BASEPRI, r3
 80050a0:	f3bf 8f6f 	isb	sy
 80050a4:	f3bf 8f4f 	dsb	sy
 80050a8:	60fb      	str	r3, [r7, #12]
    }
 80050aa:	bf00      	nop
 80050ac:	e7fe      	b.n	80050ac <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80050ae:	f000 fd33 	bl	8005b18 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80050b2:	4b1f      	ldr	r3, [pc, #124]	; (8005130 <xTaskCheckForTimeOut+0xc4>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	69ba      	ldr	r2, [r7, #24]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ca:	d102      	bne.n	80050d2 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80050cc:	2300      	movs	r3, #0
 80050ce:	61fb      	str	r3, [r7, #28]
 80050d0:	e026      	b.n	8005120 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	4b17      	ldr	r3, [pc, #92]	; (8005134 <xTaskCheckForTimeOut+0xc8>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	429a      	cmp	r2, r3
 80050dc:	d00a      	beq.n	80050f4 <xTaskCheckForTimeOut+0x88>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	69ba      	ldr	r2, [r7, #24]
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d305      	bcc.n	80050f4 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80050e8:	2301      	movs	r3, #1
 80050ea:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	2200      	movs	r2, #0
 80050f0:	601a      	str	r2, [r3, #0]
 80050f2:	e015      	b.n	8005120 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	697a      	ldr	r2, [r7, #20]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d20b      	bcs.n	8005116 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	1ad2      	subs	r2, r2, r3
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f7ff ff98 	bl	8005040 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8005110:	2300      	movs	r3, #0
 8005112:	61fb      	str	r3, [r7, #28]
 8005114:	e004      	b.n	8005120 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	2200      	movs	r2, #0
 800511a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800511c:	2301      	movs	r3, #1
 800511e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8005120:	f000 fd2a 	bl	8005b78 <vPortExitCritical>

    return xReturn;
 8005124:	69fb      	ldr	r3, [r7, #28]
}
 8005126:	4618      	mov	r0, r3
 8005128:	3720      	adds	r7, #32
 800512a:	46bd      	mov	sp, r7
 800512c:	bd80      	pop	{r7, pc}
 800512e:	bf00      	nop
 8005130:	200001f8 	.word	0x200001f8
 8005134:	2000020c 	.word	0x2000020c

08005138 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005138:	b480      	push	{r7}
 800513a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800513c:	4b03      	ldr	r3, [pc, #12]	; (800514c <vTaskMissedYield+0x14>)
 800513e:	2201      	movs	r2, #1
 8005140:	601a      	str	r2, [r3, #0]
}
 8005142:	bf00      	nop
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr
 800514c:	20000208 	.word	0x20000208

08005150 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b082      	sub	sp, #8
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8005158:	f000 f842 	bl	80051e0 <prvCheckTasksWaitingTermination>
 800515c:	e7fc      	b.n	8005158 <prvIdleTask+0x8>
	...

08005160 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b082      	sub	sp, #8
 8005164:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005166:	2300      	movs	r3, #0
 8005168:	607b      	str	r3, [r7, #4]
 800516a:	e00c      	b.n	8005186 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800516c:	687a      	ldr	r2, [r7, #4]
 800516e:	4613      	mov	r3, r2
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	4413      	add	r3, r2
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	4a12      	ldr	r2, [pc, #72]	; (80051c0 <prvInitialiseTaskLists+0x60>)
 8005178:	4413      	add	r3, r2
 800517a:	4618      	mov	r0, r3
 800517c:	f7fe fe80 	bl	8003e80 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	3301      	adds	r3, #1
 8005184:	607b      	str	r3, [r7, #4]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2b04      	cmp	r3, #4
 800518a:	d9ef      	bls.n	800516c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800518c:	480d      	ldr	r0, [pc, #52]	; (80051c4 <prvInitialiseTaskLists+0x64>)
 800518e:	f7fe fe77 	bl	8003e80 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8005192:	480d      	ldr	r0, [pc, #52]	; (80051c8 <prvInitialiseTaskLists+0x68>)
 8005194:	f7fe fe74 	bl	8003e80 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8005198:	480c      	ldr	r0, [pc, #48]	; (80051cc <prvInitialiseTaskLists+0x6c>)
 800519a:	f7fe fe71 	bl	8003e80 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800519e:	480c      	ldr	r0, [pc, #48]	; (80051d0 <prvInitialiseTaskLists+0x70>)
 80051a0:	f7fe fe6e 	bl	8003e80 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80051a4:	480b      	ldr	r0, [pc, #44]	; (80051d4 <prvInitialiseTaskLists+0x74>)
 80051a6:	f7fe fe6b 	bl	8003e80 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80051aa:	4b0b      	ldr	r3, [pc, #44]	; (80051d8 <prvInitialiseTaskLists+0x78>)
 80051ac:	4a05      	ldr	r2, [pc, #20]	; (80051c4 <prvInitialiseTaskLists+0x64>)
 80051ae:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80051b0:	4b0a      	ldr	r3, [pc, #40]	; (80051dc <prvInitialiseTaskLists+0x7c>)
 80051b2:	4a05      	ldr	r2, [pc, #20]	; (80051c8 <prvInitialiseTaskLists+0x68>)
 80051b4:	601a      	str	r2, [r3, #0]
}
 80051b6:	bf00      	nop
 80051b8:	3708      	adds	r7, #8
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	20000120 	.word	0x20000120
 80051c4:	20000184 	.word	0x20000184
 80051c8:	20000198 	.word	0x20000198
 80051cc:	200001b4 	.word	0x200001b4
 80051d0:	200001c8 	.word	0x200001c8
 80051d4:	200001e0 	.word	0x200001e0
 80051d8:	200001ac 	.word	0x200001ac
 80051dc:	200001b0 	.word	0x200001b0

080051e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80051e6:	e019      	b.n	800521c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 80051e8:	f000 fc96 	bl	8005b18 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80051ec:	4b10      	ldr	r3, [pc, #64]	; (8005230 <prvCheckTasksWaitingTermination+0x50>)
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	68db      	ldr	r3, [r3, #12]
 80051f2:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	3304      	adds	r3, #4
 80051f8:	4618      	mov	r0, r3
 80051fa:	f7fe fea7 	bl	8003f4c <uxListRemove>
                --uxCurrentNumberOfTasks;
 80051fe:	4b0d      	ldr	r3, [pc, #52]	; (8005234 <prvCheckTasksWaitingTermination+0x54>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	3b01      	subs	r3, #1
 8005204:	4a0b      	ldr	r2, [pc, #44]	; (8005234 <prvCheckTasksWaitingTermination+0x54>)
 8005206:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8005208:	4b0b      	ldr	r3, [pc, #44]	; (8005238 <prvCheckTasksWaitingTermination+0x58>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	3b01      	subs	r3, #1
 800520e:	4a0a      	ldr	r2, [pc, #40]	; (8005238 <prvCheckTasksWaitingTermination+0x58>)
 8005210:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8005212:	f000 fcb1 	bl	8005b78 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8005216:	6878      	ldr	r0, [r7, #4]
 8005218:	f000 f810 	bl	800523c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800521c:	4b06      	ldr	r3, [pc, #24]	; (8005238 <prvCheckTasksWaitingTermination+0x58>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d1e1      	bne.n	80051e8 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8005224:	bf00      	nop
 8005226:	bf00      	nop
 8005228:	3708      	adds	r7, #8
 800522a:	46bd      	mov	sp, r7
 800522c:	bd80      	pop	{r7, pc}
 800522e:	bf00      	nop
 8005230:	200001c8 	.word	0x200001c8
 8005234:	200001f4 	.word	0x200001f4
 8005238:	200001dc 	.word	0x200001dc

0800523c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005248:	4618      	mov	r0, r3
 800524a:	f000 fe01 	bl	8005e50 <vPortFree>
            vPortFree( pxTCB );
 800524e:	6878      	ldr	r0, [r7, #4]
 8005250:	f000 fdfe 	bl	8005e50 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8005254:	bf00      	nop
 8005256:	3708      	adds	r7, #8
 8005258:	46bd      	mov	sp, r7
 800525a:	bd80      	pop	{r7, pc}

0800525c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800525c:	b480      	push	{r7}
 800525e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005260:	4b0a      	ldr	r3, [pc, #40]	; (800528c <prvResetNextTaskUnblockTime+0x30>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d104      	bne.n	8005274 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800526a:	4b09      	ldr	r3, [pc, #36]	; (8005290 <prvResetNextTaskUnblockTime+0x34>)
 800526c:	f04f 32ff 	mov.w	r2, #4294967295
 8005270:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8005272:	e005      	b.n	8005280 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005274:	4b05      	ldr	r3, [pc, #20]	; (800528c <prvResetNextTaskUnblockTime+0x30>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a04      	ldr	r2, [pc, #16]	; (8005290 <prvResetNextTaskUnblockTime+0x34>)
 800527e:	6013      	str	r3, [r2, #0]
}
 8005280:	bf00      	nop
 8005282:	46bd      	mov	sp, r7
 8005284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005288:	4770      	bx	lr
 800528a:	bf00      	nop
 800528c:	200001ac 	.word	0x200001ac
 8005290:	20000214 	.word	0x20000214

08005294 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8005294:	b480      	push	{r7}
 8005296:	b083      	sub	sp, #12
 8005298:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800529a:	4b0b      	ldr	r3, [pc, #44]	; (80052c8 <xTaskGetSchedulerState+0x34>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d102      	bne.n	80052a8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80052a2:	2301      	movs	r3, #1
 80052a4:	607b      	str	r3, [r7, #4]
 80052a6:	e008      	b.n	80052ba <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052a8:	4b08      	ldr	r3, [pc, #32]	; (80052cc <xTaskGetSchedulerState+0x38>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d102      	bne.n	80052b6 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80052b0:	2302      	movs	r3, #2
 80052b2:	607b      	str	r3, [r7, #4]
 80052b4:	e001      	b.n	80052ba <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80052b6:	2300      	movs	r3, #0
 80052b8:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80052ba:	687b      	ldr	r3, [r7, #4]
    }
 80052bc:	4618      	mov	r0, r3
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr
 80052c8:	20000200 	.word	0x20000200
 80052cc:	2000021c 	.word	0x2000021c

080052d0 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b086      	sub	sp, #24
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80052da:	4b36      	ldr	r3, [pc, #216]	; (80053b4 <prvAddCurrentTaskToDelayedList+0xe4>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80052e0:	4b35      	ldr	r3, [pc, #212]	; (80053b8 <prvAddCurrentTaskToDelayedList+0xe8>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	3304      	adds	r3, #4
 80052e6:	4618      	mov	r0, r3
 80052e8:	f7fe fe30 	bl	8003f4c <uxListRemove>
 80052ec:	4603      	mov	r3, r0
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d10b      	bne.n	800530a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80052f2:	4b31      	ldr	r3, [pc, #196]	; (80053b8 <prvAddCurrentTaskToDelayedList+0xe8>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f8:	2201      	movs	r2, #1
 80052fa:	fa02 f303 	lsl.w	r3, r2, r3
 80052fe:	43da      	mvns	r2, r3
 8005300:	4b2e      	ldr	r3, [pc, #184]	; (80053bc <prvAddCurrentTaskToDelayedList+0xec>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4013      	ands	r3, r2
 8005306:	4a2d      	ldr	r2, [pc, #180]	; (80053bc <prvAddCurrentTaskToDelayedList+0xec>)
 8005308:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005310:	d124      	bne.n	800535c <prvAddCurrentTaskToDelayedList+0x8c>
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d021      	beq.n	800535c <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005318:	4b29      	ldr	r3, [pc, #164]	; (80053c0 <prvAddCurrentTaskToDelayedList+0xf0>)
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	613b      	str	r3, [r7, #16]
 800531e:	4b26      	ldr	r3, [pc, #152]	; (80053b8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	609a      	str	r2, [r3, #8]
 8005326:	4b24      	ldr	r3, [pc, #144]	; (80053b8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	693a      	ldr	r2, [r7, #16]
 800532c:	6892      	ldr	r2, [r2, #8]
 800532e:	60da      	str	r2, [r3, #12]
 8005330:	4b21      	ldr	r3, [pc, #132]	; (80053b8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005332:	681a      	ldr	r2, [r3, #0]
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	3204      	adds	r2, #4
 800533a:	605a      	str	r2, [r3, #4]
 800533c:	4b1e      	ldr	r3, [pc, #120]	; (80053b8 <prvAddCurrentTaskToDelayedList+0xe8>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	1d1a      	adds	r2, r3, #4
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	609a      	str	r2, [r3, #8]
 8005346:	4b1c      	ldr	r3, [pc, #112]	; (80053b8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a1d      	ldr	r2, [pc, #116]	; (80053c0 <prvAddCurrentTaskToDelayedList+0xf0>)
 800534c:	615a      	str	r2, [r3, #20]
 800534e:	4b1c      	ldr	r3, [pc, #112]	; (80053c0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	3301      	adds	r3, #1
 8005354:	4a1a      	ldr	r2, [pc, #104]	; (80053c0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8005356:	6013      	str	r3, [r2, #0]
 8005358:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800535a:	e026      	b.n	80053aa <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	4413      	add	r3, r2
 8005362:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005364:	4b14      	ldr	r3, [pc, #80]	; (80053b8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800536c:	68fa      	ldr	r2, [r7, #12]
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	429a      	cmp	r2, r3
 8005372:	d209      	bcs.n	8005388 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005374:	4b13      	ldr	r3, [pc, #76]	; (80053c4 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	4b0f      	ldr	r3, [pc, #60]	; (80053b8 <prvAddCurrentTaskToDelayedList+0xe8>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	3304      	adds	r3, #4
 800537e:	4619      	mov	r1, r3
 8005380:	4610      	mov	r0, r2
 8005382:	f7fe fdaa 	bl	8003eda <vListInsert>
}
 8005386:	e010      	b.n	80053aa <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005388:	4b0f      	ldr	r3, [pc, #60]	; (80053c8 <prvAddCurrentTaskToDelayedList+0xf8>)
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	4b0a      	ldr	r3, [pc, #40]	; (80053b8 <prvAddCurrentTaskToDelayedList+0xe8>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3304      	adds	r3, #4
 8005392:	4619      	mov	r1, r3
 8005394:	4610      	mov	r0, r2
 8005396:	f7fe fda0 	bl	8003eda <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800539a:	4b0c      	ldr	r3, [pc, #48]	; (80053cc <prvAddCurrentTaskToDelayedList+0xfc>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	68fa      	ldr	r2, [r7, #12]
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d202      	bcs.n	80053aa <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 80053a4:	4a09      	ldr	r2, [pc, #36]	; (80053cc <prvAddCurrentTaskToDelayedList+0xfc>)
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6013      	str	r3, [r2, #0]
}
 80053aa:	bf00      	nop
 80053ac:	3718      	adds	r7, #24
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
 80053b2:	bf00      	nop
 80053b4:	200001f8 	.word	0x200001f8
 80053b8:	2000011c 	.word	0x2000011c
 80053bc:	200001fc 	.word	0x200001fc
 80053c0:	200001e0 	.word	0x200001e0
 80053c4:	200001b0 	.word	0x200001b0
 80053c8:	200001ac 	.word	0x200001ac
 80053cc:	20000214 	.word	0x20000214

080053d0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80053d6:	2300      	movs	r3, #0
 80053d8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80053da:	f000 fa47 	bl	800586c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80053de:	4b11      	ldr	r3, [pc, #68]	; (8005424 <xTimerCreateTimerTask+0x54>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00a      	beq.n	80053fc <xTimerCreateTimerTask+0x2c>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 80053e6:	4b10      	ldr	r3, [pc, #64]	; (8005428 <xTimerCreateTimerTask+0x58>)
 80053e8:	9301      	str	r3, [sp, #4]
 80053ea:	2306      	movs	r3, #6
 80053ec:	9300      	str	r3, [sp, #0]
 80053ee:	2300      	movs	r3, #0
 80053f0:	2280      	movs	r2, #128	; 0x80
 80053f2:	490e      	ldr	r1, [pc, #56]	; (800542c <xTimerCreateTimerTask+0x5c>)
 80053f4:	480e      	ldr	r0, [pc, #56]	; (8005430 <xTimerCreateTimerTask+0x60>)
 80053f6:	f7ff f873 	bl	80044e0 <xTaskCreate>
 80053fa:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d10a      	bne.n	8005418 <xTimerCreateTimerTask+0x48>
        __asm volatile
 8005402:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005406:	f383 8811 	msr	BASEPRI, r3
 800540a:	f3bf 8f6f 	isb	sy
 800540e:	f3bf 8f4f 	dsb	sy
 8005412:	603b      	str	r3, [r7, #0]
    }
 8005414:	bf00      	nop
 8005416:	e7fe      	b.n	8005416 <xTimerCreateTimerTask+0x46>
        return xReturn;
 8005418:	687b      	ldr	r3, [r7, #4]
    }
 800541a:	4618      	mov	r0, r3
 800541c:	3708      	adds	r7, #8
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	20000250 	.word	0x20000250
 8005428:	20000254 	.word	0x20000254
 800542c:	08006158 	.word	0x08006158
 8005430:	080054d9 	.word	0x080054d9

08005434 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005440:	e008      	b.n	8005454 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	699b      	ldr	r3, [r3, #24]
 8005446:	68ba      	ldr	r2, [r7, #8]
 8005448:	4413      	add	r3, r2
 800544a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6a1b      	ldr	r3, [r3, #32]
 8005450:	68f8      	ldr	r0, [r7, #12]
 8005452:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	699a      	ldr	r2, [r3, #24]
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	18d1      	adds	r1, r2, r3
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f000 f8dd 	bl	8005620 <prvInsertTimerInActiveList>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d1ea      	bne.n	8005442 <prvReloadTimer+0xe>
        }
    }
 800546c:	bf00      	nop
 800546e:	bf00      	nop
 8005470:	3710      	adds	r7, #16
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
	...

08005478 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005482:	4b14      	ldr	r3, [pc, #80]	; (80054d4 <prvProcessExpiredTimer+0x5c>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	68db      	ldr	r3, [r3, #12]
 8005488:	68db      	ldr	r3, [r3, #12]
 800548a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	3304      	adds	r3, #4
 8005490:	4618      	mov	r0, r3
 8005492:	f7fe fd5b 	bl	8003f4c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800549c:	f003 0304 	and.w	r3, r3, #4
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d005      	beq.n	80054b0 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 80054a4:	683a      	ldr	r2, [r7, #0]
 80054a6:	6879      	ldr	r1, [r7, #4]
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f7ff ffc3 	bl	8005434 <prvReloadTimer>
 80054ae:	e008      	b.n	80054c2 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80054b6:	f023 0301 	bic.w	r3, r3, #1
 80054ba:	b2da      	uxtb	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	68f8      	ldr	r0, [r7, #12]
 80054c8:	4798      	blx	r3
    }
 80054ca:	bf00      	nop
 80054cc:	3710      	adds	r7, #16
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	20000248 	.word	0x20000248

080054d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80054e0:	f107 0308 	add.w	r3, r7, #8
 80054e4:	4618      	mov	r0, r3
 80054e6:	f000 f857 	bl	8005598 <prvGetNextExpireTime>
 80054ea:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	4619      	mov	r1, r3
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f000 f803 	bl	80054fc <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80054f6:	f000 f8d5 	bl	80056a4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80054fa:	e7f1      	b.n	80054e0 <prvTimerTask+0x8>

080054fc <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005506:	f7ff f9cf 	bl	80048a8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800550a:	f107 0308 	add.w	r3, r7, #8
 800550e:	4618      	mov	r0, r3
 8005510:	f000 f866 	bl	80055e0 <prvSampleTimeNow>
 8005514:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d130      	bne.n	800557e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10a      	bne.n	8005538 <prvProcessTimerOrBlockTask+0x3c>
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	429a      	cmp	r2, r3
 8005528:	d806      	bhi.n	8005538 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800552a:	f7ff f9cb 	bl	80048c4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800552e:	68f9      	ldr	r1, [r7, #12]
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f7ff ffa1 	bl	8005478 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8005536:	e024      	b.n	8005582 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d008      	beq.n	8005550 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800553e:	4b13      	ldr	r3, [pc, #76]	; (800558c <prvProcessTimerOrBlockTask+0x90>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d101      	bne.n	800554c <prvProcessTimerOrBlockTask+0x50>
 8005548:	2301      	movs	r3, #1
 800554a:	e000      	b.n	800554e <prvProcessTimerOrBlockTask+0x52>
 800554c:	2300      	movs	r3, #0
 800554e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005550:	4b0f      	ldr	r3, [pc, #60]	; (8005590 <prvProcessTimerOrBlockTask+0x94>)
 8005552:	6818      	ldr	r0, [r3, #0]
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	1ad3      	subs	r3, r2, r3
 800555a:	683a      	ldr	r2, [r7, #0]
 800555c:	4619      	mov	r1, r3
 800555e:	f7fe ff8b 	bl	8004478 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005562:	f7ff f9af 	bl	80048c4 <xTaskResumeAll>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d10a      	bne.n	8005582 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800556c:	4b09      	ldr	r3, [pc, #36]	; (8005594 <prvProcessTimerOrBlockTask+0x98>)
 800556e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005572:	601a      	str	r2, [r3, #0]
 8005574:	f3bf 8f4f 	dsb	sy
 8005578:	f3bf 8f6f 	isb	sy
    }
 800557c:	e001      	b.n	8005582 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800557e:	f7ff f9a1 	bl	80048c4 <xTaskResumeAll>
    }
 8005582:	bf00      	nop
 8005584:	3710      	adds	r7, #16
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	2000024c 	.word	0x2000024c
 8005590:	20000250 	.word	0x20000250
 8005594:	e000ed04 	.word	0xe000ed04

08005598 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80055a0:	4b0e      	ldr	r3, [pc, #56]	; (80055dc <prvGetNextExpireTime+0x44>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d101      	bne.n	80055ae <prvGetNextExpireTime+0x16>
 80055aa:	2201      	movs	r2, #1
 80055ac:	e000      	b.n	80055b0 <prvGetNextExpireTime+0x18>
 80055ae:	2200      	movs	r2, #0
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d105      	bne.n	80055c8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80055bc:	4b07      	ldr	r3, [pc, #28]	; (80055dc <prvGetNextExpireTime+0x44>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	60fb      	str	r3, [r7, #12]
 80055c6:	e001      	b.n	80055cc <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80055c8:	2300      	movs	r3, #0
 80055ca:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80055cc:	68fb      	ldr	r3, [r7, #12]
    }
 80055ce:	4618      	mov	r0, r3
 80055d0:	3714      	adds	r7, #20
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr
 80055da:	bf00      	nop
 80055dc:	20000248 	.word	0x20000248

080055e0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 80055e8:	f7ff fa68 	bl	8004abc <xTaskGetTickCount>
 80055ec:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 80055ee:	4b0b      	ldr	r3, [pc, #44]	; (800561c <prvSampleTimeNow+0x3c>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68fa      	ldr	r2, [r7, #12]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d205      	bcs.n	8005604 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80055f8:	f000 f912 	bl	8005820 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	601a      	str	r2, [r3, #0]
 8005602:	e002      	b.n	800560a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800560a:	4a04      	ldr	r2, [pc, #16]	; (800561c <prvSampleTimeNow+0x3c>)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8005610:	68fb      	ldr	r3, [r7, #12]
    }
 8005612:	4618      	mov	r0, r3
 8005614:	3710      	adds	r7, #16
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	20000258 	.word	0x20000258

08005620 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8005620:	b580      	push	{r7, lr}
 8005622:	b086      	sub	sp, #24
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]
 800562c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800562e:	2300      	movs	r3, #0
 8005630:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	68fa      	ldr	r2, [r7, #12]
 800563c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800563e:	68ba      	ldr	r2, [r7, #8]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	429a      	cmp	r2, r3
 8005644:	d812      	bhi.n	800566c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005646:	687a      	ldr	r2, [r7, #4]
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	1ad2      	subs	r2, r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	699b      	ldr	r3, [r3, #24]
 8005650:	429a      	cmp	r2, r3
 8005652:	d302      	bcc.n	800565a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8005654:	2301      	movs	r3, #1
 8005656:	617b      	str	r3, [r7, #20]
 8005658:	e01b      	b.n	8005692 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800565a:	4b10      	ldr	r3, [pc, #64]	; (800569c <prvInsertTimerInActiveList+0x7c>)
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	3304      	adds	r3, #4
 8005662:	4619      	mov	r1, r3
 8005664:	4610      	mov	r0, r2
 8005666:	f7fe fc38 	bl	8003eda <vListInsert>
 800566a:	e012      	b.n	8005692 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	429a      	cmp	r2, r3
 8005672:	d206      	bcs.n	8005682 <prvInsertTimerInActiveList+0x62>
 8005674:	68ba      	ldr	r2, [r7, #8]
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	429a      	cmp	r2, r3
 800567a:	d302      	bcc.n	8005682 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800567c:	2301      	movs	r3, #1
 800567e:	617b      	str	r3, [r7, #20]
 8005680:	e007      	b.n	8005692 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005682:	4b07      	ldr	r3, [pc, #28]	; (80056a0 <prvInsertTimerInActiveList+0x80>)
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	3304      	adds	r3, #4
 800568a:	4619      	mov	r1, r3
 800568c:	4610      	mov	r0, r2
 800568e:	f7fe fc24 	bl	8003eda <vListInsert>
            }
        }

        return xProcessTimerNow;
 8005692:	697b      	ldr	r3, [r7, #20]
    }
 8005694:	4618      	mov	r0, r3
 8005696:	3718      	adds	r7, #24
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	2000024c 	.word	0x2000024c
 80056a0:	20000248 	.word	0x20000248

080056a4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b088      	sub	sp, #32
 80056a8:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80056aa:	e0a6      	b.n	80057fa <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	f2c0 80a3 	blt.w	80057fa <prvProcessReceivedCommands+0x156>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80056b8:	69fb      	ldr	r3, [r7, #28]
 80056ba:	695b      	ldr	r3, [r3, #20]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d004      	beq.n	80056ca <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	3304      	adds	r3, #4
 80056c4:	4618      	mov	r0, r3
 80056c6:	f7fe fc41 	bl	8003f4c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80056ca:	1d3b      	adds	r3, r7, #4
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7ff ff87 	bl	80055e0 <prvSampleTimeNow>
 80056d2:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	3b01      	subs	r3, #1
 80056d8:	2b08      	cmp	r3, #8
 80056da:	f200 808d 	bhi.w	80057f8 <prvProcessReceivedCommands+0x154>
 80056de:	a201      	add	r2, pc, #4	; (adr r2, 80056e4 <prvProcessReceivedCommands+0x40>)
 80056e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e4:	08005709 	.word	0x08005709
 80056e8:	08005709 	.word	0x08005709
 80056ec:	08005771 	.word	0x08005771
 80056f0:	08005785 	.word	0x08005785
 80056f4:	080057cf 	.word	0x080057cf
 80056f8:	08005709 	.word	0x08005709
 80056fc:	08005709 	.word	0x08005709
 8005700:	08005771 	.word	0x08005771
 8005704:	08005785 	.word	0x08005785
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800570e:	f043 0301 	orr.w	r3, r3, #1
 8005712:	b2da      	uxtb	r2, r3
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	69fb      	ldr	r3, [r7, #28]
 800571e:	699b      	ldr	r3, [r3, #24]
 8005720:	18d1      	adds	r1, r2, r3
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	69ba      	ldr	r2, [r7, #24]
 8005726:	69f8      	ldr	r0, [r7, #28]
 8005728:	f7ff ff7a 	bl	8005620 <prvInsertTimerInActiveList>
 800572c:	4603      	mov	r3, r0
 800572e:	2b00      	cmp	r3, #0
 8005730:	d063      	beq.n	80057fa <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005738:	f003 0304 	and.w	r3, r3, #4
 800573c:	2b00      	cmp	r3, #0
 800573e:	d009      	beq.n	8005754 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	699b      	ldr	r3, [r3, #24]
 8005746:	4413      	add	r3, r2
 8005748:	69ba      	ldr	r2, [r7, #24]
 800574a:	4619      	mov	r1, r3
 800574c:	69f8      	ldr	r0, [r7, #28]
 800574e:	f7ff fe71 	bl	8005434 <prvReloadTimer>
 8005752:	e008      	b.n	8005766 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800575a:	f023 0301 	bic.w	r3, r3, #1
 800575e:	b2da      	uxtb	r2, r3
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	6a1b      	ldr	r3, [r3, #32]
 800576a:	69f8      	ldr	r0, [r7, #28]
 800576c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800576e:	e044      	b.n	80057fa <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005776:	f023 0301 	bic.w	r3, r3, #1
 800577a:	b2da      	uxtb	r2, r3
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                        break;
 8005782:	e03a      	b.n	80057fa <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800578a:	f043 0301 	orr.w	r3, r3, #1
 800578e:	b2da      	uxtb	r2, r3
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	699b      	ldr	r3, [r3, #24]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d10a      	bne.n	80057ba <prvProcessReceivedCommands+0x116>
        __asm volatile
 80057a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a8:	f383 8811 	msr	BASEPRI, r3
 80057ac:	f3bf 8f6f 	isb	sy
 80057b0:	f3bf 8f4f 	dsb	sy
 80057b4:	617b      	str	r3, [r7, #20]
    }
 80057b6:	bf00      	nop
 80057b8:	e7fe      	b.n	80057b8 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	699a      	ldr	r2, [r3, #24]
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	18d1      	adds	r1, r2, r3
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	69ba      	ldr	r2, [r7, #24]
 80057c6:	69f8      	ldr	r0, [r7, #28]
 80057c8:	f7ff ff2a 	bl	8005620 <prvInsertTimerInActiveList>
                        break;
 80057cc:	e015      	b.n	80057fa <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d103      	bne.n	80057e4 <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 80057dc:	69f8      	ldr	r0, [r7, #28]
 80057de:	f000 fb37 	bl	8005e50 <vPortFree>
 80057e2:	e00a      	b.n	80057fa <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80057ea:	f023 0301 	bic.w	r3, r3, #1
 80057ee:	b2da      	uxtb	r2, r3
 80057f0:	69fb      	ldr	r3, [r7, #28]
 80057f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80057f6:	e000      	b.n	80057fa <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
 80057f8:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80057fa:	4b08      	ldr	r3, [pc, #32]	; (800581c <prvProcessReceivedCommands+0x178>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f107 0108 	add.w	r1, r7, #8
 8005802:	2200      	movs	r2, #0
 8005804:	4618      	mov	r0, r3
 8005806:	f7fe fcc9 	bl	800419c <xQueueReceive>
 800580a:	4603      	mov	r3, r0
 800580c:	2b00      	cmp	r3, #0
 800580e:	f47f af4d 	bne.w	80056ac <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8005812:	bf00      	nop
 8005814:	bf00      	nop
 8005816:	3720      	adds	r7, #32
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}
 800581c:	20000250 	.word	0x20000250

08005820 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8005820:	b580      	push	{r7, lr}
 8005822:	b082      	sub	sp, #8
 8005824:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005826:	e009      	b.n	800583c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005828:	4b0e      	ldr	r3, [pc, #56]	; (8005864 <prvSwitchTimerLists+0x44>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68db      	ldr	r3, [r3, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8005832:	f04f 31ff 	mov.w	r1, #4294967295
 8005836:	6838      	ldr	r0, [r7, #0]
 8005838:	f7ff fe1e 	bl	8005478 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800583c:	4b09      	ldr	r3, [pc, #36]	; (8005864 <prvSwitchTimerLists+0x44>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1f0      	bne.n	8005828 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8005846:	4b07      	ldr	r3, [pc, #28]	; (8005864 <prvSwitchTimerLists+0x44>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800584c:	4b06      	ldr	r3, [pc, #24]	; (8005868 <prvSwitchTimerLists+0x48>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a04      	ldr	r2, [pc, #16]	; (8005864 <prvSwitchTimerLists+0x44>)
 8005852:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8005854:	4a04      	ldr	r2, [pc, #16]	; (8005868 <prvSwitchTimerLists+0x48>)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6013      	str	r3, [r2, #0]
    }
 800585a:	bf00      	nop
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	20000248 	.word	0x20000248
 8005868:	2000024c 	.word	0x2000024c

0800586c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800586c:	b580      	push	{r7, lr}
 800586e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8005870:	f000 f952 	bl	8005b18 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8005874:	4b0d      	ldr	r3, [pc, #52]	; (80058ac <prvCheckForValidListAndQueue+0x40>)
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d113      	bne.n	80058a4 <prvCheckForValidListAndQueue+0x38>
            {
                vListInitialise( &xActiveTimerList1 );
 800587c:	480c      	ldr	r0, [pc, #48]	; (80058b0 <prvCheckForValidListAndQueue+0x44>)
 800587e:	f7fe faff 	bl	8003e80 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8005882:	480c      	ldr	r0, [pc, #48]	; (80058b4 <prvCheckForValidListAndQueue+0x48>)
 8005884:	f7fe fafc 	bl	8003e80 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8005888:	4b0b      	ldr	r3, [pc, #44]	; (80058b8 <prvCheckForValidListAndQueue+0x4c>)
 800588a:	4a09      	ldr	r2, [pc, #36]	; (80058b0 <prvCheckForValidListAndQueue+0x44>)
 800588c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800588e:	4b0b      	ldr	r3, [pc, #44]	; (80058bc <prvCheckForValidListAndQueue+0x50>)
 8005890:	4a08      	ldr	r2, [pc, #32]	; (80058b4 <prvCheckForValidListAndQueue+0x48>)
 8005892:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8005894:	2200      	movs	r2, #0
 8005896:	210c      	movs	r1, #12
 8005898:	2005      	movs	r0, #5
 800589a:	f7fe fc11 	bl	80040c0 <xQueueGenericCreate>
 800589e:	4603      	mov	r3, r0
 80058a0:	4a02      	ldr	r2, [pc, #8]	; (80058ac <prvCheckForValidListAndQueue+0x40>)
 80058a2:	6013      	str	r3, [r2, #0]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80058a4:	f000 f968 	bl	8005b78 <vPortExitCritical>
    }
 80058a8:	bf00      	nop
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	20000250 	.word	0x20000250
 80058b0:	20000220 	.word	0x20000220
 80058b4:	20000234 	.word	0x20000234
 80058b8:	20000248 	.word	0x20000248
 80058bc:	2000024c 	.word	0x2000024c

080058c0 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80058c0:	b480      	push	{r7}
 80058c2:	b085      	sub	sp, #20
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	3b04      	subs	r3, #4
 80058d0:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80058d8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	3b04      	subs	r3, #4
 80058de:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	f023 0201 	bic.w	r2, r3, #1
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	3b04      	subs	r3, #4
 80058ee:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80058f0:	4a0c      	ldr	r2, [pc, #48]	; (8005924 <pxPortInitialiseStack+0x64>)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	3b14      	subs	r3, #20
 80058fa:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	3b04      	subs	r3, #4
 8005906:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	f06f 0202 	mvn.w	r2, #2
 800590e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	3b20      	subs	r3, #32
 8005914:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8005916:	68fb      	ldr	r3, [r7, #12]
}
 8005918:	4618      	mov	r0, r3
 800591a:	3714      	adds	r7, #20
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr
 8005924:	08005929 	.word	0x08005929

08005928 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005928:	b480      	push	{r7}
 800592a:	b085      	sub	sp, #20
 800592c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800592e:	2300      	movs	r3, #0
 8005930:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8005932:	4b12      	ldr	r3, [pc, #72]	; (800597c <prvTaskExitError+0x54>)
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800593a:	d00a      	beq.n	8005952 <prvTaskExitError+0x2a>
        __asm volatile
 800593c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005940:	f383 8811 	msr	BASEPRI, r3
 8005944:	f3bf 8f6f 	isb	sy
 8005948:	f3bf 8f4f 	dsb	sy
 800594c:	60fb      	str	r3, [r7, #12]
    }
 800594e:	bf00      	nop
 8005950:	e7fe      	b.n	8005950 <prvTaskExitError+0x28>
        __asm volatile
 8005952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005956:	f383 8811 	msr	BASEPRI, r3
 800595a:	f3bf 8f6f 	isb	sy
 800595e:	f3bf 8f4f 	dsb	sy
 8005962:	60bb      	str	r3, [r7, #8]
    }
 8005964:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8005966:	bf00      	nop
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d0fc      	beq.n	8005968 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800596e:	bf00      	nop
 8005970:	bf00      	nop
 8005972:	3714      	adds	r7, #20
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr
 800597c:	20000010 	.word	0x20000010

08005980 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005980:	4b07      	ldr	r3, [pc, #28]	; (80059a0 <pxCurrentTCBConst2>)
 8005982:	6819      	ldr	r1, [r3, #0]
 8005984:	6808      	ldr	r0, [r1, #0]
 8005986:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800598a:	f380 8809 	msr	PSP, r0
 800598e:	f3bf 8f6f 	isb	sy
 8005992:	f04f 0000 	mov.w	r0, #0
 8005996:	f380 8811 	msr	BASEPRI, r0
 800599a:	4770      	bx	lr
 800599c:	f3af 8000 	nop.w

080059a0 <pxCurrentTCBConst2>:
 80059a0:	2000011c 	.word	0x2000011c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80059a4:	bf00      	nop
 80059a6:	bf00      	nop

080059a8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80059a8:	4808      	ldr	r0, [pc, #32]	; (80059cc <prvPortStartFirstTask+0x24>)
 80059aa:	6800      	ldr	r0, [r0, #0]
 80059ac:	6800      	ldr	r0, [r0, #0]
 80059ae:	f380 8808 	msr	MSP, r0
 80059b2:	f04f 0000 	mov.w	r0, #0
 80059b6:	f380 8814 	msr	CONTROL, r0
 80059ba:	b662      	cpsie	i
 80059bc:	b661      	cpsie	f
 80059be:	f3bf 8f4f 	dsb	sy
 80059c2:	f3bf 8f6f 	isb	sy
 80059c6:	df00      	svc	0
 80059c8:	bf00      	nop
 80059ca:	0000      	.short	0x0000
 80059cc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80059d0:	bf00      	nop
 80059d2:	bf00      	nop

080059d4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80059da:	4b46      	ldr	r3, [pc, #280]	; (8005af4 <xPortStartScheduler+0x120>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a46      	ldr	r2, [pc, #280]	; (8005af8 <xPortStartScheduler+0x124>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d10a      	bne.n	80059fa <xPortStartScheduler+0x26>
        __asm volatile
 80059e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059e8:	f383 8811 	msr	BASEPRI, r3
 80059ec:	f3bf 8f6f 	isb	sy
 80059f0:	f3bf 8f4f 	dsb	sy
 80059f4:	613b      	str	r3, [r7, #16]
    }
 80059f6:	bf00      	nop
 80059f8:	e7fe      	b.n	80059f8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80059fa:	4b3e      	ldr	r3, [pc, #248]	; (8005af4 <xPortStartScheduler+0x120>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a3f      	ldr	r2, [pc, #252]	; (8005afc <xPortStartScheduler+0x128>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d10a      	bne.n	8005a1a <xPortStartScheduler+0x46>
        __asm volatile
 8005a04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a08:	f383 8811 	msr	BASEPRI, r3
 8005a0c:	f3bf 8f6f 	isb	sy
 8005a10:	f3bf 8f4f 	dsb	sy
 8005a14:	60fb      	str	r3, [r7, #12]
    }
 8005a16:	bf00      	nop
 8005a18:	e7fe      	b.n	8005a18 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005a1a:	4b39      	ldr	r3, [pc, #228]	; (8005b00 <xPortStartScheduler+0x12c>)
 8005a1c:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	22ff      	movs	r2, #255	; 0xff
 8005a2a:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005a34:	78fb      	ldrb	r3, [r7, #3]
 8005a36:	b2db      	uxtb	r3, r3
 8005a38:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005a3c:	b2da      	uxtb	r2, r3
 8005a3e:	4b31      	ldr	r3, [pc, #196]	; (8005b04 <xPortStartScheduler+0x130>)
 8005a40:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005a42:	4b31      	ldr	r3, [pc, #196]	; (8005b08 <xPortStartScheduler+0x134>)
 8005a44:	2207      	movs	r2, #7
 8005a46:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a48:	e009      	b.n	8005a5e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 8005a4a:	4b2f      	ldr	r3, [pc, #188]	; (8005b08 <xPortStartScheduler+0x134>)
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	4a2d      	ldr	r2, [pc, #180]	; (8005b08 <xPortStartScheduler+0x134>)
 8005a52:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005a54:	78fb      	ldrb	r3, [r7, #3]
 8005a56:	b2db      	uxtb	r3, r3
 8005a58:	005b      	lsls	r3, r3, #1
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a5e:	78fb      	ldrb	r3, [r7, #3]
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a66:	2b80      	cmp	r3, #128	; 0x80
 8005a68:	d0ef      	beq.n	8005a4a <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005a6a:	4b27      	ldr	r3, [pc, #156]	; (8005b08 <xPortStartScheduler+0x134>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f1c3 0307 	rsb	r3, r3, #7
 8005a72:	2b04      	cmp	r3, #4
 8005a74:	d00a      	beq.n	8005a8c <xPortStartScheduler+0xb8>
        __asm volatile
 8005a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a7a:	f383 8811 	msr	BASEPRI, r3
 8005a7e:	f3bf 8f6f 	isb	sy
 8005a82:	f3bf 8f4f 	dsb	sy
 8005a86:	60bb      	str	r3, [r7, #8]
    }
 8005a88:	bf00      	nop
 8005a8a:	e7fe      	b.n	8005a8a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005a8c:	4b1e      	ldr	r3, [pc, #120]	; (8005b08 <xPortStartScheduler+0x134>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	021b      	lsls	r3, r3, #8
 8005a92:	4a1d      	ldr	r2, [pc, #116]	; (8005b08 <xPortStartScheduler+0x134>)
 8005a94:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005a96:	4b1c      	ldr	r3, [pc, #112]	; (8005b08 <xPortStartScheduler+0x134>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005a9e:	4a1a      	ldr	r2, [pc, #104]	; (8005b08 <xPortStartScheduler+0x134>)
 8005aa0:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	b2da      	uxtb	r2, r3
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005aaa:	4b18      	ldr	r3, [pc, #96]	; (8005b0c <xPortStartScheduler+0x138>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4a17      	ldr	r2, [pc, #92]	; (8005b0c <xPortStartScheduler+0x138>)
 8005ab0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005ab4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005ab6:	4b15      	ldr	r3, [pc, #84]	; (8005b0c <xPortStartScheduler+0x138>)
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4a14      	ldr	r2, [pc, #80]	; (8005b0c <xPortStartScheduler+0x138>)
 8005abc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005ac0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8005ac2:	f000 f8db 	bl	8005c7c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8005ac6:	4b12      	ldr	r3, [pc, #72]	; (8005b10 <xPortStartScheduler+0x13c>)
 8005ac8:	2200      	movs	r2, #0
 8005aca:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8005acc:	f000 f8fa 	bl	8005cc4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005ad0:	4b10      	ldr	r3, [pc, #64]	; (8005b14 <xPortStartScheduler+0x140>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4a0f      	ldr	r2, [pc, #60]	; (8005b14 <xPortStartScheduler+0x140>)
 8005ad6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005ada:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8005adc:	f7ff ff64 	bl	80059a8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8005ae0:	f7ff f912 	bl	8004d08 <vTaskSwitchContext>
    prvTaskExitError();
 8005ae4:	f7ff ff20 	bl	8005928 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005ae8:	2300      	movs	r3, #0
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3718      	adds	r7, #24
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	e000ed00 	.word	0xe000ed00
 8005af8:	410fc271 	.word	0x410fc271
 8005afc:	410fc270 	.word	0x410fc270
 8005b00:	e000e400 	.word	0xe000e400
 8005b04:	2000025c 	.word	0x2000025c
 8005b08:	20000260 	.word	0x20000260
 8005b0c:	e000ed20 	.word	0xe000ed20
 8005b10:	20000010 	.word	0x20000010
 8005b14:	e000ef34 	.word	0xe000ef34

08005b18 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
        __asm volatile
 8005b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b22:	f383 8811 	msr	BASEPRI, r3
 8005b26:	f3bf 8f6f 	isb	sy
 8005b2a:	f3bf 8f4f 	dsb	sy
 8005b2e:	607b      	str	r3, [r7, #4]
    }
 8005b30:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8005b32:	4b0f      	ldr	r3, [pc, #60]	; (8005b70 <vPortEnterCritical+0x58>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	3301      	adds	r3, #1
 8005b38:	4a0d      	ldr	r2, [pc, #52]	; (8005b70 <vPortEnterCritical+0x58>)
 8005b3a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005b3c:	4b0c      	ldr	r3, [pc, #48]	; (8005b70 <vPortEnterCritical+0x58>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d10f      	bne.n	8005b64 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005b44:	4b0b      	ldr	r3, [pc, #44]	; (8005b74 <vPortEnterCritical+0x5c>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	b2db      	uxtb	r3, r3
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d00a      	beq.n	8005b64 <vPortEnterCritical+0x4c>
        __asm volatile
 8005b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b52:	f383 8811 	msr	BASEPRI, r3
 8005b56:	f3bf 8f6f 	isb	sy
 8005b5a:	f3bf 8f4f 	dsb	sy
 8005b5e:	603b      	str	r3, [r7, #0]
    }
 8005b60:	bf00      	nop
 8005b62:	e7fe      	b.n	8005b62 <vPortEnterCritical+0x4a>
    }
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr
 8005b70:	20000010 	.word	0x20000010
 8005b74:	e000ed04 	.word	0xe000ed04

08005b78 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8005b7e:	4b12      	ldr	r3, [pc, #72]	; (8005bc8 <vPortExitCritical+0x50>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d10a      	bne.n	8005b9c <vPortExitCritical+0x24>
        __asm volatile
 8005b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b8a:	f383 8811 	msr	BASEPRI, r3
 8005b8e:	f3bf 8f6f 	isb	sy
 8005b92:	f3bf 8f4f 	dsb	sy
 8005b96:	607b      	str	r3, [r7, #4]
    }
 8005b98:	bf00      	nop
 8005b9a:	e7fe      	b.n	8005b9a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8005b9c:	4b0a      	ldr	r3, [pc, #40]	; (8005bc8 <vPortExitCritical+0x50>)
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	3b01      	subs	r3, #1
 8005ba2:	4a09      	ldr	r2, [pc, #36]	; (8005bc8 <vPortExitCritical+0x50>)
 8005ba4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8005ba6:	4b08      	ldr	r3, [pc, #32]	; (8005bc8 <vPortExitCritical+0x50>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d105      	bne.n	8005bba <vPortExitCritical+0x42>
 8005bae:	2300      	movs	r3, #0
 8005bb0:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8005bb8:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8005bba:	bf00      	nop
 8005bbc:	370c      	adds	r7, #12
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc4:	4770      	bx	lr
 8005bc6:	bf00      	nop
 8005bc8:	20000010 	.word	0x20000010
 8005bcc:	00000000 	.word	0x00000000

08005bd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005bd0:	f3ef 8009 	mrs	r0, PSP
 8005bd4:	f3bf 8f6f 	isb	sy
 8005bd8:	4b15      	ldr	r3, [pc, #84]	; (8005c30 <pxCurrentTCBConst>)
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	f01e 0f10 	tst.w	lr, #16
 8005be0:	bf08      	it	eq
 8005be2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005be6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bea:	6010      	str	r0, [r2, #0]
 8005bec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005bf0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005bf4:	f380 8811 	msr	BASEPRI, r0
 8005bf8:	f3bf 8f4f 	dsb	sy
 8005bfc:	f3bf 8f6f 	isb	sy
 8005c00:	f7ff f882 	bl	8004d08 <vTaskSwitchContext>
 8005c04:	f04f 0000 	mov.w	r0, #0
 8005c08:	f380 8811 	msr	BASEPRI, r0
 8005c0c:	bc09      	pop	{r0, r3}
 8005c0e:	6819      	ldr	r1, [r3, #0]
 8005c10:	6808      	ldr	r0, [r1, #0]
 8005c12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c16:	f01e 0f10 	tst.w	lr, #16
 8005c1a:	bf08      	it	eq
 8005c1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005c20:	f380 8809 	msr	PSP, r0
 8005c24:	f3bf 8f6f 	isb	sy
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	f3af 8000 	nop.w

08005c30 <pxCurrentTCBConst>:
 8005c30:	2000011c 	.word	0x2000011c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005c34:	bf00      	nop
 8005c36:	bf00      	nop

08005c38 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b082      	sub	sp, #8
 8005c3c:	af00      	add	r7, sp, #0
        __asm volatile
 8005c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c42:	f383 8811 	msr	BASEPRI, r3
 8005c46:	f3bf 8f6f 	isb	sy
 8005c4a:	f3bf 8f4f 	dsb	sy
 8005c4e:	607b      	str	r3, [r7, #4]
    }
 8005c50:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005c52:	f7fe ff43 	bl	8004adc <xTaskIncrementTick>
 8005c56:	4603      	mov	r3, r0
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d003      	beq.n	8005c64 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005c5c:	4b06      	ldr	r3, [pc, #24]	; (8005c78 <SysTick_Handler+0x40>)
 8005c5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c62:	601a      	str	r2, [r3, #0]
 8005c64:	2300      	movs	r3, #0
 8005c66:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	f383 8811 	msr	BASEPRI, r3
    }
 8005c6e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8005c70:	bf00      	nop
 8005c72:	3708      	adds	r7, #8
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}
 8005c78:	e000ed04 	.word	0xe000ed04

08005c7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005c80:	4b0b      	ldr	r3, [pc, #44]	; (8005cb0 <vPortSetupTimerInterrupt+0x34>)
 8005c82:	2200      	movs	r2, #0
 8005c84:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005c86:	4b0b      	ldr	r3, [pc, #44]	; (8005cb4 <vPortSetupTimerInterrupt+0x38>)
 8005c88:	2200      	movs	r2, #0
 8005c8a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005c8c:	4b0a      	ldr	r3, [pc, #40]	; (8005cb8 <vPortSetupTimerInterrupt+0x3c>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	4a0a      	ldr	r2, [pc, #40]	; (8005cbc <vPortSetupTimerInterrupt+0x40>)
 8005c92:	fba2 2303 	umull	r2, r3, r2, r3
 8005c96:	099b      	lsrs	r3, r3, #6
 8005c98:	4a09      	ldr	r2, [pc, #36]	; (8005cc0 <vPortSetupTimerInterrupt+0x44>)
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005c9e:	4b04      	ldr	r3, [pc, #16]	; (8005cb0 <vPortSetupTimerInterrupt+0x34>)
 8005ca0:	2207      	movs	r2, #7
 8005ca2:	601a      	str	r2, [r3, #0]
}
 8005ca4:	bf00      	nop
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	e000e010 	.word	0xe000e010
 8005cb4:	e000e018 	.word	0xe000e018
 8005cb8:	20000000 	.word	0x20000000
 8005cbc:	10624dd3 	.word	0x10624dd3
 8005cc0:	e000e014 	.word	0xe000e014

08005cc4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8005cc4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005cd4 <vPortEnableVFP+0x10>
 8005cc8:	6801      	ldr	r1, [r0, #0]
 8005cca:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8005cce:	6001      	str	r1, [r0, #0]
 8005cd0:	4770      	bx	lr
 8005cd2:	0000      	.short	0x0000
 8005cd4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8005cd8:	bf00      	nop
 8005cda:	bf00      	nop

08005cdc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b08a      	sub	sp, #40	; 0x28
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8005ce8:	f7fe fdde 	bl	80048a8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8005cec:	4b53      	ldr	r3, [pc, #332]	; (8005e3c <pvPortMalloc+0x160>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d101      	bne.n	8005cf8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8005cf4:	f000 f908 	bl	8005f08 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d012      	beq.n	8005d24 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8005cfe:	2208      	movs	r2, #8
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f003 0307 	and.w	r3, r3, #7
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	3308      	adds	r3, #8
 8005d0a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8005d0c:	69bb      	ldr	r3, [r7, #24]
 8005d0e:	43db      	mvns	r3, r3
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	429a      	cmp	r2, r3
 8005d14:	d804      	bhi.n	8005d20 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	607b      	str	r3, [r7, #4]
 8005d1e:	e001      	b.n	8005d24 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8005d20:	2300      	movs	r3, #0
 8005d22:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	db70      	blt.n	8005e0c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d06d      	beq.n	8005e0c <pvPortMalloc+0x130>
 8005d30:	4b43      	ldr	r3, [pc, #268]	; (8005e40 <pvPortMalloc+0x164>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	687a      	ldr	r2, [r7, #4]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d868      	bhi.n	8005e0c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8005d3a:	4b42      	ldr	r3, [pc, #264]	; (8005e44 <pvPortMalloc+0x168>)
 8005d3c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8005d3e:	4b41      	ldr	r3, [pc, #260]	; (8005e44 <pvPortMalloc+0x168>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005d44:	e004      	b.n	8005d50 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8005d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d48:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8005d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d903      	bls.n	8005d62 <pvPortMalloc+0x86>
 8005d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d1f1      	bne.n	8005d46 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8005d62:	4b36      	ldr	r3, [pc, #216]	; (8005e3c <pvPortMalloc+0x160>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d04f      	beq.n	8005e0c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005d6c:	6a3b      	ldr	r3, [r7, #32]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2208      	movs	r2, #8
 8005d72:	4413      	add	r3, r2
 8005d74:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	6a3b      	ldr	r3, [r7, #32]
 8005d7c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d80:	685a      	ldr	r2, [r3, #4]
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	1ad2      	subs	r2, r2, r3
 8005d86:	2308      	movs	r3, #8
 8005d88:	005b      	lsls	r3, r3, #1
 8005d8a:	429a      	cmp	r2, r3
 8005d8c:	d91f      	bls.n	8005dce <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005d8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4413      	add	r3, r2
 8005d94:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	f003 0307 	and.w	r3, r3, #7
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d00a      	beq.n	8005db6 <pvPortMalloc+0xda>
        __asm volatile
 8005da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005da4:	f383 8811 	msr	BASEPRI, r3
 8005da8:	f3bf 8f6f 	isb	sy
 8005dac:	f3bf 8f4f 	dsb	sy
 8005db0:	613b      	str	r3, [r7, #16]
    }
 8005db2:	bf00      	nop
 8005db4:	e7fe      	b.n	8005db4 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db8:	685a      	ldr	r2, [r3, #4]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	1ad2      	subs	r2, r2, r3
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8005dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc4:	687a      	ldr	r2, [r7, #4]
 8005dc6:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005dc8:	6978      	ldr	r0, [r7, #20]
 8005dca:	f000 f8f9 	bl	8005fc0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005dce:	4b1c      	ldr	r3, [pc, #112]	; (8005e40 <pvPortMalloc+0x164>)
 8005dd0:	681a      	ldr	r2, [r3, #0]
 8005dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	4a19      	ldr	r2, [pc, #100]	; (8005e40 <pvPortMalloc+0x164>)
 8005dda:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005ddc:	4b18      	ldr	r3, [pc, #96]	; (8005e40 <pvPortMalloc+0x164>)
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	4b19      	ldr	r3, [pc, #100]	; (8005e48 <pvPortMalloc+0x16c>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	d203      	bcs.n	8005df0 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005de8:	4b15      	ldr	r3, [pc, #84]	; (8005e40 <pvPortMalloc+0x164>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	4a16      	ldr	r2, [pc, #88]	; (8005e48 <pvPortMalloc+0x16c>)
 8005dee:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8005df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfa:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8005dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dfe:	2200      	movs	r2, #0
 8005e00:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8005e02:	4b12      	ldr	r3, [pc, #72]	; (8005e4c <pvPortMalloc+0x170>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	3301      	adds	r3, #1
 8005e08:	4a10      	ldr	r2, [pc, #64]	; (8005e4c <pvPortMalloc+0x170>)
 8005e0a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005e0c:	f7fe fd5a 	bl	80048c4 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	f003 0307 	and.w	r3, r3, #7
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00a      	beq.n	8005e30 <pvPortMalloc+0x154>
        __asm volatile
 8005e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e1e:	f383 8811 	msr	BASEPRI, r3
 8005e22:	f3bf 8f6f 	isb	sy
 8005e26:	f3bf 8f4f 	dsb	sy
 8005e2a:	60fb      	str	r3, [r7, #12]
    }
 8005e2c:	bf00      	nop
 8005e2e:	e7fe      	b.n	8005e2e <pvPortMalloc+0x152>
    return pvReturn;
 8005e30:	69fb      	ldr	r3, [r7, #28]
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3728      	adds	r7, #40	; 0x28
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bd80      	pop	{r7, pc}
 8005e3a:	bf00      	nop
 8005e3c:	2001e26c 	.word	0x2001e26c
 8005e40:	2001e270 	.word	0x2001e270
 8005e44:	2001e264 	.word	0x2001e264
 8005e48:	2001e274 	.word	0x2001e274
 8005e4c:	2001e278 	.word	0x2001e278

08005e50 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8005e50:	b580      	push	{r7, lr}
 8005e52:	b086      	sub	sp, #24
 8005e54:	af00      	add	r7, sp, #0
 8005e56:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d049      	beq.n	8005ef6 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8005e62:	2308      	movs	r3, #8
 8005e64:	425b      	negs	r3, r3
 8005e66:	697a      	ldr	r2, [r7, #20]
 8005e68:	4413      	add	r3, r2
 8005e6a:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	db0a      	blt.n	8005e8e <vPortFree+0x3e>
        __asm volatile
 8005e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e7c:	f383 8811 	msr	BASEPRI, r3
 8005e80:	f3bf 8f6f 	isb	sy
 8005e84:	f3bf 8f4f 	dsb	sy
 8005e88:	60fb      	str	r3, [r7, #12]
    }
 8005e8a:	bf00      	nop
 8005e8c:	e7fe      	b.n	8005e8c <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00a      	beq.n	8005eac <vPortFree+0x5c>
        __asm volatile
 8005e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e9a:	f383 8811 	msr	BASEPRI, r3
 8005e9e:	f3bf 8f6f 	isb	sy
 8005ea2:	f3bf 8f4f 	dsb	sy
 8005ea6:	60bb      	str	r3, [r7, #8]
    }
 8005ea8:	bf00      	nop
 8005eaa:	e7fe      	b.n	8005eaa <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	0fdb      	lsrs	r3, r3, #31
 8005eb2:	f003 0301 	and.w	r3, r3, #1
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d01c      	beq.n	8005ef6 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d118      	bne.n	8005ef6 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8005ed0:	f7fe fcea 	bl	80048a8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	685a      	ldr	r2, [r3, #4]
 8005ed8:	4b09      	ldr	r3, [pc, #36]	; (8005f00 <vPortFree+0xb0>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4413      	add	r3, r2
 8005ede:	4a08      	ldr	r2, [pc, #32]	; (8005f00 <vPortFree+0xb0>)
 8005ee0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005ee2:	6938      	ldr	r0, [r7, #16]
 8005ee4:	f000 f86c 	bl	8005fc0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8005ee8:	4b06      	ldr	r3, [pc, #24]	; (8005f04 <vPortFree+0xb4>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	3301      	adds	r3, #1
 8005eee:	4a05      	ldr	r2, [pc, #20]	; (8005f04 <vPortFree+0xb4>)
 8005ef0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8005ef2:	f7fe fce7 	bl	80048c4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8005ef6:	bf00      	nop
 8005ef8:	3718      	adds	r7, #24
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	bf00      	nop
 8005f00:	2001e270 	.word	0x2001e270
 8005f04:	2001e27c 	.word	0x2001e27c

08005f08 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005f0e:	f44f 33f0 	mov.w	r3, #122880	; 0x1e000
 8005f12:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8005f14:	4b25      	ldr	r3, [pc, #148]	; (8005fac <prvHeapInit+0xa4>)
 8005f16:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	f003 0307 	and.w	r3, r3, #7
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d00c      	beq.n	8005f3c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	3307      	adds	r3, #7
 8005f26:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f023 0307 	bic.w	r3, r3, #7
 8005f2e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	4a1d      	ldr	r2, [pc, #116]	; (8005fac <prvHeapInit+0xa4>)
 8005f38:	4413      	add	r3, r2
 8005f3a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005f40:	4a1b      	ldr	r2, [pc, #108]	; (8005fb0 <prvHeapInit+0xa8>)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8005f46:	4b1a      	ldr	r3, [pc, #104]	; (8005fb0 <prvHeapInit+0xa8>)
 8005f48:	2200      	movs	r2, #0
 8005f4a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	68ba      	ldr	r2, [r7, #8]
 8005f50:	4413      	add	r3, r2
 8005f52:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8005f54:	2208      	movs	r2, #8
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	1a9b      	subs	r3, r3, r2
 8005f5a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	f023 0307 	bic.w	r3, r3, #7
 8005f62:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	4a13      	ldr	r2, [pc, #76]	; (8005fb4 <prvHeapInit+0xac>)
 8005f68:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8005f6a:	4b12      	ldr	r3, [pc, #72]	; (8005fb4 <prvHeapInit+0xac>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8005f72:	4b10      	ldr	r3, [pc, #64]	; (8005fb4 <prvHeapInit+0xac>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	2200      	movs	r2, #0
 8005f78:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	1ad2      	subs	r2, r2, r3
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005f88:	4b0a      	ldr	r3, [pc, #40]	; (8005fb4 <prvHeapInit+0xac>)
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	4a08      	ldr	r2, [pc, #32]	; (8005fb8 <prvHeapInit+0xb0>)
 8005f96:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	4a07      	ldr	r2, [pc, #28]	; (8005fbc <prvHeapInit+0xb4>)
 8005f9e:	6013      	str	r3, [r2, #0]
}
 8005fa0:	bf00      	nop
 8005fa2:	3714      	adds	r7, #20
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr
 8005fac:	20000264 	.word	0x20000264
 8005fb0:	2001e264 	.word	0x2001e264
 8005fb4:	2001e26c 	.word	0x2001e26c
 8005fb8:	2001e274 	.word	0x2001e274
 8005fbc:	2001e270 	.word	0x2001e270

08005fc0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005fc8:	4b28      	ldr	r3, [pc, #160]	; (800606c <prvInsertBlockIntoFreeList+0xac>)
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	e002      	b.n	8005fd4 <prvInsertBlockIntoFreeList+0x14>
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	60fb      	str	r3, [r7, #12]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d8f7      	bhi.n	8005fce <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	68ba      	ldr	r2, [r7, #8]
 8005fe8:	4413      	add	r3, r2
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	429a      	cmp	r2, r3
 8005fee:	d108      	bne.n	8006002 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	685a      	ldr	r2, [r3, #4]
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	441a      	add	r2, r3
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	685b      	ldr	r3, [r3, #4]
 800600a:	68ba      	ldr	r2, [r7, #8]
 800600c:	441a      	add	r2, r3
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	429a      	cmp	r2, r3
 8006014:	d118      	bne.n	8006048 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	4b15      	ldr	r3, [pc, #84]	; (8006070 <prvInsertBlockIntoFreeList+0xb0>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	429a      	cmp	r2, r3
 8006020:	d00d      	beq.n	800603e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	685a      	ldr	r2, [r3, #4]
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	441a      	add	r2, r3
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	681a      	ldr	r2, [r3, #0]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	601a      	str	r2, [r3, #0]
 800603c:	e008      	b.n	8006050 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800603e:	4b0c      	ldr	r3, [pc, #48]	; (8006070 <prvInsertBlockIntoFreeList+0xb0>)
 8006040:	681a      	ldr	r2, [r3, #0]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	601a      	str	r2, [r3, #0]
 8006046:	e003      	b.n	8006050 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	429a      	cmp	r2, r3
 8006056:	d002      	beq.n	800605e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800605e:	bf00      	nop
 8006060:	3714      	adds	r7, #20
 8006062:	46bd      	mov	sp, r7
 8006064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	2001e264 	.word	0x2001e264
 8006070:	2001e26c 	.word	0x2001e26c

08006074 <memset>:
 8006074:	4402      	add	r2, r0
 8006076:	4603      	mov	r3, r0
 8006078:	4293      	cmp	r3, r2
 800607a:	d100      	bne.n	800607e <memset+0xa>
 800607c:	4770      	bx	lr
 800607e:	f803 1b01 	strb.w	r1, [r3], #1
 8006082:	e7f9      	b.n	8006078 <memset+0x4>

08006084 <__libc_init_array>:
 8006084:	b570      	push	{r4, r5, r6, lr}
 8006086:	4d0d      	ldr	r5, [pc, #52]	; (80060bc <__libc_init_array+0x38>)
 8006088:	4c0d      	ldr	r4, [pc, #52]	; (80060c0 <__libc_init_array+0x3c>)
 800608a:	1b64      	subs	r4, r4, r5
 800608c:	10a4      	asrs	r4, r4, #2
 800608e:	2600      	movs	r6, #0
 8006090:	42a6      	cmp	r6, r4
 8006092:	d109      	bne.n	80060a8 <__libc_init_array+0x24>
 8006094:	4d0b      	ldr	r5, [pc, #44]	; (80060c4 <__libc_init_array+0x40>)
 8006096:	4c0c      	ldr	r4, [pc, #48]	; (80060c8 <__libc_init_array+0x44>)
 8006098:	f000 f826 	bl	80060e8 <_init>
 800609c:	1b64      	subs	r4, r4, r5
 800609e:	10a4      	asrs	r4, r4, #2
 80060a0:	2600      	movs	r6, #0
 80060a2:	42a6      	cmp	r6, r4
 80060a4:	d105      	bne.n	80060b2 <__libc_init_array+0x2e>
 80060a6:	bd70      	pop	{r4, r5, r6, pc}
 80060a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80060ac:	4798      	blx	r3
 80060ae:	3601      	adds	r6, #1
 80060b0:	e7ee      	b.n	8006090 <__libc_init_array+0xc>
 80060b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80060b6:	4798      	blx	r3
 80060b8:	3601      	adds	r6, #1
 80060ba:	e7f2      	b.n	80060a2 <__libc_init_array+0x1e>
 80060bc:	080061d8 	.word	0x080061d8
 80060c0:	080061d8 	.word	0x080061d8
 80060c4:	080061d8 	.word	0x080061d8
 80060c8:	080061dc 	.word	0x080061dc

080060cc <memcpy>:
 80060cc:	440a      	add	r2, r1
 80060ce:	4291      	cmp	r1, r2
 80060d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80060d4:	d100      	bne.n	80060d8 <memcpy+0xc>
 80060d6:	4770      	bx	lr
 80060d8:	b510      	push	{r4, lr}
 80060da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060e2:	4291      	cmp	r1, r2
 80060e4:	d1f9      	bne.n	80060da <memcpy+0xe>
 80060e6:	bd10      	pop	{r4, pc}

080060e8 <_init>:
 80060e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ea:	bf00      	nop
 80060ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ee:	bc08      	pop	{r3}
 80060f0:	469e      	mov	lr, r3
 80060f2:	4770      	bx	lr

080060f4 <_fini>:
 80060f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060f6:	bf00      	nop
 80060f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060fa:	bc08      	pop	{r3}
 80060fc:	469e      	mov	lr, r3
 80060fe:	4770      	bx	lr
