set_property LOC SLICE_X0Y0 [get_cells {line_tdc_inst/genblk1[0].carry4_first.CARRY4_INST}]


set_property PACKAGE_PIN AD21 [get_ports reset]
set_property PACKAGE_PIN AE23 [get_ports sg_start]
set_property PACKAGE_PIN AD23 [get_ports clk_sys]

# set_property PACKAGE_PIN G23 [get_ports {value_gap[11]}]
# set_property PACKAGE_PIN F26 [get_ports {value_gap[10]}]
# set_property PACKAGE_PIN A25 [get_ports {value_gap[9]}]
set_property PACKAGE_PIN B24 [get_ports {value_gap[8]}]
set_property PACKAGE_PIN F25 [get_ports {value_gap[7]}]
set_property PACKAGE_PIN D24 [get_ports {value_gap[6]}]
set_property PACKAGE_PIN E25 [get_ports {value_gap[5]}]
set_property PACKAGE_PIN D26 [get_ports {value_gap[4]}]
set_property PACKAGE_PIN C24 [get_ports {value_gap[3]}]
set_property PACKAGE_PIN E24 [get_ports {value_gap[2]}]
set_property PACKAGE_PIN E23 [get_ports {value_gap[1]}]
set_property PACKAGE_PIN D23 [get_ports {value_gap[0]}]
set_property PACKAGE_PIN D27 [get_ports cs_gap]
set_property PACKAGE_PIN U22 [get_ports cs_gap_delay]

# set_property IOSTANDARD LVCMOS25 [get_ports {value_gap[11]}]
# set_property IOSTANDARD LVCMOS25 [get_ports {value_gap[10]}]
# set_property IOSTANDARD LVCMOS25 [get_ports {value_gap[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {value_gap[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {value_gap[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {value_gap[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {value_gap[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {value_gap[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {value_gap[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {value_gap[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {value_gap[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {value_gap[0]}]


set_property IOSTANDARD LVCMOS33 [get_ports cs_gap]
set_property IOSTANDARD LVCMOS33 [get_ports cs_gap_delay]
set_property IOSTANDARD LVCMOS33 [get_ports reset]
set_property IOSTANDARD LVCMOS33 [get_ports sg_start]
set_property IOSTANDARD LVCMOS33 [get_ports clk_sys]





