# do questao6.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:13 on Apr 13,2023
# vlog -work work questao6.vo 
# -- Compiling module questao6
# 
# Top level modules:
# 	questao6
# End time: 00:15:13 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:15:13 on Apr 13,2023
# vlog -work work Waveform6.vwf.vt 
# -- Compiling module questao6_vlg_vec_tst
# 
# Top level modules:
# 	questao6_vlg_vec_tst
# End time: 00:15:13 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.questao6_vlg_vec_tst 
# Start time: 00:15:13 on Apr 13,2023
# Loading work.questao6_vlg_vec_tst
# Loading work.questao6
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#23
# ** Note: $finish    : Waveform6.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /questao6_vlg_vec_tst
# End time: 00:15:14 on Apr 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
