$date
	Mon Sep 09 18:45:16 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module all_gate_test $end
$var wire 1 ! y6 $end
$var wire 1 " y5 $end
$var wire 1 # y4 $end
$var wire 1 $ y3 $end
$var wire 1 % y2 $end
$var wire 1 & y1 $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module uut $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 & y1 $end
$var wire 1 % y2 $end
$var wire 1 $ y3 $end
$var wire 1 # y4 $end
$var wire 1 " y5 $end
$var wire 1 ! y6 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
1$
1#
0"
1!
$end
#14
1%
0#
1"
0!
1(
#28
0(
1'
#42
1&
0$
0"
1!
1(
#56
