// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
{
  // This is a cfg hjson group for GTECH synthesis.
  // It includes all GTECH synthesis setups used in top_earlgrey.
  name: top_earlgrey_gtech_batch_syn

  import_cfgs: [// Project wide common cfg file
                "{proj_root}/hw/data/common_project_cfg.hjson"]

  flow: syn

  // Maintain alphabetical order below.
  use_cfgs: [// Block-level GTECH synthesis flows.
             "{proj_root}/hw/ip/aes/syn/aes_gtech_syn_cfg.hjson",
             "{proj_root}/hw/ip/aes/syn/aes_wrap_gtech_syn_cfg.hjson",
             "{proj_root}/hw/ip/keymgr/syn/keymgr_gtech_syn_cfg.hjson",
             "{proj_root}/hw/ip/kmac/syn/kmac_gtech_syn_cfg.hjson",
             "{proj_root}/hw/ip/lc_ctrl/syn/lc_ctrl_gtech_syn_cfg.hjson",
             "{proj_root}/hw/ip/otbn/syn/otbn_gtech_syn_cfg.hjson",
             "{proj_root}/hw/ip/otp_ctrl/syn/otp_ctrl_gtech_syn_cfg.hjson",
             "{proj_root}/hw/ip/rv_core_ibex/syn/rv_core_ibex_gtech_syn_cfg.hjson",
             // Top-level GTECH synthesis flows.
             // TODO: align Verilator and ASIC versions.
             "{proj_root}/hw/top_earlgrey/syn/top_earlgrey_gtech_syn_cfg.hjson"]
}
