$date
	Tue Jan 03 22:51:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DFF_tb $end
$var wire 4 ! B [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 1 # CLK $end
$var reg 1 $ RESET $end
$scope module dff $end
$var wire 4 % a [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 4 & b [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx %
1$
0#
bx "
b0 !
$end
#5000
1#
#10000
b1001 "
b1001 %
0#
0$
#15000
b1001 !
b1001 &
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
