Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/petro/Projects/edu/poc/de10nano/projects/isa_cisc/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/petro/Projects/edu/poc/de10nano/projects/isa_cisc/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/petro/Projects/edu/poc/de10nano/projects/isa_cisc/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/petro/Projects/edu/poc/de10nano/projects/isa_cisc/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
