#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Feb 13 10:28:39 2024
# Process ID: 12832
# Current directory: C:/ECE281_code/ece281-ice3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6964 C:\ECE281_code\ece281-ice3\fullAdder.xpr
# Log file: C:/ECE281_code/ece281-ice3/vivado.log
# Journal file: C:/ECE281_code/ece281-ice3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/ECE281_code/ece281-ice3/fullAdder.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/ECE281_code/ece281-ice3/fullAdder.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse C:/ECE281_code/ece281-ice3/src/hdl/halfAdder.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 4
[Tue Feb 13 10:30:45 2024] Launched synth_1...
Run output will be captured here: C:/ECE281_code/ece281-ice3/fullAdder.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'halfAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj halfAdder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity halfAdder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea1aea8553474ced85dc86dcdbbeee49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot halfAdder_tb_behav xil_defaultlib.halfAdder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] halfadder remains a black-box since it has no binding entity [C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture test_bench of entity xil_defaultlib.halfadder_tb
Built simulation snapshot halfAdder_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim/xsim.dir/halfAdder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 13 10:30:54 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "halfAdder_tb_behav -key {Behavioral:sim_1:Functional:halfAdder_tb} -tclbatch {halfAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source halfAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: bad sum
Time: 20 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
Error: bad sum
Time: 30 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
Error: bad sum
Time: 40 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
Error: bad carry
Time: 40 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'halfAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 843.270 ; gain = 0.000
reset_run synth_1
set_property -name {xsim.simulate.runtime} -value {80 ns} -objects [get_filesets sim_1]
update_ip_catalog
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/ECE281_code/ece281-ice3/src/hdl/top_basys3_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/ECE281_code/ece281-ice3/src/hdl/top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/ECE281_code/ece281-ice3/src/hdl/halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/ECE281_code/ece281-ice3/src/hdl/top_basys3_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/ECE281_code/ece281-ice3/src/hdl/top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/ECE281_code/ece281-ice3/src/hdl/halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/ECE281_code/ece281-ice3/src/hdl/top_basys3_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/ECE281_code/ece281-ice3/src/hdl/top_basys3.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/ECE281_code/ece281-ice3/src/hdl/halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd:]
update_ip_catalog
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'halfAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj halfAdder_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea1aea8553474ced85dc86dcdbbeee49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot halfAdder_tb_behav xil_defaultlib.halfAdder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] halfadder remains a black-box since it has no binding entity [C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd:77]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "halfAdder_tb_behav -key {Behavioral:sim_1:Functional:halfAdder_tb} -tclbatch {halfAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source halfAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80 ns
Error: bad sum
Time: 20 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
Error: bad sum
Time: 30 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
Error: bad sum
Time: 40 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
Error: bad carry
Time: 40 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'halfAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'halfAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj halfAdder_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea1aea8553474ced85dc86dcdbbeee49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot halfAdder_tb_behav xil_defaultlib.halfAdder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] halfadder remains a black-box since it has no binding entity [C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd:77]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "halfAdder_tb_behav -key {Behavioral:sim_1:Functional:halfAdder_tb} -tclbatch {halfAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source halfAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80 ns
Error: bad sum
Time: 20 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
Error: bad sum
Time: 30 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
Error: bad sum
Time: 40 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
Error: bad carry
Time: 40 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'halfAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80 ns
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/ECE281_code/ece281-ice3/src/hdl/halfAdder.vhd
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'halfAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj halfAdder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281_code/ece281-ice3/src/hdl/halfAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity halfAdder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea1aea8553474ced85dc86dcdbbeee49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot halfAdder_tb_behav xil_defaultlib.halfAdder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture halfadder_arch of entity xil_defaultlib.halfAdder [halfadder_default]
Compiling architecture test_bench of entity xil_defaultlib.halfadder_tb
Built simulation snapshot halfAdder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "halfAdder_tb_behav -key {Behavioral:sim_1:Functional:halfAdder_tb} -tclbatch {halfAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source halfAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80 ns
Error: bad sum
Time: 40 ns  Iteration: 0  Process: /halfAdder_tb/test_process  File: C:/ECE281_code/ece281-ice3/src/hdl/halfAdder_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'halfAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80 ns
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/ECE281_code/ece281-ice3/src/hdl/top_basys3.vhd
update_compile_order -fileset sim_1
set_property top top_basys3_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_basys3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_basys3_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281_code/ece281-ice3/src/hdl/top_basys3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_basys3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ECE281_code/ece281-ice3/src/hdl/top_basys3_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_basys3_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ea1aea8553474ced85dc86dcdbbeee49 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_basys3_tb_behav xil_defaultlib.top_basys3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture halfadder_arch of entity xil_defaultlib.halfAdder [halfadder_default]
Compiling architecture top_basys3_arch of entity xil_defaultlib.top_basys3 [top_basys3_default]
Compiling architecture test_bench of entity xil_defaultlib.top_basys3_tb
Built simulation snapshot top_basys3_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim/xsim.dir/top_basys3_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Feb 13 10:46:40 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 874.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE281_code/ece281-ice3/fullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_basys3_tb_behav -key {Behavioral:sim_1:Functional:top_basys3_tb} -tclbatch {top_basys3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_basys3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 80 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_basys3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 80 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 882.945 ; gain = 8.605
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 13 10:47:01 2024] Launched synth_1...
Run output will be captured here: C:/ECE281_code/ece281-ice3/fullAdder.runs/synth_1/runme.log
[Tue Feb 13 10:47:01 2024] Launched impl_1...
Run output will be captured here: C:/ECE281_code/ece281-ice3/fullAdder.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 13 10:50:56 2024] Launched synth_1...
Run output will be captured here: C:/ECE281_code/ece281-ice3/fullAdder.runs/synth_1/runme.log
[Tue Feb 13 10:50:56 2024] Launched impl_1...
Run output will be captured here: C:/ECE281_code/ece281-ice3/fullAdder.runs/impl_1/runme.log
