# Copyright lowRISC contributors.
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0
#
# Run these checks with:
#  ./util/dvsim/dvsim.py hw/top_earlgrey/formal/chip_conn_cfg.hjson

,NAME,SRC BLOCK,SRC SIGNAL,DEST BLOCK,DEST SIGNAL,,,,,,

# Verify that the ram_cfg signal from AST is connected to OTBN.
CONNECTION,OTBN_RAM_CFG_AST,top_earlgrey.u_otbn,ram_cfg_i,u_ast,spram_rm_o
