{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 21:31:28 2018 " "Info: Processing started: Tue Dec 18 21:31:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bit16_value_save -c bit16_value_save " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bit16_value_save -c bit16_value_save" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../d_latch_pro/d_latch_pro.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../d_latch_pro/d_latch_pro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch_pro-Behavior " "Info: Found design unit 1: d_latch_pro-Behavior" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 60 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 d_latch_pro " "Info: Found entity 1: d_latch_pro" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../lab2/Display_single/Display_single.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../lab2/Display_single/Display_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_single-D_arch " "Info: Found design unit 1: Display_single-D_arch" {  } { { "../../lab2/Display_single/Display_single.vhd" "" { Text "F:/study/数字电路/实验/lab2/Display_single/Display_single.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Display_single " "Info: Found entity 1: Display_single" {  } { { "../../lab2/Display_single/Display_single.vhd" "" { Text "F:/study/数字电路/实验/lab2/Display_single/Display_single.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../lab2/Display_four/Display_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../lab2/Display_four/Display_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_4-arch_D4 " "Info: Found design unit 1: Display_4-arch_D4" {  } { { "../../lab2/Display_four/Display_4.vhd" "" { Text "F:/study/数字电路/实验/lab2/Display_four/Display_4.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Display_4 " "Info: Found entity 1: Display_4" {  } { { "../../lab2/Display_four/Display_4.vhd" "" { Text "F:/study/数字电路/实验/lab2/Display_four/Display_4.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16_value_save.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bit16_value_save.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16_value_save-arch " "Info: Found design unit 1: bit16_value_save-arch" {  } { { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bit16_value_save " "Info: Found entity 1: bit16_value_save" {  } { { "bit16_value_save.vhd" "" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "bit16_value_save " "Info: Elaborating entity \"bit16_value_save\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch_pro d_latch_pro:ua0 " "Info: Elaborating entity \"d_latch_pro\" for hierarchy \"d_latch_pro:ua0\"" {  } { { "bit16_value_save.vhd" "ua0" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q d_latch_pro.vhd(64) " "Warning (10631): VHDL Process Statement warning at d_latch_pro.vhd(64): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q d_latch_pro.vhd(64) " "Info (10041): Inferred latch for \"q\" at d_latch_pro.vhd(64)" {  } { { "../d_latch_pro/d_latch_pro.vhd" "" { Text "F:/study/数字电路/实验/lab3/d_latch_pro/d_latch_pro.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_single Display_single:d1 " "Info: Elaborating entity \"Display_single\" for hierarchy \"Display_single:d1\"" {  } { { "bit16_value_save.vhd" "d1" { Text "F:/study/数字电路/实验/lab3/bit16_value_save/bit16_value_save.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Info: Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "144 " "Info: Implemented 144 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 18 21:31:30 2018 " "Info: Processing ended: Tue Dec 18 21:31:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
