#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed May 15 18:40:32 2024
# Process ID: 125639
# Current directory: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axis_subset_converter_out_0_synth_1
# Command line: vivado -log system_axis_subset_converter_out_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axis_subset_converter_out_0.tcl
# Log file: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axis_subset_converter_out_0_synth_1/system_axis_subset_converter_out_0.vds
# Journal file: /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axis_subset_converter_out_0_synth_1/vivado.jou
# Running On: secil7.siame.univ-tlse3.fr, OS: Linux, CPU Frequency: 3700.981 MHz, CPU Physical cores: 8, Host memory: 16464 MB
#-----------------------------------------------------------
Sourcing tcl script '/nfs/xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
source system_axis_subset_converter_out_0.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1544.707 ; gain = 0.023 ; free physical = 160 ; free virtual = 10862
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/nfs/xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axis_subset_converter_out_0
Command: synth_design -top system_axis_subset_converter_out_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 126126
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2295.176 ; gain = 376.676 ; free physical = 346 ; free virtual = 8931
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axis_subset_converter_out_0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/synth/system_axis_subset_converter_out_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_system_axis_subset_converter_out_0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/top_system_axis_subset_converter_out_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_subset_converter_v1_1_28_core' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/d78a/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axis_subset_converter_v1_1_28_core' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ipshared/d78a/hdl/axis_subset_converter_v1_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'tdata_system_axis_subset_converter_out_0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tdata_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdata_system_axis_subset_converter_out_0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tdata_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tuser_system_axis_subset_converter_out_0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tuser_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tuser_system_axis_subset_converter_out_0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tuser_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tid_system_axis_subset_converter_out_0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tid_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tid_system_axis_subset_converter_out_0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tid_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tdest_system_axis_subset_converter_out_0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tdest_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tdest_system_axis_subset_converter_out_0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tdest_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tstrb_system_axis_subset_converter_out_0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tstrb_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tstrb_system_axis_subset_converter_out_0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tstrb_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tkeep_system_axis_subset_converter_out_0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tkeep_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tkeep_system_axis_subset_converter_out_0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tkeep_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'tlast_system_axis_subset_converter_out_0' [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tlast_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'tlast_system_axis_subset_converter_out_0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/tlast_system_axis_subset_converter_out_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'top_system_axis_subset_converter_out_0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/hdl/top_system_axis_subset_converter_out_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'system_axis_subset_converter_out_0' (0#1) [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/synth/system_axis_subset_converter_out_0.v:53]
WARNING: [Synth 8-7129] Port tid[0] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[3] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[2] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[1] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tkeep[0] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[3] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tlast_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[14] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[13] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[12] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[11] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[10] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[9] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[8] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[7] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[6] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[5] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[4] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[3] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[2] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[1] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[0] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tid[0] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdest[0] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[3] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[2] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[1] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tstrb[0] in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tlast in module tkeep_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[31] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[30] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[29] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[28] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[27] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[26] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[25] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[24] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[23] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[22] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[21] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[20] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[19] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[18] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[17] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[16] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[15] in module tstrb_system_axis_subset_converter_out_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2367.082 ; gain = 448.582 ; free physical = 559 ; free virtual = 9065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2381.926 ; gain = 463.426 ; free physical = 530 ; free virtual = 9060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2381.926 ; gain = 463.426 ; free physical = 530 ; free virtual = 9060
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2381.926 ; gain = 0.000 ; free physical = 525 ; free virtual = 9057
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/system_axis_subset_converter_out_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.gen/sources_1/bd/system/ip/system_axis_subset_converter_out_0/system_axis_subset_converter_out_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axis_subset_converter_out_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axis_subset_converter_out_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.863 ; gain = 0.000 ; free physical = 836 ; free virtual = 9521
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2454.863 ; gain = 0.000 ; free physical = 900 ; free virtual = 9602
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 4540 ; free virtual = 14728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 4532 ; free virtual = 14723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axis_subset_converter_out_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 4525 ; free virtual = 14720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 4746 ; free virtual = 14954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 4473 ; free virtual = 14678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 3746 ; free virtual = 13985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 3746 ; free virtual = 13985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 3745 ; free virtual = 13984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 5583 ; free virtual = 16617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 5559 ; free virtual = 16593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 5559 ; free virtual = 16592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 5559 ; free virtual = 16592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 5558 ; free virtual = 16592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 5558 ; free virtual = 16592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 5555 ; free virtual = 16589
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 2454.863 ; gain = 463.426 ; free physical = 5440 ; free virtual = 16473
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 2454.863 ; gain = 536.363 ; free physical = 5420 ; free virtual = 16454
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.863 ; gain = 0.000 ; free physical = 5404 ; free virtual = 16438
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.863 ; gain = 0.000 ; free physical = 5701 ; free virtual = 16748
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4a699f80
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:55 . Memory (MB): peak = 2454.863 ; gain = 879.406 ; free physical = 5701 ; free virtual = 16747
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1335.773; main = 1052.441; forked = 288.227
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4007.883; main = 2422.852; forked = 1585.031
INFO: [Common 17-1381] The checkpoint '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axis_subset_converter_out_0_synth_1/system_axis_subset_converter_out_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axis_subset_converter_out_0, cache-ID = 629d616d3a823aa5
INFO: [Common 17-1381] The checkpoint '/nfs/home/m1info3/Documents/TER_FPGA/Zybo-Z7/hw/proj/hw.runs/system_axis_subset_converter_out_0_synth_1/system_axis_subset_converter_out_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axis_subset_converter_out_0_utilization_synth.rpt -pb system_axis_subset_converter_out_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 15 18:41:58 2024...
