INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/d_ff.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dff
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc1/exc1.srcs/sources_1/new/sync_fa.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_fa
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sources_1/new/sync_fa_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_fa_4bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mpres/Desktop/3rd_exercise/3rd_exercise/exc2/exc2.srcs/sim_1/new/sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sim
