#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */
typedef  struct TYPE_8__   TYPE_4__ ;
typedef  struct TYPE_7__   TYPE_3__ ;
typedef  struct TYPE_6__   TYPE_2__ ;
typedef  struct TYPE_5__   TYPE_1__ ;

/* Type definitions */
struct omap_video_timings {int /*<<< orphan*/  pixelclock; int /*<<< orphan*/  y_res; int /*<<< orphan*/  x_res; } ;
struct omap_overlay_manager {int dummy; } ;
struct omap_dss_device {int dummy; } ;
struct dss_pll_clock_info {int /*<<< orphan*/ * clkout; int /*<<< orphan*/  clkdco; int /*<<< orphan*/  member_0; } ;
struct TYPE_6__ {int /*<<< orphan*/  pll; } ;
struct TYPE_7__ {struct omap_video_timings timings; } ;
struct TYPE_5__ {struct omap_overlay_manager* manager; } ;
struct TYPE_8__ {TYPE_2__ pll; int /*<<< orphan*/  wp; TYPE_3__ cfg; int /*<<< orphan*/  core; int /*<<< orphan*/  phy; TYPE_1__ output; } ;

/* Variables and functions */
 int /*<<< orphan*/  DSSDBG (char*,...) ; 
 int /*<<< orphan*/  DSSERR (char*) ; 
 int EIO ; 
 int HDMI_IRQ_LINK_CONNECT ; 
 int HDMI_IRQ_LINK_DISCONNECT ; 
 int /*<<< orphan*/  HDMI_PHYPWRCMD_LDOON ; 
 int /*<<< orphan*/  HDMI_PHYPWRCMD_OFF ; 
 int /*<<< orphan*/  dispc_enable_gamma_table (int /*<<< orphan*/ ) ; 
 int dss_mgr_enable (struct omap_overlay_manager*) ; 
 int /*<<< orphan*/  dss_mgr_set_timings (struct omap_overlay_manager*,struct omap_video_timings*) ; 
 int /*<<< orphan*/  dss_pll_disable (int /*<<< orphan*/ *) ; 
 int dss_pll_enable (int /*<<< orphan*/ *) ; 
 int dss_pll_set_config (int /*<<< orphan*/ *,struct dss_pll_clock_info*) ; 
 TYPE_4__ hdmi ; 
 int /*<<< orphan*/  hdmi5_configure (int /*<<< orphan*/ *,int /*<<< orphan*/ *,TYPE_3__*) ; 
 int hdmi_phy_configure (int /*<<< orphan*/ *,int /*<<< orphan*/ ,int /*<<< orphan*/ ) ; 
 int /*<<< orphan*/  hdmi_pll_compute (TYPE_2__*,int /*<<< orphan*/ ,struct dss_pll_clock_info*) ; 
 int /*<<< orphan*/  hdmi_power_off_core (struct omap_dss_device*) ; 
 int hdmi_power_on_core (struct omap_dss_device*) ; 
 int /*<<< orphan*/  hdmi_wp_clear_irqenable (int /*<<< orphan*/ *,int) ; 
 int /*<<< orphan*/  hdmi_wp_get_irqstatus (int /*<<< orphan*/ *) ; 
 int /*<<< orphan*/  hdmi_wp_set_irqenable (int /*<<< orphan*/ *,int) ; 
 int /*<<< orphan*/  hdmi_wp_set_irqstatus (int /*<<< orphan*/ *,int /*<<< orphan*/ ) ; 
 int hdmi_wp_set_phy_pwr (int /*<<< orphan*/ *,int /*<<< orphan*/ ) ; 
 int hdmi_wp_video_start (int /*<<< orphan*/ *) ; 
 int /*<<< orphan*/  hdmi_wp_video_stop (int /*<<< orphan*/ *) ; 

__attribute__((used)) static int hdmi_power_on_full(struct omap_dss_device *dssdev)
{
	int r;
	struct omap_video_timings *p;
	struct omap_overlay_manager *mgr = hdmi.output.manager;
	struct dss_pll_clock_info hdmi_cinfo = { 0 };

	r = hdmi_power_on_core(dssdev);
	if (r)
		return r;

	p = &hdmi.cfg.timings;

	DSSDBG("hdmi_power_on x_res= %d y_res = %d\n", p->x_res, p->y_res);

	hdmi_pll_compute(&hdmi.pll, p->pixelclock, &hdmi_cinfo);

	/* disable and clear irqs */
	hdmi_wp_clear_irqenable(&hdmi.wp, 0xffffffff);
	hdmi_wp_set_irqstatus(&hdmi.wp,
			hdmi_wp_get_irqstatus(&hdmi.wp));

	r = dss_pll_enable(&hdmi.pll.pll);
	if (r) {
		DSSERR("Failed to enable PLL\n");
		goto err_pll_enable;
	}

	r = dss_pll_set_config(&hdmi.pll.pll, &hdmi_cinfo);
	if (r) {
		DSSERR("Failed to configure PLL\n");
		goto err_pll_cfg;
	}

	r = hdmi_phy_configure(&hdmi.phy, hdmi_cinfo.clkdco,
		hdmi_cinfo.clkout[0]);
	if (r) {
		DSSDBG("Failed to start PHY\n");
		goto err_phy_cfg;
	}

	r = hdmi_wp_set_phy_pwr(&hdmi.wp, HDMI_PHYPWRCMD_LDOON);
	if (r)
		goto err_phy_pwr;

	hdmi5_configure(&hdmi.core, &hdmi.wp, &hdmi.cfg);

	/* bypass TV gamma table */
	dispc_enable_gamma_table(0);

	/* tv size */
	dss_mgr_set_timings(mgr, p);

	r = hdmi_wp_video_start(&hdmi.wp);
	if (r)
		goto err_vid_enable;

	r = dss_mgr_enable(mgr);
	if (r)
		goto err_mgr_enable;

	hdmi_wp_set_irqenable(&hdmi.wp,
			HDMI_IRQ_LINK_CONNECT | HDMI_IRQ_LINK_DISCONNECT);

	return 0;

err_mgr_enable:
	hdmi_wp_video_stop(&hdmi.wp);
err_vid_enable:
	hdmi_wp_set_phy_pwr(&hdmi.wp, HDMI_PHYPWRCMD_OFF);
err_phy_pwr:
err_phy_cfg:
err_pll_cfg:
	dss_pll_disable(&hdmi.pll.pll);
err_pll_enable:
	hdmi_power_off_core(dssdev);
	return -EIO;
}