<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-mxc › include › mach › iomux-mx3.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>iomux-mx3.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2004-2006 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> * Copyright (C) 2008 by Sascha Hauer &lt;kernel@pengutronix.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version 2</span>
<span class="cm"> * of the License, or (at your option) any later version.</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,</span>
<span class="cm"> * MA 02110-1301, USA.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __MACH_IOMUX_MX3_H__</span>
<span class="cp">#define __MACH_IOMUX_MX3_H__</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cm">/*</span>
<span class="cm"> * various IOMUX output functions</span>
<span class="cm"> */</span>

<span class="cp">#define	IOMUX_OCONFIG_GPIO (0 &lt;&lt; 4)	</span><span class="cm">/* used as GPIO */</span><span class="cp"></span>
<span class="cp">#define	IOMUX_OCONFIG_FUNC (1 &lt;&lt; 4)	</span><span class="cm">/* used as function */</span><span class="cp"></span>
<span class="cp">#define	IOMUX_OCONFIG_ALT1 (2 &lt;&lt; 4)	</span><span class="cm">/* used as alternate function 1 */</span><span class="cp"></span>
<span class="cp">#define	IOMUX_OCONFIG_ALT2 (3 &lt;&lt; 4)	</span><span class="cm">/* used as alternate function 2 */</span><span class="cp"></span>
<span class="cp">#define	IOMUX_OCONFIG_ALT3 (4 &lt;&lt; 4)	</span><span class="cm">/* used as alternate function 3 */</span><span class="cp"></span>
<span class="cp">#define	IOMUX_OCONFIG_ALT4 (5 &lt;&lt; 4)	</span><span class="cm">/* used as alternate function 4 */</span><span class="cp"></span>
<span class="cp">#define	IOMUX_OCONFIG_ALT5 (6 &lt;&lt; 4)	</span><span class="cm">/* used as alternate function 5 */</span><span class="cp"></span>
<span class="cp">#define	IOMUX_OCONFIG_ALT6 (7 &lt;&lt; 4)	</span><span class="cm">/* used as alternate function 6 */</span><span class="cp"></span>
<span class="cp">#define	IOMUX_ICONFIG_NONE  0		</span><span class="cm">/* not configured for input */</span><span class="cp"></span>
<span class="cp">#define	IOMUX_ICONFIG_GPIO  1		</span><span class="cm">/* used as GPIO */</span><span class="cp"></span>
<span class="cp">#define	IOMUX_ICONFIG_FUNC  2		</span><span class="cm">/* used as function */</span><span class="cp"></span>
<span class="cp">#define	IOMUX_ICONFIG_ALT1  4		</span><span class="cm">/* used as alternate function 1 */</span><span class="cp"></span>
<span class="cp">#define	IOMUX_ICONFIG_ALT2  8		</span><span class="cm">/* used as alternate function 2 */</span><span class="cp"></span>

<span class="cp">#define IOMUX_CONFIG_GPIO (IOMUX_OCONFIG_GPIO | IOMUX_ICONFIG_GPIO)</span>
<span class="cp">#define IOMUX_CONFIG_FUNC (IOMUX_OCONFIG_FUNC | IOMUX_ICONFIG_FUNC)</span>
<span class="cp">#define IOMUX_CONFIG_ALT1 (IOMUX_OCONFIG_ALT1 | IOMUX_ICONFIG_ALT1)</span>
<span class="cp">#define IOMUX_CONFIG_ALT2 (IOMUX_OCONFIG_ALT2 | IOMUX_ICONFIG_ALT2)</span>

<span class="cm">/*</span>
<span class="cm"> * various IOMUX pad functions</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">iomux_pad_config</span> <span class="p">{</span>
	<span class="n">PAD_CTL_NOLOOPBACK</span>	<span class="o">=</span> <span class="mh">0x0</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">,</span>
	<span class="n">PAD_CTL_LOOPBACK</span>	<span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">,</span>
	<span class="n">PAD_CTL_PKE_NONE</span>	<span class="o">=</span> <span class="mh">0x0</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">PAD_CTL_PKE_ENABLE</span>	<span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">PAD_CTL_PUE_KEEPER</span>	<span class="o">=</span> <span class="mh">0x0</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">,</span>
	<span class="n">PAD_CTL_PUE_PUD</span>		<span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">,</span>
	<span class="n">PAD_CTL_100K_PD</span>		<span class="o">=</span> <span class="mh">0x0</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">PAD_CTL_100K_PU</span>		<span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">PAD_CTL_47K_PU</span>		<span class="o">=</span> <span class="mh">0x2</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">PAD_CTL_22K_PU</span>		<span class="o">=</span> <span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">PAD_CTL_HYS_CMOS</span>	<span class="o">=</span> <span class="mh">0x0</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">PAD_CTL_HYS_SCHMITZ</span>	<span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">PAD_CTL_ODE_CMOS</span>	<span class="o">=</span> <span class="mh">0x0</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">PAD_CTL_ODE_OpenDrain</span>	<span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">PAD_CTL_DRV_NORMAL</span>	<span class="o">=</span> <span class="mh">0x0</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">PAD_CTL_DRV_HIGH</span>	<span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">PAD_CTL_DRV_MAX</span>		<span class="o">=</span> <span class="mh">0x2</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">PAD_CTL_SRE_SLOW</span>	<span class="o">=</span> <span class="mh">0x0</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">PAD_CTL_SRE_FAST</span>	<span class="o">=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * various IOMUX general purpose functions</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">iomux_gp_func</span> <span class="p">{</span>
	<span class="n">MUX_PGP_FIRI</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">MUX_DDR_MODE</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">MUX_PGP_CSPI_BB</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">MUX_PGP_ATA_1</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">MUX_PGP_ATA_2</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">MUX_PGP_ATA_3</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">MUX_PGP_ATA_4</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">MUX_PGP_ATA_5</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">,</span>
	<span class="n">MUX_PGP_ATA_6</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">MUX_PGP_ATA_7</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">9</span><span class="p">,</span>
	<span class="n">MUX_PGP_ATA_8</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">MUX_PGP_UH2</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">,</span>
	<span class="n">MUX_SDCTL_CSD0_SEL</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">12</span><span class="p">,</span>
	<span class="n">MUX_SDCTL_CSD1_SEL</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">,</span>
	<span class="n">MUX_CSPI1_UART3</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">,</span>
	<span class="n">MUX_EXTDMAREQ2_MBX_SEL</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">,</span>
	<span class="n">MUX_TAMPER_DETECT_EN</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">MUX_PGP_USB_4WIRE</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">,</span>
	<span class="n">MUX_PGP_USB_COMMON</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">,</span>
	<span class="n">MUX_SDHC_MEMSTICK1</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">19</span><span class="p">,</span>
	<span class="n">MUX_SDHC_MEMSTICK2</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">,</span>
	<span class="n">MUX_PGP_SPLL_BYP</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">,</span>
	<span class="n">MUX_PGP_UPLL_BYP</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">,</span>
	<span class="n">MUX_PGP_MSHC1_CLK_SEL</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">,</span>
	<span class="n">MUX_PGP_MSHC2_CLK_SEL</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">,</span>
	<span class="n">MUX_CSPI3_UART5_SEL</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">25</span><span class="p">,</span>
	<span class="n">MUX_PGP_ATA_9</span>			<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">26</span><span class="p">,</span>
	<span class="n">MUX_PGP_USB_SUSPEND</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">,</span>
	<span class="n">MUX_PGP_USB_OTG_LOOPBACK</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">,</span>
	<span class="n">MUX_PGP_USB_HS1_LOOPBACK</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">,</span>
	<span class="n">MUX_PGP_USB_HS2_LOOPBACK</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">,</span>
	<span class="n">MUX_CLKO_DDR_MODE</span>		<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * setups a single pin:</span>
<span class="cm"> * 	- reserves the pin so that it is not claimed by another driver</span>
<span class="cm"> * 	- setups the iomux according to the configuration</span>
<span class="cm"> * 	- if the pin is configured as a GPIO, we claim it through kernel gpiolib</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">mxc_iomux_alloc_pin</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">label</span><span class="p">);</span>
<span class="cm">/*</span>
<span class="cm"> * setups mutliple pins</span>
<span class="cm"> * convenient way to call the above function with tables</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">mxc_iomux_setup_multiple_pins</span><span class="p">(</span><span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">pin_list</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">count</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">label</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * releases a single pin:</span>
<span class="cm"> * 	- make it available for a future use by another driver</span>
<span class="cm"> * 	- frees the GPIO if the pin was configured as GPIO</span>
<span class="cm"> * 	- DOES NOT reconfigure the IOMUX in its reset state</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">mxc_iomux_release_pin</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin</span><span class="p">);</span>
<span class="cm">/*</span>
<span class="cm"> * releases multiple pins</span>
<span class="cm"> * convenvient way to call the above function with tables</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">mxc_iomux_release_multiple_pins</span><span class="p">(</span><span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">pin_list</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * This function enables/disables the general purpose function for a particular</span>
<span class="cm"> * signal.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">mxc_iomux_set_gpr</span><span class="p">(</span><span class="k">enum</span> <span class="n">iomux_gp_func</span><span class="p">,</span> <span class="n">bool</span> <span class="n">en</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * This function only configures the iomux hardware.</span>
<span class="cm"> * It is called by the setup functions and should not be called directly anymore.</span>
<span class="cm"> * It is here visible for backward compatibility</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="n">mxc_iomux_mode</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin_mode</span><span class="p">);</span>

<span class="cp">#define IOMUX_PADNUM_MASK	0x1ff</span>
<span class="cp">#define IOMUX_GPIONUM_SHIFT	9</span>
<span class="cp">#define IOMUX_GPIONUM_MASK	(0xff &lt;&lt; IOMUX_GPIONUM_SHIFT)</span>
<span class="cp">#define IOMUX_MODE_SHIFT	17</span>
<span class="cp">#define IOMUX_MODE_MASK	(0xff &lt;&lt; IOMUX_MODE_SHIFT)</span>

<span class="cp">#define IOMUX_PIN(gpionum, padnum) \</span>
<span class="cp">	(((gpionum &lt;&lt; IOMUX_GPIONUM_SHIFT) &amp; IOMUX_GPIONUM_MASK) | \</span>
<span class="cp">	 (padnum &amp; IOMUX_PADNUM_MASK))</span>

<span class="cp">#define IOMUX_MODE(pin, mode) (pin | mode &lt;&lt; IOMUX_MODE_SHIFT)</span>

<span class="cp">#define IOMUX_TO_GPIO(iomux_pin) \</span>
<span class="cp">	((iomux_pin &amp; IOMUX_GPIONUM_MASK) &gt;&gt; IOMUX_GPIONUM_SHIFT)</span>
<span class="cp">#define IOMUX_TO_IRQ(iomux_pin) \</span>
<span class="cp">	(((iomux_pin &amp; IOMUX_GPIONUM_MASK) &gt;&gt; IOMUX_GPIONUM_SHIFT) + \</span>
<span class="cp">	MXC_GPIO_IRQ_START)</span>

<span class="cm">/*</span>
<span class="cm"> * This enumeration is constructed based on the Section</span>
<span class="cm"> * &quot;sw_pad_ctl &amp; sw_mux_ctl details&quot; of the MX31 IC Spec. Each enumerated</span>
<span class="cm"> * value is constructed based on the rules described above.</span>
<span class="cm"> */</span>

<span class="k">enum</span> <span class="n">iomux_pins</span> <span class="p">{</span>
	<span class="n">MX31_PIN_TTM_PAD</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>   <span class="mi">0</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI3_SPI_RDY</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>   <span class="mi">1</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI3_SCLK</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>   <span class="mi">2</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI3_MISO</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>   <span class="mi">3</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI3_MOSI</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>   <span class="mi">4</span><span class="p">),</span>
	<span class="n">MX31_PIN_CLKSS</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>   <span class="mi">5</span><span class="p">),</span>
	<span class="n">MX31_PIN_CE_CONTROL</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>   <span class="mi">6</span><span class="p">),</span>
	<span class="n">MX31_PIN_ATA_RESET_B</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">95</span><span class="p">,</span>     <span class="mi">7</span><span class="p">),</span>
	<span class="n">MX31_PIN_ATA_DMACK</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">94</span><span class="p">,</span>     <span class="mi">8</span><span class="p">),</span>
	<span class="n">MX31_PIN_ATA_DIOW</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">93</span><span class="p">,</span>     <span class="mi">9</span><span class="p">),</span>
	<span class="n">MX31_PIN_ATA_DIOR</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">92</span><span class="p">,</span>    <span class="mi">10</span><span class="p">),</span>
	<span class="n">MX31_PIN_ATA_CS1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">91</span><span class="p">,</span>    <span class="mi">11</span><span class="p">),</span>
	<span class="n">MX31_PIN_ATA_CS0</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">90</span><span class="p">,</span>    <span class="mi">12</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD1_DATA3</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">63</span><span class="p">,</span>    <span class="mi">13</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD1_DATA2</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">62</span><span class="p">,</span>    <span class="mi">14</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD1_DATA1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">61</span><span class="p">,</span>    <span class="mi">15</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD1_DATA0</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">60</span><span class="p">,</span>    <span class="mi">16</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD1_CLK</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">59</span><span class="p">,</span>    <span class="mi">17</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD1_CMD</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">58</span><span class="p">,</span>    <span class="mi">18</span><span class="p">),</span>
	<span class="n">MX31_PIN_D3_SPL</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">19</span><span class="p">),</span>
	<span class="n">MX31_PIN_D3_CLS</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">20</span><span class="p">),</span>
	<span class="n">MX31_PIN_D3_REV</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">21</span><span class="p">),</span>
	<span class="n">MX31_PIN_CONTRAST</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">22</span><span class="p">),</span>
	<span class="n">MX31_PIN_VSYNC3</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">23</span><span class="p">),</span>
	<span class="n">MX31_PIN_READ</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">24</span><span class="p">),</span>
	<span class="n">MX31_PIN_WRITE</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">25</span><span class="p">),</span>
	<span class="n">MX31_PIN_PAR_RS</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">26</span><span class="p">),</span>
	<span class="n">MX31_PIN_SER_RS</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">89</span><span class="p">,</span>    <span class="mi">27</span><span class="p">),</span>
	<span class="n">MX31_PIN_LCS1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">88</span><span class="p">,</span>    <span class="mi">28</span><span class="p">),</span>
	<span class="n">MX31_PIN_LCS0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">87</span><span class="p">,</span>    <span class="mi">29</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD_D_CLK</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">86</span><span class="p">,</span>    <span class="mi">30</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD_D_IO</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">85</span><span class="p">,</span>    <span class="mi">31</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD_D_I</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">84</span><span class="p">,</span>    <span class="mi">32</span><span class="p">),</span>
	<span class="n">MX31_PIN_DRDY0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">33</span><span class="p">),</span>
	<span class="n">MX31_PIN_FPSHIFT</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">34</span><span class="p">),</span>
	<span class="n">MX31_PIN_HSYNC</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">35</span><span class="p">),</span>
	<span class="n">MX31_PIN_VSYNC0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">36</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD17</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">37</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD16</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">38</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD15</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">39</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD14</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">40</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD13</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">41</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD12</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">42</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD11</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">43</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD10</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">44</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD9</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">45</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD8</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">46</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD7</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">47</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD6</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">48</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD5</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">49</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD4</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">50</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD3</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">51</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD2</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">52</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">53</span><span class="p">),</span>
	<span class="n">MX31_PIN_LD0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">54</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBH2_DATA1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">55</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBH2_DATA0</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">56</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBH2_NXT</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">57</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBH2_STP</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">58</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBH2_DIR</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">59</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBH2_CLK</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">60</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBOTG_DATA7</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">61</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBOTG_DATA6</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">62</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBOTG_DATA5</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">63</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBOTG_DATA4</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">64</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBOTG_DATA3</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">65</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBOTG_DATA2</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">66</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBOTG_DATA1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">67</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBOTG_DATA0</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">68</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBOTG_NXT</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">69</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBOTG_STP</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">70</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBOTG_DIR</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">71</span><span class="p">),</span>
	<span class="n">MX31_PIN_USBOTG_CLK</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">72</span><span class="p">),</span>
	<span class="n">MX31_PIN_USB_BYP</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">31</span><span class="p">,</span>    <span class="mi">73</span><span class="p">),</span>
	<span class="n">MX31_PIN_USB_OC</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">30</span><span class="p">,</span>    <span class="mi">74</span><span class="p">),</span>
	<span class="n">MX31_PIN_USB_PWR</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">29</span><span class="p">,</span>    <span class="mi">75</span><span class="p">),</span>
	<span class="n">MX31_PIN_SJC_MOD</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">76</span><span class="p">),</span>
	<span class="n">MX31_PIN_DE_B</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">77</span><span class="p">),</span>
	<span class="n">MX31_PIN_TRSTB</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">78</span><span class="p">),</span>
	<span class="n">MX31_PIN_TDO</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">79</span><span class="p">),</span>
	<span class="n">MX31_PIN_TDI</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">80</span><span class="p">),</span>
	<span class="n">MX31_PIN_TMS</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">81</span><span class="p">),</span>
	<span class="n">MX31_PIN_TCK</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">82</span><span class="p">),</span>
	<span class="n">MX31_PIN_RTCK</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">83</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_COL7</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">57</span><span class="p">,</span>    <span class="mi">84</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_COL6</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">56</span><span class="p">,</span>    <span class="mi">85</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_COL5</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">55</span><span class="p">,</span>    <span class="mi">86</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_COL4</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">54</span><span class="p">,</span>    <span class="mi">87</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_COL3</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">88</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_COL2</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">89</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_COL1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">90</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_COL0</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">91</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_ROW7</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">53</span><span class="p">,</span>    <span class="mi">92</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_ROW6</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">52</span><span class="p">,</span>    <span class="mi">93</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_ROW5</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">51</span><span class="p">,</span>    <span class="mi">94</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_ROW4</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">50</span><span class="p">,</span>    <span class="mi">95</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_ROW3</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">96</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_ROW2</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">97</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_ROW1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">98</span><span class="p">),</span>
	<span class="n">MX31_PIN_KEY_ROW0</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span>  <span class="mi">99</span><span class="p">),</span>
	<span class="n">MX31_PIN_BATT_LINE</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">49</span><span class="p">,</span>   <span class="mi">100</span><span class="p">),</span>
	<span class="n">MX31_PIN_CTS2</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">101</span><span class="p">),</span>
	<span class="n">MX31_PIN_RTS2</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">102</span><span class="p">),</span>
	<span class="n">MX31_PIN_TXD2</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">28</span><span class="p">,</span>   <span class="mi">103</span><span class="p">),</span>
	<span class="n">MX31_PIN_RXD2</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">27</span><span class="p">,</span>   <span class="mi">104</span><span class="p">),</span>
	<span class="n">MX31_PIN_DTR_DCE2</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">48</span><span class="p">,</span>   <span class="mi">105</span><span class="p">),</span>
	<span class="n">MX31_PIN_DCD_DTE1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">47</span><span class="p">,</span>   <span class="mi">106</span><span class="p">),</span>
	<span class="n">MX31_PIN_RI_DTE1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">46</span><span class="p">,</span>   <span class="mi">107</span><span class="p">),</span>
	<span class="n">MX31_PIN_DSR_DTE1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">45</span><span class="p">,</span>   <span class="mi">108</span><span class="p">),</span>
	<span class="n">MX31_PIN_DTR_DTE1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">44</span><span class="p">,</span>   <span class="mi">109</span><span class="p">),</span>
	<span class="n">MX31_PIN_DCD_DCE1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">43</span><span class="p">,</span>   <span class="mi">110</span><span class="p">),</span>
	<span class="n">MX31_PIN_RI_DCE1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">42</span><span class="p">,</span>   <span class="mi">111</span><span class="p">),</span>
	<span class="n">MX31_PIN_DSR_DCE1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">41</span><span class="p">,</span>   <span class="mi">112</span><span class="p">),</span>
	<span class="n">MX31_PIN_DTR_DCE1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">40</span><span class="p">,</span>   <span class="mi">113</span><span class="p">),</span>
	<span class="n">MX31_PIN_CTS1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">39</span><span class="p">,</span>   <span class="mi">114</span><span class="p">),</span>
	<span class="n">MX31_PIN_RTS1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">38</span><span class="p">,</span>   <span class="mi">115</span><span class="p">),</span>
	<span class="n">MX31_PIN_TXD1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">37</span><span class="p">,</span>   <span class="mi">116</span><span class="p">),</span>
	<span class="n">MX31_PIN_RXD1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">36</span><span class="p">,</span>   <span class="mi">117</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI2_SPI_RDY</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">118</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI2_SCLK</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">119</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI2_SS2</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">120</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI2_SS1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">121</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI2_SS0</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">122</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI2_MISO</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">123</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI2_MOSI</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">124</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI1_SPI_RDY</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">125</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI1_SCLK</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">126</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI1_SS2</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">127</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI1_SS1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">128</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI1_SS0</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">129</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI1_MISO</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">130</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSPI1_MOSI</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">131</span><span class="p">),</span>
	<span class="n">MX31_PIN_SFS6</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">26</span><span class="p">,</span>   <span class="mi">132</span><span class="p">),</span>
	<span class="n">MX31_PIN_SCK6</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">25</span><span class="p">,</span>   <span class="mi">133</span><span class="p">),</span>
	<span class="n">MX31_PIN_SRXD6</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">24</span><span class="p">,</span>   <span class="mi">134</span><span class="p">),</span>
	<span class="n">MX31_PIN_STXD6</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">23</span><span class="p">,</span>   <span class="mi">135</span><span class="p">),</span>
	<span class="n">MX31_PIN_SFS5</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">136</span><span class="p">),</span>
	<span class="n">MX31_PIN_SCK5</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">137</span><span class="p">),</span>
	<span class="n">MX31_PIN_SRXD5</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">22</span><span class="p">,</span>   <span class="mi">138</span><span class="p">),</span>
	<span class="n">MX31_PIN_STXD5</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">21</span><span class="p">,</span>   <span class="mi">139</span><span class="p">),</span>
	<span class="n">MX31_PIN_SFS4</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">140</span><span class="p">),</span>
	<span class="n">MX31_PIN_SCK4</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">141</span><span class="p">),</span>
	<span class="n">MX31_PIN_SRXD4</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">20</span><span class="p">,</span>   <span class="mi">142</span><span class="p">),</span>
	<span class="n">MX31_PIN_STXD4</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">19</span><span class="p">,</span>   <span class="mi">143</span><span class="p">),</span>
	<span class="n">MX31_PIN_SFS3</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">144</span><span class="p">),</span>
	<span class="n">MX31_PIN_SCK3</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">145</span><span class="p">),</span>
	<span class="n">MX31_PIN_SRXD3</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">18</span><span class="p">,</span>   <span class="mi">146</span><span class="p">),</span>
	<span class="n">MX31_PIN_STXD3</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">17</span><span class="p">,</span>   <span class="mi">147</span><span class="p">),</span>
	<span class="n">MX31_PIN_I2C_DAT</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">148</span><span class="p">),</span>
	<span class="n">MX31_PIN_I2C_CLK</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">149</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_PIXCLK</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">83</span><span class="p">,</span>   <span class="mi">150</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_HSYNC</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">82</span><span class="p">,</span>   <span class="mi">151</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_VSYNC</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">81</span><span class="p">,</span>   <span class="mi">152</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_MCLK</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">80</span><span class="p">,</span>   <span class="mi">153</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_D15</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">79</span><span class="p">,</span>   <span class="mi">154</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_D14</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">78</span><span class="p">,</span>   <span class="mi">155</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_D13</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">77</span><span class="p">,</span>   <span class="mi">156</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_D12</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">76</span><span class="p">,</span>   <span class="mi">157</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_D11</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">75</span><span class="p">,</span>   <span class="mi">158</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_D10</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">74</span><span class="p">,</span>   <span class="mi">159</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_D9</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">73</span><span class="p">,</span>   <span class="mi">160</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_D8</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">72</span><span class="p">,</span>   <span class="mi">161</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_D7</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">71</span><span class="p">,</span>   <span class="mi">162</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_D6</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">70</span><span class="p">,</span>   <span class="mi">163</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_D5</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">69</span><span class="p">,</span>   <span class="mi">164</span><span class="p">),</span>
	<span class="n">MX31_PIN_CSI_D4</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">68</span><span class="p">,</span>   <span class="mi">165</span><span class="p">),</span>
	<span class="n">MX31_PIN_M_GRANT</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">166</span><span class="p">),</span>
	<span class="n">MX31_PIN_M_REQUEST</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">167</span><span class="p">),</span>
	<span class="n">MX31_PIN_PC_POE</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">168</span><span class="p">),</span>
	<span class="n">MX31_PIN_PC_RW_B</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">169</span><span class="p">),</span>
	<span class="n">MX31_PIN_IOIS16</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">170</span><span class="p">),</span>
	<span class="n">MX31_PIN_PC_RST</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">171</span><span class="p">),</span>
	<span class="n">MX31_PIN_PC_BVD2</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">172</span><span class="p">),</span>
	<span class="n">MX31_PIN_PC_BVD1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">173</span><span class="p">),</span>
	<span class="n">MX31_PIN_PC_VS2</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">174</span><span class="p">),</span>
	<span class="n">MX31_PIN_PC_VS1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">175</span><span class="p">),</span>
	<span class="n">MX31_PIN_PC_PWRON</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">176</span><span class="p">),</span>
	<span class="n">MX31_PIN_PC_READY</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">177</span><span class="p">),</span>
	<span class="n">MX31_PIN_PC_WAIT_B</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">178</span><span class="p">),</span>
	<span class="n">MX31_PIN_PC_CD2_B</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">179</span><span class="p">),</span>
	<span class="n">MX31_PIN_PC_CD1_B</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">180</span><span class="p">),</span>
	<span class="n">MX31_PIN_D0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">181</span><span class="p">),</span>
	<span class="n">MX31_PIN_D1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">182</span><span class="p">),</span>
	<span class="n">MX31_PIN_D2</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">183</span><span class="p">),</span>
	<span class="n">MX31_PIN_D3</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">184</span><span class="p">),</span>
	<span class="n">MX31_PIN_D4</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">185</span><span class="p">),</span>
	<span class="n">MX31_PIN_D5</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">186</span><span class="p">),</span>
	<span class="n">MX31_PIN_D6</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">187</span><span class="p">),</span>
	<span class="n">MX31_PIN_D7</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">188</span><span class="p">),</span>
	<span class="n">MX31_PIN_D8</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">189</span><span class="p">),</span>
	<span class="n">MX31_PIN_D9</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">190</span><span class="p">),</span>
	<span class="n">MX31_PIN_D10</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">191</span><span class="p">),</span>
	<span class="n">MX31_PIN_D11</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">192</span><span class="p">),</span>
	<span class="n">MX31_PIN_D12</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">193</span><span class="p">),</span>
	<span class="n">MX31_PIN_D13</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">194</span><span class="p">),</span>
	<span class="n">MX31_PIN_D14</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">195</span><span class="p">),</span>
	<span class="n">MX31_PIN_D15</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">196</span><span class="p">),</span>
	<span class="n">MX31_PIN_NFRB</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">16</span><span class="p">,</span>   <span class="mi">197</span><span class="p">),</span>
	<span class="n">MX31_PIN_NFCE_B</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">15</span><span class="p">,</span>   <span class="mi">198</span><span class="p">),</span>
	<span class="n">MX31_PIN_NFWP_B</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">14</span><span class="p">,</span>   <span class="mi">199</span><span class="p">),</span>
	<span class="n">MX31_PIN_NFCLE</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">13</span><span class="p">,</span>   <span class="mi">200</span><span class="p">),</span>
	<span class="n">MX31_PIN_NFALE</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">12</span><span class="p">,</span>   <span class="mi">201</span><span class="p">),</span>
	<span class="n">MX31_PIN_NFRE_B</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">11</span><span class="p">,</span>   <span class="mi">202</span><span class="p">),</span>
	<span class="n">MX31_PIN_NFWE_B</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span>   <span class="mi">203</span><span class="p">),</span>
	<span class="n">MX31_PIN_SDQS3</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">204</span><span class="p">),</span>
	<span class="n">MX31_PIN_SDQS2</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">205</span><span class="p">),</span>
	<span class="n">MX31_PIN_SDQS1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">206</span><span class="p">),</span>
	<span class="n">MX31_PIN_SDQS0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">207</span><span class="p">),</span>
	<span class="n">MX31_PIN_SDCLK_B</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">208</span><span class="p">),</span>
	<span class="n">MX31_PIN_SDCLK</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">209</span><span class="p">),</span>
	<span class="n">MX31_PIN_SDCKE1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">210</span><span class="p">),</span>
	<span class="n">MX31_PIN_SDCKE0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">211</span><span class="p">),</span>
	<span class="n">MX31_PIN_SDWE</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">212</span><span class="p">),</span>
	<span class="n">MX31_PIN_CAS</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">213</span><span class="p">),</span>
	<span class="n">MX31_PIN_RAS</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">214</span><span class="p">),</span>
	<span class="n">MX31_PIN_RW</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">215</span><span class="p">),</span>
	<span class="n">MX31_PIN_BCLK</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">216</span><span class="p">),</span>
	<span class="n">MX31_PIN_LBA</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">217</span><span class="p">),</span>
	<span class="n">MX31_PIN_ECB</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">218</span><span class="p">),</span>
	<span class="n">MX31_PIN_CS5</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">219</span><span class="p">),</span>
	<span class="n">MX31_PIN_CS4</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">220</span><span class="p">),</span>
	<span class="n">MX31_PIN_CS3</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">221</span><span class="p">),</span>
	<span class="n">MX31_PIN_CS2</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">222</span><span class="p">),</span>
	<span class="n">MX31_PIN_CS1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">223</span><span class="p">),</span>
	<span class="n">MX31_PIN_CS0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">224</span><span class="p">),</span>
	<span class="n">MX31_PIN_OE</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">225</span><span class="p">),</span>
	<span class="n">MX31_PIN_EB1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">226</span><span class="p">),</span>
	<span class="n">MX31_PIN_EB0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">227</span><span class="p">),</span>
	<span class="n">MX31_PIN_DQM3</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">228</span><span class="p">),</span>
	<span class="n">MX31_PIN_DQM2</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">229</span><span class="p">),</span>
	<span class="n">MX31_PIN_DQM1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">230</span><span class="p">),</span>
	<span class="n">MX31_PIN_DQM0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">231</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD31</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">232</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD30</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">233</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD29</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">234</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD28</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">235</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD27</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">236</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD26</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">237</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD25</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">238</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD24</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">239</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD23</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">240</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD22</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">241</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD21</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">242</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD20</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">243</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD19</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">244</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD18</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">245</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD17</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">246</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD16</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">247</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD15</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">248</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD14</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">249</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD13</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">250</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD12</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">251</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD11</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">252</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD10</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">253</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD9</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">254</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD8</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">255</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD7</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">256</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD6</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">257</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD5</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">258</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD4</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">259</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD3</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">260</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD2</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">261</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">262</span><span class="p">),</span>
	<span class="n">MX31_PIN_SD0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">263</span><span class="p">),</span>
	<span class="n">MX31_PIN_SDBA0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">264</span><span class="p">),</span>
	<span class="n">MX31_PIN_SDBA1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">265</span><span class="p">),</span>
	<span class="n">MX31_PIN_A25</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">266</span><span class="p">),</span>
	<span class="n">MX31_PIN_A24</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">267</span><span class="p">),</span>
	<span class="n">MX31_PIN_A23</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">268</span><span class="p">),</span>
	<span class="n">MX31_PIN_A22</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">269</span><span class="p">),</span>
	<span class="n">MX31_PIN_A21</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">270</span><span class="p">),</span>
	<span class="n">MX31_PIN_A20</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">271</span><span class="p">),</span>
	<span class="n">MX31_PIN_A19</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">272</span><span class="p">),</span>
	<span class="n">MX31_PIN_A18</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">273</span><span class="p">),</span>
	<span class="n">MX31_PIN_A17</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">274</span><span class="p">),</span>
	<span class="n">MX31_PIN_A16</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">275</span><span class="p">),</span>
	<span class="n">MX31_PIN_A14</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">276</span><span class="p">),</span>
	<span class="n">MX31_PIN_A15</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">277</span><span class="p">),</span>
	<span class="n">MX31_PIN_A13</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">278</span><span class="p">),</span>
	<span class="n">MX31_PIN_A12</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">279</span><span class="p">),</span>
	<span class="n">MX31_PIN_A11</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">280</span><span class="p">),</span>
	<span class="n">MX31_PIN_MA10</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">281</span><span class="p">),</span>
	<span class="n">MX31_PIN_A10</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">282</span><span class="p">),</span>
	<span class="n">MX31_PIN_A9</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">283</span><span class="p">),</span>
	<span class="n">MX31_PIN_A8</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">284</span><span class="p">),</span>
	<span class="n">MX31_PIN_A7</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">285</span><span class="p">),</span>
	<span class="n">MX31_PIN_A6</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">286</span><span class="p">),</span>
	<span class="n">MX31_PIN_A5</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">287</span><span class="p">),</span>
	<span class="n">MX31_PIN_A4</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">288</span><span class="p">),</span>
	<span class="n">MX31_PIN_A3</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">289</span><span class="p">),</span>
	<span class="n">MX31_PIN_A2</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">290</span><span class="p">),</span>
	<span class="n">MX31_PIN_A1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">291</span><span class="p">),</span>
	<span class="n">MX31_PIN_A0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">292</span><span class="p">),</span>
	<span class="n">MX31_PIN_VPG1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">293</span><span class="p">),</span>
	<span class="n">MX31_PIN_VPG0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">294</span><span class="p">),</span>
	<span class="n">MX31_PIN_DVFS1</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">295</span><span class="p">),</span>
	<span class="n">MX31_PIN_DVFS0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">296</span><span class="p">),</span>
	<span class="n">MX31_PIN_VSTBY</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">297</span><span class="p">),</span>
	<span class="n">MX31_PIN_POWER_FAIL</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">298</span><span class="p">),</span>
	<span class="n">MX31_PIN_CKIL</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">299</span><span class="p">),</span>
	<span class="n">MX31_PIN_BOOT_MODE4</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">300</span><span class="p">),</span>
	<span class="n">MX31_PIN_BOOT_MODE3</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">301</span><span class="p">),</span>
	<span class="n">MX31_PIN_BOOT_MODE2</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">302</span><span class="p">),</span>
	<span class="n">MX31_PIN_BOOT_MODE1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">303</span><span class="p">),</span>
	<span class="n">MX31_PIN_BOOT_MODE0</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">304</span><span class="p">),</span>
	<span class="n">MX31_PIN_CLKO</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">305</span><span class="p">),</span>
	<span class="n">MX31_PIN_POR_B</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">306</span><span class="p">),</span>
	<span class="n">MX31_PIN_RESET_IN_B</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">307</span><span class="p">),</span>
	<span class="n">MX31_PIN_CKIH</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">308</span><span class="p">),</span>
	<span class="n">MX31_PIN_SIMPD0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">35</span><span class="p">,</span>   <span class="mi">309</span><span class="p">),</span>
	<span class="n">MX31_PIN_SRX0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">34</span><span class="p">,</span>   <span class="mi">310</span><span class="p">),</span>
	<span class="n">MX31_PIN_STX0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">33</span><span class="p">,</span>   <span class="mi">311</span><span class="p">),</span>
	<span class="n">MX31_PIN_SVEN0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span>   <span class="mi">312</span><span class="p">),</span>
	<span class="n">MX31_PIN_SRST0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">67</span><span class="p">,</span>   <span class="mi">313</span><span class="p">),</span>
	<span class="n">MX31_PIN_SCLK0</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">66</span><span class="p">,</span>   <span class="mi">314</span><span class="p">),</span>
	<span class="n">MX31_PIN_GPIO3_1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">65</span><span class="p">,</span>   <span class="mi">315</span><span class="p">),</span>
	<span class="n">MX31_PIN_GPIO3_0</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mi">64</span><span class="p">,</span>   <span class="mi">316</span><span class="p">),</span>
	<span class="n">MX31_PIN_GPIO1_6</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span> <span class="mi">6</span><span class="p">,</span>   <span class="mi">317</span><span class="p">),</span>
	<span class="n">MX31_PIN_GPIO1_5</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span> <span class="mi">5</span><span class="p">,</span>   <span class="mi">318</span><span class="p">),</span>
	<span class="n">MX31_PIN_GPIO1_4</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span> <span class="mi">4</span><span class="p">,</span>   <span class="mi">319</span><span class="p">),</span>
	<span class="n">MX31_PIN_GPIO1_3</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span> <span class="mi">3</span><span class="p">,</span>   <span class="mi">320</span><span class="p">),</span>
	<span class="n">MX31_PIN_GPIO1_2</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span> <span class="mi">2</span><span class="p">,</span>   <span class="mi">321</span><span class="p">),</span>
	<span class="n">MX31_PIN_GPIO1_1</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span> <span class="mi">1</span><span class="p">,</span>   <span class="mi">322</span><span class="p">),</span>
	<span class="n">MX31_PIN_GPIO1_0</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span> <span class="mi">0</span><span class="p">,</span>   <span class="mi">323</span><span class="p">),</span>
	<span class="n">MX31_PIN_PWMO</span>		<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span> <span class="mi">9</span><span class="p">,</span>   <span class="mi">324</span><span class="p">),</span>
	<span class="n">MX31_PIN_WATCHDOG_RST</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span><span class="mh">0xff</span><span class="p">,</span> <span class="mi">325</span><span class="p">),</span>
	<span class="n">MX31_PIN_COMPARE</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span> <span class="mi">8</span><span class="p">,</span>   <span class="mi">326</span><span class="p">),</span>
	<span class="n">MX31_PIN_CAPTURE</span>	<span class="o">=</span> <span class="n">IOMUX_PIN</span><span class="p">(</span> <span class="mi">7</span><span class="p">,</span>   <span class="mi">327</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#define PIN_MAX 327</span>
<span class="cp">#define NB_PORTS 12 </span><span class="cm">/* NB_PINS/32, we chose 32 pins per &quot;PORT&quot; */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Convenience values for use with mxc_iomux_mode()</span>
<span class="cm"> *</span>
<span class="cm"> * Format here is MX31_PIN_(pin name)__(function)</span>
<span class="cm"> */</span>
<span class="cp">#define MX31_PIN_CSPI3_MOSI__RXD3	IOMUX_MODE(MX31_PIN_CSPI3_MOSI, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSPI3_MISO__TXD3	IOMUX_MODE(MX31_PIN_CSPI3_MISO, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSPI3_SCLK__RTS3	IOMUX_MODE(MX31_PIN_CSPI3_SCLK, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSPI3_SPI_RDY__CTS3	IOMUX_MODE(MX31_PIN_CSPI3_SPI_RDY, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CTS1__CTS1		IOMUX_MODE(MX31_PIN_CTS1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_RTS1__RTS1		IOMUX_MODE(MX31_PIN_RTS1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_TXD1__TXD1		IOMUX_MODE(MX31_PIN_TXD1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_RXD1__RXD1		IOMUX_MODE(MX31_PIN_RXD1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_DCD_DCE1__DCD_DCE1	IOMUX_MODE(MX31_PIN_DCD_DCE1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_RI_DCE1__RI_DCE1	IOMUX_MODE(MX31_PIN_RI_DCE1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_DSR_DCE1__DSR_DCE1	IOMUX_MODE(MX31_PIN_DSR_DCE1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_DTR_DCE1__DTR_DCE1	IOMUX_MODE(MX31_PIN_DTR_DCE1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CTS2__CTS2		IOMUX_MODE(MX31_PIN_CTS2, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_RTS2__RTS2		IOMUX_MODE(MX31_PIN_RTS2, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_TXD2__TXD2		IOMUX_MODE(MX31_PIN_TXD2, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_RXD2__RXD2		IOMUX_MODE(MX31_PIN_RXD2, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_DCD_DTE1__DCD_DTE2	IOMUX_MODE(MX31_PIN_DCD_DTE1, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_RI_DTE1__RI_DTE2	IOMUX_MODE(MX31_PIN_RI_DTE1, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_DSR_DTE1__DSR_DTE2	IOMUX_MODE(MX31_PIN_DSR_DTE1, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_DTR_DTE1__DTR_DTE2	IOMUX_MODE(MX31_PIN_DTR_DTE1, IOMUX_OCONFIG_ALT3 | IOMUX_ICONFIG_NONE)</span>
<span class="cp">#define MX31_PIN_PC_RST__CTS5		IOMUX_MODE(MX31_PIN_PC_RST, IOMUX_CONFIG_ALT2)</span>
<span class="cp">#define MX31_PIN_PC_VS2__RTS5		IOMUX_MODE(MX31_PIN_PC_VS2, IOMUX_CONFIG_ALT2)</span>
<span class="cp">#define MX31_PIN_PC_BVD2__TXD5		IOMUX_MODE(MX31_PIN_PC_BVD2, IOMUX_CONFIG_ALT2)</span>
<span class="cp">#define MX31_PIN_PC_BVD1__RXD5		IOMUX_MODE(MX31_PIN_PC_BVD1, IOMUX_CONFIG_ALT2)</span>
<span class="cp">#define MX31_PIN_CSPI1_MOSI__MOSI	IOMUX_MODE(MX31_PIN_CSPI1_MOSI, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI1_MISO__MISO	IOMUX_MODE(MX31_PIN_CSPI1_MISO, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI1_SCLK__SCLK	IOMUX_MODE(MX31_PIN_CSPI1_SCLK, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI1_SPI_RDY__SPI_RDY	IOMUX_MODE(MX31_PIN_CSPI1_SPI_RDY, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI1_SS0__SS0		IOMUX_MODE(MX31_PIN_CSPI1_SS0, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI1_SS1__SS1		IOMUX_MODE(MX31_PIN_CSPI1_SS1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI1_SS2__SS2		IOMUX_MODE(MX31_PIN_CSPI1_SS2, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI2_MOSI__MOSI	IOMUX_MODE(MX31_PIN_CSPI2_MOSI, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI2_MOSI__SCL	IOMUX_MODE(MX31_PIN_CSPI2_MOSI, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSPI2_MISO__MISO	IOMUX_MODE(MX31_PIN_CSPI2_MISO, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI2_MISO__SDA	IOMUX_MODE(MX31_PIN_CSPI2_MISO, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSPI2_SCLK__SCLK	IOMUX_MODE(MX31_PIN_CSPI2_SCLK, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI2_SPI_RDY__SPI_RDY	IOMUX_MODE(MX31_PIN_CSPI2_SPI_RDY, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI2_SS0__SS0		IOMUX_MODE(MX31_PIN_CSPI2_SS0, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI2_SS1__SS1		IOMUX_MODE(MX31_PIN_CSPI2_SS1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI2_SS2__SS2		IOMUX_MODE(MX31_PIN_CSPI2_SS2, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI3_MOSI__MOSI	IOMUX_MODE(MX31_PIN_CSPI3_MOSI, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI3_MISO__MISO	IOMUX_MODE(MX31_PIN_CSPI3_MISO, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI3_SCLK__SCLK	IOMUX_MODE(MX31_PIN_CSPI3_SCLK, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI3_SPI_RDY__SPI_RDY	IOMUX_MODE(MX31_PIN_CSPI3_SPI_RDY, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_BATT_LINE__OWIRE	IOMUX_MODE(MX31_PIN_BATT_LINE, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CS4__CS4		IOMUX_MODE(MX31_PIN_CS4, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SD1_DATA3__SD1_DATA3	IOMUX_MODE(MX31_PIN_SD1_DATA3, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SD1_DATA2__SD1_DATA2	IOMUX_MODE(MX31_PIN_SD1_DATA2, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SD1_DATA1__SD1_DATA1	IOMUX_MODE(MX31_PIN_SD1_DATA1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SD1_DATA0__SD1_DATA0	IOMUX_MODE(MX31_PIN_SD1_DATA0, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SD1_CLK__SD1_CLK	IOMUX_MODE(MX31_PIN_SD1_CLK, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SD1_CMD__SD1_CMD	IOMUX_MODE(MX31_PIN_SD1_CMD, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_ATA_CS0__GPIO3_26	IOMUX_MODE(MX31_PIN_ATA_CS0, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_ATA_CS1__GPIO3_27	IOMUX_MODE(MX31_PIN_ATA_CS1, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_PC_PWRON__SD2_DATA3	IOMUX_MODE(MX31_PIN_PC_PWRON, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_PC_VS1__SD2_DATA2	IOMUX_MODE(MX31_PIN_PC_VS1, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_PC_READY__SD2_DATA1	IOMUX_MODE(MX31_PIN_PC_READY, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_PC_WAIT_B__SD2_DATA0	IOMUX_MODE(MX31_PIN_PC_WAIT_B, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_PC_CD2_B__SD2_CLK	IOMUX_MODE(MX31_PIN_PC_CD2_B, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_PC_CD1_B__SD2_CMD	IOMUX_MODE(MX31_PIN_PC_CD1_B, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_ATA_DIOR__GPIO3_28	IOMUX_MODE(MX31_PIN_ATA_DIOR, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_ATA_DIOW__GPIO3_29	IOMUX_MODE(MX31_PIN_ATA_DIOW, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_LD0__LD0		IOMUX_MODE(MX31_PIN_LD0, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD1__LD1		IOMUX_MODE(MX31_PIN_LD1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD2__LD2		IOMUX_MODE(MX31_PIN_LD2, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD3__LD3		IOMUX_MODE(MX31_PIN_LD3, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD4__LD4		IOMUX_MODE(MX31_PIN_LD4, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD5__LD5		IOMUX_MODE(MX31_PIN_LD5, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD6__LD6		IOMUX_MODE(MX31_PIN_LD6, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD7__LD7		IOMUX_MODE(MX31_PIN_LD7, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD8__LD8		IOMUX_MODE(MX31_PIN_LD8, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD9__LD9		IOMUX_MODE(MX31_PIN_LD9, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD10__LD10		IOMUX_MODE(MX31_PIN_LD10, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD11__LD11		IOMUX_MODE(MX31_PIN_LD11, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD12__LD12		IOMUX_MODE(MX31_PIN_LD12, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD13__LD13		IOMUX_MODE(MX31_PIN_LD13, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD14__LD14		IOMUX_MODE(MX31_PIN_LD14, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD15__LD15		IOMUX_MODE(MX31_PIN_LD15, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD16__LD16		IOMUX_MODE(MX31_PIN_LD16, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LD17__LD17		IOMUX_MODE(MX31_PIN_LD17, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_VSYNC3__VSYNC3		IOMUX_MODE(MX31_PIN_VSYNC3, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_HSYNC__HSYNC		IOMUX_MODE(MX31_PIN_HSYNC, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_FPSHIFT__FPSHIFT	IOMUX_MODE(MX31_PIN_FPSHIFT, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_DRDY0__DRDY0		IOMUX_MODE(MX31_PIN_DRDY0, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_D3_REV__D3_REV		IOMUX_MODE(MX31_PIN_D3_REV, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CONTRAST__CONTRAST	IOMUX_MODE(MX31_PIN_CONTRAST, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_D3_SPL__D3_SPL		IOMUX_MODE(MX31_PIN_D3_SPL, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_D3_CLS__D3_CLS		IOMUX_MODE(MX31_PIN_D3_CLS, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_LCS0__GPI03_23		IOMUX_MODE(MX31_PIN_LCS0, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_GPIO1_1__GPIO          IOMUX_MODE(MX31_PIN_GPIO1_1, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_I2C_CLK__SCL		IOMUX_MODE(MX31_PIN_I2C_CLK, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_I2C_DAT__SDA		IOMUX_MODE(MX31_PIN_I2C_DAT, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_DCD_DTE1__I2C2_SDA	IOMUX_MODE(MX31_PIN_DCD_DTE1, IOMUX_CONFIG_ALT2)</span>
<span class="cp">#define MX31_PIN_RI_DTE1__I2C2_SCL	IOMUX_MODE(MX31_PIN_RI_DTE1, IOMUX_CONFIG_ALT2)</span>
<span class="cp">#define MX31_PIN_CSPI2_SS2__I2C3_SDA	IOMUX_MODE(MX31_PIN_CSPI2_SS2, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSPI2_SCLK__I2C3_SCL	IOMUX_MODE(MX31_PIN_CSPI2_SCLK, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSI_D4__CSI_D4		IOMUX_MODE(MX31_PIN_CSI_D4, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D5__CSI_D5		IOMUX_MODE(MX31_PIN_CSI_D5, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D6__CSI_D6		IOMUX_MODE(MX31_PIN_CSI_D6, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D7__CSI_D7		IOMUX_MODE(MX31_PIN_CSI_D7, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D8__CSI_D8		IOMUX_MODE(MX31_PIN_CSI_D8, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D9__CSI_D9		IOMUX_MODE(MX31_PIN_CSI_D9, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D10__CSI_D10	IOMUX_MODE(MX31_PIN_CSI_D10, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D11__CSI_D11	IOMUX_MODE(MX31_PIN_CSI_D11, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D12__CSI_D12	IOMUX_MODE(MX31_PIN_CSI_D12, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D13__CSI_D13	IOMUX_MODE(MX31_PIN_CSI_D13, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D14__CSI_D14	IOMUX_MODE(MX31_PIN_CSI_D14, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D15__CSI_D15	IOMUX_MODE(MX31_PIN_CSI_D15, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_HSYNC__CSI_HSYNC	IOMUX_MODE(MX31_PIN_CSI_HSYNC, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_MCLK__CSI_MCLK	IOMUX_MODE(MX31_PIN_CSI_MCLK, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_PIXCLK__CSI_PIXCLK	IOMUX_MODE(MX31_PIN_CSI_PIXCLK, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_VSYNC__CSI_VSYNC	IOMUX_MODE(MX31_PIN_CSI_VSYNC, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_GPIO3_0__GPIO3_0	IOMUX_MODE(MX31_PIN_GPIO3_0, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_GPIO3_1__GPIO3_1	IOMUX_MODE(MX31_PIN_GPIO3_1, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_TXD2__GPIO1_28		IOMUX_MODE(MX31_PIN_TXD2, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_CSI_D4__GPIO3_4	IOMUX_MODE(MX31_PIN_CSI_D4, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_CSI_D5__GPIO3_5	IOMUX_MODE(MX31_PIN_CSI_D5, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_USBOTG_DATA0__USBOTG_DATA0	IOMUX_MODE(MX31_PIN_USBOTG_DATA0, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBOTG_DATA1__USBOTG_DATA1	IOMUX_MODE(MX31_PIN_USBOTG_DATA1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBOTG_DATA2__USBOTG_DATA2	IOMUX_MODE(MX31_PIN_USBOTG_DATA2, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBOTG_DATA3__USBOTG_DATA3	IOMUX_MODE(MX31_PIN_USBOTG_DATA3, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBOTG_DATA4__USBOTG_DATA4	IOMUX_MODE(MX31_PIN_USBOTG_DATA4, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBOTG_DATA5__USBOTG_DATA5	IOMUX_MODE(MX31_PIN_USBOTG_DATA5, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBOTG_DATA6__USBOTG_DATA6	IOMUX_MODE(MX31_PIN_USBOTG_DATA6, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBOTG_DATA7__USBOTG_DATA7	IOMUX_MODE(MX31_PIN_USBOTG_DATA7, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBOTG_CLK__USBOTG_CLK		IOMUX_MODE(MX31_PIN_USBOTG_CLK, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBOTG_DIR__USBOTG_DIR		IOMUX_MODE(MX31_PIN_USBOTG_DIR, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBOTG_NXT__USBOTG_NXT		IOMUX_MODE(MX31_PIN_USBOTG_NXT, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBOTG_STP__USBOTG_STP		IOMUX_MODE(MX31_PIN_USBOTG_STP, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSPI1_MOSI__USBH1_RXDM		IOMUX_MODE(MX31_PIN_CSPI1_MOSI, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSPI1_MISO__USBH1_RXDP		IOMUX_MODE(MX31_PIN_CSPI1_MISO, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSPI1_SS0__USBH1_TXDM		IOMUX_MODE(MX31_PIN_CSPI1_SS0, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSPI1_SS1__USBH1_TXDP		IOMUX_MODE(MX31_PIN_CSPI1_SS1, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSPI1_SS2__USBH1_RCV		IOMUX_MODE(MX31_PIN_CSPI1_SS2, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSPI1_SCLK__USBH1_OEB		IOMUX_MODE(MX31_PIN_CSPI1_SCLK, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_CSPI1_SPI_RDY__USBH1_FS	IOMUX_MODE(MX31_PIN_CSPI1_SPI_RDY, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_SFS6__USBH1_SUSPEND	IOMUX_MODE(MX31_PIN_SFS6, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_NFRE_B__GPIO1_11	IOMUX_MODE(MX31_PIN_NFRE_B, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_NFALE__GPIO1_12	IOMUX_MODE(MX31_PIN_NFALE, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_USBH2_DATA0__USBH2_DATA0	IOMUX_MODE(MX31_PIN_USBH2_DATA0, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBH2_DATA1__USBH2_DATA1	IOMUX_MODE(MX31_PIN_USBH2_DATA1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_STXD3__USBH2_DATA2	IOMUX_MODE(MX31_PIN_STXD3, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SRXD3__USBH2_DATA3	IOMUX_MODE(MX31_PIN_SRXD3, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SCK3__USBH2_DATA4	IOMUX_MODE(MX31_PIN_SCK3, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SFS3__USBH2_DATA5	IOMUX_MODE(MX31_PIN_SFS3, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_STXD6__USBH2_DATA6	IOMUX_MODE(MX31_PIN_STXD6, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SRXD6__USBH2_DATA7	IOMUX_MODE(MX31_PIN_SRXD6, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBH2_CLK__USBH2_CLK		IOMUX_MODE(MX31_PIN_USBH2_CLK, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBH2_DIR__USBH2_DIR		IOMUX_MODE(MX31_PIN_USBH2_DIR, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBH2_NXT__USBH2_NXT		IOMUX_MODE(MX31_PIN_USBH2_NXT, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_USBH2_STP__USBH2_STP		IOMUX_MODE(MX31_PIN_USBH2_STP, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SCK6__GPIO1_25		IOMUX_MODE(MX31_PIN_SCK6, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_USB_OC__GPIO1_30	IOMUX_MODE(MX31_PIN_USB_OC, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_I2C_DAT__I2C1_SDA	IOMUX_MODE(MX31_PIN_I2C_DAT, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_I2C_CLK__I2C1_SCL	IOMUX_MODE(MX31_PIN_I2C_CLK, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_DCD_DTE1__I2C2_SDA	IOMUX_MODE(MX31_PIN_DCD_DTE1, IOMUX_CONFIG_ALT2)</span>
<span class="cp">#define MX31_PIN_RI_DTE1__I2C2_SCL	IOMUX_MODE(MX31_PIN_RI_DTE1, IOMUX_CONFIG_ALT2)</span>
<span class="cp">#define MX31_PIN_ATA_CS0__GPIO3_26	IOMUX_MODE(MX31_PIN_ATA_CS0, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_ATA_CS1__GPIO3_27	IOMUX_MODE(MX31_PIN_ATA_CS1, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_PC_PWRON__SD2_DATA3	IOMUX_MODE(MX31_PIN_PC_PWRON, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_PC_VS1__SD2_DATA2	IOMUX_MODE(MX31_PIN_PC_VS1, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_PC_READY__SD2_DATA1	IOMUX_MODE(MX31_PIN_PC_READY, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_PC_WAIT_B__SD2_DATA0	IOMUX_MODE(MX31_PIN_PC_WAIT_B, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_PC_CD2_B__SD2_CLK	IOMUX_MODE(MX31_PIN_PC_CD2_B, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_PC_CD1_B__SD2_CMD	IOMUX_MODE(MX31_PIN_PC_CD1_B, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_ATA_DIOR__GPIO3_28	IOMUX_MODE(MX31_PIN_ATA_DIOR, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_ATA_DIOW__GPIO3_29	IOMUX_MODE(MX31_PIN_ATA_DIOW, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_CSI_D4__CSI_D4		IOMUX_MODE(MX31_PIN_CSI_D4, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D5__CSI_D5		IOMUX_MODE(MX31_PIN_CSI_D5, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D6__CSI_D6		IOMUX_MODE(MX31_PIN_CSI_D6, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D7__CSI_D7		IOMUX_MODE(MX31_PIN_CSI_D7, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D8__CSI_D8		IOMUX_MODE(MX31_PIN_CSI_D8, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D9__CSI_D9		IOMUX_MODE(MX31_PIN_CSI_D9, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D10__CSI_D10	IOMUX_MODE(MX31_PIN_CSI_D10, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D11__CSI_D11	IOMUX_MODE(MX31_PIN_CSI_D11, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D12__CSI_D12	IOMUX_MODE(MX31_PIN_CSI_D12, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D13__CSI_D13	IOMUX_MODE(MX31_PIN_CSI_D13, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D14__CSI_D14	IOMUX_MODE(MX31_PIN_CSI_D14, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_D15__CSI_D15	IOMUX_MODE(MX31_PIN_CSI_D15, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_HSYNC__CSI_HSYNC	IOMUX_MODE(MX31_PIN_CSI_HSYNC, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_MCLK__CSI_MCLK	IOMUX_MODE(MX31_PIN_CSI_MCLK, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_PIXCLK__CSI_PIXCLK	IOMUX_MODE(MX31_PIN_CSI_PIXCLK, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_CSI_VSYNC__CSI_VSYNC	IOMUX_MODE(MX31_PIN_CSI_VSYNC, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_GPIO3_0__GPIO3_0	IOMUX_MODE(MX31_PIN_GPIO3_0, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_GPIO3_1__GPIO3_1	IOMUX_MODE(MX31_PIN_GPIO3_1, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_TXD2__GPIO1_28		IOMUX_MODE(MX31_PIN_TXD2, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_GPIO1_0__GPIO1_0	IOMUX_MODE(MX31_PIN_GPIO1_0, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_SVEN0__GPIO2_0		IOMUX_MODE(MX31_PIN_SVEN0, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_STX0__GPIO2_1		IOMUX_MODE(MX31_PIN_STX0, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_SRX0__GPIO2_2		IOMUX_MODE(MX31_PIN_SRX0, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_SIMPD0__GPIO2_3	IOMUX_MODE(MX31_PIN_SIMPD0, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_DTR_DCE1__GPIO2_8	IOMUX_MODE(MX31_PIN_DTR_DCE1, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_DSR_DCE1__GPIO2_9	IOMUX_MODE(MX31_PIN_DSR_DCE1, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_RI_DCE1__GPIO2_10	IOMUX_MODE(MX31_PIN_RI_DCE1, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_DCD_DCE1__GPIO2_11	IOMUX_MODE(MX31_PIN_DCD_DCE1, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_STXD5__GPIO1_21	IOMUX_MODE(MX31_PIN_STXD5, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_SRXD5__GPIO1_22	IOMUX_MODE(MX31_PIN_SRXD5, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_GPIO1_3__GPIO1_3	IOMUX_MODE(MX31_PIN_GPIO1_3, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_CSPI2_SS1__CSPI3_SS1	IOMUX_MODE(MX31_PIN_CSPI2_SS1, IOMUX_CONFIG_ALT1)</span>
<span class="cp">#define MX31_PIN_RTS1__GPIO2_6		IOMUX_MODE(MX31_PIN_RTS1, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_CTS1__GPIO2_7		IOMUX_MODE(MX31_PIN_CTS1, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_LCS0__GPIO3_23		IOMUX_MODE(MX31_PIN_LCS0, IOMUX_CONFIG_GPIO)</span>
<span class="cp">#define MX31_PIN_STXD4__STXD4		IOMUX_MODE(MX31_PIN_STXD4, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SRXD4__SRXD4		IOMUX_MODE(MX31_PIN_SRXD4, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SCK4__SCK4		IOMUX_MODE(MX31_PIN_SCK4, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SFS4__SFS4		IOMUX_MODE(MX31_PIN_SFS4, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_STXD5__STXD5		IOMUX_MODE(MX31_PIN_STXD5, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SRXD5__SRXD5		IOMUX_MODE(MX31_PIN_SRXD5, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SCK5__SCK5		IOMUX_MODE(MX31_PIN_SCK5, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_SFS5__SFS5		IOMUX_MODE(MX31_PIN_SFS5, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_ROW0_KEY_ROW0	IOMUX_MODE(MX31_PIN_KEY_ROW0, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_ROW1_KEY_ROW1	IOMUX_MODE(MX31_PIN_KEY_ROW1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_ROW2_KEY_ROW2	IOMUX_MODE(MX31_PIN_KEY_ROW2, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_ROW3_KEY_ROW3	IOMUX_MODE(MX31_PIN_KEY_ROW3, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_ROW4_KEY_ROW4	IOMUX_MODE(MX31_PIN_KEY_ROW4, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_ROW5_KEY_ROW5	IOMUX_MODE(MX31_PIN_KEY_ROW5, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_ROW6_KEY_ROW6	IOMUX_MODE(MX31_PIN_KEY_ROW6, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_ROW7_KEY_ROW7	IOMUX_MODE(MX31_PIN_KEY_ROW7, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_COL0_KEY_COL0	IOMUX_MODE(MX31_PIN_KEY_COL0, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_COL1_KEY_COL1	IOMUX_MODE(MX31_PIN_KEY_COL1, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_COL2_KEY_COL2	IOMUX_MODE(MX31_PIN_KEY_COL2, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_COL3_KEY_COL3	IOMUX_MODE(MX31_PIN_KEY_COL3, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_COL4_KEY_COL4	IOMUX_MODE(MX31_PIN_KEY_COL4, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_COL5_KEY_COL5	IOMUX_MODE(MX31_PIN_KEY_COL5, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_COL6_KEY_COL6	IOMUX_MODE(MX31_PIN_KEY_COL6, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_KEY_COL7_KEY_COL7	IOMUX_MODE(MX31_PIN_KEY_COL7, IOMUX_CONFIG_FUNC)</span>
<span class="cp">#define MX31_PIN_WATCHDOG_RST__WATCHDOG_RST	IOMUX_MODE(MX31_PIN_WATCHDOG_RST, IOMUX_CONFIG_FUNC)</span>


<span class="cm">/*</span>
<span class="cm"> * XXX: The SS0, SS1, SS2, SS3 lines of spi3 are multiplexed with cspi2_ss0,</span>
<span class="cm"> * cspi2_ss1, cspi1_ss0 cspi1_ss1</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * This function configures the pad value for a IOMUX pin.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">mxc_iomux_set_pad</span><span class="p">(</span><span class="k">enum</span> <span class="n">iomux_pins</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* ifndef __MACH_IOMUX_MX3_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
