0.6
2018.1
Apr  4 2018
18:43:17
/home/vighnesh/project_4/project_4.sim/sim_1/impl/timing/xsim/sigmoid_unit_time_impl.v,1530873507,verilog,,,,RAM32X1D_HD15;RAM32X1D_HD16;RAM32X1D_HD17;RAM32X1D_HD18;RAM32X1D_HD19;RAM32X1D_HD20;RAM32X1D_HD21;RAM32X1D_UNIQ_BASE_;dual_port_ram;glbl,,,,,,,,
