simSeconds 0.053911010062999996
simTicks 53911000461.45
finalTick 21428605105735.113
simFreq 1000001000000.0
hostSeconds 192.66174032999996
hostTickRate 284683543.38953096
hostMemory 52601053.024363995
simInsts 110000129.41726401
simOps 115822168.00782399
hostInstRate 590015.2103899999
hostOpRate 620512.7712249999
system.clk_domain.clock 1000.0010000000001
system.cpu_clk_domain.clock 500.00050000000005
system.cpu_voltage_domain.voltage 1.0000010000000001
system.l2.demandHits::switch_cpus.inst 472010.775439
system.l2.demandHits::switch_cpus.data 579989.70664
system.l2.demandHits::total 1052000.482079
system.l2.overallHits::switch_cpus.inst 472010.775439
system.l2.overallHits::switch_cpus.data 579989.70664
system.l2.overallHits::total 1052000.482079
system.l2.demandMisses::cpu.inst 2.866763
system.l2.demandMisses::cpu.data 3.3499320000000004
system.l2.demandMisses::switch_cpus.inst 1526.7351990000002
system.l2.demandMisses::switch_cpus.data 202144.791466
system.l2.demandMisses::total 203671.52666499998
system.l2.overallMisses::cpu.inst 2.866763
system.l2.overallMisses::cpu.data 3.3499320000000004
system.l2.overallMisses::switch_cpus.inst 1526.7351990000002
system.l2.overallMisses::switch_cpus.data 202144.791466
system.l2.overallMisses::total 203671.52666499998
system.l2.demandMissLatency::switch_cpus.inst 130657837.64649998
system.l2.demandMissLatency::switch_cpus.data 17287363976.515
system.l2.demandMissLatency::total 17418021814.161503
system.l2.overallMissLatency::switch_cpus.inst 130657837.64649998
system.l2.overallMissLatency::switch_cpus.data 17287363976.515
system.l2.overallMissLatency::total 17418021814.161503
system.l2.demandAccesses::cpu.inst 2.866763
system.l2.demandAccesses::cpu.data 3.3499320000000004
system.l2.demandAccesses::switch_cpus.inst 473537.510638
system.l2.demandAccesses::switch_cpus.data 782134.498106
system.l2.demandAccesses::total 1255672.008744
system.l2.overallAccesses::cpu.inst 2.866763
system.l2.overallAccesses::cpu.data 3.3499320000000004
system.l2.overallAccesses::switch_cpus.inst 473537.510638
system.l2.overallAccesses::switch_cpus.data 782134.498106
system.l2.overallAccesses::total 1255672.008744
system.l2.demandMissRate::cpu.inst 1.0000010000000001
system.l2.demandMissRate::cpu.data 0.88289
system.l2.demandMissRate::switch_cpus.inst 0.0030575276560000004
system.l2.demandMissRate::switch_cpus.data 0.262039148801
system.l2.demandMissRate::total 0.17171277072
system.l2.overallMissRate::cpu.inst 1.0000010000000001
system.l2.overallMissRate::cpu.data 0.88289
system.l2.overallMissRate::switch_cpus.inst 0.0030575276560000004
system.l2.overallMissRate::switch_cpus.data 0.262039148801
system.l2.overallMissRate::total 0.17171277072
system.l2.demandAvgMissLatency::switch_cpus.inst 85117.51316834109
system.l2.demandAvgMissLatency::switch_cpus.data 84885.68478798911
system.l2.demandAvgMissLatency::total 84883.07266936783
system.l2.overallAvgMissLatency::switch_cpus.inst 85117.51316834109
system.l2.overallAvgMissLatency::switch_cpus.data 84885.68478798911
system.l2.overallAvgMissLatency::total 84883.07266936783
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 72305.39011100002
system.l2.writebacks::total 72305.39011100002
system.l2.demandMshrMisses::switch_cpus.inst 1526.7351990000002
system.l2.demandMshrMisses::switch_cpus.data 202144.791466
system.l2.demandMshrMisses::total 203671.52666499998
system.l2.overallMshrMisses::switch_cpus.inst 1526.7351990000002
system.l2.overallMshrMisses::switch_cpus.data 202144.791466
system.l2.overallMshrMisses::total 203671.52666499998
system.l2.demandMshrMissLatency::switch_cpus.inst 115390474.10864201
system.l2.demandMshrMissLatency::switch_cpus.data 15265914238.564997
system.l2.demandMshrMissLatency::total 15381304712.673643
system.l2.overallMshrMissLatency::switch_cpus.inst 115390474.10864201
system.l2.overallMshrMissLatency::switch_cpus.data 15265914238.564997
system.l2.overallMshrMissLatency::total 15381304712.673643
system.l2.demandMshrMissRate::switch_cpus.inst 0.0030575276560000004
system.l2.demandMshrMissRate::switch_cpus.data 0.262039148801
system.l2.demandMshrMissRate::total 0.17171277072
system.l2.overallMshrMissRate::switch_cpus.inst 0.0030575276560000004
system.l2.overallMshrMissRate::switch_cpus.data 0.262039148801
system.l2.overallMshrMissRate::total 0.17171277072
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 75117.49796662119
system.l2.demandAvgMshrMissLatency::switch_cpus.data 74885.64319881679
system.l2.demandAvgMshrMissLatency::total 74883.03105480032
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 75117.49796662119
system.l2.overallAvgMshrMissLatency::switch_cpus.data 74885.64319881679
system.l2.overallAvgMshrMissLatency::total 74883.03105480032
system.l2.replacements 190005.351434
system.l2.ReadCleanReq.hits::switch_cpus.inst 472010.775439
system.l2.ReadCleanReq.hits::total 472010.775439
system.l2.ReadCleanReq.misses::cpu.inst 2.866763
system.l2.ReadCleanReq.misses::switch_cpus.inst 1526.7351990000002
system.l2.ReadCleanReq.misses::total 1526.7351990000002
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 130657837.64649998
system.l2.ReadCleanReq.missLatency::total 130657837.64649998
system.l2.ReadCleanReq.accesses::cpu.inst 2.866763
system.l2.ReadCleanReq.accesses::switch_cpus.inst 473537.510638
system.l2.ReadCleanReq.accesses::total 473537.510638
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000010000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0030575276560000004
system.l2.ReadCleanReq.missRate::total 0.0030575276560000004
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 85117.51316834109
system.l2.ReadCleanReq.avgMissLatency::total 85117.51316834109
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1526.7351990000002
system.l2.ReadCleanReq.mshrMisses::total 1526.7351990000002
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 115390474.10864201
system.l2.ReadCleanReq.mshrMissLatency::total 115390474.10864201
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0030575276560000004
system.l2.ReadCleanReq.mshrMissRate::total 0.0030575276560000004
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 75117.49796662119
system.l2.ReadCleanReq.avgMshrMissLatency::total 75117.49796662119
system.l2.ReadExReq.hits::switch_cpus.data 142319.136241
system.l2.ReadExReq.hits::total 142319.136241
system.l2.ReadExReq.misses::cpu.data 0.8730719999999998
system.l2.ReadExReq.misses::switch_cpus.data 73913.965969
system.l2.ReadExReq.misses::total 73913.965969
system.l2.ReadExReq.missLatency::switch_cpus.data 6317905199.7235
system.l2.ReadExReq.missLatency::total 6317905199.7235
system.l2.ReadExReq.accesses::cpu.data 0.8730719999999998
system.l2.ReadExReq.accesses::switch_cpus.data 216233.10220999998
system.l2.ReadExReq.accesses::total 216233.10220999998
system.l2.ReadExReq.missRate::cpu.data 0.32959299999999997
system.l2.ReadExReq.missRate::switch_cpus.data 0.287353985179
system.l2.ReadExReq.missRate::total 0.287353985179
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 86473.8751383601
system.l2.ReadExReq.avgMissLatency::total 86473.8751383601
system.l2.ReadExReq.mshrMisses::switch_cpus.data 73913.965969
system.l2.ReadExReq.mshrMisses::total 73913.965969
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 5578766234.2835
system.l2.ReadExReq.mshrMissLatency::total 5578766234.2835
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.287353985179
system.l2.ReadExReq.mshrMissRate::total 0.287353985179
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 76473.86979108478
system.l2.ReadExReq.avgMshrMissLatency::total 76473.86979108478
system.l2.ReadSharedReq.hits::switch_cpus.data 437670.570399
system.l2.ReadSharedReq.hits::total 437670.570399
system.l2.ReadSharedReq.misses::cpu.data 2.47686
system.l2.ReadSharedReq.misses::switch_cpus.data 128230.825497
system.l2.ReadSharedReq.misses::total 128230.825497
system.l2.ReadSharedReq.missLatency::switch_cpus.data 10969458776.791502
system.l2.ReadSharedReq.missLatency::total 10969458776.791502
system.l2.ReadSharedReq.accesses::cpu.data 2.47686
system.l2.ReadSharedReq.accesses::switch_cpus.data 565901.395896
system.l2.ReadSharedReq.accesses::total 565901.395896
system.l2.ReadSharedReq.missRate::cpu.data 0.8148679999999999
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.23769169568900003
system.l2.ReadSharedReq.missRate::total 0.23769169568900003
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 85049.2414064217
system.l2.ReadSharedReq.avgMissLatency::total 85049.2414064217
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 128230.825497
system.l2.ReadSharedReq.mshrMisses::total 128230.825497
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 9687148004.281502
system.l2.ReadSharedReq.mshrMissLatency::total 9687148004.281502
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.23769169568900003
system.l2.ReadSharedReq.mshrMissRate::total 0.23769169568900003
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 75049.19655122558
system.l2.ReadSharedReq.avgMshrMissLatency::total 75049.19655122558
system.l2.WritebackClean.hits::writebacks 473475.3950460001
system.l2.WritebackClean.hits::total 473475.3950460001
system.l2.WritebackClean.accesses::writebacks 473475.3950460001
system.l2.WritebackClean.accesses::total 473475.3950460001
system.l2.WritebackDirty.hits::writebacks 323932.963258
system.l2.WritebackDirty.hits::total 323932.963258
system.l2.WritebackDirty.accesses::writebacks 323932.963258
system.l2.WritebackDirty.accesses::total 323932.963258
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 53911000461.45
system.l2.tags.tagsInUse 30764.84128552848
system.l2.tags.totalRefs 2755343.8829820002
system.l2.tags.sampledRefs 222774.11141099996
system.l2.tags.avgRefs 12.660854768710001
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.092875411726
system.l2.tags.occupancies::cpu.data 1.5519500987169998
system.l2.tags.occupancies::switch_cpus.inst 590.094595604486
system.l2.tags.occupancies::switch_cpus.data 29967.56176680096
system.l2.tags.avgOccs::cpu.inst 3.3242706e-05
system.l2.tags.avgOccs::cpu.data 4.740751599999999e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.018008139344
system.l2.tags.avgOccs::switch_cpus.data 0.9145373296299999
system.l2.tags.avgOccs::total 0.9388684264320001
system.l2.tags.occupanciesTaskId::1024 32767.887605000004
system.l2.tags.ageTaskId_1024::0 46.182457
system.l2.tags.ageTaskId_1024::1 318.9781
system.l2.tags.ageTaskId_1024::2 3337.164764
system.l2.tags.ageTaskId_1024::3 19697.430643
system.l2.tags.ratioOccsTaskId::1024 0.999996529401
system.l2.tags.tagAccesses 20307883.843176
system.l2.tags.dataAccesses 20307883.843176
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 53911000461.45
system.mem_ctrls.avgPriority_writebacks::samples 72305.34873600001
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1526.7351990000002
system.mem_ctrls.avgPriority_switch_cpus.data::samples 202117.02991
system.mem_ctrls.priorityMinLatency 1.875001875e-08
system.mem_ctrls.priorityMaxLatency 0.005729237021172501
system.mem_ctrls.numReadWriteTurnArounds 4331.958705000001
system.mem_ctrls.numWriteReadTurnArounds 4331.958705000001
system.mem_ctrls.numStayReadState 475767.468832
system.mem_ctrls.numStayWriteState 68073.627221
system.mem_ctrls.readReqs 203671.549807
system.mem_ctrls.writeReqs 72305.34873600001
system.mem_ctrls.readBursts 203671.549807
system.mem_ctrls.writeBursts 72305.34873600001
system.mem_ctrls.servicedByWrQ 27.784698000000002
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.74770147
system.mem_ctrls.avgWrQLen 23.38723969
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 203671.549807
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 72305.34873600001
system.mem_ctrls.rdQLenPdf::0 106560.432098
system.mem_ctrls.rdQLenPdf::1 56313.90126300001
system.mem_ctrls.rdQLenPdf::2 25237.611100000006
system.mem_ctrls.rdQLenPdf::3 15511.789065
system.mem_ctrls.rdQLenPdf::4 19.089786000000004
system.mem_ctrls.rdQLenPdf::5 0.941797
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.583451
system.mem_ctrls.wrQLenPdf::1 0.583451
system.mem_ctrls.wrQLenPdf::2 0.583451
system.mem_ctrls.wrQLenPdf::3 0.583451
system.mem_ctrls.wrQLenPdf::4 0.583451
system.mem_ctrls.wrQLenPdf::5 0.583451
system.mem_ctrls.wrQLenPdf::6 0.583451
system.mem_ctrls.wrQLenPdf::7 0.583451
system.mem_ctrls.wrQLenPdf::8 0.583451
system.mem_ctrls.wrQLenPdf::9 0.583451
system.mem_ctrls.wrQLenPdf::10 0.583451
system.mem_ctrls.wrQLenPdf::11 0.652876
system.mem_ctrls.wrQLenPdf::12 0.652876
system.mem_ctrls.wrQLenPdf::13 0.652876
system.mem_ctrls.wrQLenPdf::14 0.652876
system.mem_ctrls.wrQLenPdf::15 1058.65842
system.mem_ctrls.wrQLenPdf::16 1103.9074580000001
system.mem_ctrls.wrQLenPdf::17 3023.448671
system.mem_ctrls.wrQLenPdf::18 3881.8387350000003
system.mem_ctrls.wrQLenPdf::19 4250.926975
system.mem_ctrls.wrQLenPdf::20 4394.210599
system.mem_ctrls.wrQLenPdf::21 4434.700172
system.mem_ctrls.wrQLenPdf::22 4418.006565
system.mem_ctrls.wrQLenPdf::23 4417.953255
system.mem_ctrls.wrQLenPdf::24 4424.2962130000005
system.mem_ctrls.wrQLenPdf::25 4452.507237
system.mem_ctrls.wrQLenPdf::26 4486.733923
system.mem_ctrls.wrQLenPdf::27 4499.745828
system.mem_ctrls.wrQLenPdf::28 4571.808338
system.mem_ctrls.wrQLenPdf::29 5000.0853210000005
system.mem_ctrls.wrQLenPdf::30 4475.71421
system.mem_ctrls.wrQLenPdf::31 4913.479055999999
system.mem_ctrls.wrQLenPdf::32 4467.050718
system.mem_ctrls.wrQLenPdf::33 15.3198
system.mem_ctrls.wrQLenPdf::34 4.804354
system.mem_ctrls.wrQLenPdf::35 0.96564
system.mem_ctrls.wrQLenPdf::36 0.11360400000000001
system.mem_ctrls.wrQLenPdf::37 0.044179
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.rdPerTurnAround::samples 4331.958705000001
system.mem_ctrls.rdPerTurnAround::mean 220.12227760794997
system.mem_ctrls.rdPerTurnAround::gmean 113.73795625280997
system.mem_ctrls.rdPerTurnAround::stdev 767.1594690696209
system.mem_ctrls.rdPerTurnAround::0-1023 2156.457491
system.mem_ctrls.rdPerTurnAround::20480-21503 0.204067
system.mem_ctrls.rdPerTurnAround::total 4331.958705000001
system.mem_ctrls.wrPerTurnAround::samples 4331.958705000001
system.mem_ctrls.wrPerTurnAround::mean 16.796024177483
system.mem_ctrls.wrPerTurnAround::gmean 16.752003951203
system.mem_ctrls.wrPerTurnAround::stdev 1.251887703222
system.mem_ctrls.wrPerTurnAround::16 3203.435497
system.mem_ctrls.wrPerTurnAround::17 45.214669
system.mem_ctrls.wrPerTurnAround::18 611.911017
system.mem_ctrls.wrPerTurnAround::19 227.55854799999997
system.mem_ctrls.wrPerTurnAround::total 4331.958705000001
system.mem_ctrls.bytesReadWrQ 1778.2206720000001
system.mem_ctrls.bytesReadSys 13034979.187648
system.mem_ctrls.bytesWrittenSys 4627542.319104001
system.mem_ctrls.avgRdBWSys 229122456.6136517
system.mem_ctrls.avgWrBWSys 78213535.24024816
system.mem_ctrls.totGap 53909974861.5505
system.mem_ctrls.avgGap 308528.69554014
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 97711.05273600001
system.mem_ctrls.requestorReadBytes::switch_cpus.data 12935489.91424
system.mem_ctrls.requestorWriteBytes::writebacks 4626528.370368
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1671167.6844649906
system.mem_ctrls.requestorReadRate::switch_cpus.data 227417985.46021447
system.mem_ctrls.requestorWriteRate::writebacks 78193550.91144827
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1526.7351990000002
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 202144.814608
system.mem_ctrls.requestorWriteAccesses::writebacks 72305.34873600001
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 52560810.56025
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 6940677047.8064995
system.mem_ctrls.requestorWriteTotalLat::writebacks 1206552628493.3298
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 33966.83635076001
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 33710.689964280005
system.mem_ctrls.requestorWriteAvgLat::writebacks 130084725.57732815
system.mem_ctrls.dram.bytesRead::cpu.inst 183.472832
system.mem_ctrls.dram.bytesRead::cpu.data 214.39564800000002
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 97711.05273600001
system.mem_ctrls.dram.bytesRead::switch_cpus.data 12937278.32288
system.mem_ctrls.dram.bytesRead::total 13034989.375616001
system.mem_ctrls.dram.bytesInstRead::cpu.inst 183.472832
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 97711.05273600001
system.mem_ctrls.dram.bytesInstRead::total 97711.05273600001
system.mem_ctrls.dram.bytesWritten::writebacks 4627542.319104001
system.mem_ctrls.dram.bytesWritten::total 4627542.319104001
system.mem_ctrls.dram.numReads::cpu.inst 2.866763
system.mem_ctrls.dram.numReads::cpu.data 3.3499320000000004
system.mem_ctrls.dram.numReads::switch_cpus.inst 1526.7351990000002
system.mem_ctrls.dram.numReads::switch_cpus.data 202144.973795
system.mem_ctrls.dram.numReads::total 203671.70899400002
system.mem_ctrls.dram.numWrites::writebacks 72305.34873600001
system.mem_ctrls.dram.numWrites::total 72305.34873600001
system.mem_ctrls.dram.bwRead::cpu.inst 35245.585533
system.mem_ctrls.dram.bwRead::cpu.data 39854.22872400001
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1671167.709331
system.mem_ctrls.dram.bwRead::switch_cpus.data 227451526.555164
system.mem_ctrls.dram.bwRead::total 229122694.21540698
system.mem_ctrls.dram.bwInstRead::cpu.inst 35245.585533
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1671167.709331
system.mem_ctrls.dram.bwInstRead::total 1671167.709331
system.mem_ctrls.dram.bwWrite::writebacks 78213535.34858099
system.mem_ctrls.dram.bwWrite::total 78213535.34858099
system.mem_ctrls.dram.bwTotal::writebacks 78213535.34858099
system.mem_ctrls.dram.bwTotal::cpu.inst 35245.585533
system.mem_ctrls.dram.bwTotal::cpu.data 39854.22872400001
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1671167.709331
system.mem_ctrls.dram.bwTotal::switch_cpus.data 227451526.555164
system.mem_ctrls.dram.bwTotal::total 307336229.574507
system.mem_ctrls.dram.readBursts 203643.76510900003
system.mem_ctrls.dram.writeBursts 72289.505787
system.mem_ctrls.dram.perBankRdBursts::0 12434.248412
system.mem_ctrls.dram.perBankRdBursts::1 12743.398644
system.mem_ctrls.dram.perBankRdBursts::2 12403.43124
system.mem_ctrls.dram.perBankRdBursts::3 12946.127026000002
system.mem_ctrls.dram.perBankRdBursts::4 12474.151194
system.mem_ctrls.dram.perBankRdBursts::5 12711.647962
system.mem_ctrls.dram.perBankRdBursts::6 12827.561407000001
system.mem_ctrls.dram.perBankRdBursts::7 12901.212024999999
system.mem_ctrls.dram.perBankRdBursts::8 12487.862654
system.mem_ctrls.dram.perBankRdBursts::9 13315.210928000002
system.mem_ctrls.dram.perBankRdBursts::10 12708.043818999999
system.mem_ctrls.dram.perBankRdBursts::11 12945.124753999999
system.mem_ctrls.dram.perBankRdBursts::12 12534.790818
system.mem_ctrls.dram.perBankRdBursts::13 12965.989371999998
system.mem_ctrls.dram.perBankRdBursts::14 12346.241129999999
system.mem_ctrls.dram.perBankRdBursts::15 12898.723724
system.mem_ctrls.dram.perBankWrBursts::0 4305.111856
system.mem_ctrls.dram.perBankWrBursts::1 4362.072209
system.mem_ctrls.dram.perBankWrBursts::2 4484.797404999999
system.mem_ctrls.dram.perBankWrBursts::3 4687.443024
system.mem_ctrls.dram.perBankWrBursts::4 4650.539596
system.mem_ctrls.dram.perBankWrBursts::5 4465.877382
system.mem_ctrls.dram.perBankWrBursts::6 4574.299744
system.mem_ctrls.dram.perBankWrBursts::7 4516.290128
system.mem_ctrls.dram.perBankWrBursts::8 4506.177986
system.mem_ctrls.dram.perBankWrBursts::9 4836.3777789999995
system.mem_ctrls.dram.perBankWrBursts::10 4513.440317
system.mem_ctrls.dram.perBankWrBursts::11 4516.769663
system.mem_ctrls.dram.perBankWrBursts::12 4476.522433
system.mem_ctrls.dram.perBankWrBursts::13 4589.2195870000005
system.mem_ctrls.dram.perBankWrBursts::14 4351.091244
system.mem_ctrls.dram.perBankWrBursts::15 4453.475434
system.mem_ctrls.dram.totQLat 3174917262.5730004
system.mem_ctrls.dram.totBusLat 1018218825.5450001
system.mem_ctrls.dram.totMemAccLat 6993237858.36675
system.mem_ctrls.dram.avgQLat 14964.433496630001
system.mem_ctrls.dram.avgBusLat 5000.005000000001
system.mem_ctrls.dram.avgMemAccLat 33714.45224663
system.mem_ctrls.dram.readRowHits 152502.996719
system.mem_ctrls.dram.writeRowHits 48105.771967
system.mem_ctrls.dram.readRowHitRate 74.34532292
system.mem_ctrls.dram.writeRowHitRate 71.00815898
system.mem_ctrls.dram.bytesPerActivate::samples 75325.452417
system.mem_ctrls.dram.bytesPerActivate::mean 236.415308608077
system.mem_ctrls.dram.bytesPerActivate::gmean 163.487083931014
system.mem_ctrls.dram.bytesPerActivate::stdev 225.37703690964702
system.mem_ctrls.dram.bytesPerActivate::0-127 26144.444978000003
system.mem_ctrls.dram.bytesPerActivate::128-255 24049.643129000004
system.mem_ctrls.dram.bytesPerActivate::256-383 9452.015109
system.mem_ctrls.dram.bytesPerActivate::384-511 7754.147225000001
system.mem_ctrls.dram.bytesPerActivate::512-639 1718.101933
system.mem_ctrls.dram.bytesPerActivate::640-767 1383.058204
system.mem_ctrls.dram.bytesPerActivate::768-895 1034.617252
system.mem_ctrls.dram.bytesPerActivate::896-1023 680.319563
system.mem_ctrls.dram.bytesPerActivate::1024-1151 3109.105024
system.mem_ctrls.dram.bytesPerActivate::total 75325.452417
system.mem_ctrls.dram.dramBytesRead 13033200.966976002
system.mem_ctrls.dram.dramBytesWritten 4626528.370368
system.mem_ctrls.dram.avgRdBW 229.08915298312002
system.mem_ctrls.dram.avgWrBW 78.19355097184999
system.mem_ctrls.dram.peakBW 12800.0128
system.mem_ctrls.dram.busUtil 2.39975075
system.mem_ctrls.dram.busUtilRead 1.7884873700000001
system.mem_ctrls.dram.busUtilWrite 0.61080054
system.mem_ctrls.dram.pageHitRate 72.72987773000001
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 53911000461.45
system.mem_ctrls.dram.rank0.actEnergy 266544825.88398
system.mem_ctrls.dram.rank0.preEnergy 141673209.514155
system.mem_ctrls.dram.rank0.readEnergy 724294294.2774
system.mem_ctrls.dram.rank0.writeEnergy 188162371.61567998
system.mem_ctrls.dram.rank0.refreshEnergy 4255780009.2912006
system.mem_ctrls.dram.rank0.actBackEnergy 13397867917.809778
system.mem_ctrls.dram.rank0.preBackEnergy 9419403182.9616
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 28393725811.353798
system.mem_ctrls.dram.rank0.averagePower 524.333649005941
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 24340182927.8975
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1800261530.1595
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 27770556003.393
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 271272119.8954201
system.mem_ctrls.dram.rank1.preEnergy 144186882.40836
system.mem_ctrls.dram.rank1.readEnergy 729722188.6008601
system.mem_ctrls.dram.rank1.writeEnergy 189188848.59245998
system.mem_ctrls.dram.rank1.refreshEnergy 4255780009.2912006
system.mem_ctrls.dram.rank1.actBackEnergy 13489977281.729637
system.mem_ctrls.dram.rank1.preBackEnergy 9341837243.60544
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 28421964574.123383
system.mem_ctrls.dram.rank1.averagePower 524.8162859099469
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 24136306613.542507
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1800261944.7770002
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 27974431903.130505
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 53911000461.45
system.membus.transDist::ReadResp 129757.81245000001
system.membus.transDist::WritebackDirty 72305.34873600001
system.membus.transDist::CleanEvict 116996.373968
system.membus.transDist::ReadExReq 73913.965969
system.membus.transDist::ReadExResp 73913.896544
system.membus.transDist::ReadSharedReq 129757.583838
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 597432.2081919999
system.membus.pktCount::total 597432.2081919999
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 17662531.69472
system.membus.pktSize::total 17662531.69472
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 204458.776494
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 204458.776494
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 204458.776494
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 53911000461.45
system.membus.reqLayer0.occupancy 721714228.6225
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 1074595342.2215002
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 393760.499198
system.membus.snoop_filter.hitSingleRequests 189301.72270399999
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 107822001.84225601
system.switch_cpus.cpi 1.0779413178319999
system.switch_cpus.ipc 0.9453710813909999
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 106550910.614582
system.switch_cpus.instsIssued 106942547.09009899
system.switch_cpus.squashedInstsIssued 7884.074967999999
system.switch_cpus.squashedInstsExamined 1251013.915494
system.switch_cpus.squashedOperandsExamined 912786.3060410001
system.switch_cpus.numIssuedDist::samples 105718920.709958
system.switch_cpus.numIssuedDist::mean 1.026876867049
system.switch_cpus.numIssuedDist::stdev 1.180696562898
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 48334412.52065001
system.switch_cpus.numIssuedDist::1 27417537.265421998
system.switch_cpus.numIssuedDist::2 13820227.583168998
system.switch_cpus.numIssuedDist::3 14054493.574507002
system.switch_cpus.numIssuedDist::4 1294818.217026
system.switch_cpus.numIssuedDist::5 426107.688449
system.switch_cpus.numIssuedDist::6 240264.47103699998
system.switch_cpus.numIssuedDist::7 78799.31933700002
system.switch_cpus.numIssuedDist::8 52260.070361
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.000008000000001
system.switch_cpus.numIssuedDist::total 105718920.709958
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 27685.519960999995
system.switch_cpus.statFuBusy::IntDiv 17784.749215
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 19553.191326000004
system.switch_cpus.statFuBusy::SimdAddAcc 2276.342429
system.switch_cpus.statFuBusy::SimdAlu 5030.334996999999
system.switch_cpus.statFuBusy::SimdCmp 6311.378059999999
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 63.459089
system.switch_cpus.statFuBusy::SimdMult 755.479998
system.switch_cpus.statFuBusy::SimdMultAcc 3260.002049
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 2774.891689
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 98636.331991
system.switch_cpus.statFuBusy::MemWrite 6225.844678999999
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 78858.58837
system.switch_cpus.statIssuedInstType_0::IntAlu 50314681.674889006
system.switch_cpus.statIssuedInstType_0::IntMult 1063909.32051
system.switch_cpus.statIssuedInstType_0::IntDiv 33660.376954
system.switch_cpus.statIssuedInstType_0::FloatAdd 15488.990122
system.switch_cpus.statIssuedInstType_0::FloatCmp 17.115715
system.switch_cpus.statIssuedInstType_0::FloatCvt 8373.702233
system.switch_cpus.statIssuedInstType_0::FloatMult 2558.4653960000005
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 4719.553199
system.switch_cpus.statIssuedInstType_0::FloatDiv 34.89063
system.switch_cpus.statIssuedInstType_0::FloatMisc 500177.0068440001
system.switch_cpus.statIssuedInstType_0::FloatSqrt 3.1318339999999996
system.switch_cpus.statIssuedInstType_0::SimdAdd 9095078.812837001
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 2962917.513439
system.switch_cpus.statIssuedInstType_0::SimdAlu 5642565.845628
system.switch_cpus.statIssuedInstType_0::SimdCmp 1864160.2156349998
system.switch_cpus.statIssuedInstType_0::SimdCvt 2903.1752260000003
system.switch_cpus.statIssuedInstType_0::SimdMisc 1157889.4476899998
system.switch_cpus.statIssuedInstType_0::SimdMult 981241.2721249999
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 1001761.718015
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 2265231.652174
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 2485.666654
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 1.8127649999999997
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 1.1016840000000003
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 20697749.151977
system.switch_cpus.statIssuedInstType_0::MemWrite 9246076.887554
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 106942547.09009899
system.switch_cpus.issueRate 1.009082250495
system.switch_cpus.fuBusy 190357.52548300003
system.switch_cpus.fuBusyRate 0.001776547047
system.switch_cpus.intInstQueueReads 248697623.439137
system.switch_cpus.intInstQueueWrites 72810653.66178802
system.switch_cpus.intInstQueueWakeupAccesses 70996310.215805
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 71104634.01430398
system.switch_cpus.vecInstQueueWrites 34991278.765917
system.switch_cpus.vecInstQueueWakeupAccesses 34928869.569735
system.switch_cpus.intAluAccesses 71529443.213857
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 35524602.813355
system.switch_cpus.numSquashedInsts 195636.779547
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 391423.39531000005
system.switch_cpus.idleCycles 2103081.1322979997
system.switch_cpus.MemDepUnit__0.insertedLoads 20039804.807934
system.switch_cpus.MemDepUnit__0.insertedStores 9280327.087425001
system.switch_cpus.MemDepUnit__0.conflictingLoads 4836546.810417
system.switch_cpus.MemDepUnit__0.conflictingStores 3.032968
system.switch_cpus.MemDepUnit__0.MDPLookups 12349793.307532
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 7690011.500402
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 4451040.952146
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 288701.27101200004
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 573605.255327
system.switch_cpus.branchPred.lookups_0::CallDirect 163244.97580400002
system.switch_cpus.branchPred.lookups_0::CallIndirect 425039.12399399997
system.switch_cpus.branchPred.lookups_0::DirectCond 6138035.589229001
system.switch_cpus.branchPred.lookups_0::DirectUncond 818647.970743
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 27050.312803999997
system.switch_cpus.branchPred.lookups_0::total 8145623.227901
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 15557.557082
system.switch_cpus.branchPred.squashes_0::CallDirect 14207.388028999998
system.switch_cpus.branchPred.squashes_0::CallIndirect 16029.262471999999
system.switch_cpus.branchPred.squashes_0::DirectCond 238653.330708
system.switch_cpus.branchPred.squashes_0::DirectUncond 27573.500455
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 3050.407695
system.switch_cpus.branchPred.squashes_0::total 315071.44644100004
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 12.039974
system.switch_cpus.branchPred.corrected_0::CallDirect 4316.035492999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 14587.377733000001
system.switch_cpus.branchPred.corrected_0::DirectCond 175015.58887900002
system.switch_cpus.branchPred.corrected_0::DirectUncond 4173.19095
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 708.8807330000001
system.switch_cpus.branchPred.corrected_0::total 198813.113762
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 558047.6933370001
system.switch_cpus.branchPred.committed_0::CallDirect 149037.587775
system.switch_cpus.branchPred.committed_0::CallIndirect 409009.9947620001
system.switch_cpus.branchPred.committed_0::DirectCond 5899381.656835001
system.switch_cpus.branchPred.committed_0::DirectUncond 791074.31601
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 23999.905109
system.switch_cpus.branchPred.committed_0::total 7830551.153828
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 2.946
system.switch_cpus.branchPred.mispredicted_0::CallDirect 3834.483079
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 14369.379562999999
system.switch_cpus.branchPred.mispredicted_0::DirectCond 171968.88183000003
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 3981.473119
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 707.621264
system.switch_cpus.branchPred.mispredicted_0::total 194864.784855
system.switch_cpus.branchPred.targetProvider_0::NoTarget 3439836.3240170004
system.switch_cpus.branchPred.targetProvider_0::BTB 3704607.4595300006
system.switch_cpus.branchPred.targetProvider_0::RAS 573604.032326
system.switch_cpus.branchPred.targetProvider_0::Indirect 427575.41202800005
system.switch_cpus.branchPred.targetProvider_0::total 8145623.227901
system.switch_cpus.branchPred.targetWrong_0::NoBranch 118698.017631
system.switch_cpus.branchPred.targetWrong_0::Return 79102.06676100001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 10.892008
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 1002.1373619999999
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 198813.113762
system.switch_cpus.branchPred.condPredicted 6138035.589229001
system.switch_cpus.branchPred.condPredictedTaken 2762066.74506
system.switch_cpus.branchPred.condIncorrect 198813.113762
system.switch_cpus.branchPred.predTakenBTBMiss 23259.556193000004
system.switch_cpus.branchPred.NotTakenMispredicted 119711.04700100001
system.switch_cpus.branchPred.TakenMispredicted 79102.06676100001
system.switch_cpus.branchPred.BTBLookups 8145623.227901
system.switch_cpus.branchPred.BTBUpdates 104402.74856100001
system.switch_cpus.branchPred.BTBHits 5519803.941577001
system.switch_cpus.branchPred.BTBHitRatio 0.674489143565
system.switch_cpus.branchPred.BTBMispredicted 25799.142947
system.switch_cpus.branchPred.indirectLookups 452089.4367979999
system.switch_cpus.branchPred.indirectHits 427575.41202800005
system.switch_cpus.branchPred.indirectMisses 24514.024769999996
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 573605.255327
system.switch_cpus.branchPred.btb.lookups::CallDirect 163244.97580400002
system.switch_cpus.branchPred.btb.lookups::CallIndirect 425039.12399399997
system.switch_cpus.branchPred.btb.lookups::DirectCond 6138035.589229001
system.switch_cpus.branchPred.btb.lookups::DirectUncond 818647.970743
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 27050.312803999997
system.switch_cpus.branchPred.btb.lookups::total 8145623.227901
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 573605.255327
system.switch_cpus.branchPred.btb.misses::CallDirect 4879.835932
system.switch_cpus.branchPred.btb.misses::CallIndirect 425039.12399399997
system.switch_cpus.branchPred.btb.misses::DirectCond 1590613.983854
system.switch_cpus.branchPred.btb.misses::DirectUncond 4630.774413
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 27050.312803999997
system.switch_cpus.branchPred.btb.misses::total 2625819.2863240005
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 4316.035492999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 95913.52211800001
system.switch_cpus.branchPred.btb.updates::DirectUncond 4173.19095
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 104402.74856100001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 4316.035492999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 95913.52211800001
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 4173.19095
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 104402.74856100001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 53911000461.45
system.switch_cpus.branchPred.indirectBranchPred.lookups 452089.4367979999
system.switch_cpus.branchPred.indirectBranchPred.hits 427575.41202800005
system.switch_cpus.branchPred.indirectBranchPred.misses 24514.024769999996
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 15296.258466000001
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 467385.695264
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 603841.65688
system.switch_cpus.branchPred.ras.pops 603841.905828
system.switch_cpus.branchPred.ras.squashes 45794.20758299999
system.switch_cpus.branchPred.ras.used 558047.6933370001
system.switch_cpus.branchPred.ras.correct 558044.747337
system.switch_cpus.branchPred.ras.incorrect 2.946
system.switch_cpus.commit.commitSquashedInsts 1252145.4526169999
system.switch_cpus.commit.branchMispredicts 190333.21203300002
system.switch_cpus.commit.numCommittedDist::samples 105225362.608699
system.switch_cpus.commit.numCommittedDist::mean 1.0163460254280001
system.switch_cpus.commit.numCommittedDist::stdev 1.144989591845
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 49067463.989232
system.switch_cpus.commit.numCommittedDist::1 27324788.628171
system.switch_cpus.commit.numCommittedDist::2 8500394.350202
system.switch_cpus.commit.numCommittedDist::3 20332715.641094
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.000003
system.switch_cpus.commit.numCommittedDist::total 105225362.608699
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 0.0
system.switch_cpus.commit.functionCalls 558047.5825370001
system.switch_cpus.commit.committedInstType_0::No_OpClass 78845.177409
system.switch_cpus.commit.committedInstType_0::IntAlu 49773653.440283
system.switch_cpus.commit.committedInstType_0::IntMult 1024690.9916959997
system.switch_cpus.commit.committedInstType_0::IntDiv 33653.508086
system.switch_cpus.commit.committedInstType_0::FloatAdd 15471.673124
system.switch_cpus.commit.committedInstType_0::FloatCmp 15.492995
system.switch_cpus.commit.committedInstType_0::FloatCvt 8352.338957
system.switch_cpus.commit.committedInstType_0::FloatMult 2557.696814
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 4719.036368
system.switch_cpus.commit.committedInstType_0::FloatDiv 18.163399000000002
system.switch_cpus.commit.committedInstType_0::FloatMisc 497572.84431599994
system.switch_cpus.commit.committedInstType_0::FloatSqrt 3.1318339999999996
system.switch_cpus.commit.committedInstType_0::SimdAdd 9094674.764951002
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 2962865.563169
system.switch_cpus.commit.committedInstType_0::SimdAlu 5642448.493464
system.switch_cpus.commit.committedInstType_0::SimdCmp 1864010.142497
system.switch_cpus.commit.committedInstType_0::SimdCvt 2902.347035
system.switch_cpus.commit.committedInstType_0::SimdMisc 1156876.3179799998
system.switch_cpus.commit.committedInstType_0::SimdMult 981002.8437130001
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 1001607.686799
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 2264847.670401
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 2485.238183
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 1.8127649999999997
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 1.1016840000000003
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 19699114.938876
system.switch_cpus.commit.committedInstType_0::MemWrite 9211331.835059
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 105323724.25185698
system.switch_cpus.commit.commitEligibleSamples 20332715.641094
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 13364.696533
system.switch_cpus.commitStats0.numInsts 100023915.24489203
system.switch_cpus.commitStats0.numOps 105323724.25185698
system.switch_cpus.commitStats0.numInstsNotNOP 100000099.70196201
system.switch_cpus.commitStats0.numOpsNotNOP 105299908.70892699
system.switch_cpus.commitStats0.cpi 1.0779413178319999
system.switch_cpus.commitStats0.ipc 0.9453710813909999
system.switch_cpus.commitStats0.numMemRefs 28910446.773935
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 75742116.6828
system.switch_cpus.commitStats0.numLoadInsts 19699114.938876
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 9211331.835059
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 34922343.385901995
system.switch_cpus.commitStats0.committedInstType::No_OpClass 78845.177409
system.switch_cpus.commitStats0.committedInstType::IntAlu 49773653.440283
system.switch_cpus.commitStats0.committedInstType::IntMult 1024690.9916959997
system.switch_cpus.commitStats0.committedInstType::IntDiv 33653.508086
system.switch_cpus.commitStats0.committedInstType::FloatAdd 15471.673124
system.switch_cpus.commitStats0.committedInstType::FloatCmp 15.492995
system.switch_cpus.commitStats0.committedInstType::FloatCvt 8352.338957
system.switch_cpus.commitStats0.committedInstType::FloatMult 2557.696814
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 4719.036368
system.switch_cpus.commitStats0.committedInstType::FloatDiv 18.163399000000002
system.switch_cpus.commitStats0.committedInstType::FloatMisc 497572.84431599994
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 3.1318339999999996
system.switch_cpus.commitStats0.committedInstType::SimdAdd 9094674.764951002
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 2962865.563169
system.switch_cpus.commitStats0.committedInstType::SimdAlu 5642448.493464
system.switch_cpus.commitStats0.committedInstType::SimdCmp 1864010.142497
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2902.347035
system.switch_cpus.commitStats0.committedInstType::SimdMisc 1156876.3179799998
system.switch_cpus.commitStats0.committedInstType::SimdMult 981002.8437130001
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 1001607.686799
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 2264847.670401
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 2485.238183
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 1.8127649999999997
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 1.1016840000000003
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 19699114.938876
system.switch_cpus.commitStats0.committedInstType::MemWrite 9211331.835059
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 105323724.25185698
system.switch_cpus.commitStats0.committedControl::IsControl 7830551.323534001
system.switch_cpus.commitStats0.committedControl::IsDirectControl 6839493.730326
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 991057.593208
system.switch_cpus.commitStats0.committedControl::IsCondControl 5899381.740286
system.switch_cpus.commitStats0.committedControl::IsUncondControl 1931169.583248
system.switch_cpus.commitStats0.committedControl::IsCall 558047.5825370001
system.switch_cpus.commitStats0.committedControl::IsReturn 558047.6933370001
system.switch_cpus.decode.idleCycles 35663170.9653
system.switch_cpus.decode.blockedCycles 19032563.007195998
system.switch_cpus.decode.runCycles 48720349.228684
system.switch_cpus.decode.unblockCycles 2098497.491804
system.switch_cpus.decode.squashCycles 204340.01697400003
system.switch_cpus.decode.branchResolved 3675988.872755
system.switch_cpus.decode.branchMispred 8617.662888
system.switch_cpus.decode.decodedInsts 107314286.24374299
system.switch_cpus.decode.squashedInsts 6615.332334
system.switch_cpus.executeStats0.numInsts 106746911.27338599
system.switch_cpus.executeStats0.numNop 23846.854384
system.switch_cpus.executeStats0.numBranches 7908683.4757280005
system.switch_cpus.executeStats0.numLoadInsts 20636634.748019
system.switch_cpus.executeStats0.numStoreInsts 9238156.077554999
system.switch_cpus.executeStats0.instRate 1.0072927215870002
system.switch_cpus.executeStats0.numCCRegReads 20537944.044342
system.switch_cpus.executeStats0.numCCRegWrites 20197354.186504997
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 107917887.18677698
system.switch_cpus.executeStats0.numIntRegWrites 52440033.60836801
system.switch_cpus.executeStats0.numMemRefs 29874790.825573996
system.switch_cpus.executeStats0.numMiscRegReads 75211328.730667
system.switch_cpus.executeStats0.numMiscRegWrites 36525.463730999996
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 119632.83513100003
system.switch_cpus.executeStats0.numVecPredRegWrites 39887.388492
system.switch_cpus.executeStats0.numVecRegReads 51757176.750268005
system.switch_cpus.executeStats0.numVecRegWrites 32469118.624073
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 4705786.903884
system.switch_cpus.fetch.cycles 67124866.140862
system.switch_cpus.fetch.squashCycles 425658.4868340001
system.switch_cpus.fetch.miscStallCycles 11.192881
system.switch_cpus.fetch.pendingTrapStallCycles 92.53588300000001
system.switch_cpus.fetch.cacheLines 29159058.449589003
system.switch_cpus.fetch.icacheSquashes 88514.620157
system.switch_cpus.fetch.nisnDist::samples 105718920.709958
system.switch_cpus.fetch.nisnDist::mean 1.036041540995
system.switch_cpus.fetch.nisnDist::stdev 1.2217413876839998
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 52801413.642721996
system.switch_cpus.fetch.nisnDist::1 23352390.121895
system.switch_cpus.fetch.nisnDist::2 4100576.3383770008
system.switch_cpus.fetch.nisnDist::3 25464540.606964
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.000003
system.switch_cpus.fetch.nisnDist::total 105718920.709958
system.switch_cpus.fetchStats0.numInsts 102519941.38324302
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.968100114207
system.switch_cpus.fetchStats0.numBranches 8145623.227901
system.switch_cpus.fetchStats0.branchRate 0.07745826574
system.switch_cpus.fetchStats0.icacheStallCycles 38381121.128477
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 204340.01697400003
system.switch_cpus.iew.blockCycles 2461879.0268579996
system.switch_cpus.iew.unblockCycles 2531891.959354
system.switch_cpus.iew.dispatchedInsts 106574765.366595
system.switch_cpus.iew.dispSquashedInsts 103844.33590499999
system.switch_cpus.iew.dispLoadInsts 20039804.807934
system.switch_cpus.iew.dispStoreInsts 9280327.087425001
system.switch_cpus.iew.dispNonSpecInsts 7.897629
system.switch_cpus.iew.iqFullEvents 7576.542554000001
system.switch_cpus.iew.lsqFullEvents 2485737.4538590005
system.switch_cpus.iew.predictedTakenIncorrect 82568.851206
system.switch_cpus.iew.predictedNotTakenIncorrect 114419.285207
system.switch_cpus.iew.branchMispredicts 196988.136413
system.switch_cpus.iew.instsToCommit 105945938.50599201
system.switch_cpus.iew.writebackCount 105925179.78554001
system.switch_cpus.iew.producerInst 38473368.498113
system.switch_cpus.iew.consumerInst 56047160.030127995
system.switch_cpus.iew.wbRate 0.9997374413629998
system.switch_cpus.iew.wbFanout 0.689156865887
system.switch_cpus.lsq0.forwLoads 79610.876101
system.switch_cpus.lsq0.squashedLoads 340692.333997
system.switch_cpus.lsq0.ignoredResponses 316.737729
system.switch_cpus.lsq0.memOrderViolation 14700.736009
system.switch_cpus.lsq0.squashedStores 68995.067226
system.switch_cpus.lsq0.rescheduledLoads 21267.766308000002
system.switch_cpus.lsq0.blockedByCache 119755.70759800001
system.switch_cpus.lsq0.loadToUse::samples 19670907.592130996
system.switch_cpus.lsq0.loadToUse::mean 6.938749787526
system.switch_cpus.lsq0.loadToUse::stdev 27.823826482530006
system.switch_cpus.lsq0.loadToUse::0-9 18759754.492944
system.switch_cpus.lsq0.loadToUse::10-19 65062.946134
system.switch_cpus.lsq0.loadToUse::20-29 492831.92049299995
system.switch_cpus.lsq0.loadToUse::30-39 43325.97035
system.switch_cpus.lsq0.loadToUse::40-49 10178.184294
system.switch_cpus.lsq0.loadToUse::50-59 5902.798428
system.switch_cpus.lsq0.loadToUse::60-69 3980.787145
system.switch_cpus.lsq0.loadToUse::70-79 3256.873649
system.switch_cpus.lsq0.loadToUse::80-89 2975.3622290000003
system.switch_cpus.lsq0.loadToUse::90-99 5531.917671000001
system.switch_cpus.lsq0.loadToUse::100-109 6916.033038999999
system.switch_cpus.lsq0.loadToUse::110-119 12054.945950000001
system.switch_cpus.lsq0.loadToUse::120-129 24724.002559
system.switch_cpus.lsq0.loadToUse::130-139 14634.276293
system.switch_cpus.lsq0.loadToUse::140-149 64650.56203200001
system.switch_cpus.lsq0.loadToUse::150-159 13023.457567
system.switch_cpus.lsq0.loadToUse::160-169 13033.753842000004
system.switch_cpus.lsq0.loadToUse::170-179 27798.475065000002
system.switch_cpus.lsq0.loadToUse::180-189 11632.856428000001
system.switch_cpus.lsq0.loadToUse::190-199 8331.653423
system.switch_cpus.lsq0.loadToUse::200-209 12224.337374
system.switch_cpus.lsq0.loadToUse::210-219 3335.2539089999996
system.switch_cpus.lsq0.loadToUse::220-229 1779.6122189999999
system.switch_cpus.lsq0.loadToUse::230-239 1124.642961
system.switch_cpus.lsq0.loadToUse::240-249 1725.9281780000001
system.switch_cpus.lsq0.loadToUse::250-259 2583.523683
system.switch_cpus.lsq0.loadToUse::260-269 2895.8567260000004
system.switch_cpus.lsq0.loadToUse::270-279 3152.903906
system.switch_cpus.lsq0.loadToUse::280-289 4722.990804999999
system.switch_cpus.lsq0.loadToUse::290-299 4769.455229
system.switch_cpus.lsq0.loadToUse::overflows 42991.817606000004
system.switch_cpus.lsq0.loadToUse::min_value 1.281207
system.switch_cpus.lsq0.loadToUse::max_value 1634.363142
system.switch_cpus.lsq0.loadToUse::total 19670907.592130996
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53911000461.45
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53911000461.45
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53911000461.45
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53911000461.45
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 53911000461.45
system.switch_cpus.rename.squashCycles 204340.01697400003
system.switch_cpus.rename.idleCycles 36201974.698474
system.switch_cpus.rename.blockCycles 9818233.781109998
system.switch_cpus.rename.serializeStallCycles 16843.056633
system.switch_cpus.rename.runCycles 49847873.59824501
system.switch_cpus.rename.unblockCycles 9629655.558522
system.switch_cpus.rename.renamedInsts 107051469.96746899
system.switch_cpus.rename.ROBFullEvents 122966.233793
system.switch_cpus.rename.IQFullEvents 1949936.2477719998
system.switch_cpus.rename.LQFullEvents 587301.3514960001
system.switch_cpus.rename.SQFullEvents 5411793.979355001
system.switch_cpus.rename.fullRegistersEvents 1053510.149505
system.switch_cpus.rename.renamedOperands 111796708.30282299
system.switch_cpus.rename.lookups 256388310.97624302
system.switch_cpus.rename.intLookups 108273094.49667999
system.switch_cpus.rename.vecLookups 51789057.69671101
system.switch_cpus.rename.vecPredLookups 79848.33672499999
system.switch_cpus.rename.committedMaps 109807852.58611701
system.switch_cpus.rename.undoneMaps 1988857.394146
system.switch_cpus.rename.serializing 85.366893
system.switch_cpus.rename.tempSerializing 4.9488199999999996
system.switch_cpus.rename.skidInsts 4008033.5668039997
system.switch_cpus.rob.reads 191468444.57027003
system.switch_cpus.rob.writes 213645562.862501
system.switch_cpus.rob.squashedLoads 347392.982127
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 69922.23289
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000099.70196201
system.switch_cpus.thread_0.numOps 105299908.70892699
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1039439.032762
system.tol2bus.transDist::WritebackDirty 396238.353369
system.tol2bus.transDist::WritebackClean 473475.578075
system.tol2bus.transDist::CleanEvict 576689.6955119999
system.tol2bus.transDist::ReadExReq 216233.10220999998
system.tol2bus.transDist::ReadExResp 216232.99141
system.tol2bus.transDist::ReadCleanReq 473537.510638
system.tol2bus.transDist::ReadSharedReq 565901.395896
system.tol2bus.pktCount::total 3769318.506556
system.tol2bus.pktSize::total 131397156.19232
system.tol2bus.snoops 190005.351434
system.tol2bus.snoopTraffic 4627544.967104001
system.tol2bus.snoopFanout::samples 1446465.459237
system.tol2bus.snoopFanout::mean 0.000557604601
system.tol2bus.snoopFanout::stdev 0.022995431071000008
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1445761.2077869999
system.tol2bus.snoopFanout::1 704.2514500000001
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000010000000001
system.tol2bus.snoopFanout::total 1446465.459237
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 53911000461.45
system.tol2bus.reqLayer0.occupancy 2053837732.9954998
system.tol2bus.reqLayer0.utilization 0.0332399
system.tol2bus.respLayer0.occupancy 711260029.359187
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 1173697995.688571
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2512858.383325
system.tol2bus.snoop_filter.hitSingleRequests 1256398.2755219997
system.tol2bus.snoop_filter.hitMultiRequests 0.471949
system.tol2bus.snoop_filter.totSnoops 703.779501
system.tol2bus.snoop_filter.hitSingleSnoops 703.779501
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000010000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.InvalidateReq.misses::switch_cpus.data 787.226687
system.l2.InvalidateReq.misses::total 787.226687
system.l2.InvalidateReq.accesses::switch_cpus.data 788.0990590000002
system.l2.InvalidateReq.accesses::total 788.0990590000002
system.l2.InvalidateReq.missRate::switch_cpus.data 0.9801413958540001
system.l2.InvalidateReq.missRate::total 0.9801413958540001
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 787.226687
system.l2.InvalidateReq.mshrMisses::total 787.226687
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 15006148.637500005
system.l2.InvalidateReq.mshrMissLatency::total 15006148.637500005
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.9801413958540001
system.l2.InvalidateReq.mshrMissRate::total 0.9801413958540001
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 18804.456738790403
system.l2.InvalidateReq.avgMshrMissLatency::total 18804.456738790403
system.l2.tags.occupancies::writebacks 204.859594193877
system.l2.tags.avgOccs::writebacks 0.006251810839
system.l2.tags.ageTaskId_1024::4 9372.623226
system.mem_ctrls.rdPerTurnAround::0-127 716.614654
system.mem_ctrls.rdPerTurnAround::128-255 20.472595
system.mem_ctrls.rdPerTurnAround::256-383 4.668290000000001
system.mem_ctrls.rdPerTurnAround::384-511 1.502103
system.mem_ctrls.rdPerTurnAround::512-639 0.925664
system.mem_ctrls.rdPerTurnAround::640-767 0.577138
system.mem_ctrls.rdPerTurnAround::768-895 0.452314
system.mem_ctrls.rdPerTurnAround::896-1023 0.462131
system.mem_ctrls.rdPerTurnAround::1152-1279 0.167601
system.mem_ctrls.rdPerTurnAround::2176-2303 0.080645
system.mem_ctrls.rdPerTurnAround::2816-2943 0.037868
system.mem_ctrls.wrPerTurnAround::20 198.02262199999998
system.mem_ctrls.wrPerTurnAround::21 43.189421
system.mem_ctrls.wrPerTurnAround::22 1.101684
system.mem_ctrls.wrPerTurnAround::23 0.461432
system.mem_ctrls.wrPerTurnAround::24 1.0210380000000001
system.membus.transDist::InvalidateReq 787.226687
system.switch_cpus.nonSpecInstsAdded 7.897629
system.switch_cpus.squashedNonSpecRemoved 3.096075
system.switch_cpus.commit.commitNonSpecStalls 4.801553999999999
system.tol2bus.transDist::InvalidateReq 788.0990590000002
system.tol2bus.transDist::InvalidateResp 788.0990590000002
system.mem_ctrls.rdPerTurnAround::1024-2047 4.511920999999999
system.mem_ctrls.rdPerTurnAround::22528-23551 0.056803000000000006
system.mem_ctrls.rdPerTurnAround::24576-25599 0.176018
system.mem_ctrls.rdPerTurnAround::3200-3327 0.023142
system.mem_ctrls.wrPerTurnAround::25 0.065919
system.mem_ctrls.rdPerTurnAround::19456-20479 0.044179
system.mem_ctrls.rdPerTurnAround::2432-2559 0.044179
system.mem_ctrls.rdPerTurnAround::2048-3071 0.640251
system.l2.InvalidateReq.hits::switch_cpus.data 0.872372
system.l2.InvalidateReq.hits::total 0.872372
system.mem_ctrls.rdPerTurnAround::3072-4095 0.068022
system.mem_ctrls.rdPerTurnAround::30720-31743 0.068022
system.mem_ctrls.rdPerTurnAround::28672-29695 0.07223
system.mem_ctrls.rdPerTurnAround::0-511 2.990208
system.mem_ctrls.rdPerTurnAround::512-1023 0.632544
system.mem_ctrls.rdPerTurnAround::1024-1535 0.201264
system.mem_ctrls.rdPerTurnAround::1536-2047 0.172512
system.mem_ctrls.rdPerTurnAround::2560-3071 0.172512
system.mem_ctrls.rdPerTurnAround::4096-4607 0.057504
system.mem_ctrls.rdPerTurnAround::15872-16383 0.028752
system.l2.CleanEvict.mshrMisses::writebacks 0.192146
system.l2.CleanEvict.mshrMisses::total 0.192146
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.mem_ctrls.rdPerTurnAround::5120-6143 0.075035
system.mem_ctrls.rdPerTurnAround::0-63 1361.750461
system.mem_ctrls.rdPerTurnAround::64-127 178.05976199999998
system.mem_ctrls.rdPerTurnAround::128-191 12.718131999999999
system.mem_ctrls.rdPerTurnAround::192-255 4.354850000000001
system.mem_ctrls.rdPerTurnAround::256-319 2.342921
system.mem_ctrls.rdPerTurnAround::320-383 0.9649380000000001
system.mem_ctrls.rdPerTurnAround::384-447 0.3885
system.mem_ctrls.rdPerTurnAround::448-511 0.5778430000000001
system.mem_ctrls.rdPerTurnAround::512-575 0.48247
system.mem_ctrls.rdPerTurnAround::704-767 0.398316
system.mem_ctrls.rdPerTurnAround::960-1023 0.241235
system.mem_ctrls.rdPerTurnAround::1088-1151 0.084152
system.mem_ctrls.rdPerTurnAround::21504-22527 0.042076
system.mem_ctrls.rdPerTurnAround::896-959 0.089061
system.mem_ctrls.rdPerTurnAround::1152-1215 0.110098
system.mem_ctrls.rdPerTurnAround::1216-1279 0.110098
system.mem_ctrls.rdPerTurnAround::1664-1727 0.042076
system.switch_cpus.fetch.icacheWaitRetryStallCycles 4.082059
system.mem_ctrls.rdPerTurnAround::768-831 0.046985
system.mem_ctrls.rdPerTurnAround::1408-1471 0.046985
system.mem_ctrls.rdPerTurnAround::1600-1663 0.183029
system.mem_ctrls.rdPerTurnAround::25600-26623 0.086255
system.mem_ctrls.rdPerTurnAround::23552-24575 0.17882199999999998
system.switch_cpus.rename.matLookups 0.47615399999999997
system.mem_ctrls.rdPerTurnAround::576-639 0.068022
system.mem_ctrls.rdPerTurnAround::640-703 0.136044
system.mem_ctrls.rdPerTurnAround::832-895 0.068022
system.mem_ctrls.rdPerTurnAround::16384-17407 0.042777
system.mem_ctrls.rdPerTurnAround::1024-1151 0.21388500000000002
system.mem_ctrls.rdPerTurnAround::1408-1535 0.085554
system.mem_ctrls.rdPerTurnAround::1536-1663 0.042777
system.mem_ctrls.rdPerTurnAround::2048-2175 0.042777
CPI 1.0782189434171188

Per-Address PND Load Violations:
