[SimNames]
SIMULATION_NAME             = gcm_aes_core

[SimPaths]
ROOT_PATH                   = $PROJ_RTL_MODULES/gcm_aes_core/
INCLUDE_PATH                = ${ROOT_PATH}/rtl/ 
RTL_PATH                    = ${ROOT_PATH}/rtl/
TEST_PATH                   = ${ROOT_PATH}/instantiation/DEFAULT/tb/sheets
OUTPUT_PATH                 = /scratch/CL120020/RevA0/$USER
SYSTEM_SIMULATOR_PATH       = ${ROOT_PATH}/instantiation/DEFAULT/tb/gtest

VECTORS_OUTPUT_PATH         = ${SYSTEM_SIMULATOR_PATH}/results
VECTORS_GEN_FILES_PATH      = ${SYSTEM_SIMULATOR_PATH}
VECTORS_DEFAULT_DIRECTORY   = results

USE_GTEST_VECTORS           = No
#GTEST_CASES                 = 

[SimFiles]
USE_VECTORS_LIST_FILE       = No
SIMULATION_CASE             = gcm_aes_core
#VECTORS_LIST_FILE           = 
RTL_FILELIST                = ${ROOT_PATH}/filelist/rtl/filelist.f
TB_FILELIST                 = ${ROOT_PATH}/filelist/tb/tb.f
          
[SimOptions]
ENABLE_TB_GEN               = No
ENABLE_VECTOR_GEN           = No
ENABLE_COMPILE_RTL          = No
ENABLE_ELABORATE_RTL        = No
ENABLE_SIMULATE_RTL         = No
ENABLE_ASSERTIONS           = No
ENABLE_COVERAGE             = No
ENABLE_LINT_RTL             = No
ENABLE_QSUB                 = No
ENABLE_REPORT               = No
ENABLE_TOGGLE_ACTIVITY      = No
ENABLE_SYNTHESIS            = Yes
ENABLE_SDF_GENERATION       = No
ENABLE_CHANGE_CORNER        = No

[TbGenOptions]
TB_GEN_SPREADSHEET          = gcm_aes_core.xls
TB_GEN_SHEETS               = gcm_aes_core,CLOCKS
TB_GEN_TOP_MODULE_FILE      = gcm_aes_core.v
TB_GEN_TB_NAME              = -o=tb
TB_GEN_CREATE_FILES         = -g=vect,forc,asst -l 0
TB_GEN_INCLUDE_FILES        = -i=stim,vect #-n
#TB_GEN_CLOCKS               = 

[VectorGenOptions]
VECTORS_ADD_TREE_STRING     = No
#VECTORS_DEFAULT_DIRECTORY   = ./
#SIMULATION_CHANNEL          =
#VECTORS_EXTRA_PARAMETERS    =
VECTORS_VERBOSE_OUTPUT      = Yes
#BER_REFERENCE_FILE          =
#ALLOWED_BER_DEVIATION       =
#VECTORS_CUSTOM_COMMAND      =

[CompileRtlOptions]
COMPILE_DEFINES             = COMPILE_WITH_VERILATOR_FLAG
#TECH_LIBRARY_FILES          =  
     
[ElaborateRtlOptions]
ENABLE_NETLIST              = No
ENABLE_DELAY_ZERO           = Yes 
#ELABORATE_DEFINES           = 
ELABORATE_TIMESCALE         = 1ns/1ps 

[SimulateRtlOptions]
ENABLE_RTL_SIMULATION_GUI   = Yes
ENABLE_RTL_SIMULATION_EVENT = No
#SIMULATE_RTL_DEFINES        =
USE_EXTERNAL_INPUT_FILE     = No
#EXTERNAL_INPUT_FILE         =
ENABLE_RESTORE_SIMULATION   = No
#RESTORE_SIMULATION_FILE     =

[AssertionsOptions]
#ASSERTIONS_FILE             = 

[LintOptions]

#LINT_TOOL                   = Spyglass #{Hal | Spyglass}
#LINT_MODULE                 = gcm_aes_core
#LINT_BROWSE_RESULTS         = No
#SPG_RUN_TYPE                = rtl_lint #{rtl_lint | audit_lint | cdc_verif | cdc_setup }
#SPG_WAIVES_FILE             = ${ROOT_PATH}/instantiation/DEFAULT/waivers/lint/waives_bps.sgdc
#SPG_IS_TOP_MODULE           = No
#SPG_INCREMENTAL_RUN         = No
#SPG_GATES_IN_DESIGN         = No

[ToggleActivityOptions]
#TOGGLE_FILE_FORMAT          = vcd #vcd - tcf
#TOGGLE_FILE_START_TIME      = 2.4
#TOGGLE_FILE_END_TIME        = 2.7
#TOGGLE_FILE_TIME_UNIT       = us
#TOGGLE_FILE_INSTANCE        = tb.u_dsp_back_end
#TOGGLE_FILE_OUTPUT_FILE     = ${SIMULATION_NAME}.${TOGGLE_FILE_START_TIME}.${TOGGLE_FILE_END_TIME}.${TOGGLE_FILE_TIME_UNIT}.Mode_Bypass.${TOGGLE_FILE_FORMAT}
#TOGGLE_FILE_COMPRESS_OUTPUT = No

[PowerReportOptions]
SYNTH_DESIGN_NAME           = gcm_aes_core
#SYNTH_DB_SCRIPT_PATH        = /projects/CL40010/RevA0/Work/amartino/synthesis/fft_4k/f350/rc/results/output/final/fft_4k.rc_setup.tcl
#POWER_REPORT_TOGGLE_FILE    = ${SIMULATION_NAME}.300Mhz.prueba1.1p0us.1p5us.tcf
#POWER_REPORT_INSTANCE       = #u_fft_4k_radix_4

[SdfGeneration]
#SYNTH_DB_SCRIPT_PATH_SLOW   =
#NAME_DB_SCRIPT_SLOW         =
#CORNER_SLOW                 = 
#CORNER_TYP                  = 
#CORNER_SLOW_EXTRA           =
#CORNER_TYP_EXTRA            =

[SynthesisOptions]
SYNTH_CHECK_FANOUT          =  Yes
SYNTH_DEFINES               =
SYNTH_CONSTRAINTS_PATH      =  ${ROOT_PATH}/instantiation/DEFAULT/constraints/
SYNTH_DESIGN_NAME           =  gcm_aes_core

[CoverageOptions]
#COVERAGE_MODULE             = gcm_aes_core
#COVERAGE_WORK_PATH          = coverage
#COVERAGE_TYPE               = all
#COVERAGE_GUI                = No
#COVERAGE_ENABLE_MARKS       = Yes
#COVERAGE_MARKS_FILE         = #${TEST_PATH}/bps_marks.icf 

[ReportOptions]
REPORT_TYPE                 = # ? full/assertions/coverage/idr
SEND_MAIL                   = No
#MAIL_TO                     = 
#MAIL_CC                     = 

#VECTORS_EXTRA_PARAMETERS    = --specific_channels