Description	DD MO RAM test 7K 7L		
Start		NEG	
Stop		NEG	
Clock		NEG	
Start Address	0x9000		
End Address	0x93FF		
Delay	99		
Stop to Start	TRUE		
Clock to Phase2	TRUE		
Start to A15	TRUE		
NOP Mode	FALSE		
Force Write	TRUE		
Enable Address Counter	TRUE		
Enable Data Counter	TRUE		
Notes	For testing Motion Object RAM at 7K and 7L, LS245 at 7E. When prompted, turn off "Force R/W to LOW (write)" mode.		
Signal	Location	Pin	Signature
BR/W	7K	10	0000
A6	7K	1	0108
A5	7K	2	3A9A
A4	7K	3	H10F
A3	7K	4	HH53
A0	7K	5	7A33
A1	7K	6	29PP
A2	7K	7	0863
A7	7K	17	F61C
A8	7K	16	2946
A9	7K	15	4596
BR/W	7L	10	0000
A6	7L	1	0108
A5	7L	2	3A9A
A4	7L	3	H10F
A3	7L	4	HH53
A0	7L	5	7A33
A1	7L	6	29PP
A2	7L	7	0863
A7	7L	17	F61C
A8	7L	16	2946
A9	7L	15	4596
BR/W	7E	1	0000
DB7	7K	11	F61C
DB6	7K	12	0108
DB5	7K	13	3A9A
DB4	7K	14	H10F
DB3	7L	11	HH53
DB2	7L	12	0863
DB1	7L	13	29PP
DB0	7L	14	7A33
READ	R/W	LOW	XXXX
DB7	7E	13	F61C
DB6	7E	14	0108
DB5	7E	18	3A9A
DB4	7E	15	H10F
DB3	7E	11	HH53
DB2	7E	17	0863
DB1	7E	16	29PP
DB0	7E	12	7A33
H7	9A	6	F61C
H6	9A	5	0108
H5	9A	4	3A9A
H4	9A	3	H10F
H3	8B	6	HH53
H2	8B	5	0863
H1	8B	4	29PP
H0	8B	3	7A33
H7	7B	6	F61C
H6	7B	5	0108
H5	7B	4	3A9A
H4	7B	3	H10F
H3	8A	6	HH53
H2	8A	5	0863
H1	8A	4	29PP
H0	8A	3	7A33
