

================================================================
== Vivado HLS Report for 'padding2d_fix16'
================================================================
* Date:           Thu Dec 12 12:28:19 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.740|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  211|  40918|  211|  40918|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |                 |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1         |  205|  40912| 205 ~ 2557 |          -|          -|  1 ~ 16 |    no    |
        | + Loop 1.1      |   10|     31|           1|          -|          -| 10 ~ 31 |    no    |
        | + Loop 1.2      |  182|   2492|   26 ~ 89  |          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.1  |   21|     84|           3|          -|          -|  7 ~ 28 |    no    |
        |  ++ Loop 1.2.2  |    2|      2|           1|          -|          -|        2|    no    |
        | + Loop 1.3      |    8|     29|           1|          -|          -|  8 ~ 29 |    no    |
        +-----------------+-----+-------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    711|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    269|
|Register         |        -|      -|     551|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     551|    980|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |tmp_30_fu_348_p2            |     *    |      0|  0|  33|           5|           7|
    |tmp_s_fu_430_p2             |     *    |      0|  0|  33|           7|           7|
    |depth_1_fu_495_p2           |     +    |      0|  0|  15|           5|           1|
    |height_1_fu_545_p2          |     +    |      0|  0|  15|           5|           1|
    |i_count_3_fu_522_p2         |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next1_fu_646_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next2_fu_651_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next3_fu_661_p2  |     +    |      0|  0|  15|           5|           5|
    |indvars_iv_next4_fu_615_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next5_fu_610_p2  |     +    |      0|  0|  19|          14|          14|
    |indvars_iv_next6_fu_656_p2  |     +    |      0|  0|  15|           5|           5|
    |indvars_iv_next_fu_641_p2   |     +    |      0|  0|  19|          14|          14|
    |o_count_7_fu_635_p2         |     +    |      0|  0|  23|          16|           1|
    |o_count_8_fu_587_p2         |     +    |      0|  0|  19|          14|           1|
    |o_count_9_fu_604_p2         |     +    |      0|  0|  19|          14|           1|
    |tmp1_fu_386_p2              |     +    |      0|  0|  14|          10|          10|
    |tmp2_fu_527_p2              |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_412_p2              |     +    |      0|  0|  14|           3|          10|
    |tmp_31_fu_358_p2            |     +    |      0|  0|  15|           2|           5|
    |tmp_32_fu_381_p2            |     +    |      0|  0|  15|           1|           5|
    |tmp_33_fu_451_p2            |     +    |      0|  0|  14|          10|          10|
    |tmp_34_fu_391_p2            |     +    |      0|  0|  15|           6|           6|
    |tmp_36_fu_401_p2            |     +    |      0|  0|  15|           3|           6|
    |tmp_39_fu_532_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_3_fu_477_p2             |     +    |      0|  0|  14|          10|          10|
    |tmp_41_fu_516_p2            |     +    |      0|  0|  23|          16|           1|
    |tmp_42_fu_556_p2            |     +    |      0|  0|  23|          16|          16|
    |tmp_43_fu_551_p2            |     +    |      0|  0|  19|          14|          14|
    |tmp_45_fu_577_p2            |     +    |      0|  0|  19|          14|          14|
    |tmp_48_fu_571_p2            |     +    |      0|  0|  19|          14|           1|
    |tmp_6_fu_367_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_7_fu_371_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_8_fu_407_p2             |     +    |      0|  0|  15|           1|           5|
    |tmp_9_fu_469_p2             |     +    |      0|  0|  15|           5|           5|
    |tmp_fu_331_p2               |     +    |      0|  0|  15|           2|           5|
    |exitcond1_fu_490_p2         |   icmp   |      0|  0|  11|           6|           6|
    |exitcond2_fu_505_p2         |   icmp   |      0|  0|  11|           5|           5|
    |exitcond5_fu_593_p2         |   icmp   |      0|  0|  13|          14|          14|
    |exitcond7_fu_540_p2         |   icmp   |      0|  0|  11|           6|           6|
    |exitcond8_fu_624_p2         |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_560_p2          |   icmp   |      0|  0|  13|          14|          14|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 711|         379|         328|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         16|    1|         16|
    |depth_reg_211        |   9|          2|    5|         10|
    |height_reg_276       |   9|          2|    5|         10|
    |i_count_1_reg_265    |   9|          2|   14|         28|
    |i_count_2_reg_298    |   9|          2|   14|         28|
    |i_count_reg_199      |   9|          2|   14|         28|
    |indvars_iv1_reg_157  |   9|          2|   14|         28|
    |indvars_iv2_reg_177  |   9|          2|   14|         28|
    |indvars_iv3_reg_232  |   9|          2|   14|         28|
    |indvars_iv4_reg_147  |   9|          2|    5|         10|
    |indvars_iv9_reg_137  |   9|          2|    5|         10|
    |indvars_iv_reg_167   |   9|          2|   14|         28|
    |o_count_1_reg_222    |   9|          2|   16|         32|
    |o_count_2_reg_254    |   9|          2|   14|         28|
    |o_count_3_reg_287    |   9|          2|   14|         28|
    |o_count_4_reg_308    |   9|          2|   14|         28|
    |o_count_5_reg_318    |   9|          2|   16|         32|
    |o_count_6_reg_243    |   9|          2|   14|         28|
    |o_count_reg_187      |   9|          2|   16|         32|
    |output_r_address0    |  27|          5|   14|         70|
    |output_r_d0          |  15|          3|   16|         48|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 269|         60|  253|        578|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  15|   0|   15|          0|
    |depth_1_reg_842             |   5|   0|    5|          0|
    |depth_reg_211               |   5|   0|    5|          0|
    |height_1_reg_874            |   5|   0|    5|          0|
    |height_reg_276              |   5|   0|    5|          0|
    |i_count_1_reg_265           |  14|   0|   14|          0|
    |i_count_2_reg_298           |  14|   0|   14|          0|
    |i_count_3_reg_855           |  14|   0|   14|          0|
    |i_count_reg_199             |  14|   0|   14|          0|
    |indvars_iv1_reg_157         |  14|   0|   14|          0|
    |indvars_iv2_reg_177         |  14|   0|   14|          0|
    |indvars_iv3_reg_232         |  14|   0|   14|          0|
    |indvars_iv4_reg_147         |   5|   0|    5|          0|
    |indvars_iv9_reg_137         |   5|   0|    5|          0|
    |indvars_iv_reg_167          |  14|   0|   14|          0|
    |input_height_cast3_reg_691  |   7|   0|    7|          0|
    |input_load_reg_907          |  16|   0|   16|          0|
    |input_width_cast2_reg_777   |   7|   0|   14|          7|
    |o_count_1_reg_222           |  16|   0|   16|          0|
    |o_count_2_reg_254           |  14|   0|   14|          0|
    |o_count_3_reg_287           |  14|   0|   14|          0|
    |o_count_4_reg_308           |  14|   0|   14|          0|
    |o_count_5_reg_318           |  16|   0|   16|          0|
    |o_count_6_reg_243           |  14|   0|   14|          0|
    |o_count_reg_187             |  16|   0|   16|          0|
    |p_cast_reg_834              |  10|   0|   14|          4|
    |tmp1_reg_740                |  10|   0|   10|          0|
    |tmp2_reg_860                |  16|   0|   16|          0|
    |tmp3_reg_765                |  10|   0|   10|          0|
    |tmp_28_reg_673              |   5|   0|    5|          0|
    |tmp_29_reg_701              |  10|   0|   10|          0|
    |tmp_30_reg_696              |  12|   0|   12|          0|
    |tmp_31_reg_707              |   5|   0|    5|          0|
    |tmp_32_reg_733              |   5|   0|    5|          0|
    |tmp_34_reg_745              |   6|   0|    6|          0|
    |tmp_35_reg_750              |   5|   0|    6|          1|
    |tmp_36_reg_755              |   5|   0|    6|          1|
    |tmp_37_reg_717              |   5|   0|    5|          0|
    |tmp_38_reg_829              |   6|   0|    6|          0|
    |tmp_39_cast1_reg_787        |  12|   0|   16|          4|
    |tmp_39_reg_865              |  16|   0|   16|          0|
    |tmp_40_cast9_reg_792        |   5|   0|   16|         11|
    |tmp_41_cast6_reg_802        |   5|   0|   16|         11|
    |tmp_42_reg_884              |  16|   0|   16|          0|
    |tmp_43_cast_reg_807         |  10|   0|   14|          4|
    |tmp_43_reg_879              |  14|   0|   14|          0|
    |tmp_45_reg_902              |  14|   0|   14|          0|
    |tmp_48_reg_897              |  14|   0|   14|          0|
    |tmp_6_reg_722               |   5|   0|    5|          0|
    |tmp_7_reg_728               |   5|   0|    5|          0|
    |tmp_8_reg_760               |   5|   0|    5|          0|
    |tmp_9_reg_823               |   5|   0|    5|          0|
    |tmp_cast_reg_770            |   5|   0|   14|          9|
    |tmp_reg_680                 |   5|   0|    5|          0|
    |tmp_s_reg_782               |  14|   0|   14|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 551|   0|  603|         52|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | padding2d_fix16 | return value |
|input_depth        |  in |    7|   ap_none  |   input_depth   |    scalar    |
|input_height       |  in |    6|   ap_none  |   input_height  |    scalar    |
|input_width        |  in |    6|   ap_none  |   input_width   |    scalar    |
|input_r_address0   | out |   14|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |   16|  ap_memory |     input_r     |     array    |
|output_r_address0  | out |   14|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |   16|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

