[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnsizeConstExpr/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 68
LIB: work
FILE: ${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv
n<> u<67> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<67> s<66> l<1:1>
  n<> u<66> t<Source_text> p<67> c<65> l<1:1> el<7:10>
    n<> u<65> t<Description> p<66> c<64> l<1:1> el<7:10>
      n<> u<64> t<Module_declaration> p<65> c<5> l<1:1> el<7:10>
        n<> u<5> t<Module_nonansi_header> p<64> c<2> s<28> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<28> t<Module_item> p<64> c<27> s<62> l<3:1> el<3:31>
          n<> u<27> t<Non_port_module_item> p<28> c<26> l<3:1> el<3:31>
            n<> u<26> t<Module_or_generate_item> p<27> c<25> l<3:1> el<3:31>
              n<> u<25> t<Module_common_item> p<26> c<24> l<3:1> el<3:31>
                n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<3:1> el<3:31>
                  n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<3:1> el<3:31>
                    n<> u<22> t<Data_declaration> p<23> c<21> l<3:1> el<3:31>
                      n<> u<21> t<Variable_declaration> p<22> c<17> l<3:1> el<3:31>
                        n<> u<17> t<Data_type> p<21> c<6> s<20> l<3:1> el<3:13>
                          n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<3:1> el<3:6>
                          n<> u<16> t<Packed_dimension> p<17> c<15> l<3:7> el<3:13>
                            n<> u<15> t<Constant_range> p<16> c<10> l<3:8> el<3:12>
                              n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:8> el<3:10>
                                n<> u<9> t<Constant_primary> p<10> c<8> l<3:8> el<3:10>
                                  n<> u<8> t<Primary_literal> p<9> c<7> l<3:8> el<3:10>
                                    n<10> u<7> t<INT_CONST> p<8> l<3:8> el<3:10>
                              n<> u<14> t<Constant_expression> p<15> c<13> l<3:11> el<3:12>
                                n<> u<13> t<Constant_primary> p<14> c<12> l<3:11> el<3:12>
                                  n<> u<12> t<Primary_literal> p<13> c<11> l<3:11> el<3:12>
                                    n<0> u<11> t<INT_CONST> p<12> l<3:11> el<3:12>
                        n<> u<20> t<List_of_variable_decl_assignments> p<21> c<19> l<3:14> el<3:30>
                          n<> u<19> t<Variable_decl_assignment> p<20> c<18> l<3:14> el<3:30>
                            n<product_exponent> u<18> t<STRING_CONST> p<19> l<3:14> el<3:30>
        n<> u<62> t<Module_item> p<64> c<61> s<63> l<5:1> el<5:40>
          n<> u<61> t<Non_port_module_item> p<62> c<60> l<5:1> el<5:40>
            n<> u<60> t<Module_or_generate_item> p<61> c<59> l<5:1> el<5:40>
              n<> u<59> t<Module_common_item> p<60> c<58> l<5:1> el<5:40>
                n<> u<58> t<Continuous_assign> p<59> c<57> l<5:1> el<5:40>
                  n<> u<57> t<List_of_net_assignments> p<58> c<56> l<5:8> el<5:39>
                    n<> u<56> t<Net_assignment> p<57> c<33> l<5:8> el<5:39>
                      n<> u<33> t<Net_lvalue> p<56> c<30> s<55> l<5:8> el<5:9>
                        n<> u<30> t<Ps_or_hierarchical_identifier> p<33> c<29> s<32> l<5:8> el<5:9>
                          n<p> u<29> t<STRING_CONST> p<30> l<5:8> el<5:9>
                        n<> u<32> t<Constant_select> p<33> c<31> l<5:10> el<5:10>
                          n<> u<31> t<Constant_bit_select> p<32> l<5:10> el<5:10>
                      n<> u<55> t<Expression> p<56> c<49> l<5:12> el<5:39>
                        n<> u<49> t<Expression> p<55> c<48> s<54> l<5:12> el<5:33>
                          n<> u<48> t<Primary> p<49> c<47> l<5:12> el<5:33>
                            n<> u<47> t<Complex_func_call> p<48> c<34> l<5:12> el<5:33>
                              n<product_exponent> u<34> t<STRING_CONST> p<47> s<46> l<5:12> el<5:28>
                              n<> u<46> t<Select> p<47> c<35> l<5:28> el<5:33>
                                n<> u<35> t<Bit_select> p<46> s<45> l<5:28> el<5:28>
                                n<> u<45> t<Part_select_range> p<46> c<44> l<5:29> el<5:32>
                                  n<> u<44> t<Constant_range> p<45> c<39> l<5:29> el<5:32>
                                    n<> u<39> t<Constant_expression> p<44> c<38> s<43> l<5:29> el<5:30>
                                      n<> u<38> t<Constant_primary> p<39> c<37> l<5:29> el<5:30>
                                        n<> u<37> t<Primary_literal> p<38> c<36> l<5:29> el<5:30>
                                          n<7> u<36> t<INT_CONST> p<37> l<5:29> el<5:30>
                                    n<> u<43> t<Constant_expression> p<44> c<42> l<5:31> el<5:32>
                                      n<> u<42> t<Constant_primary> p<43> c<41> l<5:31> el<5:32>
                                        n<> u<41> t<Primary_literal> p<42> c<40> l<5:31> el<5:32>
                                          n<0> u<40> t<INT_CONST> p<41> l<5:31> el<5:32>
                        n<> u<54> t<BinOp_Equiv> p<55> s<53> l<5:34> el<5:36>
                        n<> u<53> t<Expression> p<55> c<52> l<5:37> el<5:39>
                          n<> u<52> t<Primary> p<53> c<51> l<5:37> el<5:39>
                            n<> u<51> t<Primary_literal> p<52> c<50> l<5:37> el<5:39>
                              n<> u<50> t<Number_Tick1> p<51> l<5:37> el<5:39>
        n<> u<63> t<ENDMODULE> p<64> l<7:1> el<7:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               5
ContAssign                                             1
Design                                                 1
LogicNet                                               1
LogicTypespec                                          1
Module                                                 1
Operation                                              1
PartSelect                                             1
Range                                                  1
RefObj                                                 1
RefTypespec                                            1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnsizeConstExpr/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:3:1, endln:3:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_Range: , line:3:7, endln:3:13
      |vpiParent:
      \_LogicTypespec: , line:3:1, endln:3:13
      |vpiLeftRange:
      \_Constant: , line:3:8, endln:3:10
        |vpiParent:
        \_Range: , line:3:7, endln:3:13
        |vpiDecompile:10
        |vpiSize:64
        |UINT:10
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:11, endln:3:12
        |vpiParent:
        \_Range: , line:3:7, endln:3:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:1, endln:3:13
  |vpiImportTypespec:
  \_LogicNet: (work@top.product_exponent), line:3:14, endln:3:30
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@top.product_exponent), line:3:1, endln:3:13
      |vpiParent:
      \_LogicNet: (work@top.product_exponent), line:3:14, endln:3:30
      |vpiFullName:work@top.product_exponent
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:13
    |vpiName:product_exponent
    |vpiFullName:work@top.product_exponent
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@top.p), line:5:8, endln:5:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
    |vpiName:p
    |vpiFullName:work@top.p
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.product_exponent), line:3:14, endln:3:30
  |vpiNet:
  \_LogicNet: (work@top.p), line:5:8, endln:5:9
  |vpiContAssign:
  \_ContAssign: , line:5:8, endln:5:39
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/UnsizeConstExpr/dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_Operation: , line:5:12, endln:5:39
      |vpiParent:
      \_ContAssign: , line:5:8, endln:5:39
      |vpiOpType:14
      |vpiOperand:
      \_PartSelect: product_exponent (work@top.product_exponent), line:5:12, endln:5:33
        |vpiParent:
        \_Operation: , line:5:12, endln:5:39
        |vpiName:product_exponent
        |vpiFullName:work@top.product_exponent
        |vpiDefName:product_exponent
        |vpiActual:
        \_LogicNet: (work@top.product_exponent), line:3:14, endln:3:30
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:5:29, endln:5:30
          |vpiParent:
          \_PartSelect: product_exponent (work@top.product_exponent), line:5:12, endln:5:33
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:5:31, endln:5:32
          |vpiParent:
          \_PartSelect: product_exponent (work@top.product_exponent), line:5:12, endln:5:33
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:5:37, endln:5:39
        |vpiParent:
        \_Operation: , line:5:12, endln:5:39
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
    |vpiLhs:
    \_RefObj: (work@top.p), line:5:8, endln:5:9
      |vpiParent:
      \_ContAssign: , line:5:8, endln:5:39
      |vpiName:p
      |vpiFullName:work@top.p
      |vpiActual:
      \_LogicNet: (work@top.p), line:5:8, endln:5:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
