I designed this MIPS single cycle processor as Exercise of my verilog and computer architecture understanding.

I have taken inspiration from 
"Digital Design and Computer Architecture
Book by David Harris"

Here's Snap from a specific testbench
![WhatsApp Image 2025-05-30 at 12 32 10_806b4a0b](https://github.com/user-attachments/assets/d7789e85-c4d9-4d70-93f5-ab64342897fc)


It's supported I-type , J-type ,R-type instructions.
