# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prueba_put.srcs/sources_1/new/chicha.vhd" \
"../../../../prueba_put.srcs/sources_1/new/tb.vhd" \

# Do not sort compile order
nosort
