{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 30 08:43:51 2021 " "Info: Processing started: Wed Jun 30 08:43:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off STPCT4K -c STPC4K --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off STPCT4K -c STPC4K --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SYSCLK " "Info: Assuming node \"SYSCLK\" is an undefined clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 200 -232 -64 216 "SYSCLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SYSCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "EN_PRS " "Info: Assuming node \"EN_PRS\" is an undefined clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 248 -64 104 264 "EN_PRS" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN_PRS" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "STPCLK " "Info: Assuming node \"STPCLK\" is an undefined clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 120 -232 -64 136 "STPCLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "STPCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[0\] " "Info: Assuming node \"sel\[0\]\" is an undefined clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[1\] " "Info: Assuming node \"sel\[1\]\" is an undefined clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[2\] " "Info: Assuming node \"sel\[2\]\" is an undefined clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0~4 " "Info: Detected gated clock \"clock:inst2\|Mux0~4\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[23\] " "Info: Detected ripple clock \"clock:inst2\|scount\[23\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[22\] " "Info: Detected ripple clock \"clock:inst2\|scount\[22\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0~3 " "Info: Detected gated clock \"clock:inst2\|Mux0~3\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[20\] " "Info: Detected ripple clock \"clock:inst2\|scount\[20\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[18\] " "Info: Detected ripple clock \"clock:inst2\|scount\[18\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0~1 " "Info: Detected gated clock \"clock:inst2\|Mux0~1\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[17\] " "Info: Detected ripple clock \"clock:inst2\|scount\[17\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[16\] " "Info: Detected ripple clock \"clock:inst2\|scount\[16\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0~0 " "Info: Detected gated clock \"clock:inst2\|Mux0~0\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst2\|scount\[15\] " "Info: Detected ripple clock \"clock:inst2\|scount\[15\]\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|scount\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0~2 " "Info: Detected gated clock \"clock:inst2\|Mux0~2\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0~5 " "Info: Detected gated clock \"clock:inst2\|Mux0~5\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock:inst2\|Mux0 " "Info: Detected gated clock \"clock:inst2\|Mux0\" as buffer" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst2\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[0\] " "Info: Detected ripple clock \"scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[0\]\" as buffer" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SYSCLK register stpct4:inst1\|cnt16:cntn\|ct\[7\] register stpct4:inst1\|cnt16:cntn\|ct\[15\] 131.63 MHz 7.597 ns Internal " "Info: Clock \"SYSCLK\" has Internal fmax of 131.63 MHz between source register \"stpct4:inst1\|cnt16:cntn\|ct\[7\]\" and destination register \"stpct4:inst1\|cnt16:cntn\|ct\[15\]\" (period= 7.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.422 ns + Longest register register " "Info: + Longest register to register delay is 6.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[7\] 1 REG LC_X31_Y15_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y15_N9; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.590 ns) 1.878 ns stpct4:inst1\|Equal0~7 2 COMB LC_X30_Y16_N2 1 " "Info: 2: + IC(1.288 ns) + CELL(0.590 ns) = 1.878 ns; Loc. = LC_X30_Y16_N2; Fanout = 1; COMB Node = 'stpct4:inst1\|Equal0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.442 ns) 3.412 ns stpct4:inst1\|Equal0~9 3 COMB LC_X30_Y16_N8 2 " "Info: 3: + IC(1.092 ns) + CELL(0.442 ns) = 3.412 ns; Loc. = LC_X30_Y16_N8; Fanout = 2; COMB Node = 'stpct4:inst1\|Equal0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.442 ns) 4.274 ns stpct4:inst1\|cnt16:cntn\|ct\[15\]~80 4 COMB LC_X30_Y16_N0 16 " "Info: 4: + IC(0.420 ns) + CELL(0.442 ns) = 4.274 ns; Loc. = LC_X30_Y16_N0; Fanout = 16; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.867 ns) 6.422 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X31_Y14_N7 4 " "Info: 5: + IC(1.281 ns) + CELL(0.867 ns) = 6.422 ns; Loc. = LC_X31_Y14_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 36.45 % ) " "Info: Total cell delay = 2.341 ns ( 36.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.081 ns ( 63.55 % ) " "Info: Total interconnect delay = 4.081 ns ( 63.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] {} stpct4:inst1|Equal0~7 {} stpct4:inst1|Equal0~9 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 1.288ns 1.092ns 0.420ns 1.281ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.914 ns - Smallest " "Info: - Smallest clock skew is -0.914 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYSCLK destination 11.372 ns + Shortest register " "Info: + Shortest clock path from clock \"SYSCLK\" to destination register is 11.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns SYSCLK 1 CLK PIN_28 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 64; CLK Node = 'SYSCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYSCLK } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 200 -232 -64 216 "SYSCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.935 ns) 3.411 ns clock:inst2\|scount\[15\] 2 REG LC_X32_Y16_N8 4 " "Info: 2: + IC(1.007 ns) + CELL(0.935 ns) = 3.411 ns; Loc. = LC_X32_Y16_N8; Fanout = 4; REG Node = 'clock:inst2\|scount\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { SYSCLK clock:inst2|scount[15] } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(0.114 ns) 5.218 ns clock:inst2\|Mux0~0 3 COMB LC_X37_Y15_N4 1 " "Info: 3: + IC(1.693 ns) + CELL(0.114 ns) = 5.218 ns; Loc. = LC_X37_Y15_N4; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { clock:inst2|scount[15] clock:inst2|Mux0~0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 5.672 ns clock:inst2\|Mux0~2 4 COMB LC_X37_Y15_N5 1 " "Info: 4: + IC(0.340 ns) + CELL(0.114 ns) = 5.672 ns; Loc. = LC_X37_Y15_N5; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { clock:inst2|Mux0~0 clock:inst2|Mux0~2 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.968 ns clock:inst2\|Mux0 5 COMB LC_X37_Y15_N6 16 " "Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 5.968 ns; Loc. = LC_X37_Y15_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { clock:inst2|Mux0~2 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.711 ns) 11.372 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 6 REG LC_X31_Y14_N7 4 " "Info: 6: + IC(4.693 ns) + CELL(0.711 ns) = 11.372 ns; Loc. = LC_X31_Y14_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.457 ns ( 30.40 % ) " "Info: Total cell delay = 3.457 ns ( 30.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.915 ns ( 69.60 % ) " "Info: Total interconnect delay = 7.915 ns ( 69.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.372 ns" { SYSCLK clock:inst2|scount[15] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.372 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[15] {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 1.007ns 1.693ns 0.340ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYSCLK source 12.286 ns - Longest register " "Info: - Longest clock path from clock \"SYSCLK\" to source register is 12.286 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns SYSCLK 1 CLK PIN_28 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 64; CLK Node = 'SYSCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYSCLK } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 200 -232 -64 216 "SYSCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.935 ns) 3.402 ns clock:inst2\|scount\[22\] 2 REG LC_X32_Y15_N5 4 " "Info: 2: + IC(0.998 ns) + CELL(0.935 ns) = 3.402 ns; Loc. = LC_X32_Y15_N5; Fanout = 4; REG Node = 'clock:inst2\|scount\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { SYSCLK clock:inst2|scount[22] } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.442 ns) 4.350 ns clock:inst2\|Mux0~4 3 COMB LC_X32_Y15_N7 1 " "Info: 3: + IC(0.506 ns) + CELL(0.442 ns) = 4.350 ns; Loc. = LC_X32_Y15_N7; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { clock:inst2|scount[22] clock:inst2|Mux0~4 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 5.084 ns clock:inst2\|Mux0~5 4 COMB LC_X32_Y15_N9 1 " "Info: 4: + IC(0.442 ns) + CELL(0.292 ns) = 5.084 ns; Loc. = LC_X32_Y15_N9; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { clock:inst2|Mux0~4 clock:inst2|Mux0~5 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.292 ns) 6.882 ns clock:inst2\|Mux0 5 COMB LC_X37_Y15_N6 16 " "Info: 5: + IC(1.506 ns) + CELL(0.292 ns) = 6.882 ns; Loc. = LC_X37_Y15_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { clock:inst2|Mux0~5 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.711 ns) 12.286 ns stpct4:inst1\|cnt16:cntn\|ct\[7\] 6 REG LC_X31_Y15_N9 5 " "Info: 6: + IC(4.693 ns) + CELL(0.711 ns) = 12.286 ns; Loc. = LC_X31_Y15_N9; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.141 ns ( 33.71 % ) " "Info: Total cell delay = 4.141 ns ( 33.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.145 ns ( 66.29 % ) " "Info: Total interconnect delay = 8.145 ns ( 66.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.286 ns" { SYSCLK clock:inst2|scount[22] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.286 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[22] {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 0.998ns 0.506ns 0.442ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.372 ns" { SYSCLK clock:inst2|scount[15] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.372 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[15] {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 1.007ns 1.693ns 0.340ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.286 ns" { SYSCLK clock:inst2|scount[22] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.286 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[22] {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 0.998ns 0.506ns 0.442ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] {} stpct4:inst1|Equal0~7 {} stpct4:inst1|Equal0~9 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 1.288ns 1.092ns 0.420ns 1.281ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.372 ns" { SYSCLK clock:inst2|scount[15] clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.372 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[15] {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 1.007ns 1.693ns 0.340ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.935ns 0.114ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.286 ns" { SYSCLK clock:inst2|scount[22] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.286 ns" { SYSCLK {} SYSCLK~out0 {} clock:inst2|scount[22] {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 0.998ns 0.506ns 0.442ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "EN_PRS " "Info: No valid register-to-register data paths exist for clock \"EN_PRS\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "STPCLK register stpct4:inst1\|cnt16:cntn\|ct\[7\] register stpct4:inst1\|cnt16:cntn\|ct\[15\] 149.63 MHz 6.683 ns Internal " "Info: Clock \"STPCLK\" has Internal fmax of 149.63 MHz between source register \"stpct4:inst1\|cnt16:cntn\|ct\[7\]\" and destination register \"stpct4:inst1\|cnt16:cntn\|ct\[15\]\" (period= 6.683 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.422 ns + Longest register register " "Info: + Longest register to register delay is 6.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[7\] 1 REG LC_X31_Y15_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y15_N9; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.590 ns) 1.878 ns stpct4:inst1\|Equal0~7 2 COMB LC_X30_Y16_N2 1 " "Info: 2: + IC(1.288 ns) + CELL(0.590 ns) = 1.878 ns; Loc. = LC_X30_Y16_N2; Fanout = 1; COMB Node = 'stpct4:inst1\|Equal0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.442 ns) 3.412 ns stpct4:inst1\|Equal0~9 3 COMB LC_X30_Y16_N8 2 " "Info: 3: + IC(1.092 ns) + CELL(0.442 ns) = 3.412 ns; Loc. = LC_X30_Y16_N8; Fanout = 2; COMB Node = 'stpct4:inst1\|Equal0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.442 ns) 4.274 ns stpct4:inst1\|cnt16:cntn\|ct\[15\]~80 4 COMB LC_X30_Y16_N0 16 " "Info: 4: + IC(0.420 ns) + CELL(0.442 ns) = 4.274 ns; Loc. = LC_X30_Y16_N0; Fanout = 16; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.867 ns) 6.422 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X31_Y14_N7 4 " "Info: 5: + IC(1.281 ns) + CELL(0.867 ns) = 6.422 ns; Loc. = LC_X31_Y14_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 36.45 % ) " "Info: Total cell delay = 2.341 ns ( 36.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.081 ns ( 63.55 % ) " "Info: Total interconnect delay = 4.081 ns ( 63.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] {} stpct4:inst1|Equal0~7 {} stpct4:inst1|Equal0~9 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 1.288ns 1.092ns 0.420ns 1.281ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STPCLK destination 9.844 ns + Shortest register " "Info: + Shortest clock path from clock \"STPCLK\" to destination register is 9.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns STPCLK 1 CLK PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; CLK Node = 'STPCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STPCLK } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 120 -232 -64 136 "STPCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.292 ns) 3.690 ns clock:inst2\|Mux0~0 2 COMB LC_X37_Y15_N4 1 " "Info: 2: + IC(1.929 ns) + CELL(0.292 ns) = 3.690 ns; Loc. = LC_X37_Y15_N4; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.221 ns" { STPCLK clock:inst2|Mux0~0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 4.144 ns clock:inst2\|Mux0~2 3 COMB LC_X37_Y15_N5 1 " "Info: 3: + IC(0.340 ns) + CELL(0.114 ns) = 4.144 ns; Loc. = LC_X37_Y15_N5; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { clock:inst2|Mux0~0 clock:inst2|Mux0~2 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.440 ns clock:inst2\|Mux0 4 COMB LC_X37_Y15_N6 16 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.440 ns; Loc. = LC_X37_Y15_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { clock:inst2|Mux0~2 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.711 ns) 9.844 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X31_Y14_N7 4 " "Info: 5: + IC(4.693 ns) + CELL(0.711 ns) = 9.844 ns; Loc. = LC_X31_Y14_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 27.43 % ) " "Info: Total cell delay = 2.700 ns ( 27.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.144 ns ( 72.57 % ) " "Info: Total interconnect delay = 7.144 ns ( 72.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.844 ns" { STPCLK clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.844 ns" { STPCLK {} STPCLK~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 1.929ns 0.340ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STPCLK source 9.844 ns - Longest register " "Info: - Longest clock path from clock \"STPCLK\" to source register is 9.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns STPCLK 1 CLK PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; CLK Node = 'STPCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STPCLK } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 120 -232 -64 136 "STPCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.292 ns) 3.690 ns clock:inst2\|Mux0~0 2 COMB LC_X37_Y15_N4 1 " "Info: 2: + IC(1.929 ns) + CELL(0.292 ns) = 3.690 ns; Loc. = LC_X37_Y15_N4; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.221 ns" { STPCLK clock:inst2|Mux0~0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 4.144 ns clock:inst2\|Mux0~2 3 COMB LC_X37_Y15_N5 1 " "Info: 3: + IC(0.340 ns) + CELL(0.114 ns) = 4.144 ns; Loc. = LC_X37_Y15_N5; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { clock:inst2|Mux0~0 clock:inst2|Mux0~2 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.440 ns clock:inst2\|Mux0 4 COMB LC_X37_Y15_N6 16 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.440 ns; Loc. = LC_X37_Y15_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { clock:inst2|Mux0~2 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.711 ns) 9.844 ns stpct4:inst1\|cnt16:cntn\|ct\[7\] 5 REG LC_X31_Y15_N9 5 " "Info: 5: + IC(4.693 ns) + CELL(0.711 ns) = 9.844 ns; Loc. = LC_X31_Y15_N9; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 27.43 % ) " "Info: Total cell delay = 2.700 ns ( 27.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.144 ns ( 72.57 % ) " "Info: Total interconnect delay = 7.144 ns ( 72.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.844 ns" { STPCLK clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.844 ns" { STPCLK {} STPCLK~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 1.929ns 0.340ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.844 ns" { STPCLK clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.844 ns" { STPCLK {} STPCLK~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 1.929ns 0.340ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.844 ns" { STPCLK clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.844 ns" { STPCLK {} STPCLK~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 1.929ns 0.340ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] {} stpct4:inst1|Equal0~7 {} stpct4:inst1|Equal0~9 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 1.288ns 1.092ns 0.420ns 1.281ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.844 ns" { STPCLK clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.844 ns" { STPCLK {} STPCLK~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 1.929ns 0.340ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.844 ns" { STPCLK clock:inst2|Mux0~0 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.844 ns" { STPCLK {} STPCLK~out0 {} clock:inst2|Mux0~0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 1.929ns 0.340ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[0\] register stpct4:inst1\|cnt16:cntn\|ct\[7\] register stpct4:inst1\|cnt16:cntn\|ct\[15\] 125.38 MHz 7.976 ns Internal " "Info: Clock \"sel\[0\]\" has Internal fmax of 125.38 MHz between source register \"stpct4:inst1\|cnt16:cntn\|ct\[7\]\" and destination register \"stpct4:inst1\|cnt16:cntn\|ct\[15\]\" (period= 7.976 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.422 ns + Longest register register " "Info: + Longest register to register delay is 6.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[7\] 1 REG LC_X31_Y15_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y15_N9; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.590 ns) 1.878 ns stpct4:inst1\|Equal0~7 2 COMB LC_X30_Y16_N2 1 " "Info: 2: + IC(1.288 ns) + CELL(0.590 ns) = 1.878 ns; Loc. = LC_X30_Y16_N2; Fanout = 1; COMB Node = 'stpct4:inst1\|Equal0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.442 ns) 3.412 ns stpct4:inst1\|Equal0~9 3 COMB LC_X30_Y16_N8 2 " "Info: 3: + IC(1.092 ns) + CELL(0.442 ns) = 3.412 ns; Loc. = LC_X30_Y16_N8; Fanout = 2; COMB Node = 'stpct4:inst1\|Equal0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.442 ns) 4.274 ns stpct4:inst1\|cnt16:cntn\|ct\[15\]~80 4 COMB LC_X30_Y16_N0 16 " "Info: 4: + IC(0.420 ns) + CELL(0.442 ns) = 4.274 ns; Loc. = LC_X30_Y16_N0; Fanout = 16; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.867 ns) 6.422 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X31_Y14_N7 4 " "Info: 5: + IC(1.281 ns) + CELL(0.867 ns) = 6.422 ns; Loc. = LC_X31_Y14_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 36.45 % ) " "Info: Total cell delay = 2.341 ns ( 36.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.081 ns ( 63.55 % ) " "Info: Total interconnect delay = 4.081 ns ( 63.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] {} stpct4:inst1|Equal0~7 {} stpct4:inst1|Equal0~9 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 1.288ns 1.092ns 0.420ns 1.281ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.293 ns - Smallest " "Info: - Smallest clock skew is -1.293 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] destination 13.340 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[0\]\" to destination register is 13.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[0\] 1 CLK PIN_3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 4; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.329 ns) + CELL(0.114 ns) 6.912 ns clock:inst2\|Mux0~1 2 COMB LC_X37_Y15_N7 1 " "Info: 2: + IC(5.329 ns) + CELL(0.114 ns) = 6.912 ns; Loc. = LC_X37_Y15_N7; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.443 ns" { sel[0] clock:inst2|Mux0~1 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.292 ns) 7.640 ns clock:inst2\|Mux0~2 3 COMB LC_X37_Y15_N5 1 " "Info: 3: + IC(0.436 ns) + CELL(0.292 ns) = 7.640 ns; Loc. = LC_X37_Y15_N5; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { clock:inst2|Mux0~1 clock:inst2|Mux0~2 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.936 ns clock:inst2\|Mux0 4 COMB LC_X37_Y15_N6 16 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 7.936 ns; Loc. = LC_X37_Y15_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { clock:inst2|Mux0~2 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.711 ns) 13.340 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X31_Y14_N7 4 " "Info: 5: + IC(4.693 ns) + CELL(0.711 ns) = 13.340 ns; Loc. = LC_X31_Y14_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 20.24 % ) " "Info: Total cell delay = 2.700 ns ( 20.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.640 ns ( 79.76 % ) " "Info: Total interconnect delay = 10.640 ns ( 79.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.340 ns" { sel[0] clock:inst2|Mux0~1 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.340 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~1 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 5.329ns 0.436ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 14.633 ns - Longest register " "Info: - Longest clock path from clock \"sel\[0\]\" to source register is 14.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[0\] 1 CLK PIN_3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 4; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.936 ns) + CELL(0.292 ns) 6.697 ns clock:inst2\|Mux0~4 2 COMB LC_X32_Y15_N7 1 " "Info: 2: + IC(4.936 ns) + CELL(0.292 ns) = 6.697 ns; Loc. = LC_X32_Y15_N7; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { sel[0] clock:inst2|Mux0~4 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 7.431 ns clock:inst2\|Mux0~5 3 COMB LC_X32_Y15_N9 1 " "Info: 3: + IC(0.442 ns) + CELL(0.292 ns) = 7.431 ns; Loc. = LC_X32_Y15_N9; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { clock:inst2|Mux0~4 clock:inst2|Mux0~5 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.292 ns) 9.229 ns clock:inst2\|Mux0 4 COMB LC_X37_Y15_N6 16 " "Info: 4: + IC(1.506 ns) + CELL(0.292 ns) = 9.229 ns; Loc. = LC_X37_Y15_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { clock:inst2|Mux0~5 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.711 ns) 14.633 ns stpct4:inst1\|cnt16:cntn\|ct\[7\] 5 REG LC_X31_Y15_N9 5 " "Info: 5: + IC(4.693 ns) + CELL(0.711 ns) = 14.633 ns; Loc. = LC_X31_Y15_N9; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 20.88 % ) " "Info: Total cell delay = 3.056 ns ( 20.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.577 ns ( 79.12 % ) " "Info: Total interconnect delay = 11.577 ns ( 79.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.633 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.633 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 4.936ns 0.442ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.340 ns" { sel[0] clock:inst2|Mux0~1 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.340 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~1 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 5.329ns 0.436ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.633 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.633 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 4.936ns 0.442ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] {} stpct4:inst1|Equal0~7 {} stpct4:inst1|Equal0~9 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 1.288ns 1.092ns 0.420ns 1.281ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.340 ns" { sel[0] clock:inst2|Mux0~1 clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.340 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~1 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 5.329ns 0.436ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.114ns 0.292ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.633 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.633 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 4.936ns 0.442ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[1\] register stpct4:inst1\|cnt16:cntn\|ct\[7\] register stpct4:inst1\|cnt16:cntn\|ct\[15\] 131.41 MHz 7.61 ns Internal " "Info: Clock \"sel\[1\]\" has Internal fmax of 131.41 MHz between source register \"stpct4:inst1\|cnt16:cntn\|ct\[7\]\" and destination register \"stpct4:inst1\|cnt16:cntn\|ct\[15\]\" (period= 7.61 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.422 ns + Longest register register " "Info: + Longest register to register delay is 6.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[7\] 1 REG LC_X31_Y15_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y15_N9; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.590 ns) 1.878 ns stpct4:inst1\|Equal0~7 2 COMB LC_X30_Y16_N2 1 " "Info: 2: + IC(1.288 ns) + CELL(0.590 ns) = 1.878 ns; Loc. = LC_X30_Y16_N2; Fanout = 1; COMB Node = 'stpct4:inst1\|Equal0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.442 ns) 3.412 ns stpct4:inst1\|Equal0~9 3 COMB LC_X30_Y16_N8 2 " "Info: 3: + IC(1.092 ns) + CELL(0.442 ns) = 3.412 ns; Loc. = LC_X30_Y16_N8; Fanout = 2; COMB Node = 'stpct4:inst1\|Equal0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.442 ns) 4.274 ns stpct4:inst1\|cnt16:cntn\|ct\[15\]~80 4 COMB LC_X30_Y16_N0 16 " "Info: 4: + IC(0.420 ns) + CELL(0.442 ns) = 4.274 ns; Loc. = LC_X30_Y16_N0; Fanout = 16; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.867 ns) 6.422 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X31_Y14_N7 4 " "Info: 5: + IC(1.281 ns) + CELL(0.867 ns) = 6.422 ns; Loc. = LC_X31_Y14_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 36.45 % ) " "Info: Total cell delay = 2.341 ns ( 36.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.081 ns ( 63.55 % ) " "Info: Total interconnect delay = 4.081 ns ( 63.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] {} stpct4:inst1|Equal0~7 {} stpct4:inst1|Equal0~9 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 1.288ns 1.092ns 0.420ns 1.281ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.927 ns - Smallest " "Info: - Smallest clock skew is -0.927 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] destination 13.058 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[1\]\" to destination register is 13.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[1\] 1 CLK PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_4; Fanout = 2; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.299 ns) + CELL(0.590 ns) 7.358 ns clock:inst2\|Mux0~2 2 COMB LC_X37_Y15_N5 1 " "Info: 2: + IC(5.299 ns) + CELL(0.590 ns) = 7.358 ns; Loc. = LC_X37_Y15_N5; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.889 ns" { sel[1] clock:inst2|Mux0~2 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.654 ns clock:inst2\|Mux0 3 COMB LC_X37_Y15_N6 16 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 7.654 ns; Loc. = LC_X37_Y15_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { clock:inst2|Mux0~2 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.711 ns) 13.058 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 4 REG LC_X31_Y14_N7 4 " "Info: 4: + IC(4.693 ns) + CELL(0.711 ns) = 13.058 ns; Loc. = LC_X31_Y14_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.884 ns ( 22.09 % ) " "Info: Total cell delay = 2.884 ns ( 22.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.174 ns ( 77.91 % ) " "Info: Total interconnect delay = 10.174 ns ( 77.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.058 ns" { sel[1] clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.058 ns" { sel[1] {} sel[1]~out0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 5.299ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] source 13.985 ns - Longest register " "Info: - Longest clock path from clock \"sel\[1\]\" to source register is 13.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[1\] 1 CLK PIN_4 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_4; Fanout = 2; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.872 ns) + CELL(0.442 ns) 6.783 ns clock:inst2\|Mux0~5 2 COMB LC_X32_Y15_N9 1 " "Info: 2: + IC(4.872 ns) + CELL(0.442 ns) = 6.783 ns; Loc. = LC_X32_Y15_N9; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.314 ns" { sel[1] clock:inst2|Mux0~5 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.292 ns) 8.581 ns clock:inst2\|Mux0 3 COMB LC_X37_Y15_N6 16 " "Info: 3: + IC(1.506 ns) + CELL(0.292 ns) = 8.581 ns; Loc. = LC_X37_Y15_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { clock:inst2|Mux0~5 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.711 ns) 13.985 ns stpct4:inst1\|cnt16:cntn\|ct\[7\] 4 REG LC_X31_Y15_N9 5 " "Info: 4: + IC(4.693 ns) + CELL(0.711 ns) = 13.985 ns; Loc. = LC_X31_Y15_N9; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.914 ns ( 20.84 % ) " "Info: Total cell delay = 2.914 ns ( 20.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.071 ns ( 79.16 % ) " "Info: Total interconnect delay = 11.071 ns ( 79.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.985 ns" { sel[1] clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.985 ns" { sel[1] {} sel[1]~out0 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 4.872ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.058 ns" { sel[1] clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.058 ns" { sel[1] {} sel[1]~out0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 5.299ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.985 ns" { sel[1] clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.985 ns" { sel[1] {} sel[1]~out0 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 4.872ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] {} stpct4:inst1|Equal0~7 {} stpct4:inst1|Equal0~9 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 1.288ns 1.092ns 0.420ns 1.281ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.058 ns" { sel[1] clock:inst2|Mux0~2 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.058 ns" { sel[1] {} sel[1]~out0 {} clock:inst2|Mux0~2 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 5.299ns 0.182ns 4.693ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.985 ns" { sel[1] clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.985 ns" { sel[1] {} sel[1]~out0 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 4.872ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.442ns 0.292ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[2\] register stpct4:inst1\|cnt16:cntn\|ct\[7\] register stpct4:inst1\|cnt16:cntn\|ct\[15\] 149.63 MHz 6.683 ns Internal " "Info: Clock \"sel\[2\]\" has Internal fmax of 149.63 MHz between source register \"stpct4:inst1\|cnt16:cntn\|ct\[7\]\" and destination register \"stpct4:inst1\|cnt16:cntn\|ct\[15\]\" (period= 6.683 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.422 ns + Longest register register " "Info: + Longest register to register delay is 6.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[7\] 1 REG LC_X31_Y15_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y15_N9; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.288 ns) + CELL(0.590 ns) 1.878 ns stpct4:inst1\|Equal0~7 2 COMB LC_X30_Y16_N2 1 " "Info: 2: + IC(1.288 ns) + CELL(0.590 ns) = 1.878 ns; Loc. = LC_X30_Y16_N2; Fanout = 1; COMB Node = 'stpct4:inst1\|Equal0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.442 ns) 3.412 ns stpct4:inst1\|Equal0~9 3 COMB LC_X30_Y16_N8 2 " "Info: 3: + IC(1.092 ns) + CELL(0.442 ns) = 3.412 ns; Loc. = LC_X30_Y16_N8; Fanout = 2; COMB Node = 'stpct4:inst1\|Equal0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.420 ns) + CELL(0.442 ns) 4.274 ns stpct4:inst1\|cnt16:cntn\|ct\[15\]~80 4 COMB LC_X30_Y16_N0 16 " "Info: 4: + IC(0.420 ns) + CELL(0.442 ns) = 4.274 ns; Loc. = LC_X30_Y16_N0; Fanout = 16; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]~80'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.867 ns) 6.422 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 5 REG LC_X31_Y14_N7 4 " "Info: 5: + IC(1.281 ns) + CELL(0.867 ns) = 6.422 ns; Loc. = LC_X31_Y14_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.148 ns" { stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.341 ns ( 36.45 % ) " "Info: Total cell delay = 2.341 ns ( 36.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.081 ns ( 63.55 % ) " "Info: Total interconnect delay = 4.081 ns ( 63.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] {} stpct4:inst1|Equal0~7 {} stpct4:inst1|Equal0~9 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 1.288ns 1.092ns 0.420ns 1.281ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[2\] destination 12.753 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[2\]\" to destination register is 12.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[2\] 1 CLK PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 1; CLK Node = 'sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.290 ns) + CELL(0.590 ns) 7.349 ns clock:inst2\|Mux0 2 COMB LC_X37_Y15_N6 16 " "Info: 2: + IC(5.290 ns) + CELL(0.590 ns) = 7.349 ns; Loc. = LC_X37_Y15_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { sel[2] clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.711 ns) 12.753 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 3 REG LC_X31_Y14_N7 4 " "Info: 3: + IC(4.693 ns) + CELL(0.711 ns) = 12.753 ns; Loc. = LC_X31_Y14_N7; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 21.72 % ) " "Info: Total cell delay = 2.770 ns ( 21.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.983 ns ( 78.28 % ) " "Info: Total interconnect delay = 9.983 ns ( 78.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.753 ns" { sel[2] clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.753 ns" { sel[2] {} sel[2]~out0 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 5.290ns 4.693ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[2\] source 12.753 ns - Longest register " "Info: - Longest clock path from clock \"sel\[2\]\" to source register is 12.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[2\] 1 CLK PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_5; Fanout = 1; CLK Node = 'sel\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.290 ns) + CELL(0.590 ns) 7.349 ns clock:inst2\|Mux0 2 COMB LC_X37_Y15_N6 16 " "Info: 2: + IC(5.290 ns) + CELL(0.590 ns) = 7.349 ns; Loc. = LC_X37_Y15_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { sel[2] clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.711 ns) 12.753 ns stpct4:inst1\|cnt16:cntn\|ct\[7\] 3 REG LC_X31_Y15_N9 5 " "Info: 3: + IC(4.693 ns) + CELL(0.711 ns) = 12.753 ns; Loc. = LC_X31_Y15_N9; Fanout = 5; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 21.72 % ) " "Info: Total cell delay = 2.770 ns ( 21.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.983 ns ( 78.28 % ) " "Info: Total interconnect delay = 9.983 ns ( 78.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.753 ns" { sel[2] clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.753 ns" { sel[2] {} sel[2]~out0 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 5.290ns 4.693ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.753 ns" { sel[2] clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.753 ns" { sel[2] {} sel[2]~out0 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 5.290ns 4.693ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.753 ns" { sel[2] clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.753 ns" { sel[2] {} sel[2]~out0 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 5.290ns 4.693ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] stpct4:inst1|Equal0~7 stpct4:inst1|Equal0~9 stpct4:inst1|cnt16:cntn|ct[15]~80 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.422 ns" { stpct4:inst1|cnt16:cntn|ct[7] {} stpct4:inst1|Equal0~7 {} stpct4:inst1|Equal0~9 {} stpct4:inst1|cnt16:cntn|ct[15]~80 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 1.288ns 1.092ns 0.420ns 1.281ns } { 0.000ns 0.590ns 0.442ns 0.442ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.753 ns" { sel[2] clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.753 ns" { sel[2] {} sel[2]~out0 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[15] {} } { 0.000ns 0.000ns 5.290ns 4.693ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.753 ns" { sel[2] clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.753 ns" { sel[2] {} sel[2]~out0 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[7] {} } { 0.000ns 0.000ns 5.290ns 4.693ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[8\] COLK\[0\] SYSCLK 8.664 ns register " "Info: tsu for register \"scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[8\]\" (data pin = \"COLK\[0\]\", clock pin = \"SYSCLK\") is 8.664 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.814 ns + Longest pin register " "Info: + Longest pin to register delay is 11.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns COLK\[0\] 1 PIN PIN_173 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 1; PIN Node = 'COLK\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COLK[0] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 40 -64 104 56 "COLK\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.397 ns) + CELL(0.590 ns) 7.456 ns scankdpp4:inst\|keybpg:key\|sel4:u1\|Mux0~0 2 COMB LC_X50_Y22_N3 1 " "Info: 2: + IC(5.397 ns) + CELL(0.590 ns) = 7.456 ns; Loc. = LC_X50_Y22_N3; Fanout = 1; COMB Node = 'scankdpp4:inst\|keybpg:key\|sel4:u1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.987 ns" { COLK[0] scankdpp4:inst|keybpg:key|sel4:u1|Mux0~0 } "NODE_NAME" } } { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/sel4.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.114 ns) 8.269 ns scankdpp4:inst\|keybpg:key\|sel4:u1\|Mux0~1 3 COMB LC_X49_Y22_N2 21 " "Info: 3: + IC(0.699 ns) + CELL(0.114 ns) = 8.269 ns; Loc. = LC_X49_Y22_N2; Fanout = 21; COMB Node = 'scankdpp4:inst\|keybpg:key\|sel4:u1\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { scankdpp4:inst|keybpg:key|sel4:u1|Mux0~0 scankdpp4:inst|keybpg:key|sel4:u1|Mux0~1 } "NODE_NAME" } } { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/sel4.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.292 ns) 9.712 ns scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[0\]~64 4 COMB LC_X46_Y22_N1 16 " "Info: 4: + IC(1.151 ns) + CELL(0.292 ns) = 9.712 ns; Loc. = LC_X46_Y22_N1; Fanout = 16; COMB Node = 'scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[0\]~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.443 ns" { scankdpp4:inst|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst|keybpg:key|debounceg:u0|count[0]~64 } "NODE_NAME" } } { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.867 ns) 11.814 ns scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[8\] 5 REG LC_X46_Y21_N0 4 " "Info: 5: + IC(1.235 ns) + CELL(0.867 ns) = 11.814 ns; Loc. = LC_X46_Y21_N0; Fanout = 4; REG Node = 'scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { scankdpp4:inst|keybpg:key|debounceg:u0|count[0]~64 scankdpp4:inst|keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.332 ns ( 28.20 % ) " "Info: Total cell delay = 3.332 ns ( 28.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.482 ns ( 71.80 % ) " "Info: Total interconnect delay = 8.482 ns ( 71.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.814 ns" { COLK[0] scankdpp4:inst|keybpg:key|sel4:u1|Mux0~0 scankdpp4:inst|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst|keybpg:key|debounceg:u0|count[0]~64 scankdpp4:inst|keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.814 ns" { COLK[0] {} COLK[0]~out0 {} scankdpp4:inst|keybpg:key|sel4:u1|Mux0~0 {} scankdpp4:inst|keybpg:key|sel4:u1|Mux0~1 {} scankdpp4:inst|keybpg:key|debounceg:u0|count[0]~64 {} scankdpp4:inst|keybpg:key|debounceg:u0|count[8] {} } { 0.000ns 0.000ns 5.397ns 0.699ns 1.151ns 1.235ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.292ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/debounceg.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SYSCLK destination 3.187 ns - Shortest register " "Info: - Shortest clock path from clock \"SYSCLK\" to destination register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns SYSCLK 1 CLK PIN_28 64 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 64; CLK Node = 'SYSCLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SYSCLK } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 200 -232 -64 216 "SYSCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[8\] 2 REG LC_X46_Y21_N0 4 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X46_Y21_N0; Fanout = 4; REG Node = 'scankdpp4:inst\|keybpg:key\|debounceg:u0\|count\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { SYSCLK scankdpp4:inst|keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { SYSCLK scankdpp4:inst|keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { SYSCLK {} SYSCLK~out0 {} scankdpp4:inst|keybpg:key|debounceg:u0|count[8] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.814 ns" { COLK[0] scankdpp4:inst|keybpg:key|sel4:u1|Mux0~0 scankdpp4:inst|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst|keybpg:key|debounceg:u0|count[0]~64 scankdpp4:inst|keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.814 ns" { COLK[0] {} COLK[0]~out0 {} scankdpp4:inst|keybpg:key|sel4:u1|Mux0~0 {} scankdpp4:inst|keybpg:key|sel4:u1|Mux0~1 {} scankdpp4:inst|keybpg:key|debounceg:u0|count[0]~64 {} scankdpp4:inst|keybpg:key|debounceg:u0|count[8] {} } { 0.000ns 0.000ns 5.397ns 0.699ns 1.151ns 1.235ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.292ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { SYSCLK scankdpp4:inst|keybpg:key|debounceg:u0|count[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { SYSCLK {} SYSCLK~out0 {} scankdpp4:inst|keybpg:key|debounceg:u0|count[8] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sel\[0\] SEGM\[5\] stpct4:inst1\|cnt16:cntn\|ct\[11\] 27.098 ns register " "Info: tco from clock \"sel\[0\]\" to destination pin \"SEGM\[5\]\" through register \"stpct4:inst1\|cnt16:cntn\|ct\[11\]\" is 27.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 14.633 ns + Longest register " "Info: + Longest clock path from clock \"sel\[0\]\" to source register is 14.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[0\] 1 CLK PIN_3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 4; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.936 ns) + CELL(0.292 ns) 6.697 ns clock:inst2\|Mux0~4 2 COMB LC_X32_Y15_N7 1 " "Info: 2: + IC(4.936 ns) + CELL(0.292 ns) = 6.697 ns; Loc. = LC_X32_Y15_N7; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { sel[0] clock:inst2|Mux0~4 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 7.431 ns clock:inst2\|Mux0~5 3 COMB LC_X32_Y15_N9 1 " "Info: 3: + IC(0.442 ns) + CELL(0.292 ns) = 7.431 ns; Loc. = LC_X32_Y15_N9; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { clock:inst2|Mux0~4 clock:inst2|Mux0~5 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.292 ns) 9.229 ns clock:inst2\|Mux0 4 COMB LC_X37_Y15_N6 16 " "Info: 4: + IC(1.506 ns) + CELL(0.292 ns) = 9.229 ns; Loc. = LC_X37_Y15_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { clock:inst2|Mux0~5 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.711 ns) 14.633 ns stpct4:inst1\|cnt16:cntn\|ct\[11\] 5 REG LC_X31_Y14_N3 7 " "Info: 5: + IC(4.693 ns) + CELL(0.711 ns) = 14.633 ns; Loc. = LC_X31_Y14_N3; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[11] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 20.88 % ) " "Info: Total cell delay = 3.056 ns ( 20.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.577 ns ( 79.12 % ) " "Info: Total interconnect delay = 11.577 ns ( 79.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.633 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.633 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[11] {} } { 0.000ns 0.000ns 4.936ns 0.442ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.241 ns + Longest register pin " "Info: + Longest register to pin delay is 12.241 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[11\] 1 REG LC_X31_Y14_N3 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y14_N3; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[11] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.626 ns) + CELL(0.590 ns) 2.216 ns stpct4:inst1\|Mux0~0 2 COMB LC_X31_Y15_N0 1 " "Info: 2: + IC(1.626 ns) + CELL(0.590 ns) = 2.216 ns; Loc. = LC_X31_Y15_N0; Fanout = 1; COMB Node = 'stpct4:inst1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.216 ns" { stpct4:inst1|cnt16:cntn|ct[11] stpct4:inst1|Mux0~0 } "NODE_NAME" } } { "stpct4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.442 ns) 3.064 ns stpct4:inst1\|Mux0~1 3 COMB LC_X31_Y15_N1 7 " "Info: 3: + IC(0.406 ns) + CELL(0.442 ns) = 3.064 ns; Loc. = LC_X31_Y15_N1; Fanout = 7; COMB Node = 'stpct4:inst1\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { stpct4:inst1|Mux0~0 stpct4:inst1|Mux0~1 } "NODE_NAME" } } { "stpct4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.442 ns) 5.080 ns stpct4:inst1\|segd7:dec1\|s\[5\]~94 4 COMB LC_X29_Y14_N3 1 " "Info: 4: + IC(1.574 ns) + CELL(0.442 ns) = 5.080 ns; Loc. = LC_X29_Y14_N3; Fanout = 1; COMB Node = 'stpct4:inst1\|segd7:dec1\|s\[5\]~94'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.016 ns" { stpct4:inst1|Mux0~1 stpct4:inst1|segd7:dec1|s[5]~94 } "NODE_NAME" } } { "segd7.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/segd7.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.037 ns) + CELL(2.124 ns) 12.241 ns SEGM\[5\] 5 PIN PIN_12 0 " "Info: 5: + IC(5.037 ns) + CELL(2.124 ns) = 12.241 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'SEGM\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.161 ns" { stpct4:inst1|segd7:dec1|s[5]~94 SEGM[5] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 232 344 520 248 "SEGM\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.598 ns ( 29.39 % ) " "Info: Total cell delay = 3.598 ns ( 29.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.643 ns ( 70.61 % ) " "Info: Total interconnect delay = 8.643 ns ( 70.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.241 ns" { stpct4:inst1|cnt16:cntn|ct[11] stpct4:inst1|Mux0~0 stpct4:inst1|Mux0~1 stpct4:inst1|segd7:dec1|s[5]~94 SEGM[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.241 ns" { stpct4:inst1|cnt16:cntn|ct[11] {} stpct4:inst1|Mux0~0 {} stpct4:inst1|Mux0~1 {} stpct4:inst1|segd7:dec1|s[5]~94 {} SEGM[5] {} } { 0.000ns 1.626ns 0.406ns 1.574ns 5.037ns } { 0.000ns 0.590ns 0.442ns 0.442ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.633 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.633 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[11] {} } { 0.000ns 0.000ns 4.936ns 0.442ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.241 ns" { stpct4:inst1|cnt16:cntn|ct[11] stpct4:inst1|Mux0~0 stpct4:inst1|Mux0~1 stpct4:inst1|segd7:dec1|s[5]~94 SEGM[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.241 ns" { stpct4:inst1|cnt16:cntn|ct[11] {} stpct4:inst1|Mux0~0 {} stpct4:inst1|Mux0~1 {} stpct4:inst1|segd7:dec1|s[5]~94 {} SEGM[5] {} } { 0.000ns 1.626ns 0.406ns 1.574ns 5.037ns } { 0.000ns 0.590ns 0.442ns 0.442ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "EN_RUN CMPO 16.175 ns Longest " "Info: Longest tpd from source pin \"EN_RUN\" to destination pin \"CMPO\" is 16.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns EN_RUN 1 PIN PIN_2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 2; PIN Node = 'EN_RUN'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_RUN } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 232 -64 104 248 "EN_RUN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.611 ns) + CELL(0.442 ns) 10.522 ns stpct4:inst1\|cntn_en~0 2 COMB LC_X30_Y16_N4 1 " "Info: 2: + IC(8.611 ns) + CELL(0.442 ns) = 10.522 ns; Loc. = LC_X30_Y16_N4; Fanout = 1; COMB Node = 'stpct4:inst1\|cntn_en~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.053 ns" { EN_RUN stpct4:inst1|cntn_en~0 } "NODE_NAME" } } { "stpct4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/stpct4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.529 ns) + CELL(2.124 ns) 16.175 ns CMPO 3 PIN PIN_143 0 " "Info: 3: + IC(3.529 ns) + CELL(2.124 ns) = 16.175 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'CMPO'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.653 ns" { stpct4:inst1|cntn_en~0 CMPO } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 184 344 520 200 "CMPO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.035 ns ( 24.95 % ) " "Info: Total cell delay = 4.035 ns ( 24.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.140 ns ( 75.05 % ) " "Info: Total interconnect delay = 12.140 ns ( 75.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.175 ns" { EN_RUN stpct4:inst1|cntn_en~0 CMPO } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.175 ns" { EN_RUN {} EN_RUN~out0 {} stpct4:inst1|cntn_en~0 {} CMPO {} } { 0.000ns 0.000ns 8.611ns 3.529ns } { 0.000ns 1.469ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "stpct4:inst1\|cnt16:cntn\|ct\[1\] CLEAR sel\[0\] 2.572 ns register " "Info: th for register \"stpct4:inst1\|cnt16:cntn\|ct\[1\]\" (data pin = \"CLEAR\", clock pin = \"sel\[0\]\") is 2.572 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] destination 14.633 ns + Longest register " "Info: + Longest clock path from clock \"sel\[0\]\" to destination register is 14.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[0\] 1 CLK PIN_3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_3; Fanout = 4; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 136 -232 -64 152 "sel\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.936 ns) + CELL(0.292 ns) 6.697 ns clock:inst2\|Mux0~4 2 COMB LC_X32_Y15_N7 1 " "Info: 2: + IC(4.936 ns) + CELL(0.292 ns) = 6.697 ns; Loc. = LC_X32_Y15_N7; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { sel[0] clock:inst2|Mux0~4 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 7.431 ns clock:inst2\|Mux0~5 3 COMB LC_X32_Y15_N9 1 " "Info: 3: + IC(0.442 ns) + CELL(0.292 ns) = 7.431 ns; Loc. = LC_X32_Y15_N9; Fanout = 1; COMB Node = 'clock:inst2\|Mux0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { clock:inst2|Mux0~4 clock:inst2|Mux0~5 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.506 ns) + CELL(0.292 ns) 9.229 ns clock:inst2\|Mux0 4 COMB LC_X37_Y15_N6 16 " "Info: 4: + IC(1.506 ns) + CELL(0.292 ns) = 9.229 ns; Loc. = LC_X37_Y15_N6; Fanout = 16; COMB Node = 'clock:inst2\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.798 ns" { clock:inst2|Mux0~5 clock:inst2|Mux0 } "NODE_NAME" } } { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.693 ns) + CELL(0.711 ns) 14.633 ns stpct4:inst1\|cnt16:cntn\|ct\[1\] 5 REG LC_X31_Y15_N3 10 " "Info: 5: + IC(4.693 ns) + CELL(0.711 ns) = 14.633 ns; Loc. = LC_X31_Y15_N3; Fanout = 10; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.404 ns" { clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[1] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 20.88 % ) " "Info: Total cell delay = 3.056 ns ( 20.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.577 ns ( 79.12 % ) " "Info: Total interconnect delay = 11.577 ns ( 79.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.633 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.633 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[1] {} } { 0.000ns 0.000ns 4.936ns 0.442ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.076 ns - Shortest pin register " "Info: - Shortest pin to register delay is 12.076 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLEAR 1 PIN PIN_1 58 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 58; PIN Node = 'CLEAR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 216 -64 104 232 "CLEAR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.495 ns) + CELL(1.112 ns) 12.076 ns stpct4:inst1\|cnt16:cntn\|ct\[1\] 2 REG LC_X31_Y15_N3 10 " "Info: 2: + IC(9.495 ns) + CELL(1.112 ns) = 12.076 ns; Loc. = LC_X31_Y15_N3; Fanout = 10; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.607 ns" { CLEAR stpct4:inst1|cnt16:cntn|ct[1] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.581 ns ( 21.37 % ) " "Info: Total cell delay = 2.581 ns ( 21.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.495 ns ( 78.63 % ) " "Info: Total interconnect delay = 9.495 ns ( 78.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.076 ns" { CLEAR stpct4:inst1|cnt16:cntn|ct[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.076 ns" { CLEAR {} CLEAR~out0 {} stpct4:inst1|cnt16:cntn|ct[1] {} } { 0.000ns 0.000ns 9.495ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.633 ns" { sel[0] clock:inst2|Mux0~4 clock:inst2|Mux0~5 clock:inst2|Mux0 stpct4:inst1|cnt16:cntn|ct[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.633 ns" { sel[0] {} sel[0]~out0 {} clock:inst2|Mux0~4 {} clock:inst2|Mux0~5 {} clock:inst2|Mux0 {} stpct4:inst1|cnt16:cntn|ct[1] {} } { 0.000ns 0.000ns 4.936ns 0.442ns 1.506ns 4.693ns } { 0.000ns 1.469ns 0.292ns 0.292ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.076 ns" { CLEAR stpct4:inst1|cnt16:cntn|ct[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.076 ns" { CLEAR {} CLEAR~out0 {} stpct4:inst1|cnt16:cntn|ct[1] {} } { 0.000ns 0.000ns 9.495ns } { 0.000ns 1.469ns 1.112ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 30 08:43:52 2021 " "Info: Processing ended: Wed Jun 30 08:43:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
