<stg><name>activation_accelerator_Pipeline_loop_23</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:1 %sext_ln490_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln490

]]></Node>
<StgValue><ssdm name="sext_ln490_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:2 %sext_ln490_cast = sext i63 %sext_ln490_read

]]></Node>
<StgValue><ssdm name="sext_ln490_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 32768, void @empty_9, void @empty_26, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:0 %i_17 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:2 %gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln490_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:4 %icmp_ln490 = icmp_eq  i11 %i_17, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln490"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:6 %add_ln490 = add i11 %i_17, i11 1

]]></Node>
<StgValue><ssdm name="add_ln490"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:7 %br_ln490 = br i1 %icmp_ln490, void %for.inc.split, void %loop_24.exitStub

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:2 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i_17, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="11">
<![CDATA[
for.inc.split:12 %trunc_ln491 = trunc i11 %i_17

]]></Node>
<StgValue><ssdm name="trunc_ln491"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.split:13 %switch_ln491 = switch i3 %trunc_ln491, void %arrayidx3.case.7, i3 0, void %arrayidx3.case.0, i3 1, void %arrayidx3.case.1, i3 2, void %arrayidx3.case.2, i3 3, void %arrayidx3.case.3, i3 4, void %arrayidx3.case.4, i3 5, void %arrayidx3.case.5, i3 6, void %arrayidx3.case.6

]]></Node>
<StgValue><ssdm name="switch_ln491"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx3.exit:0 %store_ln490 = store i11 %add_ln490, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln490"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.exit:1 %br_ln490 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln490"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:1 %gmem0_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln490" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0">
<![CDATA[
loop_24.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln490 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln490"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:3 %zext_ln491 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln491"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23, i64 0, i64 %zext_ln491

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22, i64 0, i64 %zext_ln491

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_90 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21, i64 0, i64 %zext_ln491

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_90"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20, i64 0, i64 %zext_ln491

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_92 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19, i64 0, i64 %zext_ln491

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_92"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18, i64 0, i64 %zext_ln491

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_94 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17, i64 0, i64 %zext_ln491

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_94"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_95 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16, i64 0, i64 %zext_ln491

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_95"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx3.case.6:0 %store_ln491 = store i16 %gmem0_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_94

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.6:1 %br_ln491 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx3.case.5:0 %store_ln491 = store i16 %gmem0_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.5:1 %br_ln491 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx3.case.4:0 %store_ln491 = store i16 %gmem0_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_92

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.4:1 %br_ln491 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx3.case.3:0 %store_ln491 = store i16 %gmem0_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.3:1 %br_ln491 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx3.case.2:0 %store_ln491 = store i16 %gmem0_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_90

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.2:1 %br_ln491 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx3.case.1:0 %store_ln491 = store i16 %gmem0_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.1:1 %br_ln491 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx3.case.0:0 %store_ln491 = store i16 %gmem0_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.0:1 %br_ln491 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx3.case.7:0 %store_ln491 = store i16 %gmem0_addr_read, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_95

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln491" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3.case.7:1 %br_ln491 = br void %arrayidx3.exit

]]></Node>
<StgValue><ssdm name="br_ln491"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="65" name="sext_ln490" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln490"/></StgValue>
</port>
<port id="66" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="StgValue_74" to="i" fromId="74" toId="6">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i63" to="sext_ln490_read" fromId="76" toId="7">
</dataflow>
<dataflow id="78" from="sext_ln490" to="sext_ln490_read" fromId="65" toId="7">
</dataflow>
<dataflow id="79" from="sext_ln490_read" to="sext_ln490_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="82" from="gmem0" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="84" from="empty_19" to="specinterface_ln0" fromId="83" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="89" from="empty_1" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="9">
</dataflow>
<dataflow id="94" from="empty_9" to="specinterface_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="96" from="empty_26" to="specinterface_ln0" fromId="95" toId="9">
</dataflow>
<dataflow id="97" from="empty_1" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="101" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="103" from="empty_1" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="104" from="empty_1" to="specinterface_ln0" fromId="88" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="9">
</dataflow>
<dataflow id="109" from="StgValue_108" to="store_ln0" fromId="108" toId="10">
</dataflow>
<dataflow id="110" from="i" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="111" from="i" to="i_17" fromId="6" toId="12">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="112" toId="13">
</dataflow>
<dataflow id="114" from="gmem0" to="specbitsmap_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="115" from="gmem0" to="gmem0_addr" fromId="64" toId="14">
</dataflow>
<dataflow id="116" from="sext_ln490_cast" to="gmem0_addr" fromId="8" toId="14">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="117" toId="15">
</dataflow>
<dataflow id="119" from="StgValue_105" to="specpipeline_ln0" fromId="105" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="121" from="StgValue_74" to="specpipeline_ln0" fromId="74" toId="15">
</dataflow>
<dataflow id="122" from="StgValue_85" to="specpipeline_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="124" from="p_str" to="specpipeline_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="125" from="i_17" to="icmp_ln490" fromId="12" toId="16">
</dataflow>
<dataflow id="127" from="StgValue_126" to="icmp_ln490" fromId="126" toId="16">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="128" toId="17">
</dataflow>
<dataflow id="131" from="StgValue_130" to="empty" fromId="130" toId="17">
</dataflow>
<dataflow id="132" from="StgValue_130" to="empty" fromId="130" toId="17">
</dataflow>
<dataflow id="133" from="StgValue_130" to="empty" fromId="130" toId="17">
</dataflow>
<dataflow id="134" from="i_17" to="add_ln490" fromId="12" toId="18">
</dataflow>
<dataflow id="136" from="StgValue_135" to="add_ln490" fromId="135" toId="18">
</dataflow>
<dataflow id="137" from="icmp_ln490" to="br_ln490" fromId="16" toId="19">
</dataflow>
<dataflow id="139" from="_ssdm_op_PartSelect.i7.i11.i32.i32" to="lshr_ln" fromId="138" toId="20">
</dataflow>
<dataflow id="140" from="i_17" to="lshr_ln" fromId="12" toId="20">
</dataflow>
<dataflow id="142" from="StgValue_141" to="lshr_ln" fromId="141" toId="20">
</dataflow>
<dataflow id="144" from="StgValue_143" to="lshr_ln" fromId="143" toId="20">
</dataflow>
<dataflow id="145" from="i_17" to="trunc_ln491" fromId="12" toId="21">
</dataflow>
<dataflow id="146" from="trunc_ln491" to="switch_ln491" fromId="21" toId="22">
</dataflow>
<dataflow id="148" from="StgValue_147" to="switch_ln491" fromId="147" toId="22">
</dataflow>
<dataflow id="150" from="StgValue_149" to="switch_ln491" fromId="149" toId="22">
</dataflow>
<dataflow id="152" from="StgValue_151" to="switch_ln491" fromId="151" toId="22">
</dataflow>
<dataflow id="154" from="StgValue_153" to="switch_ln491" fromId="153" toId="22">
</dataflow>
<dataflow id="156" from="StgValue_155" to="switch_ln491" fromId="155" toId="22">
</dataflow>
<dataflow id="158" from="StgValue_157" to="switch_ln491" fromId="157" toId="22">
</dataflow>
<dataflow id="160" from="StgValue_159" to="switch_ln491" fromId="159" toId="22">
</dataflow>
<dataflow id="161" from="add_ln490" to="store_ln490" fromId="18" toId="23">
</dataflow>
<dataflow id="162" from="i" to="store_ln490" fromId="6" toId="23">
</dataflow>
<dataflow id="164" from="_ssdm_op_Read.m_axi.p1i16" to="gmem0_addr_read" fromId="163" toId="25">
</dataflow>
<dataflow id="165" from="gmem0_addr" to="gmem0_addr_read" fromId="14" toId="25">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopName" to="specloopname_ln490" fromId="166" toId="26">
</dataflow>
<dataflow id="169" from="empty_14" to="specloopname_ln490" fromId="168" toId="26">
</dataflow>
<dataflow id="170" from="lshr_ln" to="zext_ln491" fromId="20" toId="27">
</dataflow>
<dataflow id="171" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_23" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88" fromId="66" toId="28">
</dataflow>
<dataflow id="173" from="StgValue_172" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88" fromId="172" toId="28">
</dataflow>
<dataflow id="174" from="zext_ln491" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88" fromId="27" toId="28">
</dataflow>
<dataflow id="175" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_22" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89" fromId="67" toId="29">
</dataflow>
<dataflow id="176" from="StgValue_172" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89" fromId="172" toId="29">
</dataflow>
<dataflow id="177" from="zext_ln491" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89" fromId="27" toId="29">
</dataflow>
<dataflow id="178" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_21" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_90" fromId="68" toId="30">
</dataflow>
<dataflow id="179" from="StgValue_172" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_90" fromId="172" toId="30">
</dataflow>
<dataflow id="180" from="zext_ln491" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_90" fromId="27" toId="30">
</dataflow>
<dataflow id="181" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_20" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91" fromId="69" toId="31">
</dataflow>
<dataflow id="182" from="StgValue_172" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91" fromId="172" toId="31">
</dataflow>
<dataflow id="183" from="zext_ln491" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91" fromId="27" toId="31">
</dataflow>
<dataflow id="184" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_19" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_92" fromId="70" toId="32">
</dataflow>
<dataflow id="185" from="StgValue_172" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_92" fromId="172" toId="32">
</dataflow>
<dataflow id="186" from="zext_ln491" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_92" fromId="27" toId="32">
</dataflow>
<dataflow id="187" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_18" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93" fromId="71" toId="33">
</dataflow>
<dataflow id="188" from="StgValue_172" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93" fromId="172" toId="33">
</dataflow>
<dataflow id="189" from="zext_ln491" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93" fromId="27" toId="33">
</dataflow>
<dataflow id="190" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_17" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_94" fromId="72" toId="34">
</dataflow>
<dataflow id="191" from="StgValue_172" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_94" fromId="172" toId="34">
</dataflow>
<dataflow id="192" from="zext_ln491" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_94" fromId="27" toId="34">
</dataflow>
<dataflow id="193" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_16" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_95" fromId="73" toId="35">
</dataflow>
<dataflow id="194" from="StgValue_172" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_95" fromId="172" toId="35">
</dataflow>
<dataflow id="195" from="zext_ln491" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_95" fromId="27" toId="35">
</dataflow>
<dataflow id="196" from="gmem0_addr_read" to="store_ln491" fromId="25" toId="36">
</dataflow>
<dataflow id="197" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_94" to="store_ln491" fromId="34" toId="36">
</dataflow>
<dataflow id="198" from="gmem0_addr_read" to="store_ln491" fromId="25" toId="38">
</dataflow>
<dataflow id="199" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_93" to="store_ln491" fromId="33" toId="38">
</dataflow>
<dataflow id="200" from="gmem0_addr_read" to="store_ln491" fromId="25" toId="40">
</dataflow>
<dataflow id="201" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_92" to="store_ln491" fromId="32" toId="40">
</dataflow>
<dataflow id="202" from="gmem0_addr_read" to="store_ln491" fromId="25" toId="42">
</dataflow>
<dataflow id="203" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_91" to="store_ln491" fromId="31" toId="42">
</dataflow>
<dataflow id="204" from="gmem0_addr_read" to="store_ln491" fromId="25" toId="44">
</dataflow>
<dataflow id="205" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_90" to="store_ln491" fromId="30" toId="44">
</dataflow>
<dataflow id="206" from="gmem0_addr_read" to="store_ln491" fromId="25" toId="46">
</dataflow>
<dataflow id="207" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_89" to="store_ln491" fromId="29" toId="46">
</dataflow>
<dataflow id="208" from="gmem0_addr_read" to="store_ln491" fromId="25" toId="48">
</dataflow>
<dataflow id="209" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_88" to="store_ln491" fromId="28" toId="48">
</dataflow>
<dataflow id="210" from="gmem0_addr_read" to="store_ln491" fromId="25" toId="50">
</dataflow>
<dataflow id="211" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_95" to="store_ln491" fromId="35" toId="50">
</dataflow>
<dataflow id="212" from="icmp_ln490" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="213" from="trunc_ln491" to="StgValue_4" fromId="21" toId="4">
</dataflow>
<dataflow id="214" from="icmp_ln490" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
