#-----------------------------------------------------------
# Vivado v2013.3
# SW Build 329390 on Wed Oct 16 18:35:21 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon Apr 03 21:48:37 2017
# Process ID: 8916
# Log file: C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_6/pro6_5_ram/pro6_5_ram.runs/synth_1/ram.rds
# Journal file: C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_6/pro6_5_ram/pro6_5_ram.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ram.tcl
