Time resolution is 1 ps
$finish called at time : 30 ns : File "/home/jzmoolman/src/_-languages/Getting started with FPGAs/src/verilog/ram_2port_tb.sv" Line 41
