`include "defines.vh"

module hilo_reg(input wire clk,
                input wire rst,
                input wire we,
                input wire[`RegBus] hi_i,
                input wire[`RegBus] lo_i,
                output reg[`RegBus] hi_o,
                output reg[`RegBus] lo_o);

always @ (posedge clk) begin
    if (rst == `RstEnable)         {hi_o, lo_o} <= {`ZeroWord, `ZeroWord};
    else if (we == `WriteEnable)   {hi_o, lo_o} <= {hi_i, lo_i};
end

endmodule
