{
  "name": "STM32F407 SoC Memory Map (RM0090-style)",
  "start": "0x00000000",
  "size": "0x100000000",
  "children": [
    {
      "name": "Code Region (alias area)",
      "start": "0x00000000",
      "size": "0x20000000",
      "children": [
        {
          "name": "Flash (main)",
          "start": "0x08000000",
          "size": "0x00100000"
        },
        {
          "name": "CCM SRAM",
          "start": "0x10000000",
          "size": "0x00010000"
        },
        {
          "name": "System Memory (Bootloader ROM)",
          "start": "0x1FFF0000",
          "size": "0x00007800"
        },
        {
          "name": "OTP Area",
          "start": "0x1FFF7800",
          "size": "0x00000210"
        }
      ]
    },
    {
      "name": "SRAM Region",
      "start": "0x20000000",
      "size": "0x20000000",
      "children": [
        {
          "name": "SRAM1",
          "start": "0x20000000",
          "size": "0x0001C000"
        },
        {
          "name": "SRAM2",
          "start": "0x2001C000",
          "size": "0x00004000"
        }
      ]
    },
    {
      "name": "Peripherals",
      "start": "0x40000000",
      "size": "0x20000000",
      "children": [
        {
          "name": "APB1 Peripherals",
          "start": "0x40000000",
          "size": "0x00010000",
          "children": [
            {
              "name": "TIM2",
              "start": "0x40000000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40000000",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40000004",
                  "size": "0x04"
                },
                {
                  "name": "SMCR - slave mode control register",
                  "start": "0x40000008",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x4000000C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40000010",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40000014",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40000018",
                  "size": "0x04"
                },
                {
                  "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)",
                  "start": "0x4000001C",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40000020",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40000024",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40000028",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x4000002C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40000034",
                  "size": "0x04"
                },
                {
                  "name": "CCR2 - capture/compare register 2",
                  "start": "0x40000038",
                  "size": "0x04"
                },
                {
                  "name": "CCR3 - capture/compare register 3",
                  "start": "0x4000003C",
                  "size": "0x04"
                },
                {
                  "name": "CCR4 - capture/compare register 4",
                  "start": "0x40000040",
                  "size": "0x04"
                },
                {
                  "name": "DCR - DMA control register",
                  "start": "0x40000048",
                  "size": "0x04"
                },
                {
                  "name": "DMAR - DMA address for full transfer",
                  "start": "0x4000004C",
                  "size": "0x04"
                },
                {
                  "name": "OR - TIM5 option register",
                  "start": "0x40000050",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "TIM3",
              "start": "0x40000400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40000400",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40000404",
                  "size": "0x04"
                },
                {
                  "name": "SMCR - slave mode control register",
                  "start": "0x40000408",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x4000040C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40000410",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40000414",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40000418",
                  "size": "0x04"
                },
                {
                  "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)",
                  "start": "0x4000041C",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40000420",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40000424",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40000428",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x4000042C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40000434",
                  "size": "0x04"
                },
                {
                  "name": "CCR2 - capture/compare register 2",
                  "start": "0x40000438",
                  "size": "0x04"
                },
                {
                  "name": "CCR3 - capture/compare register 3",
                  "start": "0x4000043C",
                  "size": "0x04"
                },
                {
                  "name": "CCR4 - capture/compare register 4",
                  "start": "0x40000440",
                  "size": "0x04"
                },
                {
                  "name": "DCR - DMA control register",
                  "start": "0x40000448",
                  "size": "0x04"
                },
                {
                  "name": "DMAR - DMA address for full transfer",
                  "start": "0x4000044C",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "TIM4",
              "start": "0x40000800",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40000800",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40000804",
                  "size": "0x04"
                },
                {
                  "name": "SMCR - slave mode control register",
                  "start": "0x40000808",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x4000080C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40000810",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40000814",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40000818",
                  "size": "0x04"
                },
                {
                  "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)",
                  "start": "0x4000081C",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40000820",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40000824",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40000828",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x4000082C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40000834",
                  "size": "0x04"
                },
                {
                  "name": "CCR2 - capture/compare register 2",
                  "start": "0x40000838",
                  "size": "0x04"
                },
                {
                  "name": "CCR3 - capture/compare register 3",
                  "start": "0x4000083C",
                  "size": "0x04"
                },
                {
                  "name": "CCR4 - capture/compare register 4",
                  "start": "0x40000840",
                  "size": "0x04"
                },
                {
                  "name": "DCR - DMA control register",
                  "start": "0x40000848",
                  "size": "0x04"
                },
                {
                  "name": "DMAR - DMA address for full transfer",
                  "start": "0x4000084C",
                  "size": "0x04"
                },
                {
                  "name": "OR - TIM5 option register",
                  "start": "0x40000850",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "TIM5",
              "start": "0x40000C00",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40000C00",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40000C04",
                  "size": "0x04"
                },
                {
                  "name": "SMCR - slave mode control register",
                  "start": "0x40000C08",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x40000C0C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40000C10",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40000C14",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40000C18",
                  "size": "0x04"
                },
                {
                  "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)",
                  "start": "0x40000C1C",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40000C20",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40000C24",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40000C28",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x40000C2C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40000C34",
                  "size": "0x04"
                },
                {
                  "name": "CCR2 - capture/compare register 2",
                  "start": "0x40000C38",
                  "size": "0x04"
                },
                {
                  "name": "CCR3 - capture/compare register 3",
                  "start": "0x40000C3C",
                  "size": "0x04"
                },
                {
                  "name": "CCR4 - capture/compare register 4",
                  "start": "0x40000C40",
                  "size": "0x04"
                },
                {
                  "name": "DCR - DMA control register",
                  "start": "0x40000C48",
                  "size": "0x04"
                },
                {
                  "name": "DMAR - DMA address for full transfer",
                  "start": "0x40000C4C",
                  "size": "0x04"
                },
                {
                  "name": "OR - TIM5 option register",
                  "start": "0x40000C50",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "TIM6",
              "start": "0x40001000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40001000",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40001004",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x4000100C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40001010",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40001014",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40001024",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40001028",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x4000102C",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "TIM7",
              "start": "0x40001400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40001400",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40001404",
                  "size": "0x04"
                },
                {
                  "name": "SMCR - slave mode control register",
                  "start": "0x40001408",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x4000140C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40001410",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40001414",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40001418",
                  "size": "0x04"
                },
                {
                  "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)",
                  "start": "0x4000141C",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40001420",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40001424",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40001428",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x4000142C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40001434",
                  "size": "0x04"
                },
                {
                  "name": "CCR2 - capture/compare register 2",
                  "start": "0x40001438",
                  "size": "0x04"
                },
                {
                  "name": "CCR3 - capture/compare register 3",
                  "start": "0x4000143C",
                  "size": "0x04"
                },
                {
                  "name": "CCR4 - capture/compare register 4",
                  "start": "0x40001440",
                  "size": "0x04"
                },
                {
                  "name": "DCR - DMA control register",
                  "start": "0x40001448",
                  "size": "0x04"
                },
                {
                  "name": "DMAR - DMA address for full transfer",
                  "start": "0x4000144C",
                  "size": "0x04"
                },
                {
                  "name": "OR - TIM5 option register",
                  "start": "0x40001450",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "TIM12",
              "start": "0x40001800",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40001800",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40001804",
                  "size": "0x04"
                },
                {
                  "name": "SMCR - slave mode control register",
                  "start": "0x40001808",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x4000180C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40001810",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40001814",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40001818",
                  "size": "0x04"
                },
                {
                  "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)",
                  "start": "0x4000181C",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40001820",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40001824",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40001828",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x4000182C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40001834",
                  "size": "0x04"
                },
                {
                  "name": "CCR2 - capture/compare register 2",
                  "start": "0x40001838",
                  "size": "0x04"
                },
                {
                  "name": "CCR3 - capture/compare register 3",
                  "start": "0x4000183C",
                  "size": "0x04"
                },
                {
                  "name": "CCR4 - capture/compare register 4",
                  "start": "0x40001840",
                  "size": "0x04"
                },
                {
                  "name": "DCR - DMA control register",
                  "start": "0x40001848",
                  "size": "0x04"
                },
                {
                  "name": "DMAR - DMA address for full transfer",
                  "start": "0x4000184C",
                  "size": "0x04"
                },
                {
                  "name": "OR - TIM5 option register",
                  "start": "0x40001850",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "TIM13",
              "start": "0x40001C00",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40001C00",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40001C04",
                  "size": "0x04"
                },
                {
                  "name": "SMCR - slave mode control register",
                  "start": "0x40001C08",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x40001C0C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40001C10",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40001C14",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40001C18",
                  "size": "0x04"
                },
                {
                  "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)",
                  "start": "0x40001C1C",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40001C20",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40001C24",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40001C28",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x40001C2C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40001C34",
                  "size": "0x04"
                },
                {
                  "name": "CCR2 - capture/compare register 2",
                  "start": "0x40001C38",
                  "size": "0x04"
                },
                {
                  "name": "CCR3 - capture/compare register 3",
                  "start": "0x40001C3C",
                  "size": "0x04"
                },
                {
                  "name": "CCR4 - capture/compare register 4",
                  "start": "0x40001C40",
                  "size": "0x04"
                },
                {
                  "name": "DCR - DMA control register",
                  "start": "0x40001C48",
                  "size": "0x04"
                },
                {
                  "name": "DMAR - DMA address for full transfer",
                  "start": "0x40001C4C",
                  "size": "0x04"
                },
                {
                  "name": "OR - TIM5 option register",
                  "start": "0x40001C50",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "TIM14",
              "start": "0x40002000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40002000",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40002004",
                  "size": "0x04"
                },
                {
                  "name": "SMCR - slave mode control register",
                  "start": "0x40002008",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x4000200C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40002010",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40002014",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40002018",
                  "size": "0x04"
                },
                {
                  "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)",
                  "start": "0x4000201C",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40002020",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40002024",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40002028",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x4000202C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40002034",
                  "size": "0x04"
                },
                {
                  "name": "CCR2 - capture/compare register 2",
                  "start": "0x40002038",
                  "size": "0x04"
                },
                {
                  "name": "CCR3 - capture/compare register 3",
                  "start": "0x4000203C",
                  "size": "0x04"
                },
                {
                  "name": "CCR4 - capture/compare register 4",
                  "start": "0x40002040",
                  "size": "0x04"
                },
                {
                  "name": "DCR - DMA control register",
                  "start": "0x40002048",
                  "size": "0x04"
                },
                {
                  "name": "DMAR - DMA address for full transfer",
                  "start": "0x4000204C",
                  "size": "0x04"
                },
                {
                  "name": "OR - TIM5 option register",
                  "start": "0x40002050",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "WWDG",
              "start": "0x40002C00",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR - Control register",
                  "start": "0x40002C00",
                  "size": "0x04"
                },
                {
                  "name": "CFR - Configuration register",
                  "start": "0x40002C04",
                  "size": "0x04"
                },
                {
                  "name": "SR - Status register",
                  "start": "0x40002C08",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "IWDG",
              "start": "0x40003000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "KR - Key register",
                  "start": "0x40003000",
                  "size": "0x04"
                },
                {
                  "name": "PR - Prescaler register",
                  "start": "0x40003004",
                  "size": "0x04"
                },
                {
                  "name": "RLR - Reload register",
                  "start": "0x40003008",
                  "size": "0x04"
                },
                {
                  "name": "SR - Status register",
                  "start": "0x4000300C",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "SPI2 / I2S2",
              "start": "0x40003800",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40003800",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40003804",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40003808",
                  "size": "0x04"
                },
                {
                  "name": "DR - data register",
                  "start": "0x4000380C",
                  "size": "0x04"
                },
                {
                  "name": "CRCPR - CRC polynomial register",
                  "start": "0x40003810",
                  "size": "0x04"
                },
                {
                  "name": "RXCRCR - RX CRC register",
                  "start": "0x40003814",
                  "size": "0x04"
                },
                {
                  "name": "TXCRCR - TX CRC register",
                  "start": "0x40003818",
                  "size": "0x04"
                },
                {
                  "name": "I2SCFGR - I2S configuration register",
                  "start": "0x4000381C",
                  "size": "0x04"
                },
                {
                  "name": "I2SPR - I2S prescaler register",
                  "start": "0x40003820",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "SPI3 / I2S3",
              "start": "0x40003C00",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40003C00",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40003C04",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40003C08",
                  "size": "0x04"
                },
                {
                  "name": "DR - data register",
                  "start": "0x40003C0C",
                  "size": "0x04"
                },
                {
                  "name": "CRCPR - CRC polynomial register",
                  "start": "0x40003C10",
                  "size": "0x04"
                },
                {
                  "name": "RXCRCR - RX CRC register",
                  "start": "0x40003C14",
                  "size": "0x04"
                },
                {
                  "name": "TXCRCR - TX CRC register",
                  "start": "0x40003C18",
                  "size": "0x04"
                },
                {
                  "name": "I2SCFGR - I2S configuration register",
                  "start": "0x40003C1C",
                  "size": "0x04"
                },
                {
                  "name": "I2SPR - I2S prescaler register",
                  "start": "0x40003C20",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "USART2",
              "start": "0x40004400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "SR - Status register",
                  "start": "0x40004400",
                  "size": "0x04"
                },
                {
                  "name": "DR - Data register",
                  "start": "0x40004404",
                  "size": "0x04"
                },
                {
                  "name": "BRR - Baud rate register",
                  "start": "0x40004408",
                  "size": "0x04"
                },
                {
                  "name": "CR1 - Control register 1",
                  "start": "0x4000440C",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - Control register 2",
                  "start": "0x40004410",
                  "size": "0x04"
                },
                {
                  "name": "CR3 - Control register 3",
                  "start": "0x40004414",
                  "size": "0x04"
                },
                {
                  "name": "GTPR - Guard time and prescaler\n          register",
                  "start": "0x40004418",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "USART3",
              "start": "0x40004800",
              "size": "0x00000400",
              "children": [
                {
                  "name": "SR - Status register",
                  "start": "0x40004800",
                  "size": "0x04"
                },
                {
                  "name": "DR - Data register",
                  "start": "0x40004804",
                  "size": "0x04"
                },
                {
                  "name": "BRR - Baud rate register",
                  "start": "0x40004808",
                  "size": "0x04"
                },
                {
                  "name": "CR1 - Control register 1",
                  "start": "0x4000480C",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - Control register 2",
                  "start": "0x40004810",
                  "size": "0x04"
                },
                {
                  "name": "CR3 - Control register 3",
                  "start": "0x40004814",
                  "size": "0x04"
                },
                {
                  "name": "GTPR - Guard time and prescaler\n          register",
                  "start": "0x40004818",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "UART4",
              "start": "0x40004C00",
              "size": "0x00000400",
              "children": [
                {
                  "name": "SR - Status register",
                  "start": "0x40004C00",
                  "size": "0x04"
                },
                {
                  "name": "DR - Data register",
                  "start": "0x40004C04",
                  "size": "0x04"
                },
                {
                  "name": "BRR - Baud rate register",
                  "start": "0x40004C08",
                  "size": "0x04"
                },
                {
                  "name": "CR1 - Control register 1",
                  "start": "0x40004C0C",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - Control register 2",
                  "start": "0x40004C10",
                  "size": "0x04"
                },
                {
                  "name": "CR3 - Control register 3",
                  "start": "0x40004C14",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "UART5",
              "start": "0x40005000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "SR - Status register",
                  "start": "0x40005000",
                  "size": "0x04"
                },
                {
                  "name": "DR - Data register",
                  "start": "0x40005004",
                  "size": "0x04"
                },
                {
                  "name": "BRR - Baud rate register",
                  "start": "0x40005008",
                  "size": "0x04"
                },
                {
                  "name": "CR1 - Control register 1",
                  "start": "0x4000500C",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - Control register 2",
                  "start": "0x40005010",
                  "size": "0x04"
                },
                {
                  "name": "CR3 - Control register 3",
                  "start": "0x40005014",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "I2C1",
              "start": "0x40005400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - Control register 1",
                  "start": "0x40005400",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - Control register 2",
                  "start": "0x40005404",
                  "size": "0x04"
                },
                {
                  "name": "OAR1 - Own address register 1",
                  "start": "0x40005408",
                  "size": "0x04"
                },
                {
                  "name": "OAR2 - Own address register 2",
                  "start": "0x4000540C",
                  "size": "0x04"
                },
                {
                  "name": "DR - Data register",
                  "start": "0x40005410",
                  "size": "0x04"
                },
                {
                  "name": "SR1 - Status register 1",
                  "start": "0x40005414",
                  "size": "0x04"
                },
                {
                  "name": "SR2 - Status register 2",
                  "start": "0x40005418",
                  "size": "0x04"
                },
                {
                  "name": "CCR - Clock control register",
                  "start": "0x4000541C",
                  "size": "0x04"
                },
                {
                  "name": "TRISE - TRISE register",
                  "start": "0x40005420",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "I2C2",
              "start": "0x40005800",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - Control register 1",
                  "start": "0x40005800",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - Control register 2",
                  "start": "0x40005804",
                  "size": "0x04"
                },
                {
                  "name": "OAR1 - Own address register 1",
                  "start": "0x40005808",
                  "size": "0x04"
                },
                {
                  "name": "OAR2 - Own address register 2",
                  "start": "0x4000580C",
                  "size": "0x04"
                },
                {
                  "name": "DR - Data register",
                  "start": "0x40005810",
                  "size": "0x04"
                },
                {
                  "name": "SR1 - Status register 1",
                  "start": "0x40005814",
                  "size": "0x04"
                },
                {
                  "name": "SR2 - Status register 2",
                  "start": "0x40005818",
                  "size": "0x04"
                },
                {
                  "name": "CCR - Clock control register",
                  "start": "0x4000581C",
                  "size": "0x04"
                },
                {
                  "name": "TRISE - TRISE register",
                  "start": "0x40005820",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "I2C3",
              "start": "0x40005C00",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - Control register 1",
                  "start": "0x40005C00",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - Control register 2",
                  "start": "0x40005C04",
                  "size": "0x04"
                },
                {
                  "name": "OAR1 - Own address register 1",
                  "start": "0x40005C08",
                  "size": "0x04"
                },
                {
                  "name": "OAR2 - Own address register 2",
                  "start": "0x40005C0C",
                  "size": "0x04"
                },
                {
                  "name": "DR - Data register",
                  "start": "0x40005C10",
                  "size": "0x04"
                },
                {
                  "name": "SR1 - Status register 1",
                  "start": "0x40005C14",
                  "size": "0x04"
                },
                {
                  "name": "SR2 - Status register 2",
                  "start": "0x40005C18",
                  "size": "0x04"
                },
                {
                  "name": "CCR - Clock control register",
                  "start": "0x40005C1C",
                  "size": "0x04"
                },
                {
                  "name": "TRISE - TRISE register",
                  "start": "0x40005C20",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "CAN1",
              "start": "0x40006400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "MCR - master control register",
                  "start": "0x40006400",
                  "size": "0x04"
                },
                {
                  "name": "MSR - master status register",
                  "start": "0x40006404",
                  "size": "0x04"
                },
                {
                  "name": "TSR - transmit status register",
                  "start": "0x40006408",
                  "size": "0x04"
                },
                {
                  "name": "RF0R - receive FIFO 0 register",
                  "start": "0x4000640C",
                  "size": "0x04"
                },
                {
                  "name": "RF1R - receive FIFO 1 register",
                  "start": "0x40006410",
                  "size": "0x04"
                },
                {
                  "name": "IER - interrupt enable register",
                  "start": "0x40006414",
                  "size": "0x04"
                },
                {
                  "name": "ESR - interrupt enable register",
                  "start": "0x40006418",
                  "size": "0x04"
                },
                {
                  "name": "BTR - bit timing register",
                  "start": "0x4000641C",
                  "size": "0x04"
                },
                {
                  "name": "TI0R - TX mailbox identifier register",
                  "start": "0x40006580",
                  "size": "0x04"
                },
                {
                  "name": "TDT0R - mailbox data length control and time stamp\n          register",
                  "start": "0x40006584",
                  "size": "0x04"
                },
                {
                  "name": "TDL0R - mailbox data low register",
                  "start": "0x40006588",
                  "size": "0x04"
                },
                {
                  "name": "TDH0R - mailbox data high register",
                  "start": "0x4000658C",
                  "size": "0x04"
                },
                {
                  "name": "TI1R - mailbox identifier register",
                  "start": "0x40006590",
                  "size": "0x04"
                },
                {
                  "name": "TDT1R - mailbox data length control and time stamp\n          register",
                  "start": "0x40006594",
                  "size": "0x04"
                },
                {
                  "name": "TDL1R - mailbox data low register",
                  "start": "0x40006598",
                  "size": "0x04"
                },
                {
                  "name": "TDH1R - mailbox data high register",
                  "start": "0x4000659C",
                  "size": "0x04"
                },
                {
                  "name": "TI2R - mailbox identifier register",
                  "start": "0x400065A0",
                  "size": "0x04"
                },
                {
                  "name": "TDT2R - mailbox data length control and time stamp\n          register",
                  "start": "0x400065A4",
                  "size": "0x04"
                },
                {
                  "name": "TDL2R - mailbox data low register",
                  "start": "0x400065A8",
                  "size": "0x04"
                },
                {
                  "name": "TDH2R - mailbox data high register",
                  "start": "0x400065AC",
                  "size": "0x04"
                },
                {
                  "name": "RI0R - receive FIFO mailbox identifier\n          register",
                  "start": "0x400065B0",
                  "size": "0x04"
                },
                {
                  "name": "RDT0R - mailbox data high register",
                  "start": "0x400065B4",
                  "size": "0x04"
                },
                {
                  "name": "RDL0R - mailbox data high register",
                  "start": "0x400065B8",
                  "size": "0x04"
                },
                {
                  "name": "RDH0R - receive FIFO mailbox data high\n          register",
                  "start": "0x400065BC",
                  "size": "0x04"
                },
                {
                  "name": "RI1R - mailbox data high register",
                  "start": "0x400065C0",
                  "size": "0x04"
                },
                {
                  "name": "RDT1R - mailbox data high register",
                  "start": "0x400065C4",
                  "size": "0x04"
                },
                {
                  "name": "RDL1R - mailbox data high register",
                  "start": "0x400065C8",
                  "size": "0x04"
                },
                {
                  "name": "RDH1R - mailbox data high register",
                  "start": "0x400065CC",
                  "size": "0x04"
                },
                {
                  "name": "FMR - filter master register",
                  "start": "0x40006600",
                  "size": "0x04"
                },
                {
                  "name": "FM1R - filter mode register",
                  "start": "0x40006604",
                  "size": "0x04"
                },
                {
                  "name": "FS1R - filter scale register",
                  "start": "0x4000660C",
                  "size": "0x04"
                },
                {
                  "name": "FFA1R - filter FIFO assignment\n          register",
                  "start": "0x40006614",
                  "size": "0x04"
                },
                {
                  "name": "FA1R - filter activation register",
                  "start": "0x4000661C",
                  "size": "0x04"
                },
                {
                  "name": "F0R1 - Filter bank 0 register 1",
                  "start": "0x40006640",
                  "size": "0x04"
                },
                {
                  "name": "F0R2 - Filter bank 0 register 2",
                  "start": "0x40006644",
                  "size": "0x04"
                },
                {
                  "name": "F1R1 - Filter bank 1 register 1",
                  "start": "0x40006648",
                  "size": "0x04"
                },
                {
                  "name": "F1R2 - Filter bank 1 register 2",
                  "start": "0x4000664C",
                  "size": "0x04"
                },
                {
                  "name": "F2R1 - Filter bank 2 register 1",
                  "start": "0x40006650",
                  "size": "0x04"
                },
                {
                  "name": "F2R2 - Filter bank 2 register 2",
                  "start": "0x40006654",
                  "size": "0x04"
                },
                {
                  "name": "F3R1 - Filter bank 3 register 1",
                  "start": "0x40006658",
                  "size": "0x04"
                },
                {
                  "name": "F3R2 - Filter bank 3 register 2",
                  "start": "0x4000665C",
                  "size": "0x04"
                },
                {
                  "name": "F4R1 - Filter bank 4 register 1",
                  "start": "0x40006660",
                  "size": "0x04"
                },
                {
                  "name": "F4R2 - Filter bank 4 register 2",
                  "start": "0x40006664",
                  "size": "0x04"
                },
                {
                  "name": "F5R1 - Filter bank 5 register 1",
                  "start": "0x40006668",
                  "size": "0x04"
                },
                {
                  "name": "F5R2 - Filter bank 5 register 2",
                  "start": "0x4000666C",
                  "size": "0x04"
                },
                {
                  "name": "F6R1 - Filter bank 6 register 1",
                  "start": "0x40006670",
                  "size": "0x04"
                },
                {
                  "name": "F6R2 - Filter bank 6 register 2",
                  "start": "0x40006674",
                  "size": "0x04"
                },
                {
                  "name": "F7R1 - Filter bank 7 register 1",
                  "start": "0x40006678",
                  "size": "0x04"
                },
                {
                  "name": "F7R2 - Filter bank 7 register 2",
                  "start": "0x4000667C",
                  "size": "0x04"
                },
                {
                  "name": "F8R1 - Filter bank 8 register 1",
                  "start": "0x40006680",
                  "size": "0x04"
                },
                {
                  "name": "F8R2 - Filter bank 8 register 2",
                  "start": "0x40006684",
                  "size": "0x04"
                },
                {
                  "name": "F9R1 - Filter bank 9 register 1",
                  "start": "0x40006688",
                  "size": "0x04"
                },
                {
                  "name": "F9R2 - Filter bank 9 register 2",
                  "start": "0x4000668C",
                  "size": "0x04"
                },
                {
                  "name": "F10R1 - Filter bank 10 register 1",
                  "start": "0x40006690",
                  "size": "0x04"
                },
                {
                  "name": "F10R2 - Filter bank 10 register 2",
                  "start": "0x40006694",
                  "size": "0x04"
                },
                {
                  "name": "F11R1 - Filter bank 11 register 1",
                  "start": "0x40006698",
                  "size": "0x04"
                },
                {
                  "name": "F11R2 - Filter bank 11 register 2",
                  "start": "0x4000669C",
                  "size": "0x04"
                },
                {
                  "name": "F12R1 - Filter bank 4 register 1",
                  "start": "0x400066A0",
                  "size": "0x04"
                },
                {
                  "name": "F12R2 - Filter bank 12 register 2",
                  "start": "0x400066A4",
                  "size": "0x04"
                },
                {
                  "name": "F13R1 - Filter bank 13 register 1",
                  "start": "0x400066A8",
                  "size": "0x04"
                },
                {
                  "name": "F13R2 - Filter bank 13 register 2",
                  "start": "0x400066AC",
                  "size": "0x04"
                },
                {
                  "name": "F14R1 - Filter bank 14 register 1",
                  "start": "0x400066B0",
                  "size": "0x04"
                },
                {
                  "name": "F14R2 - Filter bank 14 register 2",
                  "start": "0x400066B4",
                  "size": "0x04"
                },
                {
                  "name": "F15R1 - Filter bank 15 register 1",
                  "start": "0x400066B8",
                  "size": "0x04"
                },
                {
                  "name": "F15R2 - Filter bank 15 register 2",
                  "start": "0x400066BC",
                  "size": "0x04"
                },
                {
                  "name": "F16R1 - Filter bank 16 register 1",
                  "start": "0x400066C0",
                  "size": "0x04"
                },
                {
                  "name": "F16R2 - Filter bank 16 register 2",
                  "start": "0x400066C4",
                  "size": "0x04"
                },
                {
                  "name": "F17R1 - Filter bank 17 register 1",
                  "start": "0x400066C8",
                  "size": "0x04"
                },
                {
                  "name": "F17R2 - Filter bank 17 register 2",
                  "start": "0x400066CC",
                  "size": "0x04"
                },
                {
                  "name": "F18R1 - Filter bank 18 register 1",
                  "start": "0x400066D0",
                  "size": "0x04"
                },
                {
                  "name": "F18R2 - Filter bank 18 register 2",
                  "start": "0x400066D4",
                  "size": "0x04"
                },
                {
                  "name": "F19R1 - Filter bank 19 register 1",
                  "start": "0x400066D8",
                  "size": "0x04"
                },
                {
                  "name": "F19R2 - Filter bank 19 register 2",
                  "start": "0x400066DC",
                  "size": "0x04"
                },
                {
                  "name": "F20R1 - Filter bank 20 register 1",
                  "start": "0x400066E0",
                  "size": "0x04"
                },
                {
                  "name": "F20R2 - Filter bank 20 register 2",
                  "start": "0x400066E4",
                  "size": "0x04"
                },
                {
                  "name": "F21R1 - Filter bank 21 register 1",
                  "start": "0x400066E8",
                  "size": "0x04"
                },
                {
                  "name": "F21R2 - Filter bank 21 register 2",
                  "start": "0x400066EC",
                  "size": "0x04"
                },
                {
                  "name": "F22R1 - Filter bank 22 register 1",
                  "start": "0x400066F0",
                  "size": "0x04"
                },
                {
                  "name": "F22R2 - Filter bank 22 register 2",
                  "start": "0x400066F4",
                  "size": "0x04"
                },
                {
                  "name": "F23R1 - Filter bank 23 register 1",
                  "start": "0x400066F8",
                  "size": "0x04"
                },
                {
                  "name": "F23R2 - Filter bank 23 register 2",
                  "start": "0x400066FC",
                  "size": "0x04"
                },
                {
                  "name": "F24R1 - Filter bank 24 register 1",
                  "start": "0x40006700",
                  "size": "0x04"
                },
                {
                  "name": "F24R2 - Filter bank 24 register 2",
                  "start": "0x40006704",
                  "size": "0x04"
                },
                {
                  "name": "F25R1 - Filter bank 25 register 1",
                  "start": "0x40006708",
                  "size": "0x04"
                },
                {
                  "name": "F25R2 - Filter bank 25 register 2",
                  "start": "0x4000670C",
                  "size": "0x04"
                },
                {
                  "name": "F26R1 - Filter bank 26 register 1",
                  "start": "0x40006710",
                  "size": "0x04"
                },
                {
                  "name": "F26R2 - Filter bank 26 register 2",
                  "start": "0x40006714",
                  "size": "0x04"
                },
                {
                  "name": "F27R1 - Filter bank 27 register 1",
                  "start": "0x40006718",
                  "size": "0x04"
                },
                {
                  "name": "F27R2 - Filter bank 27 register 2",
                  "start": "0x4000671C",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "CAN2",
              "start": "0x40006800",
              "size": "0x00000400",
              "children": [
                {
                  "name": "MCR - master control register",
                  "start": "0x40006800",
                  "size": "0x04"
                },
                {
                  "name": "MSR - master status register",
                  "start": "0x40006804",
                  "size": "0x04"
                },
                {
                  "name": "TSR - transmit status register",
                  "start": "0x40006808",
                  "size": "0x04"
                },
                {
                  "name": "RF0R - receive FIFO 0 register",
                  "start": "0x4000680C",
                  "size": "0x04"
                },
                {
                  "name": "RF1R - receive FIFO 1 register",
                  "start": "0x40006810",
                  "size": "0x04"
                },
                {
                  "name": "IER - interrupt enable register",
                  "start": "0x40006814",
                  "size": "0x04"
                },
                {
                  "name": "ESR - interrupt enable register",
                  "start": "0x40006818",
                  "size": "0x04"
                },
                {
                  "name": "BTR - bit timing register",
                  "start": "0x4000681C",
                  "size": "0x04"
                },
                {
                  "name": "TI0R - TX mailbox identifier register",
                  "start": "0x40006980",
                  "size": "0x04"
                },
                {
                  "name": "TDT0R - mailbox data length control and time stamp\n          register",
                  "start": "0x40006984",
                  "size": "0x04"
                },
                {
                  "name": "TDL0R - mailbox data low register",
                  "start": "0x40006988",
                  "size": "0x04"
                },
                {
                  "name": "TDH0R - mailbox data high register",
                  "start": "0x4000698C",
                  "size": "0x04"
                },
                {
                  "name": "TI1R - mailbox identifier register",
                  "start": "0x40006990",
                  "size": "0x04"
                },
                {
                  "name": "TDT1R - mailbox data length control and time stamp\n          register",
                  "start": "0x40006994",
                  "size": "0x04"
                },
                {
                  "name": "TDL1R - mailbox data low register",
                  "start": "0x40006998",
                  "size": "0x04"
                },
                {
                  "name": "TDH1R - mailbox data high register",
                  "start": "0x4000699C",
                  "size": "0x04"
                },
                {
                  "name": "TI2R - mailbox identifier register",
                  "start": "0x400069A0",
                  "size": "0x04"
                },
                {
                  "name": "TDT2R - mailbox data length control and time stamp\n          register",
                  "start": "0x400069A4",
                  "size": "0x04"
                },
                {
                  "name": "TDL2R - mailbox data low register",
                  "start": "0x400069A8",
                  "size": "0x04"
                },
                {
                  "name": "TDH2R - mailbox data high register",
                  "start": "0x400069AC",
                  "size": "0x04"
                },
                {
                  "name": "RI0R - receive FIFO mailbox identifier\n          register",
                  "start": "0x400069B0",
                  "size": "0x04"
                },
                {
                  "name": "RDT0R - mailbox data high register",
                  "start": "0x400069B4",
                  "size": "0x04"
                },
                {
                  "name": "RDL0R - mailbox data high register",
                  "start": "0x400069B8",
                  "size": "0x04"
                },
                {
                  "name": "RDH0R - receive FIFO mailbox data high\n          register",
                  "start": "0x400069BC",
                  "size": "0x04"
                },
                {
                  "name": "RI1R - mailbox data high register",
                  "start": "0x400069C0",
                  "size": "0x04"
                },
                {
                  "name": "RDT1R - mailbox data high register",
                  "start": "0x400069C4",
                  "size": "0x04"
                },
                {
                  "name": "RDL1R - mailbox data high register",
                  "start": "0x400069C8",
                  "size": "0x04"
                },
                {
                  "name": "RDH1R - mailbox data high register",
                  "start": "0x400069CC",
                  "size": "0x04"
                },
                {
                  "name": "FMR - filter master register",
                  "start": "0x40006A00",
                  "size": "0x04"
                },
                {
                  "name": "FM1R - filter mode register",
                  "start": "0x40006A04",
                  "size": "0x04"
                },
                {
                  "name": "FS1R - filter scale register",
                  "start": "0x40006A0C",
                  "size": "0x04"
                },
                {
                  "name": "FFA1R - filter FIFO assignment\n          register",
                  "start": "0x40006A14",
                  "size": "0x04"
                },
                {
                  "name": "FA1R - filter activation register",
                  "start": "0x40006A1C",
                  "size": "0x04"
                },
                {
                  "name": "F0R1 - Filter bank 0 register 1",
                  "start": "0x40006A40",
                  "size": "0x04"
                },
                {
                  "name": "F0R2 - Filter bank 0 register 2",
                  "start": "0x40006A44",
                  "size": "0x04"
                },
                {
                  "name": "F1R1 - Filter bank 1 register 1",
                  "start": "0x40006A48",
                  "size": "0x04"
                },
                {
                  "name": "F1R2 - Filter bank 1 register 2",
                  "start": "0x40006A4C",
                  "size": "0x04"
                },
                {
                  "name": "F2R1 - Filter bank 2 register 1",
                  "start": "0x40006A50",
                  "size": "0x04"
                },
                {
                  "name": "F2R2 - Filter bank 2 register 2",
                  "start": "0x40006A54",
                  "size": "0x04"
                },
                {
                  "name": "F3R1 - Filter bank 3 register 1",
                  "start": "0x40006A58",
                  "size": "0x04"
                },
                {
                  "name": "F3R2 - Filter bank 3 register 2",
                  "start": "0x40006A5C",
                  "size": "0x04"
                },
                {
                  "name": "F4R1 - Filter bank 4 register 1",
                  "start": "0x40006A60",
                  "size": "0x04"
                },
                {
                  "name": "F4R2 - Filter bank 4 register 2",
                  "start": "0x40006A64",
                  "size": "0x04"
                },
                {
                  "name": "F5R1 - Filter bank 5 register 1",
                  "start": "0x40006A68",
                  "size": "0x04"
                },
                {
                  "name": "F5R2 - Filter bank 5 register 2",
                  "start": "0x40006A6C",
                  "size": "0x04"
                },
                {
                  "name": "F6R1 - Filter bank 6 register 1",
                  "start": "0x40006A70",
                  "size": "0x04"
                },
                {
                  "name": "F6R2 - Filter bank 6 register 2",
                  "start": "0x40006A74",
                  "size": "0x04"
                },
                {
                  "name": "F7R1 - Filter bank 7 register 1",
                  "start": "0x40006A78",
                  "size": "0x04"
                },
                {
                  "name": "F7R2 - Filter bank 7 register 2",
                  "start": "0x40006A7C",
                  "size": "0x04"
                },
                {
                  "name": "F8R1 - Filter bank 8 register 1",
                  "start": "0x40006A80",
                  "size": "0x04"
                },
                {
                  "name": "F8R2 - Filter bank 8 register 2",
                  "start": "0x40006A84",
                  "size": "0x04"
                },
                {
                  "name": "F9R1 - Filter bank 9 register 1",
                  "start": "0x40006A88",
                  "size": "0x04"
                },
                {
                  "name": "F9R2 - Filter bank 9 register 2",
                  "start": "0x40006A8C",
                  "size": "0x04"
                },
                {
                  "name": "F10R1 - Filter bank 10 register 1",
                  "start": "0x40006A90",
                  "size": "0x04"
                },
                {
                  "name": "F10R2 - Filter bank 10 register 2",
                  "start": "0x40006A94",
                  "size": "0x04"
                },
                {
                  "name": "F11R1 - Filter bank 11 register 1",
                  "start": "0x40006A98",
                  "size": "0x04"
                },
                {
                  "name": "F11R2 - Filter bank 11 register 2",
                  "start": "0x40006A9C",
                  "size": "0x04"
                },
                {
                  "name": "F12R1 - Filter bank 4 register 1",
                  "start": "0x40006AA0",
                  "size": "0x04"
                },
                {
                  "name": "F12R2 - Filter bank 12 register 2",
                  "start": "0x40006AA4",
                  "size": "0x04"
                },
                {
                  "name": "F13R1 - Filter bank 13 register 1",
                  "start": "0x40006AA8",
                  "size": "0x04"
                },
                {
                  "name": "F13R2 - Filter bank 13 register 2",
                  "start": "0x40006AAC",
                  "size": "0x04"
                },
                {
                  "name": "F14R1 - Filter bank 14 register 1",
                  "start": "0x40006AB0",
                  "size": "0x04"
                },
                {
                  "name": "F14R2 - Filter bank 14 register 2",
                  "start": "0x40006AB4",
                  "size": "0x04"
                },
                {
                  "name": "F15R1 - Filter bank 15 register 1",
                  "start": "0x40006AB8",
                  "size": "0x04"
                },
                {
                  "name": "F15R2 - Filter bank 15 register 2",
                  "start": "0x40006ABC",
                  "size": "0x04"
                },
                {
                  "name": "F16R1 - Filter bank 16 register 1",
                  "start": "0x40006AC0",
                  "size": "0x04"
                },
                {
                  "name": "F16R2 - Filter bank 16 register 2",
                  "start": "0x40006AC4",
                  "size": "0x04"
                },
                {
                  "name": "F17R1 - Filter bank 17 register 1",
                  "start": "0x40006AC8",
                  "size": "0x04"
                },
                {
                  "name": "F17R2 - Filter bank 17 register 2",
                  "start": "0x40006ACC",
                  "size": "0x04"
                },
                {
                  "name": "F18R1 - Filter bank 18 register 1",
                  "start": "0x40006AD0",
                  "size": "0x04"
                },
                {
                  "name": "F18R2 - Filter bank 18 register 2",
                  "start": "0x40006AD4",
                  "size": "0x04"
                },
                {
                  "name": "F19R1 - Filter bank 19 register 1",
                  "start": "0x40006AD8",
                  "size": "0x04"
                },
                {
                  "name": "F19R2 - Filter bank 19 register 2",
                  "start": "0x40006ADC",
                  "size": "0x04"
                },
                {
                  "name": "F20R1 - Filter bank 20 register 1",
                  "start": "0x40006AE0",
                  "size": "0x04"
                },
                {
                  "name": "F20R2 - Filter bank 20 register 2",
                  "start": "0x40006AE4",
                  "size": "0x04"
                },
                {
                  "name": "F21R1 - Filter bank 21 register 1",
                  "start": "0x40006AE8",
                  "size": "0x04"
                },
                {
                  "name": "F21R2 - Filter bank 21 register 2",
                  "start": "0x40006AEC",
                  "size": "0x04"
                },
                {
                  "name": "F22R1 - Filter bank 22 register 1",
                  "start": "0x40006AF0",
                  "size": "0x04"
                },
                {
                  "name": "F22R2 - Filter bank 22 register 2",
                  "start": "0x40006AF4",
                  "size": "0x04"
                },
                {
                  "name": "F23R1 - Filter bank 23 register 1",
                  "start": "0x40006AF8",
                  "size": "0x04"
                },
                {
                  "name": "F23R2 - Filter bank 23 register 2",
                  "start": "0x40006AFC",
                  "size": "0x04"
                },
                {
                  "name": "F24R1 - Filter bank 24 register 1",
                  "start": "0x40006B00",
                  "size": "0x04"
                },
                {
                  "name": "F24R2 - Filter bank 24 register 2",
                  "start": "0x40006B04",
                  "size": "0x04"
                },
                {
                  "name": "F25R1 - Filter bank 25 register 1",
                  "start": "0x40006B08",
                  "size": "0x04"
                },
                {
                  "name": "F25R2 - Filter bank 25 register 2",
                  "start": "0x40006B0C",
                  "size": "0x04"
                },
                {
                  "name": "F26R1 - Filter bank 26 register 1",
                  "start": "0x40006B10",
                  "size": "0x04"
                },
                {
                  "name": "F26R2 - Filter bank 26 register 2",
                  "start": "0x40006B14",
                  "size": "0x04"
                },
                {
                  "name": "F27R1 - Filter bank 27 register 1",
                  "start": "0x40006B18",
                  "size": "0x04"
                },
                {
                  "name": "F27R2 - Filter bank 27 register 2",
                  "start": "0x40006B1C",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "PWR",
              "start": "0x40007000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR - power control register",
                  "start": "0x40007000",
                  "size": "0x04"
                },
                {
                  "name": "CSR - power control/status register",
                  "start": "0x40007004",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "DAC",
              "start": "0x40007400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR - control register",
                  "start": "0x40007400",
                  "size": "0x04"
                },
                {
                  "name": "SWTRIGR - software trigger register",
                  "start": "0x40007404",
                  "size": "0x04"
                },
                {
                  "name": "DHR12R1 - channel1 12-bit right-aligned data holding\n          register",
                  "start": "0x40007408",
                  "size": "0x04"
                },
                {
                  "name": "DHR12L1 - channel1 12-bit left aligned data holding\n          register",
                  "start": "0x4000740C",
                  "size": "0x04"
                },
                {
                  "name": "DHR8R1 - channel1 8-bit right aligned data holding\n          register",
                  "start": "0x40007410",
                  "size": "0x04"
                },
                {
                  "name": "DHR12R2 - channel2 12-bit right aligned data holding\n          register",
                  "start": "0x40007414",
                  "size": "0x04"
                },
                {
                  "name": "DHR12L2 - channel2 12-bit left aligned data holding\n          register",
                  "start": "0x40007418",
                  "size": "0x04"
                },
                {
                  "name": "DHR8R2 - channel2 8-bit right-aligned data holding\n          register",
                  "start": "0x4000741C",
                  "size": "0x04"
                },
                {
                  "name": "DHR12RD - Dual DAC 12-bit right-aligned data holding\n          register",
                  "start": "0x40007420",
                  "size": "0x04"
                },
                {
                  "name": "DHR12LD - DUAL DAC 12-bit left aligned data holding\n          register",
                  "start": "0x40007424",
                  "size": "0x04"
                },
                {
                  "name": "DHR8RD - DUAL DAC 8-bit right aligned data holding\n          register",
                  "start": "0x40007428",
                  "size": "0x04"
                },
                {
                  "name": "DOR1 - channel1 data output register",
                  "start": "0x4000742C",
                  "size": "0x04"
                },
                {
                  "name": "DOR2 - channel2 data output register",
                  "start": "0x40007430",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40007434",
                  "size": "0x04"
                }
              ]
            }
          ]
        },
        {
          "name": "APB2 Peripherals",
          "start": "0x40010000",
          "size": "0x00010000",
          "children": [
            {
              "name": "TIM1",
              "start": "0x40010000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40010000",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40010004",
                  "size": "0x04"
                },
                {
                  "name": "SMCR - slave mode control register",
                  "start": "0x40010008",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x4001000C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40010010",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40010014",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40010018",
                  "size": "0x04"
                },
                {
                  "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)",
                  "start": "0x4001001C",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40010020",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40010024",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40010028",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x4001002C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40010034",
                  "size": "0x04"
                },
                {
                  "name": "CCR2 - capture/compare register 2",
                  "start": "0x40010038",
                  "size": "0x04"
                },
                {
                  "name": "CCR3 - capture/compare register 3",
                  "start": "0x4001003C",
                  "size": "0x04"
                },
                {
                  "name": "CCR4 - capture/compare register 4",
                  "start": "0x40010040",
                  "size": "0x04"
                },
                {
                  "name": "DCR - DMA control register",
                  "start": "0x40010048",
                  "size": "0x04"
                },
                {
                  "name": "DMAR - DMA address for full transfer",
                  "start": "0x4001004C",
                  "size": "0x04"
                },
                {
                  "name": "RCR - repetition counter register",
                  "start": "0x40010030",
                  "size": "0x04"
                },
                {
                  "name": "BDTR - break and dead-time register",
                  "start": "0x40010044",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "TIM8",
              "start": "0x40010400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40010400",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40010404",
                  "size": "0x04"
                },
                {
                  "name": "SMCR - slave mode control register",
                  "start": "0x40010408",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x4001040C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40010410",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40010414",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40010418",
                  "size": "0x04"
                },
                {
                  "name": "CCMR2 (Output/Input) - capture/compare mode register 2 (output mode) / capture/compare mode register 2 (input mode)",
                  "start": "0x4001041C",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40010420",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40010424",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40010428",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x4001042C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40010434",
                  "size": "0x04"
                },
                {
                  "name": "CCR2 - capture/compare register 2",
                  "start": "0x40010438",
                  "size": "0x04"
                },
                {
                  "name": "CCR3 - capture/compare register 3",
                  "start": "0x4001043C",
                  "size": "0x04"
                },
                {
                  "name": "CCR4 - capture/compare register 4",
                  "start": "0x40010440",
                  "size": "0x04"
                },
                {
                  "name": "DCR - DMA control register",
                  "start": "0x40010448",
                  "size": "0x04"
                },
                {
                  "name": "DMAR - DMA address for full transfer",
                  "start": "0x4001044C",
                  "size": "0x04"
                },
                {
                  "name": "OR - TIM5 option register",
                  "start": "0x40010450",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "USART1",
              "start": "0x40011000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "SR - Status register",
                  "start": "0x40011000",
                  "size": "0x04"
                },
                {
                  "name": "DR - Data register",
                  "start": "0x40011004",
                  "size": "0x04"
                },
                {
                  "name": "BRR - Baud rate register",
                  "start": "0x40011008",
                  "size": "0x04"
                },
                {
                  "name": "CR1 - Control register 1",
                  "start": "0x4001100C",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - Control register 2",
                  "start": "0x40011010",
                  "size": "0x04"
                },
                {
                  "name": "CR3 - Control register 3",
                  "start": "0x40011014",
                  "size": "0x04"
                },
                {
                  "name": "GTPR - Guard time and prescaler\n          register",
                  "start": "0x40011018",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "USART6",
              "start": "0x40011400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "SR - Status register",
                  "start": "0x40011400",
                  "size": "0x04"
                },
                {
                  "name": "DR - Data register",
                  "start": "0x40011404",
                  "size": "0x04"
                },
                {
                  "name": "BRR - Baud rate register",
                  "start": "0x40011408",
                  "size": "0x04"
                },
                {
                  "name": "CR1 - Control register 1",
                  "start": "0x4001140C",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - Control register 2",
                  "start": "0x40011410",
                  "size": "0x04"
                },
                {
                  "name": "CR3 - Control register 3",
                  "start": "0x40011414",
                  "size": "0x04"
                },
                {
                  "name": "GTPR - Guard time and prescaler\n          register",
                  "start": "0x40011418",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "ADC1/2/3",
              "start": "0x40012000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "SR - status register",
                  "start": "0x40012000",
                  "size": "0x04"
                },
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40012004",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40012008",
                  "size": "0x04"
                },
                {
                  "name": "SMPR1 - sample time register 1",
                  "start": "0x4001200C",
                  "size": "0x04"
                },
                {
                  "name": "SMPR2 - sample time register 2",
                  "start": "0x40012010",
                  "size": "0x04"
                },
                {
                  "name": "JOFR1 - injected channel data offset register\n          x",
                  "start": "0x40012014",
                  "size": "0x04"
                },
                {
                  "name": "JOFR2 - injected channel data offset register\n          x",
                  "start": "0x40012018",
                  "size": "0x04"
                },
                {
                  "name": "JOFR3 - injected channel data offset register\n          x",
                  "start": "0x4001201C",
                  "size": "0x04"
                },
                {
                  "name": "JOFR4 - injected channel data offset register\n          x",
                  "start": "0x40012020",
                  "size": "0x04"
                },
                {
                  "name": "HTR - watchdog higher threshold\n          register",
                  "start": "0x40012024",
                  "size": "0x04"
                },
                {
                  "name": "LTR - watchdog lower threshold\n          register",
                  "start": "0x40012028",
                  "size": "0x04"
                },
                {
                  "name": "SQR1 - regular sequence register 1",
                  "start": "0x4001202C",
                  "size": "0x04"
                },
                {
                  "name": "SQR2 - regular sequence register 2",
                  "start": "0x40012030",
                  "size": "0x04"
                },
                {
                  "name": "SQR3 - regular sequence register 3",
                  "start": "0x40012034",
                  "size": "0x04"
                },
                {
                  "name": "JSQR - injected sequence register",
                  "start": "0x40012038",
                  "size": "0x04"
                },
                {
                  "name": "JDR1 - injected data register x",
                  "start": "0x4001203C",
                  "size": "0x04"
                },
                {
                  "name": "JDR2 - injected data register x",
                  "start": "0x40012040",
                  "size": "0x04"
                },
                {
                  "name": "JDR3 - injected data register x",
                  "start": "0x40012044",
                  "size": "0x04"
                },
                {
                  "name": "JDR4 - injected data register x",
                  "start": "0x40012048",
                  "size": "0x04"
                },
                {
                  "name": "DR - regular data register",
                  "start": "0x4001204C",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "SDIO",
              "start": "0x40012C00",
              "size": "0x00000400",
              "children": [
                {
                  "name": "POWER - power control register",
                  "start": "0x40012C00",
                  "size": "0x04"
                },
                {
                  "name": "CLKCR - SDI clock control register",
                  "start": "0x40012C04",
                  "size": "0x04"
                },
                {
                  "name": "ARG - argument register",
                  "start": "0x40012C08",
                  "size": "0x04"
                },
                {
                  "name": "CMD - command register",
                  "start": "0x40012C0C",
                  "size": "0x04"
                },
                {
                  "name": "RESPCMD - command response register",
                  "start": "0x40012C10",
                  "size": "0x04"
                },
                {
                  "name": "RESP1 - response 1..4 register",
                  "start": "0x40012C14",
                  "size": "0x04"
                },
                {
                  "name": "RESP2 - response 1..4 register",
                  "start": "0x40012C18",
                  "size": "0x04"
                },
                {
                  "name": "RESP3 - response 1..4 register",
                  "start": "0x40012C1C",
                  "size": "0x04"
                },
                {
                  "name": "RESP4 - response 1..4 register",
                  "start": "0x40012C20",
                  "size": "0x04"
                },
                {
                  "name": "DTIMER - data timer register",
                  "start": "0x40012C24",
                  "size": "0x04"
                },
                {
                  "name": "DLEN - data length register",
                  "start": "0x40012C28",
                  "size": "0x04"
                },
                {
                  "name": "DCTRL - data control register",
                  "start": "0x40012C2C",
                  "size": "0x04"
                },
                {
                  "name": "DCOUNT - data counter register",
                  "start": "0x40012C30",
                  "size": "0x04"
                },
                {
                  "name": "STA - status register",
                  "start": "0x40012C34",
                  "size": "0x04"
                },
                {
                  "name": "ICR - interrupt clear register",
                  "start": "0x40012C38",
                  "size": "0x04"
                },
                {
                  "name": "MASK - mask register",
                  "start": "0x40012C3C",
                  "size": "0x04"
                },
                {
                  "name": "FIFOCNT - FIFO counter register",
                  "start": "0x40012C48",
                  "size": "0x04"
                },
                {
                  "name": "FIFO - data FIFO register",
                  "start": "0x40012C80",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "SPI1 / I2S1",
              "start": "0x40013000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40013000",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40013004",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40013008",
                  "size": "0x04"
                },
                {
                  "name": "DR - data register",
                  "start": "0x4001300C",
                  "size": "0x04"
                },
                {
                  "name": "CRCPR - CRC polynomial register",
                  "start": "0x40013010",
                  "size": "0x04"
                },
                {
                  "name": "RXCRCR - RX CRC register",
                  "start": "0x40013014",
                  "size": "0x04"
                },
                {
                  "name": "TXCRCR - TX CRC register",
                  "start": "0x40013018",
                  "size": "0x04"
                },
                {
                  "name": "I2SCFGR - I2S configuration register",
                  "start": "0x4001301C",
                  "size": "0x04"
                },
                {
                  "name": "I2SPR - I2S prescaler register",
                  "start": "0x40013020",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "SPI4",
              "start": "0x40013400",
              "size": "0x00000400"
            },
            {
              "name": "SYSCFG",
              "start": "0x40013800",
              "size": "0x00000400",
              "children": [
                {
                  "name": "MEMRM - memory remap register",
                  "start": "0x40013800",
                  "size": "0x04"
                },
                {
                  "name": "PMC - peripheral mode configuration\n          register",
                  "start": "0x40013804",
                  "size": "0x04"
                },
                {
                  "name": "EXTICR1 - external interrupt configuration register\n          1",
                  "start": "0x40013808",
                  "size": "0x04"
                },
                {
                  "name": "EXTICR2 - external interrupt configuration register\n          2",
                  "start": "0x4001380C",
                  "size": "0x04"
                },
                {
                  "name": "EXTICR3 - external interrupt configuration register\n          3",
                  "start": "0x40013810",
                  "size": "0x04"
                },
                {
                  "name": "EXTICR4 - external interrupt configuration register\n          4",
                  "start": "0x40013814",
                  "size": "0x04"
                },
                {
                  "name": "CMPCR - Compensation cell control\n          register",
                  "start": "0x40013820",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "EXTI",
              "start": "0x40013C00",
              "size": "0x00000400",
              "children": [
                {
                  "name": "IMR - Interrupt mask register\n          (EXTI_IMR)",
                  "start": "0x40013C00",
                  "size": "0x04"
                },
                {
                  "name": "EMR - Event mask register (EXTI_EMR)",
                  "start": "0x40013C04",
                  "size": "0x04"
                },
                {
                  "name": "RTSR - Rising Trigger selection register\n          (EXTI_RTSR)",
                  "start": "0x40013C08",
                  "size": "0x04"
                },
                {
                  "name": "FTSR - Falling Trigger selection register\n          (EXTI_FTSR)",
                  "start": "0x40013C0C",
                  "size": "0x04"
                },
                {
                  "name": "SWIER - Software interrupt event register\n          (EXTI_SWIER)",
                  "start": "0x40013C10",
                  "size": "0x04"
                },
                {
                  "name": "PR - Pending register (EXTI_PR)",
                  "start": "0x40013C14",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "TIM9",
              "start": "0x40014000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40014000",
                  "size": "0x04"
                },
                {
                  "name": "CR2 - control register 2",
                  "start": "0x40014004",
                  "size": "0x04"
                },
                {
                  "name": "SMCR - slave mode control register",
                  "start": "0x40014008",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x4001400C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40014010",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40014014",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40014018",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40014020",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40014024",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40014028",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x4001402C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40014034",
                  "size": "0x04"
                },
                {
                  "name": "CCR2 - capture/compare register 2",
                  "start": "0x40014038",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "TIM10",
              "start": "0x40014400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40014400",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x4001440C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40014410",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40014414",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40014418",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40014420",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40014424",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40014428",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x4001442C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40014434",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "TIM11",
              "start": "0x40014800",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR1 - control register 1",
                  "start": "0x40014800",
                  "size": "0x04"
                },
                {
                  "name": "DIER - DMA/Interrupt enable register",
                  "start": "0x4001480C",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x40014810",
                  "size": "0x04"
                },
                {
                  "name": "EGR - event generation register",
                  "start": "0x40014814",
                  "size": "0x04"
                },
                {
                  "name": "CCMR1 (Output/Input) - capture/compare mode register 1 (output mode) / capture/compare mode register 1 (input mode)",
                  "start": "0x40014818",
                  "size": "0x04"
                },
                {
                  "name": "CCER - capture/compare enable\n          register",
                  "start": "0x40014820",
                  "size": "0x04"
                },
                {
                  "name": "CNT - counter",
                  "start": "0x40014824",
                  "size": "0x04"
                },
                {
                  "name": "PSC - prescaler",
                  "start": "0x40014828",
                  "size": "0x04"
                },
                {
                  "name": "ARR - auto-reload register",
                  "start": "0x4001482C",
                  "size": "0x04"
                },
                {
                  "name": "CCR1 - capture/compare register 1",
                  "start": "0x40014834",
                  "size": "0x04"
                },
                {
                  "name": "OR - option register",
                  "start": "0x40014850",
                  "size": "0x04"
                }
              ]
            }
          ]
        },
        {
          "name": "AHB1 Peripherals",
          "start": "0x40020000",
          "size": "0x0FFE0000",
          "children": [
            {
              "name": "GPIOA",
              "start": "0x40020000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "MODER - GPIO port mode register",
                  "start": "0x40020000",
                  "size": "0x04"
                },
                {
                  "name": "OTYPER - GPIO port output type register",
                  "start": "0x40020004",
                  "size": "0x04"
                },
                {
                  "name": "OSPEEDR - GPIO port output speed\n          register",
                  "start": "0x40020008",
                  "size": "0x04"
                },
                {
                  "name": "PUPDR - GPIO port pull-up/pull-down\n          register",
                  "start": "0x4002000C",
                  "size": "0x04"
                },
                {
                  "name": "IDR - GPIO port input data register",
                  "start": "0x40020010",
                  "size": "0x04"
                },
                {
                  "name": "ODR - GPIO port output data register",
                  "start": "0x40020014",
                  "size": "0x04"
                },
                {
                  "name": "BSRR - GPIO port bit set/reset\n          register",
                  "start": "0x40020018",
                  "size": "0x04"
                },
                {
                  "name": "LCKR - GPIO port configuration lock\n          register",
                  "start": "0x4002001C",
                  "size": "0x04"
                },
                {
                  "name": "AFRL - GPIO alternate function low\n          register",
                  "start": "0x40020020",
                  "size": "0x04"
                },
                {
                  "name": "AFRH - GPIO alternate function high\n          register",
                  "start": "0x40020024",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "GPIOB",
              "start": "0x40020400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "MODER - GPIO port mode register",
                  "start": "0x40020400",
                  "size": "0x04"
                },
                {
                  "name": "OTYPER - GPIO port output type register",
                  "start": "0x40020404",
                  "size": "0x04"
                },
                {
                  "name": "OSPEEDR - GPIO port output speed\n          register",
                  "start": "0x40020408",
                  "size": "0x04"
                },
                {
                  "name": "PUPDR - GPIO port pull-up/pull-down\n          register",
                  "start": "0x4002040C",
                  "size": "0x04"
                },
                {
                  "name": "IDR - GPIO port input data register",
                  "start": "0x40020410",
                  "size": "0x04"
                },
                {
                  "name": "ODR - GPIO port output data register",
                  "start": "0x40020414",
                  "size": "0x04"
                },
                {
                  "name": "BSRR - GPIO port bit set/reset\n          register",
                  "start": "0x40020418",
                  "size": "0x04"
                },
                {
                  "name": "LCKR - GPIO port configuration lock\n          register",
                  "start": "0x4002041C",
                  "size": "0x04"
                },
                {
                  "name": "AFRL - GPIO alternate function low\n          register",
                  "start": "0x40020420",
                  "size": "0x04"
                },
                {
                  "name": "AFRH - GPIO alternate function high\n          register",
                  "start": "0x40020424",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "GPIOC",
              "start": "0x40020800",
              "size": "0x00000400",
              "children": [
                {
                  "name": "MODER - GPIO port mode register",
                  "start": "0x40020800",
                  "size": "0x04"
                },
                {
                  "name": "OTYPER - GPIO port output type register",
                  "start": "0x40020804",
                  "size": "0x04"
                },
                {
                  "name": "OSPEEDR - GPIO port output speed\n          register",
                  "start": "0x40020808",
                  "size": "0x04"
                },
                {
                  "name": "PUPDR - GPIO port pull-up/pull-down\n          register",
                  "start": "0x4002080C",
                  "size": "0x04"
                },
                {
                  "name": "IDR - GPIO port input data register",
                  "start": "0x40020810",
                  "size": "0x04"
                },
                {
                  "name": "ODR - GPIO port output data register",
                  "start": "0x40020814",
                  "size": "0x04"
                },
                {
                  "name": "BSRR - GPIO port bit set/reset\n          register",
                  "start": "0x40020818",
                  "size": "0x04"
                },
                {
                  "name": "LCKR - GPIO port configuration lock\n          register",
                  "start": "0x4002081C",
                  "size": "0x04"
                },
                {
                  "name": "AFRL - GPIO alternate function low\n          register",
                  "start": "0x40020820",
                  "size": "0x04"
                },
                {
                  "name": "AFRH - GPIO alternate function high\n          register",
                  "start": "0x40020824",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "GPIOD",
              "start": "0x40020C00",
              "size": "0x00000400",
              "children": [
                {
                  "name": "MODER - GPIO port mode register",
                  "start": "0x40020C00",
                  "size": "0x04"
                },
                {
                  "name": "OTYPER - GPIO port output type register",
                  "start": "0x40020C04",
                  "size": "0x04"
                },
                {
                  "name": "OSPEEDR - GPIO port output speed\n          register",
                  "start": "0x40020C08",
                  "size": "0x04"
                },
                {
                  "name": "PUPDR - GPIO port pull-up/pull-down\n          register",
                  "start": "0x40020C0C",
                  "size": "0x04"
                },
                {
                  "name": "IDR - GPIO port input data register",
                  "start": "0x40020C10",
                  "size": "0x04"
                },
                {
                  "name": "ODR - GPIO port output data register",
                  "start": "0x40020C14",
                  "size": "0x04"
                },
                {
                  "name": "BSRR - GPIO port bit set/reset\n          register",
                  "start": "0x40020C18",
                  "size": "0x04"
                },
                {
                  "name": "LCKR - GPIO port configuration lock\n          register",
                  "start": "0x40020C1C",
                  "size": "0x04"
                },
                {
                  "name": "AFRL - GPIO alternate function low\n          register",
                  "start": "0x40020C20",
                  "size": "0x04"
                },
                {
                  "name": "AFRH - GPIO alternate function high\n          register",
                  "start": "0x40020C24",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "GPIOE",
              "start": "0x40021000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "MODER - GPIO port mode register",
                  "start": "0x40021000",
                  "size": "0x04"
                },
                {
                  "name": "OTYPER - GPIO port output type register",
                  "start": "0x40021004",
                  "size": "0x04"
                },
                {
                  "name": "OSPEEDR - GPIO port output speed\n          register",
                  "start": "0x40021008",
                  "size": "0x04"
                },
                {
                  "name": "PUPDR - GPIO port pull-up/pull-down\n          register",
                  "start": "0x4002100C",
                  "size": "0x04"
                },
                {
                  "name": "IDR - GPIO port input data register",
                  "start": "0x40021010",
                  "size": "0x04"
                },
                {
                  "name": "ODR - GPIO port output data register",
                  "start": "0x40021014",
                  "size": "0x04"
                },
                {
                  "name": "BSRR - GPIO port bit set/reset\n          register",
                  "start": "0x40021018",
                  "size": "0x04"
                },
                {
                  "name": "LCKR - GPIO port configuration lock\n          register",
                  "start": "0x4002101C",
                  "size": "0x04"
                },
                {
                  "name": "AFRL - GPIO alternate function low\n          register",
                  "start": "0x40021020",
                  "size": "0x04"
                },
                {
                  "name": "AFRH - GPIO alternate function high\n          register",
                  "start": "0x40021024",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "GPIOF",
              "start": "0x40021400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "MODER - GPIO port mode register",
                  "start": "0x40021400",
                  "size": "0x04"
                },
                {
                  "name": "OTYPER - GPIO port output type register",
                  "start": "0x40021404",
                  "size": "0x04"
                },
                {
                  "name": "OSPEEDR - GPIO port output speed\n          register",
                  "start": "0x40021408",
                  "size": "0x04"
                },
                {
                  "name": "PUPDR - GPIO port pull-up/pull-down\n          register",
                  "start": "0x4002140C",
                  "size": "0x04"
                },
                {
                  "name": "IDR - GPIO port input data register",
                  "start": "0x40021410",
                  "size": "0x04"
                },
                {
                  "name": "ODR - GPIO port output data register",
                  "start": "0x40021414",
                  "size": "0x04"
                },
                {
                  "name": "BSRR - GPIO port bit set/reset\n          register",
                  "start": "0x40021418",
                  "size": "0x04"
                },
                {
                  "name": "LCKR - GPIO port configuration lock\n          register",
                  "start": "0x4002141C",
                  "size": "0x04"
                },
                {
                  "name": "AFRL - GPIO alternate function low\n          register",
                  "start": "0x40021420",
                  "size": "0x04"
                },
                {
                  "name": "AFRH - GPIO alternate function high\n          register",
                  "start": "0x40021424",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "GPIOG",
              "start": "0x40021800",
              "size": "0x00000400",
              "children": [
                {
                  "name": "MODER - GPIO port mode register",
                  "start": "0x40021800",
                  "size": "0x04"
                },
                {
                  "name": "OTYPER - GPIO port output type register",
                  "start": "0x40021804",
                  "size": "0x04"
                },
                {
                  "name": "OSPEEDR - GPIO port output speed\n          register",
                  "start": "0x40021808",
                  "size": "0x04"
                },
                {
                  "name": "PUPDR - GPIO port pull-up/pull-down\n          register",
                  "start": "0x4002180C",
                  "size": "0x04"
                },
                {
                  "name": "IDR - GPIO port input data register",
                  "start": "0x40021810",
                  "size": "0x04"
                },
                {
                  "name": "ODR - GPIO port output data register",
                  "start": "0x40021814",
                  "size": "0x04"
                },
                {
                  "name": "BSRR - GPIO port bit set/reset\n          register",
                  "start": "0x40021818",
                  "size": "0x04"
                },
                {
                  "name": "LCKR - GPIO port configuration lock\n          register",
                  "start": "0x4002181C",
                  "size": "0x04"
                },
                {
                  "name": "AFRL - GPIO alternate function low\n          register",
                  "start": "0x40021820",
                  "size": "0x04"
                },
                {
                  "name": "AFRH - GPIO alternate function high\n          register",
                  "start": "0x40021824",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "GPIOH",
              "start": "0x40021C00",
              "size": "0x00000400",
              "children": [
                {
                  "name": "MODER - GPIO port mode register",
                  "start": "0x40021C00",
                  "size": "0x04"
                },
                {
                  "name": "OTYPER - GPIO port output type register",
                  "start": "0x40021C04",
                  "size": "0x04"
                },
                {
                  "name": "OSPEEDR - GPIO port output speed\n          register",
                  "start": "0x40021C08",
                  "size": "0x04"
                },
                {
                  "name": "PUPDR - GPIO port pull-up/pull-down\n          register",
                  "start": "0x40021C0C",
                  "size": "0x04"
                },
                {
                  "name": "IDR - GPIO port input data register",
                  "start": "0x40021C10",
                  "size": "0x04"
                },
                {
                  "name": "ODR - GPIO port output data register",
                  "start": "0x40021C14",
                  "size": "0x04"
                },
                {
                  "name": "BSRR - GPIO port bit set/reset\n          register",
                  "start": "0x40021C18",
                  "size": "0x04"
                },
                {
                  "name": "LCKR - GPIO port configuration lock\n          register",
                  "start": "0x40021C1C",
                  "size": "0x04"
                },
                {
                  "name": "AFRL - GPIO alternate function low\n          register",
                  "start": "0x40021C20",
                  "size": "0x04"
                },
                {
                  "name": "AFRH - GPIO alternate function high\n          register",
                  "start": "0x40021C24",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "GPIOI",
              "start": "0x40022000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "MODER - GPIO port mode register",
                  "start": "0x40022000",
                  "size": "0x04"
                },
                {
                  "name": "OTYPER - GPIO port output type register",
                  "start": "0x40022004",
                  "size": "0x04"
                },
                {
                  "name": "OSPEEDR - GPIO port output speed\n          register",
                  "start": "0x40022008",
                  "size": "0x04"
                },
                {
                  "name": "PUPDR - GPIO port pull-up/pull-down\n          register",
                  "start": "0x4002200C",
                  "size": "0x04"
                },
                {
                  "name": "IDR - GPIO port input data register",
                  "start": "0x40022010",
                  "size": "0x04"
                },
                {
                  "name": "ODR - GPIO port output data register",
                  "start": "0x40022014",
                  "size": "0x04"
                },
                {
                  "name": "BSRR - GPIO port bit set/reset\n          register",
                  "start": "0x40022018",
                  "size": "0x04"
                },
                {
                  "name": "LCKR - GPIO port configuration lock\n          register",
                  "start": "0x4002201C",
                  "size": "0x04"
                },
                {
                  "name": "AFRL - GPIO alternate function low\n          register",
                  "start": "0x40022020",
                  "size": "0x04"
                },
                {
                  "name": "AFRH - GPIO alternate function high\n          register",
                  "start": "0x40022024",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "CRC",
              "start": "0x40023000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "DR - Data register",
                  "start": "0x40023000",
                  "size": "0x04"
                },
                {
                  "name": "IDR - Independent Data register",
                  "start": "0x40023004",
                  "size": "0x04"
                },
                {
                  "name": "CR - Control register",
                  "start": "0x40023008",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "RCC",
              "start": "0x40023800",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR - clock control register",
                  "start": "0x40023800",
                  "size": "0x04"
                },
                {
                  "name": "PLLCFGR - PLL configuration register",
                  "start": "0x40023804",
                  "size": "0x04"
                },
                {
                  "name": "CFGR - clock configuration register",
                  "start": "0x40023808",
                  "size": "0x04"
                },
                {
                  "name": "CIR - clock interrupt register",
                  "start": "0x4002380C",
                  "size": "0x04"
                },
                {
                  "name": "AHB1RSTR - AHB1 peripheral reset register",
                  "start": "0x40023810",
                  "size": "0x04"
                },
                {
                  "name": "AHB2RSTR - AHB2 peripheral reset register",
                  "start": "0x40023814",
                  "size": "0x04"
                },
                {
                  "name": "AHB3RSTR - AHB3 peripheral reset register",
                  "start": "0x40023818",
                  "size": "0x04"
                },
                {
                  "name": "APB1RSTR - APB1 peripheral reset register",
                  "start": "0x40023820",
                  "size": "0x04"
                },
                {
                  "name": "APB2RSTR - APB2 peripheral reset register",
                  "start": "0x40023824",
                  "size": "0x04"
                },
                {
                  "name": "AHB1ENR - AHB1 peripheral clock register",
                  "start": "0x40023830",
                  "size": "0x04"
                },
                {
                  "name": "AHB2ENR - AHB2 peripheral clock enable\n          register",
                  "start": "0x40023834",
                  "size": "0x04"
                },
                {
                  "name": "AHB3ENR - AHB3 peripheral clock enable\n          register",
                  "start": "0x40023838",
                  "size": "0x04"
                },
                {
                  "name": "APB1ENR - APB1 peripheral clock enable\n          register",
                  "start": "0x40023840",
                  "size": "0x04"
                },
                {
                  "name": "APB2ENR - APB2 peripheral clock enable\n          register",
                  "start": "0x40023844",
                  "size": "0x04"
                },
                {
                  "name": "AHB1LPENR - AHB1 peripheral clock enable in low power\n          mode register",
                  "start": "0x40023850",
                  "size": "0x04"
                },
                {
                  "name": "AHB2LPENR - AHB2 peripheral clock enable in low power\n          mode register",
                  "start": "0x40023854",
                  "size": "0x04"
                },
                {
                  "name": "AHB3LPENR - AHB3 peripheral clock enable in low power\n          mode register",
                  "start": "0x40023858",
                  "size": "0x04"
                },
                {
                  "name": "APB1LPENR - APB1 peripheral clock enable in low power\n          mode register",
                  "start": "0x40023860",
                  "size": "0x04"
                },
                {
                  "name": "APB2LPENR - APB2 peripheral clock enabled in low power\n          mode register",
                  "start": "0x40023864",
                  "size": "0x04"
                },
                {
                  "name": "BDCR - Backup domain control register",
                  "start": "0x40023870",
                  "size": "0x04"
                },
                {
                  "name": "CSR - clock control & status\n          register",
                  "start": "0x40023874",
                  "size": "0x04"
                },
                {
                  "name": "SSCGR - spread spectrum clock generation\n          register",
                  "start": "0x40023880",
                  "size": "0x04"
                },
                {
                  "name": "PLLI2SCFGR - PLLI2S configuration register",
                  "start": "0x40023884",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "Flash Interface",
              "start": "0x40023C00",
              "size": "0x00000400",
              "children": [
                {
                  "name": "ACR - Flash access control register",
                  "start": "0x40023C00",
                  "size": "0x04"
                },
                {
                  "name": "KEYR - Flash key register",
                  "start": "0x40023C04",
                  "size": "0x04"
                },
                {
                  "name": "OPTKEYR - Flash option key register",
                  "start": "0x40023C08",
                  "size": "0x04"
                },
                {
                  "name": "SR - Status register",
                  "start": "0x40023C0C",
                  "size": "0x04"
                },
                {
                  "name": "CR - Control register",
                  "start": "0x40023C10",
                  "size": "0x04"
                },
                {
                  "name": "OPTCR - Flash option control register",
                  "start": "0x40023C14",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "DMA1",
              "start": "0x40026000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "LISR - low interrupt status register",
                  "start": "0x40026000",
                  "size": "0x04"
                },
                {
                  "name": "HISR - high interrupt status register",
                  "start": "0x40026004",
                  "size": "0x04"
                },
                {
                  "name": "LIFCR - low interrupt flag clear\n          register",
                  "start": "0x40026008",
                  "size": "0x04"
                },
                {
                  "name": "HIFCR - high interrupt flag clear\n          register",
                  "start": "0x4002600C",
                  "size": "0x04"
                },
                {
                  "name": "S0CR - stream x configuration\n          register",
                  "start": "0x40026010",
                  "size": "0x04"
                },
                {
                  "name": "S0NDTR - stream x number of data\n          register",
                  "start": "0x40026014",
                  "size": "0x04"
                },
                {
                  "name": "S0PAR - stream x peripheral address\n          register",
                  "start": "0x40026018",
                  "size": "0x04"
                },
                {
                  "name": "S0M0AR - stream x memory 0 address\n          register",
                  "start": "0x4002601C",
                  "size": "0x04"
                },
                {
                  "name": "S0M1AR - stream x memory 1 address\n          register",
                  "start": "0x40026020",
                  "size": "0x04"
                },
                {
                  "name": "S0FCR - stream x FIFO control register",
                  "start": "0x40026024",
                  "size": "0x04"
                },
                {
                  "name": "S1CR - stream x configuration\n          register",
                  "start": "0x40026028",
                  "size": "0x04"
                },
                {
                  "name": "S1NDTR - stream x number of data\n          register",
                  "start": "0x4002602C",
                  "size": "0x04"
                },
                {
                  "name": "S1PAR - stream x peripheral address\n          register",
                  "start": "0x40026030",
                  "size": "0x04"
                },
                {
                  "name": "S1M0AR - stream x memory 0 address\n          register",
                  "start": "0x40026034",
                  "size": "0x04"
                },
                {
                  "name": "S1M1AR - stream x memory 1 address\n          register",
                  "start": "0x40026038",
                  "size": "0x04"
                },
                {
                  "name": "S1FCR - stream x FIFO control register",
                  "start": "0x4002603C",
                  "size": "0x04"
                },
                {
                  "name": "S2CR - stream x configuration\n          register",
                  "start": "0x40026040",
                  "size": "0x04"
                },
                {
                  "name": "S2NDTR - stream x number of data\n          register",
                  "start": "0x40026044",
                  "size": "0x04"
                },
                {
                  "name": "S2PAR - stream x peripheral address\n          register",
                  "start": "0x40026048",
                  "size": "0x04"
                },
                {
                  "name": "S2M0AR - stream x memory 0 address\n          register",
                  "start": "0x4002604C",
                  "size": "0x04"
                },
                {
                  "name": "S2M1AR - stream x memory 1 address\n          register",
                  "start": "0x40026050",
                  "size": "0x04"
                },
                {
                  "name": "S2FCR - stream x FIFO control register",
                  "start": "0x40026054",
                  "size": "0x04"
                },
                {
                  "name": "S3CR - stream x configuration\n          register",
                  "start": "0x40026058",
                  "size": "0x04"
                },
                {
                  "name": "S3NDTR - stream x number of data\n          register",
                  "start": "0x4002605C",
                  "size": "0x04"
                },
                {
                  "name": "S3PAR - stream x peripheral address\n          register",
                  "start": "0x40026060",
                  "size": "0x04"
                },
                {
                  "name": "S3M0AR - stream x memory 0 address\n          register",
                  "start": "0x40026064",
                  "size": "0x04"
                },
                {
                  "name": "S3M1AR - stream x memory 1 address\n          register",
                  "start": "0x40026068",
                  "size": "0x04"
                },
                {
                  "name": "S3FCR - stream x FIFO control register",
                  "start": "0x4002606C",
                  "size": "0x04"
                },
                {
                  "name": "S4CR - stream x configuration\n          register",
                  "start": "0x40026070",
                  "size": "0x04"
                },
                {
                  "name": "S4NDTR - stream x number of data\n          register",
                  "start": "0x40026074",
                  "size": "0x04"
                },
                {
                  "name": "S4PAR - stream x peripheral address\n          register",
                  "start": "0x40026078",
                  "size": "0x04"
                },
                {
                  "name": "S4M0AR - stream x memory 0 address\n          register",
                  "start": "0x4002607C",
                  "size": "0x04"
                },
                {
                  "name": "S4M1AR - stream x memory 1 address\n          register",
                  "start": "0x40026080",
                  "size": "0x04"
                },
                {
                  "name": "S4FCR - stream x FIFO control register",
                  "start": "0x40026084",
                  "size": "0x04"
                },
                {
                  "name": "S5CR - stream x configuration\n          register",
                  "start": "0x40026088",
                  "size": "0x04"
                },
                {
                  "name": "S5NDTR - stream x number of data\n          register",
                  "start": "0x4002608C",
                  "size": "0x04"
                },
                {
                  "name": "S5PAR - stream x peripheral address\n          register",
                  "start": "0x40026090",
                  "size": "0x04"
                },
                {
                  "name": "S5M0AR - stream x memory 0 address\n          register",
                  "start": "0x40026094",
                  "size": "0x04"
                },
                {
                  "name": "S5M1AR - stream x memory 1 address\n          register",
                  "start": "0x40026098",
                  "size": "0x04"
                },
                {
                  "name": "S5FCR - stream x FIFO control register",
                  "start": "0x4002609C",
                  "size": "0x04"
                },
                {
                  "name": "S6CR - stream x configuration\n          register",
                  "start": "0x400260A0",
                  "size": "0x04"
                },
                {
                  "name": "S6NDTR - stream x number of data\n          register",
                  "start": "0x400260A4",
                  "size": "0x04"
                },
                {
                  "name": "S6PAR - stream x peripheral address\n          register",
                  "start": "0x400260A8",
                  "size": "0x04"
                },
                {
                  "name": "S6M0AR - stream x memory 0 address\n          register",
                  "start": "0x400260AC",
                  "size": "0x04"
                },
                {
                  "name": "S6M1AR - stream x memory 1 address\n          register",
                  "start": "0x400260B0",
                  "size": "0x04"
                },
                {
                  "name": "S6FCR - stream x FIFO control register",
                  "start": "0x400260B4",
                  "size": "0x04"
                },
                {
                  "name": "S7CR - stream x configuration\n          register",
                  "start": "0x400260B8",
                  "size": "0x04"
                },
                {
                  "name": "S7NDTR - stream x number of data\n          register",
                  "start": "0x400260BC",
                  "size": "0x04"
                },
                {
                  "name": "S7PAR - stream x peripheral address\n          register",
                  "start": "0x400260C0",
                  "size": "0x04"
                },
                {
                  "name": "S7M0AR - stream x memory 0 address\n          register",
                  "start": "0x400260C4",
                  "size": "0x04"
                },
                {
                  "name": "S7M1AR - stream x memory 1 address\n          register",
                  "start": "0x400260C8",
                  "size": "0x04"
                },
                {
                  "name": "S7FCR - stream x FIFO control register",
                  "start": "0x400260CC",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "DMA2",
              "start": "0x40026400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "LISR - low interrupt status register",
                  "start": "0x40026400",
                  "size": "0x04"
                },
                {
                  "name": "HISR - high interrupt status register",
                  "start": "0x40026404",
                  "size": "0x04"
                },
                {
                  "name": "LIFCR - low interrupt flag clear\n          register",
                  "start": "0x40026408",
                  "size": "0x04"
                },
                {
                  "name": "HIFCR - high interrupt flag clear\n          register",
                  "start": "0x4002640C",
                  "size": "0x04"
                },
                {
                  "name": "S0CR - stream x configuration\n          register",
                  "start": "0x40026410",
                  "size": "0x04"
                },
                {
                  "name": "S0NDTR - stream x number of data\n          register",
                  "start": "0x40026414",
                  "size": "0x04"
                },
                {
                  "name": "S0PAR - stream x peripheral address\n          register",
                  "start": "0x40026418",
                  "size": "0x04"
                },
                {
                  "name": "S0M0AR - stream x memory 0 address\n          register",
                  "start": "0x4002641C",
                  "size": "0x04"
                },
                {
                  "name": "S0M1AR - stream x memory 1 address\n          register",
                  "start": "0x40026420",
                  "size": "0x04"
                },
                {
                  "name": "S0FCR - stream x FIFO control register",
                  "start": "0x40026424",
                  "size": "0x04"
                },
                {
                  "name": "S1CR - stream x configuration\n          register",
                  "start": "0x40026428",
                  "size": "0x04"
                },
                {
                  "name": "S1NDTR - stream x number of data\n          register",
                  "start": "0x4002642C",
                  "size": "0x04"
                },
                {
                  "name": "S1PAR - stream x peripheral address\n          register",
                  "start": "0x40026430",
                  "size": "0x04"
                },
                {
                  "name": "S1M0AR - stream x memory 0 address\n          register",
                  "start": "0x40026434",
                  "size": "0x04"
                },
                {
                  "name": "S1M1AR - stream x memory 1 address\n          register",
                  "start": "0x40026438",
                  "size": "0x04"
                },
                {
                  "name": "S1FCR - stream x FIFO control register",
                  "start": "0x4002643C",
                  "size": "0x04"
                },
                {
                  "name": "S2CR - stream x configuration\n          register",
                  "start": "0x40026440",
                  "size": "0x04"
                },
                {
                  "name": "S2NDTR - stream x number of data\n          register",
                  "start": "0x40026444",
                  "size": "0x04"
                },
                {
                  "name": "S2PAR - stream x peripheral address\n          register",
                  "start": "0x40026448",
                  "size": "0x04"
                },
                {
                  "name": "S2M0AR - stream x memory 0 address\n          register",
                  "start": "0x4002644C",
                  "size": "0x04"
                },
                {
                  "name": "S2M1AR - stream x memory 1 address\n          register",
                  "start": "0x40026450",
                  "size": "0x04"
                },
                {
                  "name": "S2FCR - stream x FIFO control register",
                  "start": "0x40026454",
                  "size": "0x04"
                },
                {
                  "name": "S3CR - stream x configuration\n          register",
                  "start": "0x40026458",
                  "size": "0x04"
                },
                {
                  "name": "S3NDTR - stream x number of data\n          register",
                  "start": "0x4002645C",
                  "size": "0x04"
                },
                {
                  "name": "S3PAR - stream x peripheral address\n          register",
                  "start": "0x40026460",
                  "size": "0x04"
                },
                {
                  "name": "S3M0AR - stream x memory 0 address\n          register",
                  "start": "0x40026464",
                  "size": "0x04"
                },
                {
                  "name": "S3M1AR - stream x memory 1 address\n          register",
                  "start": "0x40026468",
                  "size": "0x04"
                },
                {
                  "name": "S3FCR - stream x FIFO control register",
                  "start": "0x4002646C",
                  "size": "0x04"
                },
                {
                  "name": "S4CR - stream x configuration\n          register",
                  "start": "0x40026470",
                  "size": "0x04"
                },
                {
                  "name": "S4NDTR - stream x number of data\n          register",
                  "start": "0x40026474",
                  "size": "0x04"
                },
                {
                  "name": "S4PAR - stream x peripheral address\n          register",
                  "start": "0x40026478",
                  "size": "0x04"
                },
                {
                  "name": "S4M0AR - stream x memory 0 address\n          register",
                  "start": "0x4002647C",
                  "size": "0x04"
                },
                {
                  "name": "S4M1AR - stream x memory 1 address\n          register",
                  "start": "0x40026480",
                  "size": "0x04"
                },
                {
                  "name": "S4FCR - stream x FIFO control register",
                  "start": "0x40026484",
                  "size": "0x04"
                },
                {
                  "name": "S5CR - stream x configuration\n          register",
                  "start": "0x40026488",
                  "size": "0x04"
                },
                {
                  "name": "S5NDTR - stream x number of data\n          register",
                  "start": "0x4002648C",
                  "size": "0x04"
                },
                {
                  "name": "S5PAR - stream x peripheral address\n          register",
                  "start": "0x40026490",
                  "size": "0x04"
                },
                {
                  "name": "S5M0AR - stream x memory 0 address\n          register",
                  "start": "0x40026494",
                  "size": "0x04"
                },
                {
                  "name": "S5M1AR - stream x memory 1 address\n          register",
                  "start": "0x40026498",
                  "size": "0x04"
                },
                {
                  "name": "S5FCR - stream x FIFO control register",
                  "start": "0x4002649C",
                  "size": "0x04"
                },
                {
                  "name": "S6CR - stream x configuration\n          register",
                  "start": "0x400264A0",
                  "size": "0x04"
                },
                {
                  "name": "S6NDTR - stream x number of data\n          register",
                  "start": "0x400264A4",
                  "size": "0x04"
                },
                {
                  "name": "S6PAR - stream x peripheral address\n          register",
                  "start": "0x400264A8",
                  "size": "0x04"
                },
                {
                  "name": "S6M0AR - stream x memory 0 address\n          register",
                  "start": "0x400264AC",
                  "size": "0x04"
                },
                {
                  "name": "S6M1AR - stream x memory 1 address\n          register",
                  "start": "0x400264B0",
                  "size": "0x04"
                },
                {
                  "name": "S6FCR - stream x FIFO control register",
                  "start": "0x400264B4",
                  "size": "0x04"
                },
                {
                  "name": "S7CR - stream x configuration\n          register",
                  "start": "0x400264B8",
                  "size": "0x04"
                },
                {
                  "name": "S7NDTR - stream x number of data\n          register",
                  "start": "0x400264BC",
                  "size": "0x04"
                },
                {
                  "name": "S7PAR - stream x peripheral address\n          register",
                  "start": "0x400264C0",
                  "size": "0x04"
                },
                {
                  "name": "S7M0AR - stream x memory 0 address\n          register",
                  "start": "0x400264C4",
                  "size": "0x04"
                },
                {
                  "name": "S7M1AR - stream x memory 1 address\n          register",
                  "start": "0x400264C8",
                  "size": "0x04"
                },
                {
                  "name": "S7FCR - stream x FIFO control register",
                  "start": "0x400264CC",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "Ethernet MAC",
              "start": "0x40028000",
              "size": "0x00002000",
              "children": [
                {
                  "name": "MACCR - Ethernet MAC configuration\n          register",
                  "start": "0x40028000",
                  "size": "0x04"
                },
                {
                  "name": "MACFFR - Ethernet MAC frame filter\n          register",
                  "start": "0x40028004",
                  "size": "0x04"
                },
                {
                  "name": "MACHTHR - Ethernet MAC hash table high\n          register",
                  "start": "0x40028008",
                  "size": "0x04"
                },
                {
                  "name": "MACHTLR - Ethernet MAC hash table low\n          register",
                  "start": "0x4002800C",
                  "size": "0x04"
                },
                {
                  "name": "MACMIIAR - Ethernet MAC MII address\n          register",
                  "start": "0x40028010",
                  "size": "0x04"
                },
                {
                  "name": "MACMIIDR - Ethernet MAC MII data register",
                  "start": "0x40028014",
                  "size": "0x04"
                },
                {
                  "name": "MACFCR - Ethernet MAC flow control\n          register",
                  "start": "0x40028018",
                  "size": "0x04"
                },
                {
                  "name": "MACVLANTR - Ethernet MAC VLAN tag register",
                  "start": "0x4002801C",
                  "size": "0x04"
                },
                {
                  "name": "MACPMTCSR - Ethernet MAC PMT control and status\n          register",
                  "start": "0x4002802C",
                  "size": "0x04"
                },
                {
                  "name": "MACDBGR - Ethernet MAC debug register",
                  "start": "0x40028034",
                  "size": "0x04"
                },
                {
                  "name": "MACSR - Ethernet MAC interrupt status\n          register",
                  "start": "0x40028038",
                  "size": "0x04"
                },
                {
                  "name": "MACIMR - Ethernet MAC interrupt mask\n          register",
                  "start": "0x4002803C",
                  "size": "0x04"
                },
                {
                  "name": "MACA0HR - Ethernet MAC address 0 high\n          register",
                  "start": "0x40028040",
                  "size": "0x04"
                },
                {
                  "name": "MACA0LR - Ethernet MAC address 0 low\n          register",
                  "start": "0x40028044",
                  "size": "0x04"
                },
                {
                  "name": "MACA1HR - Ethernet MAC address 1 high\n          register",
                  "start": "0x40028048",
                  "size": "0x04"
                },
                {
                  "name": "MACA1LR - Ethernet MAC address1 low\n          register",
                  "start": "0x4002804C",
                  "size": "0x04"
                },
                {
                  "name": "MACA2HR - Ethernet MAC address 2 high\n          register",
                  "start": "0x40028050",
                  "size": "0x04"
                },
                {
                  "name": "MACA2LR - Ethernet MAC address 2 low\n          register",
                  "start": "0x40028054",
                  "size": "0x04"
                },
                {
                  "name": "MACA3HR - Ethernet MAC address 3 high\n          register",
                  "start": "0x40028058",
                  "size": "0x04"
                },
                {
                  "name": "MACA3LR - Ethernet MAC address 3 low\n          register",
                  "start": "0x4002805C",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "USB OTG HS (global)",
              "start": "0x40040000",
              "size": "0x00040000",
              "children": [
                {
                  "name": "OTG_HS_GOTGCTL - OTG_HS control and status\n          register",
                  "start": "0x40040000",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_GOTGINT - OTG_HS interrupt register",
                  "start": "0x40040004",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_GAHBCFG - OTG_HS AHB configuration\n          register",
                  "start": "0x40040008",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_GUSBCFG - OTG_HS USB configuration\n          register",
                  "start": "0x4004000C",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_GRSTCTL - OTG_HS reset register",
                  "start": "0x40040010",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_GINTSTS - OTG_HS core interrupt register",
                  "start": "0x40040014",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_GINTMSK - OTG_HS interrupt mask register",
                  "start": "0x40040018",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_GRXSTSR (Host/Device) - OTG_HS Receive status debug read register (host mode) / OTG_HS Receive status debug read register (peripheral mode mode)",
                  "start": "0x4004001C",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_GRXSTSP (Host/Device) - OTG_HS status read and pop register (host mode) / OTG_HS status read and pop register (peripheral mode)",
                  "start": "0x40040020",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_GRXFSIZ - OTG_HS Receive FIFO size\n          register",
                  "start": "0x40040024",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS (GNPTXFSIZ_Host/TX0FSIZ_Device) - OTG_HS nonperiodic transmit FIFO size register (host mode) / Endpoint 0 transmit FIFO size (peripheral mode)",
                  "start": "0x40040028",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_GNPTXSTS - OTG_HS nonperiodic transmit FIFO/queue\n          status register",
                  "start": "0x4004002C",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_GCCFG - OTG_HS general core configuration\n          register",
                  "start": "0x40040038",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_CID - OTG_HS core ID register",
                  "start": "0x4004003C",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_HPTXFSIZ - OTG_HS Host periodic transmit FIFO size\n          register",
                  "start": "0x40040100",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_DIEPTXF1 - OTG_HS device IN endpoint transmit FIFO size\n          register",
                  "start": "0x40040104",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_DIEPTXF2 - OTG_HS device IN endpoint transmit FIFO size\n          register",
                  "start": "0x40040108",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_DIEPTXF3 - OTG_HS device IN endpoint transmit FIFO size\n          register",
                  "start": "0x4004011C",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_DIEPTXF4 - OTG_HS device IN endpoint transmit FIFO size\n          register",
                  "start": "0x40040120",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_DIEPTXF5 - OTG_HS device IN endpoint transmit FIFO size\n          register",
                  "start": "0x40040124",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_DIEPTXF6 - OTG_HS device IN endpoint transmit FIFO size\n          register",
                  "start": "0x40040128",
                  "size": "0x04"
                },
                {
                  "name": "OTG_HS_DIEPTXF7 - OTG_HS device IN endpoint transmit FIFO size\n          register",
                  "start": "0x4004012C",
                  "size": "0x04"
                }
              ]
            }
          ]
        },
        {
          "name": "AHB2 Peripherals",
          "start": "0x50000000",
          "size": "0x10000000",
          "children": [
            {
              "name": "USB OTG FS (global)",
              "start": "0x50000000",
              "size": "0x00040000",
              "children": [
                {
                  "name": "FS_GOTGCTL - OTG_FS control and status register\n          (OTG_FS_GOTGCTL)",
                  "start": "0x50000000",
                  "size": "0x04"
                },
                {
                  "name": "FS_GOTGINT - OTG_FS interrupt register\n          (OTG_FS_GOTGINT)",
                  "start": "0x50000004",
                  "size": "0x04"
                },
                {
                  "name": "FS_GAHBCFG - OTG_FS AHB configuration register\n          (OTG_FS_GAHBCFG)",
                  "start": "0x50000008",
                  "size": "0x04"
                },
                {
                  "name": "FS_GUSBCFG - OTG_FS USB configuration register\n          (OTG_FS_GUSBCFG)",
                  "start": "0x5000000C",
                  "size": "0x04"
                },
                {
                  "name": "FS_GRSTCTL - OTG_FS reset register\n          (OTG_FS_GRSTCTL)",
                  "start": "0x50000010",
                  "size": "0x04"
                },
                {
                  "name": "FS_GINTSTS - OTG_FS core interrupt register\n          (OTG_FS_GINTSTS)",
                  "start": "0x50000014",
                  "size": "0x04"
                },
                {
                  "name": "FS_GINTMSK - OTG_FS interrupt mask register\n          (OTG_FS_GINTMSK)",
                  "start": "0x50000018",
                  "size": "0x04"
                },
                {
                  "name": "FS_GRXSTSR (Device/Host) - OTG_FS Receive status debug read(Device mode) / OTG_FS Receive status debug read(Host mode)",
                  "start": "0x5000001C",
                  "size": "0x04"
                },
                {
                  "name": "FS_GRXFSIZ - OTG_FS Receive FIFO size register\n          (OTG_FS_GRXFSIZ)",
                  "start": "0x50000024",
                  "size": "0x04"
                },
                {
                  "name": "FS_GNPTXFSIZ (Device/Host) - OTG_FS non-periodic transmit FIFO size register (Device mode) / OTG_FS non-periodic transmit FIFO size register (Host mode)",
                  "start": "0x50000028",
                  "size": "0x04"
                },
                {
                  "name": "FS_GNPTXSTS - OTG_FS non-periodic transmit FIFO/queue\n          status register (OTG_FS_GNPTXSTS)",
                  "start": "0x5000002C",
                  "size": "0x04"
                },
                {
                  "name": "FS_GCCFG - OTG_FS general core configuration register\n          (OTG_FS_GCCFG)",
                  "start": "0x50000038",
                  "size": "0x04"
                },
                {
                  "name": "FS_CID - core ID register",
                  "start": "0x5000003C",
                  "size": "0x04"
                },
                {
                  "name": "FS_HPTXFSIZ - OTG_FS Host periodic transmit FIFO size\n          register (OTG_FS_HPTXFSIZ)",
                  "start": "0x50000100",
                  "size": "0x04"
                },
                {
                  "name": "FS_DIEPTXF1 - OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF2)",
                  "start": "0x50000104",
                  "size": "0x04"
                },
                {
                  "name": "FS_DIEPTXF2 - OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF3)",
                  "start": "0x50000108",
                  "size": "0x04"
                },
                {
                  "name": "FS_DIEPTXF3 - OTG_FS device IN endpoint transmit FIFO size\n          register (OTG_FS_DIEPTXF4)",
                  "start": "0x5000010C",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "DCMI (variant-dependent)",
              "start": "0x50050000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR - control register 1",
                  "start": "0x50050000",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x50050004",
                  "size": "0x04"
                },
                {
                  "name": "RIS - raw interrupt status register",
                  "start": "0x50050008",
                  "size": "0x04"
                },
                {
                  "name": "IER - interrupt enable register",
                  "start": "0x5005000C",
                  "size": "0x04"
                },
                {
                  "name": "MIS - masked interrupt status\n          register",
                  "start": "0x50050010",
                  "size": "0x04"
                },
                {
                  "name": "ICR - interrupt clear register",
                  "start": "0x50050014",
                  "size": "0x04"
                },
                {
                  "name": "ESCR - embedded synchronization code\n          register",
                  "start": "0x50050018",
                  "size": "0x04"
                },
                {
                  "name": "ESUR - embedded synchronization unmask\n          register",
                  "start": "0x5005001C",
                  "size": "0x04"
                },
                {
                  "name": "CWSTRT - crop window start",
                  "start": "0x50050020",
                  "size": "0x04"
                },
                {
                  "name": "CWSIZE - crop window size",
                  "start": "0x50050024",
                  "size": "0x04"
                },
                {
                  "name": "DR - data register",
                  "start": "0x50050028",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "CRYP (variant-dependent)",
              "start": "0x50060000",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR - control register",
                  "start": "0x50060000",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x50060004",
                  "size": "0x04"
                },
                {
                  "name": "DIN - data input register",
                  "start": "0x50060008",
                  "size": "0x04"
                },
                {
                  "name": "DOUT - data output register",
                  "start": "0x5006000C",
                  "size": "0x04"
                },
                {
                  "name": "DMACR - DMA control register",
                  "start": "0x50060010",
                  "size": "0x04"
                },
                {
                  "name": "IMSCR - interrupt mask set/clear\n          register",
                  "start": "0x50060014",
                  "size": "0x04"
                },
                {
                  "name": "RISR - raw interrupt status register",
                  "start": "0x50060018",
                  "size": "0x04"
                },
                {
                  "name": "MISR - masked interrupt status\n          register",
                  "start": "0x5006001C",
                  "size": "0x04"
                },
                {
                  "name": "K0LR - key registers",
                  "start": "0x50060020",
                  "size": "0x04"
                },
                {
                  "name": "K0RR - key registers",
                  "start": "0x50060024",
                  "size": "0x04"
                },
                {
                  "name": "K1LR - key registers",
                  "start": "0x50060028",
                  "size": "0x04"
                },
                {
                  "name": "K1RR - key registers",
                  "start": "0x5006002C",
                  "size": "0x04"
                },
                {
                  "name": "K2LR - key registers",
                  "start": "0x50060030",
                  "size": "0x04"
                },
                {
                  "name": "K2RR - key registers",
                  "start": "0x50060034",
                  "size": "0x04"
                },
                {
                  "name": "K3LR - key registers",
                  "start": "0x50060038",
                  "size": "0x04"
                },
                {
                  "name": "K3RR - key registers",
                  "start": "0x5006003C",
                  "size": "0x04"
                },
                {
                  "name": "IV0LR - initialization vector\n          registers",
                  "start": "0x50060040",
                  "size": "0x04"
                },
                {
                  "name": "IV0RR - initialization vector\n          registers",
                  "start": "0x50060044",
                  "size": "0x04"
                },
                {
                  "name": "IV1LR - initialization vector\n          registers",
                  "start": "0x50060048",
                  "size": "0x04"
                },
                {
                  "name": "IV1RR - initialization vector\n          registers",
                  "start": "0x5006004C",
                  "size": "0x04"
                },
                {
                  "name": "CSGCMCCM0R - context swap register",
                  "start": "0x50060050",
                  "size": "0x04"
                },
                {
                  "name": "CSGCMCCM1R - context swap register",
                  "start": "0x50060054",
                  "size": "0x04"
                },
                {
                  "name": "CSGCMCCM2R - context swap register",
                  "start": "0x50060058",
                  "size": "0x04"
                },
                {
                  "name": "CSGCMCCM3R - context swap register",
                  "start": "0x5006005C",
                  "size": "0x04"
                },
                {
                  "name": "CSGCMCCM4R - context swap register",
                  "start": "0x50060060",
                  "size": "0x04"
                },
                {
                  "name": "CSGCMCCM5R - context swap register",
                  "start": "0x50060064",
                  "size": "0x04"
                },
                {
                  "name": "CSGCMCCM6R - context swap register",
                  "start": "0x50060068",
                  "size": "0x04"
                },
                {
                  "name": "CSGCMCCM7R - context swap register",
                  "start": "0x5006006C",
                  "size": "0x04"
                },
                {
                  "name": "CSGCM0R - context swap register",
                  "start": "0x50060070",
                  "size": "0x04"
                },
                {
                  "name": "CSGCM1R - context swap register",
                  "start": "0x50060074",
                  "size": "0x04"
                },
                {
                  "name": "CSGCM2R - context swap register",
                  "start": "0x50060078",
                  "size": "0x04"
                },
                {
                  "name": "CSGCM3R - context swap register",
                  "start": "0x5006007C",
                  "size": "0x04"
                },
                {
                  "name": "CSGCM4R - context swap register",
                  "start": "0x50060080",
                  "size": "0x04"
                },
                {
                  "name": "CSGCM5R - context swap register",
                  "start": "0x50060084",
                  "size": "0x04"
                },
                {
                  "name": "CSGCM6R - context swap register",
                  "start": "0x50060088",
                  "size": "0x04"
                },
                {
                  "name": "CSGCM7R - context swap register",
                  "start": "0x5006008C",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "HASH (variant-dependent)",
              "start": "0x50060400",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR - control register",
                  "start": "0x50060400",
                  "size": "0x04"
                },
                {
                  "name": "DIN - data input register",
                  "start": "0x50060404",
                  "size": "0x04"
                },
                {
                  "name": "STR - start register",
                  "start": "0x50060408",
                  "size": "0x04"
                },
                {
                  "name": "HR0 - digest registers",
                  "start": "0x5006040C",
                  "size": "0x04"
                },
                {
                  "name": "HR1 - digest registers",
                  "start": "0x50060410",
                  "size": "0x04"
                },
                {
                  "name": "HR2 - digest registers",
                  "start": "0x50060414",
                  "size": "0x04"
                },
                {
                  "name": "HR3 - digest registers",
                  "start": "0x50060418",
                  "size": "0x04"
                },
                {
                  "name": "HR4 - digest registers",
                  "start": "0x5006041C",
                  "size": "0x04"
                },
                {
                  "name": "IMR - interrupt enable register",
                  "start": "0x50060420",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x50060424",
                  "size": "0x04"
                },
                {
                  "name": "CSR0 - context swap registers",
                  "start": "0x500604F8",
                  "size": "0x04"
                },
                {
                  "name": "CSR1 - context swap registers",
                  "start": "0x500604FC",
                  "size": "0x04"
                },
                {
                  "name": "CSR2 - context swap registers",
                  "start": "0x50060500",
                  "size": "0x04"
                },
                {
                  "name": "CSR3 - context swap registers",
                  "start": "0x50060504",
                  "size": "0x04"
                },
                {
                  "name": "CSR4 - context swap registers",
                  "start": "0x50060508",
                  "size": "0x04"
                },
                {
                  "name": "CSR5 - context swap registers",
                  "start": "0x5006050C",
                  "size": "0x04"
                },
                {
                  "name": "CSR6 - context swap registers",
                  "start": "0x50060510",
                  "size": "0x04"
                },
                {
                  "name": "CSR7 - context swap registers",
                  "start": "0x50060514",
                  "size": "0x04"
                },
                {
                  "name": "CSR8 - context swap registers",
                  "start": "0x50060518",
                  "size": "0x04"
                },
                {
                  "name": "CSR9 - context swap registers",
                  "start": "0x5006051C",
                  "size": "0x04"
                },
                {
                  "name": "CSR10 - context swap registers",
                  "start": "0x50060520",
                  "size": "0x04"
                },
                {
                  "name": "CSR11 - context swap registers",
                  "start": "0x50060524",
                  "size": "0x04"
                },
                {
                  "name": "CSR12 - context swap registers",
                  "start": "0x50060528",
                  "size": "0x04"
                },
                {
                  "name": "CSR13 - context swap registers",
                  "start": "0x5006052C",
                  "size": "0x04"
                },
                {
                  "name": "CSR14 - context swap registers",
                  "start": "0x50060530",
                  "size": "0x04"
                },
                {
                  "name": "CSR15 - context swap registers",
                  "start": "0x50060534",
                  "size": "0x04"
                },
                {
                  "name": "CSR16 - context swap registers",
                  "start": "0x50060538",
                  "size": "0x04"
                },
                {
                  "name": "CSR17 - context swap registers",
                  "start": "0x5006053C",
                  "size": "0x04"
                },
                {
                  "name": "CSR18 - context swap registers",
                  "start": "0x50060540",
                  "size": "0x04"
                },
                {
                  "name": "CSR19 - context swap registers",
                  "start": "0x50060544",
                  "size": "0x04"
                },
                {
                  "name": "CSR20 - context swap registers",
                  "start": "0x50060548",
                  "size": "0x04"
                },
                {
                  "name": "CSR21 - context swap registers",
                  "start": "0x5006054C",
                  "size": "0x04"
                },
                {
                  "name": "CSR22 - context swap registers",
                  "start": "0x50060550",
                  "size": "0x04"
                },
                {
                  "name": "CSR23 - context swap registers",
                  "start": "0x50060554",
                  "size": "0x04"
                },
                {
                  "name": "CSR24 - context swap registers",
                  "start": "0x50060558",
                  "size": "0x04"
                },
                {
                  "name": "CSR25 - context swap registers",
                  "start": "0x5006055C",
                  "size": "0x04"
                },
                {
                  "name": "CSR26 - context swap registers",
                  "start": "0x50060560",
                  "size": "0x04"
                },
                {
                  "name": "CSR27 - context swap registers",
                  "start": "0x50060564",
                  "size": "0x04"
                },
                {
                  "name": "CSR28 - context swap registers",
                  "start": "0x50060568",
                  "size": "0x04"
                },
                {
                  "name": "CSR29 - context swap registers",
                  "start": "0x5006056C",
                  "size": "0x04"
                },
                {
                  "name": "CSR30 - context swap registers",
                  "start": "0x50060570",
                  "size": "0x04"
                },
                {
                  "name": "CSR31 - context swap registers",
                  "start": "0x50060574",
                  "size": "0x04"
                },
                {
                  "name": "CSR32 - context swap registers",
                  "start": "0x50060578",
                  "size": "0x04"
                },
                {
                  "name": "CSR33 - context swap registers",
                  "start": "0x5006057C",
                  "size": "0x04"
                },
                {
                  "name": "CSR34 - context swap registers",
                  "start": "0x50060580",
                  "size": "0x04"
                },
                {
                  "name": "CSR35 - context swap registers",
                  "start": "0x50060584",
                  "size": "0x04"
                },
                {
                  "name": "CSR36 - context swap registers",
                  "start": "0x50060588",
                  "size": "0x04"
                },
                {
                  "name": "CSR37 - context swap registers",
                  "start": "0x5006058C",
                  "size": "0x04"
                },
                {
                  "name": "CSR38 - context swap registers",
                  "start": "0x50060590",
                  "size": "0x04"
                },
                {
                  "name": "CSR39 - context swap registers",
                  "start": "0x50060594",
                  "size": "0x04"
                },
                {
                  "name": "CSR40 - context swap registers",
                  "start": "0x50060598",
                  "size": "0x04"
                },
                {
                  "name": "CSR41 - context swap registers",
                  "start": "0x5006059C",
                  "size": "0x04"
                },
                {
                  "name": "CSR42 - context swap registers",
                  "start": "0x500605A0",
                  "size": "0x04"
                },
                {
                  "name": "CSR43 - context swap registers",
                  "start": "0x500605A4",
                  "size": "0x04"
                },
                {
                  "name": "CSR44 - context swap registers",
                  "start": "0x500605A8",
                  "size": "0x04"
                },
                {
                  "name": "CSR45 - context swap registers",
                  "start": "0x500605AC",
                  "size": "0x04"
                },
                {
                  "name": "CSR46 - context swap registers",
                  "start": "0x500605B0",
                  "size": "0x04"
                },
                {
                  "name": "CSR47 - context swap registers",
                  "start": "0x500605B4",
                  "size": "0x04"
                },
                {
                  "name": "CSR48 - context swap registers",
                  "start": "0x500605B8",
                  "size": "0x04"
                },
                {
                  "name": "CSR49 - context swap registers",
                  "start": "0x500605BC",
                  "size": "0x04"
                },
                {
                  "name": "CSR50 - context swap registers",
                  "start": "0x500605C0",
                  "size": "0x04"
                },
                {
                  "name": "CSR51 - context swap registers",
                  "start": "0x500605C4",
                  "size": "0x04"
                },
                {
                  "name": "CSR52 - context swap registers",
                  "start": "0x500605C8",
                  "size": "0x04"
                },
                {
                  "name": "CSR53 - context swap registers",
                  "start": "0x500605CC",
                  "size": "0x04"
                },
                {
                  "name": "HASH_HR0 - HASH digest register",
                  "start": "0x50060710",
                  "size": "0x04"
                },
                {
                  "name": "HASH_HR1 - read-only",
                  "start": "0x50060714",
                  "size": "0x04"
                },
                {
                  "name": "HASH_HR2 - read-only",
                  "start": "0x50060718",
                  "size": "0x04"
                },
                {
                  "name": "HASH_HR3 - read-only",
                  "start": "0x5006071C",
                  "size": "0x04"
                },
                {
                  "name": "HASH_HR4 - read-only",
                  "start": "0x50060720",
                  "size": "0x04"
                },
                {
                  "name": "HASH_HR5 - read-only",
                  "start": "0x50060724",
                  "size": "0x04"
                },
                {
                  "name": "HASH_HR6 - read-only",
                  "start": "0x50060728",
                  "size": "0x04"
                },
                {
                  "name": "HASH_HR7 - read-only",
                  "start": "0x5006072C",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "RNG (variant-dependent)",
              "start": "0x50060800",
              "size": "0x00000400",
              "children": [
                {
                  "name": "CR - control register",
                  "start": "0x50060800",
                  "size": "0x04"
                },
                {
                  "name": "SR - status register",
                  "start": "0x50060804",
                  "size": "0x04"
                },
                {
                  "name": "DR - data register",
                  "start": "0x50060808",
                  "size": "0x04"
                }
              ]
            }
          ]
        }
      ]
    },
    {
      "name": "External RAM Region",
      "start": "0x60000000",
      "size": "0x40000000"
    },
    {
      "name": "External Devices Region",
      "start": "0xA0000000",
      "size": "0x40000000",
      "children": [
        {
          "name": "FSMC / External Memory Controller",
          "start": "0xA0000000",
          "size": "0x10000000",
          "children": [
            {
              "name": "BCR1 - SRAM/NOR-Flash chip-select control register\n          1",
              "start": "0xA0000000",
              "size": "0x04"
            },
            {
              "name": "BTR1 - SRAM/NOR-Flash chip-select timing register\n          1",
              "start": "0xA0000004",
              "size": "0x04"
            },
            {
              "name": "BCR2 - SRAM/NOR-Flash chip-select control register\n          2",
              "start": "0xA0000008",
              "size": "0x04"
            },
            {
              "name": "BTR2 - SRAM/NOR-Flash chip-select timing register\n          2",
              "start": "0xA000000C",
              "size": "0x04"
            },
            {
              "name": "BCR3 - SRAM/NOR-Flash chip-select control register\n          3",
              "start": "0xA0000010",
              "size": "0x04"
            },
            {
              "name": "BTR3 - SRAM/NOR-Flash chip-select timing register\n          3",
              "start": "0xA0000014",
              "size": "0x04"
            },
            {
              "name": "BCR4 - SRAM/NOR-Flash chip-select control register\n          4",
              "start": "0xA0000018",
              "size": "0x04"
            },
            {
              "name": "BTR4 - SRAM/NOR-Flash chip-select timing register\n          4",
              "start": "0xA000001C",
              "size": "0x04"
            },
            {
              "name": "PCR2 - PC Card/NAND Flash control register\n          2",
              "start": "0xA0000060",
              "size": "0x04"
            },
            {
              "name": "SR2 - FIFO status and interrupt register\n          2",
              "start": "0xA0000064",
              "size": "0x04"
            },
            {
              "name": "PMEM2 - Common memory space timing register\n          2",
              "start": "0xA0000068",
              "size": "0x04"
            },
            {
              "name": "PATT2 - Attribute memory space timing register\n          2",
              "start": "0xA000006C",
              "size": "0x04"
            },
            {
              "name": "ECCR2 - ECC result register 2",
              "start": "0xA0000074",
              "size": "0x04"
            },
            {
              "name": "PCR3 - PC Card/NAND Flash control register\n          3",
              "start": "0xA0000080",
              "size": "0x04"
            },
            {
              "name": "SR3 - FIFO status and interrupt register\n          3",
              "start": "0xA0000084",
              "size": "0x04"
            },
            {
              "name": "PMEM3 - Common memory space timing register\n          3",
              "start": "0xA0000088",
              "size": "0x04"
            },
            {
              "name": "PATT3 - Attribute memory space timing register\n          3",
              "start": "0xA000008C",
              "size": "0x04"
            },
            {
              "name": "ECCR3 - ECC result register 3",
              "start": "0xA0000094",
              "size": "0x04"
            },
            {
              "name": "PCR4 - PC Card/NAND Flash control register\n          4",
              "start": "0xA00000A0",
              "size": "0x04"
            },
            {
              "name": "SR4 - FIFO status and interrupt register\n          4",
              "start": "0xA00000A4",
              "size": "0x04"
            },
            {
              "name": "PMEM4 - Common memory space timing register\n          4",
              "start": "0xA00000A8",
              "size": "0x04"
            },
            {
              "name": "PATT4 - Attribute memory space timing register\n          4",
              "start": "0xA00000AC",
              "size": "0x04"
            },
            {
              "name": "PIO4 - I/O space timing register 4",
              "start": "0xA00000B0",
              "size": "0x04"
            },
            {
              "name": "BWTR1 / BWTR3 - SRAM/NOR-Flash write timing registers 1 / SRAM/NOR-Flash write timing registers 3",
              "start": "0xA0000104",
              "size": "0x04"
            },
            {
              "name": "BWTR2 / BWTR4 - SRAM/NOR-Flash write timing registers 2 / SRAM/NOR-Flash write timing registers 4",
              "start": "0xA000010C",
              "size": "0x04"
            },
            {
              "name": "SDCR1 - SDRAM Control Register 1",
              "start": "0xA0000140",
              "size": "0x04"
            },
            {
              "name": "SDCR2 - SDRAM Control Register 2",
              "start": "0xA0000144",
              "size": "0x04"
            },
            {
              "name": "SDTR1 - SDRAM Timing register 1",
              "start": "0xA0000148",
              "size": "0x04"
            },
            {
              "name": "SDTR2 - SDRAM Timing register 2",
              "start": "0xA000014C",
              "size": "0x04"
            },
            {
              "name": "SDCMR - SDRAM Command Mode register",
              "start": "0xA0000150",
              "size": "0x04"
            },
            {
              "name": "SDRTR - SDRAM Refresh Timer register",
              "start": "0xA0000154",
              "size": "0x04"
            },
            {
              "name": "SDSR - SDRAM Status register",
              "start": "0xA0000158",
              "size": "0x04"
            }
          ]
        }
      ]
    },
    {
      "name": "PPB / Cortex-M4 Internal (System)",
      "start": "0xE0000000",
      "size": "0x20000000",
      "children": [
        {
          "name": "PPB (Private Peripheral Bus)",
          "start": "0xE0000000",
          "size": "0x00100000",
          "children": [
            {
              "name": "ITM (Instrumentation Trace Macrocell)",
              "start": "0xE0000000",
              "size": "0x00001000",
              "children": [
                {
                  "name": "TCR - Trace Control Register",
                  "start": "0xE0000E80",
                  "size": "0x04"
                },
                {
                  "name": "TPR - Trace Privilege Register",
                  "start": "0xE0000E40",
                  "size": "0x04"
                },
                {
                  "name": "TER - Trace Enable Register",
                  "start": "0xE0000E00",
                  "size": "0x04"
                },
                {
                  "name": "PORT[0] - Stimulus Port 0",
                  "start": "0xE0000000",
                  "size": "0x04"
                },
                {
                  "name": "PORT[1] - Stimulus Port 1",
                  "start": "0xE0000004",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "DWT (Data Watchpoint and Trace)",
              "start": "0xE0001000",
              "size": "0x00001000",
              "children": [
                {
                  "name": "CTRL - Control Register",
                  "start": "0xE0001000",
                  "size": "0x04"
                },
                {
                  "name": "CYCCNT - Cycle Count Register",
                  "start": "0xE0001004",
                  "size": "0x04"
                },
                {
                  "name": "CPICNT - CPI Count Register",
                  "start": "0xE0001008",
                  "size": "0x04"
                },
                {
                  "name": "EXCCNT - Exception Overhead Count Register",
                  "start": "0xE000100C",
                  "size": "0x04"
                },
                {
                  "name": "SLEEPCNT - Sleep Count Register",
                  "start": "0xE0001010",
                  "size": "0x04"
                },
                {
                  "name": "LSUCNT - LSU Count Register",
                  "start": "0xE0001014",
                  "size": "0x04"
                },
                {
                  "name": "FOLDCNT - Folded-instruction Count Register",
                  "start": "0xE0001018",
                  "size": "0x04"
                },
                {
                  "name": "PCSR - Program Counter Sample Register",
                  "start": "0xE000101C",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "FPB (Flash Patch and Breakpoint)",
              "start": "0xE0002000",
              "size": "0x00001000",
              "children": [
                {
                  "name": "CTRL - FPB Control Register",
                  "start": "0xE0002000",
                  "size": "0x04"
                },
                {
                  "name": "REMAP - FPB Remap Register",
                  "start": "0xE0002004",
                  "size": "0x04"
                },
                {
                  "name": "COMP0 - FPB Comparator Register 0",
                  "start": "0xE0002008",
                  "size": "0x04"
                },
                {
                  "name": "COMP1 - FPB Comparator Register 1",
                  "start": "0xE000200C",
                  "size": "0x04"
                }
              ]
            },
            {
              "name": "System Control Space (SCS)",
              "start": "0xE000E000",
              "size": "0x00001000",
              "children": [
                {
                  "name": "SysTick",
                  "start": "0xE000E010",
                  "size": "0x10",
                  "children": [
                    {
                      "name": "CSR - SysTick control and status register",
                      "start": "0xE000E010",
                      "size": "0x04"
                    },
                    {
                      "name": "RVR - SysTick reload value register",
                      "start": "0xE000E014",
                      "size": "0x04"
                    },
                    {
                      "name": "CVR - SysTick current value register",
                      "start": "0xE000E018",
                      "size": "0x04"
                    },
                    {
                      "name": "CALIB - SysTick calibration value register",
                      "start": "0xE000E01C",
                      "size": "0x04"
                    }
                  ]
                },
                {
                  "name": "NVIC",
                  "start": "0xE000E100",
                  "size": "0x00000C00",
                  "children": [
                    {
                      "name": "ISER0 - Interrupt Set-Enable Register 0",
                      "start": "0xE000E100",
                      "size": "0x04"
                    },
                    {
                      "name": "ISER1 - Interrupt Set-Enable Register 1",
                      "start": "0xE000E104",
                      "size": "0x04"
                    },
                    {
                      "name": "ISER2 - Interrupt Set-Enable Register 2",
                      "start": "0xE000E108",
                      "size": "0x04"
                    },
                    {
                      "name": "ISER3 - Interrupt Set-Enable Register 3",
                      "start": "0xE000E10C",
                      "size": "0x04"
                    },
                    {
                      "name": "ISER4 - Interrupt Set-Enable Register 4",
                      "start": "0xE000E110",
                      "size": "0x04"
                    },
                    {
                      "name": "ISER5 - Interrupt Set-Enable Register 5",
                      "start": "0xE000E114",
                      "size": "0x04"
                    },
                    {
                      "name": "ISER6 - Interrupt Set-Enable Register 6",
                      "start": "0xE000E118",
                      "size": "0x04"
                    },
                    {
                      "name": "ISER7 - Interrupt Set-Enable Register 7",
                      "start": "0xE000E11C",
                      "size": "0x04"
                    },
                    {
                      "name": "ICER0 - Interrupt Clear-Enable Register 0",
                      "start": "0xE000E180",
                      "size": "0x04"
                    },
                    {
                      "name": "ICER1 - Interrupt Clear-Enable Register 1",
                      "start": "0xE000E184",
                      "size": "0x04"
                    },
                    {
                      "name": "ICER2 - Interrupt Clear-Enable Register 2",
                      "start": "0xE000E188",
                      "size": "0x04"
                    },
                    {
                      "name": "ICER3 - Interrupt Clear-Enable Register 3",
                      "start": "0xE000E18C",
                      "size": "0x04"
                    },
                    {
                      "name": "ICER4 - Interrupt Clear-Enable Register 4",
                      "start": "0xE000E190",
                      "size": "0x04"
                    },
                    {
                      "name": "ICER5 - Interrupt Clear-Enable Register 5",
                      "start": "0xE000E194",
                      "size": "0x04"
                    },
                    {
                      "name": "ICER6 - Interrupt Clear-Enable Register 6",
                      "start": "0xE000E198",
                      "size": "0x04"
                    },
                    {
                      "name": "ICER7 - Interrupt Clear-Enable Register 7",
                      "start": "0xE000E19C",
                      "size": "0x04"
                    },
                    {
                      "name": "ISPR0 - Interrupt Set-Pending Register 0",
                      "start": "0xE000E200",
                      "size": "0x04"
                    },
                    {
                      "name": "ISPR1 - Interrupt Set-Pending Register 1",
                      "start": "0xE000E204",
                      "size": "0x04"
                    },
                    {
                      "name": "ISPR2 - Interrupt Set-Pending Register 2",
                      "start": "0xE000E208",
                      "size": "0x04"
                    },
                    {
                      "name": "ISPR3 - Interrupt Set-Pending Register 3",
                      "start": "0xE000E20C",
                      "size": "0x04"
                    },
                    {
                      "name": "ISPR4 - Interrupt Set-Pending Register 4",
                      "start": "0xE000E210",
                      "size": "0x04"
                    },
                    {
                      "name": "ISPR5 - Interrupt Set-Pending Register 5",
                      "start": "0xE000E214",
                      "size": "0x04"
                    },
                    {
                      "name": "ISPR6 - Interrupt Set-Pending Register 6",
                      "start": "0xE000E218",
                      "size": "0x04"
                    },
                    {
                      "name": "ISPR7 - Interrupt Set-Pending Register 7",
                      "start": "0xE000E21C",
                      "size": "0x04"
                    },
                    {
                      "name": "ICPR0 - Interrupt Clear-Pending Register 0",
                      "start": "0xE000E280",
                      "size": "0x04"
                    },
                    {
                      "name": "ICPR1 - Interrupt Clear-Pending Register 1",
                      "start": "0xE000E284",
                      "size": "0x04"
                    },
                    {
                      "name": "ICPR2 - Interrupt Clear-Pending Register 2",
                      "start": "0xE000E288",
                      "size": "0x04"
                    },
                    {
                      "name": "ICPR3 - Interrupt Clear-Pending Register 3",
                      "start": "0xE000E28C",
                      "size": "0x04"
                    },
                    {
                      "name": "ICPR4 - Interrupt Clear-Pending Register 4",
                      "start": "0xE000E290",
                      "size": "0x04"
                    },
                    {
                      "name": "ICPR5 - Interrupt Clear-Pending Register 5",
                      "start": "0xE000E294",
                      "size": "0x04"
                    },
                    {
                      "name": "ICPR6 - Interrupt Clear-Pending Register 6",
                      "start": "0xE000E298",
                      "size": "0x04"
                    },
                    {
                      "name": "ICPR7 - Interrupt Clear-Pending Register 7",
                      "start": "0xE000E29C",
                      "size": "0x04"
                    },
                    {
                      "name": "IABR0 - Interrupt Active Bit Register 0",
                      "start": "0xE000E300",
                      "size": "0x04"
                    },
                    {
                      "name": "IABR1 - Interrupt Active Bit Register 1",
                      "start": "0xE000E304",
                      "size": "0x04"
                    },
                    {
                      "name": "IABR2 - Interrupt Active Bit Register 2",
                      "start": "0xE000E308",
                      "size": "0x04"
                    },
                    {
                      "name": "IABR3 - Interrupt Active Bit Register 3",
                      "start": "0xE000E30C",
                      "size": "0x04"
                    },
                    {
                      "name": "IABR4 - Interrupt Active Bit Register 4",
                      "start": "0xE000E310",
                      "size": "0x04"
                    },
                    {
                      "name": "IABR5 - Interrupt Active Bit Register 5",
                      "start": "0xE000E314",
                      "size": "0x04"
                    },
                    {
                      "name": "IABR6 - Interrupt Active Bit Register 6",
                      "start": "0xE000E318",
                      "size": "0x04"
                    },
                    {
                      "name": "IABR7 - Interrupt Active Bit Register 7",
                      "start": "0xE000E31C",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR0 - Interrupt Priority Register 0",
                      "start": "0xE000E400",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR1 - Interrupt Priority Register 1",
                      "start": "0xE000E404",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR2 - Interrupt Priority Register 2",
                      "start": "0xE000E408",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR3 - Interrupt Priority Register 3",
                      "start": "0xE000E40C",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR4 - Interrupt Priority Register 4",
                      "start": "0xE000E410",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR5 - Interrupt Priority Register 5",
                      "start": "0xE000E414",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR6 - Interrupt Priority Register 6",
                      "start": "0xE000E418",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR7 - Interrupt Priority Register 7",
                      "start": "0xE000E41C",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR8 - Interrupt Priority Register 8",
                      "start": "0xE000E420",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR9 - Interrupt Priority Register 9",
                      "start": "0xE000E424",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR10 - Interrupt Priority Register 10",
                      "start": "0xE000E428",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR11 - Interrupt Priority Register 11",
                      "start": "0xE000E42C",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR12 - Interrupt Priority Register 12",
                      "start": "0xE000E430",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR13 - Interrupt Priority Register 13",
                      "start": "0xE000E434",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR14 - Interrupt Priority Register 14",
                      "start": "0xE000E438",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR15 - Interrupt Priority Register 15",
                      "start": "0xE000E43C",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR16 - Interrupt Priority Register 16",
                      "start": "0xE000E440",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR17 - Interrupt Priority Register 17",
                      "start": "0xE000E444",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR18 - Interrupt Priority Register 18",
                      "start": "0xE000E448",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR19 - Interrupt Priority Register 19",
                      "start": "0xE000E44C",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR20 - Interrupt Priority Register 20",
                      "start": "0xE000E450",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR21 - Interrupt Priority Register 21",
                      "start": "0xE000E454",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR22 - Interrupt Priority Register 22",
                      "start": "0xE000E458",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR23 - Interrupt Priority Register 23",
                      "start": "0xE000E45C",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR24 - Interrupt Priority Register 24",
                      "start": "0xE000E460",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR25 - Interrupt Priority Register 25",
                      "start": "0xE000E464",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR26 - Interrupt Priority Register 26",
                      "start": "0xE000E468",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR27 - Interrupt Priority Register 27",
                      "start": "0xE000E46C",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR28 - Interrupt Priority Register 28",
                      "start": "0xE000E470",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR29 - Interrupt Priority Register 29",
                      "start": "0xE000E474",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR30 - Interrupt Priority Register 30",
                      "start": "0xE000E478",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR31 - Interrupt Priority Register 31",
                      "start": "0xE000E47C",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR32 - Interrupt Priority Register 32",
                      "start": "0xE000E480",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR33 - Interrupt Priority Register 33",
                      "start": "0xE000E484",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR34 - Interrupt Priority Register 34",
                      "start": "0xE000E488",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR35 - Interrupt Priority Register 35",
                      "start": "0xE000E48C",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR36 - Interrupt Priority Register 36",
                      "start": "0xE000E490",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR37 - Interrupt Priority Register 37",
                      "start": "0xE000E494",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR38 - Interrupt Priority Register 38",
                      "start": "0xE000E498",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR39 - Interrupt Priority Register 39",
                      "start": "0xE000E49C",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR40 - Interrupt Priority Register 40",
                      "start": "0xE000E4A0",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR41 - Interrupt Priority Register 41",
                      "start": "0xE000E4A4",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR42 - Interrupt Priority Register 42",
                      "start": "0xE000E4A8",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR43 - Interrupt Priority Register 43",
                      "start": "0xE000E4AC",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR44 - Interrupt Priority Register 44",
                      "start": "0xE000E4B0",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR45 - Interrupt Priority Register 45",
                      "start": "0xE000E4B4",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR46 - Interrupt Priority Register 46",
                      "start": "0xE000E4B8",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR47 - Interrupt Priority Register 47",
                      "start": "0xE000E4BC",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR48 - Interrupt Priority Register 48",
                      "start": "0xE000E4C0",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR49 - Interrupt Priority Register 49",
                      "start": "0xE000E4C4",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR50 - Interrupt Priority Register 50",
                      "start": "0xE000E4C8",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR51 - Interrupt Priority Register 51",
                      "start": "0xE000E4CC",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR52 - Interrupt Priority Register 52",
                      "start": "0xE000E4D0",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR53 - Interrupt Priority Register 53",
                      "start": "0xE000E4D4",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR54 - Interrupt Priority Register 54",
                      "start": "0xE000E4D8",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR55 - Interrupt Priority Register 55",
                      "start": "0xE000E4DC",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR56 - Interrupt Priority Register 56",
                      "start": "0xE000E4E0",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR57 - Interrupt Priority Register 57",
                      "start": "0xE000E4E4",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR58 - Interrupt Priority Register 58",
                      "start": "0xE000E4E8",
                      "size": "0x04"
                    },
                    {
                      "name": "IPR59 - Interrupt Priority Register 59",
                      "start": "0xE000E4EC",
                      "size": "0x04"
                    }
                  ]
                },
                {
                  "name": "SCB",
                  "start": "0xE000ED00",
                  "size": "0x00000090",
                  "children": [
                    {
                      "name": "CPUID - CPUID base register",
                      "start": "0xE000ED00",
                      "size": "0x04"
                    },
                    {
                      "name": "ICSR - Interrupt Control and State Register",
                      "start": "0xE000ED04",
                      "size": "0x04"
                    },
                    {
                      "name": "VTOR - Vector Table Offset Register",
                      "start": "0xE000ED08",
                      "size": "0x04"
                    },
                    {
                      "name": "AIRCR - Application Interrupt and Reset Control Register",
                      "start": "0xE000ED0C",
                      "size": "0x04"
                    },
                    {
                      "name": "SCR - System Control Register",
                      "start": "0xE000ED10",
                      "size": "0x04"
                    },
                    {
                      "name": "CCR - Configuration and Control Register",
                      "start": "0xE000ED14",
                      "size": "0x04"
                    },
                    {
                      "name": "SHPR1 - System Handler Priority Register 1",
                      "start": "0xE000ED18",
                      "size": "0x04"
                    },
                    {
                      "name": "SHPR2 - System Handler Priority Register 2",
                      "start": "0xE000ED1C",
                      "size": "0x04"
                    },
                    {
                      "name": "SHPR3 - System Handler Priority Register 3",
                      "start": "0xE000ED20",
                      "size": "0x04"
                    },
                    {
                      "name": "SHCSR - System Handler Control and State Register",
                      "start": "0xE000ED24",
                      "size": "0x04"
                    },
                    {
                      "name": "CFSR - Configurable Fault Status Register",
                      "start": "0xE000ED28",
                      "size": "0x04"
                    },
                    {
                      "name": "HFSR - HardFault Status Register",
                      "start": "0xE000ED2C",
                      "size": "0x04"
                    },
                    {
                      "name": "DFSR - Debug Fault Status Register",
                      "start": "0xE000ED30",
                      "size": "0x04"
                    },
                    {
                      "name": "MMFAR - MemManage Fault Address Register",
                      "start": "0xE000ED34",
                      "size": "0x04"
                    },
                    {
                      "name": "BFAR - BusFault Address Register",
                      "start": "0xE000ED38",
                      "size": "0x04"
                    },
                    {
                      "name": "AFSR - Auxiliary Fault Status Register",
                      "start": "0xE000ED3C",
                      "size": "0x04"
                    },
                    {
                      "name": "CPACR - Coprocessor Access Control Register",
                      "start": "0xE000ED88",
                      "size": "0x04"
                    }
                  ]
                },
                {
                  "name": "MPU",
                  "start": "0xE000ED90",
                  "size": "0x00000020",
                  "children": [
                    {
                      "name": "TYPE - MPU Type Register",
                      "start": "0xE000ED90",
                      "size": "0x04"
                    },
                    {
                      "name": "CTRL - MPU Control Register",
                      "start": "0xE000ED94",
                      "size": "0x04"
                    },
                    {
                      "name": "RNR - MPU Region Number Register",
                      "start": "0xE000ED98",
                      "size": "0x04"
                    },
                    {
                      "name": "RBAR - MPU Region Base Address Register",
                      "start": "0xE000ED9C",
                      "size": "0x04"
                    },
                    {
                      "name": "RASR - MPU Region Attribute and Size Register",
                      "start": "0xE000EDA0",
                      "size": "0x04"
                    }
                  ]
                },
                {
                  "name": "Core Debug",
                  "start": "0xE000EDF0",
                  "size": "0x00000020",
                  "children": [
                    {
                      "name": "DHCSR - Debug Halting Control and Status Register",
                      "start": "0xE000EDF0",
                      "size": "0x04"
                    },
                    {
                      "name": "DCRSR - Debug Core Register Selector Register",
                      "start": "0xE000EDF4",
                      "size": "0x04"
                    },
                    {
                      "name": "DCRDR - Debug Core Register Data Register",
                      "start": "0xE000EDF8",
                      "size": "0x04"
                    },
                    {
                      "name": "DEMCR - Debug Exception and Monitor Control Register",
                      "start": "0xE000EDFC",
                      "size": "0x04"
                    }
                  ]
                },
                {
                  "name": "FPU",
                  "start": "0xE000EF30",
                  "size": "0x50",
                  "children": [
                    {
                      "name": "FPCCR - Floating-Point Context Control Register",
                      "start": "0xE000EF34",
                      "size": "0x04"
                    },
                    {
                      "name": "FPCAR - Floating-Point Context Address Register",
                      "start": "0xE000EF38",
                      "size": "0x04"
                    },
                    {
                      "name": "FPDSCR - Floating-Point Default Status Control Register",
                      "start": "0xE000EF3C",
                      "size": "0x04"
                    },
                    {
                      "name": "MVFR0 - Media and FP Feature Register 0",
                      "start": "0xE000EF40",
                      "size": "0x04"
                    },
                    {
                      "name": "MVFR1 - Media and FP Feature Register 1",
                      "start": "0xE000EF44",
                      "size": "0x04"
                    },
                    {
                      "name": "MVFR2 - Media and FP Feature Register 2",
                      "start": "0xE000EF48",
                      "size": "0x04"
                    }
                  ]
                },
                {
                  "name": "STIR",
                  "start": "0xE000EF00",
                  "size": "0x00000004",
                  "children": [
                    {
                      "name": "STIR - Software Trigger Interrupt Register",
                      "start": "0xE000EF00",
                      "size": "0x04"
                    }
                  ]
                }
              ]
            },
            {
              "name": "CoreSight / Trace components (implementation-defined)",
              "start": "0xE0040000",
              "size": "0x00010000",
              "children": [
                {
                  "name": "TPIU (Trace Port Interface Unit)",
                  "start": "0xE0040000",
                  "size": "0x00001000",
                  "children": [
                    {
                      "name": "SSPSR - Supported Parallel Port Size Register",
                      "start": "0xE0040000",
                      "size": "0x04"
                    },
                    {
                      "name": "CSPSR - Current Parallel Port Size Register",
                      "start": "0xE0040004",
                      "size": "0x04"
                    },
                    {
                      "name": "ACPR - Asynchronous Clock Prescaler Register",
                      "start": "0xE0040010",
                      "size": "0x04"
                    },
                    {
                      "name": "SPPR - Selected Pin Protocol Register",
                      "start": "0xE00400F0",
                      "size": "0x04"
                    },
                    {
                      "name": "FFCR - Formatter and Flush Control Register",
                      "start": "0xE0040304",
                      "size": "0x04"
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
}