Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  8 21:15:29 2022
| Host         : DESKTOP-QI02RAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_pivot_timing_summary_routed.rpt -pb top_pivot_timing_summary_routed.pb -rpx top_pivot_timing_summary_routed.rpx -warn_on_violation
| Design       : top_pivot
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (49)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (49)
-------------------------------
 There are 49 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.420        0.000                      0                13520        0.076        0.000                      0                13520        3.520        0.000                       0                  8821  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.500}        9.000           111.111         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.420        0.000                      0                13520        0.076        0.000                      0                13520        3.520        0.000                       0                  8821  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 ip_core/dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 6.711ns (81.182%)  route 1.556ns (18.818%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.973     0.973    ip_core/dsp1/clk
    DSP48_X0Y17          DSP48E1                                      r  ip_core/dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  ip_core/dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    ip_core/dsp1/m_reg_s0__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.699 r  ip_core/dsp1/m_reg_s0__1/P[0]
                         net (fo=2, routed)           0.962     7.661    ip_core/dsp1/p_1_in[17]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124     7.785 r  ip_core/dsp1/p_reg_s_reg_i_7/O
                         net (fo=1, routed)           0.000     7.785    ip_core/dsp1/p_reg_s_reg_i_7_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.335 r  ip_core/dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.335    ip_core/dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.648 r  ip_core/dsp1/p_reg_s_reg_i_4/O[3]
                         net (fo=1, routed)           0.592     9.240    ip_core/dsp1/A[5]
    SLICE_X8Y39          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8823, unset)         0.924     9.924    ip_core/dsp1/clk
    SLICE_X8Y39          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_8/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)       -0.229     9.660    ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_8
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 ip_core/dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.179ns  (logic 6.620ns (80.941%)  route 1.559ns (19.059%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.973     0.973    ip_core/dsp1/clk
    DSP48_X0Y17          DSP48E1                                      r  ip_core/dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  ip_core/dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    ip_core/dsp1/m_reg_s0__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.699 r  ip_core/dsp1/m_reg_s0__1/P[0]
                         net (fo=2, routed)           0.962     7.661    ip_core/dsp1/p_1_in[17]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124     7.785 r  ip_core/dsp1/p_reg_s_reg_i_7/O
                         net (fo=1, routed)           0.000     7.785    ip_core/dsp1/p_reg_s_reg_i_7_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.335 r  ip_core/dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.335    ip_core/dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.557 r  ip_core/dsp1/p_reg_s_reg_i_4/O[0]
                         net (fo=1, routed)           0.595     9.152    ip_core/dsp1/A[2]
    SLICE_X8Y39          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8823, unset)         0.924     9.924    ip_core/dsp1/clk
    SLICE_X8Y39          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_11/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)       -0.218     9.671    ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_11
  -------------------------------------------------------------------
                         required time                          9.671    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 ip_core/dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 6.732ns (82.089%)  route 1.469ns (17.911%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.973     0.973    ip_core/dsp1/clk
    DSP48_X0Y17          DSP48E1                                      r  ip_core/dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  ip_core/dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    ip_core/dsp1/m_reg_s0__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.699 r  ip_core/dsp1/m_reg_s0__1/P[4]
                         net (fo=2, routed)           1.132     7.831    ip_core/dsp1/p_1_in[21]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     7.955 r  ip_core/dsp1/p_reg_s_reg_i_18/O
                         net (fo=1, routed)           0.000     7.955    ip_core/dsp1/p_reg_s_reg_i_18_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.505 r  ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.505    ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.839 r  ip_core/dsp1/p_reg_s_reg_i_3/O[1]
                         net (fo=1, routed)           0.335     9.174    ip_core/dsp1/A[7]
    SLICE_X8Y39          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8823, unset)         0.924     9.924    ip_core/dsp1/clk
    SLICE_X8Y39          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_6/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)       -0.192     9.697    ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_6
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -9.174    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 ip_core/dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.179ns  (logic 6.711ns (82.047%)  route 1.468ns (17.953%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.973     0.973    ip_core/dsp1/clk
    DSP48_X0Y17          DSP48E1                                      r  ip_core/dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  ip_core/dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    ip_core/dsp1/m_reg_s0__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.699 r  ip_core/dsp1/m_reg_s0__1/P[4]
                         net (fo=2, routed)           1.132     7.831    ip_core/dsp1/p_1_in[21]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     7.955 r  ip_core/dsp1/p_reg_s_reg_i_18/O
                         net (fo=1, routed)           0.000     7.955    ip_core/dsp1/p_reg_s_reg_i_18_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.505 r  ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.505    ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.818 r  ip_core/dsp1/p_reg_s_reg_i_3/O[3]
                         net (fo=1, routed)           0.334     9.152    ip_core/dsp1/A[9]
    SLICE_X8Y39          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8823, unset)         0.924     9.924    ip_core/dsp1/clk
    SLICE_X8Y39          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_4/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)       -0.212     9.677    ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_4
  -------------------------------------------------------------------
                         required time                          9.677    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 ip_core/dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 6.846ns (83.760%)  route 1.327ns (16.240%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.973     0.973    ip_core/dsp1/clk
    DSP48_X0Y17          DSP48E1                                      r  ip_core/dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  ip_core/dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    ip_core/dsp1/m_reg_s0__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.699 r  ip_core/dsp1/m_reg_s0__1/P[4]
                         net (fo=2, routed)           1.132     7.831    ip_core/dsp1/p_1_in[21]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     7.955 r  ip_core/dsp1/p_reg_s_reg_i_18/O
                         net (fo=1, routed)           0.000     7.955    ip_core/dsp1/p_reg_s_reg_i_18_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.505 r  ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.505    ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  ip_core/dsp1/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.619    ip_core/dsp1/p_reg_s_reg_i_3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.953 r  ip_core/dsp1/p_reg_s_reg_i_2/O[1]
                         net (fo=1, routed)           0.193     9.146    ip_core/dsp1/A[11]
    SLICE_X8Y41          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8823, unset)         0.924     9.924    ip_core/dsp1/clk
    SLICE_X8Y41          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_2/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.192     9.697    ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_2
  -------------------------------------------------------------------
                         required time                          9.697    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 ip_core/dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/dsp1/data1_out_reg[31]_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.152ns  (logic 6.825ns (83.722%)  route 1.327ns (16.278%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.973     0.973    ip_core/dsp1/clk
    DSP48_X0Y17          DSP48E1                                      r  ip_core/dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  ip_core/dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    ip_core/dsp1/m_reg_s0__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.699 r  ip_core/dsp1/m_reg_s0__1/P[4]
                         net (fo=2, routed)           1.132     7.831    ip_core/dsp1/p_1_in[21]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     7.955 r  ip_core/dsp1/p_reg_s_reg_i_18/O
                         net (fo=1, routed)           0.000     7.955    ip_core/dsp1/p_reg_s_reg_i_18_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.505 r  ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.505    ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  ip_core/dsp1/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.619    ip_core/dsp1/p_reg_s_reg_i_3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.932 r  ip_core/dsp1/p_reg_s_reg_i_2/O[3]
                         net (fo=1, routed)           0.193     9.125    ip_core/dsp1/A[13]
    SLICE_X8Y41          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8823, unset)         0.924     9.924    ip_core/dsp1/clk
    SLICE_X8Y41          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.212     9.677    ip_core/dsp1/data1_out_reg[31]_i_2_psdsp
  -------------------------------------------------------------------
                         required time                          9.677    
                         arrival time                          -9.125    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 ip_core/dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 6.637ns (81.403%)  route 1.516ns (18.597%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.973     0.973    ip_core/dsp1/clk
    DSP48_X0Y17          DSP48E1                                      r  ip_core/dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  ip_core/dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    ip_core/dsp1/m_reg_s0__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.699 r  ip_core/dsp1/m_reg_s0__1/P[4]
                         net (fo=2, routed)           1.132     7.831    ip_core/dsp1/p_1_in[21]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     7.955 r  ip_core/dsp1/p_reg_s_reg_i_18/O
                         net (fo=1, routed)           0.000     7.955    ip_core/dsp1/p_reg_s_reg_i_18_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.505 r  ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.505    ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.744 r  ip_core/dsp1/p_reg_s_reg_i_3/O[2]
                         net (fo=1, routed)           0.382     9.126    ip_core/dsp1/A[8]
    SLICE_X8Y39          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8823, unset)         0.924     9.924    ip_core/dsp1/clk
    SLICE_X8Y39          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_5/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)       -0.206     9.683    ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_5
  -------------------------------------------------------------------
                         required time                          9.683    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 ip_core/dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 6.637ns (81.878%)  route 1.469ns (18.122%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.973     0.973    ip_core/dsp1/clk
    DSP48_X0Y17          DSP48E1                                      r  ip_core/dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  ip_core/dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    ip_core/dsp1/m_reg_s0__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     6.699 r  ip_core/dsp1/m_reg_s0__1/P[0]
                         net (fo=2, routed)           0.962     7.661    ip_core/dsp1/p_1_in[17]
    SLICE_X9Y38          LUT2 (Prop_lut2_I0_O)        0.124     7.785 r  ip_core/dsp1/p_reg_s_reg_i_7/O
                         net (fo=1, routed)           0.000     7.785    ip_core/dsp1/p_reg_s_reg_i_7_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.335 r  ip_core/dsp1/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.335    ip_core/dsp1/p_reg_s_reg_i_1_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.574 r  ip_core/dsp1/p_reg_s_reg_i_4/O[2]
                         net (fo=1, routed)           0.505     9.079    ip_core/dsp1/A[4]
    SLICE_X8Y39          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8823, unset)         0.924     9.924    ip_core/dsp1/clk
    SLICE_X8Y39          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_9/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)       -0.223     9.666    ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_9
  -------------------------------------------------------------------
                         required time                          9.666    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 ip_core/dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.064ns  (logic 6.620ns (82.095%)  route 1.444ns (17.905%))
  Logic Levels:           4  (CARRY4=2 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.973     0.973    ip_core/dsp1/clk
    DSP48_X0Y17          DSP48E1                                      r  ip_core/dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  ip_core/dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    ip_core/dsp1/m_reg_s0__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.699 r  ip_core/dsp1/m_reg_s0__1/P[4]
                         net (fo=2, routed)           1.132     7.831    ip_core/dsp1/p_1_in[21]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     7.955 r  ip_core/dsp1/p_reg_s_reg_i_18/O
                         net (fo=1, routed)           0.000     7.955    ip_core/dsp1/p_reg_s_reg_i_18_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.505 r  ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.505    ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.727 r  ip_core/dsp1/p_reg_s_reg_i_3/O[0]
                         net (fo=1, routed)           0.310     9.037    ip_core/dsp1/A[6]
    SLICE_X8Y41          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8823, unset)         0.924     9.924    ip_core/dsp1/clk
    SLICE_X8Y41          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_7/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.222     9.667    ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_7
  -------------------------------------------------------------------
                         required time                          9.667    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 ip_core/dsp1/m_reg_s0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (sys_clk_pin rise@9.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.078ns  (logic 6.751ns (83.572%)  route 1.327ns (16.428%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.924 - 9.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.973     0.973    ip_core/dsp1/clk
    DSP48_X0Y17          DSP48E1                                      r  ip_core/dsp1/m_reg_s0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     5.179 r  ip_core/dsp1/m_reg_s0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     5.181    ip_core/dsp1/m_reg_s0__0_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     6.699 r  ip_core/dsp1/m_reg_s0__1/P[4]
                         net (fo=2, routed)           1.132     7.831    ip_core/dsp1/p_1_in[21]
    SLICE_X9Y39          LUT2 (Prop_lut2_I0_O)        0.124     7.955 r  ip_core/dsp1/p_reg_s_reg_i_18/O
                         net (fo=1, routed)           0.000     7.955    ip_core/dsp1/p_reg_s_reg_i_18_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.505 r  ip_core/dsp1/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.505    ip_core/dsp1/p_reg_s_reg_i_4_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.619 r  ip_core/dsp1/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.619    ip_core/dsp1/p_reg_s_reg_i_3_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.858 r  ip_core/dsp1/p_reg_s_reg_i_2/O[2]
                         net (fo=1, routed)           0.193     9.051    ip_core/dsp1/A[12]
    SLICE_X8Y41          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      9.000     9.000 r  
                                                      0.000     9.000 r  clk (IN)
                         net (fo=8823, unset)         0.924     9.924    ip_core/dsp1/clk
    SLICE_X8Y41          FDRE                                         r  ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_1/C
                         clock pessimism              0.000     9.924    
                         clock uncertainty           -0.035     9.889    
    SLICE_X8Y41          FDRE (Setup_fdre_C_D)       -0.194     9.695    ip_core/dsp1/data1_out_reg[31]_i_2_psdsp_1
  -------------------------------------------------------------------
                         required time                          9.695    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.644    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.410     0.410    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X20Y37         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y37         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.116     0.690    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/first_q[1]
    SLICE_X20Y39         SRLC32E                                      r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.432     0.432    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/aclk
    SLICE_X20Y39         SRLC32E                                      r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X20Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.615    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.410     0.410    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y14         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/Q
                         net (fo=2, routed)           0.068     0.619    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[31]
    SLICE_X15Y14         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.432     0.432    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y14         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y14         FDRE (Hold_fdre_C_D)         0.078     0.510    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.410     0.410    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X19Y8          FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y8          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[28].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=2, routed)           0.067     0.618    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[10]
    SLICE_X19Y8          FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.432     0.432    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X19Y8          FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y8          FDRE (Hold_fdre_C_D)         0.075     0.507    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[29].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.410     0.410    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X27Y15         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/Q
                         net (fo=2, routed)           0.068     0.619    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[30]
    SLICE_X27Y15         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.432     0.432    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X27Y15         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.076     0.508    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.410     0.410    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y14         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[26].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[27]/Q
                         net (fo=2, routed)           0.068     0.619    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[27]
    SLICE_X15Y14         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.432     0.432    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X15Y14         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y14         FDRE (Hold_fdre_C_D)         0.071     0.503    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[27].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.410     0.410    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X27Y15         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[33].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/Q
                         net (fo=2, routed)           0.068     0.619    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[29]
    SLICE_X27Y15         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.432     0.432    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X27Y15         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y15         FDRE (Hold_fdre_C_D)         0.071     0.503    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[34].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.410     0.410    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/aclk
    SLICE_X11Y19         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.100     0.651    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/D[12]
    SLICE_X12Y19         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.432     0.432    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/aclk
    SLICE_X12Y19         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.076     0.508    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.410     0.410    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X8Y26          FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[27]/Q
                         net (fo=1, routed)           0.056     0.630    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/D[27]
    SLICE_X8Y26          FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.432     0.432    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X8Y26          FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X8Y26          FDRE (Hold_fdre_C_D)         0.053     0.485    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.485    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.540%)  route 0.062ns (32.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.410     0.410    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X22Y37         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/Q
                         net (fo=2, routed)           0.062     0.600    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[30]
    SLICE_X23Y37         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.432     0.432    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X23Y37         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.000     0.432    
    SLICE_X23Y37         FDRE (Hold_fdre_C_D)         0.018     0.450    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.450    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Destination:            ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.500ns period=9.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.410     0.410    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLICE_X19Y31         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y31         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[9]/Q
                         net (fo=1, routed)           0.110     0.661    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[9]
    SLICE_X19Y31         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=8823, unset)         0.432     0.432    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X19Y31         FDRE                                         r  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y31         FDRE (Hold_fdre_C_D)         0.078     0.510    ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.500 }
Period(ns):         9.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.000       6.424      RAMB36_X0Y6   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.000       6.424      RAMB36_X0Y6   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.000       6.424      RAMB36_X0Y5   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.000       6.424      RAMB36_X0Y5   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.000       6.424      RAMB36_X1Y5   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.000       6.424      RAMB36_X1Y5   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.000       6.424      RAMB36_X0Y4   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.000       6.424      RAMB36_X0Y4   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         9.000       6.424      RAMB36_X0Y3   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.000       6.424      RAMB36_X0Y3   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][0]_srl22/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][1]_srl22/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][0]_srl22/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][1]_srl22/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.500       4.000      SLICE_X11Y14  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.500       4.000      SLICE_X30Y25  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[20]/C
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][0]_srl22/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][0]_srl22/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][1]_srl22/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.500       3.520      SLICE_X20Y39  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][1]_srl22/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.500       4.000      SLICE_X11Y14  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.500       4.000      SLICE_X11Y14  ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C



