--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\FPGA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml twelve_bit_memory.twx twelve_bit_memory.ncd -o
twelve_bit_memory.twr twelve_bit_memory.pcf

Design file:              twelve_bit_memory.ncd
Physical constraint file: twelve_bit_memory.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
read_in     |    4.693(R)|   -0.290(R)|clk_BUFGP         |   0.000|
write_in    |    4.616(R)|   -0.229(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
MemoryAddress<0>|    7.592(R)|clk_BUFGP         |   0.000|
MemoryAddress<1>|    7.777(R)|clk_BUFGP         |   0.000|
MemoryAddress<2>|    7.247(R)|clk_BUFGP         |   0.000|
MemoryAddress<3>|    7.193(R)|clk_BUFGP         |   0.000|
MemoryAddress<4>|    6.746(R)|clk_BUFGP         |   0.000|
MemoryAddress<5>|    8.075(R)|clk_BUFGP         |   0.000|
MemoryAddress<6>|    7.953(R)|clk_BUFGP         |   0.000|
MemoryAddress<7>|    7.988(R)|clk_BUFGP         |   0.000|
MemoryData<0>   |    7.190(R)|clk_BUFGP         |   0.000|
MemoryData<1>   |    6.944(R)|clk_BUFGP         |   0.000|
MemoryData<2>   |    6.917(R)|clk_BUFGP         |   0.000|
MemoryData<3>   |    7.592(R)|clk_BUFGP         |   0.000|
MemoryData<4>   |    6.860(R)|clk_BUFGP         |   0.000|
MemoryData<5>   |    7.104(R)|clk_BUFGP         |   0.000|
MemoryData<6>   |    7.853(R)|clk_BUFGP         |   0.000|
MemoryData<7>   |    7.085(R)|clk_BUFGP         |   0.000|
MemoryData<8>   |    7.787(R)|clk_BUFGP         |   0.000|
MemoryData<9>   |    7.579(R)|clk_BUFGP         |   0.000|
MemoryData<10>  |    7.451(R)|clk_BUFGP         |   0.000|
MemoryData<11>  |    7.701(R)|clk_BUFGP         |   0.000|
a<0>            |    7.372(R)|clk_BUFGP         |   0.000|
a<1>            |    7.692(R)|clk_BUFGP         |   0.000|
a<2>            |    7.682(R)|clk_BUFGP         |   0.000|
a<3>            |    7.443(R)|clk_BUFGP         |   0.000|
a<4>            |    7.120(R)|clk_BUFGP         |   0.000|
a<5>            |    7.045(R)|clk_BUFGP         |   0.000|
a<6>            |    8.519(R)|clk_BUFGP         |   0.000|
a<7>            |    7.371(R)|clk_BUFGP         |   0.000|
a<8>            |    7.450(R)|clk_BUFGP         |   0.000|
a<9>            |    7.423(R)|clk_BUFGP         |   0.000|
a<10>           |    7.833(R)|clk_BUFGP         |   0.000|
a<11>           |    8.031(R)|clk_BUFGP         |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.308|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri May 01 18:44:05 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4500 MB



