// Seed: 1072242581
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign module_2._id_3 = 0;
  wire id_3 = id_2;
  wire id_4[-1 : 1];
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input tri1 id_2,
    output wire id_3,
    output supply1 id_4,
    output tri1 id_5,
    output uwire id_6,
    output tri0 id_7,
    input supply1 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd54,
    parameter id_4 = 32'd86,
    parameter id_7 = 32'd69,
    parameter id_8 = 32'd82
) (
    input  uwire id_0,
    output wor   id_1,
    output wand  id_2,
    input  tri1  _id_3,
    input  wire  _id_4
);
  logic [id_4  &&  -1  &&  id_3 : id_3] id_6;
  logic _id_7;
  wire _id_8;
  ;
  assign id_1 = {id_0{id_0}} + 1'h0;
  parameter id_9 = 1;
  logic [-1 : 1  -  -1 'h0] id_10;
  module_0 modCall_1 (
      id_10,
      id_9
  );
  reg [-1 'h0 : 1] id_11;
  logic id_12;
  ;
  assign id_6 = id_6[id_8];
  assign id_2 = id_12;
  always @(id_9) begin : LABEL_0
    $signed(38);
    ;
    if (1) id_7 -= id_12[id_7];
  end
  wire id_13;
  always_comb @(-1 or posedge -1) begin : LABEL_1
    id_11 <= -1;
  end
  wire id_14;
endmodule
