# Copyright lowRISC contributors.
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0
#
# Run these checks with:
#  ./util/dvsim/dvsim.py hw/top_earlgrey/formal/chip_conn_cfg.hjson

,NAME,SRC BLOCK,SRC SIGNAL,DEST BLOCK,DEST SIGNAL,,,,,,

# clkmgr infra clock connectivity
CONNECTION,CLKMGR_INFRA_CLK0_FLASH_CTRL,top_earlgrey.u_clkmgr_aon,clocks_o.clk_io_div4_infra,top_earlgrey.u_flash_ctrl,clk_otp_i
CONNECTION,CLKMGR_INFRA_CLK1_FLASH_CTRL,top_earlgrey.u_clkmgr_aon,clocks_o.clk_main_infra,top_earlgrey.u_flash_ctrl,clk_i
CONNECTION,CLKMGR_INFRA_CLK0_RV_DM,top_earlgrey.u_clkmgr_aon,clocks_o.clk_main_infra,top_earlgrey.u_rv_dm,clk_i
CONNECTION,CLKMGR_INFRA_CLK0_ROM,top_earlgrey.u_clkmgr_aon,clocks_o.clk_main_infra,top_earlgrey.u_rom_ctrl,clk_i
CONNECTION,CLKMGR_INFRA_CLK0_RV_CORE_IBEX,top_earlgrey.u_clkmgr_aon,clocks_o.clk_main_infra,top_earlgrey.u_rv_core_ibex,clk_i
CONNECTION,CLKMGR_INFRA_CLK1_RV_CORE_IBEX,top_earlgrey.u_clkmgr_aon,clocks_o.clk_main_infra,top_earlgrey.u_rv_core_ibex,clk_edn_i
CONNECTION,CLKMGR_INFRA_CLK0_SRAM_CTRL_MAIN,top_earlgrey.u_clkmgr_aon,clocks_o.clk_main_infra,top_earlgrey.u_sram_ctrl_main,clk_i
CONNECTION,CLKMGR_INFRA_CLK1_SRAM_CTRL_MAIN,top_earlgrey.u_clkmgr_aon,clocks_o.clk_io_div4_infra,top_earlgrey.u_sram_ctrl_main,clk_otp_i
CONNECTION,CLKMGR_INFRA_CLK0_SRAM_CTRL_RET,top_earlgrey.u_clkmgr_aon,clocks_o.clk_io_div4_infra,top_earlgrey.u_sram_ctrl_ret_aon,clk_i
CONNECTION,CLKMGR_INFRA_CLK1_SRAM_CTRL_RET,top_earlgrey.u_clkmgr_aon,clocks_o.clk_io_div4_infra,top_earlgrey.u_sram_ctrl_ret_aon,clk_otp_i
CONNECTION,CLKMGR_INFRA_CLK0_SYSRST_CTRL,top_earlgrey.u_clkmgr_aon,clocks_o.clk_io_div4_infra,top_earlgrey.u_sysrst_ctrl_aon,clk_i
CONNECTION,CLKMGR_INFRA_CLK1_SYSRST_CTRL,top_earlgrey.u_clkmgr_aon,clocks_o.clk_aon_infra,top_earlgrey.u_sysrst_ctrl_aon,clk_aon_i
CONNECTION,CLKMGR_INFRA_CLK0_XBAR_MAIN,top_earlgrey.u_clkmgr_aon,clocks_o.clk_main_infra,top_earlgrey.u_xbar_main,clk_main_i
CONNECTION,CLKMGR_INFRA_CLK1_XBAR_MAIN,top_earlgrey.u_clkmgr_aon,clocks_o.clk_io_div4_infra,top_earlgrey.u_xbar_main,clk_fixed_i
CONNECTION,CLKMGR_INFRA_CLK2_XBAR_MAIN,top_earlgrey.u_clkmgr_aon,clocks_o.clk_io_infra,top_earlgrey.u_xbar_main,clk_spi_host0_i
CONNECTION,CLKMGR_INFRA_CLK3_XBAR_MAIN,top_earlgrey.u_clkmgr_aon,clocks_o.clk_io_div2_infra,top_earlgrey.u_xbar_main,clk_spi_host1_i
CONNECTION,CLKMGR_INFRA_CLK0_XBAR_PERI,top_earlgrey.u_clkmgr_aon,clocks_o.clk_io_div4_infra,top_earlgrey.u_xbar_peri,clk_peri_i
