st_had_hut_2016 = {
"cmssw_v_gensim": "CMSSW_7_1_20_patch3",
"pset_gensim": "TOP-RunIISummer15wmLHEGS-00143_1_st_had_hut_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc481",

"cmssw_v_aodsim": "CMSSW_8_0_21",
"pset_aodsim": "TOP-RunIISummer16DR80Premix-00120_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc530",

"pset_aodsim2": "TOP-RunIISummer16DR80Premix-00120_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_9",
"pset_miniaodsim": "TOP-RunIISummer16MiniAODv3-00104_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}

st_had_hct_2016 = {
"cmssw_v_gensim": "CMSSW_7_1_20_patch3",
"pset_gensim": "TOP-RunIISummer15wmLHEGS-00143_1_st_had_hct_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc481",

"cmssw_v_aodsim": "CMSSW_8_0_21",
"pset_aodsim": "TOP-RunIISummer16DR80Premix-00120_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc530",

"pset_aodsim2": "TOP-RunIISummer16DR80Premix-00120_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_9",
"pset_miniaodsim": "TOP-RunIISummer16MiniAODv3-00104_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}

tt_t2HJ_had_hut_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_15_patch1",
"pset_gensim": "TOP-RunIIFall18wmLHEGS-00319_1_T_had_hut_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "TOP-RunIIAutumn18DRPremix-00181_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "TOP-RunIIAutumn18DRPremix-00181_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "TOP-RunIIAutumn18MiniAOD-00188_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

tt_t2HJ_had_hct_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_15_patch1",
"pset_gensim": "TOP-RunIIFall18wmLHEGS-00319_1_T_had_hct_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "TOP-RunIIAutumn18DRPremix-00181_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "TOP-RunIIAutumn18DRPremix-00181_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "TOP-RunIIAutumn18MiniAOD-00188_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

tt_at2HJ_had_hut_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_15_patch1",
"pset_gensim": "TOP-RunIIFall18wmLHEGS-00319_1_aT_had_hut_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "TOP-RunIIAutumn18DRPremix-00181_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "TOP-RunIIAutumn18DRPremix-00181_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "TOP-RunIIAutumn18MiniAOD-00188_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

tt_at2HJ_had_hct_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_15_patch1",
"pset_gensim": "TOP-RunIIFall18wmLHEGS-00319_1_aT_had_hct_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "TOP-RunIIAutumn18DRPremix-00181_1_cfg.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "TOP-RunIIAutumn18DRPremix-00181_2_cfg.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "TOP-RunIIAutumn18MiniAOD-00188_1_cfg.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}


HHggtautau_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_6",
"pset_gensim": "HIG-RunIIFall18wmLHEGS-00737_1_cfg_HHggtautau.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "HIG-RunIIAutumn18DRPremix-00658_1_cfg_HHggtautau.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "HIG-RunIIAutumn18DRPremix-00658_2_cfg_HHggtautau.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "HIG-RunIIAutumn18MiniAOD-00658_1_cfg_HHggtautau.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

HHggtautau_2017 = {
"cmssw_v_gensim": "CMSSW_9_3_6",
"pset_gensim": "HIG-RunIIFall17wmLHEGS-00429_1_cfg_HHggtautau_2017.py",
"scram_arch_gensim": "slc6_amd64_gcc630",

"cmssw_v_aodsim": "CMSSW_9_4_6",
"pset_aodsim": "HIG-RunIIFall17DRPremix-01682_1_cfg_HHggtautau_2017.py",
"scram_arch_aodsim": "slc6_amd64_gcc630",

"pset_aodsim2": "HIG-RunIIFall17DRPremix-01682_2_cfg_HHggtautau_2017.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_6_patch1",
"pset_miniaodsim": "HIG-RunIIFall17MiniAODv2-01813_1_cfg_HHggtautau_2017.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}

HHggtautau_2016 = {
#"cmssw_v_lhe": "CMSSW_7_1_20",
#"pset_lhe": "HIG-RunIIWinter15wmLHE-00576_1_cfg_HHggtautau_2016.py",
#"scram_arch_lhe": "slc6_amd64_gcc481",

"cmssw_v_gensim": "CMSSW_7_1_43",
#"cmssw_v_gensim": "CMSSW_8_0_21",
"pset_gensim": "HIG-RunIISummer15wmLHEGS-02729_1_cfg.py",
"scram_arch_gensim": "slc6_amd64_gcc481",

"cmssw_v_aodsim": "CMSSW_8_0_21",
"pset_aodsim": "HIG-RunIISummer16DR80Premix-00867_1_cfg_HHggtautau_2016.py",
"scram_arch_aodsim": "slc6_amd64_gcc530",

"pset_aodsim2": "HIG-RunIISummer16DR80Premix-00867_2_cfg_HHggtautau_2016.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_9",
"pset_miniaodsim": "HIG-RunIISummer16MiniAODv3-03284_1_cfg_HHggtautau_2016.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}


HHggZZ_2018 = {
"cmssw_v_gensim": "CMSSW_10_2_6",
"pset_gensim": "HIG-RunIIFall18wmLHEGS-04568_1_cfg_HHggZZ_2018.py",
"scram_arch_gensim": "slc6_amd64_gcc700",

"cmssw_v_aodsim": "CMSSW_10_2_5",
"pset_aodsim": "HIG-RunIIAutumn18DRPremix-00658_1_cfg_HHggtautau.py",
"scram_arch_aodsim": "slc6_amd64_gcc700",

"pset_aodsim2": "HIG-RunIIAutumn18DRPremix-00658_2_cfg_HHggtautau.py",

"cmssw_v_miniaodsim": "CMSSW_10_2_5",
"pset_miniaodsim": "HIG-RunIIAutumn18MiniAOD-00658_1_cfg_HHggtautau.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc700"
}

HHggZZ_2017 = {
"cmssw_v_gensim": "CMSSW_9_3_6",
"pset_gensim": "HIG-RunIIFall17wmLHEGS-05503_1_cfg_HHggZZ_2017.py",
"scram_arch_gensim": "slc6_amd64_gcc630",

"cmssw_v_aodsim": "CMSSW_9_4_6",
"pset_aodsim": "HIG-RunIIFall17DRPremix-01682_1_cfg_HHggtautau_2017.py",
"scram_arch_aodsim": "slc6_amd64_gcc630",

"pset_aodsim2": "HIG-RunIIFall17DRPremix-01682_2_cfg_HHggtautau_2017.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_6_patch1",
"pset_miniaodsim": "HIG-RunIIFall17MiniAODv2-01813_1_cfg_HHggtautau_2017.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}

HHggZZ_2016 = {
#"cmssw_v_lhe": "CMSSW_7_1_20",
#"pset_lhe": "HIG-RunIIWinter15wmLHE-00576_1_cfg_HHggtautau_2016.py",
#"scram_arch_lhe": "slc6_amd64_gcc481",

"cmssw_v_gensim": "CMSSW_7_1_43",
#"cmssw_v_gensim": "CMSSW_8_0_21",
"pset_gensim": "HIG-RunIISummer15wmLHEGS-04648_1_cfg_HHggZZ_2016.py",
"scram_arch_gensim": "slc6_amd64_gcc481",

"cmssw_v_aodsim": "CMSSW_8_0_21",
"pset_aodsim": "HIG-RunIISummer16DR80Premix-00867_1_cfg_HHggtautau_2016.py",
"scram_arch_aodsim": "slc6_amd64_gcc530",

"pset_aodsim2": "HIG-RunIISummer16DR80Premix-00867_2_cfg_HHggtautau_2016.py",

"cmssw_v_miniaodsim": "CMSSW_9_4_9",
"pset_miniaodsim": "HIG-RunIISummer16MiniAODv3-03284_1_cfg_HHggtautau_2016.py",
"scram_arch_miniaodsim": "slc6_amd64_gcc630"
}
