
Flight_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e0e4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  0800e288  0800e288  0000f288  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e738  0800e738  000102c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e738  0800e738  0000f738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e740  0800e740  000102c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e740  0800e740  0000f740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e744  0800e744  0000f744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c4  20000000  0800e748  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019c0  200002c8  0800ea0c  000102c8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001c88  0800ea0c  00010c88  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000102c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bd11  00000000  00000000  000102f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047fc  00000000  00000000  0002c005  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001878  00000000  00000000  00030808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012df  00000000  00000000  00032080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001bdde  00000000  00000000  0003335f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021068  00000000  00000000  0004f13d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096d13  00000000  00000000  000701a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00106eb8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007734  00000000  00000000  00106efc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0010e630  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002c8 	.word	0x200002c8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e26c 	.word	0x0800e26c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002cc 	.word	0x200002cc
 80001dc:	0800e26c 	.word	0x0800e26c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c6c:	f000 b96a 	b.w	8000f44 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	460c      	mov	r4, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14e      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c94:	4694      	mov	ip, r2
 8000c96:	458c      	cmp	ip, r1
 8000c98:	4686      	mov	lr, r0
 8000c9a:	fab2 f282 	clz	r2, r2
 8000c9e:	d962      	bls.n	8000d66 <__udivmoddi4+0xde>
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0320 	rsb	r3, r2, #32
 8000ca6:	4091      	lsls	r1, r2
 8000ca8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb0:	4319      	orrs	r1, r3
 8000cb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cba:	fa1f f68c 	uxth.w	r6, ip
 8000cbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb04 f106 	mul.w	r1, r4, r6
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000cde:	f080 8112 	bcs.w	8000f06 <__udivmoddi4+0x27e>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 810f 	bls.w	8000f06 <__udivmoddi4+0x27e>
 8000ce8:	3c02      	subs	r4, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	fa1f f38e 	uxth.w	r3, lr
 8000cf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb00 f606 	mul.w	r6, r0, r6
 8000d02:	429e      	cmp	r6, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x94>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000d0e:	f080 80fc 	bcs.w	8000f0a <__udivmoddi4+0x282>
 8000d12:	429e      	cmp	r6, r3
 8000d14:	f240 80f9 	bls.w	8000f0a <__udivmoddi4+0x282>
 8000d18:	4463      	add	r3, ip
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	1b9b      	subs	r3, r3, r6
 8000d1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa6>
 8000d26:	40d3      	lsrs	r3, r2
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xba>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb4>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x150>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xcc>
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	f0c0 80f0 	bcc.w	8000f34 <__udivmoddi4+0x2ac>
 8000d54:	1a86      	subs	r6, r0, r2
 8000d56:	eb64 0303 	sbc.w	r3, r4, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	2d00      	cmp	r5, #0
 8000d5e:	d0e6      	beq.n	8000d2e <__udivmoddi4+0xa6>
 8000d60:	e9c5 6300 	strd	r6, r3, [r5]
 8000d64:	e7e3      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	f040 8090 	bne.w	8000e8c <__udivmoddi4+0x204>
 8000d6c:	eba1 040c 	sub.w	r4, r1, ip
 8000d70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d74:	fa1f f78c 	uxth.w	r7, ip
 8000d78:	2101      	movs	r1, #1
 8000d7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb08 4416 	mls	r4, r8, r6, r4
 8000d86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d8a:	fb07 f006 	mul.w	r0, r7, r6
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x11c>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x11a>
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	f200 80cd 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000da2:	4626      	mov	r6, r4
 8000da4:	1a1c      	subs	r4, r3, r0
 8000da6:	fa1f f38e 	uxth.w	r3, lr
 8000daa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dae:	fb08 4410 	mls	r4, r8, r0, r4
 8000db2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000db6:	fb00 f707 	mul.w	r7, r0, r7
 8000dba:	429f      	cmp	r7, r3
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0x148>
 8000dbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc2:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x146>
 8000dc8:	429f      	cmp	r7, r3
 8000dca:	f200 80b0 	bhi.w	8000f2e <__udivmoddi4+0x2a6>
 8000dce:	4620      	mov	r0, r4
 8000dd0:	1bdb      	subs	r3, r3, r7
 8000dd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x9c>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000de8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dec:	ea43 030c 	orr.w	r3, r3, ip
 8000df0:	40f4      	lsrs	r4, r6
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	0c38      	lsrs	r0, r7, #16
 8000df8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000e00:	fa1f fc87 	uxth.w	ip, r7
 8000e04:	fb00 441e 	mls	r4, r0, lr, r4
 8000e08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e10:	45a1      	cmp	r9, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x1a6>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000e1e:	f080 8084 	bcs.w	8000f2a <__udivmoddi4+0x2a2>
 8000e22:	45a1      	cmp	r9, r4
 8000e24:	f240 8081 	bls.w	8000f2a <__udivmoddi4+0x2a2>
 8000e28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e2c:	443c      	add	r4, r7
 8000e2e:	eba4 0409 	sub.w	r4, r4, r9
 8000e32:	fa1f f983 	uxth.w	r9, r3
 8000e36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e46:	45a4      	cmp	ip, r4
 8000e48:	d907      	bls.n	8000e5a <__udivmoddi4+0x1d2>
 8000e4a:	193c      	adds	r4, r7, r4
 8000e4c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000e50:	d267      	bcs.n	8000f22 <__udivmoddi4+0x29a>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d965      	bls.n	8000f22 <__udivmoddi4+0x29a>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e62:	eba4 040c 	sub.w	r4, r4, ip
 8000e66:	429c      	cmp	r4, r3
 8000e68:	46ce      	mov	lr, r9
 8000e6a:	469c      	mov	ip, r3
 8000e6c:	d351      	bcc.n	8000f12 <__udivmoddi4+0x28a>
 8000e6e:	d04e      	beq.n	8000f0e <__udivmoddi4+0x286>
 8000e70:	b155      	cbz	r5, 8000e88 <__udivmoddi4+0x200>
 8000e72:	ebb8 030e 	subs.w	r3, r8, lr
 8000e76:	eb64 040c 	sbc.w	r4, r4, ip
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	40cb      	lsrs	r3, r1
 8000e80:	431e      	orrs	r6, r3
 8000e82:	40cc      	lsrs	r4, r1
 8000e84:	e9c5 6400 	strd	r6, r4, [r5]
 8000e88:	2100      	movs	r1, #0
 8000e8a:	e750      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000e8c:	f1c2 0320 	rsb	r3, r2, #32
 8000e90:	fa20 f103 	lsr.w	r1, r0, r3
 8000e94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e98:	fa24 f303 	lsr.w	r3, r4, r3
 8000e9c:	4094      	lsls	r4, r2
 8000e9e:	430c      	orrs	r4, r1
 8000ea0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ea4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ea8:	fa1f f78c 	uxth.w	r7, ip
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3110 	mls	r1, r8, r0, r3
 8000eb4:	0c23      	lsrs	r3, r4, #16
 8000eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eba:	fb00 f107 	mul.w	r1, r0, r7
 8000ebe:	4299      	cmp	r1, r3
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x24c>
 8000ec2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ec6:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000eca:	d22c      	bcs.n	8000f26 <__udivmoddi4+0x29e>
 8000ecc:	4299      	cmp	r1, r3
 8000ece:	d92a      	bls.n	8000f26 <__udivmoddi4+0x29e>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	4463      	add	r3, ip
 8000ed4:	1a5b      	subs	r3, r3, r1
 8000ed6:	b2a4      	uxth	r4, r4
 8000ed8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000edc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee4:	fb01 f307 	mul.w	r3, r1, r7
 8000ee8:	42a3      	cmp	r3, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x276>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000ef4:	d213      	bcs.n	8000f1e <__udivmoddi4+0x296>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	d911      	bls.n	8000f1e <__udivmoddi4+0x296>
 8000efa:	3902      	subs	r1, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	1ae4      	subs	r4, r4, r3
 8000f00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f04:	e739      	b.n	8000d7a <__udivmoddi4+0xf2>
 8000f06:	4604      	mov	r4, r0
 8000f08:	e6f0      	b.n	8000cec <__udivmoddi4+0x64>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e706      	b.n	8000d1c <__udivmoddi4+0x94>
 8000f0e:	45c8      	cmp	r8, r9
 8000f10:	d2ae      	bcs.n	8000e70 <__udivmoddi4+0x1e8>
 8000f12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f1a:	3801      	subs	r0, #1
 8000f1c:	e7a8      	b.n	8000e70 <__udivmoddi4+0x1e8>
 8000f1e:	4631      	mov	r1, r6
 8000f20:	e7ed      	b.n	8000efe <__udivmoddi4+0x276>
 8000f22:	4603      	mov	r3, r0
 8000f24:	e799      	b.n	8000e5a <__udivmoddi4+0x1d2>
 8000f26:	4630      	mov	r0, r6
 8000f28:	e7d4      	b.n	8000ed4 <__udivmoddi4+0x24c>
 8000f2a:	46d6      	mov	lr, sl
 8000f2c:	e77f      	b.n	8000e2e <__udivmoddi4+0x1a6>
 8000f2e:	4463      	add	r3, ip
 8000f30:	3802      	subs	r0, #2
 8000f32:	e74d      	b.n	8000dd0 <__udivmoddi4+0x148>
 8000f34:	4606      	mov	r6, r0
 8000f36:	4623      	mov	r3, r4
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e70f      	b.n	8000d5c <__udivmoddi4+0xd4>
 8000f3c:	3e02      	subs	r6, #2
 8000f3e:	4463      	add	r3, ip
 8000f40:	e730      	b.n	8000da4 <__udivmoddi4+0x11c>
 8000f42:	bf00      	nop

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f4e:	2300      	movs	r3, #0
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	4b18      	ldr	r3, [pc, #96]	@ (8000fb4 <MX_DMA_Init+0x6c>)
 8000f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f56:	4a17      	ldr	r2, [pc, #92]	@ (8000fb4 <MX_DMA_Init+0x6c>)
 8000f58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5e:	4b15      	ldr	r3, [pc, #84]	@ (8000fb4 <MX_DMA_Init+0x6c>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f62:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	200c      	movs	r0, #12
 8000f70:	f001 fe61 	bl	8002c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000f74:	200c      	movs	r0, #12
 8000f76:	f001 fe7a 	bl	8002c6e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	200e      	movs	r0, #14
 8000f80:	f001 fe59 	bl	8002c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000f84:	200e      	movs	r0, #14
 8000f86:	f001 fe72 	bl	8002c6e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	200f      	movs	r0, #15
 8000f90:	f001 fe51 	bl	8002c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000f94:	200f      	movs	r0, #15
 8000f96:	f001 fe6a 	bl	8002c6e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	2010      	movs	r0, #16
 8000fa0:	f001 fe49 	bl	8002c36 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000fa4:	2010      	movs	r0, #16
 8000fa6:	f001 fe62 	bl	8002c6e <HAL_NVIC_EnableIRQ>

}
 8000faa:	bf00      	nop
 8000fac:	3708      	adds	r7, #8
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40023800 	.word	0x40023800

08000fb8 <dshot_choose_type>:
static void dshot_dma_start();
static void dshot_enable_dma_request();

/* Static Function Definitions */

static uint32_t dshot_choose_type(dshot_type_e dshot_type) {
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
	switch(dshot_type) {
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d00a      	beq.n	8000fde <dshot_choose_type+0x26>
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	dc0a      	bgt.n	8000fe2 <dshot_choose_type+0x2a>
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d002      	beq.n	8000fd6 <dshot_choose_type+0x1e>
 8000fd0:	2b01      	cmp	r3, #1
 8000fd2:	d002      	beq.n	8000fda <dshot_choose_type+0x22>
 8000fd4:	e005      	b.n	8000fe2 <dshot_choose_type+0x2a>
	case DSHOT150:
		return (uint32_t)DSHOT150_HZ;
 8000fd6:	4b06      	ldr	r3, [pc, #24]	@ (8000ff0 <dshot_choose_type+0x38>)
 8000fd8:	e004      	b.n	8000fe4 <dshot_choose_type+0x2c>
	case DSHOT300:
		return (uint32_t)DSHOT300_HZ;
 8000fda:	4b06      	ldr	r3, [pc, #24]	@ (8000ff4 <dshot_choose_type+0x3c>)
 8000fdc:	e002      	b.n	8000fe4 <dshot_choose_type+0x2c>
	case DSHOT600:
		return (uint32_t)DSHOT600_HZ;
 8000fde:	4b06      	ldr	r3, [pc, #24]	@ (8000ff8 <dshot_choose_type+0x40>)
 8000fe0:	e000      	b.n	8000fe4 <dshot_choose_type+0x2c>
	default:
		return (uint32_t)0;
 8000fe2:	2300      	movs	r3, #0
	}
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	002dc6c0 	.word	0x002dc6c0
 8000ff4:	005b8d80 	.word	0x005b8d80
 8000ff8:	00b71b00 	.word	0x00b71b00

08000ffc <dshot_set_timer>:

static void dshot_set_timer(dshot_type_e dshot_type) {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	ed2d 8b02 	vpush	{d8}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	71fb      	strb	r3, [r7, #7]
	uint16_t dshot_prescaler;
	uint32_t timer_clk = TIMER_CLOCK; // Might need to do additional clock configurations
 800100a:	4b27      	ldr	r3, [pc, #156]	@ (80010a8 <dshot_set_timer+0xac>)
 800100c:	60fb      	str	r3, [r7, #12]

	// Calculate pre-scaler by dshot_type
	dshot_prescaler = lrintf((float)timer_clk / dshot_choose_type(dshot_type) + 0.01f) - 1;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	ee07 3a90 	vmov	s15, r3
 8001014:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001018:	79fb      	ldrb	r3, [r7, #7]
 800101a:	4618      	mov	r0, r3
 800101c:	f7ff ffcc 	bl	8000fb8 <dshot_choose_type>
 8001020:	ee07 0a90 	vmov	s15, r0
 8001024:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001028:	eec8 7a07 	vdiv.f32	s15, s16, s14
 800102c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80010ac <dshot_set_timer+0xb0>
 8001030:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001034:	eeb0 0a67 	vmov.f32	s0, s15
 8001038:	f00d f8d8 	bl	800e1ec <lrintf>
 800103c:	4603      	mov	r3, r0
 800103e:	b29b      	uxth	r3, r3
 8001040:	3b01      	subs	r3, #1
 8001042:	817b      	strh	r3, [r7, #10]

	// motor 0
	__HAL_TIM_SET_PRESCALER(MOTOR_0_TIM, dshot_prescaler);
 8001044:	4b1a      	ldr	r3, [pc, #104]	@ (80010b0 <dshot_set_timer+0xb4>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	897a      	ldrh	r2, [r7, #10]
 800104a:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_0_TIM, MOTOR_BIT_LENGTH);
 800104c:	4b18      	ldr	r3, [pc, #96]	@ (80010b0 <dshot_set_timer+0xb4>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2214      	movs	r2, #20
 8001052:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001054:	4b16      	ldr	r3, [pc, #88]	@ (80010b0 <dshot_set_timer+0xb4>)
 8001056:	2214      	movs	r2, #20
 8001058:	60da      	str	r2, [r3, #12]

	// motor 1
	__HAL_TIM_SET_PRESCALER(MOTOR_1_TIM, dshot_prescaler);
 800105a:	4b16      	ldr	r3, [pc, #88]	@ (80010b4 <dshot_set_timer+0xb8>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	897a      	ldrh	r2, [r7, #10]
 8001060:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_1_TIM, MOTOR_BIT_LENGTH);
 8001062:	4b14      	ldr	r3, [pc, #80]	@ (80010b4 <dshot_set_timer+0xb8>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2214      	movs	r2, #20
 8001068:	62da      	str	r2, [r3, #44]	@ 0x2c
 800106a:	4b12      	ldr	r3, [pc, #72]	@ (80010b4 <dshot_set_timer+0xb8>)
 800106c:	2214      	movs	r2, #20
 800106e:	60da      	str	r2, [r3, #12]

	// motor 2
	__HAL_TIM_SET_PRESCALER(MOTOR_2_TIM, dshot_prescaler);
 8001070:	4b0f      	ldr	r3, [pc, #60]	@ (80010b0 <dshot_set_timer+0xb4>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	897a      	ldrh	r2, [r7, #10]
 8001076:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_2_TIM, MOTOR_BIT_LENGTH);
 8001078:	4b0d      	ldr	r3, [pc, #52]	@ (80010b0 <dshot_set_timer+0xb4>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2214      	movs	r2, #20
 800107e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001080:	4b0b      	ldr	r3, [pc, #44]	@ (80010b0 <dshot_set_timer+0xb4>)
 8001082:	2214      	movs	r2, #20
 8001084:	60da      	str	r2, [r3, #12]

	// motor 3
	__HAL_TIM_SET_PRESCALER(MOTOR_3_TIM, dshot_prescaler);
 8001086:	4b0b      	ldr	r3, [pc, #44]	@ (80010b4 <dshot_set_timer+0xb8>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	897a      	ldrh	r2, [r7, #10]
 800108c:	629a      	str	r2, [r3, #40]	@ 0x28
	__HAL_TIM_SET_AUTORELOAD(MOTOR_3_TIM, MOTOR_BIT_LENGTH);
 800108e:	4b09      	ldr	r3, [pc, #36]	@ (80010b4 <dshot_set_timer+0xb8>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2214      	movs	r2, #20
 8001094:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001096:	4b07      	ldr	r3, [pc, #28]	@ (80010b4 <dshot_set_timer+0xb8>)
 8001098:	2214      	movs	r2, #20
 800109a:	60da      	str	r2, [r3, #12]
}
 800109c:	bf00      	nop
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	ecbd 8b02 	vpop	{d8}
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	05f5e100 	.word	0x05f5e100
 80010ac:	3c23d70a 	.word	0x3c23d70a
 80010b0:	200004fc 	.word	0x200004fc
 80010b4:	20000544 	.word	0x20000544

080010b8 <dshot_dma_tc_callback>:

static void dshot_dma_tc_callback(DMA_HandleTypeDef *hdma) {
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]

	TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010c4:	60fb      	str	r3, [r7, #12]

	if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80010c6:	68fb      	ldr	r3, [r7, #12]
 80010c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d108      	bne.n	80010e2 <dshot_dma_tc_callback+0x2a>
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	68da      	ldr	r2, [r3, #12]
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80010de:	60da      	str	r2, [r3, #12]
	}
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
	{
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
	}
}
 80010e0:	e028      	b.n	8001134 <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC2])
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d108      	bne.n	80010fe <dshot_dma_tc_callback+0x46>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	68da      	ldr	r2, [r3, #12]
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80010fa:	60da      	str	r2, [r3, #12]
}
 80010fc:	e01a      	b.n	8001134 <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC3])
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001102:	687a      	ldr	r2, [r7, #4]
 8001104:	429a      	cmp	r2, r3
 8001106:	d108      	bne.n	800111a <dshot_dma_tc_callback+0x62>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	68da      	ldr	r2, [r3, #12]
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001116:	60da      	str	r2, [r3, #12]
}
 8001118:	e00c      	b.n	8001134 <dshot_dma_tc_callback+0x7c>
	else if(hdma == htim->hdma[TIM_DMA_ID_CC4])
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	429a      	cmp	r2, r3
 8001122:	d107      	bne.n	8001134 <dshot_dma_tc_callback+0x7c>
		__HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	68da      	ldr	r2, [r3, #12]
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001132:	60da      	str	r2, [r3, #12]
}
 8001134:	bf00      	nop
 8001136:	3714      	adds	r7, #20
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <dshot_put_tc_callback_function>:

static void dshot_put_tc_callback_function() {
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
	// TIM_DMA_ID_CCx depends on timer channel
	MOTOR_0_TIM->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = dshot_dma_tc_callback;
 8001144:	4b0a      	ldr	r3, [pc, #40]	@ (8001170 <dshot_put_tc_callback_function+0x30>)
 8001146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001148:	4a0a      	ldr	r2, [pc, #40]	@ (8001174 <dshot_put_tc_callback_function+0x34>)
 800114a:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_1_TIM->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = dshot_dma_tc_callback;
 800114c:	4b0a      	ldr	r3, [pc, #40]	@ (8001178 <dshot_put_tc_callback_function+0x38>)
 800114e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001150:	4a08      	ldr	r2, [pc, #32]	@ (8001174 <dshot_put_tc_callback_function+0x34>)
 8001152:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = dshot_dma_tc_callback;
 8001154:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <dshot_put_tc_callback_function+0x30>)
 8001156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001158:	4a06      	ldr	r2, [pc, #24]	@ (8001174 <dshot_put_tc_callback_function+0x34>)
 800115a:	63da      	str	r2, [r3, #60]	@ 0x3c
	MOTOR_3_TIM->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = dshot_dma_tc_callback;
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <dshot_put_tc_callback_function+0x38>)
 800115e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001160:	4a04      	ldr	r2, [pc, #16]	@ (8001174 <dshot_put_tc_callback_function+0x34>)
 8001162:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	200004fc 	.word	0x200004fc
 8001174:	080010b9 	.word	0x080010b9
 8001178:	20000544 	.word	0x20000544

0800117c <dshot_start_pwm>:

/*
 * Start the timer channels.
 * Note: Enabling/disabling DMA request will restart a new cycle without PWM start/stop
 */
static void dshot_start_pwm() {
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(MOTOR_0_TIM, MOTOR_0_TIM_CHNL);
 8001180:	2100      	movs	r1, #0
 8001182:	4808      	ldr	r0, [pc, #32]	@ (80011a4 <dshot_start_pwm+0x28>)
 8001184:	f005 f99e 	bl	80064c4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_1_TIM, MOTOR_1_TIM_CHNL);
 8001188:	2104      	movs	r1, #4
 800118a:	4807      	ldr	r0, [pc, #28]	@ (80011a8 <dshot_start_pwm+0x2c>)
 800118c:	f005 f99a 	bl	80064c4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_2_TIM, MOTOR_2_TIM_CHNL);
 8001190:	2108      	movs	r1, #8
 8001192:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <dshot_start_pwm+0x28>)
 8001194:	f005 f996 	bl	80064c4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(MOTOR_3_TIM, MOTOR_3_TIM_CHNL);
 8001198:	210c      	movs	r1, #12
 800119a:	4803      	ldr	r0, [pc, #12]	@ (80011a8 <dshot_start_pwm+0x2c>)
 800119c:	f005 f992 	bl	80064c4 <HAL_TIM_PWM_Start>

}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	200004fc 	.word	0x200004fc
 80011a8:	20000544 	.word	0x20000544

080011ac <dshot_prepare_packet>:

static uint16_t dshot_prepare_packet(uint16_t value) {
 80011ac:	b480      	push	{r7}
 80011ae:	b087      	sub	sp, #28
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	4603      	mov	r3, r0
 80011b4:	80fb      	strh	r3, [r7, #6]
	uint16_t packet;
	bool dshot_telemetry = false;
 80011b6:	2300      	movs	r3, #0
 80011b8:	72fb      	strb	r3, [r7, #11]
	packet = (value << 1) | (dshot_telemetry ? 1 : 0);
 80011ba:	88fb      	ldrh	r3, [r7, #6]
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	b21a      	sxth	r2, r3
 80011c0:	7afb      	ldrb	r3, [r7, #11]
 80011c2:	b21b      	sxth	r3, r3
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b21b      	sxth	r3, r3
 80011c8:	813b      	strh	r3, [r7, #8]

	// compute checksum
	unsigned csum = 0;
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
	unsigned csum_data = packet;
 80011ce:	893b      	ldrh	r3, [r7, #8]
 80011d0:	613b      	str	r3, [r7, #16]

	for(int i = 0 ; i < 4 ; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	60fb      	str	r3, [r7, #12]
 80011d6:	e009      	b.n	80011ec <dshot_prepare_packet+0x40>
		csum ^= csum_data; // check each nibble
 80011d8:	697a      	ldr	r2, [r7, #20]
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	4053      	eors	r3, r2
 80011de:	617b      	str	r3, [r7, #20]
		csum_data >>= 4;
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	091b      	lsrs	r3, r3, #4
 80011e4:	613b      	str	r3, [r7, #16]
	for(int i = 0 ; i < 4 ; i++) {
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	3301      	adds	r3, #1
 80011ea:	60fb      	str	r3, [r7, #12]
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	2b03      	cmp	r3, #3
 80011f0:	ddf2      	ble.n	80011d8 <dshot_prepare_packet+0x2c>
	}
	csum &= 0xF;
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	f003 030f 	and.w	r3, r3, #15
 80011f8:	617b      	str	r3, [r7, #20]
	packet = (packet << 4) | csum;
 80011fa:	893b      	ldrh	r3, [r7, #8]
 80011fc:	011b      	lsls	r3, r3, #4
 80011fe:	b29a      	uxth	r2, r3
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	b29b      	uxth	r3, r3
 8001204:	4313      	orrs	r3, r2
 8001206:	813b      	strh	r3, [r7, #8]

	return packet;
 8001208:	893b      	ldrh	r3, [r7, #8]
}
 800120a:	4618      	mov	r0, r3
 800120c:	371c      	adds	r7, #28
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr

08001216 <dshot_prepare_dmabuffer>:

// convert 16 bit packet to 16 pwm signals
static void dshot_prepare_dmabuffer(uint32_t* motor_dmabuffer, uint16_t value) {
 8001216:	b580      	push	{r7, lr}
 8001218:	b084      	sub	sp, #16
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
 800121e:	460b      	mov	r3, r1
 8001220:	807b      	strh	r3, [r7, #2]
	uint16_t packet;
	packet = dshot_prepare_packet(value);
 8001222:	887b      	ldrh	r3, [r7, #2]
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff ffc1 	bl	80011ac <dshot_prepare_packet>
 800122a:	4603      	mov	r3, r0
 800122c:	81fb      	strh	r3, [r7, #14]

	for (int i = 0 ; i < 16 ; i++) {
 800122e:	2300      	movs	r3, #0
 8001230:	60bb      	str	r3, [r7, #8]
 8001232:	e011      	b.n	8001258 <dshot_prepare_dmabuffer+0x42>
		motor_dmabuffer[i] = (packet & 0x8000) ? MOTOR_BIT_1 : MOTOR_BIT_0;
 8001234:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001238:	2b00      	cmp	r3, #0
 800123a:	da01      	bge.n	8001240 <dshot_prepare_dmabuffer+0x2a>
 800123c:	220e      	movs	r2, #14
 800123e:	e000      	b.n	8001242 <dshot_prepare_dmabuffer+0x2c>
 8001240:	2207      	movs	r2, #7
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	6879      	ldr	r1, [r7, #4]
 8001248:	440b      	add	r3, r1
 800124a:	601a      	str	r2, [r3, #0]
		packet <<= 1;
 800124c:	89fb      	ldrh	r3, [r7, #14]
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	81fb      	strh	r3, [r7, #14]
	for (int i = 0 ; i < 16 ; i++) {
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	3301      	adds	r3, #1
 8001256:	60bb      	str	r3, [r7, #8]
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	2b0f      	cmp	r3, #15
 800125c:	ddea      	ble.n	8001234 <dshot_prepare_dmabuffer+0x1e>
	}

	motor_dmabuffer[16] = 0;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	3340      	adds	r3, #64	@ 0x40
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
	motor_dmabuffer[17] = 0;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	3344      	adds	r3, #68	@ 0x44
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
}
 800126e:	bf00      	nop
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
	...

08001278 <dshot_prepare_dmabuffer_all>:

static void dshot_prepare_dmabuffer_all(uint16_t* motor_values) {
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer(motor0_dmabuffer, motor_values[0]);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	4619      	mov	r1, r3
 8001286:	480e      	ldr	r0, [pc, #56]	@ (80012c0 <dshot_prepare_dmabuffer_all+0x48>)
 8001288:	f7ff ffc5 	bl	8001216 <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor1_dmabuffer, motor_values[1]);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3302      	adds	r3, #2
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	4619      	mov	r1, r3
 8001294:	480b      	ldr	r0, [pc, #44]	@ (80012c4 <dshot_prepare_dmabuffer_all+0x4c>)
 8001296:	f7ff ffbe 	bl	8001216 <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor2_dmabuffer, motor_values[2]);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	3304      	adds	r3, #4
 800129e:	881b      	ldrh	r3, [r3, #0]
 80012a0:	4619      	mov	r1, r3
 80012a2:	4809      	ldr	r0, [pc, #36]	@ (80012c8 <dshot_prepare_dmabuffer_all+0x50>)
 80012a4:	f7ff ffb7 	bl	8001216 <dshot_prepare_dmabuffer>
	dshot_prepare_dmabuffer(motor3_dmabuffer, motor_values[3]);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3306      	adds	r3, #6
 80012ac:	881b      	ldrh	r3, [r3, #0]
 80012ae:	4619      	mov	r1, r3
 80012b0:	4806      	ldr	r0, [pc, #24]	@ (80012cc <dshot_prepare_dmabuffer_all+0x54>)
 80012b2:	f7ff ffb0 	bl	8001216 <dshot_prepare_dmabuffer>
}
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	200002e4 	.word	0x200002e4
 80012c4:	2000032c 	.word	0x2000032c
 80012c8:	20000374 	.word	0x20000374
 80012cc:	200003bc 	.word	0x200003bc

080012d0 <dshot_dma_start>:

static void dshot_dma_start() {
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
	HAL_DMA_Start_IT(MOTOR_0_TIM->hdma[TIM_DMA_ID_CC1], (uint32_t)motor0_dmabuffer,
 80012d4:	4b14      	ldr	r3, [pc, #80]	@ (8001328 <dshot_dma_start+0x58>)
 80012d6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80012d8:	4914      	ldr	r1, [pc, #80]	@ (800132c <dshot_dma_start+0x5c>)
			(uint32_t)&MOTOR_0_TIM->Instance->CCR1, DSHOT_DMA_BUFFER_SIZE);
 80012da:	4b13      	ldr	r3, [pc, #76]	@ (8001328 <dshot_dma_start+0x58>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	3334      	adds	r3, #52	@ 0x34
	HAL_DMA_Start_IT(MOTOR_0_TIM->hdma[TIM_DMA_ID_CC1], (uint32_t)motor0_dmabuffer,
 80012e0:	461a      	mov	r2, r3
 80012e2:	2312      	movs	r3, #18
 80012e4:	f001 fd8c 	bl	8002e00 <HAL_DMA_Start_IT>

	HAL_DMA_Start_IT(MOTOR_1_TIM->hdma[TIM_DMA_ID_CC2], (uint32_t)motor1_dmabuffer,
 80012e8:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <dshot_dma_start+0x60>)
 80012ea:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80012ec:	4911      	ldr	r1, [pc, #68]	@ (8001334 <dshot_dma_start+0x64>)
				(uint32_t)&MOTOR_1_TIM->Instance->CCR2, DSHOT_DMA_BUFFER_SIZE);
 80012ee:	4b10      	ldr	r3, [pc, #64]	@ (8001330 <dshot_dma_start+0x60>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	3338      	adds	r3, #56	@ 0x38
	HAL_DMA_Start_IT(MOTOR_1_TIM->hdma[TIM_DMA_ID_CC2], (uint32_t)motor1_dmabuffer,
 80012f4:	461a      	mov	r2, r3
 80012f6:	2312      	movs	r3, #18
 80012f8:	f001 fd82 	bl	8002e00 <HAL_DMA_Start_IT>

	HAL_DMA_Start_IT(MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3], (uint32_t)motor2_dmabuffer,
 80012fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001328 <dshot_dma_start+0x58>)
 80012fe:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8001300:	490d      	ldr	r1, [pc, #52]	@ (8001338 <dshot_dma_start+0x68>)
				(uint32_t)&MOTOR_2_TIM->Instance->CCR3, DSHOT_DMA_BUFFER_SIZE);
 8001302:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <dshot_dma_start+0x58>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	333c      	adds	r3, #60	@ 0x3c
	HAL_DMA_Start_IT(MOTOR_2_TIM->hdma[TIM_DMA_ID_CC3], (uint32_t)motor2_dmabuffer,
 8001308:	461a      	mov	r2, r3
 800130a:	2312      	movs	r3, #18
 800130c:	f001 fd78 	bl	8002e00 <HAL_DMA_Start_IT>

	HAL_DMA_Start_IT(MOTOR_3_TIM->hdma[TIM_DMA_ID_CC4], (uint32_t)motor3_dmabuffer,
 8001310:	4b07      	ldr	r3, [pc, #28]	@ (8001330 <dshot_dma_start+0x60>)
 8001312:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001314:	4909      	ldr	r1, [pc, #36]	@ (800133c <dshot_dma_start+0x6c>)
				(uint32_t)&MOTOR_3_TIM->Instance->CCR4, DSHOT_DMA_BUFFER_SIZE);
 8001316:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <dshot_dma_start+0x60>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	3340      	adds	r3, #64	@ 0x40
	HAL_DMA_Start_IT(MOTOR_3_TIM->hdma[TIM_DMA_ID_CC4], (uint32_t)motor3_dmabuffer,
 800131c:	461a      	mov	r2, r3
 800131e:	2312      	movs	r3, #18
 8001320:	f001 fd6e 	bl	8002e00 <HAL_DMA_Start_IT>
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	200004fc 	.word	0x200004fc
 800132c:	200002e4 	.word	0x200002e4
 8001330:	20000544 	.word	0x20000544
 8001334:	2000032c 	.word	0x2000032c
 8001338:	20000374 	.word	0x20000374
 800133c:	200003bc 	.word	0x200003bc

08001340 <dshot_enable_dma_request>:

static void dshot_enable_dma_request() {
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
	__HAL_TIM_ENABLE_DMA(MOTOR_0_TIM, TIM_DMA_CC1);
 8001344:	4b12      	ldr	r3, [pc, #72]	@ (8001390 <dshot_enable_dma_request+0x50>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	68da      	ldr	r2, [r3, #12]
 800134a:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <dshot_enable_dma_request+0x50>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001352:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_1_TIM, TIM_DMA_CC2);
 8001354:	4b0f      	ldr	r3, [pc, #60]	@ (8001394 <dshot_enable_dma_request+0x54>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	68da      	ldr	r2, [r3, #12]
 800135a:	4b0e      	ldr	r3, [pc, #56]	@ (8001394 <dshot_enable_dma_request+0x54>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001362:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_2_TIM, TIM_DMA_CC3);
 8001364:	4b0a      	ldr	r3, [pc, #40]	@ (8001390 <dshot_enable_dma_request+0x50>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	68da      	ldr	r2, [r3, #12]
 800136a:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <dshot_enable_dma_request+0x50>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001372:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE_DMA(MOTOR_3_TIM, TIM_DMA_CC4);
 8001374:	4b07      	ldr	r3, [pc, #28]	@ (8001394 <dshot_enable_dma_request+0x54>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	68da      	ldr	r2, [r3, #12]
 800137a:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <dshot_enable_dma_request+0x54>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001382:	60da      	str	r2, [r3, #12]
}
 8001384:	bf00      	nop
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	200004fc 	.word	0x200004fc
 8001394:	20000544 	.word	0x20000544

08001398 <dshot_init>:

/* Function Definitions */

void dshot_init(dshot_type_e dshot_type) {
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	71fb      	strb	r3, [r7, #7]
	dshot_set_timer(dshot_type);
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff fe29 	bl	8000ffc <dshot_set_timer>
	dshot_put_tc_callback_function();
 80013aa:	f7ff fec9 	bl	8001140 <dshot_put_tc_callback_function>
	dshot_start_pwm();
 80013ae:	f7ff fee5 	bl	800117c <dshot_start_pwm>
}
 80013b2:	bf00      	nop
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <dshot_tx>:

void dshot_tx(double* motor_values) {
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b082      	sub	sp, #8
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
	dshot_prepare_dmabuffer_all(motor_values);
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f7ff ff58 	bl	8001278 <dshot_prepare_dmabuffer_all>
	dshot_dma_start();
 80013c8:	f7ff ff82 	bl	80012d0 <dshot_dma_start>
	dshot_enable_dma_request();
 80013cc:	f7ff ffb8 	bl	8001340 <dshot_enable_dma_request>
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	607b      	str	r3, [r7, #4]
 80013e2:	4b10      	ldr	r3, [pc, #64]	@ (8001424 <MX_GPIO_Init+0x4c>)
 80013e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001424 <MX_GPIO_Init+0x4c>)
 80013e8:	f043 0301 	orr.w	r3, r3, #1
 80013ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001424 <MX_GPIO_Init+0x4c>)
 80013f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013f2:	f003 0301 	and.w	r3, r3, #1
 80013f6:	607b      	str	r3, [r7, #4]
 80013f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	603b      	str	r3, [r7, #0]
 80013fe:	4b09      	ldr	r3, [pc, #36]	@ (8001424 <MX_GPIO_Init+0x4c>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	4a08      	ldr	r2, [pc, #32]	@ (8001424 <MX_GPIO_Init+0x4c>)
 8001404:	f043 0302 	orr.w	r3, r3, #2
 8001408:	6313      	str	r3, [r2, #48]	@ 0x30
 800140a:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <MX_GPIO_Init+0x4c>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	f003 0302 	and.w	r3, r3, #2
 8001412:	603b      	str	r3, [r7, #0]
 8001414:	683b      	ldr	r3, [r7, #0]

}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	40023800 	.word	0x40023800

08001428 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800142c:	4b12      	ldr	r3, [pc, #72]	@ (8001478 <MX_I2C1_Init+0x50>)
 800142e:	4a13      	ldr	r2, [pc, #76]	@ (800147c <MX_I2C1_Init+0x54>)
 8001430:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001432:	4b11      	ldr	r3, [pc, #68]	@ (8001478 <MX_I2C1_Init+0x50>)
 8001434:	4a12      	ldr	r2, [pc, #72]	@ (8001480 <MX_I2C1_Init+0x58>)
 8001436:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001438:	4b0f      	ldr	r3, [pc, #60]	@ (8001478 <MX_I2C1_Init+0x50>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800143e:	4b0e      	ldr	r3, [pc, #56]	@ (8001478 <MX_I2C1_Init+0x50>)
 8001440:	2200      	movs	r2, #0
 8001442:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001444:	4b0c      	ldr	r3, [pc, #48]	@ (8001478 <MX_I2C1_Init+0x50>)
 8001446:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800144a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800144c:	4b0a      	ldr	r3, [pc, #40]	@ (8001478 <MX_I2C1_Init+0x50>)
 800144e:	2200      	movs	r2, #0
 8001450:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001452:	4b09      	ldr	r3, [pc, #36]	@ (8001478 <MX_I2C1_Init+0x50>)
 8001454:	2200      	movs	r2, #0
 8001456:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001458:	4b07      	ldr	r3, [pc, #28]	@ (8001478 <MX_I2C1_Init+0x50>)
 800145a:	2200      	movs	r2, #0
 800145c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800145e:	4b06      	ldr	r3, [pc, #24]	@ (8001478 <MX_I2C1_Init+0x50>)
 8001460:	2200      	movs	r2, #0
 8001462:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001464:	4804      	ldr	r0, [pc, #16]	@ (8001478 <MX_I2C1_Init+0x50>)
 8001466:	f002 f911 	bl	800368c <HAL_I2C_Init>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001470:	f000 fe2c 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001474:	bf00      	nop
 8001476:	bd80      	pop	{r7, pc}
 8001478:	20000404 	.word	0x20000404
 800147c:	40005400 	.word	0x40005400
 8001480:	000186a0 	.word	0x000186a0

08001484 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08a      	sub	sp, #40	@ 0x28
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148c:	f107 0314 	add.w	r3, r7, #20
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a19      	ldr	r2, [pc, #100]	@ (8001508 <HAL_I2C_MspInit+0x84>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d12b      	bne.n	80014fe <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	613b      	str	r3, [r7, #16]
 80014aa:	4b18      	ldr	r3, [pc, #96]	@ (800150c <HAL_I2C_MspInit+0x88>)
 80014ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ae:	4a17      	ldr	r2, [pc, #92]	@ (800150c <HAL_I2C_MspInit+0x88>)
 80014b0:	f043 0302 	orr.w	r3, r3, #2
 80014b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014b6:	4b15      	ldr	r3, [pc, #84]	@ (800150c <HAL_I2C_MspInit+0x88>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	613b      	str	r3, [r7, #16]
 80014c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014c2:	23c0      	movs	r3, #192	@ 0xc0
 80014c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014c6:	2312      	movs	r3, #18
 80014c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ce:	2303      	movs	r3, #3
 80014d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014d2:	2304      	movs	r3, #4
 80014d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d6:	f107 0314 	add.w	r3, r7, #20
 80014da:	4619      	mov	r1, r3
 80014dc:	480c      	ldr	r0, [pc, #48]	@ (8001510 <HAL_I2C_MspInit+0x8c>)
 80014de:	f001 ff51 	bl	8003384 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	4b09      	ldr	r3, [pc, #36]	@ (800150c <HAL_I2C_MspInit+0x88>)
 80014e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ea:	4a08      	ldr	r2, [pc, #32]	@ (800150c <HAL_I2C_MspInit+0x88>)
 80014ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014f2:	4b06      	ldr	r3, [pc, #24]	@ (800150c <HAL_I2C_MspInit+0x88>)
 80014f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80014fe:	bf00      	nop
 8001500:	3728      	adds	r7, #40	@ 0x28
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	40005400 	.word	0x40005400
 800150c:	40023800 	.word	0x40023800
 8001510:	40020400 	.word	0x40020400

08001514 <normalize>:

/*
 *  Scales value to specified range
 *  Note: Channel outputs on transmitter have been adjusted to reflect the passed values to the function from normalized_data
 */
static double normalize(double value, double old_min, double old_max, double new_min, double new_max) {
 8001514:	b5b0      	push	{r4, r5, r7, lr}
 8001516:	b08a      	sub	sp, #40	@ 0x28
 8001518:	af00      	add	r7, sp, #0
 800151a:	ed87 0b08 	vstr	d0, [r7, #32]
 800151e:	ed87 1b06 	vstr	d1, [r7, #24]
 8001522:	ed87 2b04 	vstr	d2, [r7, #16]
 8001526:	ed87 3b02 	vstr	d3, [r7, #8]
 800152a:	ed87 4b00 	vstr	d4, [r7]
    return ((double)(value - old_min) * (new_max - new_min) / (double)(old_max - old_min)) + new_min;
 800152e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001532:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001536:	f7fe feaf 	bl	8000298 <__aeabi_dsub>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4614      	mov	r4, r2
 8001540:	461d      	mov	r5, r3
 8001542:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001546:	e9d7 0100 	ldrd	r0, r1, [r7]
 800154a:	f7fe fea5 	bl	8000298 <__aeabi_dsub>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4620      	mov	r0, r4
 8001554:	4629      	mov	r1, r5
 8001556:	f7ff f857 	bl	8000608 <__aeabi_dmul>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	4614      	mov	r4, r2
 8001560:	461d      	mov	r5, r3
 8001562:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001566:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800156a:	f7fe fe95 	bl	8000298 <__aeabi_dsub>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	4620      	mov	r0, r4
 8001574:	4629      	mov	r1, r5
 8001576:	f7ff f971 	bl	800085c <__aeabi_ddiv>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	4610      	mov	r0, r2
 8001580:	4619      	mov	r1, r3
 8001582:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001586:	f7fe fe89 	bl	800029c <__adddf3>
 800158a:	4602      	mov	r2, r0
 800158c:	460b      	mov	r3, r1
 800158e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001592:	eeb0 0a47 	vmov.f32	s0, s14
 8001596:	eef0 0a67 	vmov.f32	s1, s15
 800159a:	3728      	adds	r7, #40	@ 0x28
 800159c:	46bd      	mov	sp, r7
 800159e:	bdb0      	pop	{r4, r5, r7, pc}

080015a0 <normalize_data>:

static void normalize_data(uint16_t* channels, ibus_rx_t* ibus_rx_struct_ptr) {
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	6039      	str	r1, [r7, #0]
	// state is only set to -1 in process_iBus_data for now, but might make an alg to verify valeus
	float sum = 0;
 80015aa:	f04f 0300 	mov.w	r3, #0
 80015ae:	60fb      	str	r3, [r7, #12]
	/* normalize joystick values to be within -1.0 and 1.0 for pitch/roll/yaw and 0.0 to 1.0 for throttle */
	ibus_rx_struct_ptr->ch1 = normalize(channels[0], 4000, 56000, -100, 100), sum += ibus_rx_struct_ptr->ch1;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	881b      	ldrh	r3, [r3, #0]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7fe ffad 	bl	8000514 <__aeabi_ui2d>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	ed9f 4bb4 	vldr	d4, [pc, #720]	@ 8001890 <normalize_data+0x2f0>
 80015c2:	ed9f 3bb5 	vldr	d3, [pc, #724]	@ 8001898 <normalize_data+0x2f8>
 80015c6:	ed9f 2bb6 	vldr	d2, [pc, #728]	@ 80018a0 <normalize_data+0x300>
 80015ca:	ed9f 1bb7 	vldr	d1, [pc, #732]	@ 80018a8 <normalize_data+0x308>
 80015ce:	ec43 2b10 	vmov	d0, r2, r3
 80015d2:	f7ff ff9f 	bl	8001514 <normalize>
 80015d6:	eeb0 7a40 	vmov.f32	s14, s0
 80015da:	eef0 7a60 	vmov.f32	s15, s1
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	ed83 7b02 	vstr	d7, [r3, #8]
 80015e4:	68f8      	ldr	r0, [r7, #12]
 80015e6:	f7fe ffb7 	bl	8000558 <__aeabi_f2d>
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80015f0:	f7fe fe54 	bl	800029c <__adddf3>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	4610      	mov	r0, r2
 80015fa:	4619      	mov	r1, r3
 80015fc:	f7ff fadc 	bl	8000bb8 <__aeabi_d2f>
 8001600:	4603      	mov	r3, r0
 8001602:	60fb      	str	r3, [r7, #12]
	ibus_rx_struct_ptr->ch2 = normalize(channels[1], 4000, 56000, -100, 100), sum += ibus_rx_struct_ptr->ch2;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3302      	adds	r3, #2
 8001608:	881b      	ldrh	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f7fe ff82 	bl	8000514 <__aeabi_ui2d>
 8001610:	4602      	mov	r2, r0
 8001612:	460b      	mov	r3, r1
 8001614:	ed9f 4b9e 	vldr	d4, [pc, #632]	@ 8001890 <normalize_data+0x2f0>
 8001618:	ed9f 3b9f 	vldr	d3, [pc, #636]	@ 8001898 <normalize_data+0x2f8>
 800161c:	ed9f 2ba0 	vldr	d2, [pc, #640]	@ 80018a0 <normalize_data+0x300>
 8001620:	ed9f 1ba1 	vldr	d1, [pc, #644]	@ 80018a8 <normalize_data+0x308>
 8001624:	ec43 2b10 	vmov	d0, r2, r3
 8001628:	f7ff ff74 	bl	8001514 <normalize>
 800162c:	eeb0 7a40 	vmov.f32	s14, s0
 8001630:	eef0 7a60 	vmov.f32	s15, s1
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	ed83 7b04 	vstr	d7, [r3, #16]
 800163a:	68f8      	ldr	r0, [r7, #12]
 800163c:	f7fe ff8c 	bl	8000558 <__aeabi_f2d>
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001646:	f7fe fe29 	bl	800029c <__adddf3>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4610      	mov	r0, r2
 8001650:	4619      	mov	r1, r3
 8001652:	f7ff fab1 	bl	8000bb8 <__aeabi_d2f>
 8001656:	4603      	mov	r3, r0
 8001658:	60fb      	str	r3, [r7, #12]
	ibus_rx_struct_ptr->ch3 = normalize(channels[2], 4800, 56000, 0, 2000), sum += ibus_rx_struct_ptr->ch3;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	3304      	adds	r3, #4
 800165e:	881b      	ldrh	r3, [r3, #0]
 8001660:	4618      	mov	r0, r3
 8001662:	f7fe ff57 	bl	8000514 <__aeabi_ui2d>
 8001666:	4602      	mov	r2, r0
 8001668:	460b      	mov	r3, r1
 800166a:	ed9f 4b91 	vldr	d4, [pc, #580]	@ 80018b0 <normalize_data+0x310>
 800166e:	ed9f 3b92 	vldr	d3, [pc, #584]	@ 80018b8 <normalize_data+0x318>
 8001672:	ed9f 2b8b 	vldr	d2, [pc, #556]	@ 80018a0 <normalize_data+0x300>
 8001676:	ed9f 1b92 	vldr	d1, [pc, #584]	@ 80018c0 <normalize_data+0x320>
 800167a:	ec43 2b10 	vmov	d0, r2, r3
 800167e:	f7ff ff49 	bl	8001514 <normalize>
 8001682:	eeb0 7a40 	vmov.f32	s14, s0
 8001686:	eef0 7a60 	vmov.f32	s15, s1
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	ed83 7b06 	vstr	d7, [r3, #24]
 8001690:	68f8      	ldr	r0, [r7, #12]
 8001692:	f7fe ff61 	bl	8000558 <__aeabi_f2d>
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800169c:	f7fe fdfe 	bl	800029c <__adddf3>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
 80016a4:	4610      	mov	r0, r2
 80016a6:	4619      	mov	r1, r3
 80016a8:	f7ff fa86 	bl	8000bb8 <__aeabi_d2f>
 80016ac:	4603      	mov	r3, r0
 80016ae:	60fb      	str	r3, [r7, #12]
	ibus_rx_struct_ptr->ch4 = normalize(channels[3], 4000, 56000, -100, 100), sum += ibus_rx_struct_ptr->ch4;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	3306      	adds	r3, #6
 80016b4:	881b      	ldrh	r3, [r3, #0]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7fe ff2c 	bl	8000514 <__aeabi_ui2d>
 80016bc:	4602      	mov	r2, r0
 80016be:	460b      	mov	r3, r1
 80016c0:	ed9f 4b73 	vldr	d4, [pc, #460]	@ 8001890 <normalize_data+0x2f0>
 80016c4:	ed9f 3b74 	vldr	d3, [pc, #464]	@ 8001898 <normalize_data+0x2f8>
 80016c8:	ed9f 2b75 	vldr	d2, [pc, #468]	@ 80018a0 <normalize_data+0x300>
 80016cc:	ed9f 1b76 	vldr	d1, [pc, #472]	@ 80018a8 <normalize_data+0x308>
 80016d0:	ec43 2b10 	vmov	d0, r2, r3
 80016d4:	f7ff ff1e 	bl	8001514 <normalize>
 80016d8:	eeb0 7a40 	vmov.f32	s14, s0
 80016dc:	eef0 7a60 	vmov.f32	s15, s1
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	ed83 7b08 	vstr	d7, [r3, #32]
 80016e6:	68f8      	ldr	r0, [r7, #12]
 80016e8:	f7fe ff36 	bl	8000558 <__aeabi_f2d>
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80016f2:	f7fe fdd3 	bl	800029c <__adddf3>
 80016f6:	4602      	mov	r2, r0
 80016f8:	460b      	mov	r3, r1
 80016fa:	4610      	mov	r0, r2
 80016fc:	4619      	mov	r1, r3
 80016fe:	f7ff fa5b 	bl	8000bb8 <__aeabi_d2f>
 8001702:	4603      	mov	r3, r0
 8001704:	60fb      	str	r3, [r7, #12]

	/* normalize switch values to be between 0.0 and 1.0 */
	ibus_rx_struct_ptr->ch5 = normalize(channels[4], 55000, 58000, 0.0, 1.0), sum += ibus_rx_struct_ptr->ch5;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	3308      	adds	r3, #8
 800170a:	881b      	ldrh	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f7fe ff01 	bl	8000514 <__aeabi_ui2d>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	ed9f 4b6c 	vldr	d4, [pc, #432]	@ 80018c8 <normalize_data+0x328>
 800171a:	ed9f 3b67 	vldr	d3, [pc, #412]	@ 80018b8 <normalize_data+0x318>
 800171e:	ed9f 2b6c 	vldr	d2, [pc, #432]	@ 80018d0 <normalize_data+0x330>
 8001722:	ed9f 1b6d 	vldr	d1, [pc, #436]	@ 80018d8 <normalize_data+0x338>
 8001726:	ec43 2b10 	vmov	d0, r2, r3
 800172a:	f7ff fef3 	bl	8001514 <normalize>
 800172e:	eeb0 7a40 	vmov.f32	s14, s0
 8001732:	eef0 7a60 	vmov.f32	s15, s1
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	ed83 7b0a 	vstr	d7, [r3, #40]	@ 0x28
 800173c:	68f8      	ldr	r0, [r7, #12]
 800173e:	f7fe ff0b 	bl	8000558 <__aeabi_f2d>
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001748:	f7fe fda8 	bl	800029c <__adddf3>
 800174c:	4602      	mov	r2, r0
 800174e:	460b      	mov	r3, r1
 8001750:	4610      	mov	r0, r2
 8001752:	4619      	mov	r1, r3
 8001754:	f7ff fa30 	bl	8000bb8 <__aeabi_d2f>
 8001758:	4603      	mov	r3, r0
 800175a:	60fb      	str	r3, [r7, #12]
	ibus_rx_struct_ptr->ch6 = normalize(channels[5], 55000, 58000, 0.0, 1.0), sum += ibus_rx_struct_ptr->ch6;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	330a      	adds	r3, #10
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	4618      	mov	r0, r3
 8001764:	f7fe fed6 	bl	8000514 <__aeabi_ui2d>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	ed9f 4b56 	vldr	d4, [pc, #344]	@ 80018c8 <normalize_data+0x328>
 8001770:	ed9f 3b51 	vldr	d3, [pc, #324]	@ 80018b8 <normalize_data+0x318>
 8001774:	ed9f 2b56 	vldr	d2, [pc, #344]	@ 80018d0 <normalize_data+0x330>
 8001778:	ed9f 1b57 	vldr	d1, [pc, #348]	@ 80018d8 <normalize_data+0x338>
 800177c:	ec43 2b10 	vmov	d0, r2, r3
 8001780:	f7ff fec8 	bl	8001514 <normalize>
 8001784:	eeb0 7a40 	vmov.f32	s14, s0
 8001788:	eef0 7a60 	vmov.f32	s15, s1
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	ed83 7b0c 	vstr	d7, [r3, #48]	@ 0x30
 8001792:	68f8      	ldr	r0, [r7, #12]
 8001794:	f7fe fee0 	bl	8000558 <__aeabi_f2d>
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800179e:	f7fe fd7d 	bl	800029c <__adddf3>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f7ff fa05 	bl	8000bb8 <__aeabi_d2f>
 80017ae:	4603      	mov	r3, r0
 80017b0:	60fb      	str	r3, [r7, #12]
	ibus_rx_struct_ptr->ch7 = normalize(channels[6], 55000, 58000, 0.0, 1.0), sum += ibus_rx_struct_ptr->ch7;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	330c      	adds	r3, #12
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7fe feab 	bl	8000514 <__aeabi_ui2d>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	ed9f 4b41 	vldr	d4, [pc, #260]	@ 80018c8 <normalize_data+0x328>
 80017c6:	ed9f 3b3c 	vldr	d3, [pc, #240]	@ 80018b8 <normalize_data+0x318>
 80017ca:	ed9f 2b41 	vldr	d2, [pc, #260]	@ 80018d0 <normalize_data+0x330>
 80017ce:	ed9f 1b42 	vldr	d1, [pc, #264]	@ 80018d8 <normalize_data+0x338>
 80017d2:	ec43 2b10 	vmov	d0, r2, r3
 80017d6:	f7ff fe9d 	bl	8001514 <normalize>
 80017da:	eeb0 7a40 	vmov.f32	s14, s0
 80017de:	eef0 7a60 	vmov.f32	s15, s1
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	ed83 7b0e 	vstr	d7, [r3, #56]	@ 0x38
 80017e8:	68f8      	ldr	r0, [r7, #12]
 80017ea:	f7fe feb5 	bl	8000558 <__aeabi_f2d>
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80017f4:	f7fe fd52 	bl	800029c <__adddf3>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	4610      	mov	r0, r2
 80017fe:	4619      	mov	r1, r3
 8001800:	f7ff f9da 	bl	8000bb8 <__aeabi_d2f>
 8001804:	4603      	mov	r3, r0
 8001806:	60fb      	str	r3, [r7, #12]
	ibus_rx_struct_ptr->ch8 = normalize(channels[7], 55000, 58000, 0.0, 1.0), sum += ibus_rx_struct_ptr->ch8;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	330e      	adds	r3, #14
 800180c:	881b      	ldrh	r3, [r3, #0]
 800180e:	4618      	mov	r0, r3
 8001810:	f7fe fe80 	bl	8000514 <__aeabi_ui2d>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	ed9f 4b2b 	vldr	d4, [pc, #172]	@ 80018c8 <normalize_data+0x328>
 800181c:	ed9f 3b26 	vldr	d3, [pc, #152]	@ 80018b8 <normalize_data+0x318>
 8001820:	ed9f 2b2b 	vldr	d2, [pc, #172]	@ 80018d0 <normalize_data+0x330>
 8001824:	ed9f 1b2c 	vldr	d1, [pc, #176]	@ 80018d8 <normalize_data+0x338>
 8001828:	ec43 2b10 	vmov	d0, r2, r3
 800182c:	f7ff fe72 	bl	8001514 <normalize>
 8001830:	eeb0 7a40 	vmov.f32	s14, s0
 8001834:	eef0 7a60 	vmov.f32	s15, s1
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	ed83 7b10 	vstr	d7, [r3, #64]	@ 0x40
 800183e:	68f8      	ldr	r0, [r7, #12]
 8001840:	f7fe fe8a 	bl	8000558 <__aeabi_f2d>
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800184a:	f7fe fd27 	bl	800029c <__adddf3>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	f7ff f9af 	bl	8000bb8 <__aeabi_d2f>
 800185a:	4603      	mov	r3, r0
 800185c:	60fb      	str	r3, [r7, #12]

	// Update Ibus Rx state
	(ibus_rx_struct_ptr->chsum != sum) ? (ibus_rx_struct_ptr->state = 1), (ibus_rx_struct_ptr->chsum = sum) : (ibus_rx_struct_ptr->state = 0);
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8001864:	ed97 7a03 	vldr	s14, [r7, #12]
 8001868:	eeb4 7a67 	vcmp.f32	s14, s15
 800186c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001870:	d006      	beq.n	8001880 <normalize_data+0x2e0>
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	2201      	movs	r2, #1
 8001876:	701a      	strb	r2, [r3, #0]
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	68fa      	ldr	r2, [r7, #12]
 800187c:	659a      	str	r2, [r3, #88]	@ 0x58
}
 800187e:	e002      	b.n	8001886 <normalize_data+0x2e6>
	(ibus_rx_struct_ptr->chsum != sum) ? (ibus_rx_struct_ptr->state = 1), (ibus_rx_struct_ptr->chsum = sum) : (ibus_rx_struct_ptr->state = 0);
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	2200      	movs	r2, #0
 8001884:	701a      	strb	r2, [r3, #0]
}
 8001886:	bf00      	nop
 8001888:	3710      	adds	r7, #16
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	00000000 	.word	0x00000000
 8001894:	40590000 	.word	0x40590000
 8001898:	00000000 	.word	0x00000000
 800189c:	c0590000 	.word	0xc0590000
 80018a0:	00000000 	.word	0x00000000
 80018a4:	40eb5800 	.word	0x40eb5800
 80018a8:	00000000 	.word	0x00000000
 80018ac:	40af4000 	.word	0x40af4000
 80018b0:	00000000 	.word	0x00000000
 80018b4:	409f4000 	.word	0x409f4000
	...
 80018c4:	40b2c000 	.word	0x40b2c000
 80018c8:	00000000 	.word	0x00000000
 80018cc:	3ff00000 	.word	0x3ff00000
 80018d0:	00000000 	.word	0x00000000
 80018d4:	40ec5200 	.word	0x40ec5200
 80018d8:	00000000 	.word	0x00000000
 80018dc:	40eadb00 	.word	0x40eadb00

080018e0 <debug_ibus_channels>:

#ifdef IBUS_DEBUG
static void debug_ibus_channels(ibus_rx_t* ibus_rx_struct_ptr) {
 80018e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018e4:	f5ad 7d0b 	sub.w	sp, sp, #556	@ 0x22c
 80018e8:	af0a      	add	r7, sp, #40	@ 0x28
 80018ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018f2:	6018      	str	r0, [r3, #0]
	// Print channel values and state for debugging
	char message_buffer[500];

	sprintf(message_buffer, "Ch1: %.02f\r\nCh2: %.02f\r\nCh3: %.02f\r\nCh4: %.02f\r\nCh5: %.02f\r\nState: %d\r\n",
 80018f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	e9d3 ab02 	ldrd	sl, fp, [r3, #8]
 8001902:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001906:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001910:	f507 7100 	add.w	r1, r7, #512	@ 0x200
 8001914:	f5a1 71fe 	sub.w	r1, r1, #508	@ 0x1fc
 8001918:	6809      	ldr	r1, [r1, #0]
 800191a:	e9d1 0106 	ldrd	r0, r1, [r1, #24]
 800191e:	f507 7400 	add.w	r4, r7, #512	@ 0x200
 8001922:	f5a4 74fe 	sub.w	r4, r4, #508	@ 0x1fc
 8001926:	6824      	ldr	r4, [r4, #0]
 8001928:	e9d4 4508 	ldrd	r4, r5, [r4, #32]
 800192c:	f507 7600 	add.w	r6, r7, #512	@ 0x200
 8001930:	f5a6 76fe 	sub.w	r6, r6, #508	@ 0x1fc
 8001934:	6836      	ldr	r6, [r6, #0]
 8001936:	e9d6 890a 	ldrd	r8, r9, [r6, #40]	@ 0x28
			ibus_rx_struct_ptr->ch1, ibus_rx_struct_ptr->ch2, ibus_rx_struct_ptr->ch3, ibus_rx_struct_ptr->ch4,
			ibus_rx_struct_ptr->ch5,ibus_rx_struct_ptr->state);
 800193a:	f507 7600 	add.w	r6, r7, #512	@ 0x200
 800193e:	f5a6 76fe 	sub.w	r6, r6, #508	@ 0x1fc
 8001942:	6836      	ldr	r6, [r6, #0]
 8001944:	7836      	ldrb	r6, [r6, #0]
	sprintf(message_buffer, "Ch1: %.02f\r\nCh2: %.02f\r\nCh3: %.02f\r\nCh4: %.02f\r\nCh5: %.02f\r\nState: %d\r\n",
 8001946:	f107 0c0c 	add.w	ip, r7, #12
 800194a:	9608      	str	r6, [sp, #32]
 800194c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001950:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001954:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001958:	e9cd 2300 	strd	r2, r3, [sp]
 800195c:	4652      	mov	r2, sl
 800195e:	465b      	mov	r3, fp
 8001960:	490b      	ldr	r1, [pc, #44]	@ (8001990 <debug_ibus_channels+0xb0>)
 8001962:	4660      	mov	r0, ip
 8001964:	f00a fa54 	bl	800be10 <siprintf>

	CDC_Transmit_FS((uint8_t*)message_buffer, strlen(message_buffer));
 8001968:	f107 030c 	add.w	r3, r7, #12
 800196c:	4618      	mov	r0, r3
 800196e:	f7fe fc87 	bl	8000280 <strlen>
 8001972:	4603      	mov	r3, r0
 8001974:	b29a      	uxth	r2, r3
 8001976:	f107 030c 	add.w	r3, r7, #12
 800197a:	4611      	mov	r1, r2
 800197c:	4618      	mov	r0, r3
 800197e:	f009 f99d 	bl	800acbc <CDC_Transmit_FS>
}
 8001982:	bf00      	nop
 8001984:	f507 7701 	add.w	r7, r7, #516	@ 0x204
 8001988:	46bd      	mov	sp, r7
 800198a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800198e:	bf00      	nop
 8001990:	0800e288 	.word	0x0800e288

08001994 <process_iBus_data>:
}
#endif /* IBUS_DBUG */

/* Functions */

void process_iBus_data(uint8_t *data, ibus_rx_t* ibus_rx_struct_ptr) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b08c      	sub	sp, #48	@ 0x30
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
    uint16_t channels[14];
    uint16_t checksum = 0;
 800199e:	2300      	movs	r3, #0
 80019a0:	857b      	strh	r3, [r7, #42]	@ 0x2a
    received_checksum = (uint16_t)(((uint16_t)data[30] << 8) | data[31]);

    if (checksum == received_checksum) {
#endif /* CHECKSUM */
    	// decode buffer packets
        for (int i = 0; i < 14; i++) {
 80019a2:	2300      	movs	r3, #0
 80019a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019a6:	e01a      	b.n	80019de <process_iBus_data+0x4a>
        	channels[i] = (uint16_t)(((uint16_t)data[2 * i + 3] << 8) | data[2 * i + 2]);
 80019a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019aa:	005b      	lsls	r3, r3, #1
 80019ac:	3303      	adds	r3, #3
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	4413      	add	r3, r2
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	021b      	lsls	r3, r3, #8
 80019b6:	b21a      	sxth	r2, r3
 80019b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	3302      	adds	r3, #2
 80019be:	6879      	ldr	r1, [r7, #4]
 80019c0:	440b      	add	r3, r1
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	b21b      	sxth	r3, r3
 80019c6:	4313      	orrs	r3, r2
 80019c8:	b21b      	sxth	r3, r3
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019ce:	005b      	lsls	r3, r3, #1
 80019d0:	3330      	adds	r3, #48	@ 0x30
 80019d2:	443b      	add	r3, r7
 80019d4:	f823 2c24 	strh.w	r2, [r3, #-36]
        for (int i = 0; i < 14; i++) {
 80019d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019da:	3301      	adds	r3, #1
 80019dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80019de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019e0:	2b0d      	cmp	r3, #13
 80019e2:	dde1      	ble.n	80019a8 <process_iBus_data+0x14>
        }
        // format and store channel data
        normalize_data(channels, ibus_rx_struct_ptr);
 80019e4:	f107 030c 	add.w	r3, r7, #12
 80019e8:	6839      	ldr	r1, [r7, #0]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fdd8 	bl	80015a0 <normalize_data>
#ifdef IBUS_DEBUG
        debug_ibus_channels(ibus_rx_struct_ptr);
 80019f0:	6838      	ldr	r0, [r7, #0]
 80019f2:	f7ff ff75 	bl	80018e0 <debug_ibus_channels>
    } else {
        // Handle checksum error
    	debug_ibus_packets(data);
    }
#endif
}
 80019f6:	bf00      	nop
 80019f8:	3730      	adds	r7, #48	@ 0x30
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
	...

08001a00 <read_accel>:
float gyro_error_y = 0;
float gyro_error_z = 0;

/* Static Functions */

static void read_accel(accel* drone_accel) {
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b088      	sub	sp, #32
 8001a04:	af04      	add	r7, sp, #16
 8001a06:	6078      	str	r0, [r7, #4]
	uint8_t rec_data[6];
	// read 6 bytes of data starting from ACCEL_XOUT_H Register
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, rec_data, 6, 1000);
 8001a08:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a0c:	9302      	str	r3, [sp, #8]
 8001a0e:	2306      	movs	r3, #6
 8001a10:	9301      	str	r3, [sp, #4]
 8001a12:	f107 0308 	add.w	r3, r7, #8
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	2301      	movs	r3, #1
 8001a1a:	223b      	movs	r2, #59	@ 0x3b
 8001a1c:	21d0      	movs	r1, #208	@ 0xd0
 8001a1e:	482f      	ldr	r0, [pc, #188]	@ (8001adc <read_accel+0xdc>)
 8001a20:	f002 f872 	bl	8003b08 <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(rec_data[0] << 8 | rec_data[1]);
 8001a24:	7a3b      	ldrb	r3, [r7, #8]
 8001a26:	021b      	lsls	r3, r3, #8
 8001a28:	b21a      	sxth	r2, r3
 8001a2a:	7a7b      	ldrb	r3, [r7, #9]
 8001a2c:	b21b      	sxth	r3, r3
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	b21a      	sxth	r2, r3
 8001a32:	4b2b      	ldr	r3, [pc, #172]	@ (8001ae0 <read_accel+0xe0>)
 8001a34:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(rec_data[2] << 8 | rec_data[3]);
 8001a36:	7abb      	ldrb	r3, [r7, #10]
 8001a38:	021b      	lsls	r3, r3, #8
 8001a3a:	b21a      	sxth	r2, r3
 8001a3c:	7afb      	ldrb	r3, [r7, #11]
 8001a3e:	b21b      	sxth	r3, r3
 8001a40:	4313      	orrs	r3, r2
 8001a42:	b21a      	sxth	r2, r3
 8001a44:	4b27      	ldr	r3, [pc, #156]	@ (8001ae4 <read_accel+0xe4>)
 8001a46:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(rec_data[4] << 8 | rec_data[5]);
 8001a48:	7b3b      	ldrb	r3, [r7, #12]
 8001a4a:	021b      	lsls	r3, r3, #8
 8001a4c:	b21a      	sxth	r2, r3
 8001a4e:	7b7b      	ldrb	r3, [r7, #13]
 8001a50:	b21b      	sxth	r3, r3
 8001a52:	4313      	orrs	r3, r2
 8001a54:	b21a      	sxth	r2, r3
 8001a56:	4b24      	ldr	r3, [pc, #144]	@ (8001ae8 <read_accel+0xe8>)
 8001a58:	801a      	strh	r2, [r3, #0]

	// convert raw values into g's and store in accel struct
	drone_accel->x = Accel_X_RAW / 16384.0;
 8001a5a:	4b21      	ldr	r3, [pc, #132]	@ (8001ae0 <read_accel+0xe0>)
 8001a5c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7fe fd67 	bl	8000534 <__aeabi_i2d>
 8001a66:	f04f 0200 	mov.w	r2, #0
 8001a6a:	4b20      	ldr	r3, [pc, #128]	@ (8001aec <read_accel+0xec>)
 8001a6c:	f7fe fef6 	bl	800085c <__aeabi_ddiv>
 8001a70:	4602      	mov	r2, r0
 8001a72:	460b      	mov	r3, r1
 8001a74:	4610      	mov	r0, r2
 8001a76:	4619      	mov	r1, r3
 8001a78:	f7ff f89e 	bl	8000bb8 <__aeabi_d2f>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	601a      	str	r2, [r3, #0]
	drone_accel->y = Accel_Y_RAW / 16384.0;
 8001a82:	4b18      	ldr	r3, [pc, #96]	@ (8001ae4 <read_accel+0xe4>)
 8001a84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7fe fd53 	bl	8000534 <__aeabi_i2d>
 8001a8e:	f04f 0200 	mov.w	r2, #0
 8001a92:	4b16      	ldr	r3, [pc, #88]	@ (8001aec <read_accel+0xec>)
 8001a94:	f7fe fee2 	bl	800085c <__aeabi_ddiv>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4610      	mov	r0, r2
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	f7ff f88a 	bl	8000bb8 <__aeabi_d2f>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	605a      	str	r2, [r3, #4]
	drone_accel->z = Accel_Z_RAW / 16384.0;
 8001aaa:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae8 <read_accel+0xe8>)
 8001aac:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7fe fd3f 	bl	8000534 <__aeabi_i2d>
 8001ab6:	f04f 0200 	mov.w	r2, #0
 8001aba:	4b0c      	ldr	r3, [pc, #48]	@ (8001aec <read_accel+0xec>)
 8001abc:	f7fe fece 	bl	800085c <__aeabi_ddiv>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4610      	mov	r0, r2
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	f7ff f876 	bl	8000bb8 <__aeabi_d2f>
 8001acc:	4602      	mov	r2, r0
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
}
 8001ad2:	bf00      	nop
 8001ad4:	3710      	adds	r7, #16
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000404 	.word	0x20000404
 8001ae0:	20000458 	.word	0x20000458
 8001ae4:	2000045a 	.word	0x2000045a
 8001ae8:	2000045c 	.word	0x2000045c
 8001aec:	40d00000 	.word	0x40d00000

08001af0 <read_gyro>:

static void read_gyro(gyro* drone_gyro) {
 8001af0:	b5b0      	push	{r4, r5, r7, lr}
 8001af2:	b088      	sub	sp, #32
 8001af4:	af04      	add	r7, sp, #16
 8001af6:	6078      	str	r0, [r7, #4]
	uint8_t rec_data[6];
	// read 6 BYTES of data starting from GYRO_XOUT_H register
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, rec_data, 6, 1000);
 8001af8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001afc:	9302      	str	r3, [sp, #8]
 8001afe:	2306      	movs	r3, #6
 8001b00:	9301      	str	r3, [sp, #4]
 8001b02:	f107 0308 	add.w	r3, r7, #8
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	2301      	movs	r3, #1
 8001b0a:	2243      	movs	r2, #67	@ 0x43
 8001b0c:	21d0      	movs	r1, #208	@ 0xd0
 8001b0e:	4848      	ldr	r0, [pc, #288]	@ (8001c30 <read_gyro+0x140>)
 8001b10:	f001 fffa 	bl	8003b08 <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(rec_data[0] << 8 | rec_data[1]);
 8001b14:	7a3b      	ldrb	r3, [r7, #8]
 8001b16:	021b      	lsls	r3, r3, #8
 8001b18:	b21a      	sxth	r2, r3
 8001b1a:	7a7b      	ldrb	r3, [r7, #9]
 8001b1c:	b21b      	sxth	r3, r3
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	b21a      	sxth	r2, r3
 8001b22:	4b44      	ldr	r3, [pc, #272]	@ (8001c34 <read_gyro+0x144>)
 8001b24:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(rec_data[2] << 8 | rec_data[3]);
 8001b26:	7abb      	ldrb	r3, [r7, #10]
 8001b28:	021b      	lsls	r3, r3, #8
 8001b2a:	b21a      	sxth	r2, r3
 8001b2c:	7afb      	ldrb	r3, [r7, #11]
 8001b2e:	b21b      	sxth	r3, r3
 8001b30:	4313      	orrs	r3, r2
 8001b32:	b21a      	sxth	r2, r3
 8001b34:	4b40      	ldr	r3, [pc, #256]	@ (8001c38 <read_gyro+0x148>)
 8001b36:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(rec_data[4] << 8 | rec_data[5]);
 8001b38:	7b3b      	ldrb	r3, [r7, #12]
 8001b3a:	021b      	lsls	r3, r3, #8
 8001b3c:	b21a      	sxth	r2, r3
 8001b3e:	7b7b      	ldrb	r3, [r7, #13]
 8001b40:	b21b      	sxth	r3, r3
 8001b42:	4313      	orrs	r3, r2
 8001b44:	b21a      	sxth	r2, r3
 8001b46:	4b3d      	ldr	r3, [pc, #244]	@ (8001c3c <read_gyro+0x14c>)
 8001b48:	801a      	strh	r2, [r3, #0]

	// convert raw values into degrees per second (dps) and store in gyro struct
	drone_gyro->x = (Gyro_X_RAW / 131.0) - gyro_error_x;
 8001b4a:	4b3a      	ldr	r3, [pc, #232]	@ (8001c34 <read_gyro+0x144>)
 8001b4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7fe fcef 	bl	8000534 <__aeabi_i2d>
 8001b56:	a334      	add	r3, pc, #208	@ (adr r3, 8001c28 <read_gyro+0x138>)
 8001b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b5c:	f7fe fe7e 	bl	800085c <__aeabi_ddiv>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4614      	mov	r4, r2
 8001b66:	461d      	mov	r5, r3
 8001b68:	4b35      	ldr	r3, [pc, #212]	@ (8001c40 <read_gyro+0x150>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7fe fcf3 	bl	8000558 <__aeabi_f2d>
 8001b72:	4602      	mov	r2, r0
 8001b74:	460b      	mov	r3, r1
 8001b76:	4620      	mov	r0, r4
 8001b78:	4629      	mov	r1, r5
 8001b7a:	f7fe fb8d 	bl	8000298 <__aeabi_dsub>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	460b      	mov	r3, r1
 8001b82:	4610      	mov	r0, r2
 8001b84:	4619      	mov	r1, r3
 8001b86:	f7ff f817 	bl	8000bb8 <__aeabi_d2f>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	601a      	str	r2, [r3, #0]
	drone_gyro->y = (Gyro_Y_RAW / 131.0) - gyro_error_y;
 8001b90:	4b29      	ldr	r3, [pc, #164]	@ (8001c38 <read_gyro+0x148>)
 8001b92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f7fe fccc 	bl	8000534 <__aeabi_i2d>
 8001b9c:	a322      	add	r3, pc, #136	@ (adr r3, 8001c28 <read_gyro+0x138>)
 8001b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba2:	f7fe fe5b 	bl	800085c <__aeabi_ddiv>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	460b      	mov	r3, r1
 8001baa:	4614      	mov	r4, r2
 8001bac:	461d      	mov	r5, r3
 8001bae:	4b25      	ldr	r3, [pc, #148]	@ (8001c44 <read_gyro+0x154>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7fe fcd0 	bl	8000558 <__aeabi_f2d>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	460b      	mov	r3, r1
 8001bbc:	4620      	mov	r0, r4
 8001bbe:	4629      	mov	r1, r5
 8001bc0:	f7fe fb6a 	bl	8000298 <__aeabi_dsub>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	460b      	mov	r3, r1
 8001bc8:	4610      	mov	r0, r2
 8001bca:	4619      	mov	r1, r3
 8001bcc:	f7fe fff4 	bl	8000bb8 <__aeabi_d2f>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	605a      	str	r2, [r3, #4]
	drone_gyro->z = (Gyro_Z_RAW / 131.0) - gyro_error_z;
 8001bd6:	4b19      	ldr	r3, [pc, #100]	@ (8001c3c <read_gyro+0x14c>)
 8001bd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f7fe fca9 	bl	8000534 <__aeabi_i2d>
 8001be2:	a311      	add	r3, pc, #68	@ (adr r3, 8001c28 <read_gyro+0x138>)
 8001be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001be8:	f7fe fe38 	bl	800085c <__aeabi_ddiv>
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	4614      	mov	r4, r2
 8001bf2:	461d      	mov	r5, r3
 8001bf4:	4b14      	ldr	r3, [pc, #80]	@ (8001c48 <read_gyro+0x158>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7fe fcad 	bl	8000558 <__aeabi_f2d>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	460b      	mov	r3, r1
 8001c02:	4620      	mov	r0, r4
 8001c04:	4629      	mov	r1, r5
 8001c06:	f7fe fb47 	bl	8000298 <__aeabi_dsub>
 8001c0a:	4602      	mov	r2, r0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	4610      	mov	r0, r2
 8001c10:	4619      	mov	r1, r3
 8001c12:	f7fe ffd1 	bl	8000bb8 <__aeabi_d2f>
 8001c16:	4602      	mov	r2, r0
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	609a      	str	r2, [r3, #8]
}
 8001c1c:	bf00      	nop
 8001c1e:	3710      	adds	r7, #16
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bdb0      	pop	{r4, r5, r7, pc}
 8001c24:	f3af 8000 	nop.w
 8001c28:	00000000 	.word	0x00000000
 8001c2c:	40606000 	.word	0x40606000
 8001c30:	20000404 	.word	0x20000404
 8001c34:	2000045e 	.word	0x2000045e
 8001c38:	20000460 	.word	0x20000460
 8001c3c:	20000462 	.word	0x20000462
 8001c40:	20000468 	.word	0x20000468
 8001c44:	2000046c 	.word	0x2000046c
 8001c48:	20000470 	.word	0x20000470
 8001c4c:	00000000 	.word	0x00000000

08001c50 <read_temp>:

static void read_temp(mpu* drone_mpu) {
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b088      	sub	sp, #32
 8001c54:	af04      	add	r7, sp, #16
 8001c56:	6078      	str	r0, [r7, #4]
	uint8_t rec_data[2];
	// read 6 BYTES of data starting from
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, TEMP_OUT_H_REG, 1, rec_data, 2, 1000);
 8001c58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c5c:	9302      	str	r3, [sp, #8]
 8001c5e:	2302      	movs	r3, #2
 8001c60:	9301      	str	r3, [sp, #4]
 8001c62:	f107 030c 	add.w	r3, r7, #12
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	2301      	movs	r3, #1
 8001c6a:	2241      	movs	r2, #65	@ 0x41
 8001c6c:	21d0      	movs	r1, #208	@ 0xd0
 8001c6e:	4818      	ldr	r0, [pc, #96]	@ (8001cd0 <read_temp+0x80>)
 8001c70:	f001 ff4a 	bl	8003b08 <HAL_I2C_Mem_Read>
	raw_temp = (int16_t)(rec_data[0] << 8 | rec_data[1]);
 8001c74:	7b3b      	ldrb	r3, [r7, #12]
 8001c76:	021b      	lsls	r3, r3, #8
 8001c78:	b21a      	sxth	r2, r3
 8001c7a:	7b7b      	ldrb	r3, [r7, #13]
 8001c7c:	b21b      	sxth	r3, r3
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	b21a      	sxth	r2, r3
 8001c82:	4b14      	ldr	r3, [pc, #80]	@ (8001cd4 <read_temp+0x84>)
 8001c84:	801a      	strh	r2, [r3, #0]
	drone_mpu->temp = (raw_temp / 340.0) + 36.53;
 8001c86:	4b13      	ldr	r3, [pc, #76]	@ (8001cd4 <read_temp+0x84>)
 8001c88:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7fe fc51 	bl	8000534 <__aeabi_i2d>
 8001c92:	f04f 0200 	mov.w	r2, #0
 8001c96:	4b10      	ldr	r3, [pc, #64]	@ (8001cd8 <read_temp+0x88>)
 8001c98:	f7fe fde0 	bl	800085c <__aeabi_ddiv>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	460b      	mov	r3, r1
 8001ca0:	4610      	mov	r0, r2
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	a308      	add	r3, pc, #32	@ (adr r3, 8001cc8 <read_temp+0x78>)
 8001ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001caa:	f7fe faf7 	bl	800029c <__adddf3>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4610      	mov	r0, r2
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	f7fe ff7f 	bl	8000bb8 <__aeabi_d2f>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
}
 8001cc0:	bf00      	nop
 8001cc2:	3710      	adds	r7, #16
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	0a3d70a4 	.word	0x0a3d70a4
 8001ccc:	404243d7 	.word	0x404243d7
 8001cd0:	20000404 	.word	0x20000404
 8001cd4:	20000464 	.word	0x20000464
 8001cd8:	40754000 	.word	0x40754000

08001cdc <calibrate_mpu6050>:

// finds and stores error in gyroscope measurements(~100ms)
static void calibrate_mpu6050() {
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b08e      	sub	sp, #56	@ 0x38
 8001ce0:	af00      	add	r7, sp, #0
	gyro drone_gyro = {0,0,0};
 8001ce2:	f04f 0300 	mov.w	r3, #0
 8001ce6:	61fb      	str	r3, [r7, #28]
 8001ce8:	f04f 0300 	mov.w	r3, #0
 8001cec:	623b      	str	r3, [r7, #32]
 8001cee:	f04f 0300 	mov.w	r3, #0
 8001cf2:	627b      	str	r3, [r7, #36]	@ 0x24
	accel drone_accel = {0,0,0};
 8001cf4:	f04f 0300 	mov.w	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
 8001cfa:	f04f 0300 	mov.w	r3, #0
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	f04f 0300 	mov.w	r3, #0
 8001d04:	61bb      	str	r3, [r7, #24]

	mpu test_mpu = {
 8001d06:	1d3b      	adds	r3, r7, #4
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	f107 031c 	add.w	r3, r7, #28
 8001d14:	607b      	str	r3, [r7, #4]
 8001d16:	f107 0310 	add.w	r3, r7, #16
 8001d1a:	60bb      	str	r3, [r7, #8]
		&drone_gyro,
		&drone_accel
	};

	float error_sum_x = 0;
 8001d1c:	f04f 0300 	mov.w	r3, #0
 8001d20:	637b      	str	r3, [r7, #52]	@ 0x34
	float error_sum_y = 0;
 8001d22:	f04f 0300 	mov.w	r3, #0
 8001d26:	633b      	str	r3, [r7, #48]	@ 0x30
	float error_sum_z = 0;
 8001d28:	f04f 0300 	mov.w	r3, #0
 8001d2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	for(int i = 0 ; i < 50 ; i++) {
 8001d2e:	2300      	movs	r3, #0
 8001d30:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d32:	e024      	b.n	8001d7e <calibrate_mpu6050+0xa2>
		HAL_Delay(10); //take 0.5 seconds timeout
 8001d34:	200a      	movs	r0, #10
 8001d36:	f000 fe7f 	bl	8002a38 <HAL_Delay>
		read_mpu6050(&test_mpu);
 8001d3a:	1d3b      	adds	r3, r7, #4
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f000 f8a1 	bl	8001e84 <read_mpu6050>
		error_sum_x += test_mpu.mpu_gyro->x;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	edd3 7a00 	vldr	s15, [r3]
 8001d48:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001d4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d50:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		error_sum_y += test_mpu.mpu_gyro->y;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d5a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001d5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d62:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		error_sum_z += test_mpu.mpu_gyro->z;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	edd3 7a02 	vldr	s15, [r3, #8]
 8001d6c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001d70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d74:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	for(int i = 0 ; i < 50 ; i++) {
 8001d78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d80:	2b31      	cmp	r3, #49	@ 0x31
 8001d82:	ddd7      	ble.n	8001d34 <calibrate_mpu6050+0x58>
	}
	gyro_error_x = error_sum_x / 50;
 8001d84:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001d88:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001dc4 <calibrate_mpu6050+0xe8>
 8001d8c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d90:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc8 <calibrate_mpu6050+0xec>)
 8001d92:	edc3 7a00 	vstr	s15, [r3]
	gyro_error_y = error_sum_y / 50;
 8001d96:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001d9a:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001dc4 <calibrate_mpu6050+0xe8>
 8001d9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001da2:	4b0a      	ldr	r3, [pc, #40]	@ (8001dcc <calibrate_mpu6050+0xf0>)
 8001da4:	edc3 7a00 	vstr	s15, [r3]
	gyro_error_z = error_sum_z / 50;
 8001da8:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001dac:	eddf 6a05 	vldr	s13, [pc, #20]	@ 8001dc4 <calibrate_mpu6050+0xe8>
 8001db0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001db4:	4b06      	ldr	r3, [pc, #24]	@ (8001dd0 <calibrate_mpu6050+0xf4>)
 8001db6:	edc3 7a00 	vstr	s15, [r3]
}
 8001dba:	bf00      	nop
 8001dbc:	3738      	adds	r7, #56	@ 0x38
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	42480000 	.word	0x42480000
 8001dc8:	20000468 	.word	0x20000468
 8001dcc:	2000046c 	.word	0x2000046c
 8001dd0:	20000470 	.word	0x20000470

08001dd4 <init_mpu6050>:
}
#endif /* IMU_DEBUG */

/* Functions */

bool init_mpu6050() {
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t data;

	// check device ID WHO_AM_I

	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, 1000);
 8001dda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001dde:	9302      	str	r3, [sp, #8]
 8001de0:	2301      	movs	r3, #1
 8001de2:	9301      	str	r3, [sp, #4]
 8001de4:	1dfb      	adds	r3, r7, #7
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	2301      	movs	r3, #1
 8001dea:	2275      	movs	r2, #117	@ 0x75
 8001dec:	21d0      	movs	r1, #208	@ 0xd0
 8001dee:	4824      	ldr	r0, [pc, #144]	@ (8001e80 <init_mpu6050+0xac>)
 8001df0:	f001 fe8a 	bl	8003b08 <HAL_I2C_Mem_Read>

	if (check == 0x68) {
 8001df4:	79fb      	ldrb	r3, [r7, #7]
 8001df6:	2b68      	cmp	r3, #104	@ 0x68
 8001df8:	d13d      	bne.n	8001e76 <init_mpu6050+0xa2>
		// wake up sensor using power management register
		data = 0x00;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MNGMT_1_REG, 1, &data, 1, 1000);
 8001dfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e02:	9302      	str	r3, [sp, #8]
 8001e04:	2301      	movs	r3, #1
 8001e06:	9301      	str	r3, [sp, #4]
 8001e08:	1dbb      	adds	r3, r7, #6
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	226b      	movs	r2, #107	@ 0x6b
 8001e10:	21d0      	movs	r1, #208	@ 0xd0
 8001e12:	481b      	ldr	r0, [pc, #108]	@ (8001e80 <init_mpu6050+0xac>)
 8001e14:	f001 fd7e 	bl	8003914 <HAL_I2C_Mem_Write>

		// set data rate of 1Khz by writing to SMPLRT_DIV register
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 8001e18:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e1c:	9302      	str	r3, [sp, #8]
 8001e1e:	2301      	movs	r3, #1
 8001e20:	9301      	str	r3, [sp, #4]
 8001e22:	1dbb      	adds	r3, r7, #6
 8001e24:	9300      	str	r3, [sp, #0]
 8001e26:	2301      	movs	r3, #1
 8001e28:	2219      	movs	r2, #25
 8001e2a:	21d0      	movs	r1, #208	@ 0xd0
 8001e2c:	4814      	ldr	r0, [pc, #80]	@ (8001e80 <init_mpu6050+0xac>)
 8001e2e:	f001 fd71 	bl	8003914 <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> 2g
		data = 0x00;
 8001e32:	2300      	movs	r3, #0
 8001e34:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 8001e36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e3a:	9302      	str	r3, [sp, #8]
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	9301      	str	r3, [sp, #4]
 8001e40:	1dbb      	adds	r3, r7, #6
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	2301      	movs	r3, #1
 8001e46:	221c      	movs	r2, #28
 8001e48:	21d0      	movs	r1, #208	@ 0xd0
 8001e4a:	480d      	ldr	r0, [pc, #52]	@ (8001e80 <init_mpu6050+0xac>)
 8001e4c:	f001 fd62 	bl	8003914 <HAL_I2C_Mem_Write>

		// Set Gyroscopes configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> 250 deg/s
		data = 0x00;
 8001e50:	2300      	movs	r3, #0
 8001e52:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 8001e54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e58:	9302      	str	r3, [sp, #8]
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	9301      	str	r3, [sp, #4]
 8001e5e:	1dbb      	adds	r3, r7, #6
 8001e60:	9300      	str	r3, [sp, #0]
 8001e62:	2301      	movs	r3, #1
 8001e64:	221b      	movs	r2, #27
 8001e66:	21d0      	movs	r1, #208	@ 0xd0
 8001e68:	4805      	ldr	r0, [pc, #20]	@ (8001e80 <init_mpu6050+0xac>)
 8001e6a:	f001 fd53 	bl	8003914 <HAL_I2C_Mem_Write>

		calibrate_mpu6050(); // calibrate gyro readings
 8001e6e:	f7ff ff35 	bl	8001cdc <calibrate_mpu6050>

		return true;
 8001e72:	2301      	movs	r3, #1
 8001e74:	e000      	b.n	8001e78 <init_mpu6050+0xa4>
	}

	return false;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20000404 	.word	0x20000404

08001e84 <read_mpu6050>:

void read_mpu6050(mpu* drone_mpu) {
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
	read_accel(drone_mpu->mpu_accel);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff fdb5 	bl	8001a00 <read_accel>
	read_gyro(drone_mpu->mpu_gyro);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f7ff fe28 	bl	8001af0 <read_gyro>
	read_temp(drone_mpu);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f7ff fed5 	bl	8001c50 <read_temp>
#ifdef IMU_DEBUG
	mpu6050_debug(mpu* drone_mpu);
#endif /* IMU_DEBUG */
}
 8001ea6:	bf00      	nop
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b0a0      	sub	sp, #128	@ 0x80
 8001eb4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001eb6:	f000 fd4d 	bl	8002954 <HAL_Init>

  /* USER CODE BEGIN Init */

  // up-to 2000 motor speed
  double motors[4] = {0, 0, 0, 0};
 8001eba:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001ebe:	2220      	movs	r2, #32
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f00a f886 	bl	800bfd4 <memset>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ec8:	f000 f896 	bl	8001ff8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ecc:	f7ff fa84 	bl	80013d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ed0:	f7ff f83a 	bl	8000f48 <MX_DMA_Init>
  MX_TIM2_Init();
 8001ed4:	f000 fa62 	bl	800239c <MX_TIM2_Init>
  MX_TIM5_Init();
 8001ed8:	f000 fac2 	bl	8002460 <MX_TIM5_Init>
  MX_I2C1_Init();
 8001edc:	f7ff faa4 	bl	8001428 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 8001ee0:	f008 fe2e 	bl	800ab40 <MX_USB_DEVICE_Init>
  MX_USART1_UART_Init();
 8001ee4:	f000 fc9a 	bl	800281c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // initialize mpu
  bool mpu_init = init_mpu6050();
 8001ee8:	f7ff ff74 	bl	8001dd4 <init_mpu6050>
 8001eec:	4603      	mov	r3, r0
 8001eee:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

  gyro drone_gyro = {0,0,0};
 8001ef2:	f04f 0300 	mov.w	r3, #0
 8001ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001ef8:	f04f 0300 	mov.w	r3, #0
 8001efc:	653b      	str	r3, [r7, #80]	@ 0x50
 8001efe:	f04f 0300 	mov.w	r3, #0
 8001f02:	657b      	str	r3, [r7, #84]	@ 0x54
  accel drone_accel = {0,0,0};
 8001f04:	f04f 0300 	mov.w	r3, #0
 8001f08:	643b      	str	r3, [r7, #64]	@ 0x40
 8001f0a:	f04f 0300 	mov.w	r3, #0
 8001f0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f10:	f04f 0300 	mov.w	r3, #0
 8001f14:	64bb      	str	r3, [r7, #72]	@ 0x48

  mpu drone_mpu = {
 8001f16:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	601a      	str	r2, [r3, #0]
 8001f1e:	605a      	str	r2, [r3, #4]
 8001f20:	609a      	str	r2, [r3, #8]
 8001f22:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001f26:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f28:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
	  &drone_gyro,
	  &drone_accel
  };

  // initialize dshot protocol for communication with esc's
  dshot_init(DSHOT300);
 8001f2e:	2001      	movs	r0, #1
 8001f30:	f7ff fa32 	bl	8001398 <dshot_init>

  // initialize ibus count
  uint8_t ibus_rx_count = 0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(mpu_init) { // check if mpu has initialized correctly
 8001f3a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d044      	beq.n	8001fcc <main+0x11c>
		CDC_Transmit_FS((uint8_t*)"Current Position:\n\r", strlen("Current Position:\n\r"));
 8001f42:	2113      	movs	r1, #19
 8001f44:	4826      	ldr	r0, [pc, #152]	@ (8001fe0 <main+0x130>)
 8001f46:	f008 feb9 	bl	800acbc <CDC_Transmit_FS>

		// read positional data from mpu
		read_mpu6050(&drone_mpu);
 8001f4a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff ff98 	bl	8001e84 <read_mpu6050>

		// read desired position data from Rx receiver every 100 cycles
		if(ibus_rx_count == 100) {
 8001f54:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8001f58:	2b64      	cmp	r3, #100	@ 0x64
 8001f5a:	d115      	bne.n	8001f88 <main+0xd8>
				if(HAL_UART_Receive(&huart1, iBus_rx_buffer, IBUS_BUFFER_SIZE, 1000) == HAL_OK) {
 8001f5c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f60:	2220      	movs	r2, #32
 8001f62:	4920      	ldr	r1, [pc, #128]	@ (8001fe4 <main+0x134>)
 8001f64:	4820      	ldr	r0, [pc, #128]	@ (8001fe8 <main+0x138>)
 8001f66:	f004 ff1b 	bl	8006da0 <HAL_UART_Receive>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d107      	bne.n	8001f80 <main+0xd0>
						// Check if the received data is a valid iBus packet
						if (iBus_rx_buffer[1] == 0x20) {
 8001f70:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe4 <main+0x134>)
 8001f72:	785b      	ldrb	r3, [r3, #1]
 8001f74:	2b20      	cmp	r3, #32
 8001f76:	d103      	bne.n	8001f80 <main+0xd0>
							// Process iBus packet
							process_iBus_data(iBus_rx_buffer, &ibus_rx_struct);
 8001f78:	491c      	ldr	r1, [pc, #112]	@ (8001fec <main+0x13c>)
 8001f7a:	481a      	ldr	r0, [pc, #104]	@ (8001fe4 <main+0x134>)
 8001f7c:	f7ff fd0a 	bl	8001994 <process_iBus_data>
						}
				}
				// reset count
				ibus_rx_count = 0;
 8001f80:	2300      	movs	r3, #0
 8001f82:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
 8001f86:	e004      	b.n	8001f92 <main+0xe2>
		} else {ibus_rx_count++;}
 8001f88:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e

		/* PID Controls */

		// testing spinning motor
		char test_motor_buffer[50];
		sprintf(test_motor_buffer, "Motor 0 Speed: %.02f\n\r", ibus_rx_struct.ch3);
 8001f92:	4b16      	ldr	r3, [pc, #88]	@ (8001fec <main+0x13c>)
 8001f94:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001f98:	4638      	mov	r0, r7
 8001f9a:	4915      	ldr	r1, [pc, #84]	@ (8001ff0 <main+0x140>)
 8001f9c:	f009 ff38 	bl	800be10 <siprintf>
		motors[0] = ibus_rx_struct.ch3;
 8001fa0:	4b12      	ldr	r3, [pc, #72]	@ (8001fec <main+0x13c>)
 8001fa2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001fa6:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
		dshot_tx(motors);
 8001faa:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7ff fa03 	bl	80013ba <dshot_tx>
		CDC_Transmit_FS((uint8_t*)test_motor_buffer, strlen(test_motor_buffer));
 8001fb4:	463b      	mov	r3, r7
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7fe f962 	bl	8000280 <strlen>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	b29a      	uxth	r2, r3
 8001fc0:	463b      	mov	r3, r7
 8001fc2:	4611      	mov	r1, r2
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f008 fe79 	bl	800acbc <CDC_Transmit_FS>
 8001fca:	e7b6      	b.n	8001f3a <main+0x8a>

	  } else {
		  CDC_Transmit_FS((uint8_t*)"Failed to initialize MPU, retrying...\n\r", strlen("Failed to initialize MPU\n\r"));
 8001fcc:	211a      	movs	r1, #26
 8001fce:	4809      	ldr	r0, [pc, #36]	@ (8001ff4 <main+0x144>)
 8001fd0:	f008 fe74 	bl	800acbc <CDC_Transmit_FS>
		  mpu_init = init_mpu6050();
 8001fd4:	f7ff fefe 	bl	8001dd4 <init_mpu6050>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	if(mpu_init) { // check if mpu has initialized correctly
 8001fde:	e7ac      	b.n	8001f3a <main+0x8a>
 8001fe0:	0800e304 	.word	0x0800e304
 8001fe4:	20000474 	.word	0x20000474
 8001fe8:	2000070c 	.word	0x2000070c
 8001fec:	20000498 	.word	0x20000498
 8001ff0:	0800e318 	.word	0x0800e318
 8001ff4:	0800e330 	.word	0x0800e330

08001ff8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b094      	sub	sp, #80	@ 0x50
 8001ffc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ffe:	f107 0320 	add.w	r3, r7, #32
 8002002:	2230      	movs	r2, #48	@ 0x30
 8002004:	2100      	movs	r1, #0
 8002006:	4618      	mov	r0, r3
 8002008:	f009 ffe4 	bl	800bfd4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800200c:	f107 030c 	add.w	r3, r7, #12
 8002010:	2200      	movs	r2, #0
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	605a      	str	r2, [r3, #4]
 8002016:	609a      	str	r2, [r3, #8]
 8002018:	60da      	str	r2, [r3, #12]
 800201a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800201c:	2300      	movs	r3, #0
 800201e:	60bb      	str	r3, [r7, #8]
 8002020:	4b28      	ldr	r3, [pc, #160]	@ (80020c4 <SystemClock_Config+0xcc>)
 8002022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002024:	4a27      	ldr	r2, [pc, #156]	@ (80020c4 <SystemClock_Config+0xcc>)
 8002026:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800202a:	6413      	str	r3, [r2, #64]	@ 0x40
 800202c:	4b25      	ldr	r3, [pc, #148]	@ (80020c4 <SystemClock_Config+0xcc>)
 800202e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002034:	60bb      	str	r3, [r7, #8]
 8002036:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002038:	2300      	movs	r3, #0
 800203a:	607b      	str	r3, [r7, #4]
 800203c:	4b22      	ldr	r3, [pc, #136]	@ (80020c8 <SystemClock_Config+0xd0>)
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002044:	4a20      	ldr	r2, [pc, #128]	@ (80020c8 <SystemClock_Config+0xd0>)
 8002046:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800204a:	6013      	str	r3, [r2, #0]
 800204c:	4b1e      	ldr	r3, [pc, #120]	@ (80020c8 <SystemClock_Config+0xd0>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002054:	607b      	str	r3, [r7, #4]
 8002056:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002058:	2302      	movs	r3, #2
 800205a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800205c:	2301      	movs	r3, #1
 800205e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002060:	2310      	movs	r3, #16
 8002062:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002064:	2302      	movs	r3, #2
 8002066:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002068:	2300      	movs	r3, #0
 800206a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800206c:	2310      	movs	r3, #16
 800206e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002070:	23c0      	movs	r3, #192	@ 0xc0
 8002072:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002074:	2302      	movs	r3, #2
 8002076:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002078:	2304      	movs	r3, #4
 800207a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800207c:	f107 0320 	add.w	r3, r7, #32
 8002080:	4618      	mov	r0, r3
 8002082:	f003 fd77 	bl	8005b74 <HAL_RCC_OscConfig>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800208c:	f000 f81e 	bl	80020cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002090:	230f      	movs	r3, #15
 8002092:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002094:	2300      	movs	r3, #0
 8002096:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800209c:	2300      	movs	r3, #0
 800209e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020a0:	2300      	movs	r3, #0
 80020a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80020a4:	f107 030c 	add.w	r3, r7, #12
 80020a8:	2100      	movs	r1, #0
 80020aa:	4618      	mov	r0, r3
 80020ac:	f003 ffda 	bl	8006064 <HAL_RCC_ClockConfig>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80020b6:	f000 f809 	bl	80020cc <Error_Handler>
  }
}
 80020ba:	bf00      	nop
 80020bc:	3750      	adds	r7, #80	@ 0x50
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40023800 	.word	0x40023800
 80020c8:	40007000 	.word	0x40007000

080020cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020cc:	b480      	push	{r7}
 80020ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020d0:	b672      	cpsid	i
}
 80020d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <Error_Handler+0x8>

080020d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	607b      	str	r3, [r7, #4]
 80020e2:	4b10      	ldr	r3, [pc, #64]	@ (8002124 <HAL_MspInit+0x4c>)
 80020e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002124 <HAL_MspInit+0x4c>)
 80020e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ee:	4b0d      	ldr	r3, [pc, #52]	@ (8002124 <HAL_MspInit+0x4c>)
 80020f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020f6:	607b      	str	r3, [r7, #4]
 80020f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	603b      	str	r3, [r7, #0]
 80020fe:	4b09      	ldr	r3, [pc, #36]	@ (8002124 <HAL_MspInit+0x4c>)
 8002100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002102:	4a08      	ldr	r2, [pc, #32]	@ (8002124 <HAL_MspInit+0x4c>)
 8002104:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002108:	6413      	str	r3, [r2, #64]	@ 0x40
 800210a:	4b06      	ldr	r3, [pc, #24]	@ (8002124 <HAL_MspInit+0x4c>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002112:	603b      	str	r3, [r7, #0]
 8002114:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	40023800 	.word	0x40023800

08002128 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800212c:	bf00      	nop
 800212e:	e7fd      	b.n	800212c <NMI_Handler+0x4>

08002130 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002134:	bf00      	nop
 8002136:	e7fd      	b.n	8002134 <HardFault_Handler+0x4>

08002138 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800213c:	bf00      	nop
 800213e:	e7fd      	b.n	800213c <MemManage_Handler+0x4>

08002140 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002144:	bf00      	nop
 8002146:	e7fd      	b.n	8002144 <BusFault_Handler+0x4>

08002148 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800214c:	bf00      	nop
 800214e:	e7fd      	b.n	800214c <UsageFault_Handler+0x4>

08002150 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800215e:	b480      	push	{r7}
 8002160:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002162:	bf00      	nop
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002170:	bf00      	nop
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr

0800217a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800217a:	b580      	push	{r7, lr}
 800217c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800217e:	f000 fc3b 	bl	80029f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002182:	bf00      	nop
 8002184:	bd80      	pop	{r7, pc}
	...

08002188 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3_up);
 800218c:	4802      	ldr	r0, [pc, #8]	@ (8002198 <DMA1_Stream1_IRQHandler+0x10>)
 800218e:	f000 fe8f 	bl	8002eb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	200005ec 	.word	0x200005ec

0800219c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4_trig);
 80021a0:	4802      	ldr	r0, [pc, #8]	@ (80021ac <DMA1_Stream3_IRQHandler+0x10>)
 80021a2:	f000 fe85 	bl	8002eb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80021a6:	bf00      	nop
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	200006ac 	.word	0x200006ac

080021b0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch2);
 80021b4:	4802      	ldr	r0, [pc, #8]	@ (80021c0 <DMA1_Stream4_IRQHandler+0x10>)
 80021b6:	f000 fe7b 	bl	8002eb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80021ba:	bf00      	nop
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	2000064c 	.word	0x2000064c

080021c4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 80021c8:	4802      	ldr	r0, [pc, #8]	@ (80021d4 <DMA1_Stream5_IRQHandler+0x10>)
 80021ca:	f000 fe71 	bl	8002eb0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	2000058c 	.word	0x2000058c

080021d8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80021dc:	4802      	ldr	r0, [pc, #8]	@ (80021e8 <OTG_FS_IRQHandler+0x10>)
 80021de:	f002 fbbd 	bl	800495c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	20001438 	.word	0x20001438

080021ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	af00      	add	r7, sp, #0
  return 1;
 80021f0:	2301      	movs	r3, #1
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <_kill>:

int _kill(int pid, int sig)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
 8002204:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002206:	f009 fef1 	bl	800bfec <__errno>
 800220a:	4603      	mov	r3, r0
 800220c:	2216      	movs	r2, #22
 800220e:	601a      	str	r2, [r3, #0]
  return -1;
 8002210:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002214:	4618      	mov	r0, r3
 8002216:	3708      	adds	r7, #8
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}

0800221c <_exit>:

void _exit (int status)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002224:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002228:	6878      	ldr	r0, [r7, #4]
 800222a:	f7ff ffe7 	bl	80021fc <_kill>
  while (1) {}    /* Make sure we hang here */
 800222e:	bf00      	nop
 8002230:	e7fd      	b.n	800222e <_exit+0x12>

08002232 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002232:	b580      	push	{r7, lr}
 8002234:	b086      	sub	sp, #24
 8002236:	af00      	add	r7, sp, #0
 8002238:	60f8      	str	r0, [r7, #12]
 800223a:	60b9      	str	r1, [r7, #8]
 800223c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800223e:	2300      	movs	r3, #0
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	e00a      	b.n	800225a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002244:	f3af 8000 	nop.w
 8002248:	4601      	mov	r1, r0
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	1c5a      	adds	r2, r3, #1
 800224e:	60ba      	str	r2, [r7, #8]
 8002250:	b2ca      	uxtb	r2, r1
 8002252:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	3301      	adds	r3, #1
 8002258:	617b      	str	r3, [r7, #20]
 800225a:	697a      	ldr	r2, [r7, #20]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	429a      	cmp	r2, r3
 8002260:	dbf0      	blt.n	8002244 <_read+0x12>
  }

  return len;
 8002262:	687b      	ldr	r3, [r7, #4]
}
 8002264:	4618      	mov	r0, r3
 8002266:	3718      	adds	r7, #24
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}

0800226c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b086      	sub	sp, #24
 8002270:	af00      	add	r7, sp, #0
 8002272:	60f8      	str	r0, [r7, #12]
 8002274:	60b9      	str	r1, [r7, #8]
 8002276:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002278:	2300      	movs	r3, #0
 800227a:	617b      	str	r3, [r7, #20]
 800227c:	e009      	b.n	8002292 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	1c5a      	adds	r2, r3, #1
 8002282:	60ba      	str	r2, [r7, #8]
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	3301      	adds	r3, #1
 8002290:	617b      	str	r3, [r7, #20]
 8002292:	697a      	ldr	r2, [r7, #20]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	429a      	cmp	r2, r3
 8002298:	dbf1      	blt.n	800227e <_write+0x12>
  }
  return len;
 800229a:	687b      	ldr	r3, [r7, #4]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <_close>:

int _close(int file)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022ac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022cc:	605a      	str	r2, [r3, #4]
  return 0;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <_isatty>:

int _isatty(int file)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022e4:	2301      	movs	r3, #1
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr

080022f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022f2:	b480      	push	{r7}
 80022f4:	b085      	sub	sp, #20
 80022f6:	af00      	add	r7, sp, #0
 80022f8:	60f8      	str	r0, [r7, #12]
 80022fa:	60b9      	str	r1, [r7, #8]
 80022fc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022fe:	2300      	movs	r3, #0
}
 8002300:	4618      	mov	r0, r3
 8002302:	3714      	adds	r7, #20
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002314:	4a14      	ldr	r2, [pc, #80]	@ (8002368 <_sbrk+0x5c>)
 8002316:	4b15      	ldr	r3, [pc, #84]	@ (800236c <_sbrk+0x60>)
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002320:	4b13      	ldr	r3, [pc, #76]	@ (8002370 <_sbrk+0x64>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d102      	bne.n	800232e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002328:	4b11      	ldr	r3, [pc, #68]	@ (8002370 <_sbrk+0x64>)
 800232a:	4a12      	ldr	r2, [pc, #72]	@ (8002374 <_sbrk+0x68>)
 800232c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800232e:	4b10      	ldr	r3, [pc, #64]	@ (8002370 <_sbrk+0x64>)
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4413      	add	r3, r2
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	429a      	cmp	r2, r3
 800233a:	d207      	bcs.n	800234c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800233c:	f009 fe56 	bl	800bfec <__errno>
 8002340:	4603      	mov	r3, r0
 8002342:	220c      	movs	r2, #12
 8002344:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002346:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800234a:	e009      	b.n	8002360 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800234c:	4b08      	ldr	r3, [pc, #32]	@ (8002370 <_sbrk+0x64>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002352:	4b07      	ldr	r3, [pc, #28]	@ (8002370 <_sbrk+0x64>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4413      	add	r3, r2
 800235a:	4a05      	ldr	r2, [pc, #20]	@ (8002370 <_sbrk+0x64>)
 800235c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800235e:	68fb      	ldr	r3, [r7, #12]
}
 8002360:	4618      	mov	r0, r3
 8002362:	3718      	adds	r7, #24
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	20010000 	.word	0x20010000
 800236c:	00000400 	.word	0x00000400
 8002370:	200004f8 	.word	0x200004f8
 8002374:	20001c88 	.word	0x20001c88

08002378 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800237c:	4b06      	ldr	r3, [pc, #24]	@ (8002398 <SystemInit+0x20>)
 800237e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002382:	4a05      	ldr	r2, [pc, #20]	@ (8002398 <SystemInit+0x20>)
 8002384:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002388:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800238c:	bf00      	nop
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
 8002396:	bf00      	nop
 8002398:	e000ed00 	.word	0xe000ed00

0800239c <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim5_ch2;
DMA_HandleTypeDef hdma_tim5_ch4_trig;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b08a      	sub	sp, #40	@ 0x28
 80023a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023a2:	f107 0320 	add.w	r3, r7, #32
 80023a6:	2200      	movs	r2, #0
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023ac:	1d3b      	adds	r3, r7, #4
 80023ae:	2200      	movs	r2, #0
 80023b0:	601a      	str	r2, [r3, #0]
 80023b2:	605a      	str	r2, [r3, #4]
 80023b4:	609a      	str	r2, [r3, #8]
 80023b6:	60da      	str	r2, [r3, #12]
 80023b8:	611a      	str	r2, [r3, #16]
 80023ba:	615a      	str	r2, [r3, #20]
 80023bc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023be:	4b27      	ldr	r3, [pc, #156]	@ (800245c <MX_TIM2_Init+0xc0>)
 80023c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80023c6:	4b25      	ldr	r3, [pc, #148]	@ (800245c <MX_TIM2_Init+0xc0>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023cc:	4b23      	ldr	r3, [pc, #140]	@ (800245c <MX_TIM2_Init+0xc0>)
 80023ce:	2200      	movs	r2, #0
 80023d0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 80023d2:	4b22      	ldr	r3, [pc, #136]	@ (800245c <MX_TIM2_Init+0xc0>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023d8:	4b20      	ldr	r3, [pc, #128]	@ (800245c <MX_TIM2_Init+0xc0>)
 80023da:	2200      	movs	r2, #0
 80023dc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023de:	4b1f      	ldr	r3, [pc, #124]	@ (800245c <MX_TIM2_Init+0xc0>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80023e4:	481d      	ldr	r0, [pc, #116]	@ (800245c <MX_TIM2_Init+0xc0>)
 80023e6:	f004 f81d 	bl	8006424 <HAL_TIM_PWM_Init>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80023f0:	f7ff fe6c 	bl	80020cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023f4:	2300      	movs	r3, #0
 80023f6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023f8:	2300      	movs	r3, #0
 80023fa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023fc:	f107 0320 	add.w	r3, r7, #32
 8002400:	4619      	mov	r1, r3
 8002402:	4816      	ldr	r0, [pc, #88]	@ (800245c <MX_TIM2_Init+0xc0>)
 8002404:	f004 fc0e 	bl	8006c24 <HAL_TIMEx_MasterConfigSynchronization>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800240e:	f7ff fe5d 	bl	80020cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002412:	2360      	movs	r3, #96	@ 0x60
 8002414:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002416:	2300      	movs	r3, #0
 8002418:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800241e:	2300      	movs	r3, #0
 8002420:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002422:	1d3b      	adds	r3, r7, #4
 8002424:	2200      	movs	r2, #0
 8002426:	4619      	mov	r1, r3
 8002428:	480c      	ldr	r0, [pc, #48]	@ (800245c <MX_TIM2_Init+0xc0>)
 800242a:	f004 f8fb 	bl	8006624 <HAL_TIM_PWM_ConfigChannel>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d001      	beq.n	8002438 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002434:	f7ff fe4a 	bl	80020cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002438:	1d3b      	adds	r3, r7, #4
 800243a:	2208      	movs	r2, #8
 800243c:	4619      	mov	r1, r3
 800243e:	4807      	ldr	r0, [pc, #28]	@ (800245c <MX_TIM2_Init+0xc0>)
 8002440:	f004 f8f0 	bl	8006624 <HAL_TIM_PWM_ConfigChannel>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800244a:	f7ff fe3f 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800244e:	4803      	ldr	r0, [pc, #12]	@ (800245c <MX_TIM2_Init+0xc0>)
 8002450:	f000 f986 	bl	8002760 <HAL_TIM_MspPostInit>

}
 8002454:	bf00      	nop
 8002456:	3728      	adds	r7, #40	@ 0x28
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	200004fc 	.word	0x200004fc

08002460 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08a      	sub	sp, #40	@ 0x28
 8002464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002466:	f107 0320 	add.w	r3, r7, #32
 800246a:	2200      	movs	r2, #0
 800246c:	601a      	str	r2, [r3, #0]
 800246e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002470:	1d3b      	adds	r3, r7, #4
 8002472:	2200      	movs	r2, #0
 8002474:	601a      	str	r2, [r3, #0]
 8002476:	605a      	str	r2, [r3, #4]
 8002478:	609a      	str	r2, [r3, #8]
 800247a:	60da      	str	r2, [r3, #12]
 800247c:	611a      	str	r2, [r3, #16]
 800247e:	615a      	str	r2, [r3, #20]
 8002480:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002482:	4b27      	ldr	r3, [pc, #156]	@ (8002520 <MX_TIM5_Init+0xc0>)
 8002484:	4a27      	ldr	r2, [pc, #156]	@ (8002524 <MX_TIM5_Init+0xc4>)
 8002486:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002488:	4b25      	ldr	r3, [pc, #148]	@ (8002520 <MX_TIM5_Init+0xc0>)
 800248a:	2200      	movs	r2, #0
 800248c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800248e:	4b24      	ldr	r3, [pc, #144]	@ (8002520 <MX_TIM5_Init+0xc0>)
 8002490:	2200      	movs	r2, #0
 8002492:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 8002494:	4b22      	ldr	r3, [pc, #136]	@ (8002520 <MX_TIM5_Init+0xc0>)
 8002496:	2200      	movs	r2, #0
 8002498:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800249a:	4b21      	ldr	r3, [pc, #132]	@ (8002520 <MX_TIM5_Init+0xc0>)
 800249c:	2200      	movs	r2, #0
 800249e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002520 <MX_TIM5_Init+0xc0>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80024a6:	481e      	ldr	r0, [pc, #120]	@ (8002520 <MX_TIM5_Init+0xc0>)
 80024a8:	f003 ffbc 	bl	8006424 <HAL_TIM_PWM_Init>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <MX_TIM5_Init+0x56>
  {
    Error_Handler();
 80024b2:	f7ff fe0b 	bl	80020cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024b6:	2300      	movs	r3, #0
 80024b8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024ba:	2300      	movs	r3, #0
 80024bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80024be:	f107 0320 	add.w	r3, r7, #32
 80024c2:	4619      	mov	r1, r3
 80024c4:	4816      	ldr	r0, [pc, #88]	@ (8002520 <MX_TIM5_Init+0xc0>)
 80024c6:	f004 fbad 	bl	8006c24 <HAL_TIMEx_MasterConfigSynchronization>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <MX_TIM5_Init+0x74>
  {
    Error_Handler();
 80024d0:	f7ff fdfc 	bl	80020cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024d4:	2360      	movs	r3, #96	@ 0x60
 80024d6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80024d8:	2300      	movs	r3, #0
 80024da:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024dc:	2300      	movs	r3, #0
 80024de:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024e0:	2300      	movs	r3, #0
 80024e2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80024e4:	1d3b      	adds	r3, r7, #4
 80024e6:	2204      	movs	r2, #4
 80024e8:	4619      	mov	r1, r3
 80024ea:	480d      	ldr	r0, [pc, #52]	@ (8002520 <MX_TIM5_Init+0xc0>)
 80024ec:	f004 f89a 	bl	8006624 <HAL_TIM_PWM_ConfigChannel>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d001      	beq.n	80024fa <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80024f6:	f7ff fde9 	bl	80020cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80024fa:	1d3b      	adds	r3, r7, #4
 80024fc:	220c      	movs	r2, #12
 80024fe:	4619      	mov	r1, r3
 8002500:	4807      	ldr	r0, [pc, #28]	@ (8002520 <MX_TIM5_Init+0xc0>)
 8002502:	f004 f88f 	bl	8006624 <HAL_TIM_PWM_ConfigChannel>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 800250c:	f7ff fdde 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002510:	4803      	ldr	r0, [pc, #12]	@ (8002520 <MX_TIM5_Init+0xc0>)
 8002512:	f000 f925 	bl	8002760 <HAL_TIM_MspPostInit>

}
 8002516:	bf00      	nop
 8002518:	3728      	adds	r7, #40	@ 0x28
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20000544 	.word	0x20000544
 8002524:	40000c00 	.word	0x40000c00

08002528 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b084      	sub	sp, #16
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002538:	d176      	bne.n	8002628 <HAL_TIM_PWM_MspInit+0x100>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800253a:	2300      	movs	r3, #0
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	4b7e      	ldr	r3, [pc, #504]	@ (8002738 <HAL_TIM_PWM_MspInit+0x210>)
 8002540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002542:	4a7d      	ldr	r2, [pc, #500]	@ (8002738 <HAL_TIM_PWM_MspInit+0x210>)
 8002544:	f043 0301 	orr.w	r3, r3, #1
 8002548:	6413      	str	r3, [r2, #64]	@ 0x40
 800254a:	4b7b      	ldr	r3, [pc, #492]	@ (8002738 <HAL_TIM_PWM_MspInit+0x210>)
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Stream5;
 8002556:	4b79      	ldr	r3, [pc, #484]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 8002558:	4a79      	ldr	r2, [pc, #484]	@ (8002740 <HAL_TIM_PWM_MspInit+0x218>)
 800255a:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 800255c:	4b77      	ldr	r3, [pc, #476]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 800255e:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002562:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002564:	4b75      	ldr	r3, [pc, #468]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 8002566:	2240      	movs	r2, #64	@ 0x40
 8002568:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800256a:	4b74      	ldr	r3, [pc, #464]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 800256c:	2200      	movs	r2, #0
 800256e:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002570:	4b72      	ldr	r3, [pc, #456]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 8002572:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002576:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002578:	4b70      	ldr	r3, [pc, #448]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 800257a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800257e:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002580:	4b6e      	ldr	r3, [pc, #440]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 8002582:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002586:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8002588:	4b6c      	ldr	r3, [pc, #432]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 800258a:	2200      	movs	r2, #0
 800258c:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800258e:	4b6b      	ldr	r3, [pc, #428]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 8002590:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002594:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002596:	4b69      	ldr	r3, [pc, #420]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 8002598:	2200      	movs	r2, #0
 800259a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800259c:	4867      	ldr	r0, [pc, #412]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 800259e:	f000 fb81 	bl	8002ca4 <HAL_DMA_Init>
 80025a2:	4603      	mov	r3, r0
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d001      	beq.n	80025ac <HAL_TIM_PWM_MspInit+0x84>
    {
      Error_Handler();
 80025a8:	f7ff fd90 	bl	80020cc <Error_Handler>
    }

    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	4a63      	ldr	r2, [pc, #396]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 80025b0:	625a      	str	r2, [r3, #36]	@ 0x24
 80025b2:	4a62      	ldr	r2, [pc, #392]	@ (800273c <HAL_TIM_PWM_MspInit+0x214>)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* TIM2_CH3_UP Init */
    hdma_tim2_ch3_up.Instance = DMA1_Stream1;
 80025b8:	4b62      	ldr	r3, [pc, #392]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 80025ba:	4a63      	ldr	r2, [pc, #396]	@ (8002748 <HAL_TIM_PWM_MspInit+0x220>)
 80025bc:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3_up.Init.Channel = DMA_CHANNEL_3;
 80025be:	4b61      	ldr	r3, [pc, #388]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 80025c0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80025c4:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80025c6:	4b5f      	ldr	r3, [pc, #380]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 80025c8:	2240      	movs	r2, #64	@ 0x40
 80025ca:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80025cc:	4b5d      	ldr	r3, [pc, #372]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 80025d2:	4b5c      	ldr	r3, [pc, #368]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 80025d4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025d8:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80025da:	4b5a      	ldr	r3, [pc, #360]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 80025dc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80025e0:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80025e2:	4b58      	ldr	r3, [pc, #352]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 80025e4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80025e8:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3_up.Init.Mode = DMA_NORMAL;
 80025ea:	4b56      	ldr	r3, [pc, #344]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 80025f0:	4b54      	ldr	r3, [pc, #336]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 80025f2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80025f6:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3_up.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025f8:	4b52      	ldr	r3, [pc, #328]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3_up) != HAL_OK)
 80025fe:	4851      	ldr	r0, [pc, #324]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 8002600:	f000 fb50 	bl	8002ca4 <HAL_DMA_Init>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <HAL_TIM_PWM_MspInit+0xe6>
    {
      Error_Handler();
 800260a:	f7ff fd5f 	bl	80020cc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3_up);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a4c      	ldr	r2, [pc, #304]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 8002612:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002614:	4a4b      	ldr	r2, [pc, #300]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_ch3_up);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a49      	ldr	r2, [pc, #292]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 800261e:	621a      	str	r2, [r3, #32]
 8002620:	4a48      	ldr	r2, [pc, #288]	@ (8002744 <HAL_TIM_PWM_MspInit+0x21c>)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002626:	e083      	b.n	8002730 <HAL_TIM_PWM_MspInit+0x208>
  else if(tim_pwmHandle->Instance==TIM5)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a47      	ldr	r2, [pc, #284]	@ (800274c <HAL_TIM_PWM_MspInit+0x224>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d17e      	bne.n	8002730 <HAL_TIM_PWM_MspInit+0x208>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002632:	2300      	movs	r3, #0
 8002634:	60bb      	str	r3, [r7, #8]
 8002636:	4b40      	ldr	r3, [pc, #256]	@ (8002738 <HAL_TIM_PWM_MspInit+0x210>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263a:	4a3f      	ldr	r2, [pc, #252]	@ (8002738 <HAL_TIM_PWM_MspInit+0x210>)
 800263c:	f043 0308 	orr.w	r3, r3, #8
 8002640:	6413      	str	r3, [r2, #64]	@ 0x40
 8002642:	4b3d      	ldr	r3, [pc, #244]	@ (8002738 <HAL_TIM_PWM_MspInit+0x210>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002646:	f003 0308 	and.w	r3, r3, #8
 800264a:	60bb      	str	r3, [r7, #8]
 800264c:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch2.Instance = DMA1_Stream4;
 800264e:	4b40      	ldr	r3, [pc, #256]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 8002650:	4a40      	ldr	r2, [pc, #256]	@ (8002754 <HAL_TIM_PWM_MspInit+0x22c>)
 8002652:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch2.Init.Channel = DMA_CHANNEL_6;
 8002654:	4b3e      	ldr	r3, [pc, #248]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 8002656:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800265a:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800265c:	4b3c      	ldr	r3, [pc, #240]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 800265e:	2240      	movs	r2, #64	@ 0x40
 8002660:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002662:	4b3b      	ldr	r3, [pc, #236]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 8002664:	2200      	movs	r2, #0
 8002666:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002668:	4b39      	ldr	r3, [pc, #228]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 800266a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800266e:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002670:	4b37      	ldr	r3, [pc, #220]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 8002672:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002676:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002678:	4b35      	ldr	r3, [pc, #212]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 800267a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800267e:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch2.Init.Mode = DMA_NORMAL;
 8002680:	4b33      	ldr	r3, [pc, #204]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 8002682:	2200      	movs	r2, #0
 8002684:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch2.Init.Priority = DMA_PRIORITY_HIGH;
 8002686:	4b32      	ldr	r3, [pc, #200]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 8002688:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800268c:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800268e:	4b30      	ldr	r3, [pc, #192]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 8002690:	2200      	movs	r2, #0
 8002692:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch2) != HAL_OK)
 8002694:	482e      	ldr	r0, [pc, #184]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 8002696:	f000 fb05 	bl	8002ca4 <HAL_DMA_Init>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <HAL_TIM_PWM_MspInit+0x17c>
      Error_Handler();
 80026a0:	f7ff fd14 	bl	80020cc <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC2],hdma_tim5_ch2);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	4a2a      	ldr	r2, [pc, #168]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 80026a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80026aa:	4a29      	ldr	r2, [pc, #164]	@ (8002750 <HAL_TIM_PWM_MspInit+0x228>)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch4_trig.Instance = DMA1_Stream3;
 80026b0:	4b29      	ldr	r3, [pc, #164]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 80026b2:	4a2a      	ldr	r2, [pc, #168]	@ (800275c <HAL_TIM_PWM_MspInit+0x234>)
 80026b4:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4_trig.Init.Channel = DMA_CHANNEL_6;
 80026b6:	4b28      	ldr	r3, [pc, #160]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 80026b8:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80026bc:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026be:	4b26      	ldr	r3, [pc, #152]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 80026c0:	2240      	movs	r2, #64	@ 0x40
 80026c2:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80026c4:	4b24      	ldr	r3, [pc, #144]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4_trig.Init.MemInc = DMA_MINC_ENABLE;
 80026ca:	4b23      	ldr	r3, [pc, #140]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 80026cc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80026d0:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026d2:	4b21      	ldr	r3, [pc, #132]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 80026d4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80026d8:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80026da:	4b1f      	ldr	r3, [pc, #124]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 80026dc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80026e0:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4_trig.Init.Mode = DMA_NORMAL;
 80026e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4_trig.Init.Priority = DMA_PRIORITY_HIGH;
 80026e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 80026ea:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80026ee:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4_trig.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80026f0:	4b19      	ldr	r3, [pc, #100]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 80026f2:	2204      	movs	r2, #4
 80026f4:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch4_trig.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 80026f6:	4b18      	ldr	r3, [pc, #96]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch4_trig.Init.MemBurst = DMA_MBURST_SINGLE;
 80026fc:	4b16      	ldr	r3, [pc, #88]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 80026fe:	2200      	movs	r2, #0
 8002700:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch4_trig.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002702:	4b15      	ldr	r3, [pc, #84]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 8002704:	2200      	movs	r2, #0
 8002706:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch4_trig) != HAL_OK)
 8002708:	4813      	ldr	r0, [pc, #76]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 800270a:	f000 facb 	bl	8002ca4 <HAL_DMA_Init>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <HAL_TIM_PWM_MspInit+0x1f0>
      Error_Handler();
 8002714:	f7ff fcda 	bl	80020cc <Error_Handler>
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4_trig);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a0f      	ldr	r2, [pc, #60]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 800271c:	631a      	str	r2, [r3, #48]	@ 0x30
 800271e:	4a0e      	ldr	r2, [pc, #56]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_pwmHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4a0c      	ldr	r2, [pc, #48]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 8002728:	639a      	str	r2, [r3, #56]	@ 0x38
 800272a:	4a0b      	ldr	r2, [pc, #44]	@ (8002758 <HAL_TIM_PWM_MspInit+0x230>)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002730:	bf00      	nop
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	40023800 	.word	0x40023800
 800273c:	2000058c 	.word	0x2000058c
 8002740:	40026088 	.word	0x40026088
 8002744:	200005ec 	.word	0x200005ec
 8002748:	40026028 	.word	0x40026028
 800274c:	40000c00 	.word	0x40000c00
 8002750:	2000064c 	.word	0x2000064c
 8002754:	40026070 	.word	0x40026070
 8002758:	200006ac 	.word	0x200006ac
 800275c:	40026058 	.word	0x40026058

08002760 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b08a      	sub	sp, #40	@ 0x28
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]
 8002772:	609a      	str	r2, [r3, #8]
 8002774:	60da      	str	r2, [r3, #12]
 8002776:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002780:	d11e      	bne.n	80027c0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002782:	2300      	movs	r3, #0
 8002784:	613b      	str	r3, [r7, #16]
 8002786:	4b22      	ldr	r3, [pc, #136]	@ (8002810 <HAL_TIM_MspPostInit+0xb0>)
 8002788:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278a:	4a21      	ldr	r2, [pc, #132]	@ (8002810 <HAL_TIM_MspPostInit+0xb0>)
 800278c:	f043 0301 	orr.w	r3, r3, #1
 8002790:	6313      	str	r3, [r2, #48]	@ 0x30
 8002792:	4b1f      	ldr	r3, [pc, #124]	@ (8002810 <HAL_TIM_MspPostInit+0xb0>)
 8002794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002796:	f003 0301 	and.w	r3, r3, #1
 800279a:	613b      	str	r3, [r7, #16]
 800279c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 800279e:	2305      	movs	r3, #5
 80027a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a2:	2302      	movs	r3, #2
 80027a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a6:	2300      	movs	r3, #0
 80027a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027aa:	2300      	movs	r3, #0
 80027ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80027ae:	2301      	movs	r3, #1
 80027b0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027b2:	f107 0314 	add.w	r3, r7, #20
 80027b6:	4619      	mov	r1, r3
 80027b8:	4816      	ldr	r0, [pc, #88]	@ (8002814 <HAL_TIM_MspPostInit+0xb4>)
 80027ba:	f000 fde3 	bl	8003384 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80027be:	e022      	b.n	8002806 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM5)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a14      	ldr	r2, [pc, #80]	@ (8002818 <HAL_TIM_MspPostInit+0xb8>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d11d      	bne.n	8002806 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ca:	2300      	movs	r3, #0
 80027cc:	60fb      	str	r3, [r7, #12]
 80027ce:	4b10      	ldr	r3, [pc, #64]	@ (8002810 <HAL_TIM_MspPostInit+0xb0>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d2:	4a0f      	ldr	r2, [pc, #60]	@ (8002810 <HAL_TIM_MspPostInit+0xb0>)
 80027d4:	f043 0301 	orr.w	r3, r3, #1
 80027d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027da:	4b0d      	ldr	r3, [pc, #52]	@ (8002810 <HAL_TIM_MspPostInit+0xb0>)
 80027dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027de:	f003 0301 	and.w	r3, r3, #1
 80027e2:	60fb      	str	r3, [r7, #12]
 80027e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3;
 80027e6:	230a      	movs	r3, #10
 80027e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ea:	2302      	movs	r3, #2
 80027ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f2:	2300      	movs	r3, #0
 80027f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80027f6:	2302      	movs	r3, #2
 80027f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fa:	f107 0314 	add.w	r3, r7, #20
 80027fe:	4619      	mov	r1, r3
 8002800:	4804      	ldr	r0, [pc, #16]	@ (8002814 <HAL_TIM_MspPostInit+0xb4>)
 8002802:	f000 fdbf 	bl	8003384 <HAL_GPIO_Init>
}
 8002806:	bf00      	nop
 8002808:	3728      	adds	r7, #40	@ 0x28
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	40023800 	.word	0x40023800
 8002814:	40020000 	.word	0x40020000
 8002818:	40000c00 	.word	0x40000c00

0800281c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002820:	4b11      	ldr	r3, [pc, #68]	@ (8002868 <MX_USART1_UART_Init+0x4c>)
 8002822:	4a12      	ldr	r2, [pc, #72]	@ (800286c <MX_USART1_UART_Init+0x50>)
 8002824:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002826:	4b10      	ldr	r3, [pc, #64]	@ (8002868 <MX_USART1_UART_Init+0x4c>)
 8002828:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800282c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800282e:	4b0e      	ldr	r3, [pc, #56]	@ (8002868 <MX_USART1_UART_Init+0x4c>)
 8002830:	2200      	movs	r2, #0
 8002832:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002834:	4b0c      	ldr	r3, [pc, #48]	@ (8002868 <MX_USART1_UART_Init+0x4c>)
 8002836:	2200      	movs	r2, #0
 8002838:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800283a:	4b0b      	ldr	r3, [pc, #44]	@ (8002868 <MX_USART1_UART_Init+0x4c>)
 800283c:	2200      	movs	r2, #0
 800283e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002840:	4b09      	ldr	r3, [pc, #36]	@ (8002868 <MX_USART1_UART_Init+0x4c>)
 8002842:	220c      	movs	r2, #12
 8002844:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002846:	4b08      	ldr	r3, [pc, #32]	@ (8002868 <MX_USART1_UART_Init+0x4c>)
 8002848:	2200      	movs	r2, #0
 800284a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800284c:	4b06      	ldr	r3, [pc, #24]	@ (8002868 <MX_USART1_UART_Init+0x4c>)
 800284e:	2200      	movs	r2, #0
 8002850:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002852:	4805      	ldr	r0, [pc, #20]	@ (8002868 <MX_USART1_UART_Init+0x4c>)
 8002854:	f004 fa54 	bl	8006d00 <HAL_UART_Init>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800285e:	f7ff fc35 	bl	80020cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002862:	bf00      	nop
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	2000070c 	.word	0x2000070c
 800286c:	40011000 	.word	0x40011000

08002870 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b08a      	sub	sp, #40	@ 0x28
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002878:	f107 0314 	add.w	r3, r7, #20
 800287c:	2200      	movs	r2, #0
 800287e:	601a      	str	r2, [r3, #0]
 8002880:	605a      	str	r2, [r3, #4]
 8002882:	609a      	str	r2, [r3, #8]
 8002884:	60da      	str	r2, [r3, #12]
 8002886:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a19      	ldr	r2, [pc, #100]	@ (80028f4 <HAL_UART_MspInit+0x84>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d12c      	bne.n	80028ec <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002892:	2300      	movs	r3, #0
 8002894:	613b      	str	r3, [r7, #16]
 8002896:	4b18      	ldr	r3, [pc, #96]	@ (80028f8 <HAL_UART_MspInit+0x88>)
 8002898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800289a:	4a17      	ldr	r2, [pc, #92]	@ (80028f8 <HAL_UART_MspInit+0x88>)
 800289c:	f043 0310 	orr.w	r3, r3, #16
 80028a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80028a2:	4b15      	ldr	r3, [pc, #84]	@ (80028f8 <HAL_UART_MspInit+0x88>)
 80028a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028a6:	f003 0310 	and.w	r3, r3, #16
 80028aa:	613b      	str	r3, [r7, #16]
 80028ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ae:	2300      	movs	r3, #0
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	4b11      	ldr	r3, [pc, #68]	@ (80028f8 <HAL_UART_MspInit+0x88>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	4a10      	ldr	r2, [pc, #64]	@ (80028f8 <HAL_UART_MspInit+0x88>)
 80028b8:	f043 0301 	orr.w	r3, r3, #1
 80028bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80028be:	4b0e      	ldr	r3, [pc, #56]	@ (80028f8 <HAL_UART_MspInit+0x88>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	60fb      	str	r3, [r7, #12]
 80028c8:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80028ca:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80028ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d0:	2302      	movs	r3, #2
 80028d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d4:	2300      	movs	r3, #0
 80028d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028d8:	2303      	movs	r3, #3
 80028da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028dc:	2307      	movs	r3, #7
 80028de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028e0:	f107 0314 	add.w	r3, r7, #20
 80028e4:	4619      	mov	r1, r3
 80028e6:	4805      	ldr	r0, [pc, #20]	@ (80028fc <HAL_UART_MspInit+0x8c>)
 80028e8:	f000 fd4c 	bl	8003384 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80028ec:	bf00      	nop
 80028ee:	3728      	adds	r7, #40	@ 0x28
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	40011000 	.word	0x40011000
 80028f8:	40023800 	.word	0x40023800
 80028fc:	40020000 	.word	0x40020000

08002900 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002900:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002938 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002904:	f7ff fd38 	bl	8002378 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002908:	480c      	ldr	r0, [pc, #48]	@ (800293c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800290a:	490d      	ldr	r1, [pc, #52]	@ (8002940 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800290c:	4a0d      	ldr	r2, [pc, #52]	@ (8002944 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800290e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002910:	e002      	b.n	8002918 <LoopCopyDataInit>

08002912 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002912:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002914:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002916:	3304      	adds	r3, #4

08002918 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002918:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800291a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800291c:	d3f9      	bcc.n	8002912 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800291e:	4a0a      	ldr	r2, [pc, #40]	@ (8002948 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002920:	4c0a      	ldr	r4, [pc, #40]	@ (800294c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002922:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002924:	e001      	b.n	800292a <LoopFillZerobss>

08002926 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002926:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002928:	3204      	adds	r2, #4

0800292a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800292a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800292c:	d3fb      	bcc.n	8002926 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800292e:	f009 fb63 	bl	800bff8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002932:	f7ff fabd 	bl	8001eb0 <main>
  bx  lr    
 8002936:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002938:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800293c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002940:	200002c4 	.word	0x200002c4
  ldr r2, =_sidata
 8002944:	0800e748 	.word	0x0800e748
  ldr r2, =_sbss
 8002948:	200002c8 	.word	0x200002c8
  ldr r4, =_ebss
 800294c:	20001c88 	.word	0x20001c88

08002950 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002950:	e7fe      	b.n	8002950 <ADC_IRQHandler>
	...

08002954 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002958:	4b0e      	ldr	r3, [pc, #56]	@ (8002994 <HAL_Init+0x40>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a0d      	ldr	r2, [pc, #52]	@ (8002994 <HAL_Init+0x40>)
 800295e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002962:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002964:	4b0b      	ldr	r3, [pc, #44]	@ (8002994 <HAL_Init+0x40>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a0a      	ldr	r2, [pc, #40]	@ (8002994 <HAL_Init+0x40>)
 800296a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800296e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002970:	4b08      	ldr	r3, [pc, #32]	@ (8002994 <HAL_Init+0x40>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a07      	ldr	r2, [pc, #28]	@ (8002994 <HAL_Init+0x40>)
 8002976:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800297a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800297c:	2003      	movs	r0, #3
 800297e:	f000 f94f 	bl	8002c20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002982:	200f      	movs	r0, #15
 8002984:	f000 f808 	bl	8002998 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002988:	f7ff fba6 	bl	80020d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40023c00 	.word	0x40023c00

08002998 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029a0:	4b12      	ldr	r3, [pc, #72]	@ (80029ec <HAL_InitTick+0x54>)
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	4b12      	ldr	r3, [pc, #72]	@ (80029f0 <HAL_InitTick+0x58>)
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	4619      	mov	r1, r3
 80029aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80029ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80029b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 f967 	bl	8002c8a <HAL_SYSTICK_Config>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e00e      	b.n	80029e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b0f      	cmp	r3, #15
 80029ca:	d80a      	bhi.n	80029e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029cc:	2200      	movs	r2, #0
 80029ce:	6879      	ldr	r1, [r7, #4]
 80029d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80029d4:	f000 f92f 	bl	8002c36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029d8:	4a06      	ldr	r2, [pc, #24]	@ (80029f4 <HAL_InitTick+0x5c>)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029de:	2300      	movs	r3, #0
 80029e0:	e000      	b.n	80029e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3708      	adds	r7, #8
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	20000000 	.word	0x20000000
 80029f0:	20000008 	.word	0x20000008
 80029f4:	20000004 	.word	0x20000004

080029f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029fc:	4b06      	ldr	r3, [pc, #24]	@ (8002a18 <HAL_IncTick+0x20>)
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	461a      	mov	r2, r3
 8002a02:	4b06      	ldr	r3, [pc, #24]	@ (8002a1c <HAL_IncTick+0x24>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4413      	add	r3, r2
 8002a08:	4a04      	ldr	r2, [pc, #16]	@ (8002a1c <HAL_IncTick+0x24>)
 8002a0a:	6013      	str	r3, [r2, #0]
}
 8002a0c:	bf00      	nop
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	20000008 	.word	0x20000008
 8002a1c:	20000754 	.word	0x20000754

08002a20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a20:	b480      	push	{r7}
 8002a22:	af00      	add	r7, sp, #0
  return uwTick;
 8002a24:	4b03      	ldr	r3, [pc, #12]	@ (8002a34 <HAL_GetTick+0x14>)
 8002a26:	681b      	ldr	r3, [r3, #0]
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	20000754 	.word	0x20000754

08002a38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a40:	f7ff ffee 	bl	8002a20 <HAL_GetTick>
 8002a44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a50:	d005      	beq.n	8002a5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a52:	4b0a      	ldr	r3, [pc, #40]	@ (8002a7c <HAL_Delay+0x44>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	461a      	mov	r2, r3
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a5e:	bf00      	nop
 8002a60:	f7ff ffde 	bl	8002a20 <HAL_GetTick>
 8002a64:	4602      	mov	r2, r0
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	1ad3      	subs	r3, r2, r3
 8002a6a:	68fa      	ldr	r2, [r7, #12]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d8f7      	bhi.n	8002a60 <HAL_Delay+0x28>
  {
  }
}
 8002a70:	bf00      	nop
 8002a72:	bf00      	nop
 8002a74:	3710      	adds	r7, #16
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	20000008 	.word	0x20000008

08002a80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a90:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002a92:	68db      	ldr	r3, [r3, #12]
 8002a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a96:	68ba      	ldr	r2, [r7, #8]
 8002a98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002aa8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002aac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ab2:	4a04      	ldr	r2, [pc, #16]	@ (8002ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	60d3      	str	r3, [r2, #12]
}
 8002ab8:	bf00      	nop
 8002aba:	3714      	adds	r7, #20
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002acc:	4b04      	ldr	r3, [pc, #16]	@ (8002ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8002ace:	68db      	ldr	r3, [r3, #12]
 8002ad0:	0a1b      	lsrs	r3, r3, #8
 8002ad2:	f003 0307 	and.w	r3, r3, #7
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	e000ed00 	.word	0xe000ed00

08002ae4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	4603      	mov	r3, r0
 8002aec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	db0b      	blt.n	8002b0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002af6:	79fb      	ldrb	r3, [r7, #7]
 8002af8:	f003 021f 	and.w	r2, r3, #31
 8002afc:	4907      	ldr	r1, [pc, #28]	@ (8002b1c <__NVIC_EnableIRQ+0x38>)
 8002afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b02:	095b      	lsrs	r3, r3, #5
 8002b04:	2001      	movs	r0, #1
 8002b06:	fa00 f202 	lsl.w	r2, r0, r2
 8002b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b0e:	bf00      	nop
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	e000e100 	.word	0xe000e100

08002b20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	6039      	str	r1, [r7, #0]
 8002b2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	db0a      	blt.n	8002b4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	490c      	ldr	r1, [pc, #48]	@ (8002b6c <__NVIC_SetPriority+0x4c>)
 8002b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3e:	0112      	lsls	r2, r2, #4
 8002b40:	b2d2      	uxtb	r2, r2
 8002b42:	440b      	add	r3, r1
 8002b44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b48:	e00a      	b.n	8002b60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	b2da      	uxtb	r2, r3
 8002b4e:	4908      	ldr	r1, [pc, #32]	@ (8002b70 <__NVIC_SetPriority+0x50>)
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	f003 030f 	and.w	r3, r3, #15
 8002b56:	3b04      	subs	r3, #4
 8002b58:	0112      	lsls	r2, r2, #4
 8002b5a:	b2d2      	uxtb	r2, r2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	761a      	strb	r2, [r3, #24]
}
 8002b60:	bf00      	nop
 8002b62:	370c      	adds	r7, #12
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	e000e100 	.word	0xe000e100
 8002b70:	e000ed00 	.word	0xe000ed00

08002b74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b089      	sub	sp, #36	@ 0x24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f003 0307 	and.w	r3, r3, #7
 8002b86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	f1c3 0307 	rsb	r3, r3, #7
 8002b8e:	2b04      	cmp	r3, #4
 8002b90:	bf28      	it	cs
 8002b92:	2304      	movcs	r3, #4
 8002b94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	3304      	adds	r3, #4
 8002b9a:	2b06      	cmp	r3, #6
 8002b9c:	d902      	bls.n	8002ba4 <NVIC_EncodePriority+0x30>
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	3b03      	subs	r3, #3
 8002ba2:	e000      	b.n	8002ba6 <NVIC_EncodePriority+0x32>
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb2:	43da      	mvns	r2, r3
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	401a      	ands	r2, r3
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bbc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc6:	43d9      	mvns	r1, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bcc:	4313      	orrs	r3, r2
         );
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3724      	adds	r7, #36	@ 0x24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
	...

08002bdc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	3b01      	subs	r3, #1
 8002be8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bec:	d301      	bcc.n	8002bf2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e00f      	b.n	8002c12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8002c1c <SysTick_Config+0x40>)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bfa:	210f      	movs	r1, #15
 8002bfc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c00:	f7ff ff8e 	bl	8002b20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c04:	4b05      	ldr	r3, [pc, #20]	@ (8002c1c <SysTick_Config+0x40>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c0a:	4b04      	ldr	r3, [pc, #16]	@ (8002c1c <SysTick_Config+0x40>)
 8002c0c:	2207      	movs	r2, #7
 8002c0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	e000e010 	.word	0xe000e010

08002c20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f7ff ff29 	bl	8002a80 <__NVIC_SetPriorityGrouping>
}
 8002c2e:	bf00      	nop
 8002c30:	3708      	adds	r7, #8
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b086      	sub	sp, #24
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	607a      	str	r2, [r7, #4]
 8002c42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c44:	2300      	movs	r3, #0
 8002c46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c48:	f7ff ff3e 	bl	8002ac8 <__NVIC_GetPriorityGrouping>
 8002c4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	68b9      	ldr	r1, [r7, #8]
 8002c52:	6978      	ldr	r0, [r7, #20]
 8002c54:	f7ff ff8e 	bl	8002b74 <NVIC_EncodePriority>
 8002c58:	4602      	mov	r2, r0
 8002c5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c5e:	4611      	mov	r1, r2
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff ff5d 	bl	8002b20 <__NVIC_SetPriority>
}
 8002c66:	bf00      	nop
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b082      	sub	sp, #8
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	4603      	mov	r3, r0
 8002c76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff ff31 	bl	8002ae4 <__NVIC_EnableIRQ>
}
 8002c82:	bf00      	nop
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b082      	sub	sp, #8
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f7ff ffa2 	bl	8002bdc <SysTick_Config>
 8002c98:	4603      	mov	r3, r0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
	...

08002ca4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b086      	sub	sp, #24
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cac:	2300      	movs	r3, #0
 8002cae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cb0:	f7ff feb6 	bl	8002a20 <HAL_GetTick>
 8002cb4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d101      	bne.n	8002cc0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e099      	b.n	8002df4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2202      	movs	r2, #2
 8002cc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f022 0201 	bic.w	r2, r2, #1
 8002cde:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ce0:	e00f      	b.n	8002d02 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ce2:	f7ff fe9d 	bl	8002a20 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	2b05      	cmp	r3, #5
 8002cee:	d908      	bls.n	8002d02 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2203      	movs	r2, #3
 8002cfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e078      	b.n	8002df4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0301 	and.w	r3, r3, #1
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d1e8      	bne.n	8002ce2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d18:	697a      	ldr	r2, [r7, #20]
 8002d1a:	4b38      	ldr	r3, [pc, #224]	@ (8002dfc <HAL_DMA_Init+0x158>)
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685a      	ldr	r2, [r3, #4]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	691b      	ldr	r3, [r3, #16]
 8002d34:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d46:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6a1b      	ldr	r3, [r3, #32]
 8002d4c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d4e:	697a      	ldr	r2, [r7, #20]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d58:	2b04      	cmp	r3, #4
 8002d5a:	d107      	bne.n	8002d6c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d64:	4313      	orrs	r3, r2
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	4313      	orrs	r3, r2
 8002d6a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	697a      	ldr	r2, [r7, #20]
 8002d72:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	695b      	ldr	r3, [r3, #20]
 8002d7a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002d7c:	697b      	ldr	r3, [r7, #20]
 8002d7e:	f023 0307 	bic.w	r3, r3, #7
 8002d82:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d88:	697a      	ldr	r2, [r7, #20]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d92:	2b04      	cmp	r3, #4
 8002d94:	d117      	bne.n	8002dc6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00e      	beq.n	8002dc6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f000 fa6f 	bl	800328c <DMA_CheckFifoParam>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d008      	beq.n	8002dc6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2240      	movs	r2, #64	@ 0x40
 8002db8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e016      	b.n	8002df4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	697a      	ldr	r2, [r7, #20]
 8002dcc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 fa26 	bl	8003220 <DMA_CalcBaseAndBitshift>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ddc:	223f      	movs	r2, #63	@ 0x3f
 8002dde:	409a      	lsls	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002df2:	2300      	movs	r3, #0
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3718      	adds	r7, #24
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	f010803f 	.word	0xf010803f

08002e00 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b086      	sub	sp, #24
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
 8002e0c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e16:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d101      	bne.n	8002e26 <HAL_DMA_Start_IT+0x26>
 8002e22:	2302      	movs	r3, #2
 8002e24:	e040      	b.n	8002ea8 <HAL_DMA_Start_IT+0xa8>
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2201      	movs	r2, #1
 8002e2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d12f      	bne.n	8002e9a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2202      	movs	r2, #2
 8002e3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2200      	movs	r2, #0
 8002e46:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	68b9      	ldr	r1, [r7, #8]
 8002e4e:	68f8      	ldr	r0, [r7, #12]
 8002e50:	f000 f9b8 	bl	80031c4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e58:	223f      	movs	r2, #63	@ 0x3f
 8002e5a:	409a      	lsls	r2, r3
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f042 0216 	orr.w	r2, r2, #22
 8002e6e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d007      	beq.n	8002e88 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f042 0208 	orr.w	r2, r2, #8
 8002e86:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f042 0201 	orr.w	r2, r2, #1
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	e005      	b.n	8002ea6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ea2:	2302      	movs	r3, #2
 8002ea4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002ea6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3718      	adds	r7, #24
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}

08002eb0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b086      	sub	sp, #24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ebc:	4b8e      	ldr	r3, [pc, #568]	@ (80030f8 <HAL_DMA_IRQHandler+0x248>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4a8e      	ldr	r2, [pc, #568]	@ (80030fc <HAL_DMA_IRQHandler+0x24c>)
 8002ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec6:	0a9b      	lsrs	r3, r3, #10
 8002ec8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ece:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eda:	2208      	movs	r2, #8
 8002edc:	409a      	lsls	r2, r3
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d01a      	beq.n	8002f1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0304 	and.w	r3, r3, #4
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d013      	beq.n	8002f1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 0204 	bic.w	r2, r2, #4
 8002f02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f08:	2208      	movs	r2, #8
 8002f0a:	409a      	lsls	r2, r3
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f14:	f043 0201 	orr.w	r2, r3, #1
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f20:	2201      	movs	r2, #1
 8002f22:	409a      	lsls	r2, r3
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	4013      	ands	r3, r2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d012      	beq.n	8002f52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00b      	beq.n	8002f52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f3e:	2201      	movs	r2, #1
 8002f40:	409a      	lsls	r2, r3
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f4a:	f043 0202 	orr.w	r2, r3, #2
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f56:	2204      	movs	r2, #4
 8002f58:	409a      	lsls	r2, r3
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d012      	beq.n	8002f88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0302 	and.w	r3, r3, #2
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00b      	beq.n	8002f88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f74:	2204      	movs	r2, #4
 8002f76:	409a      	lsls	r2, r3
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f80:	f043 0204 	orr.w	r2, r3, #4
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8c:	2210      	movs	r2, #16
 8002f8e:	409a      	lsls	r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4013      	ands	r3, r2
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d043      	beq.n	8003020 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f003 0308 	and.w	r3, r3, #8
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d03c      	beq.n	8003020 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002faa:	2210      	movs	r2, #16
 8002fac:	409a      	lsls	r2, r3
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d018      	beq.n	8002ff2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d108      	bne.n	8002fe0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d024      	beq.n	8003020 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	4798      	blx	r3
 8002fde:	e01f      	b.n	8003020 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d01b      	beq.n	8003020 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	4798      	blx	r3
 8002ff0:	e016      	b.n	8003020 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d107      	bne.n	8003010 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 0208 	bic.w	r2, r2, #8
 800300e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003014:	2b00      	cmp	r3, #0
 8003016:	d003      	beq.n	8003020 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003024:	2220      	movs	r2, #32
 8003026:	409a      	lsls	r2, r3
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	4013      	ands	r3, r2
 800302c:	2b00      	cmp	r3, #0
 800302e:	f000 808f 	beq.w	8003150 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 0310 	and.w	r3, r3, #16
 800303c:	2b00      	cmp	r3, #0
 800303e:	f000 8087 	beq.w	8003150 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003046:	2220      	movs	r2, #32
 8003048:	409a      	lsls	r2, r3
 800304a:	693b      	ldr	r3, [r7, #16]
 800304c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003054:	b2db      	uxtb	r3, r3
 8003056:	2b05      	cmp	r3, #5
 8003058:	d136      	bne.n	80030c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f022 0216 	bic.w	r2, r2, #22
 8003068:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	695a      	ldr	r2, [r3, #20]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003078:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307e:	2b00      	cmp	r3, #0
 8003080:	d103      	bne.n	800308a <HAL_DMA_IRQHandler+0x1da>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003086:	2b00      	cmp	r3, #0
 8003088:	d007      	beq.n	800309a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	681a      	ldr	r2, [r3, #0]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f022 0208 	bic.w	r2, r2, #8
 8003098:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800309e:	223f      	movs	r2, #63	@ 0x3f
 80030a0:	409a      	lsls	r2, r3
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2201      	movs	r2, #1
 80030aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d07e      	beq.n	80031bc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	4798      	blx	r3
        }
        return;
 80030c6:	e079      	b.n	80031bc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d01d      	beq.n	8003112 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d10d      	bne.n	8003100 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d031      	beq.n	8003150 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	4798      	blx	r3
 80030f4:	e02c      	b.n	8003150 <HAL_DMA_IRQHandler+0x2a0>
 80030f6:	bf00      	nop
 80030f8:	20000000 	.word	0x20000000
 80030fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003104:	2b00      	cmp	r3, #0
 8003106:	d023      	beq.n	8003150 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800310c:	6878      	ldr	r0, [r7, #4]
 800310e:	4798      	blx	r3
 8003110:	e01e      	b.n	8003150 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800311c:	2b00      	cmp	r3, #0
 800311e:	d10f      	bne.n	8003140 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f022 0210 	bic.w	r2, r2, #16
 800312e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003144:	2b00      	cmp	r3, #0
 8003146:	d003      	beq.n	8003150 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003154:	2b00      	cmp	r3, #0
 8003156:	d032      	beq.n	80031be <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800315c:	f003 0301 	and.w	r3, r3, #1
 8003160:	2b00      	cmp	r3, #0
 8003162:	d022      	beq.n	80031aa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2205      	movs	r2, #5
 8003168:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 0201 	bic.w	r2, r2, #1
 800317a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	3301      	adds	r3, #1
 8003180:	60bb      	str	r3, [r7, #8]
 8003182:	697a      	ldr	r2, [r7, #20]
 8003184:	429a      	cmp	r2, r3
 8003186:	d307      	bcc.n	8003198 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1f2      	bne.n	800317c <HAL_DMA_IRQHandler+0x2cc>
 8003196:	e000      	b.n	800319a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003198:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2201      	movs	r2, #1
 800319e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2200      	movs	r2, #0
 80031a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d005      	beq.n	80031be <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	4798      	blx	r3
 80031ba:	e000      	b.n	80031be <HAL_DMA_IRQHandler+0x30e>
        return;
 80031bc:	bf00      	nop
    }
  }
}
 80031be:	3718      	adds	r7, #24
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}

080031c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b085      	sub	sp, #20
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
 80031d0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80031e0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	2b40      	cmp	r3, #64	@ 0x40
 80031f0:	d108      	bne.n	8003204 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68ba      	ldr	r2, [r7, #8]
 8003200:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003202:	e007      	b.n	8003214 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	60da      	str	r2, [r3, #12]
}
 8003214:	bf00      	nop
 8003216:	3714      	adds	r7, #20
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003220:	b480      	push	{r7}
 8003222:	b085      	sub	sp, #20
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	b2db      	uxtb	r3, r3
 800322e:	3b10      	subs	r3, #16
 8003230:	4a14      	ldr	r2, [pc, #80]	@ (8003284 <DMA_CalcBaseAndBitshift+0x64>)
 8003232:	fba2 2303 	umull	r2, r3, r2, r3
 8003236:	091b      	lsrs	r3, r3, #4
 8003238:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800323a:	4a13      	ldr	r2, [pc, #76]	@ (8003288 <DMA_CalcBaseAndBitshift+0x68>)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4413      	add	r3, r2
 8003240:	781b      	ldrb	r3, [r3, #0]
 8003242:	461a      	mov	r2, r3
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2b03      	cmp	r3, #3
 800324c:	d909      	bls.n	8003262 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003256:	f023 0303 	bic.w	r3, r3, #3
 800325a:	1d1a      	adds	r2, r3, #4
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003260:	e007      	b.n	8003272 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800326a:	f023 0303 	bic.w	r3, r3, #3
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003276:	4618      	mov	r0, r3
 8003278:	3714      	adds	r7, #20
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	aaaaaaab 	.word	0xaaaaaaab
 8003288:	0800e3b8 	.word	0x0800e3b8

0800328c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003294:	2300      	movs	r3, #0
 8003296:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800329c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	699b      	ldr	r3, [r3, #24]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d11f      	bne.n	80032e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	2b03      	cmp	r3, #3
 80032aa:	d856      	bhi.n	800335a <DMA_CheckFifoParam+0xce>
 80032ac:	a201      	add	r2, pc, #4	@ (adr r2, 80032b4 <DMA_CheckFifoParam+0x28>)
 80032ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b2:	bf00      	nop
 80032b4:	080032c5 	.word	0x080032c5
 80032b8:	080032d7 	.word	0x080032d7
 80032bc:	080032c5 	.word	0x080032c5
 80032c0:	0800335b 	.word	0x0800335b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d046      	beq.n	800335e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032d4:	e043      	b.n	800335e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032da:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80032de:	d140      	bne.n	8003362 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032e4:	e03d      	b.n	8003362 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032ee:	d121      	bne.n	8003334 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	2b03      	cmp	r3, #3
 80032f4:	d837      	bhi.n	8003366 <DMA_CheckFifoParam+0xda>
 80032f6:	a201      	add	r2, pc, #4	@ (adr r2, 80032fc <DMA_CheckFifoParam+0x70>)
 80032f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032fc:	0800330d 	.word	0x0800330d
 8003300:	08003313 	.word	0x08003313
 8003304:	0800330d 	.word	0x0800330d
 8003308:	08003325 	.word	0x08003325
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	73fb      	strb	r3, [r7, #15]
      break;
 8003310:	e030      	b.n	8003374 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003316:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d025      	beq.n	800336a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003322:	e022      	b.n	800336a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003328:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800332c:	d11f      	bne.n	800336e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800332e:	2301      	movs	r3, #1
 8003330:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003332:	e01c      	b.n	800336e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	2b02      	cmp	r3, #2
 8003338:	d903      	bls.n	8003342 <DMA_CheckFifoParam+0xb6>
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	2b03      	cmp	r3, #3
 800333e:	d003      	beq.n	8003348 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003340:	e018      	b.n	8003374 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	73fb      	strb	r3, [r7, #15]
      break;
 8003346:	e015      	b.n	8003374 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00e      	beq.n	8003372 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003354:	2301      	movs	r3, #1
 8003356:	73fb      	strb	r3, [r7, #15]
      break;
 8003358:	e00b      	b.n	8003372 <DMA_CheckFifoParam+0xe6>
      break;
 800335a:	bf00      	nop
 800335c:	e00a      	b.n	8003374 <DMA_CheckFifoParam+0xe8>
      break;
 800335e:	bf00      	nop
 8003360:	e008      	b.n	8003374 <DMA_CheckFifoParam+0xe8>
      break;
 8003362:	bf00      	nop
 8003364:	e006      	b.n	8003374 <DMA_CheckFifoParam+0xe8>
      break;
 8003366:	bf00      	nop
 8003368:	e004      	b.n	8003374 <DMA_CheckFifoParam+0xe8>
      break;
 800336a:	bf00      	nop
 800336c:	e002      	b.n	8003374 <DMA_CheckFifoParam+0xe8>
      break;   
 800336e:	bf00      	nop
 8003370:	e000      	b.n	8003374 <DMA_CheckFifoParam+0xe8>
      break;
 8003372:	bf00      	nop
    }
  } 
  
  return status; 
 8003374:	7bfb      	ldrb	r3, [r7, #15]
}
 8003376:	4618      	mov	r0, r3
 8003378:	3714      	adds	r7, #20
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop

08003384 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003384:	b480      	push	{r7}
 8003386:	b089      	sub	sp, #36	@ 0x24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800338e:	2300      	movs	r3, #0
 8003390:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003392:	2300      	movs	r3, #0
 8003394:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003396:	2300      	movs	r3, #0
 8003398:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800339a:	2300      	movs	r3, #0
 800339c:	61fb      	str	r3, [r7, #28]
 800339e:	e159      	b.n	8003654 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033a0:	2201      	movs	r2, #1
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	fa02 f303 	lsl.w	r3, r2, r3
 80033a8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	4013      	ands	r3, r2
 80033b2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	f040 8148 	bne.w	800364e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033be:	683b      	ldr	r3, [r7, #0]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f003 0303 	and.w	r3, r3, #3
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d005      	beq.n	80033d6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d130      	bne.n	8003438 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	2203      	movs	r2, #3
 80033e2:	fa02 f303 	lsl.w	r3, r2, r3
 80033e6:	43db      	mvns	r3, r3
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	4013      	ands	r3, r2
 80033ec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	68da      	ldr	r2, [r3, #12]
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	005b      	lsls	r3, r3, #1
 80033f6:	fa02 f303 	lsl.w	r3, r2, r3
 80033fa:	69ba      	ldr	r2, [r7, #24]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	69ba      	ldr	r2, [r7, #24]
 8003404:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800340c:	2201      	movs	r2, #1
 800340e:	69fb      	ldr	r3, [r7, #28]
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	43db      	mvns	r3, r3
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4013      	ands	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	091b      	lsrs	r3, r3, #4
 8003422:	f003 0201 	and.w	r2, r3, #1
 8003426:	69fb      	ldr	r3, [r7, #28]
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	4313      	orrs	r3, r2
 8003430:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f003 0303 	and.w	r3, r3, #3
 8003440:	2b03      	cmp	r3, #3
 8003442:	d017      	beq.n	8003474 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	2203      	movs	r2, #3
 8003450:	fa02 f303 	lsl.w	r3, r2, r3
 8003454:	43db      	mvns	r3, r3
 8003456:	69ba      	ldr	r2, [r7, #24]
 8003458:	4013      	ands	r3, r2
 800345a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	689a      	ldr	r2, [r3, #8]
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	fa02 f303 	lsl.w	r3, r2, r3
 8003468:	69ba      	ldr	r2, [r7, #24]
 800346a:	4313      	orrs	r3, r2
 800346c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	f003 0303 	and.w	r3, r3, #3
 800347c:	2b02      	cmp	r3, #2
 800347e:	d123      	bne.n	80034c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003480:	69fb      	ldr	r3, [r7, #28]
 8003482:	08da      	lsrs	r2, r3, #3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	3208      	adds	r2, #8
 8003488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800348c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	f003 0307 	and.w	r3, r3, #7
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	220f      	movs	r2, #15
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	43db      	mvns	r3, r3
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	4013      	ands	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	691a      	ldr	r2, [r3, #16]
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	f003 0307 	and.w	r3, r3, #7
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	fa02 f303 	lsl.w	r3, r2, r3
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	08da      	lsrs	r2, r3, #3
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	3208      	adds	r2, #8
 80034c2:	69b9      	ldr	r1, [r7, #24]
 80034c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	2203      	movs	r2, #3
 80034d4:	fa02 f303 	lsl.w	r3, r2, r3
 80034d8:	43db      	mvns	r3, r3
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	4013      	ands	r3, r2
 80034de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	f003 0203 	and.w	r2, r3, #3
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	005b      	lsls	r3, r3, #1
 80034ec:	fa02 f303 	lsl.w	r3, r2, r3
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	69ba      	ldr	r2, [r7, #24]
 80034fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003504:	2b00      	cmp	r3, #0
 8003506:	f000 80a2 	beq.w	800364e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800350a:	2300      	movs	r3, #0
 800350c:	60fb      	str	r3, [r7, #12]
 800350e:	4b57      	ldr	r3, [pc, #348]	@ (800366c <HAL_GPIO_Init+0x2e8>)
 8003510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003512:	4a56      	ldr	r2, [pc, #344]	@ (800366c <HAL_GPIO_Init+0x2e8>)
 8003514:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003518:	6453      	str	r3, [r2, #68]	@ 0x44
 800351a:	4b54      	ldr	r3, [pc, #336]	@ (800366c <HAL_GPIO_Init+0x2e8>)
 800351c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800351e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003526:	4a52      	ldr	r2, [pc, #328]	@ (8003670 <HAL_GPIO_Init+0x2ec>)
 8003528:	69fb      	ldr	r3, [r7, #28]
 800352a:	089b      	lsrs	r3, r3, #2
 800352c:	3302      	adds	r3, #2
 800352e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003532:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	f003 0303 	and.w	r3, r3, #3
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	220f      	movs	r2, #15
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	43db      	mvns	r3, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4013      	ands	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a49      	ldr	r2, [pc, #292]	@ (8003674 <HAL_GPIO_Init+0x2f0>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d019      	beq.n	8003586 <HAL_GPIO_Init+0x202>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a48      	ldr	r2, [pc, #288]	@ (8003678 <HAL_GPIO_Init+0x2f4>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d013      	beq.n	8003582 <HAL_GPIO_Init+0x1fe>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a47      	ldr	r2, [pc, #284]	@ (800367c <HAL_GPIO_Init+0x2f8>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d00d      	beq.n	800357e <HAL_GPIO_Init+0x1fa>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a46      	ldr	r2, [pc, #280]	@ (8003680 <HAL_GPIO_Init+0x2fc>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d007      	beq.n	800357a <HAL_GPIO_Init+0x1f6>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a45      	ldr	r2, [pc, #276]	@ (8003684 <HAL_GPIO_Init+0x300>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d101      	bne.n	8003576 <HAL_GPIO_Init+0x1f2>
 8003572:	2304      	movs	r3, #4
 8003574:	e008      	b.n	8003588 <HAL_GPIO_Init+0x204>
 8003576:	2307      	movs	r3, #7
 8003578:	e006      	b.n	8003588 <HAL_GPIO_Init+0x204>
 800357a:	2303      	movs	r3, #3
 800357c:	e004      	b.n	8003588 <HAL_GPIO_Init+0x204>
 800357e:	2302      	movs	r3, #2
 8003580:	e002      	b.n	8003588 <HAL_GPIO_Init+0x204>
 8003582:	2301      	movs	r3, #1
 8003584:	e000      	b.n	8003588 <HAL_GPIO_Init+0x204>
 8003586:	2300      	movs	r3, #0
 8003588:	69fa      	ldr	r2, [r7, #28]
 800358a:	f002 0203 	and.w	r2, r2, #3
 800358e:	0092      	lsls	r2, r2, #2
 8003590:	4093      	lsls	r3, r2
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	4313      	orrs	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003598:	4935      	ldr	r1, [pc, #212]	@ (8003670 <HAL_GPIO_Init+0x2ec>)
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	089b      	lsrs	r3, r3, #2
 800359e:	3302      	adds	r3, #2
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035a6:	4b38      	ldr	r3, [pc, #224]	@ (8003688 <HAL_GPIO_Init+0x304>)
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	43db      	mvns	r3, r3
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	4013      	ands	r3, r2
 80035b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d003      	beq.n	80035ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	4313      	orrs	r3, r2
 80035c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035ca:	4a2f      	ldr	r2, [pc, #188]	@ (8003688 <HAL_GPIO_Init+0x304>)
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035d0:	4b2d      	ldr	r3, [pc, #180]	@ (8003688 <HAL_GPIO_Init+0x304>)
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	43db      	mvns	r3, r3
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4013      	ands	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d003      	beq.n	80035f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80035ec:	69ba      	ldr	r2, [r7, #24]
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035f4:	4a24      	ldr	r2, [pc, #144]	@ (8003688 <HAL_GPIO_Init+0x304>)
 80035f6:	69bb      	ldr	r3, [r7, #24]
 80035f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80035fa:	4b23      	ldr	r3, [pc, #140]	@ (8003688 <HAL_GPIO_Init+0x304>)
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	43db      	mvns	r3, r3
 8003604:	69ba      	ldr	r2, [r7, #24]
 8003606:	4013      	ands	r3, r2
 8003608:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003616:	69ba      	ldr	r2, [r7, #24]
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	4313      	orrs	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800361e:	4a1a      	ldr	r2, [pc, #104]	@ (8003688 <HAL_GPIO_Init+0x304>)
 8003620:	69bb      	ldr	r3, [r7, #24]
 8003622:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003624:	4b18      	ldr	r3, [pc, #96]	@ (8003688 <HAL_GPIO_Init+0x304>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	43db      	mvns	r3, r3
 800362e:	69ba      	ldr	r2, [r7, #24]
 8003630:	4013      	ands	r3, r2
 8003632:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	4313      	orrs	r3, r2
 8003646:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003648:	4a0f      	ldr	r2, [pc, #60]	@ (8003688 <HAL_GPIO_Init+0x304>)
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	3301      	adds	r3, #1
 8003652:	61fb      	str	r3, [r7, #28]
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	2b0f      	cmp	r3, #15
 8003658:	f67f aea2 	bls.w	80033a0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800365c:	bf00      	nop
 800365e:	bf00      	nop
 8003660:	3724      	adds	r7, #36	@ 0x24
 8003662:	46bd      	mov	sp, r7
 8003664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	40023800 	.word	0x40023800
 8003670:	40013800 	.word	0x40013800
 8003674:	40020000 	.word	0x40020000
 8003678:	40020400 	.word	0x40020400
 800367c:	40020800 	.word	0x40020800
 8003680:	40020c00 	.word	0x40020c00
 8003684:	40021000 	.word	0x40021000
 8003688:	40013c00 	.word	0x40013c00

0800368c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d101      	bne.n	800369e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	e12b      	b.n	80038f6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d106      	bne.n	80036b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	2200      	movs	r2, #0
 80036ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f7fd fee6 	bl	8001484 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2224      	movs	r2, #36	@ 0x24
 80036bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f022 0201 	bic.w	r2, r2, #1
 80036ce:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036de:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036ee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80036f0:	f002 fe70 	bl	80063d4 <HAL_RCC_GetPCLK1Freq>
 80036f4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	4a81      	ldr	r2, [pc, #516]	@ (8003900 <HAL_I2C_Init+0x274>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d807      	bhi.n	8003710 <HAL_I2C_Init+0x84>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	4a80      	ldr	r2, [pc, #512]	@ (8003904 <HAL_I2C_Init+0x278>)
 8003704:	4293      	cmp	r3, r2
 8003706:	bf94      	ite	ls
 8003708:	2301      	movls	r3, #1
 800370a:	2300      	movhi	r3, #0
 800370c:	b2db      	uxtb	r3, r3
 800370e:	e006      	b.n	800371e <HAL_I2C_Init+0x92>
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	4a7d      	ldr	r2, [pc, #500]	@ (8003908 <HAL_I2C_Init+0x27c>)
 8003714:	4293      	cmp	r3, r2
 8003716:	bf94      	ite	ls
 8003718:	2301      	movls	r3, #1
 800371a:	2300      	movhi	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e0e7      	b.n	80038f6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	4a78      	ldr	r2, [pc, #480]	@ (800390c <HAL_I2C_Init+0x280>)
 800372a:	fba2 2303 	umull	r2, r3, r2, r3
 800372e:	0c9b      	lsrs	r3, r3, #18
 8003730:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68ba      	ldr	r2, [r7, #8]
 8003742:	430a      	orrs	r2, r1
 8003744:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	6a1b      	ldr	r3, [r3, #32]
 800374c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	4a6a      	ldr	r2, [pc, #424]	@ (8003900 <HAL_I2C_Init+0x274>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d802      	bhi.n	8003760 <HAL_I2C_Init+0xd4>
 800375a:	68bb      	ldr	r3, [r7, #8]
 800375c:	3301      	adds	r3, #1
 800375e:	e009      	b.n	8003774 <HAL_I2C_Init+0xe8>
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003766:	fb02 f303 	mul.w	r3, r2, r3
 800376a:	4a69      	ldr	r2, [pc, #420]	@ (8003910 <HAL_I2C_Init+0x284>)
 800376c:	fba2 2303 	umull	r2, r3, r2, r3
 8003770:	099b      	lsrs	r3, r3, #6
 8003772:	3301      	adds	r3, #1
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	6812      	ldr	r2, [r2, #0]
 8003778:	430b      	orrs	r3, r1
 800377a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	69db      	ldr	r3, [r3, #28]
 8003782:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003786:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	495c      	ldr	r1, [pc, #368]	@ (8003900 <HAL_I2C_Init+0x274>)
 8003790:	428b      	cmp	r3, r1
 8003792:	d819      	bhi.n	80037c8 <HAL_I2C_Init+0x13c>
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	1e59      	subs	r1, r3, #1
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	005b      	lsls	r3, r3, #1
 800379e:	fbb1 f3f3 	udiv	r3, r1, r3
 80037a2:	1c59      	adds	r1, r3, #1
 80037a4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80037a8:	400b      	ands	r3, r1
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00a      	beq.n	80037c4 <HAL_I2C_Init+0x138>
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	1e59      	subs	r1, r3, #1
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	005b      	lsls	r3, r3, #1
 80037b8:	fbb1 f3f3 	udiv	r3, r1, r3
 80037bc:	3301      	adds	r3, #1
 80037be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037c2:	e051      	b.n	8003868 <HAL_I2C_Init+0x1dc>
 80037c4:	2304      	movs	r3, #4
 80037c6:	e04f      	b.n	8003868 <HAL_I2C_Init+0x1dc>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d111      	bne.n	80037f4 <HAL_I2C_Init+0x168>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	1e58      	subs	r0, r3, #1
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6859      	ldr	r1, [r3, #4]
 80037d8:	460b      	mov	r3, r1
 80037da:	005b      	lsls	r3, r3, #1
 80037dc:	440b      	add	r3, r1
 80037de:	fbb0 f3f3 	udiv	r3, r0, r3
 80037e2:	3301      	adds	r3, #1
 80037e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	bf0c      	ite	eq
 80037ec:	2301      	moveq	r3, #1
 80037ee:	2300      	movne	r3, #0
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	e012      	b.n	800381a <HAL_I2C_Init+0x18e>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	1e58      	subs	r0, r3, #1
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6859      	ldr	r1, [r3, #4]
 80037fc:	460b      	mov	r3, r1
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	0099      	lsls	r1, r3, #2
 8003804:	440b      	add	r3, r1
 8003806:	fbb0 f3f3 	udiv	r3, r0, r3
 800380a:	3301      	adds	r3, #1
 800380c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003810:	2b00      	cmp	r3, #0
 8003812:	bf0c      	ite	eq
 8003814:	2301      	moveq	r3, #1
 8003816:	2300      	movne	r3, #0
 8003818:	b2db      	uxtb	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <HAL_I2C_Init+0x196>
 800381e:	2301      	movs	r3, #1
 8003820:	e022      	b.n	8003868 <HAL_I2C_Init+0x1dc>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d10e      	bne.n	8003848 <HAL_I2C_Init+0x1bc>
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	1e58      	subs	r0, r3, #1
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6859      	ldr	r1, [r3, #4]
 8003832:	460b      	mov	r3, r1
 8003834:	005b      	lsls	r3, r3, #1
 8003836:	440b      	add	r3, r1
 8003838:	fbb0 f3f3 	udiv	r3, r0, r3
 800383c:	3301      	adds	r3, #1
 800383e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003842:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003846:	e00f      	b.n	8003868 <HAL_I2C_Init+0x1dc>
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	1e58      	subs	r0, r3, #1
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6859      	ldr	r1, [r3, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	440b      	add	r3, r1
 8003856:	0099      	lsls	r1, r3, #2
 8003858:	440b      	add	r3, r1
 800385a:	fbb0 f3f3 	udiv	r3, r0, r3
 800385e:	3301      	adds	r3, #1
 8003860:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003864:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003868:	6879      	ldr	r1, [r7, #4]
 800386a:	6809      	ldr	r1, [r1, #0]
 800386c:	4313      	orrs	r3, r2
 800386e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69da      	ldr	r2, [r3, #28]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6a1b      	ldr	r3, [r3, #32]
 8003882:	431a      	orrs	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	430a      	orrs	r2, r1
 800388a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003896:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	6911      	ldr	r1, [r2, #16]
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	68d2      	ldr	r2, [r2, #12]
 80038a2:	4311      	orrs	r1, r2
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	6812      	ldr	r2, [r2, #0]
 80038a8:	430b      	orrs	r3, r1
 80038aa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	695a      	ldr	r2, [r3, #20]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	431a      	orrs	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	430a      	orrs	r2, r1
 80038c6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f042 0201 	orr.w	r2, r2, #1
 80038d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2220      	movs	r2, #32
 80038e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	000186a0 	.word	0x000186a0
 8003904:	001e847f 	.word	0x001e847f
 8003908:	003d08ff 	.word	0x003d08ff
 800390c:	431bde83 	.word	0x431bde83
 8003910:	10624dd3 	.word	0x10624dd3

08003914 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b088      	sub	sp, #32
 8003918:	af02      	add	r7, sp, #8
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	4608      	mov	r0, r1
 800391e:	4611      	mov	r1, r2
 8003920:	461a      	mov	r2, r3
 8003922:	4603      	mov	r3, r0
 8003924:	817b      	strh	r3, [r7, #10]
 8003926:	460b      	mov	r3, r1
 8003928:	813b      	strh	r3, [r7, #8]
 800392a:	4613      	mov	r3, r2
 800392c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800392e:	f7ff f877 	bl	8002a20 <HAL_GetTick>
 8003932:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800393a:	b2db      	uxtb	r3, r3
 800393c:	2b20      	cmp	r3, #32
 800393e:	f040 80d9 	bne.w	8003af4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	2319      	movs	r3, #25
 8003948:	2201      	movs	r2, #1
 800394a:	496d      	ldr	r1, [pc, #436]	@ (8003b00 <HAL_I2C_Mem_Write+0x1ec>)
 800394c:	68f8      	ldr	r0, [r7, #12]
 800394e:	f000 fc8b 	bl	8004268 <I2C_WaitOnFlagUntilTimeout>
 8003952:	4603      	mov	r3, r0
 8003954:	2b00      	cmp	r3, #0
 8003956:	d001      	beq.n	800395c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003958:	2302      	movs	r3, #2
 800395a:	e0cc      	b.n	8003af6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003962:	2b01      	cmp	r3, #1
 8003964:	d101      	bne.n	800396a <HAL_I2C_Mem_Write+0x56>
 8003966:	2302      	movs	r3, #2
 8003968:	e0c5      	b.n	8003af6 <HAL_I2C_Mem_Write+0x1e2>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 0301 	and.w	r3, r3, #1
 800397c:	2b01      	cmp	r3, #1
 800397e:	d007      	beq.n	8003990 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f042 0201 	orr.w	r2, r2, #1
 800398e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800399e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2221      	movs	r2, #33	@ 0x21
 80039a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2240      	movs	r2, #64	@ 0x40
 80039ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6a3a      	ldr	r2, [r7, #32]
 80039ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80039c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c6:	b29a      	uxth	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	4a4d      	ldr	r2, [pc, #308]	@ (8003b04 <HAL_I2C_Mem_Write+0x1f0>)
 80039d0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80039d2:	88f8      	ldrh	r0, [r7, #6]
 80039d4:	893a      	ldrh	r2, [r7, #8]
 80039d6:	8979      	ldrh	r1, [r7, #10]
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	9301      	str	r3, [sp, #4]
 80039dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039de:	9300      	str	r3, [sp, #0]
 80039e0:	4603      	mov	r3, r0
 80039e2:	68f8      	ldr	r0, [r7, #12]
 80039e4:	f000 fac2 	bl	8003f6c <I2C_RequestMemoryWrite>
 80039e8:	4603      	mov	r3, r0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d052      	beq.n	8003a94 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e081      	b.n	8003af6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80039f6:	68f8      	ldr	r0, [r7, #12]
 80039f8:	f000 fd50 	bl	800449c <I2C_WaitOnTXEFlagUntilTimeout>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00d      	beq.n	8003a1e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a06:	2b04      	cmp	r3, #4
 8003a08:	d107      	bne.n	8003a1a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a18:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e06b      	b.n	8003af6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a22:	781a      	ldrb	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a2e:	1c5a      	adds	r2, r3, #1
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a38:	3b01      	subs	r3, #1
 8003a3a:	b29a      	uxth	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	3b01      	subs	r3, #1
 8003a48:	b29a      	uxth	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	695b      	ldr	r3, [r3, #20]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b04      	cmp	r3, #4
 8003a5a:	d11b      	bne.n	8003a94 <HAL_I2C_Mem_Write+0x180>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d017      	beq.n	8003a94 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a68:	781a      	ldrb	r2, [r3, #0]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a74:	1c5a      	adds	r2, r3, #1
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	b29a      	uxth	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8a:	b29b      	uxth	r3, r3
 8003a8c:	3b01      	subs	r3, #1
 8003a8e:	b29a      	uxth	r2, r3
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d1aa      	bne.n	80039f2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a9c:	697a      	ldr	r2, [r7, #20]
 8003a9e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f000 fd43 	bl	800452c <I2C_WaitOnBTFFlagUntilTimeout>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00d      	beq.n	8003ac8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab0:	2b04      	cmp	r3, #4
 8003ab2:	d107      	bne.n	8003ac4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ac2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e016      	b.n	8003af6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ad6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2220      	movs	r2, #32
 8003adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003af0:	2300      	movs	r3, #0
 8003af2:	e000      	b.n	8003af6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003af4:	2302      	movs	r3, #2
  }
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3718      	adds	r7, #24
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	00100002 	.word	0x00100002
 8003b04:	ffff0000 	.word	0xffff0000

08003b08 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b08:	b580      	push	{r7, lr}
 8003b0a:	b08c      	sub	sp, #48	@ 0x30
 8003b0c:	af02      	add	r7, sp, #8
 8003b0e:	60f8      	str	r0, [r7, #12]
 8003b10:	4608      	mov	r0, r1
 8003b12:	4611      	mov	r1, r2
 8003b14:	461a      	mov	r2, r3
 8003b16:	4603      	mov	r3, r0
 8003b18:	817b      	strh	r3, [r7, #10]
 8003b1a:	460b      	mov	r3, r1
 8003b1c:	813b      	strh	r3, [r7, #8]
 8003b1e:	4613      	mov	r3, r2
 8003b20:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003b22:	f7fe ff7d 	bl	8002a20 <HAL_GetTick>
 8003b26:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b20      	cmp	r3, #32
 8003b32:	f040 8214 	bne.w	8003f5e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b38:	9300      	str	r3, [sp, #0]
 8003b3a:	2319      	movs	r3, #25
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	497b      	ldr	r1, [pc, #492]	@ (8003d2c <HAL_I2C_Mem_Read+0x224>)
 8003b40:	68f8      	ldr	r0, [r7, #12]
 8003b42:	f000 fb91 	bl	8004268 <I2C_WaitOnFlagUntilTimeout>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d001      	beq.n	8003b50 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	e207      	b.n	8003f60 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b56:	2b01      	cmp	r3, #1
 8003b58:	d101      	bne.n	8003b5e <HAL_I2C_Mem_Read+0x56>
 8003b5a:	2302      	movs	r3, #2
 8003b5c:	e200      	b.n	8003f60 <HAL_I2C_Mem_Read+0x458>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2201      	movs	r2, #1
 8003b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d007      	beq.n	8003b84 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0201 	orr.w	r2, r2, #1
 8003b82:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b92:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2222      	movs	r2, #34	@ 0x22
 8003b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2240      	movs	r2, #64	@ 0x40
 8003ba0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003bb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	4a5b      	ldr	r2, [pc, #364]	@ (8003d30 <HAL_I2C_Mem_Read+0x228>)
 8003bc4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003bc6:	88f8      	ldrh	r0, [r7, #6]
 8003bc8:	893a      	ldrh	r2, [r7, #8]
 8003bca:	8979      	ldrh	r1, [r7, #10]
 8003bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bce:	9301      	str	r3, [sp, #4]
 8003bd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bd2:	9300      	str	r3, [sp, #0]
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 fa5e 	bl	8004098 <I2C_RequestMemoryRead>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d001      	beq.n	8003be6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e1bc      	b.n	8003f60 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d113      	bne.n	8003c16 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bee:	2300      	movs	r3, #0
 8003bf0:	623b      	str	r3, [r7, #32]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	623b      	str	r3, [r7, #32]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	699b      	ldr	r3, [r3, #24]
 8003c00:	623b      	str	r3, [r7, #32]
 8003c02:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c12:	601a      	str	r2, [r3, #0]
 8003c14:	e190      	b.n	8003f38 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d11b      	bne.n	8003c56 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681a      	ldr	r2, [r3, #0]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c2c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c2e:	2300      	movs	r3, #0
 8003c30:	61fb      	str	r3, [r7, #28]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	61fb      	str	r3, [r7, #28]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	699b      	ldr	r3, [r3, #24]
 8003c40:	61fb      	str	r3, [r7, #28]
 8003c42:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c52:	601a      	str	r2, [r3, #0]
 8003c54:	e170      	b.n	8003f38 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c5a:	2b02      	cmp	r3, #2
 8003c5c:	d11b      	bne.n	8003c96 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c6c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c7e:	2300      	movs	r3, #0
 8003c80:	61bb      	str	r3, [r7, #24]
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	695b      	ldr	r3, [r3, #20]
 8003c88:	61bb      	str	r3, [r7, #24]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	61bb      	str	r3, [r7, #24]
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	e150      	b.n	8003f38 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c96:	2300      	movs	r3, #0
 8003c98:	617b      	str	r3, [r7, #20]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	695b      	ldr	r3, [r3, #20]
 8003ca0:	617b      	str	r3, [r7, #20]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	699b      	ldr	r3, [r3, #24]
 8003ca8:	617b      	str	r3, [r7, #20]
 8003caa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003cac:	e144      	b.n	8003f38 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cb2:	2b03      	cmp	r3, #3
 8003cb4:	f200 80f1 	bhi.w	8003e9a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d123      	bne.n	8003d08 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cc2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003cc4:	68f8      	ldr	r0, [r7, #12]
 8003cc6:	f000 fc79 	bl	80045bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d001      	beq.n	8003cd4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e145      	b.n	8003f60 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	691a      	ldr	r2, [r3, #16]
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cde:	b2d2      	uxtb	r2, r2
 8003ce0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce6:	1c5a      	adds	r2, r3, #1
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003d06:	e117      	b.n	8003f38 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d14e      	bne.n	8003dae <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d12:	9300      	str	r3, [sp, #0]
 8003d14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d16:	2200      	movs	r2, #0
 8003d18:	4906      	ldr	r1, [pc, #24]	@ (8003d34 <HAL_I2C_Mem_Read+0x22c>)
 8003d1a:	68f8      	ldr	r0, [r7, #12]
 8003d1c:	f000 faa4 	bl	8004268 <I2C_WaitOnFlagUntilTimeout>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d008      	beq.n	8003d38 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e11a      	b.n	8003f60 <HAL_I2C_Mem_Read+0x458>
 8003d2a:	bf00      	nop
 8003d2c:	00100002 	.word	0x00100002
 8003d30:	ffff0000 	.word	0xffff0000
 8003d34:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	691a      	ldr	r2, [r3, #16]
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d52:	b2d2      	uxtb	r2, r2
 8003d54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5a:	1c5a      	adds	r2, r3, #1
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d64:	3b01      	subs	r3, #1
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	3b01      	subs	r3, #1
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	691a      	ldr	r2, [r3, #16]
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d84:	b2d2      	uxtb	r2, r2
 8003d86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8c:	1c5a      	adds	r2, r3, #1
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d96:	3b01      	subs	r3, #1
 8003d98:	b29a      	uxth	r2, r3
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	3b01      	subs	r3, #1
 8003da6:	b29a      	uxth	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003dac:	e0c4      	b.n	8003f38 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003db0:	9300      	str	r3, [sp, #0]
 8003db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003db4:	2200      	movs	r2, #0
 8003db6:	496c      	ldr	r1, [pc, #432]	@ (8003f68 <HAL_I2C_Mem_Read+0x460>)
 8003db8:	68f8      	ldr	r0, [r7, #12]
 8003dba:	f000 fa55 	bl	8004268 <I2C_WaitOnFlagUntilTimeout>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d001      	beq.n	8003dc8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e0cb      	b.n	8003f60 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003dd6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	691a      	ldr	r2, [r3, #16]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de2:	b2d2      	uxtb	r2, r2
 8003de4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dea:	1c5a      	adds	r2, r3, #1
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003df4:	3b01      	subs	r3, #1
 8003df6:	b29a      	uxth	r2, r3
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	3b01      	subs	r3, #1
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e0c:	9300      	str	r3, [sp, #0]
 8003e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e10:	2200      	movs	r2, #0
 8003e12:	4955      	ldr	r1, [pc, #340]	@ (8003f68 <HAL_I2C_Mem_Read+0x460>)
 8003e14:	68f8      	ldr	r0, [r7, #12]
 8003e16:	f000 fa27 	bl	8004268 <I2C_WaitOnFlagUntilTimeout>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e09d      	b.n	8003f60 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681a      	ldr	r2, [r3, #0]
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003e32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	691a      	ldr	r2, [r3, #16]
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3e:	b2d2      	uxtb	r2, r2
 8003e40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e46:	1c5a      	adds	r2, r3, #1
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e50:	3b01      	subs	r3, #1
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	691a      	ldr	r2, [r3, #16]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e70:	b2d2      	uxtb	r2, r2
 8003e72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e78:	1c5a      	adds	r2, r3, #1
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e82:	3b01      	subs	r3, #1
 8003e84:	b29a      	uxth	r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	3b01      	subs	r3, #1
 8003e92:	b29a      	uxth	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e98:	e04e      	b.n	8003f38 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e9c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 fb8c 	bl	80045bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e058      	b.n	8003f60 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	691a      	ldr	r2, [r3, #16]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eb8:	b2d2      	uxtb	r2, r2
 8003eba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec0:	1c5a      	adds	r2, r3, #1
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	3b01      	subs	r3, #1
 8003eda:	b29a      	uxth	r2, r3
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	f003 0304 	and.w	r3, r3, #4
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	d124      	bne.n	8003f38 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ef2:	2b03      	cmp	r3, #3
 8003ef4:	d107      	bne.n	8003f06 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f04:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	691a      	ldr	r2, [r3, #16]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f10:	b2d2      	uxtb	r2, r2
 8003f12:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f18:	1c5a      	adds	r2, r3, #1
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f22:	3b01      	subs	r3, #1
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f2e:	b29b      	uxth	r3, r3
 8003f30:	3b01      	subs	r3, #1
 8003f32:	b29a      	uxth	r2, r3
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	f47f aeb6 	bne.w	8003cae <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	2220      	movs	r2, #32
 8003f46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2200      	movs	r2, #0
 8003f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	e000      	b.n	8003f60 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003f5e:	2302      	movs	r3, #2
  }
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3728      	adds	r7, #40	@ 0x28
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	00010004 	.word	0x00010004

08003f6c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b088      	sub	sp, #32
 8003f70:	af02      	add	r7, sp, #8
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	4608      	mov	r0, r1
 8003f76:	4611      	mov	r1, r2
 8003f78:	461a      	mov	r2, r3
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	817b      	strh	r3, [r7, #10]
 8003f7e:	460b      	mov	r3, r1
 8003f80:	813b      	strh	r3, [r7, #8]
 8003f82:	4613      	mov	r3, r2
 8003f84:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f94:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f98:	9300      	str	r3, [sp, #0]
 8003f9a:	6a3b      	ldr	r3, [r7, #32]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003fa2:	68f8      	ldr	r0, [r7, #12]
 8003fa4:	f000 f960 	bl	8004268 <I2C_WaitOnFlagUntilTimeout>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d00d      	beq.n	8003fca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fbc:	d103      	bne.n	8003fc6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fc4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e05f      	b.n	800408a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fca:	897b      	ldrh	r3, [r7, #10]
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	461a      	mov	r2, r3
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003fd8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fdc:	6a3a      	ldr	r2, [r7, #32]
 8003fde:	492d      	ldr	r1, [pc, #180]	@ (8004094 <I2C_RequestMemoryWrite+0x128>)
 8003fe0:	68f8      	ldr	r0, [r7, #12]
 8003fe2:	f000 f9bb 	bl	800435c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d001      	beq.n	8003ff0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e04c      	b.n	800408a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	617b      	str	r3, [r7, #20]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	617b      	str	r3, [r7, #20]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	617b      	str	r3, [r7, #20]
 8004004:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004008:	6a39      	ldr	r1, [r7, #32]
 800400a:	68f8      	ldr	r0, [r7, #12]
 800400c:	f000 fa46 	bl	800449c <I2C_WaitOnTXEFlagUntilTimeout>
 8004010:	4603      	mov	r3, r0
 8004012:	2b00      	cmp	r3, #0
 8004014:	d00d      	beq.n	8004032 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800401a:	2b04      	cmp	r3, #4
 800401c:	d107      	bne.n	800402e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800402c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e02b      	b.n	800408a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004032:	88fb      	ldrh	r3, [r7, #6]
 8004034:	2b01      	cmp	r3, #1
 8004036:	d105      	bne.n	8004044 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004038:	893b      	ldrh	r3, [r7, #8]
 800403a:	b2da      	uxtb	r2, r3
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	611a      	str	r2, [r3, #16]
 8004042:	e021      	b.n	8004088 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004044:	893b      	ldrh	r3, [r7, #8]
 8004046:	0a1b      	lsrs	r3, r3, #8
 8004048:	b29b      	uxth	r3, r3
 800404a:	b2da      	uxtb	r2, r3
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004054:	6a39      	ldr	r1, [r7, #32]
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	f000 fa20 	bl	800449c <I2C_WaitOnTXEFlagUntilTimeout>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d00d      	beq.n	800407e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004066:	2b04      	cmp	r3, #4
 8004068:	d107      	bne.n	800407a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004078:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e005      	b.n	800408a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800407e:	893b      	ldrh	r3, [r7, #8]
 8004080:	b2da      	uxtb	r2, r3
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3718      	adds	r7, #24
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	00010002 	.word	0x00010002

08004098 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b088      	sub	sp, #32
 800409c:	af02      	add	r7, sp, #8
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	4608      	mov	r0, r1
 80040a2:	4611      	mov	r1, r2
 80040a4:	461a      	mov	r2, r3
 80040a6:	4603      	mov	r3, r0
 80040a8:	817b      	strh	r3, [r7, #10]
 80040aa:	460b      	mov	r3, r1
 80040ac:	813b      	strh	r3, [r7, #8]
 80040ae:	4613      	mov	r3, r2
 80040b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80040c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d4:	9300      	str	r3, [sp, #0]
 80040d6:	6a3b      	ldr	r3, [r7, #32]
 80040d8:	2200      	movs	r2, #0
 80040da:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f000 f8c2 	bl	8004268 <I2C_WaitOnFlagUntilTimeout>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00d      	beq.n	8004106 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040f8:	d103      	bne.n	8004102 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004100:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e0aa      	b.n	800425c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004106:	897b      	ldrh	r3, [r7, #10]
 8004108:	b2db      	uxtb	r3, r3
 800410a:	461a      	mov	r2, r3
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004114:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004118:	6a3a      	ldr	r2, [r7, #32]
 800411a:	4952      	ldr	r1, [pc, #328]	@ (8004264 <I2C_RequestMemoryRead+0x1cc>)
 800411c:	68f8      	ldr	r0, [r7, #12]
 800411e:	f000 f91d 	bl	800435c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d001      	beq.n	800412c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e097      	b.n	800425c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800412c:	2300      	movs	r3, #0
 800412e:	617b      	str	r3, [r7, #20]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	617b      	str	r3, [r7, #20]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	617b      	str	r3, [r7, #20]
 8004140:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004142:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004144:	6a39      	ldr	r1, [r7, #32]
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f000 f9a8 	bl	800449c <I2C_WaitOnTXEFlagUntilTimeout>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00d      	beq.n	800416e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004156:	2b04      	cmp	r3, #4
 8004158:	d107      	bne.n	800416a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004168:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e076      	b.n	800425c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800416e:	88fb      	ldrh	r3, [r7, #6]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d105      	bne.n	8004180 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004174:	893b      	ldrh	r3, [r7, #8]
 8004176:	b2da      	uxtb	r2, r3
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	611a      	str	r2, [r3, #16]
 800417e:	e021      	b.n	80041c4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004180:	893b      	ldrh	r3, [r7, #8]
 8004182:	0a1b      	lsrs	r3, r3, #8
 8004184:	b29b      	uxth	r3, r3
 8004186:	b2da      	uxtb	r2, r3
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800418e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004190:	6a39      	ldr	r1, [r7, #32]
 8004192:	68f8      	ldr	r0, [r7, #12]
 8004194:	f000 f982 	bl	800449c <I2C_WaitOnTXEFlagUntilTimeout>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00d      	beq.n	80041ba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d107      	bne.n	80041b6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e050      	b.n	800425c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80041ba:	893b      	ldrh	r3, [r7, #8]
 80041bc:	b2da      	uxtb	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80041c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041c6:	6a39      	ldr	r1, [r7, #32]
 80041c8:	68f8      	ldr	r0, [r7, #12]
 80041ca:	f000 f967 	bl	800449c <I2C_WaitOnTXEFlagUntilTimeout>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00d      	beq.n	80041f0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d8:	2b04      	cmp	r3, #4
 80041da:	d107      	bne.n	80041ec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041ea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	e035      	b.n	800425c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80041fe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004202:	9300      	str	r3, [sp, #0]
 8004204:	6a3b      	ldr	r3, [r7, #32]
 8004206:	2200      	movs	r2, #0
 8004208:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800420c:	68f8      	ldr	r0, [r7, #12]
 800420e:	f000 f82b 	bl	8004268 <I2C_WaitOnFlagUntilTimeout>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00d      	beq.n	8004234 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004222:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004226:	d103      	bne.n	8004230 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800422e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e013      	b.n	800425c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004234:	897b      	ldrh	r3, [r7, #10]
 8004236:	b2db      	uxtb	r3, r3
 8004238:	f043 0301 	orr.w	r3, r3, #1
 800423c:	b2da      	uxtb	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004246:	6a3a      	ldr	r2, [r7, #32]
 8004248:	4906      	ldr	r1, [pc, #24]	@ (8004264 <I2C_RequestMemoryRead+0x1cc>)
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f000 f886 	bl	800435c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004250:	4603      	mov	r3, r0
 8004252:	2b00      	cmp	r3, #0
 8004254:	d001      	beq.n	800425a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e000      	b.n	800425c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3718      	adds	r7, #24
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	00010002 	.word	0x00010002

08004268 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	60f8      	str	r0, [r7, #12]
 8004270:	60b9      	str	r1, [r7, #8]
 8004272:	603b      	str	r3, [r7, #0]
 8004274:	4613      	mov	r3, r2
 8004276:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004278:	e048      	b.n	800430c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004280:	d044      	beq.n	800430c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004282:	f7fe fbcd 	bl	8002a20 <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	69bb      	ldr	r3, [r7, #24]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	683a      	ldr	r2, [r7, #0]
 800428e:	429a      	cmp	r2, r3
 8004290:	d302      	bcc.n	8004298 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d139      	bne.n	800430c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	0c1b      	lsrs	r3, r3, #16
 800429c:	b2db      	uxtb	r3, r3
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d10d      	bne.n	80042be <I2C_WaitOnFlagUntilTimeout+0x56>
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695b      	ldr	r3, [r3, #20]
 80042a8:	43da      	mvns	r2, r3
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	4013      	ands	r3, r2
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	bf0c      	ite	eq
 80042b4:	2301      	moveq	r3, #1
 80042b6:	2300      	movne	r3, #0
 80042b8:	b2db      	uxtb	r3, r3
 80042ba:	461a      	mov	r2, r3
 80042bc:	e00c      	b.n	80042d8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	699b      	ldr	r3, [r3, #24]
 80042c4:	43da      	mvns	r2, r3
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	4013      	ands	r3, r2
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	bf0c      	ite	eq
 80042d0:	2301      	moveq	r3, #1
 80042d2:	2300      	movne	r3, #0
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	461a      	mov	r2, r3
 80042d8:	79fb      	ldrb	r3, [r7, #7]
 80042da:	429a      	cmp	r2, r3
 80042dc:	d116      	bne.n	800430c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2220      	movs	r2, #32
 80042e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2200      	movs	r2, #0
 80042f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f8:	f043 0220 	orr.w	r2, r3, #32
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e023      	b.n	8004354 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	0c1b      	lsrs	r3, r3, #16
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b01      	cmp	r3, #1
 8004314:	d10d      	bne.n	8004332 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	43da      	mvns	r2, r3
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	4013      	ands	r3, r2
 8004322:	b29b      	uxth	r3, r3
 8004324:	2b00      	cmp	r3, #0
 8004326:	bf0c      	ite	eq
 8004328:	2301      	moveq	r3, #1
 800432a:	2300      	movne	r3, #0
 800432c:	b2db      	uxtb	r3, r3
 800432e:	461a      	mov	r2, r3
 8004330:	e00c      	b.n	800434c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	699b      	ldr	r3, [r3, #24]
 8004338:	43da      	mvns	r2, r3
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	4013      	ands	r3, r2
 800433e:	b29b      	uxth	r3, r3
 8004340:	2b00      	cmp	r3, #0
 8004342:	bf0c      	ite	eq
 8004344:	2301      	moveq	r3, #1
 8004346:	2300      	movne	r3, #0
 8004348:	b2db      	uxtb	r3, r3
 800434a:	461a      	mov	r2, r3
 800434c:	79fb      	ldrb	r3, [r7, #7]
 800434e:	429a      	cmp	r2, r3
 8004350:	d093      	beq.n	800427a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004352:	2300      	movs	r3, #0
}
 8004354:	4618      	mov	r0, r3
 8004356:	3710      	adds	r7, #16
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}

0800435c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
 8004368:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800436a:	e071      	b.n	8004450 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004376:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800437a:	d123      	bne.n	80043c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800438a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004394:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	2200      	movs	r2, #0
 800439a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2220      	movs	r2, #32
 80043a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2200      	movs	r2, #0
 80043a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b0:	f043 0204 	orr.w	r2, r3, #4
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2200      	movs	r2, #0
 80043bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e067      	b.n	8004494 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80043ca:	d041      	beq.n	8004450 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043cc:	f7fe fb28 	bl	8002a20 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	1ad3      	subs	r3, r2, r3
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	429a      	cmp	r2, r3
 80043da:	d302      	bcc.n	80043e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d136      	bne.n	8004450 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	0c1b      	lsrs	r3, r3, #16
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d10c      	bne.n	8004406 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	695b      	ldr	r3, [r3, #20]
 80043f2:	43da      	mvns	r2, r3
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	4013      	ands	r3, r2
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	bf14      	ite	ne
 80043fe:	2301      	movne	r3, #1
 8004400:	2300      	moveq	r3, #0
 8004402:	b2db      	uxtb	r3, r3
 8004404:	e00b      	b.n	800441e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	43da      	mvns	r2, r3
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	4013      	ands	r3, r2
 8004412:	b29b      	uxth	r3, r3
 8004414:	2b00      	cmp	r3, #0
 8004416:	bf14      	ite	ne
 8004418:	2301      	movne	r3, #1
 800441a:	2300      	moveq	r3, #0
 800441c:	b2db      	uxtb	r3, r3
 800441e:	2b00      	cmp	r3, #0
 8004420:	d016      	beq.n	8004450 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2220      	movs	r2, #32
 800442c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443c:	f043 0220 	orr.w	r2, r3, #32
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e021      	b.n	8004494 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	0c1b      	lsrs	r3, r3, #16
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b01      	cmp	r3, #1
 8004458:	d10c      	bne.n	8004474 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	43da      	mvns	r2, r3
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	4013      	ands	r3, r2
 8004466:	b29b      	uxth	r3, r3
 8004468:	2b00      	cmp	r3, #0
 800446a:	bf14      	ite	ne
 800446c:	2301      	movne	r3, #1
 800446e:	2300      	moveq	r3, #0
 8004470:	b2db      	uxtb	r3, r3
 8004472:	e00b      	b.n	800448c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	699b      	ldr	r3, [r3, #24]
 800447a:	43da      	mvns	r2, r3
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	4013      	ands	r3, r2
 8004480:	b29b      	uxth	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	bf14      	ite	ne
 8004486:	2301      	movne	r3, #1
 8004488:	2300      	moveq	r3, #0
 800448a:	b2db      	uxtb	r3, r3
 800448c:	2b00      	cmp	r3, #0
 800448e:	f47f af6d 	bne.w	800436c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004492:	2300      	movs	r3, #0
}
 8004494:	4618      	mov	r0, r3
 8004496:	3710      	adds	r7, #16
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}

0800449c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80044a8:	e034      	b.n	8004514 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80044aa:	68f8      	ldr	r0, [r7, #12]
 80044ac:	f000 f8e3 	bl	8004676 <I2C_IsAcknowledgeFailed>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d001      	beq.n	80044ba <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
 80044b8:	e034      	b.n	8004524 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044c0:	d028      	beq.n	8004514 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c2:	f7fe faad 	bl	8002a20 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	68ba      	ldr	r2, [r7, #8]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d302      	bcc.n	80044d8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d11d      	bne.n	8004514 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044e2:	2b80      	cmp	r3, #128	@ 0x80
 80044e4:	d016      	beq.n	8004514 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2200      	movs	r2, #0
 80044ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2220      	movs	r2, #32
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004500:	f043 0220 	orr.w	r2, r3, #32
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2200      	movs	r2, #0
 800450c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e007      	b.n	8004524 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800451e:	2b80      	cmp	r3, #128	@ 0x80
 8004520:	d1c3      	bne.n	80044aa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	3710      	adds	r7, #16
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b084      	sub	sp, #16
 8004530:	af00      	add	r7, sp, #0
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	60b9      	str	r1, [r7, #8]
 8004536:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004538:	e034      	b.n	80045a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800453a:	68f8      	ldr	r0, [r7, #12]
 800453c:	f000 f89b 	bl	8004676 <I2C_IsAcknowledgeFailed>
 8004540:	4603      	mov	r3, r0
 8004542:	2b00      	cmp	r3, #0
 8004544:	d001      	beq.n	800454a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e034      	b.n	80045b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004550:	d028      	beq.n	80045a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004552:	f7fe fa65 	bl	8002a20 <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	68ba      	ldr	r2, [r7, #8]
 800455e:	429a      	cmp	r2, r3
 8004560:	d302      	bcc.n	8004568 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d11d      	bne.n	80045a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	f003 0304 	and.w	r3, r3, #4
 8004572:	2b04      	cmp	r3, #4
 8004574:	d016      	beq.n	80045a4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2220      	movs	r2, #32
 8004580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2200      	movs	r2, #0
 8004588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004590:	f043 0220 	orr.w	r2, r3, #32
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2200      	movs	r2, #0
 800459c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e007      	b.n	80045b4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	f003 0304 	and.w	r3, r3, #4
 80045ae:	2b04      	cmp	r3, #4
 80045b0:	d1c3      	bne.n	800453a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80045b2:	2300      	movs	r3, #0
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3710      	adds	r7, #16
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}

080045bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80045c8:	e049      	b.n	800465e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	f003 0310 	and.w	r3, r3, #16
 80045d4:	2b10      	cmp	r3, #16
 80045d6:	d119      	bne.n	800460c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f06f 0210 	mvn.w	r2, #16
 80045e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2200      	movs	r2, #0
 80045e6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2220      	movs	r2, #32
 80045ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e030      	b.n	800466e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800460c:	f7fe fa08 	bl	8002a20 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	68ba      	ldr	r2, [r7, #8]
 8004618:	429a      	cmp	r2, r3
 800461a:	d302      	bcc.n	8004622 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d11d      	bne.n	800465e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	695b      	ldr	r3, [r3, #20]
 8004628:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800462c:	2b40      	cmp	r3, #64	@ 0x40
 800462e:	d016      	beq.n	800465e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2220      	movs	r2, #32
 800463a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2200      	movs	r2, #0
 8004642:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464a:	f043 0220 	orr.w	r2, r3, #32
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	e007      	b.n	800466e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	695b      	ldr	r3, [r3, #20]
 8004664:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004668:	2b40      	cmp	r3, #64	@ 0x40
 800466a:	d1ae      	bne.n	80045ca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800466c:	2300      	movs	r3, #0
}
 800466e:	4618      	mov	r0, r3
 8004670:	3710      	adds	r7, #16
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004676:	b480      	push	{r7}
 8004678:	b083      	sub	sp, #12
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	695b      	ldr	r3, [r3, #20]
 8004684:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004688:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800468c:	d11b      	bne.n	80046c6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004696:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2220      	movs	r2, #32
 80046a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b2:	f043 0204 	orr.w	r2, r3, #4
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e000      	b.n	80046c8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80046c6:	2300      	movs	r3, #0
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	370c      	adds	r7, #12
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr

080046d4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af02      	add	r7, sp, #8
 80046da:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d101      	bne.n	80046e6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e101      	b.n	80048ea <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d106      	bne.n	8004706 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f006 fc23 	bl	800af4c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2203      	movs	r2, #3
 800470a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004714:	d102      	bne.n	800471c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4618      	mov	r0, r3
 8004722:	f003 f81c 	bl	800775e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6818      	ldr	r0, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	7c1a      	ldrb	r2, [r3, #16]
 800472e:	f88d 2000 	strb.w	r2, [sp]
 8004732:	3304      	adds	r3, #4
 8004734:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004736:	f002 fefb 	bl	8007530 <USB_CoreInit>
 800473a:	4603      	mov	r3, r0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d005      	beq.n	800474c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2202      	movs	r2, #2
 8004744:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e0ce      	b.n	80048ea <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2100      	movs	r1, #0
 8004752:	4618      	mov	r0, r3
 8004754:	f003 f814 	bl	8007780 <USB_SetCurrentMode>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d005      	beq.n	800476a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2202      	movs	r2, #2
 8004762:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e0bf      	b.n	80048ea <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800476a:	2300      	movs	r3, #0
 800476c:	73fb      	strb	r3, [r7, #15]
 800476e:	e04a      	b.n	8004806 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004770:	7bfa      	ldrb	r2, [r7, #15]
 8004772:	6879      	ldr	r1, [r7, #4]
 8004774:	4613      	mov	r3, r2
 8004776:	00db      	lsls	r3, r3, #3
 8004778:	4413      	add	r3, r2
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	440b      	add	r3, r1
 800477e:	3315      	adds	r3, #21
 8004780:	2201      	movs	r2, #1
 8004782:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004784:	7bfa      	ldrb	r2, [r7, #15]
 8004786:	6879      	ldr	r1, [r7, #4]
 8004788:	4613      	mov	r3, r2
 800478a:	00db      	lsls	r3, r3, #3
 800478c:	4413      	add	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	440b      	add	r3, r1
 8004792:	3314      	adds	r3, #20
 8004794:	7bfa      	ldrb	r2, [r7, #15]
 8004796:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004798:	7bfa      	ldrb	r2, [r7, #15]
 800479a:	7bfb      	ldrb	r3, [r7, #15]
 800479c:	b298      	uxth	r0, r3
 800479e:	6879      	ldr	r1, [r7, #4]
 80047a0:	4613      	mov	r3, r2
 80047a2:	00db      	lsls	r3, r3, #3
 80047a4:	4413      	add	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	440b      	add	r3, r1
 80047aa:	332e      	adds	r3, #46	@ 0x2e
 80047ac:	4602      	mov	r2, r0
 80047ae:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80047b0:	7bfa      	ldrb	r2, [r7, #15]
 80047b2:	6879      	ldr	r1, [r7, #4]
 80047b4:	4613      	mov	r3, r2
 80047b6:	00db      	lsls	r3, r3, #3
 80047b8:	4413      	add	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	440b      	add	r3, r1
 80047be:	3318      	adds	r3, #24
 80047c0:	2200      	movs	r2, #0
 80047c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80047c4:	7bfa      	ldrb	r2, [r7, #15]
 80047c6:	6879      	ldr	r1, [r7, #4]
 80047c8:	4613      	mov	r3, r2
 80047ca:	00db      	lsls	r3, r3, #3
 80047cc:	4413      	add	r3, r2
 80047ce:	009b      	lsls	r3, r3, #2
 80047d0:	440b      	add	r3, r1
 80047d2:	331c      	adds	r3, #28
 80047d4:	2200      	movs	r2, #0
 80047d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80047d8:	7bfa      	ldrb	r2, [r7, #15]
 80047da:	6879      	ldr	r1, [r7, #4]
 80047dc:	4613      	mov	r3, r2
 80047de:	00db      	lsls	r3, r3, #3
 80047e0:	4413      	add	r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	440b      	add	r3, r1
 80047e6:	3320      	adds	r3, #32
 80047e8:	2200      	movs	r2, #0
 80047ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80047ec:	7bfa      	ldrb	r2, [r7, #15]
 80047ee:	6879      	ldr	r1, [r7, #4]
 80047f0:	4613      	mov	r3, r2
 80047f2:	00db      	lsls	r3, r3, #3
 80047f4:	4413      	add	r3, r2
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	440b      	add	r3, r1
 80047fa:	3324      	adds	r3, #36	@ 0x24
 80047fc:	2200      	movs	r2, #0
 80047fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004800:	7bfb      	ldrb	r3, [r7, #15]
 8004802:	3301      	adds	r3, #1
 8004804:	73fb      	strb	r3, [r7, #15]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	791b      	ldrb	r3, [r3, #4]
 800480a:	7bfa      	ldrb	r2, [r7, #15]
 800480c:	429a      	cmp	r2, r3
 800480e:	d3af      	bcc.n	8004770 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004810:	2300      	movs	r3, #0
 8004812:	73fb      	strb	r3, [r7, #15]
 8004814:	e044      	b.n	80048a0 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004816:	7bfa      	ldrb	r2, [r7, #15]
 8004818:	6879      	ldr	r1, [r7, #4]
 800481a:	4613      	mov	r3, r2
 800481c:	00db      	lsls	r3, r3, #3
 800481e:	4413      	add	r3, r2
 8004820:	009b      	lsls	r3, r3, #2
 8004822:	440b      	add	r3, r1
 8004824:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004828:	2200      	movs	r2, #0
 800482a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800482c:	7bfa      	ldrb	r2, [r7, #15]
 800482e:	6879      	ldr	r1, [r7, #4]
 8004830:	4613      	mov	r3, r2
 8004832:	00db      	lsls	r3, r3, #3
 8004834:	4413      	add	r3, r2
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	440b      	add	r3, r1
 800483a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800483e:	7bfa      	ldrb	r2, [r7, #15]
 8004840:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004842:	7bfa      	ldrb	r2, [r7, #15]
 8004844:	6879      	ldr	r1, [r7, #4]
 8004846:	4613      	mov	r3, r2
 8004848:	00db      	lsls	r3, r3, #3
 800484a:	4413      	add	r3, r2
 800484c:	009b      	lsls	r3, r3, #2
 800484e:	440b      	add	r3, r1
 8004850:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004854:	2200      	movs	r2, #0
 8004856:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004858:	7bfa      	ldrb	r2, [r7, #15]
 800485a:	6879      	ldr	r1, [r7, #4]
 800485c:	4613      	mov	r3, r2
 800485e:	00db      	lsls	r3, r3, #3
 8004860:	4413      	add	r3, r2
 8004862:	009b      	lsls	r3, r3, #2
 8004864:	440b      	add	r3, r1
 8004866:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800486a:	2200      	movs	r2, #0
 800486c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800486e:	7bfa      	ldrb	r2, [r7, #15]
 8004870:	6879      	ldr	r1, [r7, #4]
 8004872:	4613      	mov	r3, r2
 8004874:	00db      	lsls	r3, r3, #3
 8004876:	4413      	add	r3, r2
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	440b      	add	r3, r1
 800487c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004880:	2200      	movs	r2, #0
 8004882:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004884:	7bfa      	ldrb	r2, [r7, #15]
 8004886:	6879      	ldr	r1, [r7, #4]
 8004888:	4613      	mov	r3, r2
 800488a:	00db      	lsls	r3, r3, #3
 800488c:	4413      	add	r3, r2
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	440b      	add	r3, r1
 8004892:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004896:	2200      	movs	r2, #0
 8004898:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800489a:	7bfb      	ldrb	r3, [r7, #15]
 800489c:	3301      	adds	r3, #1
 800489e:	73fb      	strb	r3, [r7, #15]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	791b      	ldrb	r3, [r3, #4]
 80048a4:	7bfa      	ldrb	r2, [r7, #15]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d3b5      	bcc.n	8004816 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6818      	ldr	r0, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	7c1a      	ldrb	r2, [r3, #16]
 80048b2:	f88d 2000 	strb.w	r2, [sp]
 80048b6:	3304      	adds	r3, #4
 80048b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048ba:	f002 ffad 	bl	8007818 <USB_DevInit>
 80048be:	4603      	mov	r3, r0
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d005      	beq.n	80048d0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2202      	movs	r2, #2
 80048c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	e00c      	b.n	80048ea <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2201      	movs	r2, #1
 80048da:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4618      	mov	r0, r3
 80048e4:	f003 fff1 	bl	80088ca <USB_DevDisconnect>

  return HAL_OK;
 80048e8:	2300      	movs	r3, #0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3710      	adds	r7, #16
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}

080048f2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80048f2:	b580      	push	{r7, lr}
 80048f4:	b084      	sub	sp, #16
 80048f6:	af00      	add	r7, sp, #0
 80048f8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004906:	2b01      	cmp	r3, #1
 8004908:	d101      	bne.n	800490e <HAL_PCD_Start+0x1c>
 800490a:	2302      	movs	r3, #2
 800490c:	e022      	b.n	8004954 <HAL_PCD_Start+0x62>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800491e:	2b00      	cmp	r3, #0
 8004920:	d009      	beq.n	8004936 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8004926:	2b01      	cmp	r3, #1
 8004928:	d105      	bne.n	8004936 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800492e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4618      	mov	r0, r3
 800493c:	f002 fefe 	bl	800773c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4618      	mov	r0, r3
 8004946:	f003 ff9f 	bl	8008888 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800495c:	b590      	push	{r4, r7, lr}
 800495e:	b08d      	sub	sp, #52	@ 0x34
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800496a:	6a3b      	ldr	r3, [r7, #32]
 800496c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4618      	mov	r0, r3
 8004974:	f004 f85d 	bl	8008a32 <USB_GetMode>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	f040 848c 	bne.w	8005298 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4618      	mov	r0, r3
 8004986:	f003 ffc1 	bl	800890c <USB_ReadInterrupts>
 800498a:	4603      	mov	r3, r0
 800498c:	2b00      	cmp	r3, #0
 800498e:	f000 8482 	beq.w	8005296 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	0a1b      	lsrs	r3, r3, #8
 800499c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f003 ffae 	bl	800890c <USB_ReadInterrupts>
 80049b0:	4603      	mov	r3, r0
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d107      	bne.n	80049ca <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	695a      	ldr	r2, [r3, #20]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f002 0202 	and.w	r2, r2, #2
 80049c8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4618      	mov	r0, r3
 80049d0:	f003 ff9c 	bl	800890c <USB_ReadInterrupts>
 80049d4:	4603      	mov	r3, r0
 80049d6:	f003 0310 	and.w	r3, r3, #16
 80049da:	2b10      	cmp	r3, #16
 80049dc:	d161      	bne.n	8004aa2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	699a      	ldr	r2, [r3, #24]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f022 0210 	bic.w	r2, r2, #16
 80049ec:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80049ee:	6a3b      	ldr	r3, [r7, #32]
 80049f0:	6a1b      	ldr	r3, [r3, #32]
 80049f2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80049f4:	69bb      	ldr	r3, [r7, #24]
 80049f6:	f003 020f 	and.w	r2, r3, #15
 80049fa:	4613      	mov	r3, r2
 80049fc:	00db      	lsls	r3, r3, #3
 80049fe:	4413      	add	r3, r2
 8004a00:	009b      	lsls	r3, r3, #2
 8004a02:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	4413      	add	r3, r2
 8004a0a:	3304      	adds	r3, #4
 8004a0c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	0c5b      	lsrs	r3, r3, #17
 8004a12:	f003 030f 	and.w	r3, r3, #15
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d124      	bne.n	8004a64 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004a1a:	69ba      	ldr	r2, [r7, #24]
 8004a1c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004a20:	4013      	ands	r3, r2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d035      	beq.n	8004a92 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	091b      	lsrs	r3, r3, #4
 8004a2e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004a30:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	461a      	mov	r2, r3
 8004a38:	6a38      	ldr	r0, [r7, #32]
 8004a3a:	f003 fdd3 	bl	80085e4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	68da      	ldr	r2, [r3, #12]
 8004a42:	69bb      	ldr	r3, [r7, #24]
 8004a44:	091b      	lsrs	r3, r3, #4
 8004a46:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a4a:	441a      	add	r2, r3
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	695a      	ldr	r2, [r3, #20]
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	091b      	lsrs	r3, r3, #4
 8004a58:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a5c:	441a      	add	r2, r3
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	615a      	str	r2, [r3, #20]
 8004a62:	e016      	b.n	8004a92 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004a64:	69bb      	ldr	r3, [r7, #24]
 8004a66:	0c5b      	lsrs	r3, r3, #17
 8004a68:	f003 030f 	and.w	r3, r3, #15
 8004a6c:	2b06      	cmp	r3, #6
 8004a6e:	d110      	bne.n	8004a92 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004a76:	2208      	movs	r2, #8
 8004a78:	4619      	mov	r1, r3
 8004a7a:	6a38      	ldr	r0, [r7, #32]
 8004a7c:	f003 fdb2 	bl	80085e4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	695a      	ldr	r2, [r3, #20]
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	091b      	lsrs	r3, r3, #4
 8004a88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a8c:	441a      	add	r2, r3
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	699a      	ldr	r2, [r3, #24]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f042 0210 	orr.w	r2, r2, #16
 8004aa0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f003 ff30 	bl	800890c <USB_ReadInterrupts>
 8004aac:	4603      	mov	r3, r0
 8004aae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ab2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004ab6:	f040 80a7 	bne.w	8004c08 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004aba:	2300      	movs	r3, #0
 8004abc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f003 ff35 	bl	8008932 <USB_ReadDevAllOutEpInterrupt>
 8004ac8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004aca:	e099      	b.n	8004c00 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	f000 808e 	beq.w	8004bf4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ade:	b2d2      	uxtb	r2, r2
 8004ae0:	4611      	mov	r1, r2
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f003 ff59 	bl	800899a <USB_ReadDevOutEPInterrupt>
 8004ae8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00c      	beq.n	8004b0e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af6:	015a      	lsls	r2, r3, #5
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	4413      	add	r3, r2
 8004afc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b00:	461a      	mov	r2, r3
 8004b02:	2301      	movs	r3, #1
 8004b04:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004b06:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f000 fea1 	bl	8005850 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	f003 0308 	and.w	r3, r3, #8
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d00c      	beq.n	8004b32 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1a:	015a      	lsls	r2, r3, #5
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	4413      	add	r3, r2
 8004b20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b24:	461a      	mov	r2, r3
 8004b26:	2308      	movs	r3, #8
 8004b28:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004b2a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f000 ff77 	bl	8005a20 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	f003 0310 	and.w	r3, r3, #16
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d008      	beq.n	8004b4e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b3e:	015a      	lsls	r2, r3, #5
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	4413      	add	r3, r2
 8004b44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b48:	461a      	mov	r2, r3
 8004b4a:	2310      	movs	r3, #16
 8004b4c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	f003 0302 	and.w	r3, r3, #2
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d030      	beq.n	8004bba <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004b58:	6a3b      	ldr	r3, [r7, #32]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b60:	2b80      	cmp	r3, #128	@ 0x80
 8004b62:	d109      	bne.n	8004b78 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	69fa      	ldr	r2, [r7, #28]
 8004b6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b76:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004b78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	00db      	lsls	r3, r3, #3
 8004b7e:	4413      	add	r3, r2
 8004b80:	009b      	lsls	r3, r3, #2
 8004b82:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	4413      	add	r3, r2
 8004b8a:	3304      	adds	r3, #4
 8004b8c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	78db      	ldrb	r3, [r3, #3]
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	d108      	bne.n	8004ba8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	4619      	mov	r1, r3
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f006 face 	bl	800b144 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004baa:	015a      	lsls	r2, r3, #5
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	4413      	add	r3, r2
 8004bb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	f003 0320 	and.w	r3, r3, #32
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d008      	beq.n	8004bd6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc6:	015a      	lsls	r2, r3, #5
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	4413      	add	r3, r2
 8004bcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bd0:	461a      	mov	r2, r3
 8004bd2:	2320      	movs	r3, #32
 8004bd4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d009      	beq.n	8004bf4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be2:	015a      	lsls	r2, r3, #5
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	4413      	add	r3, r2
 8004be8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bec:	461a      	mov	r2, r3
 8004bee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004bf2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bfc:	085b      	lsrs	r3, r3, #1
 8004bfe:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	f47f af62 	bne.w	8004acc <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f003 fe7d 	bl	800890c <USB_ReadInterrupts>
 8004c12:	4603      	mov	r3, r0
 8004c14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c18:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c1c:	f040 80db 	bne.w	8004dd6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4618      	mov	r0, r3
 8004c26:	f003 fe9e 	bl	8008966 <USB_ReadDevAllInEpInterrupt>
 8004c2a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004c30:	e0cd      	b.n	8004dce <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c34:	f003 0301 	and.w	r3, r3, #1
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	f000 80c2 	beq.w	8004dc2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c44:	b2d2      	uxtb	r2, r2
 8004c46:	4611      	mov	r1, r2
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f003 fec4 	bl	80089d6 <USB_ReadDevInEPInterrupt>
 8004c4e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	f003 0301 	and.w	r3, r3, #1
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d057      	beq.n	8004d0a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5c:	f003 030f 	and.w	r3, r3, #15
 8004c60:	2201      	movs	r2, #1
 8004c62:	fa02 f303 	lsl.w	r3, r2, r3
 8004c66:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	43db      	mvns	r3, r3
 8004c74:	69f9      	ldr	r1, [r7, #28]
 8004c76:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c80:	015a      	lsls	r2, r3, #5
 8004c82:	69fb      	ldr	r3, [r7, #28]
 8004c84:	4413      	add	r3, r2
 8004c86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	799b      	ldrb	r3, [r3, #6]
 8004c94:	2b01      	cmp	r3, #1
 8004c96:	d132      	bne.n	8004cfe <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004c98:	6879      	ldr	r1, [r7, #4]
 8004c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	00db      	lsls	r3, r3, #3
 8004ca0:	4413      	add	r3, r2
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	440b      	add	r3, r1
 8004ca6:	3320      	adds	r3, #32
 8004ca8:	6819      	ldr	r1, [r3, #0]
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cae:	4613      	mov	r3, r2
 8004cb0:	00db      	lsls	r3, r3, #3
 8004cb2:	4413      	add	r3, r2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	4403      	add	r3, r0
 8004cb8:	331c      	adds	r3, #28
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4419      	add	r1, r3
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	00db      	lsls	r3, r3, #3
 8004cc6:	4413      	add	r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	4403      	add	r3, r0
 8004ccc:	3320      	adds	r3, #32
 8004cce:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d113      	bne.n	8004cfe <HAL_PCD_IRQHandler+0x3a2>
 8004cd6:	6879      	ldr	r1, [r7, #4]
 8004cd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cda:	4613      	mov	r3, r2
 8004cdc:	00db      	lsls	r3, r3, #3
 8004cde:	4413      	add	r3, r2
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	440b      	add	r3, r1
 8004ce4:	3324      	adds	r3, #36	@ 0x24
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d108      	bne.n	8004cfe <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6818      	ldr	r0, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	2101      	movs	r1, #1
 8004cfa:	f003 fecb 	bl	8008a94 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	4619      	mov	r1, r3
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	f006 f9a2 	bl	800b04e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	f003 0308 	and.w	r3, r3, #8
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d008      	beq.n	8004d26 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d16:	015a      	lsls	r2, r3, #5
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	4413      	add	r3, r2
 8004d1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d20:	461a      	mov	r2, r3
 8004d22:	2308      	movs	r3, #8
 8004d24:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	f003 0310 	and.w	r3, r3, #16
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d008      	beq.n	8004d42 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d32:	015a      	lsls	r2, r3, #5
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	4413      	add	r3, r2
 8004d38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	2310      	movs	r3, #16
 8004d40:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d008      	beq.n	8004d5e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d4e:	015a      	lsls	r2, r3, #5
 8004d50:	69fb      	ldr	r3, [r7, #28]
 8004d52:	4413      	add	r3, r2
 8004d54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d58:	461a      	mov	r2, r3
 8004d5a:	2340      	movs	r3, #64	@ 0x40
 8004d5c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	f003 0302 	and.w	r3, r3, #2
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d023      	beq.n	8004db0 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004d68:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d6a:	6a38      	ldr	r0, [r7, #32]
 8004d6c:	f002 feb8 	bl	8007ae0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004d70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d72:	4613      	mov	r3, r2
 8004d74:	00db      	lsls	r3, r3, #3
 8004d76:	4413      	add	r3, r2
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	3310      	adds	r3, #16
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	4413      	add	r3, r2
 8004d80:	3304      	adds	r3, #4
 8004d82:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	78db      	ldrb	r3, [r3, #3]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d108      	bne.n	8004d9e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	4619      	mov	r1, r3
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	f006 f9e5 	bl	800b168 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da0:	015a      	lsls	r2, r3, #5
 8004da2:	69fb      	ldr	r3, [r7, #28]
 8004da4:	4413      	add	r3, r2
 8004da6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004daa:	461a      	mov	r2, r3
 8004dac:	2302      	movs	r3, #2
 8004dae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d003      	beq.n	8004dc2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004dba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f000 fcbb 	bl	8005738 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dca:	085b      	lsrs	r3, r3, #1
 8004dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f47f af2e 	bne.w	8004c32 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f003 fd96 	bl	800890c <USB_ReadInterrupts>
 8004de0:	4603      	mov	r3, r0
 8004de2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004de6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004dea:	d122      	bne.n	8004e32 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004df2:	685b      	ldr	r3, [r3, #4]
 8004df4:	69fa      	ldr	r2, [r7, #28]
 8004df6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004dfa:	f023 0301 	bic.w	r3, r3, #1
 8004dfe:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004e06:	2b01      	cmp	r3, #1
 8004e08:	d108      	bne.n	8004e1c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004e12:	2100      	movs	r1, #0
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 fea1 	bl	8005b5c <HAL_PCDEx_LPM_Callback>
 8004e1a:	e002      	b.n	8004e22 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f006 f983 	bl	800b128 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	695a      	ldr	r2, [r3, #20]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004e30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4618      	mov	r0, r3
 8004e38:	f003 fd68 	bl	800890c <USB_ReadInterrupts>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e46:	d112      	bne.n	8004e6e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004e48:	69fb      	ldr	r3, [r7, #28]
 8004e4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f003 0301 	and.w	r3, r3, #1
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d102      	bne.n	8004e5e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f006 f93f 	bl	800b0dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	695a      	ldr	r2, [r3, #20]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004e6c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4618      	mov	r0, r3
 8004e74:	f003 fd4a 	bl	800890c <USB_ReadInterrupts>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e82:	f040 80b7 	bne.w	8004ff4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	69fa      	ldr	r2, [r7, #28]
 8004e90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e94:	f023 0301 	bic.w	r3, r3, #1
 8004e98:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2110      	movs	r1, #16
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	f002 fe1d 	bl	8007ae0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004eaa:	e046      	b.n	8004f3a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004eae:	015a      	lsls	r2, r3, #5
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	4413      	add	r3, r2
 8004eb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004eb8:	461a      	mov	r2, r3
 8004eba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004ebe:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ec2:	015a      	lsls	r2, r3, #5
 8004ec4:	69fb      	ldr	r3, [r7, #28]
 8004ec6:	4413      	add	r3, r2
 8004ec8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ed0:	0151      	lsls	r1, r2, #5
 8004ed2:	69fa      	ldr	r2, [r7, #28]
 8004ed4:	440a      	add	r2, r1
 8004ed6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004eda:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004ede:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ee2:	015a      	lsls	r2, r3, #5
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	4413      	add	r3, r2
 8004ee8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eec:	461a      	mov	r2, r3
 8004eee:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004ef2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ef6:	015a      	lsls	r2, r3, #5
 8004ef8:	69fb      	ldr	r3, [r7, #28]
 8004efa:	4413      	add	r3, r2
 8004efc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f04:	0151      	lsls	r1, r2, #5
 8004f06:	69fa      	ldr	r2, [r7, #28]
 8004f08:	440a      	add	r2, r1
 8004f0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f0e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004f12:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004f14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f16:	015a      	lsls	r2, r3, #5
 8004f18:	69fb      	ldr	r3, [r7, #28]
 8004f1a:	4413      	add	r3, r2
 8004f1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f24:	0151      	lsls	r1, r2, #5
 8004f26:	69fa      	ldr	r2, [r7, #28]
 8004f28:	440a      	add	r2, r1
 8004f2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f2e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004f32:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f36:	3301      	adds	r3, #1
 8004f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	791b      	ldrb	r3, [r3, #4]
 8004f3e:	461a      	mov	r2, r3
 8004f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d3b2      	bcc.n	8004eac <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f4c:	69db      	ldr	r3, [r3, #28]
 8004f4e:	69fa      	ldr	r2, [r7, #28]
 8004f50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f54:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004f58:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	7bdb      	ldrb	r3, [r3, #15]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d016      	beq.n	8004f90 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f6c:	69fa      	ldr	r2, [r7, #28]
 8004f6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f72:	f043 030b 	orr.w	r3, r3, #11
 8004f76:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f82:	69fa      	ldr	r2, [r7, #28]
 8004f84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f88:	f043 030b 	orr.w	r3, r3, #11
 8004f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f8e:	e015      	b.n	8004fbc <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f96:	695b      	ldr	r3, [r3, #20]
 8004f98:	69fa      	ldr	r2, [r7, #28]
 8004f9a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f9e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004fa2:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004fa6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fae:	691b      	ldr	r3, [r3, #16]
 8004fb0:	69fa      	ldr	r2, [r7, #28]
 8004fb2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004fb6:	f043 030b 	orr.w	r3, r3, #11
 8004fba:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	69fa      	ldr	r2, [r7, #28]
 8004fc6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004fca:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004fce:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6818      	ldr	r0, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004fde:	461a      	mov	r2, r3
 8004fe0:	f003 fd58 	bl	8008a94 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	695a      	ldr	r2, [r3, #20]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004ff2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	f003 fc87 	bl	800890c <USB_ReadInterrupts>
 8004ffe:	4603      	mov	r3, r0
 8005000:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005004:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005008:	d123      	bne.n	8005052 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4618      	mov	r0, r3
 8005010:	f003 fd1d 	bl	8008a4e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4618      	mov	r0, r3
 800501a:	f002 fdda 	bl	8007bd2 <USB_GetDevSpeed>
 800501e:	4603      	mov	r3, r0
 8005020:	461a      	mov	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	681c      	ldr	r4, [r3, #0]
 800502a:	f001 f9c7 	bl	80063bc <HAL_RCC_GetHCLKFreq>
 800502e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005034:	461a      	mov	r2, r3
 8005036:	4620      	mov	r0, r4
 8005038:	f002 fade 	bl	80075f8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f006 f82e 	bl	800b09e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	695a      	ldr	r2, [r3, #20]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005050:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4618      	mov	r0, r3
 8005058:	f003 fc58 	bl	800890c <USB_ReadInterrupts>
 800505c:	4603      	mov	r3, r0
 800505e:	f003 0308 	and.w	r3, r3, #8
 8005062:	2b08      	cmp	r3, #8
 8005064:	d10a      	bne.n	800507c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f006 f80b 	bl	800b082 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	695a      	ldr	r2, [r3, #20]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f002 0208 	and.w	r2, r2, #8
 800507a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4618      	mov	r0, r3
 8005082:	f003 fc43 	bl	800890c <USB_ReadInterrupts>
 8005086:	4603      	mov	r3, r0
 8005088:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800508c:	2b80      	cmp	r3, #128	@ 0x80
 800508e:	d123      	bne.n	80050d8 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005090:	6a3b      	ldr	r3, [r7, #32]
 8005092:	699b      	ldr	r3, [r3, #24]
 8005094:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005098:	6a3b      	ldr	r3, [r7, #32]
 800509a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800509c:	2301      	movs	r3, #1
 800509e:	627b      	str	r3, [r7, #36]	@ 0x24
 80050a0:	e014      	b.n	80050cc <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80050a2:	6879      	ldr	r1, [r7, #4]
 80050a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050a6:	4613      	mov	r3, r2
 80050a8:	00db      	lsls	r3, r3, #3
 80050aa:	4413      	add	r3, r2
 80050ac:	009b      	lsls	r3, r3, #2
 80050ae:	440b      	add	r3, r1
 80050b0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80050b4:	781b      	ldrb	r3, [r3, #0]
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d105      	bne.n	80050c6 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80050ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	4619      	mov	r1, r3
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f000 fb08 	bl	80056d6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80050c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c8:	3301      	adds	r3, #1
 80050ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	791b      	ldrb	r3, [r3, #4]
 80050d0:	461a      	mov	r2, r3
 80050d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d3e4      	bcc.n	80050a2 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4618      	mov	r0, r3
 80050de:	f003 fc15 	bl	800890c <USB_ReadInterrupts>
 80050e2:	4603      	mov	r3, r0
 80050e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050ec:	d13c      	bne.n	8005168 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80050ee:	2301      	movs	r3, #1
 80050f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80050f2:	e02b      	b.n	800514c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80050f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f6:	015a      	lsls	r2, r3, #5
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	4413      	add	r3, r2
 80050fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005104:	6879      	ldr	r1, [r7, #4]
 8005106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005108:	4613      	mov	r3, r2
 800510a:	00db      	lsls	r3, r3, #3
 800510c:	4413      	add	r3, r2
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	440b      	add	r3, r1
 8005112:	3318      	adds	r3, #24
 8005114:	781b      	ldrb	r3, [r3, #0]
 8005116:	2b01      	cmp	r3, #1
 8005118:	d115      	bne.n	8005146 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800511a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800511c:	2b00      	cmp	r3, #0
 800511e:	da12      	bge.n	8005146 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005120:	6879      	ldr	r1, [r7, #4]
 8005122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005124:	4613      	mov	r3, r2
 8005126:	00db      	lsls	r3, r3, #3
 8005128:	4413      	add	r3, r2
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	440b      	add	r3, r1
 800512e:	3317      	adds	r3, #23
 8005130:	2201      	movs	r2, #1
 8005132:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005136:	b2db      	uxtb	r3, r3
 8005138:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800513c:	b2db      	uxtb	r3, r3
 800513e:	4619      	mov	r1, r3
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	f000 fac8 	bl	80056d6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005148:	3301      	adds	r3, #1
 800514a:	627b      	str	r3, [r7, #36]	@ 0x24
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	791b      	ldrb	r3, [r3, #4]
 8005150:	461a      	mov	r2, r3
 8005152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005154:	4293      	cmp	r3, r2
 8005156:	d3cd      	bcc.n	80050f4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	695a      	ldr	r2, [r3, #20]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005166:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4618      	mov	r0, r3
 800516e:	f003 fbcd 	bl	800890c <USB_ReadInterrupts>
 8005172:	4603      	mov	r3, r0
 8005174:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005178:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800517c:	d156      	bne.n	800522c <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800517e:	2301      	movs	r3, #1
 8005180:	627b      	str	r3, [r7, #36]	@ 0x24
 8005182:	e045      	b.n	8005210 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005186:	015a      	lsls	r2, r3, #5
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	4413      	add	r3, r2
 800518c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005194:	6879      	ldr	r1, [r7, #4]
 8005196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005198:	4613      	mov	r3, r2
 800519a:	00db      	lsls	r3, r3, #3
 800519c:	4413      	add	r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	440b      	add	r3, r1
 80051a2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d12e      	bne.n	800520a <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80051ac:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	da2b      	bge.n	800520a <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80051b2:	69bb      	ldr	r3, [r7, #24]
 80051b4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80051be:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80051c2:	429a      	cmp	r2, r3
 80051c4:	d121      	bne.n	800520a <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80051c6:	6879      	ldr	r1, [r7, #4]
 80051c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051ca:	4613      	mov	r3, r2
 80051cc:	00db      	lsls	r3, r3, #3
 80051ce:	4413      	add	r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	440b      	add	r3, r1
 80051d4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80051d8:	2201      	movs	r2, #1
 80051da:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80051dc:	6a3b      	ldr	r3, [r7, #32]
 80051de:	699b      	ldr	r3, [r3, #24]
 80051e0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80051e4:	6a3b      	ldr	r3, [r7, #32]
 80051e6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80051e8:	6a3b      	ldr	r3, [r7, #32]
 80051ea:	695b      	ldr	r3, [r3, #20]
 80051ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10a      	bne.n	800520a <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	69fa      	ldr	r2, [r7, #28]
 80051fe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005202:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005206:	6053      	str	r3, [r2, #4]
            break;
 8005208:	e008      	b.n	800521c <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800520a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520c:	3301      	adds	r3, #1
 800520e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	791b      	ldrb	r3, [r3, #4]
 8005214:	461a      	mov	r2, r3
 8005216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005218:	4293      	cmp	r3, r2
 800521a:	d3b3      	bcc.n	8005184 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	695a      	ldr	r2, [r3, #20]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800522a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4618      	mov	r0, r3
 8005232:	f003 fb6b 	bl	800890c <USB_ReadInterrupts>
 8005236:	4603      	mov	r3, r0
 8005238:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800523c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005240:	d10a      	bne.n	8005258 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f005 ffa2 	bl	800b18c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	695a      	ldr	r2, [r3, #20]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005256:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4618      	mov	r0, r3
 800525e:	f003 fb55 	bl	800890c <USB_ReadInterrupts>
 8005262:	4603      	mov	r3, r0
 8005264:	f003 0304 	and.w	r3, r3, #4
 8005268:	2b04      	cmp	r3, #4
 800526a:	d115      	bne.n	8005298 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005274:	69bb      	ldr	r3, [r7, #24]
 8005276:	f003 0304 	and.w	r3, r3, #4
 800527a:	2b00      	cmp	r3, #0
 800527c:	d002      	beq.n	8005284 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f005 ff92 	bl	800b1a8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	6859      	ldr	r1, [r3, #4]
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	69ba      	ldr	r2, [r7, #24]
 8005290:	430a      	orrs	r2, r1
 8005292:	605a      	str	r2, [r3, #4]
 8005294:	e000      	b.n	8005298 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005296:	bf00      	nop
    }
  }
}
 8005298:	3734      	adds	r7, #52	@ 0x34
 800529a:	46bd      	mov	sp, r7
 800529c:	bd90      	pop	{r4, r7, pc}

0800529e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800529e:	b580      	push	{r7, lr}
 80052a0:	b082      	sub	sp, #8
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
 80052a6:	460b      	mov	r3, r1
 80052a8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d101      	bne.n	80052b8 <HAL_PCD_SetAddress+0x1a>
 80052b4:	2302      	movs	r3, #2
 80052b6:	e012      	b.n	80052de <HAL_PCD_SetAddress+0x40>
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	78fa      	ldrb	r2, [r7, #3]
 80052c4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	78fa      	ldrb	r2, [r7, #3]
 80052cc:	4611      	mov	r1, r2
 80052ce:	4618      	mov	r0, r3
 80052d0:	f003 fab4 	bl	800883c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2200      	movs	r2, #0
 80052d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	4618      	mov	r0, r3
 80052e0:	3708      	adds	r7, #8
 80052e2:	46bd      	mov	sp, r7
 80052e4:	bd80      	pop	{r7, pc}

080052e6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80052e6:	b580      	push	{r7, lr}
 80052e8:	b084      	sub	sp, #16
 80052ea:	af00      	add	r7, sp, #0
 80052ec:	6078      	str	r0, [r7, #4]
 80052ee:	4608      	mov	r0, r1
 80052f0:	4611      	mov	r1, r2
 80052f2:	461a      	mov	r2, r3
 80052f4:	4603      	mov	r3, r0
 80052f6:	70fb      	strb	r3, [r7, #3]
 80052f8:	460b      	mov	r3, r1
 80052fa:	803b      	strh	r3, [r7, #0]
 80052fc:	4613      	mov	r3, r2
 80052fe:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005300:	2300      	movs	r3, #0
 8005302:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005304:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005308:	2b00      	cmp	r3, #0
 800530a:	da0f      	bge.n	800532c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800530c:	78fb      	ldrb	r3, [r7, #3]
 800530e:	f003 020f 	and.w	r2, r3, #15
 8005312:	4613      	mov	r3, r2
 8005314:	00db      	lsls	r3, r3, #3
 8005316:	4413      	add	r3, r2
 8005318:	009b      	lsls	r3, r3, #2
 800531a:	3310      	adds	r3, #16
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	4413      	add	r3, r2
 8005320:	3304      	adds	r3, #4
 8005322:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2201      	movs	r2, #1
 8005328:	705a      	strb	r2, [r3, #1]
 800532a:	e00f      	b.n	800534c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800532c:	78fb      	ldrb	r3, [r7, #3]
 800532e:	f003 020f 	and.w	r2, r3, #15
 8005332:	4613      	mov	r3, r2
 8005334:	00db      	lsls	r3, r3, #3
 8005336:	4413      	add	r3, r2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	4413      	add	r3, r2
 8005342:	3304      	adds	r3, #4
 8005344:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800534c:	78fb      	ldrb	r3, [r7, #3]
 800534e:	f003 030f 	and.w	r3, r3, #15
 8005352:	b2da      	uxtb	r2, r3
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005358:	883a      	ldrh	r2, [r7, #0]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	78ba      	ldrb	r2, [r7, #2]
 8005362:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	785b      	ldrb	r3, [r3, #1]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d004      	beq.n	8005376 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	781b      	ldrb	r3, [r3, #0]
 8005370:	461a      	mov	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005376:	78bb      	ldrb	r3, [r7, #2]
 8005378:	2b02      	cmp	r3, #2
 800537a:	d102      	bne.n	8005382 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005388:	2b01      	cmp	r3, #1
 800538a:	d101      	bne.n	8005390 <HAL_PCD_EP_Open+0xaa>
 800538c:	2302      	movs	r3, #2
 800538e:	e00e      	b.n	80053ae <HAL_PCD_EP_Open+0xc8>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68f9      	ldr	r1, [r7, #12]
 800539e:	4618      	mov	r0, r3
 80053a0:	f002 fc3c 	bl	8007c1c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80053ac:	7afb      	ldrb	r3, [r7, #11]
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3710      	adds	r7, #16
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}

080053b6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b084      	sub	sp, #16
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
 80053be:	460b      	mov	r3, r1
 80053c0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80053c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	da0f      	bge.n	80053ea <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053ca:	78fb      	ldrb	r3, [r7, #3]
 80053cc:	f003 020f 	and.w	r2, r3, #15
 80053d0:	4613      	mov	r3, r2
 80053d2:	00db      	lsls	r3, r3, #3
 80053d4:	4413      	add	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	3310      	adds	r3, #16
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	4413      	add	r3, r2
 80053de:	3304      	adds	r3, #4
 80053e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2201      	movs	r2, #1
 80053e6:	705a      	strb	r2, [r3, #1]
 80053e8:	e00f      	b.n	800540a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053ea:	78fb      	ldrb	r3, [r7, #3]
 80053ec:	f003 020f 	and.w	r2, r3, #15
 80053f0:	4613      	mov	r3, r2
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	4413      	add	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80053fc:	687a      	ldr	r2, [r7, #4]
 80053fe:	4413      	add	r3, r2
 8005400:	3304      	adds	r3, #4
 8005402:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2200      	movs	r2, #0
 8005408:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800540a:	78fb      	ldrb	r3, [r7, #3]
 800540c:	f003 030f 	and.w	r3, r3, #15
 8005410:	b2da      	uxtb	r2, r3
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800541c:	2b01      	cmp	r3, #1
 800541e:	d101      	bne.n	8005424 <HAL_PCD_EP_Close+0x6e>
 8005420:	2302      	movs	r3, #2
 8005422:	e00e      	b.n	8005442 <HAL_PCD_EP_Close+0x8c>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68f9      	ldr	r1, [r7, #12]
 8005432:	4618      	mov	r0, r3
 8005434:	f002 fc7a 	bl	8007d2c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	4618      	mov	r0, r3
 8005444:	3710      	adds	r7, #16
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}

0800544a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800544a:	b580      	push	{r7, lr}
 800544c:	b086      	sub	sp, #24
 800544e:	af00      	add	r7, sp, #0
 8005450:	60f8      	str	r0, [r7, #12]
 8005452:	607a      	str	r2, [r7, #4]
 8005454:	603b      	str	r3, [r7, #0]
 8005456:	460b      	mov	r3, r1
 8005458:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800545a:	7afb      	ldrb	r3, [r7, #11]
 800545c:	f003 020f 	and.w	r2, r3, #15
 8005460:	4613      	mov	r3, r2
 8005462:	00db      	lsls	r3, r3, #3
 8005464:	4413      	add	r3, r2
 8005466:	009b      	lsls	r3, r3, #2
 8005468:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	4413      	add	r3, r2
 8005470:	3304      	adds	r3, #4
 8005472:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	683a      	ldr	r2, [r7, #0]
 800547e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	2200      	movs	r2, #0
 8005484:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	2200      	movs	r2, #0
 800548a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800548c:	7afb      	ldrb	r3, [r7, #11]
 800548e:	f003 030f 	and.w	r3, r3, #15
 8005492:	b2da      	uxtb	r2, r3
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	799b      	ldrb	r3, [r3, #6]
 800549c:	2b01      	cmp	r3, #1
 800549e:	d102      	bne.n	80054a6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	6818      	ldr	r0, [r3, #0]
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	799b      	ldrb	r3, [r3, #6]
 80054ae:	461a      	mov	r2, r3
 80054b0:	6979      	ldr	r1, [r7, #20]
 80054b2:	f002 fd17 	bl	8007ee4 <USB_EPStartXfer>

  return HAL_OK;
 80054b6:	2300      	movs	r3, #0
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	3718      	adds	r7, #24
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}

080054c0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b083      	sub	sp, #12
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	460b      	mov	r3, r1
 80054ca:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80054cc:	78fb      	ldrb	r3, [r7, #3]
 80054ce:	f003 020f 	and.w	r2, r3, #15
 80054d2:	6879      	ldr	r1, [r7, #4]
 80054d4:	4613      	mov	r3, r2
 80054d6:	00db      	lsls	r3, r3, #3
 80054d8:	4413      	add	r3, r2
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	440b      	add	r3, r1
 80054de:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80054e2:	681b      	ldr	r3, [r3, #0]
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b086      	sub	sp, #24
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	607a      	str	r2, [r7, #4]
 80054fa:	603b      	str	r3, [r7, #0]
 80054fc:	460b      	mov	r3, r1
 80054fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005500:	7afb      	ldrb	r3, [r7, #11]
 8005502:	f003 020f 	and.w	r2, r3, #15
 8005506:	4613      	mov	r3, r2
 8005508:	00db      	lsls	r3, r3, #3
 800550a:	4413      	add	r3, r2
 800550c:	009b      	lsls	r3, r3, #2
 800550e:	3310      	adds	r3, #16
 8005510:	68fa      	ldr	r2, [r7, #12]
 8005512:	4413      	add	r3, r2
 8005514:	3304      	adds	r3, #4
 8005516:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	683a      	ldr	r2, [r7, #0]
 8005522:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	2200      	movs	r2, #0
 8005528:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	2201      	movs	r2, #1
 800552e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005530:	7afb      	ldrb	r3, [r7, #11]
 8005532:	f003 030f 	and.w	r3, r3, #15
 8005536:	b2da      	uxtb	r2, r3
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	799b      	ldrb	r3, [r3, #6]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d102      	bne.n	800554a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6818      	ldr	r0, [r3, #0]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	799b      	ldrb	r3, [r3, #6]
 8005552:	461a      	mov	r2, r3
 8005554:	6979      	ldr	r1, [r7, #20]
 8005556:	f002 fcc5 	bl	8007ee4 <USB_EPStartXfer>

  return HAL_OK;
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	3718      	adds	r7, #24
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}

08005564 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	460b      	mov	r3, r1
 800556e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005570:	78fb      	ldrb	r3, [r7, #3]
 8005572:	f003 030f 	and.w	r3, r3, #15
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	7912      	ldrb	r2, [r2, #4]
 800557a:	4293      	cmp	r3, r2
 800557c:	d901      	bls.n	8005582 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e04f      	b.n	8005622 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005582:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005586:	2b00      	cmp	r3, #0
 8005588:	da0f      	bge.n	80055aa <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800558a:	78fb      	ldrb	r3, [r7, #3]
 800558c:	f003 020f 	and.w	r2, r3, #15
 8005590:	4613      	mov	r3, r2
 8005592:	00db      	lsls	r3, r3, #3
 8005594:	4413      	add	r3, r2
 8005596:	009b      	lsls	r3, r3, #2
 8005598:	3310      	adds	r3, #16
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	4413      	add	r3, r2
 800559e:	3304      	adds	r3, #4
 80055a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2201      	movs	r2, #1
 80055a6:	705a      	strb	r2, [r3, #1]
 80055a8:	e00d      	b.n	80055c6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80055aa:	78fa      	ldrb	r2, [r7, #3]
 80055ac:	4613      	mov	r3, r2
 80055ae:	00db      	lsls	r3, r3, #3
 80055b0:	4413      	add	r3, r2
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80055b8:	687a      	ldr	r2, [r7, #4]
 80055ba:	4413      	add	r3, r2
 80055bc:	3304      	adds	r3, #4
 80055be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2201      	movs	r2, #1
 80055ca:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80055cc:	78fb      	ldrb	r3, [r7, #3]
 80055ce:	f003 030f 	and.w	r3, r3, #15
 80055d2:	b2da      	uxtb	r2, r3
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d101      	bne.n	80055e6 <HAL_PCD_EP_SetStall+0x82>
 80055e2:	2302      	movs	r3, #2
 80055e4:	e01d      	b.n	8005622 <HAL_PCD_EP_SetStall+0xbe>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	68f9      	ldr	r1, [r7, #12]
 80055f4:	4618      	mov	r0, r3
 80055f6:	f003 f84d 	bl	8008694 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80055fa:	78fb      	ldrb	r3, [r7, #3]
 80055fc:	f003 030f 	and.w	r3, r3, #15
 8005600:	2b00      	cmp	r3, #0
 8005602:	d109      	bne.n	8005618 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6818      	ldr	r0, [r3, #0]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	7999      	ldrb	r1, [r3, #6]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005612:	461a      	mov	r2, r3
 8005614:	f003 fa3e 	bl	8008a94 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3710      	adds	r7, #16
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800562a:	b580      	push	{r7, lr}
 800562c:	b084      	sub	sp, #16
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
 8005632:	460b      	mov	r3, r1
 8005634:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005636:	78fb      	ldrb	r3, [r7, #3]
 8005638:	f003 030f 	and.w	r3, r3, #15
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	7912      	ldrb	r2, [r2, #4]
 8005640:	4293      	cmp	r3, r2
 8005642:	d901      	bls.n	8005648 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e042      	b.n	80056ce <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005648:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800564c:	2b00      	cmp	r3, #0
 800564e:	da0f      	bge.n	8005670 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005650:	78fb      	ldrb	r3, [r7, #3]
 8005652:	f003 020f 	and.w	r2, r3, #15
 8005656:	4613      	mov	r3, r2
 8005658:	00db      	lsls	r3, r3, #3
 800565a:	4413      	add	r3, r2
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	3310      	adds	r3, #16
 8005660:	687a      	ldr	r2, [r7, #4]
 8005662:	4413      	add	r3, r2
 8005664:	3304      	adds	r3, #4
 8005666:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2201      	movs	r2, #1
 800566c:	705a      	strb	r2, [r3, #1]
 800566e:	e00f      	b.n	8005690 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005670:	78fb      	ldrb	r3, [r7, #3]
 8005672:	f003 020f 	and.w	r2, r3, #15
 8005676:	4613      	mov	r3, r2
 8005678:	00db      	lsls	r3, r3, #3
 800567a:	4413      	add	r3, r2
 800567c:	009b      	lsls	r3, r3, #2
 800567e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	4413      	add	r3, r2
 8005686:	3304      	adds	r3, #4
 8005688:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2200      	movs	r2, #0
 800568e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2200      	movs	r2, #0
 8005694:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005696:	78fb      	ldrb	r3, [r7, #3]
 8005698:	f003 030f 	and.w	r3, r3, #15
 800569c:	b2da      	uxtb	r2, r3
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d101      	bne.n	80056b0 <HAL_PCD_EP_ClrStall+0x86>
 80056ac:	2302      	movs	r3, #2
 80056ae:	e00e      	b.n	80056ce <HAL_PCD_EP_ClrStall+0xa4>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68f9      	ldr	r1, [r7, #12]
 80056be:	4618      	mov	r0, r3
 80056c0:	f003 f856 	bl	8008770 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80056cc:	2300      	movs	r3, #0
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3710      	adds	r7, #16
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}

080056d6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b084      	sub	sp, #16
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
 80056de:	460b      	mov	r3, r1
 80056e0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80056e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	da0c      	bge.n	8005704 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80056ea:	78fb      	ldrb	r3, [r7, #3]
 80056ec:	f003 020f 	and.w	r2, r3, #15
 80056f0:	4613      	mov	r3, r2
 80056f2:	00db      	lsls	r3, r3, #3
 80056f4:	4413      	add	r3, r2
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	3310      	adds	r3, #16
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	4413      	add	r3, r2
 80056fe:	3304      	adds	r3, #4
 8005700:	60fb      	str	r3, [r7, #12]
 8005702:	e00c      	b.n	800571e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005704:	78fb      	ldrb	r3, [r7, #3]
 8005706:	f003 020f 	and.w	r2, r3, #15
 800570a:	4613      	mov	r3, r2
 800570c:	00db      	lsls	r3, r3, #3
 800570e:	4413      	add	r3, r2
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	4413      	add	r3, r2
 800571a:	3304      	adds	r3, #4
 800571c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68f9      	ldr	r1, [r7, #12]
 8005724:	4618      	mov	r0, r3
 8005726:	f002 fe75 	bl	8008414 <USB_EPStopXfer>
 800572a:	4603      	mov	r3, r0
 800572c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800572e:	7afb      	ldrb	r3, [r7, #11]
}
 8005730:	4618      	mov	r0, r3
 8005732:	3710      	adds	r7, #16
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}

08005738 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b08a      	sub	sp, #40	@ 0x28
 800573c:	af02      	add	r7, sp, #8
 800573e:	6078      	str	r0, [r7, #4]
 8005740:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800574c:	683a      	ldr	r2, [r7, #0]
 800574e:	4613      	mov	r3, r2
 8005750:	00db      	lsls	r3, r3, #3
 8005752:	4413      	add	r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	3310      	adds	r3, #16
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	4413      	add	r3, r2
 800575c:	3304      	adds	r3, #4
 800575e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	695a      	ldr	r2, [r3, #20]
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	429a      	cmp	r2, r3
 800576a:	d901      	bls.n	8005770 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e06b      	b.n	8005848 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	691a      	ldr	r2, [r3, #16]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	695b      	ldr	r3, [r3, #20]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	689b      	ldr	r3, [r3, #8]
 8005780:	69fa      	ldr	r2, [r7, #28]
 8005782:	429a      	cmp	r2, r3
 8005784:	d902      	bls.n	800578c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	3303      	adds	r3, #3
 8005790:	089b      	lsrs	r3, r3, #2
 8005792:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005794:	e02a      	b.n	80057ec <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	691a      	ldr	r2, [r3, #16]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	695b      	ldr	r3, [r3, #20]
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	69fa      	ldr	r2, [r7, #28]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d902      	bls.n	80057b2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80057b2:	69fb      	ldr	r3, [r7, #28]
 80057b4:	3303      	adds	r3, #3
 80057b6:	089b      	lsrs	r3, r3, #2
 80057b8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	68d9      	ldr	r1, [r3, #12]
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	b2da      	uxtb	r2, r3
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80057ca:	9300      	str	r3, [sp, #0]
 80057cc:	4603      	mov	r3, r0
 80057ce:	6978      	ldr	r0, [r7, #20]
 80057d0:	f002 feca 	bl	8008568 <USB_WritePacket>

    ep->xfer_buff  += len;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	68da      	ldr	r2, [r3, #12]
 80057d8:	69fb      	ldr	r3, [r7, #28]
 80057da:	441a      	add	r2, r3
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	695a      	ldr	r2, [r3, #20]
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	441a      	add	r2, r3
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	015a      	lsls	r2, r3, #5
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	4413      	add	r3, r2
 80057f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f8:	699b      	ldr	r3, [r3, #24]
 80057fa:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80057fc:	69ba      	ldr	r2, [r7, #24]
 80057fe:	429a      	cmp	r2, r3
 8005800:	d809      	bhi.n	8005816 <PCD_WriteEmptyTxFifo+0xde>
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	695a      	ldr	r2, [r3, #20]
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800580a:	429a      	cmp	r2, r3
 800580c:	d203      	bcs.n	8005816 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d1bf      	bne.n	8005796 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	691a      	ldr	r2, [r3, #16]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	429a      	cmp	r2, r3
 8005820:	d811      	bhi.n	8005846 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	f003 030f 	and.w	r3, r3, #15
 8005828:	2201      	movs	r2, #1
 800582a:	fa02 f303 	lsl.w	r3, r2, r3
 800582e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005836:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	43db      	mvns	r3, r3
 800583c:	6939      	ldr	r1, [r7, #16]
 800583e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005842:	4013      	ands	r3, r2
 8005844:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005846:	2300      	movs	r3, #0
}
 8005848:	4618      	mov	r0, r3
 800584a:	3720      	adds	r7, #32
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}

08005850 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b088      	sub	sp, #32
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005864:	69fb      	ldr	r3, [r7, #28]
 8005866:	333c      	adds	r3, #60	@ 0x3c
 8005868:	3304      	adds	r3, #4
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	015a      	lsls	r2, r3, #5
 8005872:	69bb      	ldr	r3, [r7, #24]
 8005874:	4413      	add	r3, r2
 8005876:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	799b      	ldrb	r3, [r3, #6]
 8005882:	2b01      	cmp	r3, #1
 8005884:	d17b      	bne.n	800597e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	f003 0308 	and.w	r3, r3, #8
 800588c:	2b00      	cmp	r3, #0
 800588e:	d015      	beq.n	80058bc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	4a61      	ldr	r2, [pc, #388]	@ (8005a18 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005894:	4293      	cmp	r3, r2
 8005896:	f240 80b9 	bls.w	8005a0c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800589a:	693b      	ldr	r3, [r7, #16]
 800589c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	f000 80b3 	beq.w	8005a0c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	015a      	lsls	r2, r3, #5
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	4413      	add	r3, r2
 80058ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058b2:	461a      	mov	r2, r3
 80058b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058b8:	6093      	str	r3, [r2, #8]
 80058ba:	e0a7      	b.n	8005a0c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	f003 0320 	and.w	r3, r3, #32
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d009      	beq.n	80058da <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	015a      	lsls	r2, r3, #5
 80058ca:	69bb      	ldr	r3, [r7, #24]
 80058cc:	4413      	add	r3, r2
 80058ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058d2:	461a      	mov	r2, r3
 80058d4:	2320      	movs	r3, #32
 80058d6:	6093      	str	r3, [r2, #8]
 80058d8:	e098      	b.n	8005a0c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f040 8093 	bne.w	8005a0c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058e6:	697b      	ldr	r3, [r7, #20]
 80058e8:	4a4b      	ldr	r2, [pc, #300]	@ (8005a18 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d90f      	bls.n	800590e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d00a      	beq.n	800590e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	015a      	lsls	r2, r3, #5
 80058fc:	69bb      	ldr	r3, [r7, #24]
 80058fe:	4413      	add	r3, r2
 8005900:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005904:	461a      	mov	r2, r3
 8005906:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800590a:	6093      	str	r3, [r2, #8]
 800590c:	e07e      	b.n	8005a0c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800590e:	683a      	ldr	r2, [r7, #0]
 8005910:	4613      	mov	r3, r2
 8005912:	00db      	lsls	r3, r3, #3
 8005914:	4413      	add	r3, r2
 8005916:	009b      	lsls	r3, r3, #2
 8005918:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	4413      	add	r3, r2
 8005920:	3304      	adds	r3, #4
 8005922:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	6a1a      	ldr	r2, [r3, #32]
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	0159      	lsls	r1, r3, #5
 800592c:	69bb      	ldr	r3, [r7, #24]
 800592e:	440b      	add	r3, r1
 8005930:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800593a:	1ad2      	subs	r2, r2, r3
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d114      	bne.n	8005970 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	691b      	ldr	r3, [r3, #16]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d109      	bne.n	8005962 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6818      	ldr	r0, [r3, #0]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005958:	461a      	mov	r2, r3
 800595a:	2101      	movs	r1, #1
 800595c:	f003 f89a 	bl	8008a94 <USB_EP0_OutStart>
 8005960:	e006      	b.n	8005970 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	68da      	ldr	r2, [r3, #12]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	695b      	ldr	r3, [r3, #20]
 800596a:	441a      	add	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	b2db      	uxtb	r3, r3
 8005974:	4619      	mov	r1, r3
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f005 fb4e 	bl	800b018 <HAL_PCD_DataOutStageCallback>
 800597c:	e046      	b.n	8005a0c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800597e:	697b      	ldr	r3, [r7, #20]
 8005980:	4a26      	ldr	r2, [pc, #152]	@ (8005a1c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d124      	bne.n	80059d0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800598c:	2b00      	cmp	r3, #0
 800598e:	d00a      	beq.n	80059a6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	015a      	lsls	r2, r3, #5
 8005994:	69bb      	ldr	r3, [r7, #24]
 8005996:	4413      	add	r3, r2
 8005998:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800599c:	461a      	mov	r2, r3
 800599e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059a2:	6093      	str	r3, [r2, #8]
 80059a4:	e032      	b.n	8005a0c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	f003 0320 	and.w	r3, r3, #32
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d008      	beq.n	80059c2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	015a      	lsls	r2, r3, #5
 80059b4:	69bb      	ldr	r3, [r7, #24]
 80059b6:	4413      	add	r3, r2
 80059b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059bc:	461a      	mov	r2, r3
 80059be:	2320      	movs	r3, #32
 80059c0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	4619      	mov	r1, r3
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f005 fb25 	bl	800b018 <HAL_PCD_DataOutStageCallback>
 80059ce:	e01d      	b.n	8005a0c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d114      	bne.n	8005a00 <PCD_EP_OutXfrComplete_int+0x1b0>
 80059d6:	6879      	ldr	r1, [r7, #4]
 80059d8:	683a      	ldr	r2, [r7, #0]
 80059da:	4613      	mov	r3, r2
 80059dc:	00db      	lsls	r3, r3, #3
 80059de:	4413      	add	r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	440b      	add	r3, r1
 80059e4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d108      	bne.n	8005a00 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6818      	ldr	r0, [r3, #0]
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80059f8:	461a      	mov	r2, r3
 80059fa:	2100      	movs	r1, #0
 80059fc:	f003 f84a 	bl	8008a94 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	4619      	mov	r1, r3
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f005 fb06 	bl	800b018 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	3720      	adds	r7, #32
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}
 8005a16:	bf00      	nop
 8005a18:	4f54300a 	.word	0x4f54300a
 8005a1c:	4f54310a 	.word	0x4f54310a

08005a20 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b086      	sub	sp, #24
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
 8005a28:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	333c      	adds	r3, #60	@ 0x3c
 8005a38:	3304      	adds	r3, #4
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	015a      	lsls	r2, r3, #5
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	4413      	add	r3, r2
 8005a46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	4a15      	ldr	r2, [pc, #84]	@ (8005aa8 <PCD_EP_OutSetupPacket_int+0x88>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d90e      	bls.n	8005a74 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005a56:	68bb      	ldr	r3, [r7, #8]
 8005a58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d009      	beq.n	8005a74 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a60:	683b      	ldr	r3, [r7, #0]
 8005a62:	015a      	lsls	r2, r3, #5
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	4413      	add	r3, r2
 8005a68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a72:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005a74:	6878      	ldr	r0, [r7, #4]
 8005a76:	f005 fabd 	bl	800aff4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	4a0a      	ldr	r2, [pc, #40]	@ (8005aa8 <PCD_EP_OutSetupPacket_int+0x88>)
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d90c      	bls.n	8005a9c <PCD_EP_OutSetupPacket_int+0x7c>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	799b      	ldrb	r3, [r3, #6]
 8005a86:	2b01      	cmp	r3, #1
 8005a88:	d108      	bne.n	8005a9c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6818      	ldr	r0, [r3, #0]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005a94:	461a      	mov	r2, r3
 8005a96:	2101      	movs	r1, #1
 8005a98:	f002 fffc 	bl	8008a94 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3718      	adds	r7, #24
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop
 8005aa8:	4f54300a 	.word	0x4f54300a

08005aac <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b085      	sub	sp, #20
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	70fb      	strb	r3, [r7, #3]
 8005ab8:	4613      	mov	r3, r2
 8005aba:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005ac4:	78fb      	ldrb	r3, [r7, #3]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d107      	bne.n	8005ada <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005aca:	883b      	ldrh	r3, [r7, #0]
 8005acc:	0419      	lsls	r1, r3, #16
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	68ba      	ldr	r2, [r7, #8]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	629a      	str	r2, [r3, #40]	@ 0x28
 8005ad8:	e028      	b.n	8005b2c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae0:	0c1b      	lsrs	r3, r3, #16
 8005ae2:	68ba      	ldr	r2, [r7, #8]
 8005ae4:	4413      	add	r3, r2
 8005ae6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005ae8:	2300      	movs	r3, #0
 8005aea:	73fb      	strb	r3, [r7, #15]
 8005aec:	e00d      	b.n	8005b0a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	7bfb      	ldrb	r3, [r7, #15]
 8005af4:	3340      	adds	r3, #64	@ 0x40
 8005af6:	009b      	lsls	r3, r3, #2
 8005af8:	4413      	add	r3, r2
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	0c1b      	lsrs	r3, r3, #16
 8005afe:	68ba      	ldr	r2, [r7, #8]
 8005b00:	4413      	add	r3, r2
 8005b02:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005b04:	7bfb      	ldrb	r3, [r7, #15]
 8005b06:	3301      	adds	r3, #1
 8005b08:	73fb      	strb	r3, [r7, #15]
 8005b0a:	7bfa      	ldrb	r2, [r7, #15]
 8005b0c:	78fb      	ldrb	r3, [r7, #3]
 8005b0e:	3b01      	subs	r3, #1
 8005b10:	429a      	cmp	r2, r3
 8005b12:	d3ec      	bcc.n	8005aee <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005b14:	883b      	ldrh	r3, [r7, #0]
 8005b16:	0418      	lsls	r0, r3, #16
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6819      	ldr	r1, [r3, #0]
 8005b1c:	78fb      	ldrb	r3, [r7, #3]
 8005b1e:	3b01      	subs	r3, #1
 8005b20:	68ba      	ldr	r2, [r7, #8]
 8005b22:	4302      	orrs	r2, r0
 8005b24:	3340      	adds	r3, #64	@ 0x40
 8005b26:	009b      	lsls	r3, r3, #2
 8005b28:	440b      	add	r3, r1
 8005b2a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005b2c:	2300      	movs	r3, #0
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3714      	adds	r7, #20
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr

08005b3a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005b3a:	b480      	push	{r7}
 8005b3c:	b083      	sub	sp, #12
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
 8005b42:	460b      	mov	r3, r1
 8005b44:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	887a      	ldrh	r2, [r7, #2]
 8005b4c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	370c      	adds	r7, #12
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b083      	sub	sp, #12
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	460b      	mov	r3, r1
 8005b66:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005b68:	bf00      	nop
 8005b6a:	370c      	adds	r7, #12
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b72:	4770      	bx	lr

08005b74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b086      	sub	sp, #24
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d101      	bne.n	8005b86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b82:	2301      	movs	r3, #1
 8005b84:	e267      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d075      	beq.n	8005c7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005b92:	4b88      	ldr	r3, [pc, #544]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	f003 030c 	and.w	r3, r3, #12
 8005b9a:	2b04      	cmp	r3, #4
 8005b9c:	d00c      	beq.n	8005bb8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b9e:	4b85      	ldr	r3, [pc, #532]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ba6:	2b08      	cmp	r3, #8
 8005ba8:	d112      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005baa:	4b82      	ldr	r3, [pc, #520]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bb6:	d10b      	bne.n	8005bd0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bb8:	4b7e      	ldr	r3, [pc, #504]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d05b      	beq.n	8005c7c <HAL_RCC_OscConfig+0x108>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d157      	bne.n	8005c7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e242      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005bd8:	d106      	bne.n	8005be8 <HAL_RCC_OscConfig+0x74>
 8005bda:	4b76      	ldr	r3, [pc, #472]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a75      	ldr	r2, [pc, #468]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005be4:	6013      	str	r3, [r2, #0]
 8005be6:	e01d      	b.n	8005c24 <HAL_RCC_OscConfig+0xb0>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	685b      	ldr	r3, [r3, #4]
 8005bec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005bf0:	d10c      	bne.n	8005c0c <HAL_RCC_OscConfig+0x98>
 8005bf2:	4b70      	ldr	r3, [pc, #448]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a6f      	ldr	r2, [pc, #444]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005bf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005bfc:	6013      	str	r3, [r2, #0]
 8005bfe:	4b6d      	ldr	r3, [pc, #436]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a6c      	ldr	r2, [pc, #432]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c08:	6013      	str	r3, [r2, #0]
 8005c0a:	e00b      	b.n	8005c24 <HAL_RCC_OscConfig+0xb0>
 8005c0c:	4b69      	ldr	r3, [pc, #420]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a68      	ldr	r2, [pc, #416]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c16:	6013      	str	r3, [r2, #0]
 8005c18:	4b66      	ldr	r3, [pc, #408]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a65      	ldr	r2, [pc, #404]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	685b      	ldr	r3, [r3, #4]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d013      	beq.n	8005c54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c2c:	f7fc fef8 	bl	8002a20 <HAL_GetTick>
 8005c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c32:	e008      	b.n	8005c46 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c34:	f7fc fef4 	bl	8002a20 <HAL_GetTick>
 8005c38:	4602      	mov	r2, r0
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	1ad3      	subs	r3, r2, r3
 8005c3e:	2b64      	cmp	r3, #100	@ 0x64
 8005c40:	d901      	bls.n	8005c46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005c42:	2303      	movs	r3, #3
 8005c44:	e207      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c46:	4b5b      	ldr	r3, [pc, #364]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d0f0      	beq.n	8005c34 <HAL_RCC_OscConfig+0xc0>
 8005c52:	e014      	b.n	8005c7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c54:	f7fc fee4 	bl	8002a20 <HAL_GetTick>
 8005c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c5a:	e008      	b.n	8005c6e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c5c:	f7fc fee0 	bl	8002a20 <HAL_GetTick>
 8005c60:	4602      	mov	r2, r0
 8005c62:	693b      	ldr	r3, [r7, #16]
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	2b64      	cmp	r3, #100	@ 0x64
 8005c68:	d901      	bls.n	8005c6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005c6a:	2303      	movs	r3, #3
 8005c6c:	e1f3      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c6e:	4b51      	ldr	r3, [pc, #324]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d1f0      	bne.n	8005c5c <HAL_RCC_OscConfig+0xe8>
 8005c7a:	e000      	b.n	8005c7e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 0302 	and.w	r3, r3, #2
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d063      	beq.n	8005d52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005c8a:	4b4a      	ldr	r3, [pc, #296]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f003 030c 	and.w	r3, r3, #12
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d00b      	beq.n	8005cae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c96:	4b47      	ldr	r3, [pc, #284]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005c98:	689b      	ldr	r3, [r3, #8]
 8005c9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005c9e:	2b08      	cmp	r3, #8
 8005ca0:	d11c      	bne.n	8005cdc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ca2:	4b44      	ldr	r3, [pc, #272]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d116      	bne.n	8005cdc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cae:	4b41      	ldr	r3, [pc, #260]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f003 0302 	and.w	r3, r3, #2
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d005      	beq.n	8005cc6 <HAL_RCC_OscConfig+0x152>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d001      	beq.n	8005cc6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e1c7      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	691b      	ldr	r3, [r3, #16]
 8005cd2:	00db      	lsls	r3, r3, #3
 8005cd4:	4937      	ldr	r1, [pc, #220]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cda:	e03a      	b.n	8005d52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	68db      	ldr	r3, [r3, #12]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d020      	beq.n	8005d26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005ce4:	4b34      	ldr	r3, [pc, #208]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cea:	f7fc fe99 	bl	8002a20 <HAL_GetTick>
 8005cee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cf0:	e008      	b.n	8005d04 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005cf2:	f7fc fe95 	bl	8002a20 <HAL_GetTick>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d901      	bls.n	8005d04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e1a8      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d04:	4b2b      	ldr	r3, [pc, #172]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f003 0302 	and.w	r3, r3, #2
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d0f0      	beq.n	8005cf2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d10:	4b28      	ldr	r3, [pc, #160]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	691b      	ldr	r3, [r3, #16]
 8005d1c:	00db      	lsls	r3, r3, #3
 8005d1e:	4925      	ldr	r1, [pc, #148]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005d20:	4313      	orrs	r3, r2
 8005d22:	600b      	str	r3, [r1, #0]
 8005d24:	e015      	b.n	8005d52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d26:	4b24      	ldr	r3, [pc, #144]	@ (8005db8 <HAL_RCC_OscConfig+0x244>)
 8005d28:	2200      	movs	r2, #0
 8005d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d2c:	f7fc fe78 	bl	8002a20 <HAL_GetTick>
 8005d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d32:	e008      	b.n	8005d46 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d34:	f7fc fe74 	bl	8002a20 <HAL_GetTick>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	2b02      	cmp	r3, #2
 8005d40:	d901      	bls.n	8005d46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e187      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d46:	4b1b      	ldr	r3, [pc, #108]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0302 	and.w	r3, r3, #2
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1f0      	bne.n	8005d34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f003 0308 	and.w	r3, r3, #8
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d036      	beq.n	8005dcc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	695b      	ldr	r3, [r3, #20]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d016      	beq.n	8005d94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d66:	4b15      	ldr	r3, [pc, #84]	@ (8005dbc <HAL_RCC_OscConfig+0x248>)
 8005d68:	2201      	movs	r2, #1
 8005d6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d6c:	f7fc fe58 	bl	8002a20 <HAL_GetTick>
 8005d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d72:	e008      	b.n	8005d86 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005d74:	f7fc fe54 	bl	8002a20 <HAL_GetTick>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	693b      	ldr	r3, [r7, #16]
 8005d7c:	1ad3      	subs	r3, r2, r3
 8005d7e:	2b02      	cmp	r3, #2
 8005d80:	d901      	bls.n	8005d86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e167      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d86:	4b0b      	ldr	r3, [pc, #44]	@ (8005db4 <HAL_RCC_OscConfig+0x240>)
 8005d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d8a:	f003 0302 	and.w	r3, r3, #2
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d0f0      	beq.n	8005d74 <HAL_RCC_OscConfig+0x200>
 8005d92:	e01b      	b.n	8005dcc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d94:	4b09      	ldr	r3, [pc, #36]	@ (8005dbc <HAL_RCC_OscConfig+0x248>)
 8005d96:	2200      	movs	r2, #0
 8005d98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d9a:	f7fc fe41 	bl	8002a20 <HAL_GetTick>
 8005d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005da0:	e00e      	b.n	8005dc0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005da2:	f7fc fe3d 	bl	8002a20 <HAL_GetTick>
 8005da6:	4602      	mov	r2, r0
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d907      	bls.n	8005dc0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005db0:	2303      	movs	r3, #3
 8005db2:	e150      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
 8005db4:	40023800 	.word	0x40023800
 8005db8:	42470000 	.word	0x42470000
 8005dbc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005dc0:	4b88      	ldr	r3, [pc, #544]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005dc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005dc4:	f003 0302 	and.w	r3, r3, #2
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d1ea      	bne.n	8005da2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0304 	and.w	r3, r3, #4
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f000 8097 	beq.w	8005f08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005dda:	2300      	movs	r3, #0
 8005ddc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dde:	4b81      	ldr	r3, [pc, #516]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d10f      	bne.n	8005e0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dea:	2300      	movs	r3, #0
 8005dec:	60bb      	str	r3, [r7, #8]
 8005dee:	4b7d      	ldr	r3, [pc, #500]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df2:	4a7c      	ldr	r2, [pc, #496]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005df4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005df8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005dfa:	4b7a      	ldr	r3, [pc, #488]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e02:	60bb      	str	r3, [r7, #8]
 8005e04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e06:	2301      	movs	r3, #1
 8005e08:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e0a:	4b77      	ldr	r3, [pc, #476]	@ (8005fe8 <HAL_RCC_OscConfig+0x474>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d118      	bne.n	8005e48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e16:	4b74      	ldr	r3, [pc, #464]	@ (8005fe8 <HAL_RCC_OscConfig+0x474>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a73      	ldr	r2, [pc, #460]	@ (8005fe8 <HAL_RCC_OscConfig+0x474>)
 8005e1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e22:	f7fc fdfd 	bl	8002a20 <HAL_GetTick>
 8005e26:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e28:	e008      	b.n	8005e3c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e2a:	f7fc fdf9 	bl	8002a20 <HAL_GetTick>
 8005e2e:	4602      	mov	r2, r0
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d901      	bls.n	8005e3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005e38:	2303      	movs	r3, #3
 8005e3a:	e10c      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e3c:	4b6a      	ldr	r3, [pc, #424]	@ (8005fe8 <HAL_RCC_OscConfig+0x474>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d0f0      	beq.n	8005e2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d106      	bne.n	8005e5e <HAL_RCC_OscConfig+0x2ea>
 8005e50:	4b64      	ldr	r3, [pc, #400]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e54:	4a63      	ldr	r2, [pc, #396]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e56:	f043 0301 	orr.w	r3, r3, #1
 8005e5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e5c:	e01c      	b.n	8005e98 <HAL_RCC_OscConfig+0x324>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	2b05      	cmp	r3, #5
 8005e64:	d10c      	bne.n	8005e80 <HAL_RCC_OscConfig+0x30c>
 8005e66:	4b5f      	ldr	r3, [pc, #380]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e6a:	4a5e      	ldr	r2, [pc, #376]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e6c:	f043 0304 	orr.w	r3, r3, #4
 8005e70:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e72:	4b5c      	ldr	r3, [pc, #368]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e76:	4a5b      	ldr	r2, [pc, #364]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e78:	f043 0301 	orr.w	r3, r3, #1
 8005e7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e7e:	e00b      	b.n	8005e98 <HAL_RCC_OscConfig+0x324>
 8005e80:	4b58      	ldr	r3, [pc, #352]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e84:	4a57      	ldr	r2, [pc, #348]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e86:	f023 0301 	bic.w	r3, r3, #1
 8005e8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e8c:	4b55      	ldr	r3, [pc, #340]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e90:	4a54      	ldr	r2, [pc, #336]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005e92:	f023 0304 	bic.w	r3, r3, #4
 8005e96:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d015      	beq.n	8005ecc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ea0:	f7fc fdbe 	bl	8002a20 <HAL_GetTick>
 8005ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ea6:	e00a      	b.n	8005ebe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ea8:	f7fc fdba 	bl	8002a20 <HAL_GetTick>
 8005eac:	4602      	mov	r2, r0
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	1ad3      	subs	r3, r2, r3
 8005eb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d901      	bls.n	8005ebe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005eba:	2303      	movs	r3, #3
 8005ebc:	e0cb      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ebe:	4b49      	ldr	r3, [pc, #292]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005ec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ec2:	f003 0302 	and.w	r3, r3, #2
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d0ee      	beq.n	8005ea8 <HAL_RCC_OscConfig+0x334>
 8005eca:	e014      	b.n	8005ef6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ecc:	f7fc fda8 	bl	8002a20 <HAL_GetTick>
 8005ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ed2:	e00a      	b.n	8005eea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ed4:	f7fc fda4 	bl	8002a20 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ee2:	4293      	cmp	r3, r2
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e0b5      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005eea:	4b3e      	ldr	r3, [pc, #248]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eee:	f003 0302 	and.w	r3, r3, #2
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1ee      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ef6:	7dfb      	ldrb	r3, [r7, #23]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d105      	bne.n	8005f08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005efc:	4b39      	ldr	r3, [pc, #228]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f00:	4a38      	ldr	r2, [pc, #224]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005f02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f06:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	699b      	ldr	r3, [r3, #24]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 80a1 	beq.w	8006054 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f12:	4b34      	ldr	r3, [pc, #208]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f003 030c 	and.w	r3, r3, #12
 8005f1a:	2b08      	cmp	r3, #8
 8005f1c:	d05c      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	699b      	ldr	r3, [r3, #24]
 8005f22:	2b02      	cmp	r3, #2
 8005f24:	d141      	bne.n	8005faa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f26:	4b31      	ldr	r3, [pc, #196]	@ (8005fec <HAL_RCC_OscConfig+0x478>)
 8005f28:	2200      	movs	r2, #0
 8005f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f2c:	f7fc fd78 	bl	8002a20 <HAL_GetTick>
 8005f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f32:	e008      	b.n	8005f46 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f34:	f7fc fd74 	bl	8002a20 <HAL_GetTick>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	1ad3      	subs	r3, r2, r3
 8005f3e:	2b02      	cmp	r3, #2
 8005f40:	d901      	bls.n	8005f46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e087      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f46:	4b27      	ldr	r3, [pc, #156]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1f0      	bne.n	8005f34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	69da      	ldr	r2, [r3, #28]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	431a      	orrs	r2, r3
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f60:	019b      	lsls	r3, r3, #6
 8005f62:	431a      	orrs	r2, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f68:	085b      	lsrs	r3, r3, #1
 8005f6a:	3b01      	subs	r3, #1
 8005f6c:	041b      	lsls	r3, r3, #16
 8005f6e:	431a      	orrs	r2, r3
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f74:	061b      	lsls	r3, r3, #24
 8005f76:	491b      	ldr	r1, [pc, #108]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8005fec <HAL_RCC_OscConfig+0x478>)
 8005f7e:	2201      	movs	r2, #1
 8005f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f82:	f7fc fd4d 	bl	8002a20 <HAL_GetTick>
 8005f86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f88:	e008      	b.n	8005f9c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f8a:	f7fc fd49 	bl	8002a20 <HAL_GetTick>
 8005f8e:	4602      	mov	r2, r0
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	1ad3      	subs	r3, r2, r3
 8005f94:	2b02      	cmp	r3, #2
 8005f96:	d901      	bls.n	8005f9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005f98:	2303      	movs	r3, #3
 8005f9a:	e05c      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f9c:	4b11      	ldr	r3, [pc, #68]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d0f0      	beq.n	8005f8a <HAL_RCC_OscConfig+0x416>
 8005fa8:	e054      	b.n	8006054 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005faa:	4b10      	ldr	r3, [pc, #64]	@ (8005fec <HAL_RCC_OscConfig+0x478>)
 8005fac:	2200      	movs	r2, #0
 8005fae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fb0:	f7fc fd36 	bl	8002a20 <HAL_GetTick>
 8005fb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fb6:	e008      	b.n	8005fca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fb8:	f7fc fd32 	bl	8002a20 <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	d901      	bls.n	8005fca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e045      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fca:	4b06      	ldr	r3, [pc, #24]	@ (8005fe4 <HAL_RCC_OscConfig+0x470>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1f0      	bne.n	8005fb8 <HAL_RCC_OscConfig+0x444>
 8005fd6:	e03d      	b.n	8006054 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	699b      	ldr	r3, [r3, #24]
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d107      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e038      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
 8005fe4:	40023800 	.word	0x40023800
 8005fe8:	40007000 	.word	0x40007000
 8005fec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ff0:	4b1b      	ldr	r3, [pc, #108]	@ (8006060 <HAL_RCC_OscConfig+0x4ec>)
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	699b      	ldr	r3, [r3, #24]
 8005ffa:	2b01      	cmp	r3, #1
 8005ffc:	d028      	beq.n	8006050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006008:	429a      	cmp	r2, r3
 800600a:	d121      	bne.n	8006050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006016:	429a      	cmp	r2, r3
 8006018:	d11a      	bne.n	8006050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800601a:	68fa      	ldr	r2, [r7, #12]
 800601c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006020:	4013      	ands	r3, r2
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006026:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006028:	4293      	cmp	r3, r2
 800602a:	d111      	bne.n	8006050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006036:	085b      	lsrs	r3, r3, #1
 8006038:	3b01      	subs	r3, #1
 800603a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800603c:	429a      	cmp	r2, r3
 800603e:	d107      	bne.n	8006050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800604a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800604c:	429a      	cmp	r2, r3
 800604e:	d001      	beq.n	8006054 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	e000      	b.n	8006056 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006054:	2300      	movs	r3, #0
}
 8006056:	4618      	mov	r0, r3
 8006058:	3718      	adds	r7, #24
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop
 8006060:	40023800 	.word	0x40023800

08006064 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006064:	b580      	push	{r7, lr}
 8006066:	b084      	sub	sp, #16
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
 800606c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d101      	bne.n	8006078 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e0cc      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006078:	4b68      	ldr	r3, [pc, #416]	@ (800621c <HAL_RCC_ClockConfig+0x1b8>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 0307 	and.w	r3, r3, #7
 8006080:	683a      	ldr	r2, [r7, #0]
 8006082:	429a      	cmp	r2, r3
 8006084:	d90c      	bls.n	80060a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006086:	4b65      	ldr	r3, [pc, #404]	@ (800621c <HAL_RCC_ClockConfig+0x1b8>)
 8006088:	683a      	ldr	r2, [r7, #0]
 800608a:	b2d2      	uxtb	r2, r2
 800608c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800608e:	4b63      	ldr	r3, [pc, #396]	@ (800621c <HAL_RCC_ClockConfig+0x1b8>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0307 	and.w	r3, r3, #7
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	429a      	cmp	r2, r3
 800609a:	d001      	beq.n	80060a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e0b8      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0302 	and.w	r3, r3, #2
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d020      	beq.n	80060ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0304 	and.w	r3, r3, #4
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d005      	beq.n	80060c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80060b8:	4b59      	ldr	r3, [pc, #356]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	4a58      	ldr	r2, [pc, #352]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80060be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80060c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f003 0308 	and.w	r3, r3, #8
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d005      	beq.n	80060dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80060d0:	4b53      	ldr	r3, [pc, #332]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	4a52      	ldr	r2, [pc, #328]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80060d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80060da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060dc:	4b50      	ldr	r3, [pc, #320]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	494d      	ldr	r1, [pc, #308]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80060ea:	4313      	orrs	r3, r2
 80060ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 0301 	and.w	r3, r3, #1
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d044      	beq.n	8006184 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	2b01      	cmp	r3, #1
 8006100:	d107      	bne.n	8006112 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006102:	4b47      	ldr	r3, [pc, #284]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d119      	bne.n	8006142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e07f      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	685b      	ldr	r3, [r3, #4]
 8006116:	2b02      	cmp	r3, #2
 8006118:	d003      	beq.n	8006122 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800611e:	2b03      	cmp	r3, #3
 8006120:	d107      	bne.n	8006132 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006122:	4b3f      	ldr	r3, [pc, #252]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d109      	bne.n	8006142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e06f      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006132:	4b3b      	ldr	r3, [pc, #236]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 0302 	and.w	r3, r3, #2
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e067      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006142:	4b37      	ldr	r3, [pc, #220]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f023 0203 	bic.w	r2, r3, #3
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	4934      	ldr	r1, [pc, #208]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 8006150:	4313      	orrs	r3, r2
 8006152:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006154:	f7fc fc64 	bl	8002a20 <HAL_GetTick>
 8006158:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800615a:	e00a      	b.n	8006172 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800615c:	f7fc fc60 	bl	8002a20 <HAL_GetTick>
 8006160:	4602      	mov	r2, r0
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	1ad3      	subs	r3, r2, r3
 8006166:	f241 3288 	movw	r2, #5000	@ 0x1388
 800616a:	4293      	cmp	r3, r2
 800616c:	d901      	bls.n	8006172 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800616e:	2303      	movs	r3, #3
 8006170:	e04f      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006172:	4b2b      	ldr	r3, [pc, #172]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f003 020c 	and.w	r2, r3, #12
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	009b      	lsls	r3, r3, #2
 8006180:	429a      	cmp	r2, r3
 8006182:	d1eb      	bne.n	800615c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006184:	4b25      	ldr	r3, [pc, #148]	@ (800621c <HAL_RCC_ClockConfig+0x1b8>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0307 	and.w	r3, r3, #7
 800618c:	683a      	ldr	r2, [r7, #0]
 800618e:	429a      	cmp	r2, r3
 8006190:	d20c      	bcs.n	80061ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006192:	4b22      	ldr	r3, [pc, #136]	@ (800621c <HAL_RCC_ClockConfig+0x1b8>)
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	b2d2      	uxtb	r2, r2
 8006198:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800619a:	4b20      	ldr	r3, [pc, #128]	@ (800621c <HAL_RCC_ClockConfig+0x1b8>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0307 	and.w	r3, r3, #7
 80061a2:	683a      	ldr	r2, [r7, #0]
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d001      	beq.n	80061ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e032      	b.n	8006212 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f003 0304 	and.w	r3, r3, #4
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d008      	beq.n	80061ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061b8:	4b19      	ldr	r3, [pc, #100]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	68db      	ldr	r3, [r3, #12]
 80061c4:	4916      	ldr	r1, [pc, #88]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80061c6:	4313      	orrs	r3, r2
 80061c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f003 0308 	and.w	r3, r3, #8
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d009      	beq.n	80061ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80061d6:	4b12      	ldr	r3, [pc, #72]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	00db      	lsls	r3, r3, #3
 80061e4:	490e      	ldr	r1, [pc, #56]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80061e6:	4313      	orrs	r3, r2
 80061e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80061ea:	f000 f821 	bl	8006230 <HAL_RCC_GetSysClockFreq>
 80061ee:	4602      	mov	r2, r0
 80061f0:	4b0b      	ldr	r3, [pc, #44]	@ (8006220 <HAL_RCC_ClockConfig+0x1bc>)
 80061f2:	689b      	ldr	r3, [r3, #8]
 80061f4:	091b      	lsrs	r3, r3, #4
 80061f6:	f003 030f 	and.w	r3, r3, #15
 80061fa:	490a      	ldr	r1, [pc, #40]	@ (8006224 <HAL_RCC_ClockConfig+0x1c0>)
 80061fc:	5ccb      	ldrb	r3, [r1, r3]
 80061fe:	fa22 f303 	lsr.w	r3, r2, r3
 8006202:	4a09      	ldr	r2, [pc, #36]	@ (8006228 <HAL_RCC_ClockConfig+0x1c4>)
 8006204:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006206:	4b09      	ldr	r3, [pc, #36]	@ (800622c <HAL_RCC_ClockConfig+0x1c8>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4618      	mov	r0, r3
 800620c:	f7fc fbc4 	bl	8002998 <HAL_InitTick>

  return HAL_OK;
 8006210:	2300      	movs	r3, #0
}
 8006212:	4618      	mov	r0, r3
 8006214:	3710      	adds	r7, #16
 8006216:	46bd      	mov	sp, r7
 8006218:	bd80      	pop	{r7, pc}
 800621a:	bf00      	nop
 800621c:	40023c00 	.word	0x40023c00
 8006220:	40023800 	.word	0x40023800
 8006224:	0800e3a0 	.word	0x0800e3a0
 8006228:	20000000 	.word	0x20000000
 800622c:	20000004 	.word	0x20000004

08006230 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006230:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006234:	b090      	sub	sp, #64	@ 0x40
 8006236:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006238:	2300      	movs	r3, #0
 800623a:	637b      	str	r3, [r7, #52]	@ 0x34
 800623c:	2300      	movs	r3, #0
 800623e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006240:	2300      	movs	r3, #0
 8006242:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006244:	2300      	movs	r3, #0
 8006246:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006248:	4b59      	ldr	r3, [pc, #356]	@ (80063b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	f003 030c 	and.w	r3, r3, #12
 8006250:	2b08      	cmp	r3, #8
 8006252:	d00d      	beq.n	8006270 <HAL_RCC_GetSysClockFreq+0x40>
 8006254:	2b08      	cmp	r3, #8
 8006256:	f200 80a1 	bhi.w	800639c <HAL_RCC_GetSysClockFreq+0x16c>
 800625a:	2b00      	cmp	r3, #0
 800625c:	d002      	beq.n	8006264 <HAL_RCC_GetSysClockFreq+0x34>
 800625e:	2b04      	cmp	r3, #4
 8006260:	d003      	beq.n	800626a <HAL_RCC_GetSysClockFreq+0x3a>
 8006262:	e09b      	b.n	800639c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006264:	4b53      	ldr	r3, [pc, #332]	@ (80063b4 <HAL_RCC_GetSysClockFreq+0x184>)
 8006266:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8006268:	e09b      	b.n	80063a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800626a:	4b53      	ldr	r3, [pc, #332]	@ (80063b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800626c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800626e:	e098      	b.n	80063a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006270:	4b4f      	ldr	r3, [pc, #316]	@ (80063b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006278:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800627a:	4b4d      	ldr	r3, [pc, #308]	@ (80063b0 <HAL_RCC_GetSysClockFreq+0x180>)
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d028      	beq.n	80062d8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006286:	4b4a      	ldr	r3, [pc, #296]	@ (80063b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	099b      	lsrs	r3, r3, #6
 800628c:	2200      	movs	r2, #0
 800628e:	623b      	str	r3, [r7, #32]
 8006290:	627a      	str	r2, [r7, #36]	@ 0x24
 8006292:	6a3b      	ldr	r3, [r7, #32]
 8006294:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006298:	2100      	movs	r1, #0
 800629a:	4b47      	ldr	r3, [pc, #284]	@ (80063b8 <HAL_RCC_GetSysClockFreq+0x188>)
 800629c:	fb03 f201 	mul.w	r2, r3, r1
 80062a0:	2300      	movs	r3, #0
 80062a2:	fb00 f303 	mul.w	r3, r0, r3
 80062a6:	4413      	add	r3, r2
 80062a8:	4a43      	ldr	r2, [pc, #268]	@ (80063b8 <HAL_RCC_GetSysClockFreq+0x188>)
 80062aa:	fba0 1202 	umull	r1, r2, r0, r2
 80062ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80062b0:	460a      	mov	r2, r1
 80062b2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80062b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062b6:	4413      	add	r3, r2
 80062b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062bc:	2200      	movs	r2, #0
 80062be:	61bb      	str	r3, [r7, #24]
 80062c0:	61fa      	str	r2, [r7, #28]
 80062c2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80062c6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80062ca:	f7fa fcc5 	bl	8000c58 <__aeabi_uldivmod>
 80062ce:	4602      	mov	r2, r0
 80062d0:	460b      	mov	r3, r1
 80062d2:	4613      	mov	r3, r2
 80062d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062d6:	e053      	b.n	8006380 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062d8:	4b35      	ldr	r3, [pc, #212]	@ (80063b0 <HAL_RCC_GetSysClockFreq+0x180>)
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	099b      	lsrs	r3, r3, #6
 80062de:	2200      	movs	r2, #0
 80062e0:	613b      	str	r3, [r7, #16]
 80062e2:	617a      	str	r2, [r7, #20]
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80062ea:	f04f 0b00 	mov.w	fp, #0
 80062ee:	4652      	mov	r2, sl
 80062f0:	465b      	mov	r3, fp
 80062f2:	f04f 0000 	mov.w	r0, #0
 80062f6:	f04f 0100 	mov.w	r1, #0
 80062fa:	0159      	lsls	r1, r3, #5
 80062fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006300:	0150      	lsls	r0, r2, #5
 8006302:	4602      	mov	r2, r0
 8006304:	460b      	mov	r3, r1
 8006306:	ebb2 080a 	subs.w	r8, r2, sl
 800630a:	eb63 090b 	sbc.w	r9, r3, fp
 800630e:	f04f 0200 	mov.w	r2, #0
 8006312:	f04f 0300 	mov.w	r3, #0
 8006316:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800631a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800631e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006322:	ebb2 0408 	subs.w	r4, r2, r8
 8006326:	eb63 0509 	sbc.w	r5, r3, r9
 800632a:	f04f 0200 	mov.w	r2, #0
 800632e:	f04f 0300 	mov.w	r3, #0
 8006332:	00eb      	lsls	r3, r5, #3
 8006334:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006338:	00e2      	lsls	r2, r4, #3
 800633a:	4614      	mov	r4, r2
 800633c:	461d      	mov	r5, r3
 800633e:	eb14 030a 	adds.w	r3, r4, sl
 8006342:	603b      	str	r3, [r7, #0]
 8006344:	eb45 030b 	adc.w	r3, r5, fp
 8006348:	607b      	str	r3, [r7, #4]
 800634a:	f04f 0200 	mov.w	r2, #0
 800634e:	f04f 0300 	mov.w	r3, #0
 8006352:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006356:	4629      	mov	r1, r5
 8006358:	028b      	lsls	r3, r1, #10
 800635a:	4621      	mov	r1, r4
 800635c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006360:	4621      	mov	r1, r4
 8006362:	028a      	lsls	r2, r1, #10
 8006364:	4610      	mov	r0, r2
 8006366:	4619      	mov	r1, r3
 8006368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800636a:	2200      	movs	r2, #0
 800636c:	60bb      	str	r3, [r7, #8]
 800636e:	60fa      	str	r2, [r7, #12]
 8006370:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006374:	f7fa fc70 	bl	8000c58 <__aeabi_uldivmod>
 8006378:	4602      	mov	r2, r0
 800637a:	460b      	mov	r3, r1
 800637c:	4613      	mov	r3, r2
 800637e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006380:	4b0b      	ldr	r3, [pc, #44]	@ (80063b0 <HAL_RCC_GetSysClockFreq+0x180>)
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	0c1b      	lsrs	r3, r3, #16
 8006386:	f003 0303 	and.w	r3, r3, #3
 800638a:	3301      	adds	r3, #1
 800638c:	005b      	lsls	r3, r3, #1
 800638e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8006390:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006394:	fbb2 f3f3 	udiv	r3, r2, r3
 8006398:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800639a:	e002      	b.n	80063a2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800639c:	4b05      	ldr	r3, [pc, #20]	@ (80063b4 <HAL_RCC_GetSysClockFreq+0x184>)
 800639e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80063a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80063a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3740      	adds	r7, #64	@ 0x40
 80063a8:	46bd      	mov	sp, r7
 80063aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80063ae:	bf00      	nop
 80063b0:	40023800 	.word	0x40023800
 80063b4:	00f42400 	.word	0x00f42400
 80063b8:	017d7840 	.word	0x017d7840

080063bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80063bc:	b480      	push	{r7}
 80063be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80063c0:	4b03      	ldr	r3, [pc, #12]	@ (80063d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80063c2:	681b      	ldr	r3, [r3, #0]
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr
 80063ce:	bf00      	nop
 80063d0:	20000000 	.word	0x20000000

080063d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80063d8:	f7ff fff0 	bl	80063bc <HAL_RCC_GetHCLKFreq>
 80063dc:	4602      	mov	r2, r0
 80063de:	4b05      	ldr	r3, [pc, #20]	@ (80063f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80063e0:	689b      	ldr	r3, [r3, #8]
 80063e2:	0a9b      	lsrs	r3, r3, #10
 80063e4:	f003 0307 	and.w	r3, r3, #7
 80063e8:	4903      	ldr	r1, [pc, #12]	@ (80063f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80063ea:	5ccb      	ldrb	r3, [r1, r3]
 80063ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	bd80      	pop	{r7, pc}
 80063f4:	40023800 	.word	0x40023800
 80063f8:	0800e3b0 	.word	0x0800e3b0

080063fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006400:	f7ff ffdc 	bl	80063bc <HAL_RCC_GetHCLKFreq>
 8006404:	4602      	mov	r2, r0
 8006406:	4b05      	ldr	r3, [pc, #20]	@ (800641c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	0b5b      	lsrs	r3, r3, #13
 800640c:	f003 0307 	and.w	r3, r3, #7
 8006410:	4903      	ldr	r1, [pc, #12]	@ (8006420 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006412:	5ccb      	ldrb	r3, [r1, r3]
 8006414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006418:	4618      	mov	r0, r3
 800641a:	bd80      	pop	{r7, pc}
 800641c:	40023800 	.word	0x40023800
 8006420:	0800e3b0 	.word	0x0800e3b0

08006424 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d101      	bne.n	8006436 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e041      	b.n	80064ba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800643c:	b2db      	uxtb	r3, r3
 800643e:	2b00      	cmp	r3, #0
 8006440:	d106      	bne.n	8006450 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f7fc f86c 	bl	8002528 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2202      	movs	r2, #2
 8006454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	3304      	adds	r3, #4
 8006460:	4619      	mov	r1, r3
 8006462:	4610      	mov	r0, r2
 8006464:	f000 f9a0 	bl	80067a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2201      	movs	r2, #1
 800648c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2201      	movs	r2, #1
 8006494:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3708      	adds	r7, #8
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}
	...

080064c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b084      	sub	sp, #16
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d109      	bne.n	80064e8 <HAL_TIM_PWM_Start+0x24>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80064da:	b2db      	uxtb	r3, r3
 80064dc:	2b01      	cmp	r3, #1
 80064de:	bf14      	ite	ne
 80064e0:	2301      	movne	r3, #1
 80064e2:	2300      	moveq	r3, #0
 80064e4:	b2db      	uxtb	r3, r3
 80064e6:	e022      	b.n	800652e <HAL_TIM_PWM_Start+0x6a>
 80064e8:	683b      	ldr	r3, [r7, #0]
 80064ea:	2b04      	cmp	r3, #4
 80064ec:	d109      	bne.n	8006502 <HAL_TIM_PWM_Start+0x3e>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	2b01      	cmp	r3, #1
 80064f8:	bf14      	ite	ne
 80064fa:	2301      	movne	r3, #1
 80064fc:	2300      	moveq	r3, #0
 80064fe:	b2db      	uxtb	r3, r3
 8006500:	e015      	b.n	800652e <HAL_TIM_PWM_Start+0x6a>
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	2b08      	cmp	r3, #8
 8006506:	d109      	bne.n	800651c <HAL_TIM_PWM_Start+0x58>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800650e:	b2db      	uxtb	r3, r3
 8006510:	2b01      	cmp	r3, #1
 8006512:	bf14      	ite	ne
 8006514:	2301      	movne	r3, #1
 8006516:	2300      	moveq	r3, #0
 8006518:	b2db      	uxtb	r3, r3
 800651a:	e008      	b.n	800652e <HAL_TIM_PWM_Start+0x6a>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006522:	b2db      	uxtb	r3, r3
 8006524:	2b01      	cmp	r3, #1
 8006526:	bf14      	ite	ne
 8006528:	2301      	movne	r3, #1
 800652a:	2300      	moveq	r3, #0
 800652c:	b2db      	uxtb	r3, r3
 800652e:	2b00      	cmp	r3, #0
 8006530:	d001      	beq.n	8006536 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e068      	b.n	8006608 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d104      	bne.n	8006546 <HAL_TIM_PWM_Start+0x82>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2202      	movs	r2, #2
 8006540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006544:	e013      	b.n	800656e <HAL_TIM_PWM_Start+0xaa>
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	2b04      	cmp	r3, #4
 800654a:	d104      	bne.n	8006556 <HAL_TIM_PWM_Start+0x92>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2202      	movs	r2, #2
 8006550:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006554:	e00b      	b.n	800656e <HAL_TIM_PWM_Start+0xaa>
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	2b08      	cmp	r3, #8
 800655a:	d104      	bne.n	8006566 <HAL_TIM_PWM_Start+0xa2>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2202      	movs	r2, #2
 8006560:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006564:	e003      	b.n	800656e <HAL_TIM_PWM_Start+0xaa>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2202      	movs	r2, #2
 800656a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2201      	movs	r2, #1
 8006574:	6839      	ldr	r1, [r7, #0]
 8006576:	4618      	mov	r0, r3
 8006578:	f000 fb2e 	bl	8006bd8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a23      	ldr	r2, [pc, #140]	@ (8006610 <HAL_TIM_PWM_Start+0x14c>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d107      	bne.n	8006596 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006594:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a1d      	ldr	r2, [pc, #116]	@ (8006610 <HAL_TIM_PWM_Start+0x14c>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d018      	beq.n	80065d2 <HAL_TIM_PWM_Start+0x10e>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065a8:	d013      	beq.n	80065d2 <HAL_TIM_PWM_Start+0x10e>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a19      	ldr	r2, [pc, #100]	@ (8006614 <HAL_TIM_PWM_Start+0x150>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d00e      	beq.n	80065d2 <HAL_TIM_PWM_Start+0x10e>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a17      	ldr	r2, [pc, #92]	@ (8006618 <HAL_TIM_PWM_Start+0x154>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d009      	beq.n	80065d2 <HAL_TIM_PWM_Start+0x10e>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a16      	ldr	r2, [pc, #88]	@ (800661c <HAL_TIM_PWM_Start+0x158>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d004      	beq.n	80065d2 <HAL_TIM_PWM_Start+0x10e>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a14      	ldr	r2, [pc, #80]	@ (8006620 <HAL_TIM_PWM_Start+0x15c>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d111      	bne.n	80065f6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	f003 0307 	and.w	r3, r3, #7
 80065dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	2b06      	cmp	r3, #6
 80065e2:	d010      	beq.n	8006606 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f042 0201 	orr.w	r2, r2, #1
 80065f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065f4:	e007      	b.n	8006606 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	681a      	ldr	r2, [r3, #0]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f042 0201 	orr.w	r2, r2, #1
 8006604:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006606:	2300      	movs	r3, #0
}
 8006608:	4618      	mov	r0, r3
 800660a:	3710      	adds	r7, #16
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}
 8006610:	40010000 	.word	0x40010000
 8006614:	40000400 	.word	0x40000400
 8006618:	40000800 	.word	0x40000800
 800661c:	40000c00 	.word	0x40000c00
 8006620:	40014000 	.word	0x40014000

08006624 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b086      	sub	sp, #24
 8006628:	af00      	add	r7, sp, #0
 800662a:	60f8      	str	r0, [r7, #12]
 800662c:	60b9      	str	r1, [r7, #8]
 800662e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006630:	2300      	movs	r3, #0
 8006632:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800663a:	2b01      	cmp	r3, #1
 800663c:	d101      	bne.n	8006642 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800663e:	2302      	movs	r3, #2
 8006640:	e0ae      	b.n	80067a0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2201      	movs	r2, #1
 8006646:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2b0c      	cmp	r3, #12
 800664e:	f200 809f 	bhi.w	8006790 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006652:	a201      	add	r2, pc, #4	@ (adr r2, 8006658 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006658:	0800668d 	.word	0x0800668d
 800665c:	08006791 	.word	0x08006791
 8006660:	08006791 	.word	0x08006791
 8006664:	08006791 	.word	0x08006791
 8006668:	080066cd 	.word	0x080066cd
 800666c:	08006791 	.word	0x08006791
 8006670:	08006791 	.word	0x08006791
 8006674:	08006791 	.word	0x08006791
 8006678:	0800670f 	.word	0x0800670f
 800667c:	08006791 	.word	0x08006791
 8006680:	08006791 	.word	0x08006791
 8006684:	08006791 	.word	0x08006791
 8006688:	0800674f 	.word	0x0800674f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	68b9      	ldr	r1, [r7, #8]
 8006692:	4618      	mov	r0, r3
 8006694:	f000 f914 	bl	80068c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	699a      	ldr	r2, [r3, #24]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f042 0208 	orr.w	r2, r2, #8
 80066a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	699a      	ldr	r2, [r3, #24]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f022 0204 	bic.w	r2, r2, #4
 80066b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	6999      	ldr	r1, [r3, #24]
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	691a      	ldr	r2, [r3, #16]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	430a      	orrs	r2, r1
 80066c8:	619a      	str	r2, [r3, #24]
      break;
 80066ca:	e064      	b.n	8006796 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	68b9      	ldr	r1, [r7, #8]
 80066d2:	4618      	mov	r0, r3
 80066d4:	f000 f95a 	bl	800698c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	699a      	ldr	r2, [r3, #24]
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80066e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	699a      	ldr	r2, [r3, #24]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	6999      	ldr	r1, [r3, #24]
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	691b      	ldr	r3, [r3, #16]
 8006702:	021a      	lsls	r2, r3, #8
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	430a      	orrs	r2, r1
 800670a:	619a      	str	r2, [r3, #24]
      break;
 800670c:	e043      	b.n	8006796 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	68b9      	ldr	r1, [r7, #8]
 8006714:	4618      	mov	r0, r3
 8006716:	f000 f9a5 	bl	8006a64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	69da      	ldr	r2, [r3, #28]
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f042 0208 	orr.w	r2, r2, #8
 8006728:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	69da      	ldr	r2, [r3, #28]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f022 0204 	bic.w	r2, r2, #4
 8006738:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	69d9      	ldr	r1, [r3, #28]
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	691a      	ldr	r2, [r3, #16]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	430a      	orrs	r2, r1
 800674a:	61da      	str	r2, [r3, #28]
      break;
 800674c:	e023      	b.n	8006796 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	68b9      	ldr	r1, [r7, #8]
 8006754:	4618      	mov	r0, r3
 8006756:	f000 f9ef 	bl	8006b38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	69da      	ldr	r2, [r3, #28]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006768:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	69da      	ldr	r2, [r3, #28]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006778:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	69d9      	ldr	r1, [r3, #28]
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	691b      	ldr	r3, [r3, #16]
 8006784:	021a      	lsls	r2, r3, #8
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	430a      	orrs	r2, r1
 800678c:	61da      	str	r2, [r3, #28]
      break;
 800678e:	e002      	b.n	8006796 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006790:	2301      	movs	r3, #1
 8006792:	75fb      	strb	r3, [r7, #23]
      break;
 8006794:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	2200      	movs	r2, #0
 800679a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800679e:	7dfb      	ldrb	r3, [r7, #23]
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3718      	adds	r7, #24
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}

080067a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b085      	sub	sp, #20
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	6078      	str	r0, [r7, #4]
 80067b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	4a3a      	ldr	r2, [pc, #232]	@ (80068a4 <TIM_Base_SetConfig+0xfc>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d00f      	beq.n	80067e0 <TIM_Base_SetConfig+0x38>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067c6:	d00b      	beq.n	80067e0 <TIM_Base_SetConfig+0x38>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a37      	ldr	r2, [pc, #220]	@ (80068a8 <TIM_Base_SetConfig+0x100>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d007      	beq.n	80067e0 <TIM_Base_SetConfig+0x38>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a36      	ldr	r2, [pc, #216]	@ (80068ac <TIM_Base_SetConfig+0x104>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d003      	beq.n	80067e0 <TIM_Base_SetConfig+0x38>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	4a35      	ldr	r2, [pc, #212]	@ (80068b0 <TIM_Base_SetConfig+0x108>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d108      	bne.n	80067f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a2b      	ldr	r2, [pc, #172]	@ (80068a4 <TIM_Base_SetConfig+0xfc>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d01b      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006800:	d017      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	4a28      	ldr	r2, [pc, #160]	@ (80068a8 <TIM_Base_SetConfig+0x100>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d013      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	4a27      	ldr	r2, [pc, #156]	@ (80068ac <TIM_Base_SetConfig+0x104>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d00f      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a26      	ldr	r2, [pc, #152]	@ (80068b0 <TIM_Base_SetConfig+0x108>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d00b      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	4a25      	ldr	r2, [pc, #148]	@ (80068b4 <TIM_Base_SetConfig+0x10c>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d007      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a24      	ldr	r2, [pc, #144]	@ (80068b8 <TIM_Base_SetConfig+0x110>)
 8006826:	4293      	cmp	r3, r2
 8006828:	d003      	beq.n	8006832 <TIM_Base_SetConfig+0x8a>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	4a23      	ldr	r2, [pc, #140]	@ (80068bc <TIM_Base_SetConfig+0x114>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d108      	bne.n	8006844 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006838:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	68fa      	ldr	r2, [r7, #12]
 8006840:	4313      	orrs	r3, r2
 8006842:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	695b      	ldr	r3, [r3, #20]
 800684e:	4313      	orrs	r3, r2
 8006850:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	689a      	ldr	r2, [r3, #8]
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a0e      	ldr	r2, [pc, #56]	@ (80068a4 <TIM_Base_SetConfig+0xfc>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d103      	bne.n	8006878 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	691a      	ldr	r2, [r3, #16]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	f003 0301 	and.w	r3, r3, #1
 8006886:	2b01      	cmp	r3, #1
 8006888:	d105      	bne.n	8006896 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	691b      	ldr	r3, [r3, #16]
 800688e:	f023 0201 	bic.w	r2, r3, #1
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	611a      	str	r2, [r3, #16]
  }
}
 8006896:	bf00      	nop
 8006898:	3714      	adds	r7, #20
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr
 80068a2:	bf00      	nop
 80068a4:	40010000 	.word	0x40010000
 80068a8:	40000400 	.word	0x40000400
 80068ac:	40000800 	.word	0x40000800
 80068b0:	40000c00 	.word	0x40000c00
 80068b4:	40014000 	.word	0x40014000
 80068b8:	40014400 	.word	0x40014400
 80068bc:	40014800 	.word	0x40014800

080068c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b087      	sub	sp, #28
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6a1b      	ldr	r3, [r3, #32]
 80068ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6a1b      	ldr	r3, [r3, #32]
 80068d4:	f023 0201 	bic.w	r2, r3, #1
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	699b      	ldr	r3, [r3, #24]
 80068e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f023 0303 	bic.w	r3, r3, #3
 80068f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	68fa      	ldr	r2, [r7, #12]
 80068fe:	4313      	orrs	r3, r2
 8006900:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006902:	697b      	ldr	r3, [r7, #20]
 8006904:	f023 0302 	bic.w	r3, r3, #2
 8006908:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	697a      	ldr	r2, [r7, #20]
 8006910:	4313      	orrs	r3, r2
 8006912:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a1c      	ldr	r2, [pc, #112]	@ (8006988 <TIM_OC1_SetConfig+0xc8>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d10c      	bne.n	8006936 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	f023 0308 	bic.w	r3, r3, #8
 8006922:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	697a      	ldr	r2, [r7, #20]
 800692a:	4313      	orrs	r3, r2
 800692c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	f023 0304 	bic.w	r3, r3, #4
 8006934:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	4a13      	ldr	r2, [pc, #76]	@ (8006988 <TIM_OC1_SetConfig+0xc8>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d111      	bne.n	8006962 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800693e:	693b      	ldr	r3, [r7, #16]
 8006940:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006944:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006946:	693b      	ldr	r3, [r7, #16]
 8006948:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800694c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	693a      	ldr	r2, [r7, #16]
 8006954:	4313      	orrs	r3, r2
 8006956:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	699b      	ldr	r3, [r3, #24]
 800695c:	693a      	ldr	r2, [r7, #16]
 800695e:	4313      	orrs	r3, r2
 8006960:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	693a      	ldr	r2, [r7, #16]
 8006966:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	68fa      	ldr	r2, [r7, #12]
 800696c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	685a      	ldr	r2, [r3, #4]
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	697a      	ldr	r2, [r7, #20]
 800697a:	621a      	str	r2, [r3, #32]
}
 800697c:	bf00      	nop
 800697e:	371c      	adds	r7, #28
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr
 8006988:	40010000 	.word	0x40010000

0800698c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800698c:	b480      	push	{r7}
 800698e:	b087      	sub	sp, #28
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
 8006994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6a1b      	ldr	r3, [r3, #32]
 800699a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6a1b      	ldr	r3, [r3, #32]
 80069a0:	f023 0210 	bic.w	r2, r3, #16
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	699b      	ldr	r3, [r3, #24]
 80069b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	021b      	lsls	r3, r3, #8
 80069ca:	68fa      	ldr	r2, [r7, #12]
 80069cc:	4313      	orrs	r3, r2
 80069ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	f023 0320 	bic.w	r3, r3, #32
 80069d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	689b      	ldr	r3, [r3, #8]
 80069dc:	011b      	lsls	r3, r3, #4
 80069de:	697a      	ldr	r2, [r7, #20]
 80069e0:	4313      	orrs	r3, r2
 80069e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	4a1e      	ldr	r2, [pc, #120]	@ (8006a60 <TIM_OC2_SetConfig+0xd4>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d10d      	bne.n	8006a08 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80069ec:	697b      	ldr	r3, [r7, #20]
 80069ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	011b      	lsls	r3, r3, #4
 80069fa:	697a      	ldr	r2, [r7, #20]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a06:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	4a15      	ldr	r2, [pc, #84]	@ (8006a60 <TIM_OC2_SetConfig+0xd4>)
 8006a0c:	4293      	cmp	r3, r2
 8006a0e:	d113      	bne.n	8006a38 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a16:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a18:	693b      	ldr	r3, [r7, #16]
 8006a1a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a1e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	695b      	ldr	r3, [r3, #20]
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	693a      	ldr	r2, [r7, #16]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	699b      	ldr	r3, [r3, #24]
 8006a30:	009b      	lsls	r3, r3, #2
 8006a32:	693a      	ldr	r2, [r7, #16]
 8006a34:	4313      	orrs	r3, r2
 8006a36:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	693a      	ldr	r2, [r7, #16]
 8006a3c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	68fa      	ldr	r2, [r7, #12]
 8006a42:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	685a      	ldr	r2, [r3, #4]
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	697a      	ldr	r2, [r7, #20]
 8006a50:	621a      	str	r2, [r3, #32]
}
 8006a52:	bf00      	nop
 8006a54:	371c      	adds	r7, #28
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
 8006a5e:	bf00      	nop
 8006a60:	40010000 	.word	0x40010000

08006a64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b087      	sub	sp, #28
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a1b      	ldr	r3, [r3, #32]
 8006a72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6a1b      	ldr	r3, [r3, #32]
 8006a78:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	69db      	ldr	r3, [r3, #28]
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	f023 0303 	bic.w	r3, r3, #3
 8006a9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68fa      	ldr	r2, [r7, #12]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006aac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	021b      	lsls	r3, r3, #8
 8006ab4:	697a      	ldr	r2, [r7, #20]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	4a1d      	ldr	r2, [pc, #116]	@ (8006b34 <TIM_OC3_SetConfig+0xd0>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d10d      	bne.n	8006ade <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006ac8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	021b      	lsls	r3, r3, #8
 8006ad0:	697a      	ldr	r2, [r7, #20]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006adc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4a14      	ldr	r2, [pc, #80]	@ (8006b34 <TIM_OC3_SetConfig+0xd0>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d113      	bne.n	8006b0e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ae6:	693b      	ldr	r3, [r7, #16]
 8006ae8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006aec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006af4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	695b      	ldr	r3, [r3, #20]
 8006afa:	011b      	lsls	r3, r3, #4
 8006afc:	693a      	ldr	r2, [r7, #16]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	699b      	ldr	r3, [r3, #24]
 8006b06:	011b      	lsls	r3, r3, #4
 8006b08:	693a      	ldr	r2, [r7, #16]
 8006b0a:	4313      	orrs	r3, r2
 8006b0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	693a      	ldr	r2, [r7, #16]
 8006b12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	68fa      	ldr	r2, [r7, #12]
 8006b18:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	685a      	ldr	r2, [r3, #4]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	697a      	ldr	r2, [r7, #20]
 8006b26:	621a      	str	r2, [r3, #32]
}
 8006b28:	bf00      	nop
 8006b2a:	371c      	adds	r7, #28
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr
 8006b34:	40010000 	.word	0x40010000

08006b38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b087      	sub	sp, #28
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
 8006b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a1b      	ldr	r3, [r3, #32]
 8006b46:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6a1b      	ldr	r3, [r3, #32]
 8006b4c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	69db      	ldr	r3, [r3, #28]
 8006b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	021b      	lsls	r3, r3, #8
 8006b76:	68fa      	ldr	r2, [r7, #12]
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006b82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	689b      	ldr	r3, [r3, #8]
 8006b88:	031b      	lsls	r3, r3, #12
 8006b8a:	693a      	ldr	r2, [r7, #16]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	4a10      	ldr	r2, [pc, #64]	@ (8006bd4 <TIM_OC4_SetConfig+0x9c>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d109      	bne.n	8006bac <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b98:	697b      	ldr	r3, [r7, #20]
 8006b9a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b9e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	695b      	ldr	r3, [r3, #20]
 8006ba4:	019b      	lsls	r3, r3, #6
 8006ba6:	697a      	ldr	r2, [r7, #20]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	697a      	ldr	r2, [r7, #20]
 8006bb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	68fa      	ldr	r2, [r7, #12]
 8006bb6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	685a      	ldr	r2, [r3, #4]
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	693a      	ldr	r2, [r7, #16]
 8006bc4:	621a      	str	r2, [r3, #32]
}
 8006bc6:	bf00      	nop
 8006bc8:	371c      	adds	r7, #28
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr
 8006bd2:	bf00      	nop
 8006bd4:	40010000 	.word	0x40010000

08006bd8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006bd8:	b480      	push	{r7}
 8006bda:	b087      	sub	sp, #28
 8006bdc:	af00      	add	r7, sp, #0
 8006bde:	60f8      	str	r0, [r7, #12]
 8006be0:	60b9      	str	r1, [r7, #8]
 8006be2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	f003 031f 	and.w	r3, r3, #31
 8006bea:	2201      	movs	r2, #1
 8006bec:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	6a1a      	ldr	r2, [r3, #32]
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	43db      	mvns	r3, r3
 8006bfa:	401a      	ands	r2, r3
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	6a1a      	ldr	r2, [r3, #32]
 8006c04:	68bb      	ldr	r3, [r7, #8]
 8006c06:	f003 031f 	and.w	r3, r3, #31
 8006c0a:	6879      	ldr	r1, [r7, #4]
 8006c0c:	fa01 f303 	lsl.w	r3, r1, r3
 8006c10:	431a      	orrs	r2, r3
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	621a      	str	r2, [r3, #32]
}
 8006c16:	bf00      	nop
 8006c18:	371c      	adds	r7, #28
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
	...

08006c24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b085      	sub	sp, #20
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d101      	bne.n	8006c3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c38:	2302      	movs	r3, #2
 8006c3a:	e050      	b.n	8006cde <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2202      	movs	r2, #2
 8006c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68fa      	ldr	r2, [r7, #12]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a1c      	ldr	r2, [pc, #112]	@ (8006cec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d018      	beq.n	8006cb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c88:	d013      	beq.n	8006cb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a18      	ldr	r2, [pc, #96]	@ (8006cf0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d00e      	beq.n	8006cb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a16      	ldr	r2, [pc, #88]	@ (8006cf4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d009      	beq.n	8006cb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a15      	ldr	r2, [pc, #84]	@ (8006cf8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d004      	beq.n	8006cb2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a13      	ldr	r2, [pc, #76]	@ (8006cfc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d10c      	bne.n	8006ccc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	68ba      	ldr	r2, [r7, #8]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006cdc:	2300      	movs	r3, #0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	3714      	adds	r7, #20
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr
 8006cea:	bf00      	nop
 8006cec:	40010000 	.word	0x40010000
 8006cf0:	40000400 	.word	0x40000400
 8006cf4:	40000800 	.word	0x40000800
 8006cf8:	40000c00 	.word	0x40000c00
 8006cfc:	40014000 	.word	0x40014000

08006d00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d101      	bne.n	8006d12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e042      	b.n	8006d98 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d106      	bne.n	8006d2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f7fb fda2 	bl	8002870 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2224      	movs	r2, #36	@ 0x24
 8006d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	68da      	ldr	r2, [r3, #12]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d44:	6878      	ldr	r0, [r7, #4]
 8006d46:	f000 f97f 	bl	8007048 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	691a      	ldr	r2, [r3, #16]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	695a      	ldr	r2, [r3, #20]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	68da      	ldr	r2, [r3, #12]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2220      	movs	r2, #32
 8006d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2220      	movs	r2, #32
 8006d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2200      	movs	r2, #0
 8006d94:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006d96:	2300      	movs	r3, #0
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3708      	adds	r7, #8
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b08a      	sub	sp, #40	@ 0x28
 8006da4:	af02      	add	r7, sp, #8
 8006da6:	60f8      	str	r0, [r7, #12]
 8006da8:	60b9      	str	r1, [r7, #8]
 8006daa:	603b      	str	r3, [r7, #0]
 8006dac:	4613      	mov	r3, r2
 8006dae:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006db0:	2300      	movs	r3, #0
 8006db2:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006dba:	b2db      	uxtb	r3, r3
 8006dbc:	2b20      	cmp	r3, #32
 8006dbe:	f040 8081 	bne.w	8006ec4 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d002      	beq.n	8006dce <HAL_UART_Receive+0x2e>
 8006dc8:	88fb      	ldrh	r3, [r7, #6]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d101      	bne.n	8006dd2 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e079      	b.n	8006ec6 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2222      	movs	r2, #34	@ 0x22
 8006ddc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2200      	movs	r2, #0
 8006de4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006de6:	f7fb fe1b 	bl	8002a20 <HAL_GetTick>
 8006dea:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	88fa      	ldrh	r2, [r7, #6]
 8006df0:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	88fa      	ldrh	r2, [r7, #6]
 8006df6:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	689b      	ldr	r3, [r3, #8]
 8006dfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e00:	d108      	bne.n	8006e14 <HAL_UART_Receive+0x74>
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	691b      	ldr	r3, [r3, #16]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d104      	bne.n	8006e14 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	61bb      	str	r3, [r7, #24]
 8006e12:	e003      	b.n	8006e1c <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8006e1c:	e047      	b.n	8006eae <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	9300      	str	r3, [sp, #0]
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	2200      	movs	r2, #0
 8006e26:	2120      	movs	r1, #32
 8006e28:	68f8      	ldr	r0, [r7, #12]
 8006e2a:	f000 f850 	bl	8006ece <UART_WaitOnFlagUntilTimeout>
 8006e2e:	4603      	mov	r3, r0
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d005      	beq.n	8006e40 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	2220      	movs	r2, #32
 8006e38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8006e3c:	2303      	movs	r3, #3
 8006e3e:	e042      	b.n	8006ec6 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8006e40:	69fb      	ldr	r3, [r7, #28]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d10c      	bne.n	8006e60 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e52:	b29a      	uxth	r2, r3
 8006e54:	69bb      	ldr	r3, [r7, #24]
 8006e56:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006e58:	69bb      	ldr	r3, [r7, #24]
 8006e5a:	3302      	adds	r3, #2
 8006e5c:	61bb      	str	r3, [r7, #24]
 8006e5e:	e01f      	b.n	8006ea0 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e68:	d007      	beq.n	8006e7a <HAL_UART_Receive+0xda>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d10a      	bne.n	8006e88 <HAL_UART_Receive+0xe8>
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d106      	bne.n	8006e88 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	b2da      	uxtb	r2, r3
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	701a      	strb	r2, [r3, #0]
 8006e86:	e008      	b.n	8006e9a <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e94:	b2da      	uxtb	r2, r3
 8006e96:	69fb      	ldr	r3, [r7, #28]
 8006e98:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8006e9a:	69fb      	ldr	r3, [r7, #28]
 8006e9c:	3301      	adds	r3, #1
 8006e9e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	3b01      	subs	r3, #1
 8006ea8:	b29a      	uxth	r2, r3
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006eb2:	b29b      	uxth	r3, r3
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1b2      	bne.n	8006e1e <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2220      	movs	r2, #32
 8006ebc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	e000      	b.n	8006ec6 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006ec4:	2302      	movs	r3, #2
  }
}
 8006ec6:	4618      	mov	r0, r3
 8006ec8:	3720      	adds	r7, #32
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}

08006ece <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006ece:	b580      	push	{r7, lr}
 8006ed0:	b086      	sub	sp, #24
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	60f8      	str	r0, [r7, #12]
 8006ed6:	60b9      	str	r1, [r7, #8]
 8006ed8:	603b      	str	r3, [r7, #0]
 8006eda:	4613      	mov	r3, r2
 8006edc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ede:	e03b      	b.n	8006f58 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ee0:	6a3b      	ldr	r3, [r7, #32]
 8006ee2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ee6:	d037      	beq.n	8006f58 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ee8:	f7fb fd9a 	bl	8002a20 <HAL_GetTick>
 8006eec:	4602      	mov	r2, r0
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	1ad3      	subs	r3, r2, r3
 8006ef2:	6a3a      	ldr	r2, [r7, #32]
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	d302      	bcc.n	8006efe <UART_WaitOnFlagUntilTimeout+0x30>
 8006ef8:	6a3b      	ldr	r3, [r7, #32]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d101      	bne.n	8006f02 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e03a      	b.n	8006f78 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	f003 0304 	and.w	r3, r3, #4
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d023      	beq.n	8006f58 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	2b80      	cmp	r3, #128	@ 0x80
 8006f14:	d020      	beq.n	8006f58 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	2b40      	cmp	r3, #64	@ 0x40
 8006f1a:	d01d      	beq.n	8006f58 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f003 0308 	and.w	r3, r3, #8
 8006f26:	2b08      	cmp	r3, #8
 8006f28:	d116      	bne.n	8006f58 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006f2a:	2300      	movs	r3, #0
 8006f2c:	617b      	str	r3, [r7, #20]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	617b      	str	r3, [r7, #20]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	685b      	ldr	r3, [r3, #4]
 8006f3c:	617b      	str	r3, [r7, #20]
 8006f3e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f40:	68f8      	ldr	r0, [r7, #12]
 8006f42:	f000 f81d 	bl	8006f80 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2208      	movs	r2, #8
 8006f4a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006f54:	2301      	movs	r3, #1
 8006f56:	e00f      	b.n	8006f78 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	4013      	ands	r3, r2
 8006f62:	68ba      	ldr	r2, [r7, #8]
 8006f64:	429a      	cmp	r2, r3
 8006f66:	bf0c      	ite	eq
 8006f68:	2301      	moveq	r3, #1
 8006f6a:	2300      	movne	r3, #0
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	461a      	mov	r2, r3
 8006f70:	79fb      	ldrb	r3, [r7, #7]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d0b4      	beq.n	8006ee0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f76:	2300      	movs	r3, #0
}
 8006f78:	4618      	mov	r0, r3
 8006f7a:	3718      	adds	r7, #24
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}

08006f80 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b095      	sub	sp, #84	@ 0x54
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	330c      	adds	r3, #12
 8006f8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f92:	e853 3f00 	ldrex	r3, [r3]
 8006f96:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	330c      	adds	r3, #12
 8006fa6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006fa8:	643a      	str	r2, [r7, #64]	@ 0x40
 8006faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006fae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fb0:	e841 2300 	strex	r3, r2, [r1]
 8006fb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d1e5      	bne.n	8006f88 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	3314      	adds	r3, #20
 8006fc2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc4:	6a3b      	ldr	r3, [r7, #32]
 8006fc6:	e853 3f00 	ldrex	r3, [r3]
 8006fca:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fcc:	69fb      	ldr	r3, [r7, #28]
 8006fce:	f023 0301 	bic.w	r3, r3, #1
 8006fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	3314      	adds	r3, #20
 8006fda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fdc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006fde:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fe4:	e841 2300 	strex	r3, r2, [r1]
 8006fe8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d1e5      	bne.n	8006fbc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	d119      	bne.n	800702c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	330c      	adds	r3, #12
 8006ffe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	e853 3f00 	ldrex	r3, [r3]
 8007006:	60bb      	str	r3, [r7, #8]
   return(result);
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	f023 0310 	bic.w	r3, r3, #16
 800700e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	330c      	adds	r3, #12
 8007016:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007018:	61ba      	str	r2, [r7, #24]
 800701a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701c:	6979      	ldr	r1, [r7, #20]
 800701e:	69ba      	ldr	r2, [r7, #24]
 8007020:	e841 2300 	strex	r3, r2, [r1]
 8007024:	613b      	str	r3, [r7, #16]
   return(result);
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d1e5      	bne.n	8006ff8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2220      	movs	r2, #32
 8007030:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800703a:	bf00      	nop
 800703c:	3754      	adds	r7, #84	@ 0x54
 800703e:	46bd      	mov	sp, r7
 8007040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007044:	4770      	bx	lr
	...

08007048 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007048:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800704c:	b0c0      	sub	sp, #256	@ 0x100
 800704e:	af00      	add	r7, sp, #0
 8007050:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	691b      	ldr	r3, [r3, #16]
 800705c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007064:	68d9      	ldr	r1, [r3, #12]
 8007066:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800706a:	681a      	ldr	r2, [r3, #0]
 800706c:	ea40 0301 	orr.w	r3, r0, r1
 8007070:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007076:	689a      	ldr	r2, [r3, #8]
 8007078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	431a      	orrs	r2, r3
 8007080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007084:	695b      	ldr	r3, [r3, #20]
 8007086:	431a      	orrs	r2, r3
 8007088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800708c:	69db      	ldr	r3, [r3, #28]
 800708e:	4313      	orrs	r3, r2
 8007090:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	68db      	ldr	r3, [r3, #12]
 800709c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80070a0:	f021 010c 	bic.w	r1, r1, #12
 80070a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070a8:	681a      	ldr	r2, [r3, #0]
 80070aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80070ae:	430b      	orrs	r3, r1
 80070b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80070b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	695b      	ldr	r3, [r3, #20]
 80070ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80070be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c2:	6999      	ldr	r1, [r3, #24]
 80070c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c8:	681a      	ldr	r2, [r3, #0]
 80070ca:	ea40 0301 	orr.w	r3, r0, r1
 80070ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80070d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070d4:	681a      	ldr	r2, [r3, #0]
 80070d6:	4b8f      	ldr	r3, [pc, #572]	@ (8007314 <UART_SetConfig+0x2cc>)
 80070d8:	429a      	cmp	r2, r3
 80070da:	d005      	beq.n	80070e8 <UART_SetConfig+0xa0>
 80070dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070e0:	681a      	ldr	r2, [r3, #0]
 80070e2:	4b8d      	ldr	r3, [pc, #564]	@ (8007318 <UART_SetConfig+0x2d0>)
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d104      	bne.n	80070f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80070e8:	f7ff f988 	bl	80063fc <HAL_RCC_GetPCLK2Freq>
 80070ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80070f0:	e003      	b.n	80070fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80070f2:	f7ff f96f 	bl	80063d4 <HAL_RCC_GetPCLK1Freq>
 80070f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80070fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070fe:	69db      	ldr	r3, [r3, #28]
 8007100:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007104:	f040 810c 	bne.w	8007320 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007108:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800710c:	2200      	movs	r2, #0
 800710e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007112:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007116:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800711a:	4622      	mov	r2, r4
 800711c:	462b      	mov	r3, r5
 800711e:	1891      	adds	r1, r2, r2
 8007120:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007122:	415b      	adcs	r3, r3
 8007124:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007126:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800712a:	4621      	mov	r1, r4
 800712c:	eb12 0801 	adds.w	r8, r2, r1
 8007130:	4629      	mov	r1, r5
 8007132:	eb43 0901 	adc.w	r9, r3, r1
 8007136:	f04f 0200 	mov.w	r2, #0
 800713a:	f04f 0300 	mov.w	r3, #0
 800713e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007142:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007146:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800714a:	4690      	mov	r8, r2
 800714c:	4699      	mov	r9, r3
 800714e:	4623      	mov	r3, r4
 8007150:	eb18 0303 	adds.w	r3, r8, r3
 8007154:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007158:	462b      	mov	r3, r5
 800715a:	eb49 0303 	adc.w	r3, r9, r3
 800715e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	2200      	movs	r2, #0
 800716a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800716e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007172:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007176:	460b      	mov	r3, r1
 8007178:	18db      	adds	r3, r3, r3
 800717a:	653b      	str	r3, [r7, #80]	@ 0x50
 800717c:	4613      	mov	r3, r2
 800717e:	eb42 0303 	adc.w	r3, r2, r3
 8007182:	657b      	str	r3, [r7, #84]	@ 0x54
 8007184:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007188:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800718c:	f7f9 fd64 	bl	8000c58 <__aeabi_uldivmod>
 8007190:	4602      	mov	r2, r0
 8007192:	460b      	mov	r3, r1
 8007194:	4b61      	ldr	r3, [pc, #388]	@ (800731c <UART_SetConfig+0x2d4>)
 8007196:	fba3 2302 	umull	r2, r3, r3, r2
 800719a:	095b      	lsrs	r3, r3, #5
 800719c:	011c      	lsls	r4, r3, #4
 800719e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80071a2:	2200      	movs	r2, #0
 80071a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80071a8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80071ac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80071b0:	4642      	mov	r2, r8
 80071b2:	464b      	mov	r3, r9
 80071b4:	1891      	adds	r1, r2, r2
 80071b6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80071b8:	415b      	adcs	r3, r3
 80071ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071bc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80071c0:	4641      	mov	r1, r8
 80071c2:	eb12 0a01 	adds.w	sl, r2, r1
 80071c6:	4649      	mov	r1, r9
 80071c8:	eb43 0b01 	adc.w	fp, r3, r1
 80071cc:	f04f 0200 	mov.w	r2, #0
 80071d0:	f04f 0300 	mov.w	r3, #0
 80071d4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80071d8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80071dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80071e0:	4692      	mov	sl, r2
 80071e2:	469b      	mov	fp, r3
 80071e4:	4643      	mov	r3, r8
 80071e6:	eb1a 0303 	adds.w	r3, sl, r3
 80071ea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80071ee:	464b      	mov	r3, r9
 80071f0:	eb4b 0303 	adc.w	r3, fp, r3
 80071f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80071f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007204:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007208:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800720c:	460b      	mov	r3, r1
 800720e:	18db      	adds	r3, r3, r3
 8007210:	643b      	str	r3, [r7, #64]	@ 0x40
 8007212:	4613      	mov	r3, r2
 8007214:	eb42 0303 	adc.w	r3, r2, r3
 8007218:	647b      	str	r3, [r7, #68]	@ 0x44
 800721a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800721e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007222:	f7f9 fd19 	bl	8000c58 <__aeabi_uldivmod>
 8007226:	4602      	mov	r2, r0
 8007228:	460b      	mov	r3, r1
 800722a:	4611      	mov	r1, r2
 800722c:	4b3b      	ldr	r3, [pc, #236]	@ (800731c <UART_SetConfig+0x2d4>)
 800722e:	fba3 2301 	umull	r2, r3, r3, r1
 8007232:	095b      	lsrs	r3, r3, #5
 8007234:	2264      	movs	r2, #100	@ 0x64
 8007236:	fb02 f303 	mul.w	r3, r2, r3
 800723a:	1acb      	subs	r3, r1, r3
 800723c:	00db      	lsls	r3, r3, #3
 800723e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007242:	4b36      	ldr	r3, [pc, #216]	@ (800731c <UART_SetConfig+0x2d4>)
 8007244:	fba3 2302 	umull	r2, r3, r3, r2
 8007248:	095b      	lsrs	r3, r3, #5
 800724a:	005b      	lsls	r3, r3, #1
 800724c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007250:	441c      	add	r4, r3
 8007252:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007256:	2200      	movs	r2, #0
 8007258:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800725c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007260:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007264:	4642      	mov	r2, r8
 8007266:	464b      	mov	r3, r9
 8007268:	1891      	adds	r1, r2, r2
 800726a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800726c:	415b      	adcs	r3, r3
 800726e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007270:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007274:	4641      	mov	r1, r8
 8007276:	1851      	adds	r1, r2, r1
 8007278:	6339      	str	r1, [r7, #48]	@ 0x30
 800727a:	4649      	mov	r1, r9
 800727c:	414b      	adcs	r3, r1
 800727e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007280:	f04f 0200 	mov.w	r2, #0
 8007284:	f04f 0300 	mov.w	r3, #0
 8007288:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800728c:	4659      	mov	r1, fp
 800728e:	00cb      	lsls	r3, r1, #3
 8007290:	4651      	mov	r1, sl
 8007292:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007296:	4651      	mov	r1, sl
 8007298:	00ca      	lsls	r2, r1, #3
 800729a:	4610      	mov	r0, r2
 800729c:	4619      	mov	r1, r3
 800729e:	4603      	mov	r3, r0
 80072a0:	4642      	mov	r2, r8
 80072a2:	189b      	adds	r3, r3, r2
 80072a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80072a8:	464b      	mov	r3, r9
 80072aa:	460a      	mov	r2, r1
 80072ac:	eb42 0303 	adc.w	r3, r2, r3
 80072b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80072b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80072c0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80072c4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80072c8:	460b      	mov	r3, r1
 80072ca:	18db      	adds	r3, r3, r3
 80072cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80072ce:	4613      	mov	r3, r2
 80072d0:	eb42 0303 	adc.w	r3, r2, r3
 80072d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072d6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80072da:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80072de:	f7f9 fcbb 	bl	8000c58 <__aeabi_uldivmod>
 80072e2:	4602      	mov	r2, r0
 80072e4:	460b      	mov	r3, r1
 80072e6:	4b0d      	ldr	r3, [pc, #52]	@ (800731c <UART_SetConfig+0x2d4>)
 80072e8:	fba3 1302 	umull	r1, r3, r3, r2
 80072ec:	095b      	lsrs	r3, r3, #5
 80072ee:	2164      	movs	r1, #100	@ 0x64
 80072f0:	fb01 f303 	mul.w	r3, r1, r3
 80072f4:	1ad3      	subs	r3, r2, r3
 80072f6:	00db      	lsls	r3, r3, #3
 80072f8:	3332      	adds	r3, #50	@ 0x32
 80072fa:	4a08      	ldr	r2, [pc, #32]	@ (800731c <UART_SetConfig+0x2d4>)
 80072fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007300:	095b      	lsrs	r3, r3, #5
 8007302:	f003 0207 	and.w	r2, r3, #7
 8007306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4422      	add	r2, r4
 800730e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007310:	e106      	b.n	8007520 <UART_SetConfig+0x4d8>
 8007312:	bf00      	nop
 8007314:	40011000 	.word	0x40011000
 8007318:	40011400 	.word	0x40011400
 800731c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007320:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007324:	2200      	movs	r2, #0
 8007326:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800732a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800732e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007332:	4642      	mov	r2, r8
 8007334:	464b      	mov	r3, r9
 8007336:	1891      	adds	r1, r2, r2
 8007338:	6239      	str	r1, [r7, #32]
 800733a:	415b      	adcs	r3, r3
 800733c:	627b      	str	r3, [r7, #36]	@ 0x24
 800733e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007342:	4641      	mov	r1, r8
 8007344:	1854      	adds	r4, r2, r1
 8007346:	4649      	mov	r1, r9
 8007348:	eb43 0501 	adc.w	r5, r3, r1
 800734c:	f04f 0200 	mov.w	r2, #0
 8007350:	f04f 0300 	mov.w	r3, #0
 8007354:	00eb      	lsls	r3, r5, #3
 8007356:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800735a:	00e2      	lsls	r2, r4, #3
 800735c:	4614      	mov	r4, r2
 800735e:	461d      	mov	r5, r3
 8007360:	4643      	mov	r3, r8
 8007362:	18e3      	adds	r3, r4, r3
 8007364:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007368:	464b      	mov	r3, r9
 800736a:	eb45 0303 	adc.w	r3, r5, r3
 800736e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	2200      	movs	r2, #0
 800737a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800737e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007382:	f04f 0200 	mov.w	r2, #0
 8007386:	f04f 0300 	mov.w	r3, #0
 800738a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800738e:	4629      	mov	r1, r5
 8007390:	008b      	lsls	r3, r1, #2
 8007392:	4621      	mov	r1, r4
 8007394:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007398:	4621      	mov	r1, r4
 800739a:	008a      	lsls	r2, r1, #2
 800739c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80073a0:	f7f9 fc5a 	bl	8000c58 <__aeabi_uldivmod>
 80073a4:	4602      	mov	r2, r0
 80073a6:	460b      	mov	r3, r1
 80073a8:	4b60      	ldr	r3, [pc, #384]	@ (800752c <UART_SetConfig+0x4e4>)
 80073aa:	fba3 2302 	umull	r2, r3, r3, r2
 80073ae:	095b      	lsrs	r3, r3, #5
 80073b0:	011c      	lsls	r4, r3, #4
 80073b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80073b6:	2200      	movs	r2, #0
 80073b8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80073bc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80073c0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80073c4:	4642      	mov	r2, r8
 80073c6:	464b      	mov	r3, r9
 80073c8:	1891      	adds	r1, r2, r2
 80073ca:	61b9      	str	r1, [r7, #24]
 80073cc:	415b      	adcs	r3, r3
 80073ce:	61fb      	str	r3, [r7, #28]
 80073d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80073d4:	4641      	mov	r1, r8
 80073d6:	1851      	adds	r1, r2, r1
 80073d8:	6139      	str	r1, [r7, #16]
 80073da:	4649      	mov	r1, r9
 80073dc:	414b      	adcs	r3, r1
 80073de:	617b      	str	r3, [r7, #20]
 80073e0:	f04f 0200 	mov.w	r2, #0
 80073e4:	f04f 0300 	mov.w	r3, #0
 80073e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80073ec:	4659      	mov	r1, fp
 80073ee:	00cb      	lsls	r3, r1, #3
 80073f0:	4651      	mov	r1, sl
 80073f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80073f6:	4651      	mov	r1, sl
 80073f8:	00ca      	lsls	r2, r1, #3
 80073fa:	4610      	mov	r0, r2
 80073fc:	4619      	mov	r1, r3
 80073fe:	4603      	mov	r3, r0
 8007400:	4642      	mov	r2, r8
 8007402:	189b      	adds	r3, r3, r2
 8007404:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007408:	464b      	mov	r3, r9
 800740a:	460a      	mov	r2, r1
 800740c:	eb42 0303 	adc.w	r3, r2, r3
 8007410:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	2200      	movs	r2, #0
 800741c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800741e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007420:	f04f 0200 	mov.w	r2, #0
 8007424:	f04f 0300 	mov.w	r3, #0
 8007428:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800742c:	4649      	mov	r1, r9
 800742e:	008b      	lsls	r3, r1, #2
 8007430:	4641      	mov	r1, r8
 8007432:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007436:	4641      	mov	r1, r8
 8007438:	008a      	lsls	r2, r1, #2
 800743a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800743e:	f7f9 fc0b 	bl	8000c58 <__aeabi_uldivmod>
 8007442:	4602      	mov	r2, r0
 8007444:	460b      	mov	r3, r1
 8007446:	4611      	mov	r1, r2
 8007448:	4b38      	ldr	r3, [pc, #224]	@ (800752c <UART_SetConfig+0x4e4>)
 800744a:	fba3 2301 	umull	r2, r3, r3, r1
 800744e:	095b      	lsrs	r3, r3, #5
 8007450:	2264      	movs	r2, #100	@ 0x64
 8007452:	fb02 f303 	mul.w	r3, r2, r3
 8007456:	1acb      	subs	r3, r1, r3
 8007458:	011b      	lsls	r3, r3, #4
 800745a:	3332      	adds	r3, #50	@ 0x32
 800745c:	4a33      	ldr	r2, [pc, #204]	@ (800752c <UART_SetConfig+0x4e4>)
 800745e:	fba2 2303 	umull	r2, r3, r2, r3
 8007462:	095b      	lsrs	r3, r3, #5
 8007464:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007468:	441c      	add	r4, r3
 800746a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800746e:	2200      	movs	r2, #0
 8007470:	673b      	str	r3, [r7, #112]	@ 0x70
 8007472:	677a      	str	r2, [r7, #116]	@ 0x74
 8007474:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007478:	4642      	mov	r2, r8
 800747a:	464b      	mov	r3, r9
 800747c:	1891      	adds	r1, r2, r2
 800747e:	60b9      	str	r1, [r7, #8]
 8007480:	415b      	adcs	r3, r3
 8007482:	60fb      	str	r3, [r7, #12]
 8007484:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007488:	4641      	mov	r1, r8
 800748a:	1851      	adds	r1, r2, r1
 800748c:	6039      	str	r1, [r7, #0]
 800748e:	4649      	mov	r1, r9
 8007490:	414b      	adcs	r3, r1
 8007492:	607b      	str	r3, [r7, #4]
 8007494:	f04f 0200 	mov.w	r2, #0
 8007498:	f04f 0300 	mov.w	r3, #0
 800749c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80074a0:	4659      	mov	r1, fp
 80074a2:	00cb      	lsls	r3, r1, #3
 80074a4:	4651      	mov	r1, sl
 80074a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074aa:	4651      	mov	r1, sl
 80074ac:	00ca      	lsls	r2, r1, #3
 80074ae:	4610      	mov	r0, r2
 80074b0:	4619      	mov	r1, r3
 80074b2:	4603      	mov	r3, r0
 80074b4:	4642      	mov	r2, r8
 80074b6:	189b      	adds	r3, r3, r2
 80074b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80074ba:	464b      	mov	r3, r9
 80074bc:	460a      	mov	r2, r1
 80074be:	eb42 0303 	adc.w	r3, r2, r3
 80074c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80074c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074c8:	685b      	ldr	r3, [r3, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	663b      	str	r3, [r7, #96]	@ 0x60
 80074ce:	667a      	str	r2, [r7, #100]	@ 0x64
 80074d0:	f04f 0200 	mov.w	r2, #0
 80074d4:	f04f 0300 	mov.w	r3, #0
 80074d8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80074dc:	4649      	mov	r1, r9
 80074de:	008b      	lsls	r3, r1, #2
 80074e0:	4641      	mov	r1, r8
 80074e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80074e6:	4641      	mov	r1, r8
 80074e8:	008a      	lsls	r2, r1, #2
 80074ea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80074ee:	f7f9 fbb3 	bl	8000c58 <__aeabi_uldivmod>
 80074f2:	4602      	mov	r2, r0
 80074f4:	460b      	mov	r3, r1
 80074f6:	4b0d      	ldr	r3, [pc, #52]	@ (800752c <UART_SetConfig+0x4e4>)
 80074f8:	fba3 1302 	umull	r1, r3, r3, r2
 80074fc:	095b      	lsrs	r3, r3, #5
 80074fe:	2164      	movs	r1, #100	@ 0x64
 8007500:	fb01 f303 	mul.w	r3, r1, r3
 8007504:	1ad3      	subs	r3, r2, r3
 8007506:	011b      	lsls	r3, r3, #4
 8007508:	3332      	adds	r3, #50	@ 0x32
 800750a:	4a08      	ldr	r2, [pc, #32]	@ (800752c <UART_SetConfig+0x4e4>)
 800750c:	fba2 2303 	umull	r2, r3, r2, r3
 8007510:	095b      	lsrs	r3, r3, #5
 8007512:	f003 020f 	and.w	r2, r3, #15
 8007516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4422      	add	r2, r4
 800751e:	609a      	str	r2, [r3, #8]
}
 8007520:	bf00      	nop
 8007522:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007526:	46bd      	mov	sp, r7
 8007528:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800752c:	51eb851f 	.word	0x51eb851f

08007530 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007530:	b084      	sub	sp, #16
 8007532:	b580      	push	{r7, lr}
 8007534:	b084      	sub	sp, #16
 8007536:	af00      	add	r7, sp, #0
 8007538:	6078      	str	r0, [r7, #4]
 800753a:	f107 001c 	add.w	r0, r7, #28
 800753e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007542:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007546:	2b01      	cmp	r3, #1
 8007548:	d123      	bne.n	8007592 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800754e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	68db      	ldr	r3, [r3, #12]
 800755a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800755e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007562:	687a      	ldr	r2, [r7, #4]
 8007564:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007572:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007576:	2b01      	cmp	r3, #1
 8007578:	d105      	bne.n	8007586 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f001 fae2 	bl	8008b50 <USB_CoreReset>
 800758c:	4603      	mov	r3, r0
 800758e:	73fb      	strb	r3, [r7, #15]
 8007590:	e01b      	b.n	80075ca <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f001 fad6 	bl	8008b50 <USB_CoreReset>
 80075a4:	4603      	mov	r3, r0
 80075a6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80075a8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d106      	bne.n	80075be <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075b4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80075bc:	e005      	b.n	80075ca <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80075ca:	7fbb      	ldrb	r3, [r7, #30]
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d10b      	bne.n	80075e8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	689b      	ldr	r3, [r3, #8]
 80075d4:	f043 0206 	orr.w	r2, r3, #6
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	f043 0220 	orr.w	r2, r3, #32
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80075e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80075ea:	4618      	mov	r0, r3
 80075ec:	3710      	adds	r7, #16
 80075ee:	46bd      	mov	sp, r7
 80075f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80075f4:	b004      	add	sp, #16
 80075f6:	4770      	bx	lr

080075f8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b087      	sub	sp, #28
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	60f8      	str	r0, [r7, #12]
 8007600:	60b9      	str	r1, [r7, #8]
 8007602:	4613      	mov	r3, r2
 8007604:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007606:	79fb      	ldrb	r3, [r7, #7]
 8007608:	2b02      	cmp	r3, #2
 800760a:	d165      	bne.n	80076d8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	4a41      	ldr	r2, [pc, #260]	@ (8007714 <USB_SetTurnaroundTime+0x11c>)
 8007610:	4293      	cmp	r3, r2
 8007612:	d906      	bls.n	8007622 <USB_SetTurnaroundTime+0x2a>
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	4a40      	ldr	r2, [pc, #256]	@ (8007718 <USB_SetTurnaroundTime+0x120>)
 8007618:	4293      	cmp	r3, r2
 800761a:	d202      	bcs.n	8007622 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800761c:	230f      	movs	r3, #15
 800761e:	617b      	str	r3, [r7, #20]
 8007620:	e062      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007622:	68bb      	ldr	r3, [r7, #8]
 8007624:	4a3c      	ldr	r2, [pc, #240]	@ (8007718 <USB_SetTurnaroundTime+0x120>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d306      	bcc.n	8007638 <USB_SetTurnaroundTime+0x40>
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	4a3b      	ldr	r2, [pc, #236]	@ (800771c <USB_SetTurnaroundTime+0x124>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d202      	bcs.n	8007638 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007632:	230e      	movs	r3, #14
 8007634:	617b      	str	r3, [r7, #20]
 8007636:	e057      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	4a38      	ldr	r2, [pc, #224]	@ (800771c <USB_SetTurnaroundTime+0x124>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d306      	bcc.n	800764e <USB_SetTurnaroundTime+0x56>
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	4a37      	ldr	r2, [pc, #220]	@ (8007720 <USB_SetTurnaroundTime+0x128>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d202      	bcs.n	800764e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007648:	230d      	movs	r3, #13
 800764a:	617b      	str	r3, [r7, #20]
 800764c:	e04c      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	4a33      	ldr	r2, [pc, #204]	@ (8007720 <USB_SetTurnaroundTime+0x128>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d306      	bcc.n	8007664 <USB_SetTurnaroundTime+0x6c>
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	4a32      	ldr	r2, [pc, #200]	@ (8007724 <USB_SetTurnaroundTime+0x12c>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d802      	bhi.n	8007664 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800765e:	230c      	movs	r3, #12
 8007660:	617b      	str	r3, [r7, #20]
 8007662:	e041      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	4a2f      	ldr	r2, [pc, #188]	@ (8007724 <USB_SetTurnaroundTime+0x12c>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d906      	bls.n	800767a <USB_SetTurnaroundTime+0x82>
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	4a2e      	ldr	r2, [pc, #184]	@ (8007728 <USB_SetTurnaroundTime+0x130>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d802      	bhi.n	800767a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007674:	230b      	movs	r3, #11
 8007676:	617b      	str	r3, [r7, #20]
 8007678:	e036      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	4a2a      	ldr	r2, [pc, #168]	@ (8007728 <USB_SetTurnaroundTime+0x130>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d906      	bls.n	8007690 <USB_SetTurnaroundTime+0x98>
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	4a29      	ldr	r2, [pc, #164]	@ (800772c <USB_SetTurnaroundTime+0x134>)
 8007686:	4293      	cmp	r3, r2
 8007688:	d802      	bhi.n	8007690 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800768a:	230a      	movs	r3, #10
 800768c:	617b      	str	r3, [r7, #20]
 800768e:	e02b      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	4a26      	ldr	r2, [pc, #152]	@ (800772c <USB_SetTurnaroundTime+0x134>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d906      	bls.n	80076a6 <USB_SetTurnaroundTime+0xae>
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	4a25      	ldr	r2, [pc, #148]	@ (8007730 <USB_SetTurnaroundTime+0x138>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d202      	bcs.n	80076a6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80076a0:	2309      	movs	r3, #9
 80076a2:	617b      	str	r3, [r7, #20]
 80076a4:	e020      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	4a21      	ldr	r2, [pc, #132]	@ (8007730 <USB_SetTurnaroundTime+0x138>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d306      	bcc.n	80076bc <USB_SetTurnaroundTime+0xc4>
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	4a20      	ldr	r2, [pc, #128]	@ (8007734 <USB_SetTurnaroundTime+0x13c>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d802      	bhi.n	80076bc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80076b6:	2308      	movs	r3, #8
 80076b8:	617b      	str	r3, [r7, #20]
 80076ba:	e015      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80076bc:	68bb      	ldr	r3, [r7, #8]
 80076be:	4a1d      	ldr	r2, [pc, #116]	@ (8007734 <USB_SetTurnaroundTime+0x13c>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d906      	bls.n	80076d2 <USB_SetTurnaroundTime+0xda>
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	4a1c      	ldr	r2, [pc, #112]	@ (8007738 <USB_SetTurnaroundTime+0x140>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d202      	bcs.n	80076d2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80076cc:	2307      	movs	r3, #7
 80076ce:	617b      	str	r3, [r7, #20]
 80076d0:	e00a      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80076d2:	2306      	movs	r3, #6
 80076d4:	617b      	str	r3, [r7, #20]
 80076d6:	e007      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80076d8:	79fb      	ldrb	r3, [r7, #7]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d102      	bne.n	80076e4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80076de:	2309      	movs	r3, #9
 80076e0:	617b      	str	r3, [r7, #20]
 80076e2:	e001      	b.n	80076e8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80076e4:	2309      	movs	r3, #9
 80076e6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	68db      	ldr	r3, [r3, #12]
 80076ec:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	68da      	ldr	r2, [r3, #12]
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	029b      	lsls	r3, r3, #10
 80076fc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007700:	431a      	orrs	r2, r3
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007706:	2300      	movs	r3, #0
}
 8007708:	4618      	mov	r0, r3
 800770a:	371c      	adds	r7, #28
 800770c:	46bd      	mov	sp, r7
 800770e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007712:	4770      	bx	lr
 8007714:	00d8acbf 	.word	0x00d8acbf
 8007718:	00e4e1c0 	.word	0x00e4e1c0
 800771c:	00f42400 	.word	0x00f42400
 8007720:	01067380 	.word	0x01067380
 8007724:	011a499f 	.word	0x011a499f
 8007728:	01312cff 	.word	0x01312cff
 800772c:	014ca43f 	.word	0x014ca43f
 8007730:	016e3600 	.word	0x016e3600
 8007734:	01a6ab1f 	.word	0x01a6ab1f
 8007738:	01e84800 	.word	0x01e84800

0800773c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	f043 0201 	orr.w	r2, r3, #1
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007750:	2300      	movs	r3, #0
}
 8007752:	4618      	mov	r0, r3
 8007754:	370c      	adds	r7, #12
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr

0800775e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800775e:	b480      	push	{r7}
 8007760:	b083      	sub	sp, #12
 8007762:	af00      	add	r7, sp, #0
 8007764:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	f023 0201 	bic.w	r2, r3, #1
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007772:	2300      	movs	r3, #0
}
 8007774:	4618      	mov	r0, r3
 8007776:	370c      	adds	r7, #12
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	460b      	mov	r3, r1
 800778a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800778c:	2300      	movs	r3, #0
 800778e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800779c:	78fb      	ldrb	r3, [r7, #3]
 800779e:	2b01      	cmp	r3, #1
 80077a0:	d115      	bne.n	80077ce <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80077ae:	200a      	movs	r0, #10
 80077b0:	f7fb f942 	bl	8002a38 <HAL_Delay>
      ms += 10U;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	330a      	adds	r3, #10
 80077b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f001 f939 	bl	8008a32 <USB_GetMode>
 80077c0:	4603      	mov	r3, r0
 80077c2:	2b01      	cmp	r3, #1
 80077c4:	d01e      	beq.n	8007804 <USB_SetCurrentMode+0x84>
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2bc7      	cmp	r3, #199	@ 0xc7
 80077ca:	d9f0      	bls.n	80077ae <USB_SetCurrentMode+0x2e>
 80077cc:	e01a      	b.n	8007804 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80077ce:	78fb      	ldrb	r3, [r7, #3]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d115      	bne.n	8007800 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80077e0:	200a      	movs	r0, #10
 80077e2:	f7fb f929 	bl	8002a38 <HAL_Delay>
      ms += 10U;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	330a      	adds	r3, #10
 80077ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80077ec:	6878      	ldr	r0, [r7, #4]
 80077ee:	f001 f920 	bl	8008a32 <USB_GetMode>
 80077f2:	4603      	mov	r3, r0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d005      	beq.n	8007804 <USB_SetCurrentMode+0x84>
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2bc7      	cmp	r3, #199	@ 0xc7
 80077fc:	d9f0      	bls.n	80077e0 <USB_SetCurrentMode+0x60>
 80077fe:	e001      	b.n	8007804 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007800:	2301      	movs	r3, #1
 8007802:	e005      	b.n	8007810 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2bc8      	cmp	r3, #200	@ 0xc8
 8007808:	d101      	bne.n	800780e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800780a:	2301      	movs	r3, #1
 800780c:	e000      	b.n	8007810 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800780e:	2300      	movs	r3, #0
}
 8007810:	4618      	mov	r0, r3
 8007812:	3710      	adds	r7, #16
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007818:	b084      	sub	sp, #16
 800781a:	b580      	push	{r7, lr}
 800781c:	b086      	sub	sp, #24
 800781e:	af00      	add	r7, sp, #0
 8007820:	6078      	str	r0, [r7, #4]
 8007822:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007826:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800782a:	2300      	movs	r3, #0
 800782c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007832:	2300      	movs	r3, #0
 8007834:	613b      	str	r3, [r7, #16]
 8007836:	e009      	b.n	800784c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	693b      	ldr	r3, [r7, #16]
 800783c:	3340      	adds	r3, #64	@ 0x40
 800783e:	009b      	lsls	r3, r3, #2
 8007840:	4413      	add	r3, r2
 8007842:	2200      	movs	r2, #0
 8007844:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	3301      	adds	r3, #1
 800784a:	613b      	str	r3, [r7, #16]
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	2b0e      	cmp	r3, #14
 8007850:	d9f2      	bls.n	8007838 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007852:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007856:	2b00      	cmp	r3, #0
 8007858:	d11c      	bne.n	8007894 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007860:	685b      	ldr	r3, [r3, #4]
 8007862:	68fa      	ldr	r2, [r7, #12]
 8007864:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007868:	f043 0302 	orr.w	r3, r3, #2
 800786c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007872:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800787e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800788a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	639a      	str	r2, [r3, #56]	@ 0x38
 8007892:	e00b      	b.n	80078ac <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007898:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078a4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80078b2:	461a      	mov	r2, r3
 80078b4:	2300      	movs	r3, #0
 80078b6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80078b8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d10d      	bne.n	80078dc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80078c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d104      	bne.n	80078d2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80078c8:	2100      	movs	r1, #0
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f968 	bl	8007ba0 <USB_SetDevSpeed>
 80078d0:	e008      	b.n	80078e4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80078d2:	2101      	movs	r1, #1
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 f963 	bl	8007ba0 <USB_SetDevSpeed>
 80078da:	e003      	b.n	80078e4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80078dc:	2103      	movs	r1, #3
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 f95e 	bl	8007ba0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80078e4:	2110      	movs	r1, #16
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 f8fa 	bl	8007ae0 <USB_FlushTxFifo>
 80078ec:	4603      	mov	r3, r0
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d001      	beq.n	80078f6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f924 	bl	8007b44 <USB_FlushRxFifo>
 80078fc:	4603      	mov	r3, r0
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d001      	beq.n	8007906 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007902:	2301      	movs	r3, #1
 8007904:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800790c:	461a      	mov	r2, r3
 800790e:	2300      	movs	r3, #0
 8007910:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007918:	461a      	mov	r2, r3
 800791a:	2300      	movs	r3, #0
 800791c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007924:	461a      	mov	r2, r3
 8007926:	2300      	movs	r3, #0
 8007928:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800792a:	2300      	movs	r3, #0
 800792c:	613b      	str	r3, [r7, #16]
 800792e:	e043      	b.n	80079b8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007930:	693b      	ldr	r3, [r7, #16]
 8007932:	015a      	lsls	r2, r3, #5
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	4413      	add	r3, r2
 8007938:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007942:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007946:	d118      	bne.n	800797a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10a      	bne.n	8007964 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	015a      	lsls	r2, r3, #5
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	4413      	add	r3, r2
 8007956:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800795a:	461a      	mov	r2, r3
 800795c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007960:	6013      	str	r3, [r2, #0]
 8007962:	e013      	b.n	800798c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	015a      	lsls	r2, r3, #5
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	4413      	add	r3, r2
 800796c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007970:	461a      	mov	r2, r3
 8007972:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007976:	6013      	str	r3, [r2, #0]
 8007978:	e008      	b.n	800798c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	015a      	lsls	r2, r3, #5
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	4413      	add	r3, r2
 8007982:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007986:	461a      	mov	r2, r3
 8007988:	2300      	movs	r3, #0
 800798a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	015a      	lsls	r2, r3, #5
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	4413      	add	r3, r2
 8007994:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007998:	461a      	mov	r2, r3
 800799a:	2300      	movs	r3, #0
 800799c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	015a      	lsls	r2, r3, #5
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	4413      	add	r3, r2
 80079a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079aa:	461a      	mov	r2, r3
 80079ac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80079b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	3301      	adds	r3, #1
 80079b6:	613b      	str	r3, [r7, #16]
 80079b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80079bc:	461a      	mov	r2, r3
 80079be:	693b      	ldr	r3, [r7, #16]
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d3b5      	bcc.n	8007930 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079c4:	2300      	movs	r3, #0
 80079c6:	613b      	str	r3, [r7, #16]
 80079c8:	e043      	b.n	8007a52 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	015a      	lsls	r2, r3, #5
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	4413      	add	r3, r2
 80079d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80079dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80079e0:	d118      	bne.n	8007a14 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d10a      	bne.n	80079fe <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	015a      	lsls	r2, r3, #5
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	4413      	add	r3, r2
 80079f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079f4:	461a      	mov	r2, r3
 80079f6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80079fa:	6013      	str	r3, [r2, #0]
 80079fc:	e013      	b.n	8007a26 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80079fe:	693b      	ldr	r3, [r7, #16]
 8007a00:	015a      	lsls	r2, r3, #5
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	4413      	add	r3, r2
 8007a06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007a10:	6013      	str	r3, [r2, #0]
 8007a12:	e008      	b.n	8007a26 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	015a      	lsls	r2, r3, #5
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	4413      	add	r3, r2
 8007a1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a20:	461a      	mov	r2, r3
 8007a22:	2300      	movs	r3, #0
 8007a24:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	015a      	lsls	r2, r3, #5
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a32:	461a      	mov	r2, r3
 8007a34:	2300      	movs	r3, #0
 8007a36:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	015a      	lsls	r2, r3, #5
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	4413      	add	r3, r2
 8007a40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007a44:	461a      	mov	r2, r3
 8007a46:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007a4a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	613b      	str	r3, [r7, #16]
 8007a52:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007a56:	461a      	mov	r2, r3
 8007a58:	693b      	ldr	r3, [r7, #16]
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d3b5      	bcc.n	80079ca <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a64:	691b      	ldr	r3, [r3, #16]
 8007a66:	68fa      	ldr	r2, [r7, #12]
 8007a68:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007a6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a70:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2200      	movs	r2, #0
 8007a76:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007a7e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007a80:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d105      	bne.n	8007a94 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	699b      	ldr	r3, [r3, #24]
 8007a8c:	f043 0210 	orr.w	r2, r3, #16
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	699a      	ldr	r2, [r3, #24]
 8007a98:	4b10      	ldr	r3, [pc, #64]	@ (8007adc <USB_DevInit+0x2c4>)
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007aa0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d005      	beq.n	8007ab4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	699b      	ldr	r3, [r3, #24]
 8007aac:	f043 0208 	orr.w	r2, r3, #8
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007ab4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d107      	bne.n	8007acc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	699b      	ldr	r3, [r3, #24]
 8007ac0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ac4:	f043 0304 	orr.w	r3, r3, #4
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007acc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3718      	adds	r7, #24
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ad8:	b004      	add	sp, #16
 8007ada:	4770      	bx	lr
 8007adc:	803c3800 	.word	0x803c3800

08007ae0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b085      	sub	sp, #20
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007aea:	2300      	movs	r3, #0
 8007aec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	3301      	adds	r3, #1
 8007af2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007afa:	d901      	bls.n	8007b00 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007afc:	2303      	movs	r3, #3
 8007afe:	e01b      	b.n	8007b38 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	691b      	ldr	r3, [r3, #16]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	daf2      	bge.n	8007aee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	019b      	lsls	r3, r3, #6
 8007b10:	f043 0220 	orr.w	r2, r3, #32
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b24:	d901      	bls.n	8007b2a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007b26:	2303      	movs	r3, #3
 8007b28:	e006      	b.n	8007b38 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	691b      	ldr	r3, [r3, #16]
 8007b2e:	f003 0320 	and.w	r3, r3, #32
 8007b32:	2b20      	cmp	r3, #32
 8007b34:	d0f0      	beq.n	8007b18 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007b36:	2300      	movs	r3, #0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3714      	adds	r7, #20
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr

08007b44 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	3301      	adds	r3, #1
 8007b54:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b5c:	d901      	bls.n	8007b62 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e018      	b.n	8007b94 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	691b      	ldr	r3, [r3, #16]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	daf2      	bge.n	8007b50 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2210      	movs	r2, #16
 8007b72:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	3301      	adds	r3, #1
 8007b78:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007b80:	d901      	bls.n	8007b86 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007b82:	2303      	movs	r3, #3
 8007b84:	e006      	b.n	8007b94 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	691b      	ldr	r3, [r3, #16]
 8007b8a:	f003 0310 	and.w	r3, r3, #16
 8007b8e:	2b10      	cmp	r3, #16
 8007b90:	d0f0      	beq.n	8007b74 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3714      	adds	r7, #20
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr

08007ba0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b085      	sub	sp, #20
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	6078      	str	r0, [r7, #4]
 8007ba8:	460b      	mov	r3, r1
 8007baa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	78fb      	ldrb	r3, [r7, #3]
 8007bba:	68f9      	ldr	r1, [r7, #12]
 8007bbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007bc0:	4313      	orrs	r3, r2
 8007bc2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007bc4:	2300      	movs	r3, #0
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3714      	adds	r7, #20
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd0:	4770      	bx	lr

08007bd2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007bd2:	b480      	push	{r7}
 8007bd4:	b087      	sub	sp, #28
 8007bd6:	af00      	add	r7, sp, #0
 8007bd8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007be4:	689b      	ldr	r3, [r3, #8]
 8007be6:	f003 0306 	and.w	r3, r3, #6
 8007bea:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d102      	bne.n	8007bf8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	75fb      	strb	r3, [r7, #23]
 8007bf6:	e00a      	b.n	8007c0e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d002      	beq.n	8007c04 <USB_GetDevSpeed+0x32>
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2b06      	cmp	r3, #6
 8007c02:	d102      	bne.n	8007c0a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007c04:	2302      	movs	r3, #2
 8007c06:	75fb      	strb	r3, [r7, #23]
 8007c08:	e001      	b.n	8007c0e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007c0a:	230f      	movs	r3, #15
 8007c0c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007c0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	371c      	adds	r7, #28
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr

08007c1c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b085      	sub	sp, #20
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
 8007c24:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	781b      	ldrb	r3, [r3, #0]
 8007c2e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	785b      	ldrb	r3, [r3, #1]
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d13a      	bne.n	8007cae <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c3e:	69da      	ldr	r2, [r3, #28]
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	781b      	ldrb	r3, [r3, #0]
 8007c44:	f003 030f 	and.w	r3, r3, #15
 8007c48:	2101      	movs	r1, #1
 8007c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	68f9      	ldr	r1, [r7, #12]
 8007c52:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007c56:	4313      	orrs	r3, r2
 8007c58:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	015a      	lsls	r2, r3, #5
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	4413      	add	r3, r2
 8007c62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d155      	bne.n	8007d1c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c70:	68bb      	ldr	r3, [r7, #8]
 8007c72:	015a      	lsls	r2, r3, #5
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	4413      	add	r3, r2
 8007c78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c7c:	681a      	ldr	r2, [r3, #0]
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	791b      	ldrb	r3, [r3, #4]
 8007c8a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c8c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	059b      	lsls	r3, r3, #22
 8007c92:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c94:	4313      	orrs	r3, r2
 8007c96:	68ba      	ldr	r2, [r7, #8]
 8007c98:	0151      	lsls	r1, r2, #5
 8007c9a:	68fa      	ldr	r2, [r7, #12]
 8007c9c:	440a      	add	r2, r1
 8007c9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ca2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ca6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007caa:	6013      	str	r3, [r2, #0]
 8007cac:	e036      	b.n	8007d1c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cb4:	69da      	ldr	r2, [r3, #28]
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	f003 030f 	and.w	r3, r3, #15
 8007cbe:	2101      	movs	r1, #1
 8007cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8007cc4:	041b      	lsls	r3, r3, #16
 8007cc6:	68f9      	ldr	r1, [r7, #12]
 8007cc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	015a      	lsls	r2, r3, #5
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d11a      	bne.n	8007d1c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	015a      	lsls	r2, r3, #5
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	4413      	add	r3, r2
 8007cee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	689b      	ldr	r3, [r3, #8]
 8007cf8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	791b      	ldrb	r3, [r3, #4]
 8007d00:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007d02:	430b      	orrs	r3, r1
 8007d04:	4313      	orrs	r3, r2
 8007d06:	68ba      	ldr	r2, [r7, #8]
 8007d08:	0151      	lsls	r1, r2, #5
 8007d0a:	68fa      	ldr	r2, [r7, #12]
 8007d0c:	440a      	add	r2, r1
 8007d0e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007d1a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007d1c:	2300      	movs	r3, #0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3714      	adds	r7, #20
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr
	...

08007d2c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d2c:	b480      	push	{r7}
 8007d2e:	b085      	sub	sp, #20
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	781b      	ldrb	r3, [r3, #0]
 8007d3e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	785b      	ldrb	r3, [r3, #1]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d161      	bne.n	8007e0c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	015a      	lsls	r2, r3, #5
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	4413      	add	r3, r2
 8007d50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d5a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d5e:	d11f      	bne.n	8007da0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	015a      	lsls	r2, r3, #5
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	4413      	add	r3, r2
 8007d68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	68ba      	ldr	r2, [r7, #8]
 8007d70:	0151      	lsls	r1, r2, #5
 8007d72:	68fa      	ldr	r2, [r7, #12]
 8007d74:	440a      	add	r2, r1
 8007d76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d7a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007d7e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	015a      	lsls	r2, r3, #5
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	4413      	add	r3, r2
 8007d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	68ba      	ldr	r2, [r7, #8]
 8007d90:	0151      	lsls	r1, r2, #5
 8007d92:	68fa      	ldr	r2, [r7, #12]
 8007d94:	440a      	add	r2, r1
 8007d96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d9a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007d9e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007da6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	f003 030f 	and.w	r3, r3, #15
 8007db0:	2101      	movs	r1, #1
 8007db2:	fa01 f303 	lsl.w	r3, r1, r3
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	43db      	mvns	r3, r3
 8007dba:	68f9      	ldr	r1, [r7, #12]
 8007dbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007dc0:	4013      	ands	r3, r2
 8007dc2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dca:	69da      	ldr	r2, [r3, #28]
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	781b      	ldrb	r3, [r3, #0]
 8007dd0:	f003 030f 	and.w	r3, r3, #15
 8007dd4:	2101      	movs	r1, #1
 8007dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	43db      	mvns	r3, r3
 8007dde:	68f9      	ldr	r1, [r7, #12]
 8007de0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007de4:	4013      	ands	r3, r2
 8007de6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007de8:	68bb      	ldr	r3, [r7, #8]
 8007dea:	015a      	lsls	r2, r3, #5
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	4413      	add	r3, r2
 8007df0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	0159      	lsls	r1, r3, #5
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	440b      	add	r3, r1
 8007dfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e02:	4619      	mov	r1, r3
 8007e04:	4b35      	ldr	r3, [pc, #212]	@ (8007edc <USB_DeactivateEndpoint+0x1b0>)
 8007e06:	4013      	ands	r3, r2
 8007e08:	600b      	str	r3, [r1, #0]
 8007e0a:	e060      	b.n	8007ece <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	015a      	lsls	r2, r3, #5
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	4413      	add	r3, r2
 8007e14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e22:	d11f      	bne.n	8007e64 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	015a      	lsls	r2, r3, #5
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	4413      	add	r3, r2
 8007e2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	68ba      	ldr	r2, [r7, #8]
 8007e34:	0151      	lsls	r1, r2, #5
 8007e36:	68fa      	ldr	r2, [r7, #12]
 8007e38:	440a      	add	r2, r1
 8007e3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e3e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007e42:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	015a      	lsls	r2, r3, #5
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	4413      	add	r3, r2
 8007e4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68ba      	ldr	r2, [r7, #8]
 8007e54:	0151      	lsls	r1, r2, #5
 8007e56:	68fa      	ldr	r2, [r7, #12]
 8007e58:	440a      	add	r2, r1
 8007e5a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e5e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e62:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e6a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	781b      	ldrb	r3, [r3, #0]
 8007e70:	f003 030f 	and.w	r3, r3, #15
 8007e74:	2101      	movs	r1, #1
 8007e76:	fa01 f303 	lsl.w	r3, r1, r3
 8007e7a:	041b      	lsls	r3, r3, #16
 8007e7c:	43db      	mvns	r3, r3
 8007e7e:	68f9      	ldr	r1, [r7, #12]
 8007e80:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e84:	4013      	ands	r3, r2
 8007e86:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e8e:	69da      	ldr	r2, [r3, #28]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	f003 030f 	and.w	r3, r3, #15
 8007e98:	2101      	movs	r1, #1
 8007e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e9e:	041b      	lsls	r3, r3, #16
 8007ea0:	43db      	mvns	r3, r3
 8007ea2:	68f9      	ldr	r1, [r7, #12]
 8007ea4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007ea8:	4013      	ands	r3, r2
 8007eaa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	015a      	lsls	r2, r3, #5
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	4413      	add	r3, r2
 8007eb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007eb8:	681a      	ldr	r2, [r3, #0]
 8007eba:	68bb      	ldr	r3, [r7, #8]
 8007ebc:	0159      	lsls	r1, r3, #5
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	440b      	add	r3, r1
 8007ec2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	4b05      	ldr	r3, [pc, #20]	@ (8007ee0 <USB_DeactivateEndpoint+0x1b4>)
 8007eca:	4013      	ands	r3, r2
 8007ecc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007ece:	2300      	movs	r3, #0
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3714      	adds	r7, #20
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eda:	4770      	bx	lr
 8007edc:	ec337800 	.word	0xec337800
 8007ee0:	eff37800 	.word	0xeff37800

08007ee4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007ee4:	b580      	push	{r7, lr}
 8007ee6:	b08a      	sub	sp, #40	@ 0x28
 8007ee8:	af02      	add	r7, sp, #8
 8007eea:	60f8      	str	r0, [r7, #12]
 8007eec:	60b9      	str	r1, [r7, #8]
 8007eee:	4613      	mov	r3, r2
 8007ef0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007efc:	68bb      	ldr	r3, [r7, #8]
 8007efe:	785b      	ldrb	r3, [r3, #1]
 8007f00:	2b01      	cmp	r3, #1
 8007f02:	f040 817a 	bne.w	80081fa <USB_EPStartXfer+0x316>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	691b      	ldr	r3, [r3, #16]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d132      	bne.n	8007f74 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f0e:	69bb      	ldr	r3, [r7, #24]
 8007f10:	015a      	lsls	r2, r3, #5
 8007f12:	69fb      	ldr	r3, [r7, #28]
 8007f14:	4413      	add	r3, r2
 8007f16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f1a:	691b      	ldr	r3, [r3, #16]
 8007f1c:	69ba      	ldr	r2, [r7, #24]
 8007f1e:	0151      	lsls	r1, r2, #5
 8007f20:	69fa      	ldr	r2, [r7, #28]
 8007f22:	440a      	add	r2, r1
 8007f24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f28:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007f2c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007f30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007f32:	69bb      	ldr	r3, [r7, #24]
 8007f34:	015a      	lsls	r2, r3, #5
 8007f36:	69fb      	ldr	r3, [r7, #28]
 8007f38:	4413      	add	r3, r2
 8007f3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f3e:	691b      	ldr	r3, [r3, #16]
 8007f40:	69ba      	ldr	r2, [r7, #24]
 8007f42:	0151      	lsls	r1, r2, #5
 8007f44:	69fa      	ldr	r2, [r7, #28]
 8007f46:	440a      	add	r2, r1
 8007f48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f4c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007f50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f52:	69bb      	ldr	r3, [r7, #24]
 8007f54:	015a      	lsls	r2, r3, #5
 8007f56:	69fb      	ldr	r3, [r7, #28]
 8007f58:	4413      	add	r3, r2
 8007f5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f5e:	691b      	ldr	r3, [r3, #16]
 8007f60:	69ba      	ldr	r2, [r7, #24]
 8007f62:	0151      	lsls	r1, r2, #5
 8007f64:	69fa      	ldr	r2, [r7, #28]
 8007f66:	440a      	add	r2, r1
 8007f68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f6c:	0cdb      	lsrs	r3, r3, #19
 8007f6e:	04db      	lsls	r3, r3, #19
 8007f70:	6113      	str	r3, [r2, #16]
 8007f72:	e092      	b.n	800809a <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f74:	69bb      	ldr	r3, [r7, #24]
 8007f76:	015a      	lsls	r2, r3, #5
 8007f78:	69fb      	ldr	r3, [r7, #28]
 8007f7a:	4413      	add	r3, r2
 8007f7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f80:	691b      	ldr	r3, [r3, #16]
 8007f82:	69ba      	ldr	r2, [r7, #24]
 8007f84:	0151      	lsls	r1, r2, #5
 8007f86:	69fa      	ldr	r2, [r7, #28]
 8007f88:	440a      	add	r2, r1
 8007f8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007f8e:	0cdb      	lsrs	r3, r3, #19
 8007f90:	04db      	lsls	r3, r3, #19
 8007f92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f94:	69bb      	ldr	r3, [r7, #24]
 8007f96:	015a      	lsls	r2, r3, #5
 8007f98:	69fb      	ldr	r3, [r7, #28]
 8007f9a:	4413      	add	r3, r2
 8007f9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fa0:	691b      	ldr	r3, [r3, #16]
 8007fa2:	69ba      	ldr	r2, [r7, #24]
 8007fa4:	0151      	lsls	r1, r2, #5
 8007fa6:	69fa      	ldr	r2, [r7, #28]
 8007fa8:	440a      	add	r2, r1
 8007faa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fae:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007fb2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007fb6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d11a      	bne.n	8007ff4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	691a      	ldr	r2, [r3, #16]
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	689b      	ldr	r3, [r3, #8]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d903      	bls.n	8007fd2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	689a      	ldr	r2, [r3, #8]
 8007fce:	68bb      	ldr	r3, [r7, #8]
 8007fd0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007fd2:	69bb      	ldr	r3, [r7, #24]
 8007fd4:	015a      	lsls	r2, r3, #5
 8007fd6:	69fb      	ldr	r3, [r7, #28]
 8007fd8:	4413      	add	r3, r2
 8007fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fde:	691b      	ldr	r3, [r3, #16]
 8007fe0:	69ba      	ldr	r2, [r7, #24]
 8007fe2:	0151      	lsls	r1, r2, #5
 8007fe4:	69fa      	ldr	r2, [r7, #28]
 8007fe6:	440a      	add	r2, r1
 8007fe8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007fec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ff0:	6113      	str	r3, [r2, #16]
 8007ff2:	e01b      	b.n	800802c <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007ff4:	69bb      	ldr	r3, [r7, #24]
 8007ff6:	015a      	lsls	r2, r3, #5
 8007ff8:	69fb      	ldr	r3, [r7, #28]
 8007ffa:	4413      	add	r3, r2
 8007ffc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008000:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	6919      	ldr	r1, [r3, #16]
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	440b      	add	r3, r1
 800800c:	1e59      	subs	r1, r3, #1
 800800e:	68bb      	ldr	r3, [r7, #8]
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	fbb1 f3f3 	udiv	r3, r1, r3
 8008016:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008018:	4ba2      	ldr	r3, [pc, #648]	@ (80082a4 <USB_EPStartXfer+0x3c0>)
 800801a:	400b      	ands	r3, r1
 800801c:	69b9      	ldr	r1, [r7, #24]
 800801e:	0148      	lsls	r0, r1, #5
 8008020:	69f9      	ldr	r1, [r7, #28]
 8008022:	4401      	add	r1, r0
 8008024:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008028:	4313      	orrs	r3, r2
 800802a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800802c:	69bb      	ldr	r3, [r7, #24]
 800802e:	015a      	lsls	r2, r3, #5
 8008030:	69fb      	ldr	r3, [r7, #28]
 8008032:	4413      	add	r3, r2
 8008034:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008038:	691a      	ldr	r2, [r3, #16]
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	691b      	ldr	r3, [r3, #16]
 800803e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008042:	69b9      	ldr	r1, [r7, #24]
 8008044:	0148      	lsls	r0, r1, #5
 8008046:	69f9      	ldr	r1, [r7, #28]
 8008048:	4401      	add	r1, r0
 800804a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800804e:	4313      	orrs	r3, r2
 8008050:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	791b      	ldrb	r3, [r3, #4]
 8008056:	2b01      	cmp	r3, #1
 8008058:	d11f      	bne.n	800809a <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800805a:	69bb      	ldr	r3, [r7, #24]
 800805c:	015a      	lsls	r2, r3, #5
 800805e:	69fb      	ldr	r3, [r7, #28]
 8008060:	4413      	add	r3, r2
 8008062:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008066:	691b      	ldr	r3, [r3, #16]
 8008068:	69ba      	ldr	r2, [r7, #24]
 800806a:	0151      	lsls	r1, r2, #5
 800806c:	69fa      	ldr	r2, [r7, #28]
 800806e:	440a      	add	r2, r1
 8008070:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008074:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008078:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800807a:	69bb      	ldr	r3, [r7, #24]
 800807c:	015a      	lsls	r2, r3, #5
 800807e:	69fb      	ldr	r3, [r7, #28]
 8008080:	4413      	add	r3, r2
 8008082:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008086:	691b      	ldr	r3, [r3, #16]
 8008088:	69ba      	ldr	r2, [r7, #24]
 800808a:	0151      	lsls	r1, r2, #5
 800808c:	69fa      	ldr	r2, [r7, #28]
 800808e:	440a      	add	r2, r1
 8008090:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008094:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008098:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800809a:	79fb      	ldrb	r3, [r7, #7]
 800809c:	2b01      	cmp	r3, #1
 800809e:	d14b      	bne.n	8008138 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	69db      	ldr	r3, [r3, #28]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d009      	beq.n	80080bc <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	015a      	lsls	r2, r3, #5
 80080ac:	69fb      	ldr	r3, [r7, #28]
 80080ae:	4413      	add	r3, r2
 80080b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080b4:	461a      	mov	r2, r3
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	69db      	ldr	r3, [r3, #28]
 80080ba:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	791b      	ldrb	r3, [r3, #4]
 80080c0:	2b01      	cmp	r3, #1
 80080c2:	d128      	bne.n	8008116 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80080c4:	69fb      	ldr	r3, [r7, #28]
 80080c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d110      	bne.n	80080f6 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	015a      	lsls	r2, r3, #5
 80080d8:	69fb      	ldr	r3, [r7, #28]
 80080da:	4413      	add	r3, r2
 80080dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	69ba      	ldr	r2, [r7, #24]
 80080e4:	0151      	lsls	r1, r2, #5
 80080e6:	69fa      	ldr	r2, [r7, #28]
 80080e8:	440a      	add	r2, r1
 80080ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080ee:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80080f2:	6013      	str	r3, [r2, #0]
 80080f4:	e00f      	b.n	8008116 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80080f6:	69bb      	ldr	r3, [r7, #24]
 80080f8:	015a      	lsls	r2, r3, #5
 80080fa:	69fb      	ldr	r3, [r7, #28]
 80080fc:	4413      	add	r3, r2
 80080fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	69ba      	ldr	r2, [r7, #24]
 8008106:	0151      	lsls	r1, r2, #5
 8008108:	69fa      	ldr	r2, [r7, #28]
 800810a:	440a      	add	r2, r1
 800810c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008110:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008114:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	015a      	lsls	r2, r3, #5
 800811a:	69fb      	ldr	r3, [r7, #28]
 800811c:	4413      	add	r3, r2
 800811e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	69ba      	ldr	r2, [r7, #24]
 8008126:	0151      	lsls	r1, r2, #5
 8008128:	69fa      	ldr	r2, [r7, #28]
 800812a:	440a      	add	r2, r1
 800812c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008130:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008134:	6013      	str	r3, [r2, #0]
 8008136:	e165      	b.n	8008404 <USB_EPStartXfer+0x520>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008138:	69bb      	ldr	r3, [r7, #24]
 800813a:	015a      	lsls	r2, r3, #5
 800813c:	69fb      	ldr	r3, [r7, #28]
 800813e:	4413      	add	r3, r2
 8008140:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	69ba      	ldr	r2, [r7, #24]
 8008148:	0151      	lsls	r1, r2, #5
 800814a:	69fa      	ldr	r2, [r7, #28]
 800814c:	440a      	add	r2, r1
 800814e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008152:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008156:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	791b      	ldrb	r3, [r3, #4]
 800815c:	2b01      	cmp	r3, #1
 800815e:	d015      	beq.n	800818c <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	2b00      	cmp	r3, #0
 8008166:	f000 814d 	beq.w	8008404 <USB_EPStartXfer+0x520>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800816a:	69fb      	ldr	r3, [r7, #28]
 800816c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008170:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	f003 030f 	and.w	r3, r3, #15
 800817a:	2101      	movs	r1, #1
 800817c:	fa01 f303 	lsl.w	r3, r1, r3
 8008180:	69f9      	ldr	r1, [r7, #28]
 8008182:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008186:	4313      	orrs	r3, r2
 8008188:	634b      	str	r3, [r1, #52]	@ 0x34
 800818a:	e13b      	b.n	8008404 <USB_EPStartXfer+0x520>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800818c:	69fb      	ldr	r3, [r7, #28]
 800818e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008198:	2b00      	cmp	r3, #0
 800819a:	d110      	bne.n	80081be <USB_EPStartXfer+0x2da>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800819c:	69bb      	ldr	r3, [r7, #24]
 800819e:	015a      	lsls	r2, r3, #5
 80081a0:	69fb      	ldr	r3, [r7, #28]
 80081a2:	4413      	add	r3, r2
 80081a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	69ba      	ldr	r2, [r7, #24]
 80081ac:	0151      	lsls	r1, r2, #5
 80081ae:	69fa      	ldr	r2, [r7, #28]
 80081b0:	440a      	add	r2, r1
 80081b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081b6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80081ba:	6013      	str	r3, [r2, #0]
 80081bc:	e00f      	b.n	80081de <USB_EPStartXfer+0x2fa>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80081be:	69bb      	ldr	r3, [r7, #24]
 80081c0:	015a      	lsls	r2, r3, #5
 80081c2:	69fb      	ldr	r3, [r7, #28]
 80081c4:	4413      	add	r3, r2
 80081c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	69ba      	ldr	r2, [r7, #24]
 80081ce:	0151      	lsls	r1, r2, #5
 80081d0:	69fa      	ldr	r2, [r7, #28]
 80081d2:	440a      	add	r2, r1
 80081d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081dc:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	68d9      	ldr	r1, [r3, #12]
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	781a      	ldrb	r2, [r3, #0]
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	b298      	uxth	r0, r3
 80081ec:	79fb      	ldrb	r3, [r7, #7]
 80081ee:	9300      	str	r3, [sp, #0]
 80081f0:	4603      	mov	r3, r0
 80081f2:	68f8      	ldr	r0, [r7, #12]
 80081f4:	f000 f9b8 	bl	8008568 <USB_WritePacket>
 80081f8:	e104      	b.n	8008404 <USB_EPStartXfer+0x520>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80081fa:	69bb      	ldr	r3, [r7, #24]
 80081fc:	015a      	lsls	r2, r3, #5
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	4413      	add	r3, r2
 8008202:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008206:	691b      	ldr	r3, [r3, #16]
 8008208:	69ba      	ldr	r2, [r7, #24]
 800820a:	0151      	lsls	r1, r2, #5
 800820c:	69fa      	ldr	r2, [r7, #28]
 800820e:	440a      	add	r2, r1
 8008210:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008214:	0cdb      	lsrs	r3, r3, #19
 8008216:	04db      	lsls	r3, r3, #19
 8008218:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800821a:	69bb      	ldr	r3, [r7, #24]
 800821c:	015a      	lsls	r2, r3, #5
 800821e:	69fb      	ldr	r3, [r7, #28]
 8008220:	4413      	add	r3, r2
 8008222:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008226:	691b      	ldr	r3, [r3, #16]
 8008228:	69ba      	ldr	r2, [r7, #24]
 800822a:	0151      	lsls	r1, r2, #5
 800822c:	69fa      	ldr	r2, [r7, #28]
 800822e:	440a      	add	r2, r1
 8008230:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008234:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008238:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800823c:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800823e:	69bb      	ldr	r3, [r7, #24]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d131      	bne.n	80082a8 <USB_EPStartXfer+0x3c4>
    {
      if (ep->xfer_len > 0U)
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	691b      	ldr	r3, [r3, #16]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d003      	beq.n	8008254 <USB_EPStartXfer+0x370>
      {
        ep->xfer_len = ep->maxpacket;
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	689a      	ldr	r2, [r3, #8]
 8008250:	68bb      	ldr	r3, [r7, #8]
 8008252:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	689a      	ldr	r2, [r3, #8]
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800825c:	69bb      	ldr	r3, [r7, #24]
 800825e:	015a      	lsls	r2, r3, #5
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	4413      	add	r3, r2
 8008264:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008268:	691a      	ldr	r2, [r3, #16]
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	6a1b      	ldr	r3, [r3, #32]
 800826e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008272:	69b9      	ldr	r1, [r7, #24]
 8008274:	0148      	lsls	r0, r1, #5
 8008276:	69f9      	ldr	r1, [r7, #28]
 8008278:	4401      	add	r1, r0
 800827a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800827e:	4313      	orrs	r3, r2
 8008280:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008282:	69bb      	ldr	r3, [r7, #24]
 8008284:	015a      	lsls	r2, r3, #5
 8008286:	69fb      	ldr	r3, [r7, #28]
 8008288:	4413      	add	r3, r2
 800828a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800828e:	691b      	ldr	r3, [r3, #16]
 8008290:	69ba      	ldr	r2, [r7, #24]
 8008292:	0151      	lsls	r1, r2, #5
 8008294:	69fa      	ldr	r2, [r7, #28]
 8008296:	440a      	add	r2, r1
 8008298:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800829c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80082a0:	6113      	str	r3, [r2, #16]
 80082a2:	e061      	b.n	8008368 <USB_EPStartXfer+0x484>
 80082a4:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	691b      	ldr	r3, [r3, #16]
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d123      	bne.n	80082f8 <USB_EPStartXfer+0x414>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80082b0:	69bb      	ldr	r3, [r7, #24]
 80082b2:	015a      	lsls	r2, r3, #5
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	4413      	add	r3, r2
 80082b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082bc:	691a      	ldr	r2, [r3, #16]
 80082be:	68bb      	ldr	r3, [r7, #8]
 80082c0:	689b      	ldr	r3, [r3, #8]
 80082c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082c6:	69b9      	ldr	r1, [r7, #24]
 80082c8:	0148      	lsls	r0, r1, #5
 80082ca:	69f9      	ldr	r1, [r7, #28]
 80082cc:	4401      	add	r1, r0
 80082ce:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80082d2:	4313      	orrs	r3, r2
 80082d4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80082d6:	69bb      	ldr	r3, [r7, #24]
 80082d8:	015a      	lsls	r2, r3, #5
 80082da:	69fb      	ldr	r3, [r7, #28]
 80082dc:	4413      	add	r3, r2
 80082de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082e2:	691b      	ldr	r3, [r3, #16]
 80082e4:	69ba      	ldr	r2, [r7, #24]
 80082e6:	0151      	lsls	r1, r2, #5
 80082e8:	69fa      	ldr	r2, [r7, #28]
 80082ea:	440a      	add	r2, r1
 80082ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80082f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80082f4:	6113      	str	r3, [r2, #16]
 80082f6:	e037      	b.n	8008368 <USB_EPStartXfer+0x484>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	691a      	ldr	r2, [r3, #16]
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	689b      	ldr	r3, [r3, #8]
 8008300:	4413      	add	r3, r2
 8008302:	1e5a      	subs	r2, r3, #1
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	689b      	ldr	r3, [r3, #8]
 8008308:	fbb2 f3f3 	udiv	r3, r2, r3
 800830c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800830e:	68bb      	ldr	r3, [r7, #8]
 8008310:	689b      	ldr	r3, [r3, #8]
 8008312:	8afa      	ldrh	r2, [r7, #22]
 8008314:	fb03 f202 	mul.w	r2, r3, r2
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800831c:	69bb      	ldr	r3, [r7, #24]
 800831e:	015a      	lsls	r2, r3, #5
 8008320:	69fb      	ldr	r3, [r7, #28]
 8008322:	4413      	add	r3, r2
 8008324:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008328:	691a      	ldr	r2, [r3, #16]
 800832a:	8afb      	ldrh	r3, [r7, #22]
 800832c:	04d9      	lsls	r1, r3, #19
 800832e:	4b38      	ldr	r3, [pc, #224]	@ (8008410 <USB_EPStartXfer+0x52c>)
 8008330:	400b      	ands	r3, r1
 8008332:	69b9      	ldr	r1, [r7, #24]
 8008334:	0148      	lsls	r0, r1, #5
 8008336:	69f9      	ldr	r1, [r7, #28]
 8008338:	4401      	add	r1, r0
 800833a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800833e:	4313      	orrs	r3, r2
 8008340:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	015a      	lsls	r2, r3, #5
 8008346:	69fb      	ldr	r3, [r7, #28]
 8008348:	4413      	add	r3, r2
 800834a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800834e:	691a      	ldr	r2, [r3, #16]
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	6a1b      	ldr	r3, [r3, #32]
 8008354:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008358:	69b9      	ldr	r1, [r7, #24]
 800835a:	0148      	lsls	r0, r1, #5
 800835c:	69f9      	ldr	r1, [r7, #28]
 800835e:	4401      	add	r1, r0
 8008360:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008364:	4313      	orrs	r3, r2
 8008366:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8008368:	79fb      	ldrb	r3, [r7, #7]
 800836a:	2b01      	cmp	r3, #1
 800836c:	d10d      	bne.n	800838a <USB_EPStartXfer+0x4a6>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	68db      	ldr	r3, [r3, #12]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d009      	beq.n	800838a <USB_EPStartXfer+0x4a6>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	68d9      	ldr	r1, [r3, #12]
 800837a:	69bb      	ldr	r3, [r7, #24]
 800837c:	015a      	lsls	r2, r3, #5
 800837e:	69fb      	ldr	r3, [r7, #28]
 8008380:	4413      	add	r3, r2
 8008382:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008386:	460a      	mov	r2, r1
 8008388:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	791b      	ldrb	r3, [r3, #4]
 800838e:	2b01      	cmp	r3, #1
 8008390:	d128      	bne.n	80083e4 <USB_EPStartXfer+0x500>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008392:	69fb      	ldr	r3, [r7, #28]
 8008394:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d110      	bne.n	80083c4 <USB_EPStartXfer+0x4e0>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80083a2:	69bb      	ldr	r3, [r7, #24]
 80083a4:	015a      	lsls	r2, r3, #5
 80083a6:	69fb      	ldr	r3, [r7, #28]
 80083a8:	4413      	add	r3, r2
 80083aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	69ba      	ldr	r2, [r7, #24]
 80083b2:	0151      	lsls	r1, r2, #5
 80083b4:	69fa      	ldr	r2, [r7, #28]
 80083b6:	440a      	add	r2, r1
 80083b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083bc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80083c0:	6013      	str	r3, [r2, #0]
 80083c2:	e00f      	b.n	80083e4 <USB_EPStartXfer+0x500>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80083c4:	69bb      	ldr	r3, [r7, #24]
 80083c6:	015a      	lsls	r2, r3, #5
 80083c8:	69fb      	ldr	r3, [r7, #28]
 80083ca:	4413      	add	r3, r2
 80083cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	69ba      	ldr	r2, [r7, #24]
 80083d4:	0151      	lsls	r1, r2, #5
 80083d6:	69fa      	ldr	r2, [r7, #28]
 80083d8:	440a      	add	r2, r1
 80083da:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083e2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80083e4:	69bb      	ldr	r3, [r7, #24]
 80083e6:	015a      	lsls	r2, r3, #5
 80083e8:	69fb      	ldr	r3, [r7, #28]
 80083ea:	4413      	add	r3, r2
 80083ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	69ba      	ldr	r2, [r7, #24]
 80083f4:	0151      	lsls	r1, r2, #5
 80083f6:	69fa      	ldr	r2, [r7, #28]
 80083f8:	440a      	add	r2, r1
 80083fa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80083fe:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008402:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008404:	2300      	movs	r3, #0
}
 8008406:	4618      	mov	r0, r3
 8008408:	3720      	adds	r7, #32
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}
 800840e:	bf00      	nop
 8008410:	1ff80000 	.word	0x1ff80000

08008414 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008414:	b480      	push	{r7}
 8008416:	b087      	sub	sp, #28
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
 800841c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800841e:	2300      	movs	r3, #0
 8008420:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008422:	2300      	movs	r3, #0
 8008424:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	785b      	ldrb	r3, [r3, #1]
 800842e:	2b01      	cmp	r3, #1
 8008430:	d14a      	bne.n	80084c8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	015a      	lsls	r2, r3, #5
 8008438:	693b      	ldr	r3, [r7, #16]
 800843a:	4413      	add	r3, r2
 800843c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008446:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800844a:	f040 8086 	bne.w	800855a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	015a      	lsls	r2, r3, #5
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	4413      	add	r3, r2
 8008458:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	683a      	ldr	r2, [r7, #0]
 8008460:	7812      	ldrb	r2, [r2, #0]
 8008462:	0151      	lsls	r1, r2, #5
 8008464:	693a      	ldr	r2, [r7, #16]
 8008466:	440a      	add	r2, r1
 8008468:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800846c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008470:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	015a      	lsls	r2, r3, #5
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	4413      	add	r3, r2
 800847c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	683a      	ldr	r2, [r7, #0]
 8008484:	7812      	ldrb	r2, [r2, #0]
 8008486:	0151      	lsls	r1, r2, #5
 8008488:	693a      	ldr	r2, [r7, #16]
 800848a:	440a      	add	r2, r1
 800848c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008490:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008494:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	3301      	adds	r3, #1
 800849a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f242 7210 	movw	r2, #10000	@ 0x2710
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d902      	bls.n	80084ac <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80084a6:	2301      	movs	r3, #1
 80084a8:	75fb      	strb	r3, [r7, #23]
          break;
 80084aa:	e056      	b.n	800855a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	781b      	ldrb	r3, [r3, #0]
 80084b0:	015a      	lsls	r2, r3, #5
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	4413      	add	r3, r2
 80084b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084c4:	d0e7      	beq.n	8008496 <USB_EPStopXfer+0x82>
 80084c6:	e048      	b.n	800855a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	015a      	lsls	r2, r3, #5
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	4413      	add	r3, r2
 80084d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084e0:	d13b      	bne.n	800855a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	015a      	lsls	r2, r3, #5
 80084e8:	693b      	ldr	r3, [r7, #16]
 80084ea:	4413      	add	r3, r2
 80084ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	683a      	ldr	r2, [r7, #0]
 80084f4:	7812      	ldrb	r2, [r2, #0]
 80084f6:	0151      	lsls	r1, r2, #5
 80084f8:	693a      	ldr	r2, [r7, #16]
 80084fa:	440a      	add	r2, r1
 80084fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008500:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008504:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	781b      	ldrb	r3, [r3, #0]
 800850a:	015a      	lsls	r2, r3, #5
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	4413      	add	r3, r2
 8008510:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	683a      	ldr	r2, [r7, #0]
 8008518:	7812      	ldrb	r2, [r2, #0]
 800851a:	0151      	lsls	r1, r2, #5
 800851c:	693a      	ldr	r2, [r7, #16]
 800851e:	440a      	add	r2, r1
 8008520:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008524:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008528:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	3301      	adds	r3, #1
 800852e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008536:	4293      	cmp	r3, r2
 8008538:	d902      	bls.n	8008540 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	75fb      	strb	r3, [r7, #23]
          break;
 800853e:	e00c      	b.n	800855a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	015a      	lsls	r2, r3, #5
 8008546:	693b      	ldr	r3, [r7, #16]
 8008548:	4413      	add	r3, r2
 800854a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008554:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008558:	d0e7      	beq.n	800852a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800855a:	7dfb      	ldrb	r3, [r7, #23]
}
 800855c:	4618      	mov	r0, r3
 800855e:	371c      	adds	r7, #28
 8008560:	46bd      	mov	sp, r7
 8008562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008566:	4770      	bx	lr

08008568 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008568:	b480      	push	{r7}
 800856a:	b089      	sub	sp, #36	@ 0x24
 800856c:	af00      	add	r7, sp, #0
 800856e:	60f8      	str	r0, [r7, #12]
 8008570:	60b9      	str	r1, [r7, #8]
 8008572:	4611      	mov	r1, r2
 8008574:	461a      	mov	r2, r3
 8008576:	460b      	mov	r3, r1
 8008578:	71fb      	strb	r3, [r7, #7]
 800857a:	4613      	mov	r3, r2
 800857c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008582:	68bb      	ldr	r3, [r7, #8]
 8008584:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008586:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800858a:	2b00      	cmp	r3, #0
 800858c:	d123      	bne.n	80085d6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800858e:	88bb      	ldrh	r3, [r7, #4]
 8008590:	3303      	adds	r3, #3
 8008592:	089b      	lsrs	r3, r3, #2
 8008594:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008596:	2300      	movs	r3, #0
 8008598:	61bb      	str	r3, [r7, #24]
 800859a:	e018      	b.n	80085ce <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800859c:	79fb      	ldrb	r3, [r7, #7]
 800859e:	031a      	lsls	r2, r3, #12
 80085a0:	697b      	ldr	r3, [r7, #20]
 80085a2:	4413      	add	r3, r2
 80085a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80085a8:	461a      	mov	r2, r3
 80085aa:	69fb      	ldr	r3, [r7, #28]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	6013      	str	r3, [r2, #0]
      pSrc++;
 80085b0:	69fb      	ldr	r3, [r7, #28]
 80085b2:	3301      	adds	r3, #1
 80085b4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085b6:	69fb      	ldr	r3, [r7, #28]
 80085b8:	3301      	adds	r3, #1
 80085ba:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085bc:	69fb      	ldr	r3, [r7, #28]
 80085be:	3301      	adds	r3, #1
 80085c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085c2:	69fb      	ldr	r3, [r7, #28]
 80085c4:	3301      	adds	r3, #1
 80085c6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80085c8:	69bb      	ldr	r3, [r7, #24]
 80085ca:	3301      	adds	r3, #1
 80085cc:	61bb      	str	r3, [r7, #24]
 80085ce:	69ba      	ldr	r2, [r7, #24]
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	429a      	cmp	r2, r3
 80085d4:	d3e2      	bcc.n	800859c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80085d6:	2300      	movs	r3, #0
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3724      	adds	r7, #36	@ 0x24
 80085dc:	46bd      	mov	sp, r7
 80085de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e2:	4770      	bx	lr

080085e4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80085e4:	b480      	push	{r7}
 80085e6:	b08b      	sub	sp, #44	@ 0x2c
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	60f8      	str	r0, [r7, #12]
 80085ec:	60b9      	str	r1, [r7, #8]
 80085ee:	4613      	mov	r3, r2
 80085f0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80085f6:	68bb      	ldr	r3, [r7, #8]
 80085f8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80085fa:	88fb      	ldrh	r3, [r7, #6]
 80085fc:	089b      	lsrs	r3, r3, #2
 80085fe:	b29b      	uxth	r3, r3
 8008600:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008602:	88fb      	ldrh	r3, [r7, #6]
 8008604:	f003 0303 	and.w	r3, r3, #3
 8008608:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800860a:	2300      	movs	r3, #0
 800860c:	623b      	str	r3, [r7, #32]
 800860e:	e014      	b.n	800863a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008610:	69bb      	ldr	r3, [r7, #24]
 8008612:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008616:	681a      	ldr	r2, [r3, #0]
 8008618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800861a:	601a      	str	r2, [r3, #0]
    pDest++;
 800861c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800861e:	3301      	adds	r3, #1
 8008620:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008624:	3301      	adds	r3, #1
 8008626:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800862a:	3301      	adds	r3, #1
 800862c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800862e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008630:	3301      	adds	r3, #1
 8008632:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008634:	6a3b      	ldr	r3, [r7, #32]
 8008636:	3301      	adds	r3, #1
 8008638:	623b      	str	r3, [r7, #32]
 800863a:	6a3a      	ldr	r2, [r7, #32]
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	429a      	cmp	r2, r3
 8008640:	d3e6      	bcc.n	8008610 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008642:	8bfb      	ldrh	r3, [r7, #30]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d01e      	beq.n	8008686 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008648:	2300      	movs	r3, #0
 800864a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800864c:	69bb      	ldr	r3, [r7, #24]
 800864e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008652:	461a      	mov	r2, r3
 8008654:	f107 0310 	add.w	r3, r7, #16
 8008658:	6812      	ldr	r2, [r2, #0]
 800865a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800865c:	693a      	ldr	r2, [r7, #16]
 800865e:	6a3b      	ldr	r3, [r7, #32]
 8008660:	b2db      	uxtb	r3, r3
 8008662:	00db      	lsls	r3, r3, #3
 8008664:	fa22 f303 	lsr.w	r3, r2, r3
 8008668:	b2da      	uxtb	r2, r3
 800866a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800866c:	701a      	strb	r2, [r3, #0]
      i++;
 800866e:	6a3b      	ldr	r3, [r7, #32]
 8008670:	3301      	adds	r3, #1
 8008672:	623b      	str	r3, [r7, #32]
      pDest++;
 8008674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008676:	3301      	adds	r3, #1
 8008678:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800867a:	8bfb      	ldrh	r3, [r7, #30]
 800867c:	3b01      	subs	r3, #1
 800867e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008680:	8bfb      	ldrh	r3, [r7, #30]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d1ea      	bne.n	800865c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008688:	4618      	mov	r0, r3
 800868a:	372c      	adds	r7, #44	@ 0x2c
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008694:	b480      	push	{r7}
 8008696:	b085      	sub	sp, #20
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	781b      	ldrb	r3, [r3, #0]
 80086a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	785b      	ldrb	r3, [r3, #1]
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d12c      	bne.n	800870a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	015a      	lsls	r2, r3, #5
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	4413      	add	r3, r2
 80086b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	db12      	blt.n	80086e8 <USB_EPSetStall+0x54>
 80086c2:	68bb      	ldr	r3, [r7, #8]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00f      	beq.n	80086e8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	015a      	lsls	r2, r3, #5
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	4413      	add	r3, r2
 80086d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	68ba      	ldr	r2, [r7, #8]
 80086d8:	0151      	lsls	r1, r2, #5
 80086da:	68fa      	ldr	r2, [r7, #12]
 80086dc:	440a      	add	r2, r1
 80086de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80086e6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	015a      	lsls	r2, r3, #5
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	4413      	add	r3, r2
 80086f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	68ba      	ldr	r2, [r7, #8]
 80086f8:	0151      	lsls	r1, r2, #5
 80086fa:	68fa      	ldr	r2, [r7, #12]
 80086fc:	440a      	add	r2, r1
 80086fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008702:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008706:	6013      	str	r3, [r2, #0]
 8008708:	e02b      	b.n	8008762 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800870a:	68bb      	ldr	r3, [r7, #8]
 800870c:	015a      	lsls	r2, r3, #5
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	4413      	add	r3, r2
 8008712:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	2b00      	cmp	r3, #0
 800871a:	db12      	blt.n	8008742 <USB_EPSetStall+0xae>
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d00f      	beq.n	8008742 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	015a      	lsls	r2, r3, #5
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	4413      	add	r3, r2
 800872a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	68ba      	ldr	r2, [r7, #8]
 8008732:	0151      	lsls	r1, r2, #5
 8008734:	68fa      	ldr	r2, [r7, #12]
 8008736:	440a      	add	r2, r1
 8008738:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800873c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008740:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	015a      	lsls	r2, r3, #5
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	4413      	add	r3, r2
 800874a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	68ba      	ldr	r2, [r7, #8]
 8008752:	0151      	lsls	r1, r2, #5
 8008754:	68fa      	ldr	r2, [r7, #12]
 8008756:	440a      	add	r2, r1
 8008758:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800875c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008760:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008762:	2300      	movs	r3, #0
}
 8008764:	4618      	mov	r0, r3
 8008766:	3714      	adds	r7, #20
 8008768:	46bd      	mov	sp, r7
 800876a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876e:	4770      	bx	lr

08008770 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008770:	b480      	push	{r7}
 8008772:	b085      	sub	sp, #20
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	785b      	ldrb	r3, [r3, #1]
 8008788:	2b01      	cmp	r3, #1
 800878a:	d128      	bne.n	80087de <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	015a      	lsls	r2, r3, #5
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	4413      	add	r3, r2
 8008794:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	68ba      	ldr	r2, [r7, #8]
 800879c:	0151      	lsls	r1, r2, #5
 800879e:	68fa      	ldr	r2, [r7, #12]
 80087a0:	440a      	add	r2, r1
 80087a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80087aa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	791b      	ldrb	r3, [r3, #4]
 80087b0:	2b03      	cmp	r3, #3
 80087b2:	d003      	beq.n	80087bc <USB_EPClearStall+0x4c>
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	791b      	ldrb	r3, [r3, #4]
 80087b8:	2b02      	cmp	r3, #2
 80087ba:	d138      	bne.n	800882e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	015a      	lsls	r2, r3, #5
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	4413      	add	r3, r2
 80087c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	68ba      	ldr	r2, [r7, #8]
 80087cc:	0151      	lsls	r1, r2, #5
 80087ce:	68fa      	ldr	r2, [r7, #12]
 80087d0:	440a      	add	r2, r1
 80087d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80087da:	6013      	str	r3, [r2, #0]
 80087dc:	e027      	b.n	800882e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	015a      	lsls	r2, r3, #5
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	4413      	add	r3, r2
 80087e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	68ba      	ldr	r2, [r7, #8]
 80087ee:	0151      	lsls	r1, r2, #5
 80087f0:	68fa      	ldr	r2, [r7, #12]
 80087f2:	440a      	add	r2, r1
 80087f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087f8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80087fc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	791b      	ldrb	r3, [r3, #4]
 8008802:	2b03      	cmp	r3, #3
 8008804:	d003      	beq.n	800880e <USB_EPClearStall+0x9e>
 8008806:	683b      	ldr	r3, [r7, #0]
 8008808:	791b      	ldrb	r3, [r3, #4]
 800880a:	2b02      	cmp	r3, #2
 800880c:	d10f      	bne.n	800882e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	015a      	lsls	r2, r3, #5
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	4413      	add	r3, r2
 8008816:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	68ba      	ldr	r2, [r7, #8]
 800881e:	0151      	lsls	r1, r2, #5
 8008820:	68fa      	ldr	r2, [r7, #12]
 8008822:	440a      	add	r2, r1
 8008824:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008828:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800882c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800882e:	2300      	movs	r3, #0
}
 8008830:	4618      	mov	r0, r3
 8008832:	3714      	adds	r7, #20
 8008834:	46bd      	mov	sp, r7
 8008836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883a:	4770      	bx	lr

0800883c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800883c:	b480      	push	{r7}
 800883e:	b085      	sub	sp, #20
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	460b      	mov	r3, r1
 8008846:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	68fa      	ldr	r2, [r7, #12]
 8008856:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800885a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800885e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	78fb      	ldrb	r3, [r7, #3]
 800886a:	011b      	lsls	r3, r3, #4
 800886c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008870:	68f9      	ldr	r1, [r7, #12]
 8008872:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008876:	4313      	orrs	r3, r2
 8008878:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800887a:	2300      	movs	r3, #0
}
 800887c:	4618      	mov	r0, r3
 800887e:	3714      	adds	r7, #20
 8008880:	46bd      	mov	sp, r7
 8008882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008886:	4770      	bx	lr

08008888 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008888:	b480      	push	{r7}
 800888a:	b085      	sub	sp, #20
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68fa      	ldr	r2, [r7, #12]
 800889e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80088a2:	f023 0303 	bic.w	r3, r3, #3
 80088a6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	68fa      	ldr	r2, [r7, #12]
 80088b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088b6:	f023 0302 	bic.w	r3, r3, #2
 80088ba:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80088bc:	2300      	movs	r3, #0
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3714      	adds	r7, #20
 80088c2:	46bd      	mov	sp, r7
 80088c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c8:	4770      	bx	lr

080088ca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80088ca:	b480      	push	{r7}
 80088cc:	b085      	sub	sp, #20
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	68fa      	ldr	r2, [r7, #12]
 80088e0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80088e4:	f023 0303 	bic.w	r3, r3, #3
 80088e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088f0:	685b      	ldr	r3, [r3, #4]
 80088f2:	68fa      	ldr	r2, [r7, #12]
 80088f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088f8:	f043 0302 	orr.w	r3, r3, #2
 80088fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80088fe:	2300      	movs	r3, #0
}
 8008900:	4618      	mov	r0, r3
 8008902:	3714      	adds	r7, #20
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr

0800890c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800890c:	b480      	push	{r7}
 800890e:	b085      	sub	sp, #20
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	695b      	ldr	r3, [r3, #20]
 8008918:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	699b      	ldr	r3, [r3, #24]
 800891e:	68fa      	ldr	r2, [r7, #12]
 8008920:	4013      	ands	r3, r2
 8008922:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008924:	68fb      	ldr	r3, [r7, #12]
}
 8008926:	4618      	mov	r0, r3
 8008928:	3714      	adds	r7, #20
 800892a:	46bd      	mov	sp, r7
 800892c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008930:	4770      	bx	lr

08008932 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008932:	b480      	push	{r7}
 8008934:	b085      	sub	sp, #20
 8008936:	af00      	add	r7, sp, #0
 8008938:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008944:	699b      	ldr	r3, [r3, #24]
 8008946:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800894e:	69db      	ldr	r3, [r3, #28]
 8008950:	68ba      	ldr	r2, [r7, #8]
 8008952:	4013      	ands	r3, r2
 8008954:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008956:	68bb      	ldr	r3, [r7, #8]
 8008958:	0c1b      	lsrs	r3, r3, #16
}
 800895a:	4618      	mov	r0, r3
 800895c:	3714      	adds	r7, #20
 800895e:	46bd      	mov	sp, r7
 8008960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008964:	4770      	bx	lr

08008966 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008966:	b480      	push	{r7}
 8008968:	b085      	sub	sp, #20
 800896a:	af00      	add	r7, sp, #0
 800896c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008978:	699b      	ldr	r3, [r3, #24]
 800897a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008982:	69db      	ldr	r3, [r3, #28]
 8008984:	68ba      	ldr	r2, [r7, #8]
 8008986:	4013      	ands	r3, r2
 8008988:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	b29b      	uxth	r3, r3
}
 800898e:	4618      	mov	r0, r3
 8008990:	3714      	adds	r7, #20
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr

0800899a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800899a:	b480      	push	{r7}
 800899c:	b085      	sub	sp, #20
 800899e:	af00      	add	r7, sp, #0
 80089a0:	6078      	str	r0, [r7, #4]
 80089a2:	460b      	mov	r3, r1
 80089a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80089aa:	78fb      	ldrb	r3, [r7, #3]
 80089ac:	015a      	lsls	r2, r3, #5
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	4413      	add	r3, r2
 80089b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089b6:	689b      	ldr	r3, [r3, #8]
 80089b8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089c0:	695b      	ldr	r3, [r3, #20]
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	4013      	ands	r3, r2
 80089c6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80089c8:	68bb      	ldr	r3, [r7, #8]
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3714      	adds	r7, #20
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr

080089d6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80089d6:	b480      	push	{r7}
 80089d8:	b087      	sub	sp, #28
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
 80089de:	460b      	mov	r3, r1
 80089e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089ec:	691b      	ldr	r3, [r3, #16]
 80089ee:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80089f8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80089fa:	78fb      	ldrb	r3, [r7, #3]
 80089fc:	f003 030f 	and.w	r3, r3, #15
 8008a00:	68fa      	ldr	r2, [r7, #12]
 8008a02:	fa22 f303 	lsr.w	r3, r2, r3
 8008a06:	01db      	lsls	r3, r3, #7
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	693a      	ldr	r2, [r7, #16]
 8008a0c:	4313      	orrs	r3, r2
 8008a0e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008a10:	78fb      	ldrb	r3, [r7, #3]
 8008a12:	015a      	lsls	r2, r3, #5
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	4413      	add	r3, r2
 8008a18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	693a      	ldr	r2, [r7, #16]
 8008a20:	4013      	ands	r3, r2
 8008a22:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008a24:	68bb      	ldr	r3, [r7, #8]
}
 8008a26:	4618      	mov	r0, r3
 8008a28:	371c      	adds	r7, #28
 8008a2a:	46bd      	mov	sp, r7
 8008a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a30:	4770      	bx	lr

08008a32 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a32:	b480      	push	{r7}
 8008a34:	b083      	sub	sp, #12
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	695b      	ldr	r3, [r3, #20]
 8008a3e:	f003 0301 	and.w	r3, r3, #1
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	370c      	adds	r7, #12
 8008a46:	46bd      	mov	sp, r7
 8008a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4c:	4770      	bx	lr

08008a4e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a4e:	b480      	push	{r7}
 8008a50:	b085      	sub	sp, #20
 8008a52:	af00      	add	r7, sp, #0
 8008a54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	68fa      	ldr	r2, [r7, #12]
 8008a64:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a68:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008a6c:	f023 0307 	bic.w	r3, r3, #7
 8008a70:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	68fa      	ldr	r2, [r7, #12]
 8008a7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008a84:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a86:	2300      	movs	r3, #0
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3714      	adds	r7, #20
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b087      	sub	sp, #28
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	60f8      	str	r0, [r7, #12]
 8008a9c:	460b      	mov	r3, r1
 8008a9e:	607a      	str	r2, [r7, #4]
 8008aa0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	333c      	adds	r3, #60	@ 0x3c
 8008aaa:	3304      	adds	r3, #4
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	4a26      	ldr	r2, [pc, #152]	@ (8008b4c <USB_EP0_OutStart+0xb8>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d90a      	bls.n	8008ace <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ac4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ac8:	d101      	bne.n	8008ace <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008aca:	2300      	movs	r3, #0
 8008acc:	e037      	b.n	8008b3e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ae0:	691b      	ldr	r3, [r3, #16]
 8008ae2:	697a      	ldr	r2, [r7, #20]
 8008ae4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ae8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008aec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	697a      	ldr	r2, [r7, #20]
 8008af8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008afc:	f043 0318 	orr.w	r3, r3, #24
 8008b00:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b08:	691b      	ldr	r3, [r3, #16]
 8008b0a:	697a      	ldr	r2, [r7, #20]
 8008b0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b10:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008b14:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008b16:	7afb      	ldrb	r3, [r7, #11]
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d10f      	bne.n	8008b3c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b22:	461a      	mov	r2, r3
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	697a      	ldr	r2, [r7, #20]
 8008b32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b36:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8008b3a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b3c:	2300      	movs	r3, #0
}
 8008b3e:	4618      	mov	r0, r3
 8008b40:	371c      	adds	r7, #28
 8008b42:	46bd      	mov	sp, r7
 8008b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b48:	4770      	bx	lr
 8008b4a:	bf00      	nop
 8008b4c:	4f54300a 	.word	0x4f54300a

08008b50 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b085      	sub	sp, #20
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	3301      	adds	r3, #1
 8008b60:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b68:	d901      	bls.n	8008b6e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008b6a:	2303      	movs	r3, #3
 8008b6c:	e01b      	b.n	8008ba6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	691b      	ldr	r3, [r3, #16]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	daf2      	bge.n	8008b5c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008b76:	2300      	movs	r3, #0
 8008b78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	691b      	ldr	r3, [r3, #16]
 8008b7e:	f043 0201 	orr.w	r2, r3, #1
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	3301      	adds	r3, #1
 8008b8a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b92:	d901      	bls.n	8008b98 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008b94:	2303      	movs	r3, #3
 8008b96:	e006      	b.n	8008ba6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	f003 0301 	and.w	r3, r3, #1
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d0f0      	beq.n	8008b86 <USB_CoreReset+0x36>

  return HAL_OK;
 8008ba4:	2300      	movs	r3, #0
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3714      	adds	r7, #20
 8008baa:	46bd      	mov	sp, r7
 8008bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb0:	4770      	bx	lr
	...

08008bb4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b084      	sub	sp, #16
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]
 8008bbc:	460b      	mov	r3, r1
 8008bbe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008bc0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008bc4:	f002 fc88 	bl	800b4d8 <USBD_static_malloc>
 8008bc8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d109      	bne.n	8008be4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	32b0      	adds	r2, #176	@ 0xb0
 8008bda:	2100      	movs	r1, #0
 8008bdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008be0:	2302      	movs	r3, #2
 8008be2:	e0d4      	b.n	8008d8e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008be4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008be8:	2100      	movs	r1, #0
 8008bea:	68f8      	ldr	r0, [r7, #12]
 8008bec:	f003 f9f2 	bl	800bfd4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	32b0      	adds	r2, #176	@ 0xb0
 8008bfa:	68f9      	ldr	r1, [r7, #12]
 8008bfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	32b0      	adds	r2, #176	@ 0xb0
 8008c0a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	7c1b      	ldrb	r3, [r3, #16]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d138      	bne.n	8008c8e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008c1c:	4b5e      	ldr	r3, [pc, #376]	@ (8008d98 <USBD_CDC_Init+0x1e4>)
 8008c1e:	7819      	ldrb	r1, [r3, #0]
 8008c20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008c24:	2202      	movs	r2, #2
 8008c26:	6878      	ldr	r0, [r7, #4]
 8008c28:	f002 fb33 	bl	800b292 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008c2c:	4b5a      	ldr	r3, [pc, #360]	@ (8008d98 <USBD_CDC_Init+0x1e4>)
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	f003 020f 	and.w	r2, r3, #15
 8008c34:	6879      	ldr	r1, [r7, #4]
 8008c36:	4613      	mov	r3, r2
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	4413      	add	r3, r2
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	440b      	add	r3, r1
 8008c40:	3324      	adds	r3, #36	@ 0x24
 8008c42:	2201      	movs	r2, #1
 8008c44:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008c46:	4b55      	ldr	r3, [pc, #340]	@ (8008d9c <USBD_CDC_Init+0x1e8>)
 8008c48:	7819      	ldrb	r1, [r3, #0]
 8008c4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008c4e:	2202      	movs	r2, #2
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f002 fb1e 	bl	800b292 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008c56:	4b51      	ldr	r3, [pc, #324]	@ (8008d9c <USBD_CDC_Init+0x1e8>)
 8008c58:	781b      	ldrb	r3, [r3, #0]
 8008c5a:	f003 020f 	and.w	r2, r3, #15
 8008c5e:	6879      	ldr	r1, [r7, #4]
 8008c60:	4613      	mov	r3, r2
 8008c62:	009b      	lsls	r3, r3, #2
 8008c64:	4413      	add	r3, r2
 8008c66:	009b      	lsls	r3, r3, #2
 8008c68:	440b      	add	r3, r1
 8008c6a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008c6e:	2201      	movs	r2, #1
 8008c70:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008c72:	4b4b      	ldr	r3, [pc, #300]	@ (8008da0 <USBD_CDC_Init+0x1ec>)
 8008c74:	781b      	ldrb	r3, [r3, #0]
 8008c76:	f003 020f 	and.w	r2, r3, #15
 8008c7a:	6879      	ldr	r1, [r7, #4]
 8008c7c:	4613      	mov	r3, r2
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	4413      	add	r3, r2
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	440b      	add	r3, r1
 8008c86:	3326      	adds	r3, #38	@ 0x26
 8008c88:	2210      	movs	r2, #16
 8008c8a:	801a      	strh	r2, [r3, #0]
 8008c8c:	e035      	b.n	8008cfa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008c8e:	4b42      	ldr	r3, [pc, #264]	@ (8008d98 <USBD_CDC_Init+0x1e4>)
 8008c90:	7819      	ldrb	r1, [r3, #0]
 8008c92:	2340      	movs	r3, #64	@ 0x40
 8008c94:	2202      	movs	r2, #2
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f002 fafb 	bl	800b292 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008c9c:	4b3e      	ldr	r3, [pc, #248]	@ (8008d98 <USBD_CDC_Init+0x1e4>)
 8008c9e:	781b      	ldrb	r3, [r3, #0]
 8008ca0:	f003 020f 	and.w	r2, r3, #15
 8008ca4:	6879      	ldr	r1, [r7, #4]
 8008ca6:	4613      	mov	r3, r2
 8008ca8:	009b      	lsls	r3, r3, #2
 8008caa:	4413      	add	r3, r2
 8008cac:	009b      	lsls	r3, r3, #2
 8008cae:	440b      	add	r3, r1
 8008cb0:	3324      	adds	r3, #36	@ 0x24
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008cb6:	4b39      	ldr	r3, [pc, #228]	@ (8008d9c <USBD_CDC_Init+0x1e8>)
 8008cb8:	7819      	ldrb	r1, [r3, #0]
 8008cba:	2340      	movs	r3, #64	@ 0x40
 8008cbc:	2202      	movs	r2, #2
 8008cbe:	6878      	ldr	r0, [r7, #4]
 8008cc0:	f002 fae7 	bl	800b292 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008cc4:	4b35      	ldr	r3, [pc, #212]	@ (8008d9c <USBD_CDC_Init+0x1e8>)
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	f003 020f 	and.w	r2, r3, #15
 8008ccc:	6879      	ldr	r1, [r7, #4]
 8008cce:	4613      	mov	r3, r2
 8008cd0:	009b      	lsls	r3, r3, #2
 8008cd2:	4413      	add	r3, r2
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	440b      	add	r3, r1
 8008cd8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008cdc:	2201      	movs	r2, #1
 8008cde:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008ce0:	4b2f      	ldr	r3, [pc, #188]	@ (8008da0 <USBD_CDC_Init+0x1ec>)
 8008ce2:	781b      	ldrb	r3, [r3, #0]
 8008ce4:	f003 020f 	and.w	r2, r3, #15
 8008ce8:	6879      	ldr	r1, [r7, #4]
 8008cea:	4613      	mov	r3, r2
 8008cec:	009b      	lsls	r3, r3, #2
 8008cee:	4413      	add	r3, r2
 8008cf0:	009b      	lsls	r3, r3, #2
 8008cf2:	440b      	add	r3, r1
 8008cf4:	3326      	adds	r3, #38	@ 0x26
 8008cf6:	2210      	movs	r2, #16
 8008cf8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008cfa:	4b29      	ldr	r3, [pc, #164]	@ (8008da0 <USBD_CDC_Init+0x1ec>)
 8008cfc:	7819      	ldrb	r1, [r3, #0]
 8008cfe:	2308      	movs	r3, #8
 8008d00:	2203      	movs	r2, #3
 8008d02:	6878      	ldr	r0, [r7, #4]
 8008d04:	f002 fac5 	bl	800b292 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008d08:	4b25      	ldr	r3, [pc, #148]	@ (8008da0 <USBD_CDC_Init+0x1ec>)
 8008d0a:	781b      	ldrb	r3, [r3, #0]
 8008d0c:	f003 020f 	and.w	r2, r3, #15
 8008d10:	6879      	ldr	r1, [r7, #4]
 8008d12:	4613      	mov	r3, r2
 8008d14:	009b      	lsls	r3, r3, #2
 8008d16:	4413      	add	r3, r2
 8008d18:	009b      	lsls	r3, r3, #2
 8008d1a:	440b      	add	r3, r1
 8008d1c:	3324      	adds	r3, #36	@ 0x24
 8008d1e:	2201      	movs	r2, #1
 8008d20:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	2200      	movs	r2, #0
 8008d26:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d30:	687a      	ldr	r2, [r7, #4]
 8008d32:	33b0      	adds	r3, #176	@ 0xb0
 8008d34:	009b      	lsls	r3, r3, #2
 8008d36:	4413      	add	r3, r2
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2200      	movs	r2, #0
 8008d42:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d101      	bne.n	8008d5c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008d58:	2302      	movs	r3, #2
 8008d5a:	e018      	b.n	8008d8e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	7c1b      	ldrb	r3, [r3, #16]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d10a      	bne.n	8008d7a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008d64:	4b0d      	ldr	r3, [pc, #52]	@ (8008d9c <USBD_CDC_Init+0x1e8>)
 8008d66:	7819      	ldrb	r1, [r3, #0]
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	f002 fb7c 	bl	800b470 <USBD_LL_PrepareReceive>
 8008d78:	e008      	b.n	8008d8c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008d7a:	4b08      	ldr	r3, [pc, #32]	@ (8008d9c <USBD_CDC_Init+0x1e8>)
 8008d7c:	7819      	ldrb	r1, [r3, #0]
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d84:	2340      	movs	r3, #64	@ 0x40
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f002 fb72 	bl	800b470 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008d8c:	2300      	movs	r3, #0
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3710      	adds	r7, #16
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	20000093 	.word	0x20000093
 8008d9c:	20000094 	.word	0x20000094
 8008da0:	20000095 	.word	0x20000095

08008da4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	460b      	mov	r3, r1
 8008dae:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008db0:	4b3a      	ldr	r3, [pc, #232]	@ (8008e9c <USBD_CDC_DeInit+0xf8>)
 8008db2:	781b      	ldrb	r3, [r3, #0]
 8008db4:	4619      	mov	r1, r3
 8008db6:	6878      	ldr	r0, [r7, #4]
 8008db8:	f002 fa91 	bl	800b2de <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008dbc:	4b37      	ldr	r3, [pc, #220]	@ (8008e9c <USBD_CDC_DeInit+0xf8>)
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	f003 020f 	and.w	r2, r3, #15
 8008dc4:	6879      	ldr	r1, [r7, #4]
 8008dc6:	4613      	mov	r3, r2
 8008dc8:	009b      	lsls	r3, r3, #2
 8008dca:	4413      	add	r3, r2
 8008dcc:	009b      	lsls	r3, r3, #2
 8008dce:	440b      	add	r3, r1
 8008dd0:	3324      	adds	r3, #36	@ 0x24
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008dd6:	4b32      	ldr	r3, [pc, #200]	@ (8008ea0 <USBD_CDC_DeInit+0xfc>)
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	4619      	mov	r1, r3
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f002 fa7e 	bl	800b2de <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008de2:	4b2f      	ldr	r3, [pc, #188]	@ (8008ea0 <USBD_CDC_DeInit+0xfc>)
 8008de4:	781b      	ldrb	r3, [r3, #0]
 8008de6:	f003 020f 	and.w	r2, r3, #15
 8008dea:	6879      	ldr	r1, [r7, #4]
 8008dec:	4613      	mov	r3, r2
 8008dee:	009b      	lsls	r3, r3, #2
 8008df0:	4413      	add	r3, r2
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	440b      	add	r3, r1
 8008df6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008dfe:	4b29      	ldr	r3, [pc, #164]	@ (8008ea4 <USBD_CDC_DeInit+0x100>)
 8008e00:	781b      	ldrb	r3, [r3, #0]
 8008e02:	4619      	mov	r1, r3
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	f002 fa6a 	bl	800b2de <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008e0a:	4b26      	ldr	r3, [pc, #152]	@ (8008ea4 <USBD_CDC_DeInit+0x100>)
 8008e0c:	781b      	ldrb	r3, [r3, #0]
 8008e0e:	f003 020f 	and.w	r2, r3, #15
 8008e12:	6879      	ldr	r1, [r7, #4]
 8008e14:	4613      	mov	r3, r2
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	4413      	add	r3, r2
 8008e1a:	009b      	lsls	r3, r3, #2
 8008e1c:	440b      	add	r3, r1
 8008e1e:	3324      	adds	r3, #36	@ 0x24
 8008e20:	2200      	movs	r2, #0
 8008e22:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008e24:	4b1f      	ldr	r3, [pc, #124]	@ (8008ea4 <USBD_CDC_DeInit+0x100>)
 8008e26:	781b      	ldrb	r3, [r3, #0]
 8008e28:	f003 020f 	and.w	r2, r3, #15
 8008e2c:	6879      	ldr	r1, [r7, #4]
 8008e2e:	4613      	mov	r3, r2
 8008e30:	009b      	lsls	r3, r3, #2
 8008e32:	4413      	add	r3, r2
 8008e34:	009b      	lsls	r3, r3, #2
 8008e36:	440b      	add	r3, r1
 8008e38:	3326      	adds	r3, #38	@ 0x26
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	32b0      	adds	r2, #176	@ 0xb0
 8008e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d01f      	beq.n	8008e90 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008e56:	687a      	ldr	r2, [r7, #4]
 8008e58:	33b0      	adds	r3, #176	@ 0xb0
 8008e5a:	009b      	lsls	r3, r3, #2
 8008e5c:	4413      	add	r3, r2
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	32b0      	adds	r2, #176	@ 0xb0
 8008e6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e72:	4618      	mov	r0, r3
 8008e74:	f002 fb3e 	bl	800b4f4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	32b0      	adds	r2, #176	@ 0xb0
 8008e82:	2100      	movs	r1, #0
 8008e84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3708      	adds	r7, #8
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
 8008e9a:	bf00      	nop
 8008e9c:	20000093 	.word	0x20000093
 8008ea0:	20000094 	.word	0x20000094
 8008ea4:	20000095 	.word	0x20000095

08008ea8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b086      	sub	sp, #24
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
 8008eb0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	32b0      	adds	r2, #176	@ 0xb0
 8008ebc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ec0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d101      	bne.n	8008ed8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008ed4:	2303      	movs	r3, #3
 8008ed6:	e0bf      	b.n	8009058 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d050      	beq.n	8008f86 <USBD_CDC_Setup+0xde>
 8008ee4:	2b20      	cmp	r3, #32
 8008ee6:	f040 80af 	bne.w	8009048 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	88db      	ldrh	r3, [r3, #6]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d03a      	beq.n	8008f68 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	781b      	ldrb	r3, [r3, #0]
 8008ef6:	b25b      	sxtb	r3, r3
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	da1b      	bge.n	8008f34 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	33b0      	adds	r3, #176	@ 0xb0
 8008f06:	009b      	lsls	r3, r3, #2
 8008f08:	4413      	add	r3, r2
 8008f0a:	685b      	ldr	r3, [r3, #4]
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	683a      	ldr	r2, [r7, #0]
 8008f10:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008f12:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008f14:	683a      	ldr	r2, [r7, #0]
 8008f16:	88d2      	ldrh	r2, [r2, #6]
 8008f18:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	88db      	ldrh	r3, [r3, #6]
 8008f1e:	2b07      	cmp	r3, #7
 8008f20:	bf28      	it	cs
 8008f22:	2307      	movcs	r3, #7
 8008f24:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	89fa      	ldrh	r2, [r7, #14]
 8008f2a:	4619      	mov	r1, r3
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f001 fd87 	bl	800aa40 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008f32:	e090      	b.n	8009056 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	785a      	ldrb	r2, [r3, #1]
 8008f38:	693b      	ldr	r3, [r7, #16]
 8008f3a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	88db      	ldrh	r3, [r3, #6]
 8008f42:	2b3f      	cmp	r3, #63	@ 0x3f
 8008f44:	d803      	bhi.n	8008f4e <USBD_CDC_Setup+0xa6>
 8008f46:	683b      	ldr	r3, [r7, #0]
 8008f48:	88db      	ldrh	r3, [r3, #6]
 8008f4a:	b2da      	uxtb	r2, r3
 8008f4c:	e000      	b.n	8008f50 <USBD_CDC_Setup+0xa8>
 8008f4e:	2240      	movs	r2, #64	@ 0x40
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008f56:	6939      	ldr	r1, [r7, #16]
 8008f58:	693b      	ldr	r3, [r7, #16]
 8008f5a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8008f5e:	461a      	mov	r2, r3
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f001 fd99 	bl	800aa98 <USBD_CtlPrepareRx>
      break;
 8008f66:	e076      	b.n	8009056 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	33b0      	adds	r3, #176	@ 0xb0
 8008f72:	009b      	lsls	r3, r3, #2
 8008f74:	4413      	add	r3, r2
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	689b      	ldr	r3, [r3, #8]
 8008f7a:	683a      	ldr	r2, [r7, #0]
 8008f7c:	7850      	ldrb	r0, [r2, #1]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	6839      	ldr	r1, [r7, #0]
 8008f82:	4798      	blx	r3
      break;
 8008f84:	e067      	b.n	8009056 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008f86:	683b      	ldr	r3, [r7, #0]
 8008f88:	785b      	ldrb	r3, [r3, #1]
 8008f8a:	2b0b      	cmp	r3, #11
 8008f8c:	d851      	bhi.n	8009032 <USBD_CDC_Setup+0x18a>
 8008f8e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f94 <USBD_CDC_Setup+0xec>)
 8008f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f94:	08008fc5 	.word	0x08008fc5
 8008f98:	08009041 	.word	0x08009041
 8008f9c:	08009033 	.word	0x08009033
 8008fa0:	08009033 	.word	0x08009033
 8008fa4:	08009033 	.word	0x08009033
 8008fa8:	08009033 	.word	0x08009033
 8008fac:	08009033 	.word	0x08009033
 8008fb0:	08009033 	.word	0x08009033
 8008fb4:	08009033 	.word	0x08009033
 8008fb8:	08009033 	.word	0x08009033
 8008fbc:	08008fef 	.word	0x08008fef
 8008fc0:	08009019 	.word	0x08009019
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008fca:	b2db      	uxtb	r3, r3
 8008fcc:	2b03      	cmp	r3, #3
 8008fce:	d107      	bne.n	8008fe0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008fd0:	f107 030a 	add.w	r3, r7, #10
 8008fd4:	2202      	movs	r2, #2
 8008fd6:	4619      	mov	r1, r3
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f001 fd31 	bl	800aa40 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008fde:	e032      	b.n	8009046 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008fe0:	6839      	ldr	r1, [r7, #0]
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	f001 fcbb 	bl	800a95e <USBD_CtlError>
            ret = USBD_FAIL;
 8008fe8:	2303      	movs	r3, #3
 8008fea:	75fb      	strb	r3, [r7, #23]
          break;
 8008fec:	e02b      	b.n	8009046 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ff4:	b2db      	uxtb	r3, r3
 8008ff6:	2b03      	cmp	r3, #3
 8008ff8:	d107      	bne.n	800900a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008ffa:	f107 030d 	add.w	r3, r7, #13
 8008ffe:	2201      	movs	r2, #1
 8009000:	4619      	mov	r1, r3
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f001 fd1c 	bl	800aa40 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009008:	e01d      	b.n	8009046 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800900a:	6839      	ldr	r1, [r7, #0]
 800900c:	6878      	ldr	r0, [r7, #4]
 800900e:	f001 fca6 	bl	800a95e <USBD_CtlError>
            ret = USBD_FAIL;
 8009012:	2303      	movs	r3, #3
 8009014:	75fb      	strb	r3, [r7, #23]
          break;
 8009016:	e016      	b.n	8009046 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800901e:	b2db      	uxtb	r3, r3
 8009020:	2b03      	cmp	r3, #3
 8009022:	d00f      	beq.n	8009044 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009024:	6839      	ldr	r1, [r7, #0]
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f001 fc99 	bl	800a95e <USBD_CtlError>
            ret = USBD_FAIL;
 800902c:	2303      	movs	r3, #3
 800902e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009030:	e008      	b.n	8009044 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009032:	6839      	ldr	r1, [r7, #0]
 8009034:	6878      	ldr	r0, [r7, #4]
 8009036:	f001 fc92 	bl	800a95e <USBD_CtlError>
          ret = USBD_FAIL;
 800903a:	2303      	movs	r3, #3
 800903c:	75fb      	strb	r3, [r7, #23]
          break;
 800903e:	e002      	b.n	8009046 <USBD_CDC_Setup+0x19e>
          break;
 8009040:	bf00      	nop
 8009042:	e008      	b.n	8009056 <USBD_CDC_Setup+0x1ae>
          break;
 8009044:	bf00      	nop
      }
      break;
 8009046:	e006      	b.n	8009056 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009048:	6839      	ldr	r1, [r7, #0]
 800904a:	6878      	ldr	r0, [r7, #4]
 800904c:	f001 fc87 	bl	800a95e <USBD_CtlError>
      ret = USBD_FAIL;
 8009050:	2303      	movs	r3, #3
 8009052:	75fb      	strb	r3, [r7, #23]
      break;
 8009054:	bf00      	nop
  }

  return (uint8_t)ret;
 8009056:	7dfb      	ldrb	r3, [r7, #23]
}
 8009058:	4618      	mov	r0, r3
 800905a:	3718      	adds	r7, #24
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}

08009060 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b084      	sub	sp, #16
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
 8009068:	460b      	mov	r3, r1
 800906a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009072:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	32b0      	adds	r2, #176	@ 0xb0
 800907e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d101      	bne.n	800908a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009086:	2303      	movs	r3, #3
 8009088:	e065      	b.n	8009156 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	32b0      	adds	r2, #176	@ 0xb0
 8009094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009098:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800909a:	78fb      	ldrb	r3, [r7, #3]
 800909c:	f003 020f 	and.w	r2, r3, #15
 80090a0:	6879      	ldr	r1, [r7, #4]
 80090a2:	4613      	mov	r3, r2
 80090a4:	009b      	lsls	r3, r3, #2
 80090a6:	4413      	add	r3, r2
 80090a8:	009b      	lsls	r3, r3, #2
 80090aa:	440b      	add	r3, r1
 80090ac:	3318      	adds	r3, #24
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d02f      	beq.n	8009114 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80090b4:	78fb      	ldrb	r3, [r7, #3]
 80090b6:	f003 020f 	and.w	r2, r3, #15
 80090ba:	6879      	ldr	r1, [r7, #4]
 80090bc:	4613      	mov	r3, r2
 80090be:	009b      	lsls	r3, r3, #2
 80090c0:	4413      	add	r3, r2
 80090c2:	009b      	lsls	r3, r3, #2
 80090c4:	440b      	add	r3, r1
 80090c6:	3318      	adds	r3, #24
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	78fb      	ldrb	r3, [r7, #3]
 80090cc:	f003 010f 	and.w	r1, r3, #15
 80090d0:	68f8      	ldr	r0, [r7, #12]
 80090d2:	460b      	mov	r3, r1
 80090d4:	00db      	lsls	r3, r3, #3
 80090d6:	440b      	add	r3, r1
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	4403      	add	r3, r0
 80090dc:	331c      	adds	r3, #28
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	fbb2 f1f3 	udiv	r1, r2, r3
 80090e4:	fb01 f303 	mul.w	r3, r1, r3
 80090e8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d112      	bne.n	8009114 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80090ee:	78fb      	ldrb	r3, [r7, #3]
 80090f0:	f003 020f 	and.w	r2, r3, #15
 80090f4:	6879      	ldr	r1, [r7, #4]
 80090f6:	4613      	mov	r3, r2
 80090f8:	009b      	lsls	r3, r3, #2
 80090fa:	4413      	add	r3, r2
 80090fc:	009b      	lsls	r3, r3, #2
 80090fe:	440b      	add	r3, r1
 8009100:	3318      	adds	r3, #24
 8009102:	2200      	movs	r2, #0
 8009104:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009106:	78f9      	ldrb	r1, [r7, #3]
 8009108:	2300      	movs	r3, #0
 800910a:	2200      	movs	r2, #0
 800910c:	6878      	ldr	r0, [r7, #4]
 800910e:	f002 f98e 	bl	800b42e <USBD_LL_Transmit>
 8009112:	e01f      	b.n	8009154 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	2200      	movs	r2, #0
 8009118:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009122:	687a      	ldr	r2, [r7, #4]
 8009124:	33b0      	adds	r3, #176	@ 0xb0
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	4413      	add	r3, r2
 800912a:	685b      	ldr	r3, [r3, #4]
 800912c:	691b      	ldr	r3, [r3, #16]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d010      	beq.n	8009154 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009138:	687a      	ldr	r2, [r7, #4]
 800913a:	33b0      	adds	r3, #176	@ 0xb0
 800913c:	009b      	lsls	r3, r3, #2
 800913e:	4413      	add	r3, r2
 8009140:	685b      	ldr	r3, [r3, #4]
 8009142:	691b      	ldr	r3, [r3, #16]
 8009144:	68ba      	ldr	r2, [r7, #8]
 8009146:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800914a:	68ba      	ldr	r2, [r7, #8]
 800914c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009150:	78fa      	ldrb	r2, [r7, #3]
 8009152:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009154:	2300      	movs	r3, #0
}
 8009156:	4618      	mov	r0, r3
 8009158:	3710      	adds	r7, #16
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}

0800915e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b084      	sub	sp, #16
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
 8009166:	460b      	mov	r3, r1
 8009168:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	32b0      	adds	r2, #176	@ 0xb0
 8009174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009178:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	32b0      	adds	r2, #176	@ 0xb0
 8009184:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d101      	bne.n	8009190 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800918c:	2303      	movs	r3, #3
 800918e:	e01a      	b.n	80091c6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009190:	78fb      	ldrb	r3, [r7, #3]
 8009192:	4619      	mov	r1, r3
 8009194:	6878      	ldr	r0, [r7, #4]
 8009196:	f002 f98c 	bl	800b4b2 <USBD_LL_GetRxDataSize>
 800919a:	4602      	mov	r2, r0
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80091a8:	687a      	ldr	r2, [r7, #4]
 80091aa:	33b0      	adds	r3, #176	@ 0xb0
 80091ac:	009b      	lsls	r3, r3, #2
 80091ae:	4413      	add	r3, r2
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	68fa      	ldr	r2, [r7, #12]
 80091b6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80091ba:	68fa      	ldr	r2, [r7, #12]
 80091bc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80091c0:	4611      	mov	r1, r2
 80091c2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80091c4:	2300      	movs	r3, #0
}
 80091c6:	4618      	mov	r0, r3
 80091c8:	3710      	adds	r7, #16
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd80      	pop	{r7, pc}

080091ce <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80091ce:	b580      	push	{r7, lr}
 80091d0:	b084      	sub	sp, #16
 80091d2:	af00      	add	r7, sp, #0
 80091d4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	32b0      	adds	r2, #176	@ 0xb0
 80091e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091e4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d101      	bne.n	80091f0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80091ec:	2303      	movs	r3, #3
 80091ee:	e024      	b.n	800923a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80091f6:	687a      	ldr	r2, [r7, #4]
 80091f8:	33b0      	adds	r3, #176	@ 0xb0
 80091fa:	009b      	lsls	r3, r3, #2
 80091fc:	4413      	add	r3, r2
 80091fe:	685b      	ldr	r3, [r3, #4]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d019      	beq.n	8009238 <USBD_CDC_EP0_RxReady+0x6a>
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800920a:	2bff      	cmp	r3, #255	@ 0xff
 800920c:	d014      	beq.n	8009238 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009214:	687a      	ldr	r2, [r7, #4]
 8009216:	33b0      	adds	r3, #176	@ 0xb0
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	4413      	add	r3, r2
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	689b      	ldr	r3, [r3, #8]
 8009220:	68fa      	ldr	r2, [r7, #12]
 8009222:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009226:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009228:	68fa      	ldr	r2, [r7, #12]
 800922a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800922e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	22ff      	movs	r2, #255	@ 0xff
 8009234:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009238:	2300      	movs	r3, #0
}
 800923a:	4618      	mov	r0, r3
 800923c:	3710      	adds	r7, #16
 800923e:	46bd      	mov	sp, r7
 8009240:	bd80      	pop	{r7, pc}
	...

08009244 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b086      	sub	sp, #24
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800924c:	2182      	movs	r1, #130	@ 0x82
 800924e:	4818      	ldr	r0, [pc, #96]	@ (80092b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009250:	f000 fd4f 	bl	8009cf2 <USBD_GetEpDesc>
 8009254:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009256:	2101      	movs	r1, #1
 8009258:	4815      	ldr	r0, [pc, #84]	@ (80092b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800925a:	f000 fd4a 	bl	8009cf2 <USBD_GetEpDesc>
 800925e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009260:	2181      	movs	r1, #129	@ 0x81
 8009262:	4813      	ldr	r0, [pc, #76]	@ (80092b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009264:	f000 fd45 	bl	8009cf2 <USBD_GetEpDesc>
 8009268:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d002      	beq.n	8009276 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	2210      	movs	r2, #16
 8009274:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009276:	693b      	ldr	r3, [r7, #16]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d006      	beq.n	800928a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800927c:	693b      	ldr	r3, [r7, #16]
 800927e:	2200      	movs	r2, #0
 8009280:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009284:	711a      	strb	r2, [r3, #4]
 8009286:	2200      	movs	r2, #0
 8009288:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d006      	beq.n	800929e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2200      	movs	r2, #0
 8009294:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009298:	711a      	strb	r2, [r3, #4]
 800929a:	2200      	movs	r2, #0
 800929c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2243      	movs	r2, #67	@ 0x43
 80092a2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80092a4:	4b02      	ldr	r3, [pc, #8]	@ (80092b0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80092a6:	4618      	mov	r0, r3
 80092a8:	3718      	adds	r7, #24
 80092aa:	46bd      	mov	sp, r7
 80092ac:	bd80      	pop	{r7, pc}
 80092ae:	bf00      	nop
 80092b0:	20000050 	.word	0x20000050

080092b4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80092b4:	b580      	push	{r7, lr}
 80092b6:	b086      	sub	sp, #24
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80092bc:	2182      	movs	r1, #130	@ 0x82
 80092be:	4818      	ldr	r0, [pc, #96]	@ (8009320 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80092c0:	f000 fd17 	bl	8009cf2 <USBD_GetEpDesc>
 80092c4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80092c6:	2101      	movs	r1, #1
 80092c8:	4815      	ldr	r0, [pc, #84]	@ (8009320 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80092ca:	f000 fd12 	bl	8009cf2 <USBD_GetEpDesc>
 80092ce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80092d0:	2181      	movs	r1, #129	@ 0x81
 80092d2:	4813      	ldr	r0, [pc, #76]	@ (8009320 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80092d4:	f000 fd0d 	bl	8009cf2 <USBD_GetEpDesc>
 80092d8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d002      	beq.n	80092e6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80092e0:	697b      	ldr	r3, [r7, #20]
 80092e2:	2210      	movs	r2, #16
 80092e4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d006      	beq.n	80092fa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	2200      	movs	r2, #0
 80092f0:	711a      	strb	r2, [r3, #4]
 80092f2:	2200      	movs	r2, #0
 80092f4:	f042 0202 	orr.w	r2, r2, #2
 80092f8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d006      	beq.n	800930e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2200      	movs	r2, #0
 8009304:	711a      	strb	r2, [r3, #4]
 8009306:	2200      	movs	r2, #0
 8009308:	f042 0202 	orr.w	r2, r2, #2
 800930c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2243      	movs	r2, #67	@ 0x43
 8009312:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009314:	4b02      	ldr	r3, [pc, #8]	@ (8009320 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009316:	4618      	mov	r0, r3
 8009318:	3718      	adds	r7, #24
 800931a:	46bd      	mov	sp, r7
 800931c:	bd80      	pop	{r7, pc}
 800931e:	bf00      	nop
 8009320:	20000050 	.word	0x20000050

08009324 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b086      	sub	sp, #24
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800932c:	2182      	movs	r1, #130	@ 0x82
 800932e:	4818      	ldr	r0, [pc, #96]	@ (8009390 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009330:	f000 fcdf 	bl	8009cf2 <USBD_GetEpDesc>
 8009334:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009336:	2101      	movs	r1, #1
 8009338:	4815      	ldr	r0, [pc, #84]	@ (8009390 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800933a:	f000 fcda 	bl	8009cf2 <USBD_GetEpDesc>
 800933e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009340:	2181      	movs	r1, #129	@ 0x81
 8009342:	4813      	ldr	r0, [pc, #76]	@ (8009390 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009344:	f000 fcd5 	bl	8009cf2 <USBD_GetEpDesc>
 8009348:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800934a:	697b      	ldr	r3, [r7, #20]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d002      	beq.n	8009356 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	2210      	movs	r2, #16
 8009354:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009356:	693b      	ldr	r3, [r7, #16]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d006      	beq.n	800936a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800935c:	693b      	ldr	r3, [r7, #16]
 800935e:	2200      	movs	r2, #0
 8009360:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009364:	711a      	strb	r2, [r3, #4]
 8009366:	2200      	movs	r2, #0
 8009368:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d006      	beq.n	800937e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2200      	movs	r2, #0
 8009374:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009378:	711a      	strb	r2, [r3, #4]
 800937a:	2200      	movs	r2, #0
 800937c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2243      	movs	r2, #67	@ 0x43
 8009382:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009384:	4b02      	ldr	r3, [pc, #8]	@ (8009390 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8009386:	4618      	mov	r0, r3
 8009388:	3718      	adds	r7, #24
 800938a:	46bd      	mov	sp, r7
 800938c:	bd80      	pop	{r7, pc}
 800938e:	bf00      	nop
 8009390:	20000050 	.word	0x20000050

08009394 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009394:	b480      	push	{r7}
 8009396:	b083      	sub	sp, #12
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	220a      	movs	r2, #10
 80093a0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80093a2:	4b03      	ldr	r3, [pc, #12]	@ (80093b0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	370c      	adds	r7, #12
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr
 80093b0:	2000000c 	.word	0x2000000c

080093b4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b083      	sub	sp, #12
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
 80093bc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80093be:	683b      	ldr	r3, [r7, #0]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d101      	bne.n	80093c8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80093c4:	2303      	movs	r3, #3
 80093c6:	e009      	b.n	80093dc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80093ce:	687a      	ldr	r2, [r7, #4]
 80093d0:	33b0      	adds	r3, #176	@ 0xb0
 80093d2:	009b      	lsls	r3, r3, #2
 80093d4:	4413      	add	r3, r2
 80093d6:	683a      	ldr	r2, [r7, #0]
 80093d8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80093da:	2300      	movs	r3, #0
}
 80093dc:	4618      	mov	r0, r3
 80093de:	370c      	adds	r7, #12
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr

080093e8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b087      	sub	sp, #28
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	60f8      	str	r0, [r7, #12]
 80093f0:	60b9      	str	r1, [r7, #8]
 80093f2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	32b0      	adds	r2, #176	@ 0xb0
 80093fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009402:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d101      	bne.n	800940e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800940a:	2303      	movs	r3, #3
 800940c:	e008      	b.n	8009420 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	68ba      	ldr	r2, [r7, #8]
 8009412:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	687a      	ldr	r2, [r7, #4]
 800941a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800941e:	2300      	movs	r3, #0
}
 8009420:	4618      	mov	r0, r3
 8009422:	371c      	adds	r7, #28
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr

0800942c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800942c:	b480      	push	{r7}
 800942e:	b085      	sub	sp, #20
 8009430:	af00      	add	r7, sp, #0
 8009432:	6078      	str	r0, [r7, #4]
 8009434:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	32b0      	adds	r2, #176	@ 0xb0
 8009440:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009444:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2b00      	cmp	r3, #0
 800944a:	d101      	bne.n	8009450 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800944c:	2303      	movs	r3, #3
 800944e:	e004      	b.n	800945a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	683a      	ldr	r2, [r7, #0]
 8009454:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009458:	2300      	movs	r3, #0
}
 800945a:	4618      	mov	r0, r3
 800945c:	3714      	adds	r7, #20
 800945e:	46bd      	mov	sp, r7
 8009460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009464:	4770      	bx	lr
	...

08009468 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b084      	sub	sp, #16
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	32b0      	adds	r2, #176	@ 0xb0
 800947a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800947e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8009480:	2301      	movs	r3, #1
 8009482:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d101      	bne.n	800948e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800948a:	2303      	movs	r3, #3
 800948c:	e025      	b.n	80094da <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009494:	2b00      	cmp	r3, #0
 8009496:	d11f      	bne.n	80094d8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8009498:	68bb      	ldr	r3, [r7, #8]
 800949a:	2201      	movs	r2, #1
 800949c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80094a0:	4b10      	ldr	r3, [pc, #64]	@ (80094e4 <USBD_CDC_TransmitPacket+0x7c>)
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	f003 020f 	and.w	r2, r3, #15
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	4613      	mov	r3, r2
 80094b2:	009b      	lsls	r3, r3, #2
 80094b4:	4413      	add	r3, r2
 80094b6:	009b      	lsls	r3, r3, #2
 80094b8:	4403      	add	r3, r0
 80094ba:	3318      	adds	r3, #24
 80094bc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80094be:	4b09      	ldr	r3, [pc, #36]	@ (80094e4 <USBD_CDC_TransmitPacket+0x7c>)
 80094c0:	7819      	ldrb	r1, [r3, #0]
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f001 ffad 	bl	800b42e <USBD_LL_Transmit>

    ret = USBD_OK;
 80094d4:	2300      	movs	r3, #0
 80094d6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80094d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3710      	adds	r7, #16
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
 80094e2:	bf00      	nop
 80094e4:	20000093 	.word	0x20000093

080094e8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	32b0      	adds	r2, #176	@ 0xb0
 80094fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094fe:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	32b0      	adds	r2, #176	@ 0xb0
 800950a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d101      	bne.n	8009516 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009512:	2303      	movs	r3, #3
 8009514:	e018      	b.n	8009548 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	7c1b      	ldrb	r3, [r3, #16]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d10a      	bne.n	8009534 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800951e:	4b0c      	ldr	r3, [pc, #48]	@ (8009550 <USBD_CDC_ReceivePacket+0x68>)
 8009520:	7819      	ldrb	r1, [r3, #0]
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009528:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800952c:	6878      	ldr	r0, [r7, #4]
 800952e:	f001 ff9f 	bl	800b470 <USBD_LL_PrepareReceive>
 8009532:	e008      	b.n	8009546 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009534:	4b06      	ldr	r3, [pc, #24]	@ (8009550 <USBD_CDC_ReceivePacket+0x68>)
 8009536:	7819      	ldrb	r1, [r3, #0]
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800953e:	2340      	movs	r3, #64	@ 0x40
 8009540:	6878      	ldr	r0, [r7, #4]
 8009542:	f001 ff95 	bl	800b470 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009546:	2300      	movs	r3, #0
}
 8009548:	4618      	mov	r0, r3
 800954a:	3710      	adds	r7, #16
 800954c:	46bd      	mov	sp, r7
 800954e:	bd80      	pop	{r7, pc}
 8009550:	20000094 	.word	0x20000094

08009554 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b086      	sub	sp, #24
 8009558:	af00      	add	r7, sp, #0
 800955a:	60f8      	str	r0, [r7, #12]
 800955c:	60b9      	str	r1, [r7, #8]
 800955e:	4613      	mov	r3, r2
 8009560:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d101      	bne.n	800956c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009568:	2303      	movs	r3, #3
 800956a:	e01f      	b.n	80095ac <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	2200      	movs	r2, #0
 8009570:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	2200      	movs	r2, #0
 8009578:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	2200      	movs	r2, #0
 8009580:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d003      	beq.n	8009592 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	68ba      	ldr	r2, [r7, #8]
 800958e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	2201      	movs	r2, #1
 8009596:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	79fa      	ldrb	r2, [r7, #7]
 800959e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80095a0:	68f8      	ldr	r0, [r7, #12]
 80095a2:	f001 fe0f 	bl	800b1c4 <USBD_LL_Init>
 80095a6:	4603      	mov	r3, r0
 80095a8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80095aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	3718      	adds	r7, #24
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bd80      	pop	{r7, pc}

080095b4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b084      	sub	sp, #16
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
 80095bc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80095be:	2300      	movs	r3, #0
 80095c0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d101      	bne.n	80095cc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80095c8:	2303      	movs	r3, #3
 80095ca:	e025      	b.n	8009618 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	683a      	ldr	r2, [r7, #0]
 80095d0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	32ae      	adds	r2, #174	@ 0xae
 80095de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d00f      	beq.n	8009608 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	32ae      	adds	r2, #174	@ 0xae
 80095f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095f8:	f107 020e 	add.w	r2, r7, #14
 80095fc:	4610      	mov	r0, r2
 80095fe:	4798      	blx	r3
 8009600:	4602      	mov	r2, r0
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800960e:	1c5a      	adds	r2, r3, #1
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	3710      	adds	r7, #16
 800961c:	46bd      	mov	sp, r7
 800961e:	bd80      	pop	{r7, pc}

08009620 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009620:	b580      	push	{r7, lr}
 8009622:	b082      	sub	sp, #8
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f001 fe17 	bl	800b25c <USBD_LL_Start>
 800962e:	4603      	mov	r3, r0
}
 8009630:	4618      	mov	r0, r3
 8009632:	3708      	adds	r7, #8
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}

08009638 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009638:	b480      	push	{r7}
 800963a:	b083      	sub	sp, #12
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009640:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009642:	4618      	mov	r0, r3
 8009644:	370c      	adds	r7, #12
 8009646:	46bd      	mov	sp, r7
 8009648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964c:	4770      	bx	lr

0800964e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800964e:	b580      	push	{r7, lr}
 8009650:	b084      	sub	sp, #16
 8009652:	af00      	add	r7, sp, #0
 8009654:	6078      	str	r0, [r7, #4]
 8009656:	460b      	mov	r3, r1
 8009658:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800965a:	2300      	movs	r3, #0
 800965c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009664:	2b00      	cmp	r3, #0
 8009666:	d009      	beq.n	800967c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	78fa      	ldrb	r2, [r7, #3]
 8009672:	4611      	mov	r1, r2
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	4798      	blx	r3
 8009678:	4603      	mov	r3, r0
 800967a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800967c:	7bfb      	ldrb	r3, [r7, #15]
}
 800967e:	4618      	mov	r0, r3
 8009680:	3710      	adds	r7, #16
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}

08009686 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009686:	b580      	push	{r7, lr}
 8009688:	b084      	sub	sp, #16
 800968a:	af00      	add	r7, sp, #0
 800968c:	6078      	str	r0, [r7, #4]
 800968e:	460b      	mov	r3, r1
 8009690:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009692:	2300      	movs	r3, #0
 8009694:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800969c:	685b      	ldr	r3, [r3, #4]
 800969e:	78fa      	ldrb	r2, [r7, #3]
 80096a0:	4611      	mov	r1, r2
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	4798      	blx	r3
 80096a6:	4603      	mov	r3, r0
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d001      	beq.n	80096b0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80096ac:	2303      	movs	r3, #3
 80096ae:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80096b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3710      	adds	r7, #16
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bd80      	pop	{r7, pc}

080096ba <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80096ba:	b580      	push	{r7, lr}
 80096bc:	b084      	sub	sp, #16
 80096be:	af00      	add	r7, sp, #0
 80096c0:	6078      	str	r0, [r7, #4]
 80096c2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80096ca:	6839      	ldr	r1, [r7, #0]
 80096cc:	4618      	mov	r0, r3
 80096ce:	f001 f90c 	bl	800a8ea <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	2201      	movs	r2, #1
 80096d6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80096e0:	461a      	mov	r2, r3
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80096ee:	f003 031f 	and.w	r3, r3, #31
 80096f2:	2b02      	cmp	r3, #2
 80096f4:	d01a      	beq.n	800972c <USBD_LL_SetupStage+0x72>
 80096f6:	2b02      	cmp	r3, #2
 80096f8:	d822      	bhi.n	8009740 <USBD_LL_SetupStage+0x86>
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d002      	beq.n	8009704 <USBD_LL_SetupStage+0x4a>
 80096fe:	2b01      	cmp	r3, #1
 8009700:	d00a      	beq.n	8009718 <USBD_LL_SetupStage+0x5e>
 8009702:	e01d      	b.n	8009740 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800970a:	4619      	mov	r1, r3
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f000 fb63 	bl	8009dd8 <USBD_StdDevReq>
 8009712:	4603      	mov	r3, r0
 8009714:	73fb      	strb	r3, [r7, #15]
      break;
 8009716:	e020      	b.n	800975a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800971e:	4619      	mov	r1, r3
 8009720:	6878      	ldr	r0, [r7, #4]
 8009722:	f000 fbcb 	bl	8009ebc <USBD_StdItfReq>
 8009726:	4603      	mov	r3, r0
 8009728:	73fb      	strb	r3, [r7, #15]
      break;
 800972a:	e016      	b.n	800975a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009732:	4619      	mov	r1, r3
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f000 fc2d 	bl	8009f94 <USBD_StdEPReq>
 800973a:	4603      	mov	r3, r0
 800973c:	73fb      	strb	r3, [r7, #15]
      break;
 800973e:	e00c      	b.n	800975a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009746:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800974a:	b2db      	uxtb	r3, r3
 800974c:	4619      	mov	r1, r3
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f001 fde4 	bl	800b31c <USBD_LL_StallEP>
 8009754:	4603      	mov	r3, r0
 8009756:	73fb      	strb	r3, [r7, #15]
      break;
 8009758:	bf00      	nop
  }

  return ret;
 800975a:	7bfb      	ldrb	r3, [r7, #15]
}
 800975c:	4618      	mov	r0, r3
 800975e:	3710      	adds	r7, #16
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b086      	sub	sp, #24
 8009768:	af00      	add	r7, sp, #0
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	460b      	mov	r3, r1
 800976e:	607a      	str	r2, [r7, #4]
 8009770:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009772:	2300      	movs	r3, #0
 8009774:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009776:	7afb      	ldrb	r3, [r7, #11]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d16e      	bne.n	800985a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009782:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800978a:	2b03      	cmp	r3, #3
 800978c:	f040 8098 	bne.w	80098c0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009790:	693b      	ldr	r3, [r7, #16]
 8009792:	689a      	ldr	r2, [r3, #8]
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	429a      	cmp	r2, r3
 800979a:	d913      	bls.n	80097c4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800979c:	693b      	ldr	r3, [r7, #16]
 800979e:	689a      	ldr	r2, [r3, #8]
 80097a0:	693b      	ldr	r3, [r7, #16]
 80097a2:	68db      	ldr	r3, [r3, #12]
 80097a4:	1ad2      	subs	r2, r2, r3
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80097aa:	693b      	ldr	r3, [r7, #16]
 80097ac:	68da      	ldr	r2, [r3, #12]
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	4293      	cmp	r3, r2
 80097b4:	bf28      	it	cs
 80097b6:	4613      	movcs	r3, r2
 80097b8:	461a      	mov	r2, r3
 80097ba:	6879      	ldr	r1, [r7, #4]
 80097bc:	68f8      	ldr	r0, [r7, #12]
 80097be:	f001 f988 	bl	800aad2 <USBD_CtlContinueRx>
 80097c2:	e07d      	b.n	80098c0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80097ca:	f003 031f 	and.w	r3, r3, #31
 80097ce:	2b02      	cmp	r3, #2
 80097d0:	d014      	beq.n	80097fc <USBD_LL_DataOutStage+0x98>
 80097d2:	2b02      	cmp	r3, #2
 80097d4:	d81d      	bhi.n	8009812 <USBD_LL_DataOutStage+0xae>
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d002      	beq.n	80097e0 <USBD_LL_DataOutStage+0x7c>
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d003      	beq.n	80097e6 <USBD_LL_DataOutStage+0x82>
 80097de:	e018      	b.n	8009812 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80097e0:	2300      	movs	r3, #0
 80097e2:	75bb      	strb	r3, [r7, #22]
            break;
 80097e4:	e018      	b.n	8009818 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	4619      	mov	r1, r3
 80097f0:	68f8      	ldr	r0, [r7, #12]
 80097f2:	f000 fa64 	bl	8009cbe <USBD_CoreFindIF>
 80097f6:	4603      	mov	r3, r0
 80097f8:	75bb      	strb	r3, [r7, #22]
            break;
 80097fa:	e00d      	b.n	8009818 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009802:	b2db      	uxtb	r3, r3
 8009804:	4619      	mov	r1, r3
 8009806:	68f8      	ldr	r0, [r7, #12]
 8009808:	f000 fa66 	bl	8009cd8 <USBD_CoreFindEP>
 800980c:	4603      	mov	r3, r0
 800980e:	75bb      	strb	r3, [r7, #22]
            break;
 8009810:	e002      	b.n	8009818 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009812:	2300      	movs	r3, #0
 8009814:	75bb      	strb	r3, [r7, #22]
            break;
 8009816:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009818:	7dbb      	ldrb	r3, [r7, #22]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d119      	bne.n	8009852 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009824:	b2db      	uxtb	r3, r3
 8009826:	2b03      	cmp	r3, #3
 8009828:	d113      	bne.n	8009852 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800982a:	7dba      	ldrb	r2, [r7, #22]
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	32ae      	adds	r2, #174	@ 0xae
 8009830:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009834:	691b      	ldr	r3, [r3, #16]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d00b      	beq.n	8009852 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800983a:	7dba      	ldrb	r2, [r7, #22]
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009842:	7dba      	ldrb	r2, [r7, #22]
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	32ae      	adds	r2, #174	@ 0xae
 8009848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800984c:	691b      	ldr	r3, [r3, #16]
 800984e:	68f8      	ldr	r0, [r7, #12]
 8009850:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009852:	68f8      	ldr	r0, [r7, #12]
 8009854:	f001 f94e 	bl	800aaf4 <USBD_CtlSendStatus>
 8009858:	e032      	b.n	80098c0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800985a:	7afb      	ldrb	r3, [r7, #11]
 800985c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009860:	b2db      	uxtb	r3, r3
 8009862:	4619      	mov	r1, r3
 8009864:	68f8      	ldr	r0, [r7, #12]
 8009866:	f000 fa37 	bl	8009cd8 <USBD_CoreFindEP>
 800986a:	4603      	mov	r3, r0
 800986c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800986e:	7dbb      	ldrb	r3, [r7, #22]
 8009870:	2bff      	cmp	r3, #255	@ 0xff
 8009872:	d025      	beq.n	80098c0 <USBD_LL_DataOutStage+0x15c>
 8009874:	7dbb      	ldrb	r3, [r7, #22]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d122      	bne.n	80098c0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009880:	b2db      	uxtb	r3, r3
 8009882:	2b03      	cmp	r3, #3
 8009884:	d117      	bne.n	80098b6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009886:	7dba      	ldrb	r2, [r7, #22]
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	32ae      	adds	r2, #174	@ 0xae
 800988c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009890:	699b      	ldr	r3, [r3, #24]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00f      	beq.n	80098b6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009896:	7dba      	ldrb	r2, [r7, #22]
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800989e:	7dba      	ldrb	r2, [r7, #22]
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	32ae      	adds	r2, #174	@ 0xae
 80098a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098a8:	699b      	ldr	r3, [r3, #24]
 80098aa:	7afa      	ldrb	r2, [r7, #11]
 80098ac:	4611      	mov	r1, r2
 80098ae:	68f8      	ldr	r0, [r7, #12]
 80098b0:	4798      	blx	r3
 80098b2:	4603      	mov	r3, r0
 80098b4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80098b6:	7dfb      	ldrb	r3, [r7, #23]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d001      	beq.n	80098c0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 80098bc:	7dfb      	ldrb	r3, [r7, #23]
 80098be:	e000      	b.n	80098c2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 80098c0:	2300      	movs	r3, #0
}
 80098c2:	4618      	mov	r0, r3
 80098c4:	3718      	adds	r7, #24
 80098c6:	46bd      	mov	sp, r7
 80098c8:	bd80      	pop	{r7, pc}

080098ca <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80098ca:	b580      	push	{r7, lr}
 80098cc:	b086      	sub	sp, #24
 80098ce:	af00      	add	r7, sp, #0
 80098d0:	60f8      	str	r0, [r7, #12]
 80098d2:	460b      	mov	r3, r1
 80098d4:	607a      	str	r2, [r7, #4]
 80098d6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 80098d8:	7afb      	ldrb	r3, [r7, #11]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d16f      	bne.n	80099be <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	3314      	adds	r3, #20
 80098e2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80098ea:	2b02      	cmp	r3, #2
 80098ec:	d15a      	bne.n	80099a4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 80098ee:	693b      	ldr	r3, [r7, #16]
 80098f0:	689a      	ldr	r2, [r3, #8]
 80098f2:	693b      	ldr	r3, [r7, #16]
 80098f4:	68db      	ldr	r3, [r3, #12]
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d914      	bls.n	8009924 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	689a      	ldr	r2, [r3, #8]
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	68db      	ldr	r3, [r3, #12]
 8009902:	1ad2      	subs	r2, r2, r3
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009908:	693b      	ldr	r3, [r7, #16]
 800990a:	689b      	ldr	r3, [r3, #8]
 800990c:	461a      	mov	r2, r3
 800990e:	6879      	ldr	r1, [r7, #4]
 8009910:	68f8      	ldr	r0, [r7, #12]
 8009912:	f001 f8b0 	bl	800aa76 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009916:	2300      	movs	r3, #0
 8009918:	2200      	movs	r2, #0
 800991a:	2100      	movs	r1, #0
 800991c:	68f8      	ldr	r0, [r7, #12]
 800991e:	f001 fda7 	bl	800b470 <USBD_LL_PrepareReceive>
 8009922:	e03f      	b.n	80099a4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009924:	693b      	ldr	r3, [r7, #16]
 8009926:	68da      	ldr	r2, [r3, #12]
 8009928:	693b      	ldr	r3, [r7, #16]
 800992a:	689b      	ldr	r3, [r3, #8]
 800992c:	429a      	cmp	r2, r3
 800992e:	d11c      	bne.n	800996a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	685a      	ldr	r2, [r3, #4]
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009938:	429a      	cmp	r2, r3
 800993a:	d316      	bcc.n	800996a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	685a      	ldr	r2, [r3, #4]
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009946:	429a      	cmp	r2, r3
 8009948:	d20f      	bcs.n	800996a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800994a:	2200      	movs	r2, #0
 800994c:	2100      	movs	r1, #0
 800994e:	68f8      	ldr	r0, [r7, #12]
 8009950:	f001 f891 	bl	800aa76 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2200      	movs	r2, #0
 8009958:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800995c:	2300      	movs	r3, #0
 800995e:	2200      	movs	r2, #0
 8009960:	2100      	movs	r1, #0
 8009962:	68f8      	ldr	r0, [r7, #12]
 8009964:	f001 fd84 	bl	800b470 <USBD_LL_PrepareReceive>
 8009968:	e01c      	b.n	80099a4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009970:	b2db      	uxtb	r3, r3
 8009972:	2b03      	cmp	r3, #3
 8009974:	d10f      	bne.n	8009996 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800997c:	68db      	ldr	r3, [r3, #12]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d009      	beq.n	8009996 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2200      	movs	r2, #0
 8009986:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009990:	68db      	ldr	r3, [r3, #12]
 8009992:	68f8      	ldr	r0, [r7, #12]
 8009994:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009996:	2180      	movs	r1, #128	@ 0x80
 8009998:	68f8      	ldr	r0, [r7, #12]
 800999a:	f001 fcbf 	bl	800b31c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800999e:	68f8      	ldr	r0, [r7, #12]
 80099a0:	f001 f8bb 	bl	800ab1a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d03a      	beq.n	8009a24 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 80099ae:	68f8      	ldr	r0, [r7, #12]
 80099b0:	f7ff fe42 	bl	8009638 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2200      	movs	r2, #0
 80099b8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80099bc:	e032      	b.n	8009a24 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80099be:	7afb      	ldrb	r3, [r7, #11]
 80099c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80099c4:	b2db      	uxtb	r3, r3
 80099c6:	4619      	mov	r1, r3
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f000 f985 	bl	8009cd8 <USBD_CoreFindEP>
 80099ce:	4603      	mov	r3, r0
 80099d0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80099d2:	7dfb      	ldrb	r3, [r7, #23]
 80099d4:	2bff      	cmp	r3, #255	@ 0xff
 80099d6:	d025      	beq.n	8009a24 <USBD_LL_DataInStage+0x15a>
 80099d8:	7dfb      	ldrb	r3, [r7, #23]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d122      	bne.n	8009a24 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	2b03      	cmp	r3, #3
 80099e8:	d11c      	bne.n	8009a24 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 80099ea:	7dfa      	ldrb	r2, [r7, #23]
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	32ae      	adds	r2, #174	@ 0xae
 80099f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099f4:	695b      	ldr	r3, [r3, #20]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d014      	beq.n	8009a24 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80099fa:	7dfa      	ldrb	r2, [r7, #23]
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009a02:	7dfa      	ldrb	r2, [r7, #23]
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	32ae      	adds	r2, #174	@ 0xae
 8009a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a0c:	695b      	ldr	r3, [r3, #20]
 8009a0e:	7afa      	ldrb	r2, [r7, #11]
 8009a10:	4611      	mov	r1, r2
 8009a12:	68f8      	ldr	r0, [r7, #12]
 8009a14:	4798      	blx	r3
 8009a16:	4603      	mov	r3, r0
 8009a18:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009a1a:	7dbb      	ldrb	r3, [r7, #22]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d001      	beq.n	8009a24 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009a20:	7dbb      	ldrb	r3, [r7, #22]
 8009a22:	e000      	b.n	8009a26 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009a24:	2300      	movs	r3, #0
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3718      	adds	r7, #24
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}

08009a2e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009a2e:	b580      	push	{r7, lr}
 8009a30:	b084      	sub	sp, #16
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a36:	2300      	movs	r3, #0
 8009a38:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2200      	movs	r2, #0
 8009a46:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2200      	movs	r2, #0
 8009a54:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d014      	beq.n	8009a94 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a70:	685b      	ldr	r3, [r3, #4]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d00e      	beq.n	8009a94 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009a7c:	685b      	ldr	r3, [r3, #4]
 8009a7e:	687a      	ldr	r2, [r7, #4]
 8009a80:	6852      	ldr	r2, [r2, #4]
 8009a82:	b2d2      	uxtb	r2, r2
 8009a84:	4611      	mov	r1, r2
 8009a86:	6878      	ldr	r0, [r7, #4]
 8009a88:	4798      	blx	r3
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d001      	beq.n	8009a94 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8009a90:	2303      	movs	r3, #3
 8009a92:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009a94:	2340      	movs	r3, #64	@ 0x40
 8009a96:	2200      	movs	r2, #0
 8009a98:	2100      	movs	r1, #0
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f001 fbf9 	bl	800b292 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2201      	movs	r2, #1
 8009aa4:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	2240      	movs	r2, #64	@ 0x40
 8009aac:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009ab0:	2340      	movs	r3, #64	@ 0x40
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	2180      	movs	r1, #128	@ 0x80
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f001 fbeb 	bl	800b292 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2201      	movs	r2, #1
 8009ac0:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2240      	movs	r2, #64	@ 0x40
 8009ac6:	621a      	str	r2, [r3, #32]

  return ret;
 8009ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	3710      	adds	r7, #16
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}

08009ad2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009ad2:	b480      	push	{r7}
 8009ad4:	b083      	sub	sp, #12
 8009ad6:	af00      	add	r7, sp, #0
 8009ad8:	6078      	str	r0, [r7, #4]
 8009ada:	460b      	mov	r3, r1
 8009adc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	78fa      	ldrb	r2, [r7, #3]
 8009ae2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009ae4:	2300      	movs	r3, #0
}
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	370c      	adds	r7, #12
 8009aea:	46bd      	mov	sp, r7
 8009aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af0:	4770      	bx	lr

08009af2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009af2:	b480      	push	{r7}
 8009af4:	b083      	sub	sp, #12
 8009af6:	af00      	add	r7, sp, #0
 8009af8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b00:	b2db      	uxtb	r3, r3
 8009b02:	2b04      	cmp	r3, #4
 8009b04:	d006      	beq.n	8009b14 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b0c:	b2da      	uxtb	r2, r3
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2204      	movs	r2, #4
 8009b18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009b1c:	2300      	movs	r3, #0
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	370c      	adds	r7, #12
 8009b22:	46bd      	mov	sp, r7
 8009b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b28:	4770      	bx	lr

08009b2a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009b2a:	b480      	push	{r7}
 8009b2c:	b083      	sub	sp, #12
 8009b2e:	af00      	add	r7, sp, #0
 8009b30:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b38:	b2db      	uxtb	r3, r3
 8009b3a:	2b04      	cmp	r3, #4
 8009b3c:	d106      	bne.n	8009b4c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8009b44:	b2da      	uxtb	r2, r3
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009b4c:	2300      	movs	r3, #0
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	370c      	adds	r7, #12
 8009b52:	46bd      	mov	sp, r7
 8009b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b58:	4770      	bx	lr

08009b5a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009b5a:	b580      	push	{r7, lr}
 8009b5c:	b082      	sub	sp, #8
 8009b5e:	af00      	add	r7, sp, #0
 8009b60:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b68:	b2db      	uxtb	r3, r3
 8009b6a:	2b03      	cmp	r3, #3
 8009b6c:	d110      	bne.n	8009b90 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d00b      	beq.n	8009b90 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b7e:	69db      	ldr	r3, [r3, #28]
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d005      	beq.n	8009b90 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b8a:	69db      	ldr	r3, [r3, #28]
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8009b90:	2300      	movs	r3, #0
}
 8009b92:	4618      	mov	r0, r3
 8009b94:	3708      	adds	r7, #8
 8009b96:	46bd      	mov	sp, r7
 8009b98:	bd80      	pop	{r7, pc}

08009b9a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009b9a:	b580      	push	{r7, lr}
 8009b9c:	b082      	sub	sp, #8
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	32ae      	adds	r2, #174	@ 0xae
 8009bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d101      	bne.n	8009bbc <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009bb8:	2303      	movs	r3, #3
 8009bba:	e01c      	b.n	8009bf6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	2b03      	cmp	r3, #3
 8009bc6:	d115      	bne.n	8009bf4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	32ae      	adds	r2, #174	@ 0xae
 8009bd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bd6:	6a1b      	ldr	r3, [r3, #32]
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d00b      	beq.n	8009bf4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	32ae      	adds	r2, #174	@ 0xae
 8009be6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bea:	6a1b      	ldr	r3, [r3, #32]
 8009bec:	78fa      	ldrb	r2, [r7, #3]
 8009bee:	4611      	mov	r1, r2
 8009bf0:	6878      	ldr	r0, [r7, #4]
 8009bf2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009bf4:	2300      	movs	r3, #0
}
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	3708      	adds	r7, #8
 8009bfa:	46bd      	mov	sp, r7
 8009bfc:	bd80      	pop	{r7, pc}

08009bfe <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009bfe:	b580      	push	{r7, lr}
 8009c00:	b082      	sub	sp, #8
 8009c02:	af00      	add	r7, sp, #0
 8009c04:	6078      	str	r0, [r7, #4]
 8009c06:	460b      	mov	r3, r1
 8009c08:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	32ae      	adds	r2, #174	@ 0xae
 8009c14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d101      	bne.n	8009c20 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009c1c:	2303      	movs	r3, #3
 8009c1e:	e01c      	b.n	8009c5a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	2b03      	cmp	r3, #3
 8009c2a:	d115      	bne.n	8009c58 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	32ae      	adds	r2, #174	@ 0xae
 8009c36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d00b      	beq.n	8009c58 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	32ae      	adds	r2, #174	@ 0xae
 8009c4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c50:	78fa      	ldrb	r2, [r7, #3]
 8009c52:	4611      	mov	r1, r2
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009c58:	2300      	movs	r3, #0
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3708      	adds	r7, #8
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009c62:	b480      	push	{r7}
 8009c64:	b083      	sub	sp, #12
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009c6a:	2300      	movs	r3, #0
}
 8009c6c:	4618      	mov	r0, r3
 8009c6e:	370c      	adds	r7, #12
 8009c70:	46bd      	mov	sp, r7
 8009c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c76:	4770      	bx	lr

08009c78 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b084      	sub	sp, #16
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009c80:	2300      	movs	r3, #0
 8009c82:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2201      	movs	r2, #1
 8009c88:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d00e      	beq.n	8009cb4 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c9c:	685b      	ldr	r3, [r3, #4]
 8009c9e:	687a      	ldr	r2, [r7, #4]
 8009ca0:	6852      	ldr	r2, [r2, #4]
 8009ca2:	b2d2      	uxtb	r2, r2
 8009ca4:	4611      	mov	r1, r2
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	4798      	blx	r3
 8009caa:	4603      	mov	r3, r0
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d001      	beq.n	8009cb4 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009cb0:	2303      	movs	r3, #3
 8009cb2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3710      	adds	r7, #16
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009cbe:	b480      	push	{r7}
 8009cc0:	b083      	sub	sp, #12
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	6078      	str	r0, [r7, #4]
 8009cc6:	460b      	mov	r3, r1
 8009cc8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009cca:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009ccc:	4618      	mov	r0, r3
 8009cce:	370c      	adds	r7, #12
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd6:	4770      	bx	lr

08009cd8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009cd8:	b480      	push	{r7}
 8009cda:	b083      	sub	sp, #12
 8009cdc:	af00      	add	r7, sp, #0
 8009cde:	6078      	str	r0, [r7, #4]
 8009ce0:	460b      	mov	r3, r1
 8009ce2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009ce4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	370c      	adds	r7, #12
 8009cea:	46bd      	mov	sp, r7
 8009cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf0:	4770      	bx	lr

08009cf2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009cf2:	b580      	push	{r7, lr}
 8009cf4:	b086      	sub	sp, #24
 8009cf6:	af00      	add	r7, sp, #0
 8009cf8:	6078      	str	r0, [r7, #4]
 8009cfa:	460b      	mov	r3, r1
 8009cfc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8009d06:	2300      	movs	r3, #0
 8009d08:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	885b      	ldrh	r3, [r3, #2]
 8009d0e:	b29b      	uxth	r3, r3
 8009d10:	68fa      	ldr	r2, [r7, #12]
 8009d12:	7812      	ldrb	r2, [r2, #0]
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d91f      	bls.n	8009d58 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	781b      	ldrb	r3, [r3, #0]
 8009d1c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009d1e:	e013      	b.n	8009d48 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009d20:	f107 030a 	add.w	r3, r7, #10
 8009d24:	4619      	mov	r1, r3
 8009d26:	6978      	ldr	r0, [r7, #20]
 8009d28:	f000 f81b 	bl	8009d62 <USBD_GetNextDesc>
 8009d2c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009d2e:	697b      	ldr	r3, [r7, #20]
 8009d30:	785b      	ldrb	r3, [r3, #1]
 8009d32:	2b05      	cmp	r3, #5
 8009d34:	d108      	bne.n	8009d48 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	789b      	ldrb	r3, [r3, #2]
 8009d3e:	78fa      	ldrb	r2, [r7, #3]
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d008      	beq.n	8009d56 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8009d44:	2300      	movs	r3, #0
 8009d46:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	885b      	ldrh	r3, [r3, #2]
 8009d4c:	b29a      	uxth	r2, r3
 8009d4e:	897b      	ldrh	r3, [r7, #10]
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d8e5      	bhi.n	8009d20 <USBD_GetEpDesc+0x2e>
 8009d54:	e000      	b.n	8009d58 <USBD_GetEpDesc+0x66>
          break;
 8009d56:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8009d58:	693b      	ldr	r3, [r7, #16]
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	3718      	adds	r7, #24
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}

08009d62 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009d62:	b480      	push	{r7}
 8009d64:	b085      	sub	sp, #20
 8009d66:	af00      	add	r7, sp, #0
 8009d68:	6078      	str	r0, [r7, #4]
 8009d6a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	881b      	ldrh	r3, [r3, #0]
 8009d74:	68fa      	ldr	r2, [r7, #12]
 8009d76:	7812      	ldrb	r2, [r2, #0]
 8009d78:	4413      	add	r3, r2
 8009d7a:	b29a      	uxth	r2, r3
 8009d7c:	683b      	ldr	r3, [r7, #0]
 8009d7e:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	461a      	mov	r2, r3
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	4413      	add	r3, r2
 8009d8a:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009d8c:	68fb      	ldr	r3, [r7, #12]
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3714      	adds	r7, #20
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr

08009d9a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009d9a:	b480      	push	{r7}
 8009d9c:	b087      	sub	sp, #28
 8009d9e:	af00      	add	r7, sp, #0
 8009da0:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	781b      	ldrb	r3, [r3, #0]
 8009daa:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009dac:	697b      	ldr	r3, [r7, #20]
 8009dae:	3301      	adds	r3, #1
 8009db0:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	781b      	ldrb	r3, [r3, #0]
 8009db6:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009db8:	8a3b      	ldrh	r3, [r7, #16]
 8009dba:	021b      	lsls	r3, r3, #8
 8009dbc:	b21a      	sxth	r2, r3
 8009dbe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	b21b      	sxth	r3, r3
 8009dc6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009dc8:	89fb      	ldrh	r3, [r7, #14]
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	371c      	adds	r7, #28
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd4:	4770      	bx	lr
	...

08009dd8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b084      	sub	sp, #16
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
 8009de0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009de2:	2300      	movs	r3, #0
 8009de4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	781b      	ldrb	r3, [r3, #0]
 8009dea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009dee:	2b40      	cmp	r3, #64	@ 0x40
 8009df0:	d005      	beq.n	8009dfe <USBD_StdDevReq+0x26>
 8009df2:	2b40      	cmp	r3, #64	@ 0x40
 8009df4:	d857      	bhi.n	8009ea6 <USBD_StdDevReq+0xce>
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d00f      	beq.n	8009e1a <USBD_StdDevReq+0x42>
 8009dfa:	2b20      	cmp	r3, #32
 8009dfc:	d153      	bne.n	8009ea6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	32ae      	adds	r2, #174	@ 0xae
 8009e08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e0c:	689b      	ldr	r3, [r3, #8]
 8009e0e:	6839      	ldr	r1, [r7, #0]
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	4798      	blx	r3
 8009e14:	4603      	mov	r3, r0
 8009e16:	73fb      	strb	r3, [r7, #15]
      break;
 8009e18:	e04a      	b.n	8009eb0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	785b      	ldrb	r3, [r3, #1]
 8009e1e:	2b09      	cmp	r3, #9
 8009e20:	d83b      	bhi.n	8009e9a <USBD_StdDevReq+0xc2>
 8009e22:	a201      	add	r2, pc, #4	@ (adr r2, 8009e28 <USBD_StdDevReq+0x50>)
 8009e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e28:	08009e7d 	.word	0x08009e7d
 8009e2c:	08009e91 	.word	0x08009e91
 8009e30:	08009e9b 	.word	0x08009e9b
 8009e34:	08009e87 	.word	0x08009e87
 8009e38:	08009e9b 	.word	0x08009e9b
 8009e3c:	08009e5b 	.word	0x08009e5b
 8009e40:	08009e51 	.word	0x08009e51
 8009e44:	08009e9b 	.word	0x08009e9b
 8009e48:	08009e73 	.word	0x08009e73
 8009e4c:	08009e65 	.word	0x08009e65
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009e50:	6839      	ldr	r1, [r7, #0]
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 fa3c 	bl	800a2d0 <USBD_GetDescriptor>
          break;
 8009e58:	e024      	b.n	8009ea4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009e5a:	6839      	ldr	r1, [r7, #0]
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	f000 fba1 	bl	800a5a4 <USBD_SetAddress>
          break;
 8009e62:	e01f      	b.n	8009ea4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009e64:	6839      	ldr	r1, [r7, #0]
 8009e66:	6878      	ldr	r0, [r7, #4]
 8009e68:	f000 fbe0 	bl	800a62c <USBD_SetConfig>
 8009e6c:	4603      	mov	r3, r0
 8009e6e:	73fb      	strb	r3, [r7, #15]
          break;
 8009e70:	e018      	b.n	8009ea4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009e72:	6839      	ldr	r1, [r7, #0]
 8009e74:	6878      	ldr	r0, [r7, #4]
 8009e76:	f000 fc83 	bl	800a780 <USBD_GetConfig>
          break;
 8009e7a:	e013      	b.n	8009ea4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009e7c:	6839      	ldr	r1, [r7, #0]
 8009e7e:	6878      	ldr	r0, [r7, #4]
 8009e80:	f000 fcb4 	bl	800a7ec <USBD_GetStatus>
          break;
 8009e84:	e00e      	b.n	8009ea4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009e86:	6839      	ldr	r1, [r7, #0]
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f000 fce3 	bl	800a854 <USBD_SetFeature>
          break;
 8009e8e:	e009      	b.n	8009ea4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009e90:	6839      	ldr	r1, [r7, #0]
 8009e92:	6878      	ldr	r0, [r7, #4]
 8009e94:	f000 fd07 	bl	800a8a6 <USBD_ClrFeature>
          break;
 8009e98:	e004      	b.n	8009ea4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009e9a:	6839      	ldr	r1, [r7, #0]
 8009e9c:	6878      	ldr	r0, [r7, #4]
 8009e9e:	f000 fd5e 	bl	800a95e <USBD_CtlError>
          break;
 8009ea2:	bf00      	nop
      }
      break;
 8009ea4:	e004      	b.n	8009eb0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009ea6:	6839      	ldr	r1, [r7, #0]
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f000 fd58 	bl	800a95e <USBD_CtlError>
      break;
 8009eae:	bf00      	nop
  }

  return ret;
 8009eb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3710      	adds	r7, #16
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	bf00      	nop

08009ebc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b084      	sub	sp, #16
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
 8009ec4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009eca:	683b      	ldr	r3, [r7, #0]
 8009ecc:	781b      	ldrb	r3, [r3, #0]
 8009ece:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ed2:	2b40      	cmp	r3, #64	@ 0x40
 8009ed4:	d005      	beq.n	8009ee2 <USBD_StdItfReq+0x26>
 8009ed6:	2b40      	cmp	r3, #64	@ 0x40
 8009ed8:	d852      	bhi.n	8009f80 <USBD_StdItfReq+0xc4>
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d001      	beq.n	8009ee2 <USBD_StdItfReq+0x26>
 8009ede:	2b20      	cmp	r3, #32
 8009ee0:	d14e      	bne.n	8009f80 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ee8:	b2db      	uxtb	r3, r3
 8009eea:	3b01      	subs	r3, #1
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	d840      	bhi.n	8009f72 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	889b      	ldrh	r3, [r3, #4]
 8009ef4:	b2db      	uxtb	r3, r3
 8009ef6:	2b01      	cmp	r3, #1
 8009ef8:	d836      	bhi.n	8009f68 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	889b      	ldrh	r3, [r3, #4]
 8009efe:	b2db      	uxtb	r3, r3
 8009f00:	4619      	mov	r1, r3
 8009f02:	6878      	ldr	r0, [r7, #4]
 8009f04:	f7ff fedb 	bl	8009cbe <USBD_CoreFindIF>
 8009f08:	4603      	mov	r3, r0
 8009f0a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f0c:	7bbb      	ldrb	r3, [r7, #14]
 8009f0e:	2bff      	cmp	r3, #255	@ 0xff
 8009f10:	d01d      	beq.n	8009f4e <USBD_StdItfReq+0x92>
 8009f12:	7bbb      	ldrb	r3, [r7, #14]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d11a      	bne.n	8009f4e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009f18:	7bba      	ldrb	r2, [r7, #14]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	32ae      	adds	r2, #174	@ 0xae
 8009f1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f22:	689b      	ldr	r3, [r3, #8]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d00f      	beq.n	8009f48 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009f28:	7bba      	ldrb	r2, [r7, #14]
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009f30:	7bba      	ldrb	r2, [r7, #14]
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	32ae      	adds	r2, #174	@ 0xae
 8009f36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	6839      	ldr	r1, [r7, #0]
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	4798      	blx	r3
 8009f42:	4603      	mov	r3, r0
 8009f44:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009f46:	e004      	b.n	8009f52 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009f48:	2303      	movs	r3, #3
 8009f4a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009f4c:	e001      	b.n	8009f52 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009f4e:	2303      	movs	r3, #3
 8009f50:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	88db      	ldrh	r3, [r3, #6]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d110      	bne.n	8009f7c <USBD_StdItfReq+0xc0>
 8009f5a:	7bfb      	ldrb	r3, [r7, #15]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d10d      	bne.n	8009f7c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f000 fdc7 	bl	800aaf4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009f66:	e009      	b.n	8009f7c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009f68:	6839      	ldr	r1, [r7, #0]
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f000 fcf7 	bl	800a95e <USBD_CtlError>
          break;
 8009f70:	e004      	b.n	8009f7c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009f72:	6839      	ldr	r1, [r7, #0]
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f000 fcf2 	bl	800a95e <USBD_CtlError>
          break;
 8009f7a:	e000      	b.n	8009f7e <USBD_StdItfReq+0xc2>
          break;
 8009f7c:	bf00      	nop
      }
      break;
 8009f7e:	e004      	b.n	8009f8a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009f80:	6839      	ldr	r1, [r7, #0]
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 fceb 	bl	800a95e <USBD_CtlError>
      break;
 8009f88:	bf00      	nop
  }

  return ret;
 8009f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3710      	adds	r7, #16
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b084      	sub	sp, #16
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
 8009f9c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	889b      	ldrh	r3, [r3, #4]
 8009fa6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	781b      	ldrb	r3, [r3, #0]
 8009fac:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009fb0:	2b40      	cmp	r3, #64	@ 0x40
 8009fb2:	d007      	beq.n	8009fc4 <USBD_StdEPReq+0x30>
 8009fb4:	2b40      	cmp	r3, #64	@ 0x40
 8009fb6:	f200 817f 	bhi.w	800a2b8 <USBD_StdEPReq+0x324>
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d02a      	beq.n	800a014 <USBD_StdEPReq+0x80>
 8009fbe:	2b20      	cmp	r3, #32
 8009fc0:	f040 817a 	bne.w	800a2b8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009fc4:	7bbb      	ldrb	r3, [r7, #14]
 8009fc6:	4619      	mov	r1, r3
 8009fc8:	6878      	ldr	r0, [r7, #4]
 8009fca:	f7ff fe85 	bl	8009cd8 <USBD_CoreFindEP>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009fd2:	7b7b      	ldrb	r3, [r7, #13]
 8009fd4:	2bff      	cmp	r3, #255	@ 0xff
 8009fd6:	f000 8174 	beq.w	800a2c2 <USBD_StdEPReq+0x32e>
 8009fda:	7b7b      	ldrb	r3, [r7, #13]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	f040 8170 	bne.w	800a2c2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009fe2:	7b7a      	ldrb	r2, [r7, #13]
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009fea:	7b7a      	ldrb	r2, [r7, #13]
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	32ae      	adds	r2, #174	@ 0xae
 8009ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ff4:	689b      	ldr	r3, [r3, #8]
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	f000 8163 	beq.w	800a2c2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009ffc:	7b7a      	ldrb	r2, [r7, #13]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	32ae      	adds	r2, #174	@ 0xae
 800a002:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a006:	689b      	ldr	r3, [r3, #8]
 800a008:	6839      	ldr	r1, [r7, #0]
 800a00a:	6878      	ldr	r0, [r7, #4]
 800a00c:	4798      	blx	r3
 800a00e:	4603      	mov	r3, r0
 800a010:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a012:	e156      	b.n	800a2c2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	785b      	ldrb	r3, [r3, #1]
 800a018:	2b03      	cmp	r3, #3
 800a01a:	d008      	beq.n	800a02e <USBD_StdEPReq+0x9a>
 800a01c:	2b03      	cmp	r3, #3
 800a01e:	f300 8145 	bgt.w	800a2ac <USBD_StdEPReq+0x318>
 800a022:	2b00      	cmp	r3, #0
 800a024:	f000 809b 	beq.w	800a15e <USBD_StdEPReq+0x1ca>
 800a028:	2b01      	cmp	r3, #1
 800a02a:	d03c      	beq.n	800a0a6 <USBD_StdEPReq+0x112>
 800a02c:	e13e      	b.n	800a2ac <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a034:	b2db      	uxtb	r3, r3
 800a036:	2b02      	cmp	r3, #2
 800a038:	d002      	beq.n	800a040 <USBD_StdEPReq+0xac>
 800a03a:	2b03      	cmp	r3, #3
 800a03c:	d016      	beq.n	800a06c <USBD_StdEPReq+0xd8>
 800a03e:	e02c      	b.n	800a09a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a040:	7bbb      	ldrb	r3, [r7, #14]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d00d      	beq.n	800a062 <USBD_StdEPReq+0xce>
 800a046:	7bbb      	ldrb	r3, [r7, #14]
 800a048:	2b80      	cmp	r3, #128	@ 0x80
 800a04a:	d00a      	beq.n	800a062 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a04c:	7bbb      	ldrb	r3, [r7, #14]
 800a04e:	4619      	mov	r1, r3
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	f001 f963 	bl	800b31c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a056:	2180      	movs	r1, #128	@ 0x80
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f001 f95f 	bl	800b31c <USBD_LL_StallEP>
 800a05e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a060:	e020      	b.n	800a0a4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a062:	6839      	ldr	r1, [r7, #0]
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f000 fc7a 	bl	800a95e <USBD_CtlError>
              break;
 800a06a:	e01b      	b.n	800a0a4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	885b      	ldrh	r3, [r3, #2]
 800a070:	2b00      	cmp	r3, #0
 800a072:	d10e      	bne.n	800a092 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a074:	7bbb      	ldrb	r3, [r7, #14]
 800a076:	2b00      	cmp	r3, #0
 800a078:	d00b      	beq.n	800a092 <USBD_StdEPReq+0xfe>
 800a07a:	7bbb      	ldrb	r3, [r7, #14]
 800a07c:	2b80      	cmp	r3, #128	@ 0x80
 800a07e:	d008      	beq.n	800a092 <USBD_StdEPReq+0xfe>
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	88db      	ldrh	r3, [r3, #6]
 800a084:	2b00      	cmp	r3, #0
 800a086:	d104      	bne.n	800a092 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a088:	7bbb      	ldrb	r3, [r7, #14]
 800a08a:	4619      	mov	r1, r3
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f001 f945 	bl	800b31c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f000 fd2e 	bl	800aaf4 <USBD_CtlSendStatus>

              break;
 800a098:	e004      	b.n	800a0a4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a09a:	6839      	ldr	r1, [r7, #0]
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f000 fc5e 	bl	800a95e <USBD_CtlError>
              break;
 800a0a2:	bf00      	nop
          }
          break;
 800a0a4:	e107      	b.n	800a2b6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0ac:	b2db      	uxtb	r3, r3
 800a0ae:	2b02      	cmp	r3, #2
 800a0b0:	d002      	beq.n	800a0b8 <USBD_StdEPReq+0x124>
 800a0b2:	2b03      	cmp	r3, #3
 800a0b4:	d016      	beq.n	800a0e4 <USBD_StdEPReq+0x150>
 800a0b6:	e04b      	b.n	800a150 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a0b8:	7bbb      	ldrb	r3, [r7, #14]
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d00d      	beq.n	800a0da <USBD_StdEPReq+0x146>
 800a0be:	7bbb      	ldrb	r3, [r7, #14]
 800a0c0:	2b80      	cmp	r3, #128	@ 0x80
 800a0c2:	d00a      	beq.n	800a0da <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a0c4:	7bbb      	ldrb	r3, [r7, #14]
 800a0c6:	4619      	mov	r1, r3
 800a0c8:	6878      	ldr	r0, [r7, #4]
 800a0ca:	f001 f927 	bl	800b31c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a0ce:	2180      	movs	r1, #128	@ 0x80
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f001 f923 	bl	800b31c <USBD_LL_StallEP>
 800a0d6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a0d8:	e040      	b.n	800a15c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a0da:	6839      	ldr	r1, [r7, #0]
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f000 fc3e 	bl	800a95e <USBD_CtlError>
              break;
 800a0e2:	e03b      	b.n	800a15c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a0e4:	683b      	ldr	r3, [r7, #0]
 800a0e6:	885b      	ldrh	r3, [r3, #2]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d136      	bne.n	800a15a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a0ec:	7bbb      	ldrb	r3, [r7, #14]
 800a0ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d004      	beq.n	800a100 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a0f6:	7bbb      	ldrb	r3, [r7, #14]
 800a0f8:	4619      	mov	r1, r3
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f001 f92d 	bl	800b35a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f000 fcf7 	bl	800aaf4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a106:	7bbb      	ldrb	r3, [r7, #14]
 800a108:	4619      	mov	r1, r3
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f7ff fde4 	bl	8009cd8 <USBD_CoreFindEP>
 800a110:	4603      	mov	r3, r0
 800a112:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a114:	7b7b      	ldrb	r3, [r7, #13]
 800a116:	2bff      	cmp	r3, #255	@ 0xff
 800a118:	d01f      	beq.n	800a15a <USBD_StdEPReq+0x1c6>
 800a11a:	7b7b      	ldrb	r3, [r7, #13]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d11c      	bne.n	800a15a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a120:	7b7a      	ldrb	r2, [r7, #13]
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a128:	7b7a      	ldrb	r2, [r7, #13]
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	32ae      	adds	r2, #174	@ 0xae
 800a12e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a132:	689b      	ldr	r3, [r3, #8]
 800a134:	2b00      	cmp	r3, #0
 800a136:	d010      	beq.n	800a15a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a138:	7b7a      	ldrb	r2, [r7, #13]
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	32ae      	adds	r2, #174	@ 0xae
 800a13e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	6839      	ldr	r1, [r7, #0]
 800a146:	6878      	ldr	r0, [r7, #4]
 800a148:	4798      	blx	r3
 800a14a:	4603      	mov	r3, r0
 800a14c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a14e:	e004      	b.n	800a15a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a150:	6839      	ldr	r1, [r7, #0]
 800a152:	6878      	ldr	r0, [r7, #4]
 800a154:	f000 fc03 	bl	800a95e <USBD_CtlError>
              break;
 800a158:	e000      	b.n	800a15c <USBD_StdEPReq+0x1c8>
              break;
 800a15a:	bf00      	nop
          }
          break;
 800a15c:	e0ab      	b.n	800a2b6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a164:	b2db      	uxtb	r3, r3
 800a166:	2b02      	cmp	r3, #2
 800a168:	d002      	beq.n	800a170 <USBD_StdEPReq+0x1dc>
 800a16a:	2b03      	cmp	r3, #3
 800a16c:	d032      	beq.n	800a1d4 <USBD_StdEPReq+0x240>
 800a16e:	e097      	b.n	800a2a0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a170:	7bbb      	ldrb	r3, [r7, #14]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d007      	beq.n	800a186 <USBD_StdEPReq+0x1f2>
 800a176:	7bbb      	ldrb	r3, [r7, #14]
 800a178:	2b80      	cmp	r3, #128	@ 0x80
 800a17a:	d004      	beq.n	800a186 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a17c:	6839      	ldr	r1, [r7, #0]
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 fbed 	bl	800a95e <USBD_CtlError>
                break;
 800a184:	e091      	b.n	800a2aa <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a186:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	da0b      	bge.n	800a1a6 <USBD_StdEPReq+0x212>
 800a18e:	7bbb      	ldrb	r3, [r7, #14]
 800a190:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a194:	4613      	mov	r3, r2
 800a196:	009b      	lsls	r3, r3, #2
 800a198:	4413      	add	r3, r2
 800a19a:	009b      	lsls	r3, r3, #2
 800a19c:	3310      	adds	r3, #16
 800a19e:	687a      	ldr	r2, [r7, #4]
 800a1a0:	4413      	add	r3, r2
 800a1a2:	3304      	adds	r3, #4
 800a1a4:	e00b      	b.n	800a1be <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a1a6:	7bbb      	ldrb	r3, [r7, #14]
 800a1a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a1ac:	4613      	mov	r3, r2
 800a1ae:	009b      	lsls	r3, r3, #2
 800a1b0:	4413      	add	r3, r2
 800a1b2:	009b      	lsls	r3, r3, #2
 800a1b4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a1b8:	687a      	ldr	r2, [r7, #4]
 800a1ba:	4413      	add	r3, r2
 800a1bc:	3304      	adds	r3, #4
 800a1be:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	2200      	movs	r2, #0
 800a1c4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	2202      	movs	r2, #2
 800a1ca:	4619      	mov	r1, r3
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f000 fc37 	bl	800aa40 <USBD_CtlSendData>
              break;
 800a1d2:	e06a      	b.n	800a2aa <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a1d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	da11      	bge.n	800a200 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a1dc:	7bbb      	ldrb	r3, [r7, #14]
 800a1de:	f003 020f 	and.w	r2, r3, #15
 800a1e2:	6879      	ldr	r1, [r7, #4]
 800a1e4:	4613      	mov	r3, r2
 800a1e6:	009b      	lsls	r3, r3, #2
 800a1e8:	4413      	add	r3, r2
 800a1ea:	009b      	lsls	r3, r3, #2
 800a1ec:	440b      	add	r3, r1
 800a1ee:	3324      	adds	r3, #36	@ 0x24
 800a1f0:	881b      	ldrh	r3, [r3, #0]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d117      	bne.n	800a226 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a1f6:	6839      	ldr	r1, [r7, #0]
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f000 fbb0 	bl	800a95e <USBD_CtlError>
                  break;
 800a1fe:	e054      	b.n	800a2aa <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a200:	7bbb      	ldrb	r3, [r7, #14]
 800a202:	f003 020f 	and.w	r2, r3, #15
 800a206:	6879      	ldr	r1, [r7, #4]
 800a208:	4613      	mov	r3, r2
 800a20a:	009b      	lsls	r3, r3, #2
 800a20c:	4413      	add	r3, r2
 800a20e:	009b      	lsls	r3, r3, #2
 800a210:	440b      	add	r3, r1
 800a212:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a216:	881b      	ldrh	r3, [r3, #0]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d104      	bne.n	800a226 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a21c:	6839      	ldr	r1, [r7, #0]
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f000 fb9d 	bl	800a95e <USBD_CtlError>
                  break;
 800a224:	e041      	b.n	800a2aa <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a226:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	da0b      	bge.n	800a246 <USBD_StdEPReq+0x2b2>
 800a22e:	7bbb      	ldrb	r3, [r7, #14]
 800a230:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a234:	4613      	mov	r3, r2
 800a236:	009b      	lsls	r3, r3, #2
 800a238:	4413      	add	r3, r2
 800a23a:	009b      	lsls	r3, r3, #2
 800a23c:	3310      	adds	r3, #16
 800a23e:	687a      	ldr	r2, [r7, #4]
 800a240:	4413      	add	r3, r2
 800a242:	3304      	adds	r3, #4
 800a244:	e00b      	b.n	800a25e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a246:	7bbb      	ldrb	r3, [r7, #14]
 800a248:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a24c:	4613      	mov	r3, r2
 800a24e:	009b      	lsls	r3, r3, #2
 800a250:	4413      	add	r3, r2
 800a252:	009b      	lsls	r3, r3, #2
 800a254:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a258:	687a      	ldr	r2, [r7, #4]
 800a25a:	4413      	add	r3, r2
 800a25c:	3304      	adds	r3, #4
 800a25e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a260:	7bbb      	ldrb	r3, [r7, #14]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d002      	beq.n	800a26c <USBD_StdEPReq+0x2d8>
 800a266:	7bbb      	ldrb	r3, [r7, #14]
 800a268:	2b80      	cmp	r3, #128	@ 0x80
 800a26a:	d103      	bne.n	800a274 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	2200      	movs	r2, #0
 800a270:	601a      	str	r2, [r3, #0]
 800a272:	e00e      	b.n	800a292 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a274:	7bbb      	ldrb	r3, [r7, #14]
 800a276:	4619      	mov	r1, r3
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f001 f88d 	bl	800b398 <USBD_LL_IsStallEP>
 800a27e:	4603      	mov	r3, r0
 800a280:	2b00      	cmp	r3, #0
 800a282:	d003      	beq.n	800a28c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	2201      	movs	r2, #1
 800a288:	601a      	str	r2, [r3, #0]
 800a28a:	e002      	b.n	800a292 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a28c:	68bb      	ldr	r3, [r7, #8]
 800a28e:	2200      	movs	r2, #0
 800a290:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	2202      	movs	r2, #2
 800a296:	4619      	mov	r1, r3
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 fbd1 	bl	800aa40 <USBD_CtlSendData>
              break;
 800a29e:	e004      	b.n	800a2aa <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a2a0:	6839      	ldr	r1, [r7, #0]
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f000 fb5b 	bl	800a95e <USBD_CtlError>
              break;
 800a2a8:	bf00      	nop
          }
          break;
 800a2aa:	e004      	b.n	800a2b6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a2ac:	6839      	ldr	r1, [r7, #0]
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f000 fb55 	bl	800a95e <USBD_CtlError>
          break;
 800a2b4:	bf00      	nop
      }
      break;
 800a2b6:	e005      	b.n	800a2c4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a2b8:	6839      	ldr	r1, [r7, #0]
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f000 fb4f 	bl	800a95e <USBD_CtlError>
      break;
 800a2c0:	e000      	b.n	800a2c4 <USBD_StdEPReq+0x330>
      break;
 800a2c2:	bf00      	nop
  }

  return ret;
 800a2c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3710      	adds	r7, #16
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}
	...

0800a2d0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b084      	sub	sp, #16
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
 800a2d8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a2de:	2300      	movs	r3, #0
 800a2e0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	885b      	ldrh	r3, [r3, #2]
 800a2ea:	0a1b      	lsrs	r3, r3, #8
 800a2ec:	b29b      	uxth	r3, r3
 800a2ee:	3b01      	subs	r3, #1
 800a2f0:	2b06      	cmp	r3, #6
 800a2f2:	f200 8128 	bhi.w	800a546 <USBD_GetDescriptor+0x276>
 800a2f6:	a201      	add	r2, pc, #4	@ (adr r2, 800a2fc <USBD_GetDescriptor+0x2c>)
 800a2f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2fc:	0800a319 	.word	0x0800a319
 800a300:	0800a331 	.word	0x0800a331
 800a304:	0800a371 	.word	0x0800a371
 800a308:	0800a547 	.word	0x0800a547
 800a30c:	0800a547 	.word	0x0800a547
 800a310:	0800a4e7 	.word	0x0800a4e7
 800a314:	0800a513 	.word	0x0800a513
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	687a      	ldr	r2, [r7, #4]
 800a322:	7c12      	ldrb	r2, [r2, #16]
 800a324:	f107 0108 	add.w	r1, r7, #8
 800a328:	4610      	mov	r0, r2
 800a32a:	4798      	blx	r3
 800a32c:	60f8      	str	r0, [r7, #12]
      break;
 800a32e:	e112      	b.n	800a556 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	7c1b      	ldrb	r3, [r3, #16]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d10d      	bne.n	800a354 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a33e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a340:	f107 0208 	add.w	r2, r7, #8
 800a344:	4610      	mov	r0, r2
 800a346:	4798      	blx	r3
 800a348:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	3301      	adds	r3, #1
 800a34e:	2202      	movs	r2, #2
 800a350:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a352:	e100      	b.n	800a556 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a35a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a35c:	f107 0208 	add.w	r2, r7, #8
 800a360:	4610      	mov	r0, r2
 800a362:	4798      	blx	r3
 800a364:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	3301      	adds	r3, #1
 800a36a:	2202      	movs	r2, #2
 800a36c:	701a      	strb	r2, [r3, #0]
      break;
 800a36e:	e0f2      	b.n	800a556 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	885b      	ldrh	r3, [r3, #2]
 800a374:	b2db      	uxtb	r3, r3
 800a376:	2b05      	cmp	r3, #5
 800a378:	f200 80ac 	bhi.w	800a4d4 <USBD_GetDescriptor+0x204>
 800a37c:	a201      	add	r2, pc, #4	@ (adr r2, 800a384 <USBD_GetDescriptor+0xb4>)
 800a37e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a382:	bf00      	nop
 800a384:	0800a39d 	.word	0x0800a39d
 800a388:	0800a3d1 	.word	0x0800a3d1
 800a38c:	0800a405 	.word	0x0800a405
 800a390:	0800a439 	.word	0x0800a439
 800a394:	0800a46d 	.word	0x0800a46d
 800a398:	0800a4a1 	.word	0x0800a4a1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3a2:	685b      	ldr	r3, [r3, #4]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d00b      	beq.n	800a3c0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	687a      	ldr	r2, [r7, #4]
 800a3b2:	7c12      	ldrb	r2, [r2, #16]
 800a3b4:	f107 0108 	add.w	r1, r7, #8
 800a3b8:	4610      	mov	r0, r2
 800a3ba:	4798      	blx	r3
 800a3bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a3be:	e091      	b.n	800a4e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a3c0:	6839      	ldr	r1, [r7, #0]
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f000 facb 	bl	800a95e <USBD_CtlError>
            err++;
 800a3c8:	7afb      	ldrb	r3, [r7, #11]
 800a3ca:	3301      	adds	r3, #1
 800a3cc:	72fb      	strb	r3, [r7, #11]
          break;
 800a3ce:	e089      	b.n	800a4e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3d6:	689b      	ldr	r3, [r3, #8]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d00b      	beq.n	800a3f4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a3e2:	689b      	ldr	r3, [r3, #8]
 800a3e4:	687a      	ldr	r2, [r7, #4]
 800a3e6:	7c12      	ldrb	r2, [r2, #16]
 800a3e8:	f107 0108 	add.w	r1, r7, #8
 800a3ec:	4610      	mov	r0, r2
 800a3ee:	4798      	blx	r3
 800a3f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a3f2:	e077      	b.n	800a4e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a3f4:	6839      	ldr	r1, [r7, #0]
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 fab1 	bl	800a95e <USBD_CtlError>
            err++;
 800a3fc:	7afb      	ldrb	r3, [r7, #11]
 800a3fe:	3301      	adds	r3, #1
 800a400:	72fb      	strb	r3, [r7, #11]
          break;
 800a402:	e06f      	b.n	800a4e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a40a:	68db      	ldr	r3, [r3, #12]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d00b      	beq.n	800a428 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a416:	68db      	ldr	r3, [r3, #12]
 800a418:	687a      	ldr	r2, [r7, #4]
 800a41a:	7c12      	ldrb	r2, [r2, #16]
 800a41c:	f107 0108 	add.w	r1, r7, #8
 800a420:	4610      	mov	r0, r2
 800a422:	4798      	blx	r3
 800a424:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a426:	e05d      	b.n	800a4e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a428:	6839      	ldr	r1, [r7, #0]
 800a42a:	6878      	ldr	r0, [r7, #4]
 800a42c:	f000 fa97 	bl	800a95e <USBD_CtlError>
            err++;
 800a430:	7afb      	ldrb	r3, [r7, #11]
 800a432:	3301      	adds	r3, #1
 800a434:	72fb      	strb	r3, [r7, #11]
          break;
 800a436:	e055      	b.n	800a4e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a43e:	691b      	ldr	r3, [r3, #16]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d00b      	beq.n	800a45c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a44a:	691b      	ldr	r3, [r3, #16]
 800a44c:	687a      	ldr	r2, [r7, #4]
 800a44e:	7c12      	ldrb	r2, [r2, #16]
 800a450:	f107 0108 	add.w	r1, r7, #8
 800a454:	4610      	mov	r0, r2
 800a456:	4798      	blx	r3
 800a458:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a45a:	e043      	b.n	800a4e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a45c:	6839      	ldr	r1, [r7, #0]
 800a45e:	6878      	ldr	r0, [r7, #4]
 800a460:	f000 fa7d 	bl	800a95e <USBD_CtlError>
            err++;
 800a464:	7afb      	ldrb	r3, [r7, #11]
 800a466:	3301      	adds	r3, #1
 800a468:	72fb      	strb	r3, [r7, #11]
          break;
 800a46a:	e03b      	b.n	800a4e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a472:	695b      	ldr	r3, [r3, #20]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d00b      	beq.n	800a490 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a47e:	695b      	ldr	r3, [r3, #20]
 800a480:	687a      	ldr	r2, [r7, #4]
 800a482:	7c12      	ldrb	r2, [r2, #16]
 800a484:	f107 0108 	add.w	r1, r7, #8
 800a488:	4610      	mov	r0, r2
 800a48a:	4798      	blx	r3
 800a48c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a48e:	e029      	b.n	800a4e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a490:	6839      	ldr	r1, [r7, #0]
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f000 fa63 	bl	800a95e <USBD_CtlError>
            err++;
 800a498:	7afb      	ldrb	r3, [r7, #11]
 800a49a:	3301      	adds	r3, #1
 800a49c:	72fb      	strb	r3, [r7, #11]
          break;
 800a49e:	e021      	b.n	800a4e4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4a6:	699b      	ldr	r3, [r3, #24]
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d00b      	beq.n	800a4c4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a4b2:	699b      	ldr	r3, [r3, #24]
 800a4b4:	687a      	ldr	r2, [r7, #4]
 800a4b6:	7c12      	ldrb	r2, [r2, #16]
 800a4b8:	f107 0108 	add.w	r1, r7, #8
 800a4bc:	4610      	mov	r0, r2
 800a4be:	4798      	blx	r3
 800a4c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a4c2:	e00f      	b.n	800a4e4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a4c4:	6839      	ldr	r1, [r7, #0]
 800a4c6:	6878      	ldr	r0, [r7, #4]
 800a4c8:	f000 fa49 	bl	800a95e <USBD_CtlError>
            err++;
 800a4cc:	7afb      	ldrb	r3, [r7, #11]
 800a4ce:	3301      	adds	r3, #1
 800a4d0:	72fb      	strb	r3, [r7, #11]
          break;
 800a4d2:	e007      	b.n	800a4e4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800a4d4:	6839      	ldr	r1, [r7, #0]
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f000 fa41 	bl	800a95e <USBD_CtlError>
          err++;
 800a4dc:	7afb      	ldrb	r3, [r7, #11]
 800a4de:	3301      	adds	r3, #1
 800a4e0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800a4e2:	bf00      	nop
      }
      break;
 800a4e4:	e037      	b.n	800a556 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	7c1b      	ldrb	r3, [r3, #16]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d109      	bne.n	800a502 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a4f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a4f6:	f107 0208 	add.w	r2, r7, #8
 800a4fa:	4610      	mov	r0, r2
 800a4fc:	4798      	blx	r3
 800a4fe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a500:	e029      	b.n	800a556 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a502:	6839      	ldr	r1, [r7, #0]
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f000 fa2a 	bl	800a95e <USBD_CtlError>
        err++;
 800a50a:	7afb      	ldrb	r3, [r7, #11]
 800a50c:	3301      	adds	r3, #1
 800a50e:	72fb      	strb	r3, [r7, #11]
      break;
 800a510:	e021      	b.n	800a556 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	7c1b      	ldrb	r3, [r3, #16]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d10d      	bne.n	800a536 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a522:	f107 0208 	add.w	r2, r7, #8
 800a526:	4610      	mov	r0, r2
 800a528:	4798      	blx	r3
 800a52a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	3301      	adds	r3, #1
 800a530:	2207      	movs	r2, #7
 800a532:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a534:	e00f      	b.n	800a556 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a536:	6839      	ldr	r1, [r7, #0]
 800a538:	6878      	ldr	r0, [r7, #4]
 800a53a:	f000 fa10 	bl	800a95e <USBD_CtlError>
        err++;
 800a53e:	7afb      	ldrb	r3, [r7, #11]
 800a540:	3301      	adds	r3, #1
 800a542:	72fb      	strb	r3, [r7, #11]
      break;
 800a544:	e007      	b.n	800a556 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a546:	6839      	ldr	r1, [r7, #0]
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f000 fa08 	bl	800a95e <USBD_CtlError>
      err++;
 800a54e:	7afb      	ldrb	r3, [r7, #11]
 800a550:	3301      	adds	r3, #1
 800a552:	72fb      	strb	r3, [r7, #11]
      break;
 800a554:	bf00      	nop
  }

  if (err != 0U)
 800a556:	7afb      	ldrb	r3, [r7, #11]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d11e      	bne.n	800a59a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	88db      	ldrh	r3, [r3, #6]
 800a560:	2b00      	cmp	r3, #0
 800a562:	d016      	beq.n	800a592 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a564:	893b      	ldrh	r3, [r7, #8]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d00e      	beq.n	800a588 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a56a:	683b      	ldr	r3, [r7, #0]
 800a56c:	88da      	ldrh	r2, [r3, #6]
 800a56e:	893b      	ldrh	r3, [r7, #8]
 800a570:	4293      	cmp	r3, r2
 800a572:	bf28      	it	cs
 800a574:	4613      	movcs	r3, r2
 800a576:	b29b      	uxth	r3, r3
 800a578:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a57a:	893b      	ldrh	r3, [r7, #8]
 800a57c:	461a      	mov	r2, r3
 800a57e:	68f9      	ldr	r1, [r7, #12]
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f000 fa5d 	bl	800aa40 <USBD_CtlSendData>
 800a586:	e009      	b.n	800a59c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a588:	6839      	ldr	r1, [r7, #0]
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f000 f9e7 	bl	800a95e <USBD_CtlError>
 800a590:	e004      	b.n	800a59c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f000 faae 	bl	800aaf4 <USBD_CtlSendStatus>
 800a598:	e000      	b.n	800a59c <USBD_GetDescriptor+0x2cc>
    return;
 800a59a:	bf00      	nop
  }
}
 800a59c:	3710      	adds	r7, #16
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}
 800a5a2:	bf00      	nop

0800a5a4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b084      	sub	sp, #16
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
 800a5ac:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	889b      	ldrh	r3, [r3, #4]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d131      	bne.n	800a61a <USBD_SetAddress+0x76>
 800a5b6:	683b      	ldr	r3, [r7, #0]
 800a5b8:	88db      	ldrh	r3, [r3, #6]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d12d      	bne.n	800a61a <USBD_SetAddress+0x76>
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	885b      	ldrh	r3, [r3, #2]
 800a5c2:	2b7f      	cmp	r3, #127	@ 0x7f
 800a5c4:	d829      	bhi.n	800a61a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	885b      	ldrh	r3, [r3, #2]
 800a5ca:	b2db      	uxtb	r3, r3
 800a5cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5d0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5d8:	b2db      	uxtb	r3, r3
 800a5da:	2b03      	cmp	r3, #3
 800a5dc:	d104      	bne.n	800a5e8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a5de:	6839      	ldr	r1, [r7, #0]
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f000 f9bc 	bl	800a95e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5e6:	e01d      	b.n	800a624 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	7bfa      	ldrb	r2, [r7, #15]
 800a5ec:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a5f0:	7bfb      	ldrb	r3, [r7, #15]
 800a5f2:	4619      	mov	r1, r3
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f000 fefb 	bl	800b3f0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a5fa:	6878      	ldr	r0, [r7, #4]
 800a5fc:	f000 fa7a 	bl	800aaf4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a600:	7bfb      	ldrb	r3, [r7, #15]
 800a602:	2b00      	cmp	r3, #0
 800a604:	d004      	beq.n	800a610 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2202      	movs	r2, #2
 800a60a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a60e:	e009      	b.n	800a624 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2201      	movs	r2, #1
 800a614:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a618:	e004      	b.n	800a624 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a61a:	6839      	ldr	r1, [r7, #0]
 800a61c:	6878      	ldr	r0, [r7, #4]
 800a61e:	f000 f99e 	bl	800a95e <USBD_CtlError>
  }
}
 800a622:	bf00      	nop
 800a624:	bf00      	nop
 800a626:	3710      	adds	r7, #16
 800a628:	46bd      	mov	sp, r7
 800a62a:	bd80      	pop	{r7, pc}

0800a62c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b084      	sub	sp, #16
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
 800a634:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a636:	2300      	movs	r3, #0
 800a638:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	885b      	ldrh	r3, [r3, #2]
 800a63e:	b2da      	uxtb	r2, r3
 800a640:	4b4e      	ldr	r3, [pc, #312]	@ (800a77c <USBD_SetConfig+0x150>)
 800a642:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a644:	4b4d      	ldr	r3, [pc, #308]	@ (800a77c <USBD_SetConfig+0x150>)
 800a646:	781b      	ldrb	r3, [r3, #0]
 800a648:	2b01      	cmp	r3, #1
 800a64a:	d905      	bls.n	800a658 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a64c:	6839      	ldr	r1, [r7, #0]
 800a64e:	6878      	ldr	r0, [r7, #4]
 800a650:	f000 f985 	bl	800a95e <USBD_CtlError>
    return USBD_FAIL;
 800a654:	2303      	movs	r3, #3
 800a656:	e08c      	b.n	800a772 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a65e:	b2db      	uxtb	r3, r3
 800a660:	2b02      	cmp	r3, #2
 800a662:	d002      	beq.n	800a66a <USBD_SetConfig+0x3e>
 800a664:	2b03      	cmp	r3, #3
 800a666:	d029      	beq.n	800a6bc <USBD_SetConfig+0x90>
 800a668:	e075      	b.n	800a756 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a66a:	4b44      	ldr	r3, [pc, #272]	@ (800a77c <USBD_SetConfig+0x150>)
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d020      	beq.n	800a6b4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a672:	4b42      	ldr	r3, [pc, #264]	@ (800a77c <USBD_SetConfig+0x150>)
 800a674:	781b      	ldrb	r3, [r3, #0]
 800a676:	461a      	mov	r2, r3
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a67c:	4b3f      	ldr	r3, [pc, #252]	@ (800a77c <USBD_SetConfig+0x150>)
 800a67e:	781b      	ldrb	r3, [r3, #0]
 800a680:	4619      	mov	r1, r3
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f7fe ffe3 	bl	800964e <USBD_SetClassConfig>
 800a688:	4603      	mov	r3, r0
 800a68a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a68c:	7bfb      	ldrb	r3, [r7, #15]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d008      	beq.n	800a6a4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a692:	6839      	ldr	r1, [r7, #0]
 800a694:	6878      	ldr	r0, [r7, #4]
 800a696:	f000 f962 	bl	800a95e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2202      	movs	r2, #2
 800a69e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a6a2:	e065      	b.n	800a770 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a6a4:	6878      	ldr	r0, [r7, #4]
 800a6a6:	f000 fa25 	bl	800aaf4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2203      	movs	r2, #3
 800a6ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a6b2:	e05d      	b.n	800a770 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f000 fa1d 	bl	800aaf4 <USBD_CtlSendStatus>
      break;
 800a6ba:	e059      	b.n	800a770 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a6bc:	4b2f      	ldr	r3, [pc, #188]	@ (800a77c <USBD_SetConfig+0x150>)
 800a6be:	781b      	ldrb	r3, [r3, #0]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d112      	bne.n	800a6ea <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2202      	movs	r2, #2
 800a6c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a6cc:	4b2b      	ldr	r3, [pc, #172]	@ (800a77c <USBD_SetConfig+0x150>)
 800a6ce:	781b      	ldrb	r3, [r3, #0]
 800a6d0:	461a      	mov	r2, r3
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a6d6:	4b29      	ldr	r3, [pc, #164]	@ (800a77c <USBD_SetConfig+0x150>)
 800a6d8:	781b      	ldrb	r3, [r3, #0]
 800a6da:	4619      	mov	r1, r3
 800a6dc:	6878      	ldr	r0, [r7, #4]
 800a6de:	f7fe ffd2 	bl	8009686 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f000 fa06 	bl	800aaf4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a6e8:	e042      	b.n	800a770 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a6ea:	4b24      	ldr	r3, [pc, #144]	@ (800a77c <USBD_SetConfig+0x150>)
 800a6ec:	781b      	ldrb	r3, [r3, #0]
 800a6ee:	461a      	mov	r2, r3
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	685b      	ldr	r3, [r3, #4]
 800a6f4:	429a      	cmp	r2, r3
 800a6f6:	d02a      	beq.n	800a74e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	685b      	ldr	r3, [r3, #4]
 800a6fc:	b2db      	uxtb	r3, r3
 800a6fe:	4619      	mov	r1, r3
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f7fe ffc0 	bl	8009686 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a706:	4b1d      	ldr	r3, [pc, #116]	@ (800a77c <USBD_SetConfig+0x150>)
 800a708:	781b      	ldrb	r3, [r3, #0]
 800a70a:	461a      	mov	r2, r3
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a710:	4b1a      	ldr	r3, [pc, #104]	@ (800a77c <USBD_SetConfig+0x150>)
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	4619      	mov	r1, r3
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f7fe ff99 	bl	800964e <USBD_SetClassConfig>
 800a71c:	4603      	mov	r3, r0
 800a71e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a720:	7bfb      	ldrb	r3, [r7, #15]
 800a722:	2b00      	cmp	r3, #0
 800a724:	d00f      	beq.n	800a746 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a726:	6839      	ldr	r1, [r7, #0]
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f000 f918 	bl	800a95e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	685b      	ldr	r3, [r3, #4]
 800a732:	b2db      	uxtb	r3, r3
 800a734:	4619      	mov	r1, r3
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f7fe ffa5 	bl	8009686 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2202      	movs	r2, #2
 800a740:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a744:	e014      	b.n	800a770 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a746:	6878      	ldr	r0, [r7, #4]
 800a748:	f000 f9d4 	bl	800aaf4 <USBD_CtlSendStatus>
      break;
 800a74c:	e010      	b.n	800a770 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a74e:	6878      	ldr	r0, [r7, #4]
 800a750:	f000 f9d0 	bl	800aaf4 <USBD_CtlSendStatus>
      break;
 800a754:	e00c      	b.n	800a770 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a756:	6839      	ldr	r1, [r7, #0]
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f000 f900 	bl	800a95e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a75e:	4b07      	ldr	r3, [pc, #28]	@ (800a77c <USBD_SetConfig+0x150>)
 800a760:	781b      	ldrb	r3, [r3, #0]
 800a762:	4619      	mov	r1, r3
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f7fe ff8e 	bl	8009686 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a76a:	2303      	movs	r3, #3
 800a76c:	73fb      	strb	r3, [r7, #15]
      break;
 800a76e:	bf00      	nop
  }

  return ret;
 800a770:	7bfb      	ldrb	r3, [r7, #15]
}
 800a772:	4618      	mov	r0, r3
 800a774:	3710      	adds	r7, #16
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}
 800a77a:	bf00      	nop
 800a77c:	20000758 	.word	0x20000758

0800a780 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b082      	sub	sp, #8
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	88db      	ldrh	r3, [r3, #6]
 800a78e:	2b01      	cmp	r3, #1
 800a790:	d004      	beq.n	800a79c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a792:	6839      	ldr	r1, [r7, #0]
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	f000 f8e2 	bl	800a95e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a79a:	e023      	b.n	800a7e4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7a2:	b2db      	uxtb	r3, r3
 800a7a4:	2b02      	cmp	r3, #2
 800a7a6:	dc02      	bgt.n	800a7ae <USBD_GetConfig+0x2e>
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	dc03      	bgt.n	800a7b4 <USBD_GetConfig+0x34>
 800a7ac:	e015      	b.n	800a7da <USBD_GetConfig+0x5a>
 800a7ae:	2b03      	cmp	r3, #3
 800a7b0:	d00b      	beq.n	800a7ca <USBD_GetConfig+0x4a>
 800a7b2:	e012      	b.n	800a7da <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	3308      	adds	r3, #8
 800a7be:	2201      	movs	r2, #1
 800a7c0:	4619      	mov	r1, r3
 800a7c2:	6878      	ldr	r0, [r7, #4]
 800a7c4:	f000 f93c 	bl	800aa40 <USBD_CtlSendData>
        break;
 800a7c8:	e00c      	b.n	800a7e4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	3304      	adds	r3, #4
 800a7ce:	2201      	movs	r2, #1
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 f934 	bl	800aa40 <USBD_CtlSendData>
        break;
 800a7d8:	e004      	b.n	800a7e4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a7da:	6839      	ldr	r1, [r7, #0]
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 f8be 	bl	800a95e <USBD_CtlError>
        break;
 800a7e2:	bf00      	nop
}
 800a7e4:	bf00      	nop
 800a7e6:	3708      	adds	r7, #8
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}

0800a7ec <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b082      	sub	sp, #8
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
 800a7f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7fc:	b2db      	uxtb	r3, r3
 800a7fe:	3b01      	subs	r3, #1
 800a800:	2b02      	cmp	r3, #2
 800a802:	d81e      	bhi.n	800a842 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	88db      	ldrh	r3, [r3, #6]
 800a808:	2b02      	cmp	r3, #2
 800a80a:	d004      	beq.n	800a816 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a80c:	6839      	ldr	r1, [r7, #0]
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	f000 f8a5 	bl	800a95e <USBD_CtlError>
        break;
 800a814:	e01a      	b.n	800a84c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	2201      	movs	r2, #1
 800a81a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a822:	2b00      	cmp	r3, #0
 800a824:	d005      	beq.n	800a832 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	68db      	ldr	r3, [r3, #12]
 800a82a:	f043 0202 	orr.w	r2, r3, #2
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	330c      	adds	r3, #12
 800a836:	2202      	movs	r2, #2
 800a838:	4619      	mov	r1, r3
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f000 f900 	bl	800aa40 <USBD_CtlSendData>
      break;
 800a840:	e004      	b.n	800a84c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a842:	6839      	ldr	r1, [r7, #0]
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f000 f88a 	bl	800a95e <USBD_CtlError>
      break;
 800a84a:	bf00      	nop
  }
}
 800a84c:	bf00      	nop
 800a84e:	3708      	adds	r7, #8
 800a850:	46bd      	mov	sp, r7
 800a852:	bd80      	pop	{r7, pc}

0800a854 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b082      	sub	sp, #8
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
 800a85c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	885b      	ldrh	r3, [r3, #2]
 800a862:	2b01      	cmp	r3, #1
 800a864:	d107      	bne.n	800a876 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	2201      	movs	r2, #1
 800a86a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f000 f940 	bl	800aaf4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a874:	e013      	b.n	800a89e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	885b      	ldrh	r3, [r3, #2]
 800a87a:	2b02      	cmp	r3, #2
 800a87c:	d10b      	bne.n	800a896 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	889b      	ldrh	r3, [r3, #4]
 800a882:	0a1b      	lsrs	r3, r3, #8
 800a884:	b29b      	uxth	r3, r3
 800a886:	b2da      	uxtb	r2, r3
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a88e:	6878      	ldr	r0, [r7, #4]
 800a890:	f000 f930 	bl	800aaf4 <USBD_CtlSendStatus>
}
 800a894:	e003      	b.n	800a89e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a896:	6839      	ldr	r1, [r7, #0]
 800a898:	6878      	ldr	r0, [r7, #4]
 800a89a:	f000 f860 	bl	800a95e <USBD_CtlError>
}
 800a89e:	bf00      	nop
 800a8a0:	3708      	adds	r7, #8
 800a8a2:	46bd      	mov	sp, r7
 800a8a4:	bd80      	pop	{r7, pc}

0800a8a6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a8a6:	b580      	push	{r7, lr}
 800a8a8:	b082      	sub	sp, #8
 800a8aa:	af00      	add	r7, sp, #0
 800a8ac:	6078      	str	r0, [r7, #4]
 800a8ae:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8b6:	b2db      	uxtb	r3, r3
 800a8b8:	3b01      	subs	r3, #1
 800a8ba:	2b02      	cmp	r3, #2
 800a8bc:	d80b      	bhi.n	800a8d6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	885b      	ldrh	r3, [r3, #2]
 800a8c2:	2b01      	cmp	r3, #1
 800a8c4:	d10c      	bne.n	800a8e0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f000 f910 	bl	800aaf4 <USBD_CtlSendStatus>
      }
      break;
 800a8d4:	e004      	b.n	800a8e0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a8d6:	6839      	ldr	r1, [r7, #0]
 800a8d8:	6878      	ldr	r0, [r7, #4]
 800a8da:	f000 f840 	bl	800a95e <USBD_CtlError>
      break;
 800a8de:	e000      	b.n	800a8e2 <USBD_ClrFeature+0x3c>
      break;
 800a8e0:	bf00      	nop
  }
}
 800a8e2:	bf00      	nop
 800a8e4:	3708      	adds	r7, #8
 800a8e6:	46bd      	mov	sp, r7
 800a8e8:	bd80      	pop	{r7, pc}

0800a8ea <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a8ea:	b580      	push	{r7, lr}
 800a8ec:	b084      	sub	sp, #16
 800a8ee:	af00      	add	r7, sp, #0
 800a8f0:	6078      	str	r0, [r7, #4]
 800a8f2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	781a      	ldrb	r2, [r3, #0]
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	3301      	adds	r3, #1
 800a904:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	781a      	ldrb	r2, [r3, #0]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	3301      	adds	r3, #1
 800a912:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a914:	68f8      	ldr	r0, [r7, #12]
 800a916:	f7ff fa40 	bl	8009d9a <SWAPBYTE>
 800a91a:	4603      	mov	r3, r0
 800a91c:	461a      	mov	r2, r3
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	3301      	adds	r3, #1
 800a926:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	3301      	adds	r3, #1
 800a92c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a92e:	68f8      	ldr	r0, [r7, #12]
 800a930:	f7ff fa33 	bl	8009d9a <SWAPBYTE>
 800a934:	4603      	mov	r3, r0
 800a936:	461a      	mov	r2, r3
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	3301      	adds	r3, #1
 800a940:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	3301      	adds	r3, #1
 800a946:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a948:	68f8      	ldr	r0, [r7, #12]
 800a94a:	f7ff fa26 	bl	8009d9a <SWAPBYTE>
 800a94e:	4603      	mov	r3, r0
 800a950:	461a      	mov	r2, r3
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	80da      	strh	r2, [r3, #6]
}
 800a956:	bf00      	nop
 800a958:	3710      	adds	r7, #16
 800a95a:	46bd      	mov	sp, r7
 800a95c:	bd80      	pop	{r7, pc}

0800a95e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a95e:	b580      	push	{r7, lr}
 800a960:	b082      	sub	sp, #8
 800a962:	af00      	add	r7, sp, #0
 800a964:	6078      	str	r0, [r7, #4]
 800a966:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a968:	2180      	movs	r1, #128	@ 0x80
 800a96a:	6878      	ldr	r0, [r7, #4]
 800a96c:	f000 fcd6 	bl	800b31c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a970:	2100      	movs	r1, #0
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f000 fcd2 	bl	800b31c <USBD_LL_StallEP>
}
 800a978:	bf00      	nop
 800a97a:	3708      	adds	r7, #8
 800a97c:	46bd      	mov	sp, r7
 800a97e:	bd80      	pop	{r7, pc}

0800a980 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a980:	b580      	push	{r7, lr}
 800a982:	b086      	sub	sp, #24
 800a984:	af00      	add	r7, sp, #0
 800a986:	60f8      	str	r0, [r7, #12]
 800a988:	60b9      	str	r1, [r7, #8]
 800a98a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a98c:	2300      	movs	r3, #0
 800a98e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	2b00      	cmp	r3, #0
 800a994:	d036      	beq.n	800aa04 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a99a:	6938      	ldr	r0, [r7, #16]
 800a99c:	f000 f836 	bl	800aa0c <USBD_GetLen>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	3301      	adds	r3, #1
 800a9a4:	b29b      	uxth	r3, r3
 800a9a6:	005b      	lsls	r3, r3, #1
 800a9a8:	b29a      	uxth	r2, r3
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a9ae:	7dfb      	ldrb	r3, [r7, #23]
 800a9b0:	68ba      	ldr	r2, [r7, #8]
 800a9b2:	4413      	add	r3, r2
 800a9b4:	687a      	ldr	r2, [r7, #4]
 800a9b6:	7812      	ldrb	r2, [r2, #0]
 800a9b8:	701a      	strb	r2, [r3, #0]
  idx++;
 800a9ba:	7dfb      	ldrb	r3, [r7, #23]
 800a9bc:	3301      	adds	r3, #1
 800a9be:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a9c0:	7dfb      	ldrb	r3, [r7, #23]
 800a9c2:	68ba      	ldr	r2, [r7, #8]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	2203      	movs	r2, #3
 800a9c8:	701a      	strb	r2, [r3, #0]
  idx++;
 800a9ca:	7dfb      	ldrb	r3, [r7, #23]
 800a9cc:	3301      	adds	r3, #1
 800a9ce:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a9d0:	e013      	b.n	800a9fa <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a9d2:	7dfb      	ldrb	r3, [r7, #23]
 800a9d4:	68ba      	ldr	r2, [r7, #8]
 800a9d6:	4413      	add	r3, r2
 800a9d8:	693a      	ldr	r2, [r7, #16]
 800a9da:	7812      	ldrb	r2, [r2, #0]
 800a9dc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	3301      	adds	r3, #1
 800a9e2:	613b      	str	r3, [r7, #16]
    idx++;
 800a9e4:	7dfb      	ldrb	r3, [r7, #23]
 800a9e6:	3301      	adds	r3, #1
 800a9e8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a9ea:	7dfb      	ldrb	r3, [r7, #23]
 800a9ec:	68ba      	ldr	r2, [r7, #8]
 800a9ee:	4413      	add	r3, r2
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	701a      	strb	r2, [r3, #0]
    idx++;
 800a9f4:	7dfb      	ldrb	r3, [r7, #23]
 800a9f6:	3301      	adds	r3, #1
 800a9f8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	781b      	ldrb	r3, [r3, #0]
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d1e7      	bne.n	800a9d2 <USBD_GetString+0x52>
 800aa02:	e000      	b.n	800aa06 <USBD_GetString+0x86>
    return;
 800aa04:	bf00      	nop
  }
}
 800aa06:	3718      	adds	r7, #24
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	bd80      	pop	{r7, pc}

0800aa0c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b085      	sub	sp, #20
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800aa14:	2300      	movs	r3, #0
 800aa16:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800aa1c:	e005      	b.n	800aa2a <USBD_GetLen+0x1e>
  {
    len++;
 800aa1e:	7bfb      	ldrb	r3, [r7, #15]
 800aa20:	3301      	adds	r3, #1
 800aa22:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	3301      	adds	r3, #1
 800aa28:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800aa2a:	68bb      	ldr	r3, [r7, #8]
 800aa2c:	781b      	ldrb	r3, [r3, #0]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d1f5      	bne.n	800aa1e <USBD_GetLen+0x12>
  }

  return len;
 800aa32:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	3714      	adds	r7, #20
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3e:	4770      	bx	lr

0800aa40 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b084      	sub	sp, #16
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	60f8      	str	r0, [r7, #12]
 800aa48:	60b9      	str	r1, [r7, #8]
 800aa4a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	2202      	movs	r2, #2
 800aa50:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	687a      	ldr	r2, [r7, #4]
 800aa58:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	687a      	ldr	r2, [r7, #4]
 800aa5e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	68ba      	ldr	r2, [r7, #8]
 800aa64:	2100      	movs	r1, #0
 800aa66:	68f8      	ldr	r0, [r7, #12]
 800aa68:	f000 fce1 	bl	800b42e <USBD_LL_Transmit>

  return USBD_OK;
 800aa6c:	2300      	movs	r3, #0
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3710      	adds	r7, #16
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}

0800aa76 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800aa76:	b580      	push	{r7, lr}
 800aa78:	b084      	sub	sp, #16
 800aa7a:	af00      	add	r7, sp, #0
 800aa7c:	60f8      	str	r0, [r7, #12]
 800aa7e:	60b9      	str	r1, [r7, #8]
 800aa80:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	68ba      	ldr	r2, [r7, #8]
 800aa86:	2100      	movs	r1, #0
 800aa88:	68f8      	ldr	r0, [r7, #12]
 800aa8a:	f000 fcd0 	bl	800b42e <USBD_LL_Transmit>

  return USBD_OK;
 800aa8e:	2300      	movs	r3, #0
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	3710      	adds	r7, #16
 800aa94:	46bd      	mov	sp, r7
 800aa96:	bd80      	pop	{r7, pc}

0800aa98 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b084      	sub	sp, #16
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	60f8      	str	r0, [r7, #12]
 800aaa0:	60b9      	str	r1, [r7, #8]
 800aaa2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	2203      	movs	r2, #3
 800aaa8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	687a      	ldr	r2, [r7, #4]
 800aab0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	687a      	ldr	r2, [r7, #4]
 800aab8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	68ba      	ldr	r2, [r7, #8]
 800aac0:	2100      	movs	r1, #0
 800aac2:	68f8      	ldr	r0, [r7, #12]
 800aac4:	f000 fcd4 	bl	800b470 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aac8:	2300      	movs	r3, #0
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3710      	adds	r7, #16
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}

0800aad2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800aad2:	b580      	push	{r7, lr}
 800aad4:	b084      	sub	sp, #16
 800aad6:	af00      	add	r7, sp, #0
 800aad8:	60f8      	str	r0, [r7, #12]
 800aada:	60b9      	str	r1, [r7, #8]
 800aadc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	68ba      	ldr	r2, [r7, #8]
 800aae2:	2100      	movs	r1, #0
 800aae4:	68f8      	ldr	r0, [r7, #12]
 800aae6:	f000 fcc3 	bl	800b470 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aaea:	2300      	movs	r3, #0
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	3710      	adds	r7, #16
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}

0800aaf4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b082      	sub	sp, #8
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	2204      	movs	r2, #4
 800ab00:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ab04:	2300      	movs	r3, #0
 800ab06:	2200      	movs	r2, #0
 800ab08:	2100      	movs	r1, #0
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 fc8f 	bl	800b42e <USBD_LL_Transmit>

  return USBD_OK;
 800ab10:	2300      	movs	r3, #0
}
 800ab12:	4618      	mov	r0, r3
 800ab14:	3708      	adds	r7, #8
 800ab16:	46bd      	mov	sp, r7
 800ab18:	bd80      	pop	{r7, pc}

0800ab1a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ab1a:	b580      	push	{r7, lr}
 800ab1c:	b082      	sub	sp, #8
 800ab1e:	af00      	add	r7, sp, #0
 800ab20:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2205      	movs	r2, #5
 800ab26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	2100      	movs	r1, #0
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f000 fc9d 	bl	800b470 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ab36:	2300      	movs	r3, #0
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3708      	adds	r7, #8
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}

0800ab40 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ab44:	2200      	movs	r2, #0
 800ab46:	4912      	ldr	r1, [pc, #72]	@ (800ab90 <MX_USB_DEVICE_Init+0x50>)
 800ab48:	4812      	ldr	r0, [pc, #72]	@ (800ab94 <MX_USB_DEVICE_Init+0x54>)
 800ab4a:	f7fe fd03 	bl	8009554 <USBD_Init>
 800ab4e:	4603      	mov	r3, r0
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d001      	beq.n	800ab58 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ab54:	f7f7 faba 	bl	80020cc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ab58:	490f      	ldr	r1, [pc, #60]	@ (800ab98 <MX_USB_DEVICE_Init+0x58>)
 800ab5a:	480e      	ldr	r0, [pc, #56]	@ (800ab94 <MX_USB_DEVICE_Init+0x54>)
 800ab5c:	f7fe fd2a 	bl	80095b4 <USBD_RegisterClass>
 800ab60:	4603      	mov	r3, r0
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d001      	beq.n	800ab6a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ab66:	f7f7 fab1 	bl	80020cc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ab6a:	490c      	ldr	r1, [pc, #48]	@ (800ab9c <MX_USB_DEVICE_Init+0x5c>)
 800ab6c:	4809      	ldr	r0, [pc, #36]	@ (800ab94 <MX_USB_DEVICE_Init+0x54>)
 800ab6e:	f7fe fc21 	bl	80093b4 <USBD_CDC_RegisterInterface>
 800ab72:	4603      	mov	r3, r0
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d001      	beq.n	800ab7c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ab78:	f7f7 faa8 	bl	80020cc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ab7c:	4805      	ldr	r0, [pc, #20]	@ (800ab94 <MX_USB_DEVICE_Init+0x54>)
 800ab7e:	f7fe fd4f 	bl	8009620 <USBD_Start>
 800ab82:	4603      	mov	r3, r0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d001      	beq.n	800ab8c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ab88:	f7f7 faa0 	bl	80020cc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ab8c:	bf00      	nop
 800ab8e:	bd80      	pop	{r7, pc}
 800ab90:	200000ac 	.word	0x200000ac
 800ab94:	2000075c 	.word	0x2000075c
 800ab98:	20000018 	.word	0x20000018
 800ab9c:	20000098 	.word	0x20000098

0800aba0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aba4:	2200      	movs	r2, #0
 800aba6:	4905      	ldr	r1, [pc, #20]	@ (800abbc <CDC_Init_FS+0x1c>)
 800aba8:	4805      	ldr	r0, [pc, #20]	@ (800abc0 <CDC_Init_FS+0x20>)
 800abaa:	f7fe fc1d 	bl	80093e8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800abae:	4905      	ldr	r1, [pc, #20]	@ (800abc4 <CDC_Init_FS+0x24>)
 800abb0:	4803      	ldr	r0, [pc, #12]	@ (800abc0 <CDC_Init_FS+0x20>)
 800abb2:	f7fe fc3b 	bl	800942c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800abb6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800abb8:	4618      	mov	r0, r3
 800abba:	bd80      	pop	{r7, pc}
 800abbc:	20000e38 	.word	0x20000e38
 800abc0:	2000075c 	.word	0x2000075c
 800abc4:	20000a38 	.word	0x20000a38

0800abc8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800abc8:	b480      	push	{r7}
 800abca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800abcc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800abce:	4618      	mov	r0, r3
 800abd0:	46bd      	mov	sp, r7
 800abd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd6:	4770      	bx	lr

0800abd8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800abd8:	b480      	push	{r7}
 800abda:	b083      	sub	sp, #12
 800abdc:	af00      	add	r7, sp, #0
 800abde:	4603      	mov	r3, r0
 800abe0:	6039      	str	r1, [r7, #0]
 800abe2:	71fb      	strb	r3, [r7, #7]
 800abe4:	4613      	mov	r3, r2
 800abe6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800abe8:	79fb      	ldrb	r3, [r7, #7]
 800abea:	2b23      	cmp	r3, #35	@ 0x23
 800abec:	d84a      	bhi.n	800ac84 <CDC_Control_FS+0xac>
 800abee:	a201      	add	r2, pc, #4	@ (adr r2, 800abf4 <CDC_Control_FS+0x1c>)
 800abf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abf4:	0800ac85 	.word	0x0800ac85
 800abf8:	0800ac85 	.word	0x0800ac85
 800abfc:	0800ac85 	.word	0x0800ac85
 800ac00:	0800ac85 	.word	0x0800ac85
 800ac04:	0800ac85 	.word	0x0800ac85
 800ac08:	0800ac85 	.word	0x0800ac85
 800ac0c:	0800ac85 	.word	0x0800ac85
 800ac10:	0800ac85 	.word	0x0800ac85
 800ac14:	0800ac85 	.word	0x0800ac85
 800ac18:	0800ac85 	.word	0x0800ac85
 800ac1c:	0800ac85 	.word	0x0800ac85
 800ac20:	0800ac85 	.word	0x0800ac85
 800ac24:	0800ac85 	.word	0x0800ac85
 800ac28:	0800ac85 	.word	0x0800ac85
 800ac2c:	0800ac85 	.word	0x0800ac85
 800ac30:	0800ac85 	.word	0x0800ac85
 800ac34:	0800ac85 	.word	0x0800ac85
 800ac38:	0800ac85 	.word	0x0800ac85
 800ac3c:	0800ac85 	.word	0x0800ac85
 800ac40:	0800ac85 	.word	0x0800ac85
 800ac44:	0800ac85 	.word	0x0800ac85
 800ac48:	0800ac85 	.word	0x0800ac85
 800ac4c:	0800ac85 	.word	0x0800ac85
 800ac50:	0800ac85 	.word	0x0800ac85
 800ac54:	0800ac85 	.word	0x0800ac85
 800ac58:	0800ac85 	.word	0x0800ac85
 800ac5c:	0800ac85 	.word	0x0800ac85
 800ac60:	0800ac85 	.word	0x0800ac85
 800ac64:	0800ac85 	.word	0x0800ac85
 800ac68:	0800ac85 	.word	0x0800ac85
 800ac6c:	0800ac85 	.word	0x0800ac85
 800ac70:	0800ac85 	.word	0x0800ac85
 800ac74:	0800ac85 	.word	0x0800ac85
 800ac78:	0800ac85 	.word	0x0800ac85
 800ac7c:	0800ac85 	.word	0x0800ac85
 800ac80:	0800ac85 	.word	0x0800ac85
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ac84:	bf00      	nop
  }

  return (USBD_OK);
 800ac86:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	370c      	adds	r7, #12
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac92:	4770      	bx	lr

0800ac94 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	b082      	sub	sp, #8
 800ac98:	af00      	add	r7, sp, #0
 800ac9a:	6078      	str	r0, [r7, #4]
 800ac9c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ac9e:	6879      	ldr	r1, [r7, #4]
 800aca0:	4805      	ldr	r0, [pc, #20]	@ (800acb8 <CDC_Receive_FS+0x24>)
 800aca2:	f7fe fbc3 	bl	800942c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800aca6:	4804      	ldr	r0, [pc, #16]	@ (800acb8 <CDC_Receive_FS+0x24>)
 800aca8:	f7fe fc1e 	bl	80094e8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800acac:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3708      	adds	r7, #8
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}
 800acb6:	bf00      	nop
 800acb8:	2000075c 	.word	0x2000075c

0800acbc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b084      	sub	sp, #16
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
 800acc4:	460b      	mov	r3, r1
 800acc6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800acc8:	2300      	movs	r3, #0
 800acca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800accc:	4b0d      	ldr	r3, [pc, #52]	@ (800ad04 <CDC_Transmit_FS+0x48>)
 800acce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800acd2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d001      	beq.n	800ace2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800acde:	2301      	movs	r3, #1
 800ace0:	e00b      	b.n	800acfa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ace2:	887b      	ldrh	r3, [r7, #2]
 800ace4:	461a      	mov	r2, r3
 800ace6:	6879      	ldr	r1, [r7, #4]
 800ace8:	4806      	ldr	r0, [pc, #24]	@ (800ad04 <CDC_Transmit_FS+0x48>)
 800acea:	f7fe fb7d 	bl	80093e8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800acee:	4805      	ldr	r0, [pc, #20]	@ (800ad04 <CDC_Transmit_FS+0x48>)
 800acf0:	f7fe fbba 	bl	8009468 <USBD_CDC_TransmitPacket>
 800acf4:	4603      	mov	r3, r0
 800acf6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800acf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800acfa:	4618      	mov	r0, r3
 800acfc:	3710      	adds	r7, #16
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
 800ad02:	bf00      	nop
 800ad04:	2000075c 	.word	0x2000075c

0800ad08 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ad08:	b480      	push	{r7}
 800ad0a:	b087      	sub	sp, #28
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	60f8      	str	r0, [r7, #12]
 800ad10:	60b9      	str	r1, [r7, #8]
 800ad12:	4613      	mov	r3, r2
 800ad14:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ad16:	2300      	movs	r3, #0
 800ad18:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ad1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	371c      	adds	r7, #28
 800ad22:	46bd      	mov	sp, r7
 800ad24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad28:	4770      	bx	lr
	...

0800ad2c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad2c:	b480      	push	{r7}
 800ad2e:	b083      	sub	sp, #12
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	4603      	mov	r3, r0
 800ad34:	6039      	str	r1, [r7, #0]
 800ad36:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	2212      	movs	r2, #18
 800ad3c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ad3e:	4b03      	ldr	r3, [pc, #12]	@ (800ad4c <USBD_FS_DeviceDescriptor+0x20>)
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	370c      	adds	r7, #12
 800ad44:	46bd      	mov	sp, r7
 800ad46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4a:	4770      	bx	lr
 800ad4c:	200000c8 	.word	0x200000c8

0800ad50 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad50:	b480      	push	{r7}
 800ad52:	b083      	sub	sp, #12
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	4603      	mov	r3, r0
 800ad58:	6039      	str	r1, [r7, #0]
 800ad5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	2204      	movs	r2, #4
 800ad60:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ad62:	4b03      	ldr	r3, [pc, #12]	@ (800ad70 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	370c      	adds	r7, #12
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6e:	4770      	bx	lr
 800ad70:	200000dc 	.word	0x200000dc

0800ad74 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b082      	sub	sp, #8
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	6039      	str	r1, [r7, #0]
 800ad7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ad80:	79fb      	ldrb	r3, [r7, #7]
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d105      	bne.n	800ad92 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ad86:	683a      	ldr	r2, [r7, #0]
 800ad88:	4907      	ldr	r1, [pc, #28]	@ (800ada8 <USBD_FS_ProductStrDescriptor+0x34>)
 800ad8a:	4808      	ldr	r0, [pc, #32]	@ (800adac <USBD_FS_ProductStrDescriptor+0x38>)
 800ad8c:	f7ff fdf8 	bl	800a980 <USBD_GetString>
 800ad90:	e004      	b.n	800ad9c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ad92:	683a      	ldr	r2, [r7, #0]
 800ad94:	4904      	ldr	r1, [pc, #16]	@ (800ada8 <USBD_FS_ProductStrDescriptor+0x34>)
 800ad96:	4805      	ldr	r0, [pc, #20]	@ (800adac <USBD_FS_ProductStrDescriptor+0x38>)
 800ad98:	f7ff fdf2 	bl	800a980 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ad9c:	4b02      	ldr	r3, [pc, #8]	@ (800ada8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ad9e:	4618      	mov	r0, r3
 800ada0:	3708      	adds	r7, #8
 800ada2:	46bd      	mov	sp, r7
 800ada4:	bd80      	pop	{r7, pc}
 800ada6:	bf00      	nop
 800ada8:	20001238 	.word	0x20001238
 800adac:	0800e358 	.word	0x0800e358

0800adb0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b082      	sub	sp, #8
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	4603      	mov	r3, r0
 800adb8:	6039      	str	r1, [r7, #0]
 800adba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800adbc:	683a      	ldr	r2, [r7, #0]
 800adbe:	4904      	ldr	r1, [pc, #16]	@ (800add0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800adc0:	4804      	ldr	r0, [pc, #16]	@ (800add4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800adc2:	f7ff fddd 	bl	800a980 <USBD_GetString>
  return USBD_StrDesc;
 800adc6:	4b02      	ldr	r3, [pc, #8]	@ (800add0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800adc8:	4618      	mov	r0, r3
 800adca:	3708      	adds	r7, #8
 800adcc:	46bd      	mov	sp, r7
 800adce:	bd80      	pop	{r7, pc}
 800add0:	20001238 	.word	0x20001238
 800add4:	0800e370 	.word	0x0800e370

0800add8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b082      	sub	sp, #8
 800addc:	af00      	add	r7, sp, #0
 800adde:	4603      	mov	r3, r0
 800ade0:	6039      	str	r1, [r7, #0]
 800ade2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	221a      	movs	r2, #26
 800ade8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800adea:	f000 f843 	bl	800ae74 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800adee:	4b02      	ldr	r3, [pc, #8]	@ (800adf8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800adf0:	4618      	mov	r0, r3
 800adf2:	3708      	adds	r7, #8
 800adf4:	46bd      	mov	sp, r7
 800adf6:	bd80      	pop	{r7, pc}
 800adf8:	200000e0 	.word	0x200000e0

0800adfc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b082      	sub	sp, #8
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	4603      	mov	r3, r0
 800ae04:	6039      	str	r1, [r7, #0]
 800ae06:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ae08:	79fb      	ldrb	r3, [r7, #7]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d105      	bne.n	800ae1a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ae0e:	683a      	ldr	r2, [r7, #0]
 800ae10:	4907      	ldr	r1, [pc, #28]	@ (800ae30 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ae12:	4808      	ldr	r0, [pc, #32]	@ (800ae34 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ae14:	f7ff fdb4 	bl	800a980 <USBD_GetString>
 800ae18:	e004      	b.n	800ae24 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ae1a:	683a      	ldr	r2, [r7, #0]
 800ae1c:	4904      	ldr	r1, [pc, #16]	@ (800ae30 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ae1e:	4805      	ldr	r0, [pc, #20]	@ (800ae34 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ae20:	f7ff fdae 	bl	800a980 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ae24:	4b02      	ldr	r3, [pc, #8]	@ (800ae30 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ae26:	4618      	mov	r0, r3
 800ae28:	3708      	adds	r7, #8
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	bd80      	pop	{r7, pc}
 800ae2e:	bf00      	nop
 800ae30:	20001238 	.word	0x20001238
 800ae34:	0800e384 	.word	0x0800e384

0800ae38 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b082      	sub	sp, #8
 800ae3c:	af00      	add	r7, sp, #0
 800ae3e:	4603      	mov	r3, r0
 800ae40:	6039      	str	r1, [r7, #0]
 800ae42:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ae44:	79fb      	ldrb	r3, [r7, #7]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d105      	bne.n	800ae56 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ae4a:	683a      	ldr	r2, [r7, #0]
 800ae4c:	4907      	ldr	r1, [pc, #28]	@ (800ae6c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ae4e:	4808      	ldr	r0, [pc, #32]	@ (800ae70 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ae50:	f7ff fd96 	bl	800a980 <USBD_GetString>
 800ae54:	e004      	b.n	800ae60 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ae56:	683a      	ldr	r2, [r7, #0]
 800ae58:	4904      	ldr	r1, [pc, #16]	@ (800ae6c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ae5a:	4805      	ldr	r0, [pc, #20]	@ (800ae70 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ae5c:	f7ff fd90 	bl	800a980 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ae60:	4b02      	ldr	r3, [pc, #8]	@ (800ae6c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ae62:	4618      	mov	r0, r3
 800ae64:	3708      	adds	r7, #8
 800ae66:	46bd      	mov	sp, r7
 800ae68:	bd80      	pop	{r7, pc}
 800ae6a:	bf00      	nop
 800ae6c:	20001238 	.word	0x20001238
 800ae70:	0800e390 	.word	0x0800e390

0800ae74 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b084      	sub	sp, #16
 800ae78:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ae7a:	4b0f      	ldr	r3, [pc, #60]	@ (800aeb8 <Get_SerialNum+0x44>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ae80:	4b0e      	ldr	r3, [pc, #56]	@ (800aebc <Get_SerialNum+0x48>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ae86:	4b0e      	ldr	r3, [pc, #56]	@ (800aec0 <Get_SerialNum+0x4c>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ae8c:	68fa      	ldr	r2, [r7, #12]
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	4413      	add	r3, r2
 800ae92:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d009      	beq.n	800aeae <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ae9a:	2208      	movs	r2, #8
 800ae9c:	4909      	ldr	r1, [pc, #36]	@ (800aec4 <Get_SerialNum+0x50>)
 800ae9e:	68f8      	ldr	r0, [r7, #12]
 800aea0:	f000 f814 	bl	800aecc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800aea4:	2204      	movs	r2, #4
 800aea6:	4908      	ldr	r1, [pc, #32]	@ (800aec8 <Get_SerialNum+0x54>)
 800aea8:	68b8      	ldr	r0, [r7, #8]
 800aeaa:	f000 f80f 	bl	800aecc <IntToUnicode>
  }
}
 800aeae:	bf00      	nop
 800aeb0:	3710      	adds	r7, #16
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	bd80      	pop	{r7, pc}
 800aeb6:	bf00      	nop
 800aeb8:	1fff7a10 	.word	0x1fff7a10
 800aebc:	1fff7a14 	.word	0x1fff7a14
 800aec0:	1fff7a18 	.word	0x1fff7a18
 800aec4:	200000e2 	.word	0x200000e2
 800aec8:	200000f2 	.word	0x200000f2

0800aecc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800aecc:	b480      	push	{r7}
 800aece:	b087      	sub	sp, #28
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	60f8      	str	r0, [r7, #12]
 800aed4:	60b9      	str	r1, [r7, #8]
 800aed6:	4613      	mov	r3, r2
 800aed8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800aeda:	2300      	movs	r3, #0
 800aedc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800aede:	2300      	movs	r3, #0
 800aee0:	75fb      	strb	r3, [r7, #23]
 800aee2:	e027      	b.n	800af34 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	0f1b      	lsrs	r3, r3, #28
 800aee8:	2b09      	cmp	r3, #9
 800aeea:	d80b      	bhi.n	800af04 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	0f1b      	lsrs	r3, r3, #28
 800aef0:	b2da      	uxtb	r2, r3
 800aef2:	7dfb      	ldrb	r3, [r7, #23]
 800aef4:	005b      	lsls	r3, r3, #1
 800aef6:	4619      	mov	r1, r3
 800aef8:	68bb      	ldr	r3, [r7, #8]
 800aefa:	440b      	add	r3, r1
 800aefc:	3230      	adds	r2, #48	@ 0x30
 800aefe:	b2d2      	uxtb	r2, r2
 800af00:	701a      	strb	r2, [r3, #0]
 800af02:	e00a      	b.n	800af1a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	0f1b      	lsrs	r3, r3, #28
 800af08:	b2da      	uxtb	r2, r3
 800af0a:	7dfb      	ldrb	r3, [r7, #23]
 800af0c:	005b      	lsls	r3, r3, #1
 800af0e:	4619      	mov	r1, r3
 800af10:	68bb      	ldr	r3, [r7, #8]
 800af12:	440b      	add	r3, r1
 800af14:	3237      	adds	r2, #55	@ 0x37
 800af16:	b2d2      	uxtb	r2, r2
 800af18:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	011b      	lsls	r3, r3, #4
 800af1e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800af20:	7dfb      	ldrb	r3, [r7, #23]
 800af22:	005b      	lsls	r3, r3, #1
 800af24:	3301      	adds	r3, #1
 800af26:	68ba      	ldr	r2, [r7, #8]
 800af28:	4413      	add	r3, r2
 800af2a:	2200      	movs	r2, #0
 800af2c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800af2e:	7dfb      	ldrb	r3, [r7, #23]
 800af30:	3301      	adds	r3, #1
 800af32:	75fb      	strb	r3, [r7, #23]
 800af34:	7dfa      	ldrb	r2, [r7, #23]
 800af36:	79fb      	ldrb	r3, [r7, #7]
 800af38:	429a      	cmp	r2, r3
 800af3a:	d3d3      	bcc.n	800aee4 <IntToUnicode+0x18>
  }
}
 800af3c:	bf00      	nop
 800af3e:	bf00      	nop
 800af40:	371c      	adds	r7, #28
 800af42:	46bd      	mov	sp, r7
 800af44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af48:	4770      	bx	lr
	...

0800af4c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b08a      	sub	sp, #40	@ 0x28
 800af50:	af00      	add	r7, sp, #0
 800af52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800af54:	f107 0314 	add.w	r3, r7, #20
 800af58:	2200      	movs	r2, #0
 800af5a:	601a      	str	r2, [r3, #0]
 800af5c:	605a      	str	r2, [r3, #4]
 800af5e:	609a      	str	r2, [r3, #8]
 800af60:	60da      	str	r2, [r3, #12]
 800af62:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800af6c:	d13a      	bne.n	800afe4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800af6e:	2300      	movs	r3, #0
 800af70:	613b      	str	r3, [r7, #16]
 800af72:	4b1e      	ldr	r3, [pc, #120]	@ (800afec <HAL_PCD_MspInit+0xa0>)
 800af74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af76:	4a1d      	ldr	r2, [pc, #116]	@ (800afec <HAL_PCD_MspInit+0xa0>)
 800af78:	f043 0301 	orr.w	r3, r3, #1
 800af7c:	6313      	str	r3, [r2, #48]	@ 0x30
 800af7e:	4b1b      	ldr	r3, [pc, #108]	@ (800afec <HAL_PCD_MspInit+0xa0>)
 800af80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af82:	f003 0301 	and.w	r3, r3, #1
 800af86:	613b      	str	r3, [r7, #16]
 800af88:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800af8a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800af8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af90:	2302      	movs	r3, #2
 800af92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af94:	2300      	movs	r3, #0
 800af96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800af98:	2303      	movs	r3, #3
 800af9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800af9c:	230a      	movs	r3, #10
 800af9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800afa0:	f107 0314 	add.w	r3, r7, #20
 800afa4:	4619      	mov	r1, r3
 800afa6:	4812      	ldr	r0, [pc, #72]	@ (800aff0 <HAL_PCD_MspInit+0xa4>)
 800afa8:	f7f8 f9ec 	bl	8003384 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800afac:	4b0f      	ldr	r3, [pc, #60]	@ (800afec <HAL_PCD_MspInit+0xa0>)
 800afae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800afb0:	4a0e      	ldr	r2, [pc, #56]	@ (800afec <HAL_PCD_MspInit+0xa0>)
 800afb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afb6:	6353      	str	r3, [r2, #52]	@ 0x34
 800afb8:	2300      	movs	r3, #0
 800afba:	60fb      	str	r3, [r7, #12]
 800afbc:	4b0b      	ldr	r3, [pc, #44]	@ (800afec <HAL_PCD_MspInit+0xa0>)
 800afbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afc0:	4a0a      	ldr	r2, [pc, #40]	@ (800afec <HAL_PCD_MspInit+0xa0>)
 800afc2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800afc6:	6453      	str	r3, [r2, #68]	@ 0x44
 800afc8:	4b08      	ldr	r3, [pc, #32]	@ (800afec <HAL_PCD_MspInit+0xa0>)
 800afca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afcc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800afd0:	60fb      	str	r3, [r7, #12]
 800afd2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800afd4:	2200      	movs	r2, #0
 800afd6:	2100      	movs	r1, #0
 800afd8:	2043      	movs	r0, #67	@ 0x43
 800afda:	f7f7 fe2c 	bl	8002c36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800afde:	2043      	movs	r0, #67	@ 0x43
 800afe0:	f7f7 fe45 	bl	8002c6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800afe4:	bf00      	nop
 800afe6:	3728      	adds	r7, #40	@ 0x28
 800afe8:	46bd      	mov	sp, r7
 800afea:	bd80      	pop	{r7, pc}
 800afec:	40023800 	.word	0x40023800
 800aff0:	40020000 	.word	0x40020000

0800aff4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b082      	sub	sp, #8
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b008:	4619      	mov	r1, r3
 800b00a:	4610      	mov	r0, r2
 800b00c:	f7fe fb55 	bl	80096ba <USBD_LL_SetupStage>
}
 800b010:	bf00      	nop
 800b012:	3708      	adds	r7, #8
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}

0800b018 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b018:	b580      	push	{r7, lr}
 800b01a:	b082      	sub	sp, #8
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	6078      	str	r0, [r7, #4]
 800b020:	460b      	mov	r3, r1
 800b022:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b02a:	78fa      	ldrb	r2, [r7, #3]
 800b02c:	6879      	ldr	r1, [r7, #4]
 800b02e:	4613      	mov	r3, r2
 800b030:	00db      	lsls	r3, r3, #3
 800b032:	4413      	add	r3, r2
 800b034:	009b      	lsls	r3, r3, #2
 800b036:	440b      	add	r3, r1
 800b038:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b03c:	681a      	ldr	r2, [r3, #0]
 800b03e:	78fb      	ldrb	r3, [r7, #3]
 800b040:	4619      	mov	r1, r3
 800b042:	f7fe fb8f 	bl	8009764 <USBD_LL_DataOutStage>
}
 800b046:	bf00      	nop
 800b048:	3708      	adds	r7, #8
 800b04a:	46bd      	mov	sp, r7
 800b04c:	bd80      	pop	{r7, pc}

0800b04e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b04e:	b580      	push	{r7, lr}
 800b050:	b082      	sub	sp, #8
 800b052:	af00      	add	r7, sp, #0
 800b054:	6078      	str	r0, [r7, #4]
 800b056:	460b      	mov	r3, r1
 800b058:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b060:	78fa      	ldrb	r2, [r7, #3]
 800b062:	6879      	ldr	r1, [r7, #4]
 800b064:	4613      	mov	r3, r2
 800b066:	00db      	lsls	r3, r3, #3
 800b068:	4413      	add	r3, r2
 800b06a:	009b      	lsls	r3, r3, #2
 800b06c:	440b      	add	r3, r1
 800b06e:	3320      	adds	r3, #32
 800b070:	681a      	ldr	r2, [r3, #0]
 800b072:	78fb      	ldrb	r3, [r7, #3]
 800b074:	4619      	mov	r1, r3
 800b076:	f7fe fc28 	bl	80098ca <USBD_LL_DataInStage>
}
 800b07a:	bf00      	nop
 800b07c:	3708      	adds	r7, #8
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}

0800b082 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b082:	b580      	push	{r7, lr}
 800b084:	b082      	sub	sp, #8
 800b086:	af00      	add	r7, sp, #0
 800b088:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b090:	4618      	mov	r0, r3
 800b092:	f7fe fd62 	bl	8009b5a <USBD_LL_SOF>
}
 800b096:	bf00      	nop
 800b098:	3708      	adds	r7, #8
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b09e:	b580      	push	{r7, lr}
 800b0a0:	b084      	sub	sp, #16
 800b0a2:	af00      	add	r7, sp, #0
 800b0a4:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b0a6:	2301      	movs	r3, #1
 800b0a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	79db      	ldrb	r3, [r3, #7]
 800b0ae:	2b02      	cmp	r3, #2
 800b0b0:	d001      	beq.n	800b0b6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b0b2:	f7f7 f80b 	bl	80020cc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b0bc:	7bfa      	ldrb	r2, [r7, #15]
 800b0be:	4611      	mov	r1, r2
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	f7fe fd06 	bl	8009ad2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f7fe fcae 	bl	8009a2e <USBD_LL_Reset>
}
 800b0d2:	bf00      	nop
 800b0d4:	3710      	adds	r7, #16
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd80      	pop	{r7, pc}
	...

0800b0dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b082      	sub	sp, #8
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b0ea:	4618      	mov	r0, r3
 800b0ec:	f7fe fd01 	bl	8009af2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	687a      	ldr	r2, [r7, #4]
 800b0fc:	6812      	ldr	r2, [r2, #0]
 800b0fe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b102:	f043 0301 	orr.w	r3, r3, #1
 800b106:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	7adb      	ldrb	r3, [r3, #11]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d005      	beq.n	800b11c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b110:	4b04      	ldr	r3, [pc, #16]	@ (800b124 <HAL_PCD_SuspendCallback+0x48>)
 800b112:	691b      	ldr	r3, [r3, #16]
 800b114:	4a03      	ldr	r2, [pc, #12]	@ (800b124 <HAL_PCD_SuspendCallback+0x48>)
 800b116:	f043 0306 	orr.w	r3, r3, #6
 800b11a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b11c:	bf00      	nop
 800b11e:	3708      	adds	r7, #8
 800b120:	46bd      	mov	sp, r7
 800b122:	bd80      	pop	{r7, pc}
 800b124:	e000ed00 	.word	0xe000ed00

0800b128 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b136:	4618      	mov	r0, r3
 800b138:	f7fe fcf7 	bl	8009b2a <USBD_LL_Resume>
}
 800b13c:	bf00      	nop
 800b13e:	3708      	adds	r7, #8
 800b140:	46bd      	mov	sp, r7
 800b142:	bd80      	pop	{r7, pc}

0800b144 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b082      	sub	sp, #8
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
 800b14c:	460b      	mov	r3, r1
 800b14e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b156:	78fa      	ldrb	r2, [r7, #3]
 800b158:	4611      	mov	r1, r2
 800b15a:	4618      	mov	r0, r3
 800b15c:	f7fe fd4f 	bl	8009bfe <USBD_LL_IsoOUTIncomplete>
}
 800b160:	bf00      	nop
 800b162:	3708      	adds	r7, #8
 800b164:	46bd      	mov	sp, r7
 800b166:	bd80      	pop	{r7, pc}

0800b168 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b168:	b580      	push	{r7, lr}
 800b16a:	b082      	sub	sp, #8
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
 800b170:	460b      	mov	r3, r1
 800b172:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b17a:	78fa      	ldrb	r2, [r7, #3]
 800b17c:	4611      	mov	r1, r2
 800b17e:	4618      	mov	r0, r3
 800b180:	f7fe fd0b 	bl	8009b9a <USBD_LL_IsoINIncomplete>
}
 800b184:	bf00      	nop
 800b186:	3708      	adds	r7, #8
 800b188:	46bd      	mov	sp, r7
 800b18a:	bd80      	pop	{r7, pc}

0800b18c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b082      	sub	sp, #8
 800b190:	af00      	add	r7, sp, #0
 800b192:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b19a:	4618      	mov	r0, r3
 800b19c:	f7fe fd61 	bl	8009c62 <USBD_LL_DevConnected>
}
 800b1a0:	bf00      	nop
 800b1a2:	3708      	adds	r7, #8
 800b1a4:	46bd      	mov	sp, r7
 800b1a6:	bd80      	pop	{r7, pc}

0800b1a8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b082      	sub	sp, #8
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	f7fe fd5e 	bl	8009c78 <USBD_LL_DevDisconnected>
}
 800b1bc:	bf00      	nop
 800b1be:	3708      	adds	r7, #8
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	bd80      	pop	{r7, pc}

0800b1c4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b082      	sub	sp, #8
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	781b      	ldrb	r3, [r3, #0]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d13c      	bne.n	800b24e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b1d4:	4a20      	ldr	r2, [pc, #128]	@ (800b258 <USBD_LL_Init+0x94>)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	4a1e      	ldr	r2, [pc, #120]	@ (800b258 <USBD_LL_Init+0x94>)
 800b1e0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b1e4:	4b1c      	ldr	r3, [pc, #112]	@ (800b258 <USBD_LL_Init+0x94>)
 800b1e6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b1ea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b1ec:	4b1a      	ldr	r3, [pc, #104]	@ (800b258 <USBD_LL_Init+0x94>)
 800b1ee:	2204      	movs	r2, #4
 800b1f0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b1f2:	4b19      	ldr	r3, [pc, #100]	@ (800b258 <USBD_LL_Init+0x94>)
 800b1f4:	2202      	movs	r2, #2
 800b1f6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b1f8:	4b17      	ldr	r3, [pc, #92]	@ (800b258 <USBD_LL_Init+0x94>)
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b1fe:	4b16      	ldr	r3, [pc, #88]	@ (800b258 <USBD_LL_Init+0x94>)
 800b200:	2202      	movs	r2, #2
 800b202:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b204:	4b14      	ldr	r3, [pc, #80]	@ (800b258 <USBD_LL_Init+0x94>)
 800b206:	2200      	movs	r2, #0
 800b208:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b20a:	4b13      	ldr	r3, [pc, #76]	@ (800b258 <USBD_LL_Init+0x94>)
 800b20c:	2200      	movs	r2, #0
 800b20e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b210:	4b11      	ldr	r3, [pc, #68]	@ (800b258 <USBD_LL_Init+0x94>)
 800b212:	2200      	movs	r2, #0
 800b214:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b216:	4b10      	ldr	r3, [pc, #64]	@ (800b258 <USBD_LL_Init+0x94>)
 800b218:	2200      	movs	r2, #0
 800b21a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b21c:	4b0e      	ldr	r3, [pc, #56]	@ (800b258 <USBD_LL_Init+0x94>)
 800b21e:	2200      	movs	r2, #0
 800b220:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b222:	480d      	ldr	r0, [pc, #52]	@ (800b258 <USBD_LL_Init+0x94>)
 800b224:	f7f9 fa56 	bl	80046d4 <HAL_PCD_Init>
 800b228:	4603      	mov	r3, r0
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d001      	beq.n	800b232 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b22e:	f7f6 ff4d 	bl	80020cc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b232:	2180      	movs	r1, #128	@ 0x80
 800b234:	4808      	ldr	r0, [pc, #32]	@ (800b258 <USBD_LL_Init+0x94>)
 800b236:	f7fa fc80 	bl	8005b3a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b23a:	2240      	movs	r2, #64	@ 0x40
 800b23c:	2100      	movs	r1, #0
 800b23e:	4806      	ldr	r0, [pc, #24]	@ (800b258 <USBD_LL_Init+0x94>)
 800b240:	f7fa fc34 	bl	8005aac <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b244:	2280      	movs	r2, #128	@ 0x80
 800b246:	2101      	movs	r1, #1
 800b248:	4803      	ldr	r0, [pc, #12]	@ (800b258 <USBD_LL_Init+0x94>)
 800b24a:	f7fa fc2f 	bl	8005aac <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b24e:	2300      	movs	r3, #0
}
 800b250:	4618      	mov	r0, r3
 800b252:	3708      	adds	r7, #8
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}
 800b258:	20001438 	.word	0x20001438

0800b25c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b084      	sub	sp, #16
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b264:	2300      	movs	r3, #0
 800b266:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b268:	2300      	movs	r3, #0
 800b26a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b272:	4618      	mov	r0, r3
 800b274:	f7f9 fb3d 	bl	80048f2 <HAL_PCD_Start>
 800b278:	4603      	mov	r3, r0
 800b27a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b27c:	7bfb      	ldrb	r3, [r7, #15]
 800b27e:	4618      	mov	r0, r3
 800b280:	f000 f942 	bl	800b508 <USBD_Get_USB_Status>
 800b284:	4603      	mov	r3, r0
 800b286:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b288:	7bbb      	ldrb	r3, [r7, #14]
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3710      	adds	r7, #16
 800b28e:	46bd      	mov	sp, r7
 800b290:	bd80      	pop	{r7, pc}

0800b292 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b292:	b580      	push	{r7, lr}
 800b294:	b084      	sub	sp, #16
 800b296:	af00      	add	r7, sp, #0
 800b298:	6078      	str	r0, [r7, #4]
 800b29a:	4608      	mov	r0, r1
 800b29c:	4611      	mov	r1, r2
 800b29e:	461a      	mov	r2, r3
 800b2a0:	4603      	mov	r3, r0
 800b2a2:	70fb      	strb	r3, [r7, #3]
 800b2a4:	460b      	mov	r3, r1
 800b2a6:	70bb      	strb	r3, [r7, #2]
 800b2a8:	4613      	mov	r3, r2
 800b2aa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2ac:	2300      	movs	r3, #0
 800b2ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b2ba:	78bb      	ldrb	r3, [r7, #2]
 800b2bc:	883a      	ldrh	r2, [r7, #0]
 800b2be:	78f9      	ldrb	r1, [r7, #3]
 800b2c0:	f7fa f811 	bl	80052e6 <HAL_PCD_EP_Open>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b2c8:	7bfb      	ldrb	r3, [r7, #15]
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	f000 f91c 	bl	800b508 <USBD_Get_USB_Status>
 800b2d0:	4603      	mov	r3, r0
 800b2d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b2d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	3710      	adds	r7, #16
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	bd80      	pop	{r7, pc}

0800b2de <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b2de:	b580      	push	{r7, lr}
 800b2e0:	b084      	sub	sp, #16
 800b2e2:	af00      	add	r7, sp, #0
 800b2e4:	6078      	str	r0, [r7, #4]
 800b2e6:	460b      	mov	r3, r1
 800b2e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b2f8:	78fa      	ldrb	r2, [r7, #3]
 800b2fa:	4611      	mov	r1, r2
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f7fa f85a 	bl	80053b6 <HAL_PCD_EP_Close>
 800b302:	4603      	mov	r3, r0
 800b304:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b306:	7bfb      	ldrb	r3, [r7, #15]
 800b308:	4618      	mov	r0, r3
 800b30a:	f000 f8fd 	bl	800b508 <USBD_Get_USB_Status>
 800b30e:	4603      	mov	r3, r0
 800b310:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b312:	7bbb      	ldrb	r3, [r7, #14]
}
 800b314:	4618      	mov	r0, r3
 800b316:	3710      	adds	r7, #16
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}

0800b31c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b084      	sub	sp, #16
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
 800b324:	460b      	mov	r3, r1
 800b326:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b328:	2300      	movs	r3, #0
 800b32a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b32c:	2300      	movs	r3, #0
 800b32e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b336:	78fa      	ldrb	r2, [r7, #3]
 800b338:	4611      	mov	r1, r2
 800b33a:	4618      	mov	r0, r3
 800b33c:	f7fa f912 	bl	8005564 <HAL_PCD_EP_SetStall>
 800b340:	4603      	mov	r3, r0
 800b342:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b344:	7bfb      	ldrb	r3, [r7, #15]
 800b346:	4618      	mov	r0, r3
 800b348:	f000 f8de 	bl	800b508 <USBD_Get_USB_Status>
 800b34c:	4603      	mov	r3, r0
 800b34e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b350:	7bbb      	ldrb	r3, [r7, #14]
}
 800b352:	4618      	mov	r0, r3
 800b354:	3710      	adds	r7, #16
 800b356:	46bd      	mov	sp, r7
 800b358:	bd80      	pop	{r7, pc}

0800b35a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b35a:	b580      	push	{r7, lr}
 800b35c:	b084      	sub	sp, #16
 800b35e:	af00      	add	r7, sp, #0
 800b360:	6078      	str	r0, [r7, #4]
 800b362:	460b      	mov	r3, r1
 800b364:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b366:	2300      	movs	r3, #0
 800b368:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b36a:	2300      	movs	r3, #0
 800b36c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b374:	78fa      	ldrb	r2, [r7, #3]
 800b376:	4611      	mov	r1, r2
 800b378:	4618      	mov	r0, r3
 800b37a:	f7fa f956 	bl	800562a <HAL_PCD_EP_ClrStall>
 800b37e:	4603      	mov	r3, r0
 800b380:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b382:	7bfb      	ldrb	r3, [r7, #15]
 800b384:	4618      	mov	r0, r3
 800b386:	f000 f8bf 	bl	800b508 <USBD_Get_USB_Status>
 800b38a:	4603      	mov	r3, r0
 800b38c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b38e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b390:	4618      	mov	r0, r3
 800b392:	3710      	adds	r7, #16
 800b394:	46bd      	mov	sp, r7
 800b396:	bd80      	pop	{r7, pc}

0800b398 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b398:	b480      	push	{r7}
 800b39a:	b085      	sub	sp, #20
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
 800b3a0:	460b      	mov	r3, r1
 800b3a2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b3aa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b3ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	da0b      	bge.n	800b3cc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b3b4:	78fb      	ldrb	r3, [r7, #3]
 800b3b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b3ba:	68f9      	ldr	r1, [r7, #12]
 800b3bc:	4613      	mov	r3, r2
 800b3be:	00db      	lsls	r3, r3, #3
 800b3c0:	4413      	add	r3, r2
 800b3c2:	009b      	lsls	r3, r3, #2
 800b3c4:	440b      	add	r3, r1
 800b3c6:	3316      	adds	r3, #22
 800b3c8:	781b      	ldrb	r3, [r3, #0]
 800b3ca:	e00b      	b.n	800b3e4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b3cc:	78fb      	ldrb	r3, [r7, #3]
 800b3ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b3d2:	68f9      	ldr	r1, [r7, #12]
 800b3d4:	4613      	mov	r3, r2
 800b3d6:	00db      	lsls	r3, r3, #3
 800b3d8:	4413      	add	r3, r2
 800b3da:	009b      	lsls	r3, r3, #2
 800b3dc:	440b      	add	r3, r1
 800b3de:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b3e2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b3e4:	4618      	mov	r0, r3
 800b3e6:	3714      	adds	r7, #20
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ee:	4770      	bx	lr

0800b3f0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b084      	sub	sp, #16
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b400:	2300      	movs	r3, #0
 800b402:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b40a:	78fa      	ldrb	r2, [r7, #3]
 800b40c:	4611      	mov	r1, r2
 800b40e:	4618      	mov	r0, r3
 800b410:	f7f9 ff45 	bl	800529e <HAL_PCD_SetAddress>
 800b414:	4603      	mov	r3, r0
 800b416:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b418:	7bfb      	ldrb	r3, [r7, #15]
 800b41a:	4618      	mov	r0, r3
 800b41c:	f000 f874 	bl	800b508 <USBD_Get_USB_Status>
 800b420:	4603      	mov	r3, r0
 800b422:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b424:	7bbb      	ldrb	r3, [r7, #14]
}
 800b426:	4618      	mov	r0, r3
 800b428:	3710      	adds	r7, #16
 800b42a:	46bd      	mov	sp, r7
 800b42c:	bd80      	pop	{r7, pc}

0800b42e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b42e:	b580      	push	{r7, lr}
 800b430:	b086      	sub	sp, #24
 800b432:	af00      	add	r7, sp, #0
 800b434:	60f8      	str	r0, [r7, #12]
 800b436:	607a      	str	r2, [r7, #4]
 800b438:	603b      	str	r3, [r7, #0]
 800b43a:	460b      	mov	r3, r1
 800b43c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b43e:	2300      	movs	r3, #0
 800b440:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b442:	2300      	movs	r3, #0
 800b444:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b44c:	7af9      	ldrb	r1, [r7, #11]
 800b44e:	683b      	ldr	r3, [r7, #0]
 800b450:	687a      	ldr	r2, [r7, #4]
 800b452:	f7fa f84d 	bl	80054f0 <HAL_PCD_EP_Transmit>
 800b456:	4603      	mov	r3, r0
 800b458:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b45a:	7dfb      	ldrb	r3, [r7, #23]
 800b45c:	4618      	mov	r0, r3
 800b45e:	f000 f853 	bl	800b508 <USBD_Get_USB_Status>
 800b462:	4603      	mov	r3, r0
 800b464:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b466:	7dbb      	ldrb	r3, [r7, #22]
}
 800b468:	4618      	mov	r0, r3
 800b46a:	3718      	adds	r7, #24
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}

0800b470 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b086      	sub	sp, #24
 800b474:	af00      	add	r7, sp, #0
 800b476:	60f8      	str	r0, [r7, #12]
 800b478:	607a      	str	r2, [r7, #4]
 800b47a:	603b      	str	r3, [r7, #0]
 800b47c:	460b      	mov	r3, r1
 800b47e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b480:	2300      	movs	r3, #0
 800b482:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b484:	2300      	movs	r3, #0
 800b486:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b48e:	7af9      	ldrb	r1, [r7, #11]
 800b490:	683b      	ldr	r3, [r7, #0]
 800b492:	687a      	ldr	r2, [r7, #4]
 800b494:	f7f9 ffd9 	bl	800544a <HAL_PCD_EP_Receive>
 800b498:	4603      	mov	r3, r0
 800b49a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b49c:	7dfb      	ldrb	r3, [r7, #23]
 800b49e:	4618      	mov	r0, r3
 800b4a0:	f000 f832 	bl	800b508 <USBD_Get_USB_Status>
 800b4a4:	4603      	mov	r3, r0
 800b4a6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b4a8:	7dbb      	ldrb	r3, [r7, #22]
}
 800b4aa:	4618      	mov	r0, r3
 800b4ac:	3718      	adds	r7, #24
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	bd80      	pop	{r7, pc}

0800b4b2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b4b2:	b580      	push	{r7, lr}
 800b4b4:	b082      	sub	sp, #8
 800b4b6:	af00      	add	r7, sp, #0
 800b4b8:	6078      	str	r0, [r7, #4]
 800b4ba:	460b      	mov	r3, r1
 800b4bc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b4c4:	78fa      	ldrb	r2, [r7, #3]
 800b4c6:	4611      	mov	r1, r2
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	f7f9 fff9 	bl	80054c0 <HAL_PCD_EP_GetRxCount>
 800b4ce:	4603      	mov	r3, r0
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3708      	adds	r7, #8
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd80      	pop	{r7, pc}

0800b4d8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	b083      	sub	sp, #12
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b4e0:	4b03      	ldr	r3, [pc, #12]	@ (800b4f0 <USBD_static_malloc+0x18>)
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	370c      	adds	r7, #12
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ec:	4770      	bx	lr
 800b4ee:	bf00      	nop
 800b4f0:	2000191c 	.word	0x2000191c

0800b4f4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b083      	sub	sp, #12
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]

}
 800b4fc:	bf00      	nop
 800b4fe:	370c      	adds	r7, #12
 800b500:	46bd      	mov	sp, r7
 800b502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b506:	4770      	bx	lr

0800b508 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b508:	b480      	push	{r7}
 800b50a:	b085      	sub	sp, #20
 800b50c:	af00      	add	r7, sp, #0
 800b50e:	4603      	mov	r3, r0
 800b510:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b512:	2300      	movs	r3, #0
 800b514:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b516:	79fb      	ldrb	r3, [r7, #7]
 800b518:	2b03      	cmp	r3, #3
 800b51a:	d817      	bhi.n	800b54c <USBD_Get_USB_Status+0x44>
 800b51c:	a201      	add	r2, pc, #4	@ (adr r2, 800b524 <USBD_Get_USB_Status+0x1c>)
 800b51e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b522:	bf00      	nop
 800b524:	0800b535 	.word	0x0800b535
 800b528:	0800b53b 	.word	0x0800b53b
 800b52c:	0800b541 	.word	0x0800b541
 800b530:	0800b547 	.word	0x0800b547
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b534:	2300      	movs	r3, #0
 800b536:	73fb      	strb	r3, [r7, #15]
    break;
 800b538:	e00b      	b.n	800b552 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b53a:	2303      	movs	r3, #3
 800b53c:	73fb      	strb	r3, [r7, #15]
    break;
 800b53e:	e008      	b.n	800b552 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b540:	2301      	movs	r3, #1
 800b542:	73fb      	strb	r3, [r7, #15]
    break;
 800b544:	e005      	b.n	800b552 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b546:	2303      	movs	r3, #3
 800b548:	73fb      	strb	r3, [r7, #15]
    break;
 800b54a:	e002      	b.n	800b552 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b54c:	2303      	movs	r3, #3
 800b54e:	73fb      	strb	r3, [r7, #15]
    break;
 800b550:	bf00      	nop
  }
  return usb_status;
 800b552:	7bfb      	ldrb	r3, [r7, #15]
}
 800b554:	4618      	mov	r0, r3
 800b556:	3714      	adds	r7, #20
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr

0800b560 <__cvt>:
 800b560:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b564:	ec57 6b10 	vmov	r6, r7, d0
 800b568:	2f00      	cmp	r7, #0
 800b56a:	460c      	mov	r4, r1
 800b56c:	4619      	mov	r1, r3
 800b56e:	463b      	mov	r3, r7
 800b570:	bfbb      	ittet	lt
 800b572:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b576:	461f      	movlt	r7, r3
 800b578:	2300      	movge	r3, #0
 800b57a:	232d      	movlt	r3, #45	@ 0x2d
 800b57c:	700b      	strb	r3, [r1, #0]
 800b57e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b580:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b584:	4691      	mov	r9, r2
 800b586:	f023 0820 	bic.w	r8, r3, #32
 800b58a:	bfbc      	itt	lt
 800b58c:	4632      	movlt	r2, r6
 800b58e:	4616      	movlt	r6, r2
 800b590:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b594:	d005      	beq.n	800b5a2 <__cvt+0x42>
 800b596:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b59a:	d100      	bne.n	800b59e <__cvt+0x3e>
 800b59c:	3401      	adds	r4, #1
 800b59e:	2102      	movs	r1, #2
 800b5a0:	e000      	b.n	800b5a4 <__cvt+0x44>
 800b5a2:	2103      	movs	r1, #3
 800b5a4:	ab03      	add	r3, sp, #12
 800b5a6:	9301      	str	r3, [sp, #4]
 800b5a8:	ab02      	add	r3, sp, #8
 800b5aa:	9300      	str	r3, [sp, #0]
 800b5ac:	ec47 6b10 	vmov	d0, r6, r7
 800b5b0:	4653      	mov	r3, sl
 800b5b2:	4622      	mov	r2, r4
 800b5b4:	f000 fdd0 	bl	800c158 <_dtoa_r>
 800b5b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b5bc:	4605      	mov	r5, r0
 800b5be:	d119      	bne.n	800b5f4 <__cvt+0x94>
 800b5c0:	f019 0f01 	tst.w	r9, #1
 800b5c4:	d00e      	beq.n	800b5e4 <__cvt+0x84>
 800b5c6:	eb00 0904 	add.w	r9, r0, r4
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	4630      	mov	r0, r6
 800b5d0:	4639      	mov	r1, r7
 800b5d2:	f7f5 fa81 	bl	8000ad8 <__aeabi_dcmpeq>
 800b5d6:	b108      	cbz	r0, 800b5dc <__cvt+0x7c>
 800b5d8:	f8cd 900c 	str.w	r9, [sp, #12]
 800b5dc:	2230      	movs	r2, #48	@ 0x30
 800b5de:	9b03      	ldr	r3, [sp, #12]
 800b5e0:	454b      	cmp	r3, r9
 800b5e2:	d31e      	bcc.n	800b622 <__cvt+0xc2>
 800b5e4:	9b03      	ldr	r3, [sp, #12]
 800b5e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5e8:	1b5b      	subs	r3, r3, r5
 800b5ea:	4628      	mov	r0, r5
 800b5ec:	6013      	str	r3, [r2, #0]
 800b5ee:	b004      	add	sp, #16
 800b5f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b5f8:	eb00 0904 	add.w	r9, r0, r4
 800b5fc:	d1e5      	bne.n	800b5ca <__cvt+0x6a>
 800b5fe:	7803      	ldrb	r3, [r0, #0]
 800b600:	2b30      	cmp	r3, #48	@ 0x30
 800b602:	d10a      	bne.n	800b61a <__cvt+0xba>
 800b604:	2200      	movs	r2, #0
 800b606:	2300      	movs	r3, #0
 800b608:	4630      	mov	r0, r6
 800b60a:	4639      	mov	r1, r7
 800b60c:	f7f5 fa64 	bl	8000ad8 <__aeabi_dcmpeq>
 800b610:	b918      	cbnz	r0, 800b61a <__cvt+0xba>
 800b612:	f1c4 0401 	rsb	r4, r4, #1
 800b616:	f8ca 4000 	str.w	r4, [sl]
 800b61a:	f8da 3000 	ldr.w	r3, [sl]
 800b61e:	4499      	add	r9, r3
 800b620:	e7d3      	b.n	800b5ca <__cvt+0x6a>
 800b622:	1c59      	adds	r1, r3, #1
 800b624:	9103      	str	r1, [sp, #12]
 800b626:	701a      	strb	r2, [r3, #0]
 800b628:	e7d9      	b.n	800b5de <__cvt+0x7e>

0800b62a <__exponent>:
 800b62a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b62c:	2900      	cmp	r1, #0
 800b62e:	bfba      	itte	lt
 800b630:	4249      	neglt	r1, r1
 800b632:	232d      	movlt	r3, #45	@ 0x2d
 800b634:	232b      	movge	r3, #43	@ 0x2b
 800b636:	2909      	cmp	r1, #9
 800b638:	7002      	strb	r2, [r0, #0]
 800b63a:	7043      	strb	r3, [r0, #1]
 800b63c:	dd29      	ble.n	800b692 <__exponent+0x68>
 800b63e:	f10d 0307 	add.w	r3, sp, #7
 800b642:	461d      	mov	r5, r3
 800b644:	270a      	movs	r7, #10
 800b646:	461a      	mov	r2, r3
 800b648:	fbb1 f6f7 	udiv	r6, r1, r7
 800b64c:	fb07 1416 	mls	r4, r7, r6, r1
 800b650:	3430      	adds	r4, #48	@ 0x30
 800b652:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b656:	460c      	mov	r4, r1
 800b658:	2c63      	cmp	r4, #99	@ 0x63
 800b65a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b65e:	4631      	mov	r1, r6
 800b660:	dcf1      	bgt.n	800b646 <__exponent+0x1c>
 800b662:	3130      	adds	r1, #48	@ 0x30
 800b664:	1e94      	subs	r4, r2, #2
 800b666:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b66a:	1c41      	adds	r1, r0, #1
 800b66c:	4623      	mov	r3, r4
 800b66e:	42ab      	cmp	r3, r5
 800b670:	d30a      	bcc.n	800b688 <__exponent+0x5e>
 800b672:	f10d 0309 	add.w	r3, sp, #9
 800b676:	1a9b      	subs	r3, r3, r2
 800b678:	42ac      	cmp	r4, r5
 800b67a:	bf88      	it	hi
 800b67c:	2300      	movhi	r3, #0
 800b67e:	3302      	adds	r3, #2
 800b680:	4403      	add	r3, r0
 800b682:	1a18      	subs	r0, r3, r0
 800b684:	b003      	add	sp, #12
 800b686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b688:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b68c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b690:	e7ed      	b.n	800b66e <__exponent+0x44>
 800b692:	2330      	movs	r3, #48	@ 0x30
 800b694:	3130      	adds	r1, #48	@ 0x30
 800b696:	7083      	strb	r3, [r0, #2]
 800b698:	70c1      	strb	r1, [r0, #3]
 800b69a:	1d03      	adds	r3, r0, #4
 800b69c:	e7f1      	b.n	800b682 <__exponent+0x58>
	...

0800b6a0 <_printf_float>:
 800b6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a4:	b08d      	sub	sp, #52	@ 0x34
 800b6a6:	460c      	mov	r4, r1
 800b6a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b6ac:	4616      	mov	r6, r2
 800b6ae:	461f      	mov	r7, r3
 800b6b0:	4605      	mov	r5, r0
 800b6b2:	f000 fc97 	bl	800bfe4 <_localeconv_r>
 800b6b6:	6803      	ldr	r3, [r0, #0]
 800b6b8:	9304      	str	r3, [sp, #16]
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f7f4 fde0 	bl	8000280 <strlen>
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b6c4:	f8d8 3000 	ldr.w	r3, [r8]
 800b6c8:	9005      	str	r0, [sp, #20]
 800b6ca:	3307      	adds	r3, #7
 800b6cc:	f023 0307 	bic.w	r3, r3, #7
 800b6d0:	f103 0208 	add.w	r2, r3, #8
 800b6d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b6d8:	f8d4 b000 	ldr.w	fp, [r4]
 800b6dc:	f8c8 2000 	str.w	r2, [r8]
 800b6e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b6e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b6e8:	9307      	str	r3, [sp, #28]
 800b6ea:	f8cd 8018 	str.w	r8, [sp, #24]
 800b6ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b6f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b6f6:	4b9c      	ldr	r3, [pc, #624]	@ (800b968 <_printf_float+0x2c8>)
 800b6f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b6fc:	f7f5 fa1e 	bl	8000b3c <__aeabi_dcmpun>
 800b700:	bb70      	cbnz	r0, 800b760 <_printf_float+0xc0>
 800b702:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b706:	4b98      	ldr	r3, [pc, #608]	@ (800b968 <_printf_float+0x2c8>)
 800b708:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b70c:	f7f5 f9f8 	bl	8000b00 <__aeabi_dcmple>
 800b710:	bb30      	cbnz	r0, 800b760 <_printf_float+0xc0>
 800b712:	2200      	movs	r2, #0
 800b714:	2300      	movs	r3, #0
 800b716:	4640      	mov	r0, r8
 800b718:	4649      	mov	r1, r9
 800b71a:	f7f5 f9e7 	bl	8000aec <__aeabi_dcmplt>
 800b71e:	b110      	cbz	r0, 800b726 <_printf_float+0x86>
 800b720:	232d      	movs	r3, #45	@ 0x2d
 800b722:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b726:	4a91      	ldr	r2, [pc, #580]	@ (800b96c <_printf_float+0x2cc>)
 800b728:	4b91      	ldr	r3, [pc, #580]	@ (800b970 <_printf_float+0x2d0>)
 800b72a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b72e:	bf94      	ite	ls
 800b730:	4690      	movls	r8, r2
 800b732:	4698      	movhi	r8, r3
 800b734:	2303      	movs	r3, #3
 800b736:	6123      	str	r3, [r4, #16]
 800b738:	f02b 0304 	bic.w	r3, fp, #4
 800b73c:	6023      	str	r3, [r4, #0]
 800b73e:	f04f 0900 	mov.w	r9, #0
 800b742:	9700      	str	r7, [sp, #0]
 800b744:	4633      	mov	r3, r6
 800b746:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b748:	4621      	mov	r1, r4
 800b74a:	4628      	mov	r0, r5
 800b74c:	f000 f9d2 	bl	800baf4 <_printf_common>
 800b750:	3001      	adds	r0, #1
 800b752:	f040 808d 	bne.w	800b870 <_printf_float+0x1d0>
 800b756:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b75a:	b00d      	add	sp, #52	@ 0x34
 800b75c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b760:	4642      	mov	r2, r8
 800b762:	464b      	mov	r3, r9
 800b764:	4640      	mov	r0, r8
 800b766:	4649      	mov	r1, r9
 800b768:	f7f5 f9e8 	bl	8000b3c <__aeabi_dcmpun>
 800b76c:	b140      	cbz	r0, 800b780 <_printf_float+0xe0>
 800b76e:	464b      	mov	r3, r9
 800b770:	2b00      	cmp	r3, #0
 800b772:	bfbc      	itt	lt
 800b774:	232d      	movlt	r3, #45	@ 0x2d
 800b776:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b77a:	4a7e      	ldr	r2, [pc, #504]	@ (800b974 <_printf_float+0x2d4>)
 800b77c:	4b7e      	ldr	r3, [pc, #504]	@ (800b978 <_printf_float+0x2d8>)
 800b77e:	e7d4      	b.n	800b72a <_printf_float+0x8a>
 800b780:	6863      	ldr	r3, [r4, #4]
 800b782:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b786:	9206      	str	r2, [sp, #24]
 800b788:	1c5a      	adds	r2, r3, #1
 800b78a:	d13b      	bne.n	800b804 <_printf_float+0x164>
 800b78c:	2306      	movs	r3, #6
 800b78e:	6063      	str	r3, [r4, #4]
 800b790:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b794:	2300      	movs	r3, #0
 800b796:	6022      	str	r2, [r4, #0]
 800b798:	9303      	str	r3, [sp, #12]
 800b79a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b79c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b7a0:	ab09      	add	r3, sp, #36	@ 0x24
 800b7a2:	9300      	str	r3, [sp, #0]
 800b7a4:	6861      	ldr	r1, [r4, #4]
 800b7a6:	ec49 8b10 	vmov	d0, r8, r9
 800b7aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b7ae:	4628      	mov	r0, r5
 800b7b0:	f7ff fed6 	bl	800b560 <__cvt>
 800b7b4:	9b06      	ldr	r3, [sp, #24]
 800b7b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b7b8:	2b47      	cmp	r3, #71	@ 0x47
 800b7ba:	4680      	mov	r8, r0
 800b7bc:	d129      	bne.n	800b812 <_printf_float+0x172>
 800b7be:	1cc8      	adds	r0, r1, #3
 800b7c0:	db02      	blt.n	800b7c8 <_printf_float+0x128>
 800b7c2:	6863      	ldr	r3, [r4, #4]
 800b7c4:	4299      	cmp	r1, r3
 800b7c6:	dd41      	ble.n	800b84c <_printf_float+0x1ac>
 800b7c8:	f1aa 0a02 	sub.w	sl, sl, #2
 800b7cc:	fa5f fa8a 	uxtb.w	sl, sl
 800b7d0:	3901      	subs	r1, #1
 800b7d2:	4652      	mov	r2, sl
 800b7d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b7d8:	9109      	str	r1, [sp, #36]	@ 0x24
 800b7da:	f7ff ff26 	bl	800b62a <__exponent>
 800b7de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b7e0:	1813      	adds	r3, r2, r0
 800b7e2:	2a01      	cmp	r2, #1
 800b7e4:	4681      	mov	r9, r0
 800b7e6:	6123      	str	r3, [r4, #16]
 800b7e8:	dc02      	bgt.n	800b7f0 <_printf_float+0x150>
 800b7ea:	6822      	ldr	r2, [r4, #0]
 800b7ec:	07d2      	lsls	r2, r2, #31
 800b7ee:	d501      	bpl.n	800b7f4 <_printf_float+0x154>
 800b7f0:	3301      	adds	r3, #1
 800b7f2:	6123      	str	r3, [r4, #16]
 800b7f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d0a2      	beq.n	800b742 <_printf_float+0xa2>
 800b7fc:	232d      	movs	r3, #45	@ 0x2d
 800b7fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b802:	e79e      	b.n	800b742 <_printf_float+0xa2>
 800b804:	9a06      	ldr	r2, [sp, #24]
 800b806:	2a47      	cmp	r2, #71	@ 0x47
 800b808:	d1c2      	bne.n	800b790 <_printf_float+0xf0>
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d1c0      	bne.n	800b790 <_printf_float+0xf0>
 800b80e:	2301      	movs	r3, #1
 800b810:	e7bd      	b.n	800b78e <_printf_float+0xee>
 800b812:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b816:	d9db      	bls.n	800b7d0 <_printf_float+0x130>
 800b818:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b81c:	d118      	bne.n	800b850 <_printf_float+0x1b0>
 800b81e:	2900      	cmp	r1, #0
 800b820:	6863      	ldr	r3, [r4, #4]
 800b822:	dd0b      	ble.n	800b83c <_printf_float+0x19c>
 800b824:	6121      	str	r1, [r4, #16]
 800b826:	b913      	cbnz	r3, 800b82e <_printf_float+0x18e>
 800b828:	6822      	ldr	r2, [r4, #0]
 800b82a:	07d0      	lsls	r0, r2, #31
 800b82c:	d502      	bpl.n	800b834 <_printf_float+0x194>
 800b82e:	3301      	adds	r3, #1
 800b830:	440b      	add	r3, r1
 800b832:	6123      	str	r3, [r4, #16]
 800b834:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b836:	f04f 0900 	mov.w	r9, #0
 800b83a:	e7db      	b.n	800b7f4 <_printf_float+0x154>
 800b83c:	b913      	cbnz	r3, 800b844 <_printf_float+0x1a4>
 800b83e:	6822      	ldr	r2, [r4, #0]
 800b840:	07d2      	lsls	r2, r2, #31
 800b842:	d501      	bpl.n	800b848 <_printf_float+0x1a8>
 800b844:	3302      	adds	r3, #2
 800b846:	e7f4      	b.n	800b832 <_printf_float+0x192>
 800b848:	2301      	movs	r3, #1
 800b84a:	e7f2      	b.n	800b832 <_printf_float+0x192>
 800b84c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b850:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b852:	4299      	cmp	r1, r3
 800b854:	db05      	blt.n	800b862 <_printf_float+0x1c2>
 800b856:	6823      	ldr	r3, [r4, #0]
 800b858:	6121      	str	r1, [r4, #16]
 800b85a:	07d8      	lsls	r0, r3, #31
 800b85c:	d5ea      	bpl.n	800b834 <_printf_float+0x194>
 800b85e:	1c4b      	adds	r3, r1, #1
 800b860:	e7e7      	b.n	800b832 <_printf_float+0x192>
 800b862:	2900      	cmp	r1, #0
 800b864:	bfd4      	ite	le
 800b866:	f1c1 0202 	rsble	r2, r1, #2
 800b86a:	2201      	movgt	r2, #1
 800b86c:	4413      	add	r3, r2
 800b86e:	e7e0      	b.n	800b832 <_printf_float+0x192>
 800b870:	6823      	ldr	r3, [r4, #0]
 800b872:	055a      	lsls	r2, r3, #21
 800b874:	d407      	bmi.n	800b886 <_printf_float+0x1e6>
 800b876:	6923      	ldr	r3, [r4, #16]
 800b878:	4642      	mov	r2, r8
 800b87a:	4631      	mov	r1, r6
 800b87c:	4628      	mov	r0, r5
 800b87e:	47b8      	blx	r7
 800b880:	3001      	adds	r0, #1
 800b882:	d12b      	bne.n	800b8dc <_printf_float+0x23c>
 800b884:	e767      	b.n	800b756 <_printf_float+0xb6>
 800b886:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b88a:	f240 80dd 	bls.w	800ba48 <_printf_float+0x3a8>
 800b88e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b892:	2200      	movs	r2, #0
 800b894:	2300      	movs	r3, #0
 800b896:	f7f5 f91f 	bl	8000ad8 <__aeabi_dcmpeq>
 800b89a:	2800      	cmp	r0, #0
 800b89c:	d033      	beq.n	800b906 <_printf_float+0x266>
 800b89e:	4a37      	ldr	r2, [pc, #220]	@ (800b97c <_printf_float+0x2dc>)
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	4631      	mov	r1, r6
 800b8a4:	4628      	mov	r0, r5
 800b8a6:	47b8      	blx	r7
 800b8a8:	3001      	adds	r0, #1
 800b8aa:	f43f af54 	beq.w	800b756 <_printf_float+0xb6>
 800b8ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b8b2:	4543      	cmp	r3, r8
 800b8b4:	db02      	blt.n	800b8bc <_printf_float+0x21c>
 800b8b6:	6823      	ldr	r3, [r4, #0]
 800b8b8:	07d8      	lsls	r0, r3, #31
 800b8ba:	d50f      	bpl.n	800b8dc <_printf_float+0x23c>
 800b8bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8c0:	4631      	mov	r1, r6
 800b8c2:	4628      	mov	r0, r5
 800b8c4:	47b8      	blx	r7
 800b8c6:	3001      	adds	r0, #1
 800b8c8:	f43f af45 	beq.w	800b756 <_printf_float+0xb6>
 800b8cc:	f04f 0900 	mov.w	r9, #0
 800b8d0:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b8d4:	f104 0a1a 	add.w	sl, r4, #26
 800b8d8:	45c8      	cmp	r8, r9
 800b8da:	dc09      	bgt.n	800b8f0 <_printf_float+0x250>
 800b8dc:	6823      	ldr	r3, [r4, #0]
 800b8de:	079b      	lsls	r3, r3, #30
 800b8e0:	f100 8103 	bmi.w	800baea <_printf_float+0x44a>
 800b8e4:	68e0      	ldr	r0, [r4, #12]
 800b8e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b8e8:	4298      	cmp	r0, r3
 800b8ea:	bfb8      	it	lt
 800b8ec:	4618      	movlt	r0, r3
 800b8ee:	e734      	b.n	800b75a <_printf_float+0xba>
 800b8f0:	2301      	movs	r3, #1
 800b8f2:	4652      	mov	r2, sl
 800b8f4:	4631      	mov	r1, r6
 800b8f6:	4628      	mov	r0, r5
 800b8f8:	47b8      	blx	r7
 800b8fa:	3001      	adds	r0, #1
 800b8fc:	f43f af2b 	beq.w	800b756 <_printf_float+0xb6>
 800b900:	f109 0901 	add.w	r9, r9, #1
 800b904:	e7e8      	b.n	800b8d8 <_printf_float+0x238>
 800b906:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b908:	2b00      	cmp	r3, #0
 800b90a:	dc39      	bgt.n	800b980 <_printf_float+0x2e0>
 800b90c:	4a1b      	ldr	r2, [pc, #108]	@ (800b97c <_printf_float+0x2dc>)
 800b90e:	2301      	movs	r3, #1
 800b910:	4631      	mov	r1, r6
 800b912:	4628      	mov	r0, r5
 800b914:	47b8      	blx	r7
 800b916:	3001      	adds	r0, #1
 800b918:	f43f af1d 	beq.w	800b756 <_printf_float+0xb6>
 800b91c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b920:	ea59 0303 	orrs.w	r3, r9, r3
 800b924:	d102      	bne.n	800b92c <_printf_float+0x28c>
 800b926:	6823      	ldr	r3, [r4, #0]
 800b928:	07d9      	lsls	r1, r3, #31
 800b92a:	d5d7      	bpl.n	800b8dc <_printf_float+0x23c>
 800b92c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b930:	4631      	mov	r1, r6
 800b932:	4628      	mov	r0, r5
 800b934:	47b8      	blx	r7
 800b936:	3001      	adds	r0, #1
 800b938:	f43f af0d 	beq.w	800b756 <_printf_float+0xb6>
 800b93c:	f04f 0a00 	mov.w	sl, #0
 800b940:	f104 0b1a 	add.w	fp, r4, #26
 800b944:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b946:	425b      	negs	r3, r3
 800b948:	4553      	cmp	r3, sl
 800b94a:	dc01      	bgt.n	800b950 <_printf_float+0x2b0>
 800b94c:	464b      	mov	r3, r9
 800b94e:	e793      	b.n	800b878 <_printf_float+0x1d8>
 800b950:	2301      	movs	r3, #1
 800b952:	465a      	mov	r2, fp
 800b954:	4631      	mov	r1, r6
 800b956:	4628      	mov	r0, r5
 800b958:	47b8      	blx	r7
 800b95a:	3001      	adds	r0, #1
 800b95c:	f43f aefb 	beq.w	800b756 <_printf_float+0xb6>
 800b960:	f10a 0a01 	add.w	sl, sl, #1
 800b964:	e7ee      	b.n	800b944 <_printf_float+0x2a4>
 800b966:	bf00      	nop
 800b968:	7fefffff 	.word	0x7fefffff
 800b96c:	0800e3c0 	.word	0x0800e3c0
 800b970:	0800e3c4 	.word	0x0800e3c4
 800b974:	0800e3c8 	.word	0x0800e3c8
 800b978:	0800e3cc 	.word	0x0800e3cc
 800b97c:	0800e3d0 	.word	0x0800e3d0
 800b980:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b982:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b986:	4553      	cmp	r3, sl
 800b988:	bfa8      	it	ge
 800b98a:	4653      	movge	r3, sl
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	4699      	mov	r9, r3
 800b990:	dc36      	bgt.n	800ba00 <_printf_float+0x360>
 800b992:	f04f 0b00 	mov.w	fp, #0
 800b996:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b99a:	f104 021a 	add.w	r2, r4, #26
 800b99e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b9a0:	9306      	str	r3, [sp, #24]
 800b9a2:	eba3 0309 	sub.w	r3, r3, r9
 800b9a6:	455b      	cmp	r3, fp
 800b9a8:	dc31      	bgt.n	800ba0e <_printf_float+0x36e>
 800b9aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9ac:	459a      	cmp	sl, r3
 800b9ae:	dc3a      	bgt.n	800ba26 <_printf_float+0x386>
 800b9b0:	6823      	ldr	r3, [r4, #0]
 800b9b2:	07da      	lsls	r2, r3, #31
 800b9b4:	d437      	bmi.n	800ba26 <_printf_float+0x386>
 800b9b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9b8:	ebaa 0903 	sub.w	r9, sl, r3
 800b9bc:	9b06      	ldr	r3, [sp, #24]
 800b9be:	ebaa 0303 	sub.w	r3, sl, r3
 800b9c2:	4599      	cmp	r9, r3
 800b9c4:	bfa8      	it	ge
 800b9c6:	4699      	movge	r9, r3
 800b9c8:	f1b9 0f00 	cmp.w	r9, #0
 800b9cc:	dc33      	bgt.n	800ba36 <_printf_float+0x396>
 800b9ce:	f04f 0800 	mov.w	r8, #0
 800b9d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b9d6:	f104 0b1a 	add.w	fp, r4, #26
 800b9da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9dc:	ebaa 0303 	sub.w	r3, sl, r3
 800b9e0:	eba3 0309 	sub.w	r3, r3, r9
 800b9e4:	4543      	cmp	r3, r8
 800b9e6:	f77f af79 	ble.w	800b8dc <_printf_float+0x23c>
 800b9ea:	2301      	movs	r3, #1
 800b9ec:	465a      	mov	r2, fp
 800b9ee:	4631      	mov	r1, r6
 800b9f0:	4628      	mov	r0, r5
 800b9f2:	47b8      	blx	r7
 800b9f4:	3001      	adds	r0, #1
 800b9f6:	f43f aeae 	beq.w	800b756 <_printf_float+0xb6>
 800b9fa:	f108 0801 	add.w	r8, r8, #1
 800b9fe:	e7ec      	b.n	800b9da <_printf_float+0x33a>
 800ba00:	4642      	mov	r2, r8
 800ba02:	4631      	mov	r1, r6
 800ba04:	4628      	mov	r0, r5
 800ba06:	47b8      	blx	r7
 800ba08:	3001      	adds	r0, #1
 800ba0a:	d1c2      	bne.n	800b992 <_printf_float+0x2f2>
 800ba0c:	e6a3      	b.n	800b756 <_printf_float+0xb6>
 800ba0e:	2301      	movs	r3, #1
 800ba10:	4631      	mov	r1, r6
 800ba12:	4628      	mov	r0, r5
 800ba14:	9206      	str	r2, [sp, #24]
 800ba16:	47b8      	blx	r7
 800ba18:	3001      	adds	r0, #1
 800ba1a:	f43f ae9c 	beq.w	800b756 <_printf_float+0xb6>
 800ba1e:	9a06      	ldr	r2, [sp, #24]
 800ba20:	f10b 0b01 	add.w	fp, fp, #1
 800ba24:	e7bb      	b.n	800b99e <_printf_float+0x2fe>
 800ba26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba2a:	4631      	mov	r1, r6
 800ba2c:	4628      	mov	r0, r5
 800ba2e:	47b8      	blx	r7
 800ba30:	3001      	adds	r0, #1
 800ba32:	d1c0      	bne.n	800b9b6 <_printf_float+0x316>
 800ba34:	e68f      	b.n	800b756 <_printf_float+0xb6>
 800ba36:	9a06      	ldr	r2, [sp, #24]
 800ba38:	464b      	mov	r3, r9
 800ba3a:	4442      	add	r2, r8
 800ba3c:	4631      	mov	r1, r6
 800ba3e:	4628      	mov	r0, r5
 800ba40:	47b8      	blx	r7
 800ba42:	3001      	adds	r0, #1
 800ba44:	d1c3      	bne.n	800b9ce <_printf_float+0x32e>
 800ba46:	e686      	b.n	800b756 <_printf_float+0xb6>
 800ba48:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ba4c:	f1ba 0f01 	cmp.w	sl, #1
 800ba50:	dc01      	bgt.n	800ba56 <_printf_float+0x3b6>
 800ba52:	07db      	lsls	r3, r3, #31
 800ba54:	d536      	bpl.n	800bac4 <_printf_float+0x424>
 800ba56:	2301      	movs	r3, #1
 800ba58:	4642      	mov	r2, r8
 800ba5a:	4631      	mov	r1, r6
 800ba5c:	4628      	mov	r0, r5
 800ba5e:	47b8      	blx	r7
 800ba60:	3001      	adds	r0, #1
 800ba62:	f43f ae78 	beq.w	800b756 <_printf_float+0xb6>
 800ba66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba6a:	4631      	mov	r1, r6
 800ba6c:	4628      	mov	r0, r5
 800ba6e:	47b8      	blx	r7
 800ba70:	3001      	adds	r0, #1
 800ba72:	f43f ae70 	beq.w	800b756 <_printf_float+0xb6>
 800ba76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ba7a:	2200      	movs	r2, #0
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800ba82:	f7f5 f829 	bl	8000ad8 <__aeabi_dcmpeq>
 800ba86:	b9c0      	cbnz	r0, 800baba <_printf_float+0x41a>
 800ba88:	4653      	mov	r3, sl
 800ba8a:	f108 0201 	add.w	r2, r8, #1
 800ba8e:	4631      	mov	r1, r6
 800ba90:	4628      	mov	r0, r5
 800ba92:	47b8      	blx	r7
 800ba94:	3001      	adds	r0, #1
 800ba96:	d10c      	bne.n	800bab2 <_printf_float+0x412>
 800ba98:	e65d      	b.n	800b756 <_printf_float+0xb6>
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	465a      	mov	r2, fp
 800ba9e:	4631      	mov	r1, r6
 800baa0:	4628      	mov	r0, r5
 800baa2:	47b8      	blx	r7
 800baa4:	3001      	adds	r0, #1
 800baa6:	f43f ae56 	beq.w	800b756 <_printf_float+0xb6>
 800baaa:	f108 0801 	add.w	r8, r8, #1
 800baae:	45d0      	cmp	r8, sl
 800bab0:	dbf3      	blt.n	800ba9a <_printf_float+0x3fa>
 800bab2:	464b      	mov	r3, r9
 800bab4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bab8:	e6df      	b.n	800b87a <_printf_float+0x1da>
 800baba:	f04f 0800 	mov.w	r8, #0
 800babe:	f104 0b1a 	add.w	fp, r4, #26
 800bac2:	e7f4      	b.n	800baae <_printf_float+0x40e>
 800bac4:	2301      	movs	r3, #1
 800bac6:	4642      	mov	r2, r8
 800bac8:	e7e1      	b.n	800ba8e <_printf_float+0x3ee>
 800baca:	2301      	movs	r3, #1
 800bacc:	464a      	mov	r2, r9
 800bace:	4631      	mov	r1, r6
 800bad0:	4628      	mov	r0, r5
 800bad2:	47b8      	blx	r7
 800bad4:	3001      	adds	r0, #1
 800bad6:	f43f ae3e 	beq.w	800b756 <_printf_float+0xb6>
 800bada:	f108 0801 	add.w	r8, r8, #1
 800bade:	68e3      	ldr	r3, [r4, #12]
 800bae0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bae2:	1a5b      	subs	r3, r3, r1
 800bae4:	4543      	cmp	r3, r8
 800bae6:	dcf0      	bgt.n	800baca <_printf_float+0x42a>
 800bae8:	e6fc      	b.n	800b8e4 <_printf_float+0x244>
 800baea:	f04f 0800 	mov.w	r8, #0
 800baee:	f104 0919 	add.w	r9, r4, #25
 800baf2:	e7f4      	b.n	800bade <_printf_float+0x43e>

0800baf4 <_printf_common>:
 800baf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800baf8:	4616      	mov	r6, r2
 800bafa:	4698      	mov	r8, r3
 800bafc:	688a      	ldr	r2, [r1, #8]
 800bafe:	690b      	ldr	r3, [r1, #16]
 800bb00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bb04:	4293      	cmp	r3, r2
 800bb06:	bfb8      	it	lt
 800bb08:	4613      	movlt	r3, r2
 800bb0a:	6033      	str	r3, [r6, #0]
 800bb0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bb10:	4607      	mov	r7, r0
 800bb12:	460c      	mov	r4, r1
 800bb14:	b10a      	cbz	r2, 800bb1a <_printf_common+0x26>
 800bb16:	3301      	adds	r3, #1
 800bb18:	6033      	str	r3, [r6, #0]
 800bb1a:	6823      	ldr	r3, [r4, #0]
 800bb1c:	0699      	lsls	r1, r3, #26
 800bb1e:	bf42      	ittt	mi
 800bb20:	6833      	ldrmi	r3, [r6, #0]
 800bb22:	3302      	addmi	r3, #2
 800bb24:	6033      	strmi	r3, [r6, #0]
 800bb26:	6825      	ldr	r5, [r4, #0]
 800bb28:	f015 0506 	ands.w	r5, r5, #6
 800bb2c:	d106      	bne.n	800bb3c <_printf_common+0x48>
 800bb2e:	f104 0a19 	add.w	sl, r4, #25
 800bb32:	68e3      	ldr	r3, [r4, #12]
 800bb34:	6832      	ldr	r2, [r6, #0]
 800bb36:	1a9b      	subs	r3, r3, r2
 800bb38:	42ab      	cmp	r3, r5
 800bb3a:	dc26      	bgt.n	800bb8a <_printf_common+0x96>
 800bb3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bb40:	6822      	ldr	r2, [r4, #0]
 800bb42:	3b00      	subs	r3, #0
 800bb44:	bf18      	it	ne
 800bb46:	2301      	movne	r3, #1
 800bb48:	0692      	lsls	r2, r2, #26
 800bb4a:	d42b      	bmi.n	800bba4 <_printf_common+0xb0>
 800bb4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bb50:	4641      	mov	r1, r8
 800bb52:	4638      	mov	r0, r7
 800bb54:	47c8      	blx	r9
 800bb56:	3001      	adds	r0, #1
 800bb58:	d01e      	beq.n	800bb98 <_printf_common+0xa4>
 800bb5a:	6823      	ldr	r3, [r4, #0]
 800bb5c:	6922      	ldr	r2, [r4, #16]
 800bb5e:	f003 0306 	and.w	r3, r3, #6
 800bb62:	2b04      	cmp	r3, #4
 800bb64:	bf02      	ittt	eq
 800bb66:	68e5      	ldreq	r5, [r4, #12]
 800bb68:	6833      	ldreq	r3, [r6, #0]
 800bb6a:	1aed      	subeq	r5, r5, r3
 800bb6c:	68a3      	ldr	r3, [r4, #8]
 800bb6e:	bf0c      	ite	eq
 800bb70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bb74:	2500      	movne	r5, #0
 800bb76:	4293      	cmp	r3, r2
 800bb78:	bfc4      	itt	gt
 800bb7a:	1a9b      	subgt	r3, r3, r2
 800bb7c:	18ed      	addgt	r5, r5, r3
 800bb7e:	2600      	movs	r6, #0
 800bb80:	341a      	adds	r4, #26
 800bb82:	42b5      	cmp	r5, r6
 800bb84:	d11a      	bne.n	800bbbc <_printf_common+0xc8>
 800bb86:	2000      	movs	r0, #0
 800bb88:	e008      	b.n	800bb9c <_printf_common+0xa8>
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	4652      	mov	r2, sl
 800bb8e:	4641      	mov	r1, r8
 800bb90:	4638      	mov	r0, r7
 800bb92:	47c8      	blx	r9
 800bb94:	3001      	adds	r0, #1
 800bb96:	d103      	bne.n	800bba0 <_printf_common+0xac>
 800bb98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bb9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bba0:	3501      	adds	r5, #1
 800bba2:	e7c6      	b.n	800bb32 <_printf_common+0x3e>
 800bba4:	18e1      	adds	r1, r4, r3
 800bba6:	1c5a      	adds	r2, r3, #1
 800bba8:	2030      	movs	r0, #48	@ 0x30
 800bbaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bbae:	4422      	add	r2, r4
 800bbb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bbb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bbb8:	3302      	adds	r3, #2
 800bbba:	e7c7      	b.n	800bb4c <_printf_common+0x58>
 800bbbc:	2301      	movs	r3, #1
 800bbbe:	4622      	mov	r2, r4
 800bbc0:	4641      	mov	r1, r8
 800bbc2:	4638      	mov	r0, r7
 800bbc4:	47c8      	blx	r9
 800bbc6:	3001      	adds	r0, #1
 800bbc8:	d0e6      	beq.n	800bb98 <_printf_common+0xa4>
 800bbca:	3601      	adds	r6, #1
 800bbcc:	e7d9      	b.n	800bb82 <_printf_common+0x8e>
	...

0800bbd0 <_printf_i>:
 800bbd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bbd4:	7e0f      	ldrb	r7, [r1, #24]
 800bbd6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bbd8:	2f78      	cmp	r7, #120	@ 0x78
 800bbda:	4691      	mov	r9, r2
 800bbdc:	4680      	mov	r8, r0
 800bbde:	460c      	mov	r4, r1
 800bbe0:	469a      	mov	sl, r3
 800bbe2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bbe6:	d807      	bhi.n	800bbf8 <_printf_i+0x28>
 800bbe8:	2f62      	cmp	r7, #98	@ 0x62
 800bbea:	d80a      	bhi.n	800bc02 <_printf_i+0x32>
 800bbec:	2f00      	cmp	r7, #0
 800bbee:	f000 80d2 	beq.w	800bd96 <_printf_i+0x1c6>
 800bbf2:	2f58      	cmp	r7, #88	@ 0x58
 800bbf4:	f000 80b9 	beq.w	800bd6a <_printf_i+0x19a>
 800bbf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bbfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bc00:	e03a      	b.n	800bc78 <_printf_i+0xa8>
 800bc02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bc06:	2b15      	cmp	r3, #21
 800bc08:	d8f6      	bhi.n	800bbf8 <_printf_i+0x28>
 800bc0a:	a101      	add	r1, pc, #4	@ (adr r1, 800bc10 <_printf_i+0x40>)
 800bc0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bc10:	0800bc69 	.word	0x0800bc69
 800bc14:	0800bc7d 	.word	0x0800bc7d
 800bc18:	0800bbf9 	.word	0x0800bbf9
 800bc1c:	0800bbf9 	.word	0x0800bbf9
 800bc20:	0800bbf9 	.word	0x0800bbf9
 800bc24:	0800bbf9 	.word	0x0800bbf9
 800bc28:	0800bc7d 	.word	0x0800bc7d
 800bc2c:	0800bbf9 	.word	0x0800bbf9
 800bc30:	0800bbf9 	.word	0x0800bbf9
 800bc34:	0800bbf9 	.word	0x0800bbf9
 800bc38:	0800bbf9 	.word	0x0800bbf9
 800bc3c:	0800bd7d 	.word	0x0800bd7d
 800bc40:	0800bca7 	.word	0x0800bca7
 800bc44:	0800bd37 	.word	0x0800bd37
 800bc48:	0800bbf9 	.word	0x0800bbf9
 800bc4c:	0800bbf9 	.word	0x0800bbf9
 800bc50:	0800bd9f 	.word	0x0800bd9f
 800bc54:	0800bbf9 	.word	0x0800bbf9
 800bc58:	0800bca7 	.word	0x0800bca7
 800bc5c:	0800bbf9 	.word	0x0800bbf9
 800bc60:	0800bbf9 	.word	0x0800bbf9
 800bc64:	0800bd3f 	.word	0x0800bd3f
 800bc68:	6833      	ldr	r3, [r6, #0]
 800bc6a:	1d1a      	adds	r2, r3, #4
 800bc6c:	681b      	ldr	r3, [r3, #0]
 800bc6e:	6032      	str	r2, [r6, #0]
 800bc70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bc74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bc78:	2301      	movs	r3, #1
 800bc7a:	e09d      	b.n	800bdb8 <_printf_i+0x1e8>
 800bc7c:	6833      	ldr	r3, [r6, #0]
 800bc7e:	6820      	ldr	r0, [r4, #0]
 800bc80:	1d19      	adds	r1, r3, #4
 800bc82:	6031      	str	r1, [r6, #0]
 800bc84:	0606      	lsls	r6, r0, #24
 800bc86:	d501      	bpl.n	800bc8c <_printf_i+0xbc>
 800bc88:	681d      	ldr	r5, [r3, #0]
 800bc8a:	e003      	b.n	800bc94 <_printf_i+0xc4>
 800bc8c:	0645      	lsls	r5, r0, #25
 800bc8e:	d5fb      	bpl.n	800bc88 <_printf_i+0xb8>
 800bc90:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bc94:	2d00      	cmp	r5, #0
 800bc96:	da03      	bge.n	800bca0 <_printf_i+0xd0>
 800bc98:	232d      	movs	r3, #45	@ 0x2d
 800bc9a:	426d      	negs	r5, r5
 800bc9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bca0:	4859      	ldr	r0, [pc, #356]	@ (800be08 <_printf_i+0x238>)
 800bca2:	230a      	movs	r3, #10
 800bca4:	e011      	b.n	800bcca <_printf_i+0xfa>
 800bca6:	6821      	ldr	r1, [r4, #0]
 800bca8:	6833      	ldr	r3, [r6, #0]
 800bcaa:	0608      	lsls	r0, r1, #24
 800bcac:	f853 5b04 	ldr.w	r5, [r3], #4
 800bcb0:	d402      	bmi.n	800bcb8 <_printf_i+0xe8>
 800bcb2:	0649      	lsls	r1, r1, #25
 800bcb4:	bf48      	it	mi
 800bcb6:	b2ad      	uxthmi	r5, r5
 800bcb8:	2f6f      	cmp	r7, #111	@ 0x6f
 800bcba:	4853      	ldr	r0, [pc, #332]	@ (800be08 <_printf_i+0x238>)
 800bcbc:	6033      	str	r3, [r6, #0]
 800bcbe:	bf14      	ite	ne
 800bcc0:	230a      	movne	r3, #10
 800bcc2:	2308      	moveq	r3, #8
 800bcc4:	2100      	movs	r1, #0
 800bcc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bcca:	6866      	ldr	r6, [r4, #4]
 800bccc:	60a6      	str	r6, [r4, #8]
 800bcce:	2e00      	cmp	r6, #0
 800bcd0:	bfa2      	ittt	ge
 800bcd2:	6821      	ldrge	r1, [r4, #0]
 800bcd4:	f021 0104 	bicge.w	r1, r1, #4
 800bcd8:	6021      	strge	r1, [r4, #0]
 800bcda:	b90d      	cbnz	r5, 800bce0 <_printf_i+0x110>
 800bcdc:	2e00      	cmp	r6, #0
 800bcde:	d04b      	beq.n	800bd78 <_printf_i+0x1a8>
 800bce0:	4616      	mov	r6, r2
 800bce2:	fbb5 f1f3 	udiv	r1, r5, r3
 800bce6:	fb03 5711 	mls	r7, r3, r1, r5
 800bcea:	5dc7      	ldrb	r7, [r0, r7]
 800bcec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bcf0:	462f      	mov	r7, r5
 800bcf2:	42bb      	cmp	r3, r7
 800bcf4:	460d      	mov	r5, r1
 800bcf6:	d9f4      	bls.n	800bce2 <_printf_i+0x112>
 800bcf8:	2b08      	cmp	r3, #8
 800bcfa:	d10b      	bne.n	800bd14 <_printf_i+0x144>
 800bcfc:	6823      	ldr	r3, [r4, #0]
 800bcfe:	07df      	lsls	r7, r3, #31
 800bd00:	d508      	bpl.n	800bd14 <_printf_i+0x144>
 800bd02:	6923      	ldr	r3, [r4, #16]
 800bd04:	6861      	ldr	r1, [r4, #4]
 800bd06:	4299      	cmp	r1, r3
 800bd08:	bfde      	ittt	le
 800bd0a:	2330      	movle	r3, #48	@ 0x30
 800bd0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bd10:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800bd14:	1b92      	subs	r2, r2, r6
 800bd16:	6122      	str	r2, [r4, #16]
 800bd18:	f8cd a000 	str.w	sl, [sp]
 800bd1c:	464b      	mov	r3, r9
 800bd1e:	aa03      	add	r2, sp, #12
 800bd20:	4621      	mov	r1, r4
 800bd22:	4640      	mov	r0, r8
 800bd24:	f7ff fee6 	bl	800baf4 <_printf_common>
 800bd28:	3001      	adds	r0, #1
 800bd2a:	d14a      	bne.n	800bdc2 <_printf_i+0x1f2>
 800bd2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd30:	b004      	add	sp, #16
 800bd32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd36:	6823      	ldr	r3, [r4, #0]
 800bd38:	f043 0320 	orr.w	r3, r3, #32
 800bd3c:	6023      	str	r3, [r4, #0]
 800bd3e:	4833      	ldr	r0, [pc, #204]	@ (800be0c <_printf_i+0x23c>)
 800bd40:	2778      	movs	r7, #120	@ 0x78
 800bd42:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bd46:	6823      	ldr	r3, [r4, #0]
 800bd48:	6831      	ldr	r1, [r6, #0]
 800bd4a:	061f      	lsls	r7, r3, #24
 800bd4c:	f851 5b04 	ldr.w	r5, [r1], #4
 800bd50:	d402      	bmi.n	800bd58 <_printf_i+0x188>
 800bd52:	065f      	lsls	r7, r3, #25
 800bd54:	bf48      	it	mi
 800bd56:	b2ad      	uxthmi	r5, r5
 800bd58:	6031      	str	r1, [r6, #0]
 800bd5a:	07d9      	lsls	r1, r3, #31
 800bd5c:	bf44      	itt	mi
 800bd5e:	f043 0320 	orrmi.w	r3, r3, #32
 800bd62:	6023      	strmi	r3, [r4, #0]
 800bd64:	b11d      	cbz	r5, 800bd6e <_printf_i+0x19e>
 800bd66:	2310      	movs	r3, #16
 800bd68:	e7ac      	b.n	800bcc4 <_printf_i+0xf4>
 800bd6a:	4827      	ldr	r0, [pc, #156]	@ (800be08 <_printf_i+0x238>)
 800bd6c:	e7e9      	b.n	800bd42 <_printf_i+0x172>
 800bd6e:	6823      	ldr	r3, [r4, #0]
 800bd70:	f023 0320 	bic.w	r3, r3, #32
 800bd74:	6023      	str	r3, [r4, #0]
 800bd76:	e7f6      	b.n	800bd66 <_printf_i+0x196>
 800bd78:	4616      	mov	r6, r2
 800bd7a:	e7bd      	b.n	800bcf8 <_printf_i+0x128>
 800bd7c:	6833      	ldr	r3, [r6, #0]
 800bd7e:	6825      	ldr	r5, [r4, #0]
 800bd80:	6961      	ldr	r1, [r4, #20]
 800bd82:	1d18      	adds	r0, r3, #4
 800bd84:	6030      	str	r0, [r6, #0]
 800bd86:	062e      	lsls	r6, r5, #24
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	d501      	bpl.n	800bd90 <_printf_i+0x1c0>
 800bd8c:	6019      	str	r1, [r3, #0]
 800bd8e:	e002      	b.n	800bd96 <_printf_i+0x1c6>
 800bd90:	0668      	lsls	r0, r5, #25
 800bd92:	d5fb      	bpl.n	800bd8c <_printf_i+0x1bc>
 800bd94:	8019      	strh	r1, [r3, #0]
 800bd96:	2300      	movs	r3, #0
 800bd98:	6123      	str	r3, [r4, #16]
 800bd9a:	4616      	mov	r6, r2
 800bd9c:	e7bc      	b.n	800bd18 <_printf_i+0x148>
 800bd9e:	6833      	ldr	r3, [r6, #0]
 800bda0:	1d1a      	adds	r2, r3, #4
 800bda2:	6032      	str	r2, [r6, #0]
 800bda4:	681e      	ldr	r6, [r3, #0]
 800bda6:	6862      	ldr	r2, [r4, #4]
 800bda8:	2100      	movs	r1, #0
 800bdaa:	4630      	mov	r0, r6
 800bdac:	f7f4 fa18 	bl	80001e0 <memchr>
 800bdb0:	b108      	cbz	r0, 800bdb6 <_printf_i+0x1e6>
 800bdb2:	1b80      	subs	r0, r0, r6
 800bdb4:	6060      	str	r0, [r4, #4]
 800bdb6:	6863      	ldr	r3, [r4, #4]
 800bdb8:	6123      	str	r3, [r4, #16]
 800bdba:	2300      	movs	r3, #0
 800bdbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bdc0:	e7aa      	b.n	800bd18 <_printf_i+0x148>
 800bdc2:	6923      	ldr	r3, [r4, #16]
 800bdc4:	4632      	mov	r2, r6
 800bdc6:	4649      	mov	r1, r9
 800bdc8:	4640      	mov	r0, r8
 800bdca:	47d0      	blx	sl
 800bdcc:	3001      	adds	r0, #1
 800bdce:	d0ad      	beq.n	800bd2c <_printf_i+0x15c>
 800bdd0:	6823      	ldr	r3, [r4, #0]
 800bdd2:	079b      	lsls	r3, r3, #30
 800bdd4:	d413      	bmi.n	800bdfe <_printf_i+0x22e>
 800bdd6:	68e0      	ldr	r0, [r4, #12]
 800bdd8:	9b03      	ldr	r3, [sp, #12]
 800bdda:	4298      	cmp	r0, r3
 800bddc:	bfb8      	it	lt
 800bdde:	4618      	movlt	r0, r3
 800bde0:	e7a6      	b.n	800bd30 <_printf_i+0x160>
 800bde2:	2301      	movs	r3, #1
 800bde4:	4632      	mov	r2, r6
 800bde6:	4649      	mov	r1, r9
 800bde8:	4640      	mov	r0, r8
 800bdea:	47d0      	blx	sl
 800bdec:	3001      	adds	r0, #1
 800bdee:	d09d      	beq.n	800bd2c <_printf_i+0x15c>
 800bdf0:	3501      	adds	r5, #1
 800bdf2:	68e3      	ldr	r3, [r4, #12]
 800bdf4:	9903      	ldr	r1, [sp, #12]
 800bdf6:	1a5b      	subs	r3, r3, r1
 800bdf8:	42ab      	cmp	r3, r5
 800bdfa:	dcf2      	bgt.n	800bde2 <_printf_i+0x212>
 800bdfc:	e7eb      	b.n	800bdd6 <_printf_i+0x206>
 800bdfe:	2500      	movs	r5, #0
 800be00:	f104 0619 	add.w	r6, r4, #25
 800be04:	e7f5      	b.n	800bdf2 <_printf_i+0x222>
 800be06:	bf00      	nop
 800be08:	0800e3d2 	.word	0x0800e3d2
 800be0c:	0800e3e3 	.word	0x0800e3e3

0800be10 <siprintf>:
 800be10:	b40e      	push	{r1, r2, r3}
 800be12:	b500      	push	{lr}
 800be14:	b09c      	sub	sp, #112	@ 0x70
 800be16:	ab1d      	add	r3, sp, #116	@ 0x74
 800be18:	9002      	str	r0, [sp, #8]
 800be1a:	9006      	str	r0, [sp, #24]
 800be1c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800be20:	4809      	ldr	r0, [pc, #36]	@ (800be48 <siprintf+0x38>)
 800be22:	9107      	str	r1, [sp, #28]
 800be24:	9104      	str	r1, [sp, #16]
 800be26:	4909      	ldr	r1, [pc, #36]	@ (800be4c <siprintf+0x3c>)
 800be28:	f853 2b04 	ldr.w	r2, [r3], #4
 800be2c:	9105      	str	r1, [sp, #20]
 800be2e:	6800      	ldr	r0, [r0, #0]
 800be30:	9301      	str	r3, [sp, #4]
 800be32:	a902      	add	r1, sp, #8
 800be34:	f000 ffb0 	bl	800cd98 <_svfiprintf_r>
 800be38:	9b02      	ldr	r3, [sp, #8]
 800be3a:	2200      	movs	r2, #0
 800be3c:	701a      	strb	r2, [r3, #0]
 800be3e:	b01c      	add	sp, #112	@ 0x70
 800be40:	f85d eb04 	ldr.w	lr, [sp], #4
 800be44:	b003      	add	sp, #12
 800be46:	4770      	bx	lr
 800be48:	20000108 	.word	0x20000108
 800be4c:	ffff0208 	.word	0xffff0208

0800be50 <std>:
 800be50:	2300      	movs	r3, #0
 800be52:	b510      	push	{r4, lr}
 800be54:	4604      	mov	r4, r0
 800be56:	e9c0 3300 	strd	r3, r3, [r0]
 800be5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800be5e:	6083      	str	r3, [r0, #8]
 800be60:	8181      	strh	r1, [r0, #12]
 800be62:	6643      	str	r3, [r0, #100]	@ 0x64
 800be64:	81c2      	strh	r2, [r0, #14]
 800be66:	6183      	str	r3, [r0, #24]
 800be68:	4619      	mov	r1, r3
 800be6a:	2208      	movs	r2, #8
 800be6c:	305c      	adds	r0, #92	@ 0x5c
 800be6e:	f000 f8b1 	bl	800bfd4 <memset>
 800be72:	4b0d      	ldr	r3, [pc, #52]	@ (800bea8 <std+0x58>)
 800be74:	6263      	str	r3, [r4, #36]	@ 0x24
 800be76:	4b0d      	ldr	r3, [pc, #52]	@ (800beac <std+0x5c>)
 800be78:	62a3      	str	r3, [r4, #40]	@ 0x28
 800be7a:	4b0d      	ldr	r3, [pc, #52]	@ (800beb0 <std+0x60>)
 800be7c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800be7e:	4b0d      	ldr	r3, [pc, #52]	@ (800beb4 <std+0x64>)
 800be80:	6323      	str	r3, [r4, #48]	@ 0x30
 800be82:	4b0d      	ldr	r3, [pc, #52]	@ (800beb8 <std+0x68>)
 800be84:	6224      	str	r4, [r4, #32]
 800be86:	429c      	cmp	r4, r3
 800be88:	d006      	beq.n	800be98 <std+0x48>
 800be8a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800be8e:	4294      	cmp	r4, r2
 800be90:	d002      	beq.n	800be98 <std+0x48>
 800be92:	33d0      	adds	r3, #208	@ 0xd0
 800be94:	429c      	cmp	r4, r3
 800be96:	d105      	bne.n	800bea4 <std+0x54>
 800be98:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800be9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bea0:	f000 b8ce 	b.w	800c040 <__retarget_lock_init_recursive>
 800bea4:	bd10      	pop	{r4, pc}
 800bea6:	bf00      	nop
 800bea8:	0800d959 	.word	0x0800d959
 800beac:	0800d97b 	.word	0x0800d97b
 800beb0:	0800d9b3 	.word	0x0800d9b3
 800beb4:	0800d9d7 	.word	0x0800d9d7
 800beb8:	20001b3c 	.word	0x20001b3c

0800bebc <stdio_exit_handler>:
 800bebc:	4a02      	ldr	r2, [pc, #8]	@ (800bec8 <stdio_exit_handler+0xc>)
 800bebe:	4903      	ldr	r1, [pc, #12]	@ (800becc <stdio_exit_handler+0x10>)
 800bec0:	4803      	ldr	r0, [pc, #12]	@ (800bed0 <stdio_exit_handler+0x14>)
 800bec2:	f000 b869 	b.w	800bf98 <_fwalk_sglue>
 800bec6:	bf00      	nop
 800bec8:	200000fc 	.word	0x200000fc
 800becc:	0800d1ed 	.word	0x0800d1ed
 800bed0:	2000010c 	.word	0x2000010c

0800bed4 <cleanup_stdio>:
 800bed4:	6841      	ldr	r1, [r0, #4]
 800bed6:	4b0c      	ldr	r3, [pc, #48]	@ (800bf08 <cleanup_stdio+0x34>)
 800bed8:	4299      	cmp	r1, r3
 800beda:	b510      	push	{r4, lr}
 800bedc:	4604      	mov	r4, r0
 800bede:	d001      	beq.n	800bee4 <cleanup_stdio+0x10>
 800bee0:	f001 f984 	bl	800d1ec <_fflush_r>
 800bee4:	68a1      	ldr	r1, [r4, #8]
 800bee6:	4b09      	ldr	r3, [pc, #36]	@ (800bf0c <cleanup_stdio+0x38>)
 800bee8:	4299      	cmp	r1, r3
 800beea:	d002      	beq.n	800bef2 <cleanup_stdio+0x1e>
 800beec:	4620      	mov	r0, r4
 800beee:	f001 f97d 	bl	800d1ec <_fflush_r>
 800bef2:	68e1      	ldr	r1, [r4, #12]
 800bef4:	4b06      	ldr	r3, [pc, #24]	@ (800bf10 <cleanup_stdio+0x3c>)
 800bef6:	4299      	cmp	r1, r3
 800bef8:	d004      	beq.n	800bf04 <cleanup_stdio+0x30>
 800befa:	4620      	mov	r0, r4
 800befc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf00:	f001 b974 	b.w	800d1ec <_fflush_r>
 800bf04:	bd10      	pop	{r4, pc}
 800bf06:	bf00      	nop
 800bf08:	20001b3c 	.word	0x20001b3c
 800bf0c:	20001ba4 	.word	0x20001ba4
 800bf10:	20001c0c 	.word	0x20001c0c

0800bf14 <global_stdio_init.part.0>:
 800bf14:	b510      	push	{r4, lr}
 800bf16:	4b0b      	ldr	r3, [pc, #44]	@ (800bf44 <global_stdio_init.part.0+0x30>)
 800bf18:	4c0b      	ldr	r4, [pc, #44]	@ (800bf48 <global_stdio_init.part.0+0x34>)
 800bf1a:	4a0c      	ldr	r2, [pc, #48]	@ (800bf4c <global_stdio_init.part.0+0x38>)
 800bf1c:	601a      	str	r2, [r3, #0]
 800bf1e:	4620      	mov	r0, r4
 800bf20:	2200      	movs	r2, #0
 800bf22:	2104      	movs	r1, #4
 800bf24:	f7ff ff94 	bl	800be50 <std>
 800bf28:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bf2c:	2201      	movs	r2, #1
 800bf2e:	2109      	movs	r1, #9
 800bf30:	f7ff ff8e 	bl	800be50 <std>
 800bf34:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bf38:	2202      	movs	r2, #2
 800bf3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf3e:	2112      	movs	r1, #18
 800bf40:	f7ff bf86 	b.w	800be50 <std>
 800bf44:	20001c74 	.word	0x20001c74
 800bf48:	20001b3c 	.word	0x20001b3c
 800bf4c:	0800bebd 	.word	0x0800bebd

0800bf50 <__sfp_lock_acquire>:
 800bf50:	4801      	ldr	r0, [pc, #4]	@ (800bf58 <__sfp_lock_acquire+0x8>)
 800bf52:	f000 b876 	b.w	800c042 <__retarget_lock_acquire_recursive>
 800bf56:	bf00      	nop
 800bf58:	20001c79 	.word	0x20001c79

0800bf5c <__sfp_lock_release>:
 800bf5c:	4801      	ldr	r0, [pc, #4]	@ (800bf64 <__sfp_lock_release+0x8>)
 800bf5e:	f000 b871 	b.w	800c044 <__retarget_lock_release_recursive>
 800bf62:	bf00      	nop
 800bf64:	20001c79 	.word	0x20001c79

0800bf68 <__sinit>:
 800bf68:	b510      	push	{r4, lr}
 800bf6a:	4604      	mov	r4, r0
 800bf6c:	f7ff fff0 	bl	800bf50 <__sfp_lock_acquire>
 800bf70:	6a23      	ldr	r3, [r4, #32]
 800bf72:	b11b      	cbz	r3, 800bf7c <__sinit+0x14>
 800bf74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf78:	f7ff bff0 	b.w	800bf5c <__sfp_lock_release>
 800bf7c:	4b04      	ldr	r3, [pc, #16]	@ (800bf90 <__sinit+0x28>)
 800bf7e:	6223      	str	r3, [r4, #32]
 800bf80:	4b04      	ldr	r3, [pc, #16]	@ (800bf94 <__sinit+0x2c>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d1f5      	bne.n	800bf74 <__sinit+0xc>
 800bf88:	f7ff ffc4 	bl	800bf14 <global_stdio_init.part.0>
 800bf8c:	e7f2      	b.n	800bf74 <__sinit+0xc>
 800bf8e:	bf00      	nop
 800bf90:	0800bed5 	.word	0x0800bed5
 800bf94:	20001c74 	.word	0x20001c74

0800bf98 <_fwalk_sglue>:
 800bf98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf9c:	4607      	mov	r7, r0
 800bf9e:	4688      	mov	r8, r1
 800bfa0:	4614      	mov	r4, r2
 800bfa2:	2600      	movs	r6, #0
 800bfa4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bfa8:	f1b9 0901 	subs.w	r9, r9, #1
 800bfac:	d505      	bpl.n	800bfba <_fwalk_sglue+0x22>
 800bfae:	6824      	ldr	r4, [r4, #0]
 800bfb0:	2c00      	cmp	r4, #0
 800bfb2:	d1f7      	bne.n	800bfa4 <_fwalk_sglue+0xc>
 800bfb4:	4630      	mov	r0, r6
 800bfb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfba:	89ab      	ldrh	r3, [r5, #12]
 800bfbc:	2b01      	cmp	r3, #1
 800bfbe:	d907      	bls.n	800bfd0 <_fwalk_sglue+0x38>
 800bfc0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bfc4:	3301      	adds	r3, #1
 800bfc6:	d003      	beq.n	800bfd0 <_fwalk_sglue+0x38>
 800bfc8:	4629      	mov	r1, r5
 800bfca:	4638      	mov	r0, r7
 800bfcc:	47c0      	blx	r8
 800bfce:	4306      	orrs	r6, r0
 800bfd0:	3568      	adds	r5, #104	@ 0x68
 800bfd2:	e7e9      	b.n	800bfa8 <_fwalk_sglue+0x10>

0800bfd4 <memset>:
 800bfd4:	4402      	add	r2, r0
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	4293      	cmp	r3, r2
 800bfda:	d100      	bne.n	800bfde <memset+0xa>
 800bfdc:	4770      	bx	lr
 800bfde:	f803 1b01 	strb.w	r1, [r3], #1
 800bfe2:	e7f9      	b.n	800bfd8 <memset+0x4>

0800bfe4 <_localeconv_r>:
 800bfe4:	4800      	ldr	r0, [pc, #0]	@ (800bfe8 <_localeconv_r+0x4>)
 800bfe6:	4770      	bx	lr
 800bfe8:	20000248 	.word	0x20000248

0800bfec <__errno>:
 800bfec:	4b01      	ldr	r3, [pc, #4]	@ (800bff4 <__errno+0x8>)
 800bfee:	6818      	ldr	r0, [r3, #0]
 800bff0:	4770      	bx	lr
 800bff2:	bf00      	nop
 800bff4:	20000108 	.word	0x20000108

0800bff8 <__libc_init_array>:
 800bff8:	b570      	push	{r4, r5, r6, lr}
 800bffa:	4d0d      	ldr	r5, [pc, #52]	@ (800c030 <__libc_init_array+0x38>)
 800bffc:	4c0d      	ldr	r4, [pc, #52]	@ (800c034 <__libc_init_array+0x3c>)
 800bffe:	1b64      	subs	r4, r4, r5
 800c000:	10a4      	asrs	r4, r4, #2
 800c002:	2600      	movs	r6, #0
 800c004:	42a6      	cmp	r6, r4
 800c006:	d109      	bne.n	800c01c <__libc_init_array+0x24>
 800c008:	4d0b      	ldr	r5, [pc, #44]	@ (800c038 <__libc_init_array+0x40>)
 800c00a:	4c0c      	ldr	r4, [pc, #48]	@ (800c03c <__libc_init_array+0x44>)
 800c00c:	f002 f92e 	bl	800e26c <_init>
 800c010:	1b64      	subs	r4, r4, r5
 800c012:	10a4      	asrs	r4, r4, #2
 800c014:	2600      	movs	r6, #0
 800c016:	42a6      	cmp	r6, r4
 800c018:	d105      	bne.n	800c026 <__libc_init_array+0x2e>
 800c01a:	bd70      	pop	{r4, r5, r6, pc}
 800c01c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c020:	4798      	blx	r3
 800c022:	3601      	adds	r6, #1
 800c024:	e7ee      	b.n	800c004 <__libc_init_array+0xc>
 800c026:	f855 3b04 	ldr.w	r3, [r5], #4
 800c02a:	4798      	blx	r3
 800c02c:	3601      	adds	r6, #1
 800c02e:	e7f2      	b.n	800c016 <__libc_init_array+0x1e>
 800c030:	0800e740 	.word	0x0800e740
 800c034:	0800e740 	.word	0x0800e740
 800c038:	0800e740 	.word	0x0800e740
 800c03c:	0800e744 	.word	0x0800e744

0800c040 <__retarget_lock_init_recursive>:
 800c040:	4770      	bx	lr

0800c042 <__retarget_lock_acquire_recursive>:
 800c042:	4770      	bx	lr

0800c044 <__retarget_lock_release_recursive>:
 800c044:	4770      	bx	lr

0800c046 <quorem>:
 800c046:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c04a:	6903      	ldr	r3, [r0, #16]
 800c04c:	690c      	ldr	r4, [r1, #16]
 800c04e:	42a3      	cmp	r3, r4
 800c050:	4607      	mov	r7, r0
 800c052:	db7e      	blt.n	800c152 <quorem+0x10c>
 800c054:	3c01      	subs	r4, #1
 800c056:	f101 0814 	add.w	r8, r1, #20
 800c05a:	00a3      	lsls	r3, r4, #2
 800c05c:	f100 0514 	add.w	r5, r0, #20
 800c060:	9300      	str	r3, [sp, #0]
 800c062:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c066:	9301      	str	r3, [sp, #4]
 800c068:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c06c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c070:	3301      	adds	r3, #1
 800c072:	429a      	cmp	r2, r3
 800c074:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c078:	fbb2 f6f3 	udiv	r6, r2, r3
 800c07c:	d32e      	bcc.n	800c0dc <quorem+0x96>
 800c07e:	f04f 0a00 	mov.w	sl, #0
 800c082:	46c4      	mov	ip, r8
 800c084:	46ae      	mov	lr, r5
 800c086:	46d3      	mov	fp, sl
 800c088:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c08c:	b298      	uxth	r0, r3
 800c08e:	fb06 a000 	mla	r0, r6, r0, sl
 800c092:	0c02      	lsrs	r2, r0, #16
 800c094:	0c1b      	lsrs	r3, r3, #16
 800c096:	fb06 2303 	mla	r3, r6, r3, r2
 800c09a:	f8de 2000 	ldr.w	r2, [lr]
 800c09e:	b280      	uxth	r0, r0
 800c0a0:	b292      	uxth	r2, r2
 800c0a2:	1a12      	subs	r2, r2, r0
 800c0a4:	445a      	add	r2, fp
 800c0a6:	f8de 0000 	ldr.w	r0, [lr]
 800c0aa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0ae:	b29b      	uxth	r3, r3
 800c0b0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c0b4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c0b8:	b292      	uxth	r2, r2
 800c0ba:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c0be:	45e1      	cmp	r9, ip
 800c0c0:	f84e 2b04 	str.w	r2, [lr], #4
 800c0c4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c0c8:	d2de      	bcs.n	800c088 <quorem+0x42>
 800c0ca:	9b00      	ldr	r3, [sp, #0]
 800c0cc:	58eb      	ldr	r3, [r5, r3]
 800c0ce:	b92b      	cbnz	r3, 800c0dc <quorem+0x96>
 800c0d0:	9b01      	ldr	r3, [sp, #4]
 800c0d2:	3b04      	subs	r3, #4
 800c0d4:	429d      	cmp	r5, r3
 800c0d6:	461a      	mov	r2, r3
 800c0d8:	d32f      	bcc.n	800c13a <quorem+0xf4>
 800c0da:	613c      	str	r4, [r7, #16]
 800c0dc:	4638      	mov	r0, r7
 800c0de:	f001 fb33 	bl	800d748 <__mcmp>
 800c0e2:	2800      	cmp	r0, #0
 800c0e4:	db25      	blt.n	800c132 <quorem+0xec>
 800c0e6:	4629      	mov	r1, r5
 800c0e8:	2000      	movs	r0, #0
 800c0ea:	f858 2b04 	ldr.w	r2, [r8], #4
 800c0ee:	f8d1 c000 	ldr.w	ip, [r1]
 800c0f2:	fa1f fe82 	uxth.w	lr, r2
 800c0f6:	fa1f f38c 	uxth.w	r3, ip
 800c0fa:	eba3 030e 	sub.w	r3, r3, lr
 800c0fe:	4403      	add	r3, r0
 800c100:	0c12      	lsrs	r2, r2, #16
 800c102:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c106:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c10a:	b29b      	uxth	r3, r3
 800c10c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c110:	45c1      	cmp	r9, r8
 800c112:	f841 3b04 	str.w	r3, [r1], #4
 800c116:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c11a:	d2e6      	bcs.n	800c0ea <quorem+0xa4>
 800c11c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c120:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c124:	b922      	cbnz	r2, 800c130 <quorem+0xea>
 800c126:	3b04      	subs	r3, #4
 800c128:	429d      	cmp	r5, r3
 800c12a:	461a      	mov	r2, r3
 800c12c:	d30b      	bcc.n	800c146 <quorem+0x100>
 800c12e:	613c      	str	r4, [r7, #16]
 800c130:	3601      	adds	r6, #1
 800c132:	4630      	mov	r0, r6
 800c134:	b003      	add	sp, #12
 800c136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c13a:	6812      	ldr	r2, [r2, #0]
 800c13c:	3b04      	subs	r3, #4
 800c13e:	2a00      	cmp	r2, #0
 800c140:	d1cb      	bne.n	800c0da <quorem+0x94>
 800c142:	3c01      	subs	r4, #1
 800c144:	e7c6      	b.n	800c0d4 <quorem+0x8e>
 800c146:	6812      	ldr	r2, [r2, #0]
 800c148:	3b04      	subs	r3, #4
 800c14a:	2a00      	cmp	r2, #0
 800c14c:	d1ef      	bne.n	800c12e <quorem+0xe8>
 800c14e:	3c01      	subs	r4, #1
 800c150:	e7ea      	b.n	800c128 <quorem+0xe2>
 800c152:	2000      	movs	r0, #0
 800c154:	e7ee      	b.n	800c134 <quorem+0xee>
	...

0800c158 <_dtoa_r>:
 800c158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c15c:	69c7      	ldr	r7, [r0, #28]
 800c15e:	b099      	sub	sp, #100	@ 0x64
 800c160:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c164:	ec55 4b10 	vmov	r4, r5, d0
 800c168:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800c16a:	9109      	str	r1, [sp, #36]	@ 0x24
 800c16c:	4683      	mov	fp, r0
 800c16e:	920e      	str	r2, [sp, #56]	@ 0x38
 800c170:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c172:	b97f      	cbnz	r7, 800c194 <_dtoa_r+0x3c>
 800c174:	2010      	movs	r0, #16
 800c176:	f000 ff0b 	bl	800cf90 <malloc>
 800c17a:	4602      	mov	r2, r0
 800c17c:	f8cb 001c 	str.w	r0, [fp, #28]
 800c180:	b920      	cbnz	r0, 800c18c <_dtoa_r+0x34>
 800c182:	4ba7      	ldr	r3, [pc, #668]	@ (800c420 <_dtoa_r+0x2c8>)
 800c184:	21ef      	movs	r1, #239	@ 0xef
 800c186:	48a7      	ldr	r0, [pc, #668]	@ (800c424 <_dtoa_r+0x2cc>)
 800c188:	f001 fcd6 	bl	800db38 <__assert_func>
 800c18c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c190:	6007      	str	r7, [r0, #0]
 800c192:	60c7      	str	r7, [r0, #12]
 800c194:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c198:	6819      	ldr	r1, [r3, #0]
 800c19a:	b159      	cbz	r1, 800c1b4 <_dtoa_r+0x5c>
 800c19c:	685a      	ldr	r2, [r3, #4]
 800c19e:	604a      	str	r2, [r1, #4]
 800c1a0:	2301      	movs	r3, #1
 800c1a2:	4093      	lsls	r3, r2
 800c1a4:	608b      	str	r3, [r1, #8]
 800c1a6:	4658      	mov	r0, fp
 800c1a8:	f001 f894 	bl	800d2d4 <_Bfree>
 800c1ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c1b0:	2200      	movs	r2, #0
 800c1b2:	601a      	str	r2, [r3, #0]
 800c1b4:	1e2b      	subs	r3, r5, #0
 800c1b6:	bfb9      	ittee	lt
 800c1b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c1bc:	9303      	strlt	r3, [sp, #12]
 800c1be:	2300      	movge	r3, #0
 800c1c0:	6033      	strge	r3, [r6, #0]
 800c1c2:	9f03      	ldr	r7, [sp, #12]
 800c1c4:	4b98      	ldr	r3, [pc, #608]	@ (800c428 <_dtoa_r+0x2d0>)
 800c1c6:	bfbc      	itt	lt
 800c1c8:	2201      	movlt	r2, #1
 800c1ca:	6032      	strlt	r2, [r6, #0]
 800c1cc:	43bb      	bics	r3, r7
 800c1ce:	d112      	bne.n	800c1f6 <_dtoa_r+0x9e>
 800c1d0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c1d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c1d6:	6013      	str	r3, [r2, #0]
 800c1d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c1dc:	4323      	orrs	r3, r4
 800c1de:	f000 854d 	beq.w	800cc7c <_dtoa_r+0xb24>
 800c1e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c1e4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800c43c <_dtoa_r+0x2e4>
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	f000 854f 	beq.w	800cc8c <_dtoa_r+0xb34>
 800c1ee:	f10a 0303 	add.w	r3, sl, #3
 800c1f2:	f000 bd49 	b.w	800cc88 <_dtoa_r+0xb30>
 800c1f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c1fa:	2200      	movs	r2, #0
 800c1fc:	ec51 0b17 	vmov	r0, r1, d7
 800c200:	2300      	movs	r3, #0
 800c202:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800c206:	f7f4 fc67 	bl	8000ad8 <__aeabi_dcmpeq>
 800c20a:	4680      	mov	r8, r0
 800c20c:	b158      	cbz	r0, 800c226 <_dtoa_r+0xce>
 800c20e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c210:	2301      	movs	r3, #1
 800c212:	6013      	str	r3, [r2, #0]
 800c214:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c216:	b113      	cbz	r3, 800c21e <_dtoa_r+0xc6>
 800c218:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c21a:	4b84      	ldr	r3, [pc, #528]	@ (800c42c <_dtoa_r+0x2d4>)
 800c21c:	6013      	str	r3, [r2, #0]
 800c21e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800c440 <_dtoa_r+0x2e8>
 800c222:	f000 bd33 	b.w	800cc8c <_dtoa_r+0xb34>
 800c226:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c22a:	aa16      	add	r2, sp, #88	@ 0x58
 800c22c:	a917      	add	r1, sp, #92	@ 0x5c
 800c22e:	4658      	mov	r0, fp
 800c230:	f001 fb3a 	bl	800d8a8 <__d2b>
 800c234:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c238:	4681      	mov	r9, r0
 800c23a:	2e00      	cmp	r6, #0
 800c23c:	d077      	beq.n	800c32e <_dtoa_r+0x1d6>
 800c23e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c240:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800c244:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c248:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c24c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c250:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c254:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c258:	4619      	mov	r1, r3
 800c25a:	2200      	movs	r2, #0
 800c25c:	4b74      	ldr	r3, [pc, #464]	@ (800c430 <_dtoa_r+0x2d8>)
 800c25e:	f7f4 f81b 	bl	8000298 <__aeabi_dsub>
 800c262:	a369      	add	r3, pc, #420	@ (adr r3, 800c408 <_dtoa_r+0x2b0>)
 800c264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c268:	f7f4 f9ce 	bl	8000608 <__aeabi_dmul>
 800c26c:	a368      	add	r3, pc, #416	@ (adr r3, 800c410 <_dtoa_r+0x2b8>)
 800c26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c272:	f7f4 f813 	bl	800029c <__adddf3>
 800c276:	4604      	mov	r4, r0
 800c278:	4630      	mov	r0, r6
 800c27a:	460d      	mov	r5, r1
 800c27c:	f7f4 f95a 	bl	8000534 <__aeabi_i2d>
 800c280:	a365      	add	r3, pc, #404	@ (adr r3, 800c418 <_dtoa_r+0x2c0>)
 800c282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c286:	f7f4 f9bf 	bl	8000608 <__aeabi_dmul>
 800c28a:	4602      	mov	r2, r0
 800c28c:	460b      	mov	r3, r1
 800c28e:	4620      	mov	r0, r4
 800c290:	4629      	mov	r1, r5
 800c292:	f7f4 f803 	bl	800029c <__adddf3>
 800c296:	4604      	mov	r4, r0
 800c298:	460d      	mov	r5, r1
 800c29a:	f7f4 fc65 	bl	8000b68 <__aeabi_d2iz>
 800c29e:	2200      	movs	r2, #0
 800c2a0:	4607      	mov	r7, r0
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	4620      	mov	r0, r4
 800c2a6:	4629      	mov	r1, r5
 800c2a8:	f7f4 fc20 	bl	8000aec <__aeabi_dcmplt>
 800c2ac:	b140      	cbz	r0, 800c2c0 <_dtoa_r+0x168>
 800c2ae:	4638      	mov	r0, r7
 800c2b0:	f7f4 f940 	bl	8000534 <__aeabi_i2d>
 800c2b4:	4622      	mov	r2, r4
 800c2b6:	462b      	mov	r3, r5
 800c2b8:	f7f4 fc0e 	bl	8000ad8 <__aeabi_dcmpeq>
 800c2bc:	b900      	cbnz	r0, 800c2c0 <_dtoa_r+0x168>
 800c2be:	3f01      	subs	r7, #1
 800c2c0:	2f16      	cmp	r7, #22
 800c2c2:	d851      	bhi.n	800c368 <_dtoa_r+0x210>
 800c2c4:	4b5b      	ldr	r3, [pc, #364]	@ (800c434 <_dtoa_r+0x2dc>)
 800c2c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c2d2:	f7f4 fc0b 	bl	8000aec <__aeabi_dcmplt>
 800c2d6:	2800      	cmp	r0, #0
 800c2d8:	d048      	beq.n	800c36c <_dtoa_r+0x214>
 800c2da:	3f01      	subs	r7, #1
 800c2dc:	2300      	movs	r3, #0
 800c2de:	9312      	str	r3, [sp, #72]	@ 0x48
 800c2e0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c2e2:	1b9b      	subs	r3, r3, r6
 800c2e4:	1e5a      	subs	r2, r3, #1
 800c2e6:	bf44      	itt	mi
 800c2e8:	f1c3 0801 	rsbmi	r8, r3, #1
 800c2ec:	2300      	movmi	r3, #0
 800c2ee:	9208      	str	r2, [sp, #32]
 800c2f0:	bf54      	ite	pl
 800c2f2:	f04f 0800 	movpl.w	r8, #0
 800c2f6:	9308      	strmi	r3, [sp, #32]
 800c2f8:	2f00      	cmp	r7, #0
 800c2fa:	db39      	blt.n	800c370 <_dtoa_r+0x218>
 800c2fc:	9b08      	ldr	r3, [sp, #32]
 800c2fe:	970f      	str	r7, [sp, #60]	@ 0x3c
 800c300:	443b      	add	r3, r7
 800c302:	9308      	str	r3, [sp, #32]
 800c304:	2300      	movs	r3, #0
 800c306:	930a      	str	r3, [sp, #40]	@ 0x28
 800c308:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c30a:	2b09      	cmp	r3, #9
 800c30c:	d864      	bhi.n	800c3d8 <_dtoa_r+0x280>
 800c30e:	2b05      	cmp	r3, #5
 800c310:	bfc4      	itt	gt
 800c312:	3b04      	subgt	r3, #4
 800c314:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800c316:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c318:	f1a3 0302 	sub.w	r3, r3, #2
 800c31c:	bfcc      	ite	gt
 800c31e:	2400      	movgt	r4, #0
 800c320:	2401      	movle	r4, #1
 800c322:	2b03      	cmp	r3, #3
 800c324:	d863      	bhi.n	800c3ee <_dtoa_r+0x296>
 800c326:	e8df f003 	tbb	[pc, r3]
 800c32a:	372a      	.short	0x372a
 800c32c:	5535      	.short	0x5535
 800c32e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800c332:	441e      	add	r6, r3
 800c334:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c338:	2b20      	cmp	r3, #32
 800c33a:	bfc1      	itttt	gt
 800c33c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c340:	409f      	lslgt	r7, r3
 800c342:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c346:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c34a:	bfd6      	itet	le
 800c34c:	f1c3 0320 	rsble	r3, r3, #32
 800c350:	ea47 0003 	orrgt.w	r0, r7, r3
 800c354:	fa04 f003 	lslle.w	r0, r4, r3
 800c358:	f7f4 f8dc 	bl	8000514 <__aeabi_ui2d>
 800c35c:	2201      	movs	r2, #1
 800c35e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c362:	3e01      	subs	r6, #1
 800c364:	9214      	str	r2, [sp, #80]	@ 0x50
 800c366:	e777      	b.n	800c258 <_dtoa_r+0x100>
 800c368:	2301      	movs	r3, #1
 800c36a:	e7b8      	b.n	800c2de <_dtoa_r+0x186>
 800c36c:	9012      	str	r0, [sp, #72]	@ 0x48
 800c36e:	e7b7      	b.n	800c2e0 <_dtoa_r+0x188>
 800c370:	427b      	negs	r3, r7
 800c372:	930a      	str	r3, [sp, #40]	@ 0x28
 800c374:	2300      	movs	r3, #0
 800c376:	eba8 0807 	sub.w	r8, r8, r7
 800c37a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c37c:	e7c4      	b.n	800c308 <_dtoa_r+0x1b0>
 800c37e:	2300      	movs	r3, #0
 800c380:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c382:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c384:	2b00      	cmp	r3, #0
 800c386:	dc35      	bgt.n	800c3f4 <_dtoa_r+0x29c>
 800c388:	2301      	movs	r3, #1
 800c38a:	9300      	str	r3, [sp, #0]
 800c38c:	9307      	str	r3, [sp, #28]
 800c38e:	461a      	mov	r2, r3
 800c390:	920e      	str	r2, [sp, #56]	@ 0x38
 800c392:	e00b      	b.n	800c3ac <_dtoa_r+0x254>
 800c394:	2301      	movs	r3, #1
 800c396:	e7f3      	b.n	800c380 <_dtoa_r+0x228>
 800c398:	2300      	movs	r3, #0
 800c39a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c39c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c39e:	18fb      	adds	r3, r7, r3
 800c3a0:	9300      	str	r3, [sp, #0]
 800c3a2:	3301      	adds	r3, #1
 800c3a4:	2b01      	cmp	r3, #1
 800c3a6:	9307      	str	r3, [sp, #28]
 800c3a8:	bfb8      	it	lt
 800c3aa:	2301      	movlt	r3, #1
 800c3ac:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c3b0:	2100      	movs	r1, #0
 800c3b2:	2204      	movs	r2, #4
 800c3b4:	f102 0514 	add.w	r5, r2, #20
 800c3b8:	429d      	cmp	r5, r3
 800c3ba:	d91f      	bls.n	800c3fc <_dtoa_r+0x2a4>
 800c3bc:	6041      	str	r1, [r0, #4]
 800c3be:	4658      	mov	r0, fp
 800c3c0:	f000 ff48 	bl	800d254 <_Balloc>
 800c3c4:	4682      	mov	sl, r0
 800c3c6:	2800      	cmp	r0, #0
 800c3c8:	d13c      	bne.n	800c444 <_dtoa_r+0x2ec>
 800c3ca:	4b1b      	ldr	r3, [pc, #108]	@ (800c438 <_dtoa_r+0x2e0>)
 800c3cc:	4602      	mov	r2, r0
 800c3ce:	f240 11af 	movw	r1, #431	@ 0x1af
 800c3d2:	e6d8      	b.n	800c186 <_dtoa_r+0x2e>
 800c3d4:	2301      	movs	r3, #1
 800c3d6:	e7e0      	b.n	800c39a <_dtoa_r+0x242>
 800c3d8:	2401      	movs	r4, #1
 800c3da:	2300      	movs	r3, #0
 800c3dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3de:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c3e0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c3e4:	9300      	str	r3, [sp, #0]
 800c3e6:	9307      	str	r3, [sp, #28]
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	2312      	movs	r3, #18
 800c3ec:	e7d0      	b.n	800c390 <_dtoa_r+0x238>
 800c3ee:	2301      	movs	r3, #1
 800c3f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c3f2:	e7f5      	b.n	800c3e0 <_dtoa_r+0x288>
 800c3f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c3f6:	9300      	str	r3, [sp, #0]
 800c3f8:	9307      	str	r3, [sp, #28]
 800c3fa:	e7d7      	b.n	800c3ac <_dtoa_r+0x254>
 800c3fc:	3101      	adds	r1, #1
 800c3fe:	0052      	lsls	r2, r2, #1
 800c400:	e7d8      	b.n	800c3b4 <_dtoa_r+0x25c>
 800c402:	bf00      	nop
 800c404:	f3af 8000 	nop.w
 800c408:	636f4361 	.word	0x636f4361
 800c40c:	3fd287a7 	.word	0x3fd287a7
 800c410:	8b60c8b3 	.word	0x8b60c8b3
 800c414:	3fc68a28 	.word	0x3fc68a28
 800c418:	509f79fb 	.word	0x509f79fb
 800c41c:	3fd34413 	.word	0x3fd34413
 800c420:	0800e401 	.word	0x0800e401
 800c424:	0800e418 	.word	0x0800e418
 800c428:	7ff00000 	.word	0x7ff00000
 800c42c:	0800e3d1 	.word	0x0800e3d1
 800c430:	3ff80000 	.word	0x3ff80000
 800c434:	0800e520 	.word	0x0800e520
 800c438:	0800e470 	.word	0x0800e470
 800c43c:	0800e3fd 	.word	0x0800e3fd
 800c440:	0800e3d0 	.word	0x0800e3d0
 800c444:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c448:	6018      	str	r0, [r3, #0]
 800c44a:	9b07      	ldr	r3, [sp, #28]
 800c44c:	2b0e      	cmp	r3, #14
 800c44e:	f200 80a4 	bhi.w	800c59a <_dtoa_r+0x442>
 800c452:	2c00      	cmp	r4, #0
 800c454:	f000 80a1 	beq.w	800c59a <_dtoa_r+0x442>
 800c458:	2f00      	cmp	r7, #0
 800c45a:	dd33      	ble.n	800c4c4 <_dtoa_r+0x36c>
 800c45c:	4bad      	ldr	r3, [pc, #692]	@ (800c714 <_dtoa_r+0x5bc>)
 800c45e:	f007 020f 	and.w	r2, r7, #15
 800c462:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c466:	ed93 7b00 	vldr	d7, [r3]
 800c46a:	05f8      	lsls	r0, r7, #23
 800c46c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800c470:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c474:	d516      	bpl.n	800c4a4 <_dtoa_r+0x34c>
 800c476:	4ba8      	ldr	r3, [pc, #672]	@ (800c718 <_dtoa_r+0x5c0>)
 800c478:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c47c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c480:	f7f4 f9ec 	bl	800085c <__aeabi_ddiv>
 800c484:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c488:	f004 040f 	and.w	r4, r4, #15
 800c48c:	2603      	movs	r6, #3
 800c48e:	4da2      	ldr	r5, [pc, #648]	@ (800c718 <_dtoa_r+0x5c0>)
 800c490:	b954      	cbnz	r4, 800c4a8 <_dtoa_r+0x350>
 800c492:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c496:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c49a:	f7f4 f9df 	bl	800085c <__aeabi_ddiv>
 800c49e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4a2:	e028      	b.n	800c4f6 <_dtoa_r+0x39e>
 800c4a4:	2602      	movs	r6, #2
 800c4a6:	e7f2      	b.n	800c48e <_dtoa_r+0x336>
 800c4a8:	07e1      	lsls	r1, r4, #31
 800c4aa:	d508      	bpl.n	800c4be <_dtoa_r+0x366>
 800c4ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c4b4:	f7f4 f8a8 	bl	8000608 <__aeabi_dmul>
 800c4b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4bc:	3601      	adds	r6, #1
 800c4be:	1064      	asrs	r4, r4, #1
 800c4c0:	3508      	adds	r5, #8
 800c4c2:	e7e5      	b.n	800c490 <_dtoa_r+0x338>
 800c4c4:	f000 80d2 	beq.w	800c66c <_dtoa_r+0x514>
 800c4c8:	427c      	negs	r4, r7
 800c4ca:	4b92      	ldr	r3, [pc, #584]	@ (800c714 <_dtoa_r+0x5bc>)
 800c4cc:	4d92      	ldr	r5, [pc, #584]	@ (800c718 <_dtoa_r+0x5c0>)
 800c4ce:	f004 020f 	and.w	r2, r4, #15
 800c4d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c4d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c4de:	f7f4 f893 	bl	8000608 <__aeabi_dmul>
 800c4e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c4e6:	1124      	asrs	r4, r4, #4
 800c4e8:	2300      	movs	r3, #0
 800c4ea:	2602      	movs	r6, #2
 800c4ec:	2c00      	cmp	r4, #0
 800c4ee:	f040 80b2 	bne.w	800c656 <_dtoa_r+0x4fe>
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d1d3      	bne.n	800c49e <_dtoa_r+0x346>
 800c4f6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c4f8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	f000 80b7 	beq.w	800c670 <_dtoa_r+0x518>
 800c502:	4b86      	ldr	r3, [pc, #536]	@ (800c71c <_dtoa_r+0x5c4>)
 800c504:	2200      	movs	r2, #0
 800c506:	4620      	mov	r0, r4
 800c508:	4629      	mov	r1, r5
 800c50a:	f7f4 faef 	bl	8000aec <__aeabi_dcmplt>
 800c50e:	2800      	cmp	r0, #0
 800c510:	f000 80ae 	beq.w	800c670 <_dtoa_r+0x518>
 800c514:	9b07      	ldr	r3, [sp, #28]
 800c516:	2b00      	cmp	r3, #0
 800c518:	f000 80aa 	beq.w	800c670 <_dtoa_r+0x518>
 800c51c:	9b00      	ldr	r3, [sp, #0]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	dd37      	ble.n	800c592 <_dtoa_r+0x43a>
 800c522:	1e7b      	subs	r3, r7, #1
 800c524:	9304      	str	r3, [sp, #16]
 800c526:	4620      	mov	r0, r4
 800c528:	4b7d      	ldr	r3, [pc, #500]	@ (800c720 <_dtoa_r+0x5c8>)
 800c52a:	2200      	movs	r2, #0
 800c52c:	4629      	mov	r1, r5
 800c52e:	f7f4 f86b 	bl	8000608 <__aeabi_dmul>
 800c532:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c536:	9c00      	ldr	r4, [sp, #0]
 800c538:	3601      	adds	r6, #1
 800c53a:	4630      	mov	r0, r6
 800c53c:	f7f3 fffa 	bl	8000534 <__aeabi_i2d>
 800c540:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c544:	f7f4 f860 	bl	8000608 <__aeabi_dmul>
 800c548:	4b76      	ldr	r3, [pc, #472]	@ (800c724 <_dtoa_r+0x5cc>)
 800c54a:	2200      	movs	r2, #0
 800c54c:	f7f3 fea6 	bl	800029c <__adddf3>
 800c550:	4605      	mov	r5, r0
 800c552:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c556:	2c00      	cmp	r4, #0
 800c558:	f040 808d 	bne.w	800c676 <_dtoa_r+0x51e>
 800c55c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c560:	4b71      	ldr	r3, [pc, #452]	@ (800c728 <_dtoa_r+0x5d0>)
 800c562:	2200      	movs	r2, #0
 800c564:	f7f3 fe98 	bl	8000298 <__aeabi_dsub>
 800c568:	4602      	mov	r2, r0
 800c56a:	460b      	mov	r3, r1
 800c56c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c570:	462a      	mov	r2, r5
 800c572:	4633      	mov	r3, r6
 800c574:	f7f4 fad8 	bl	8000b28 <__aeabi_dcmpgt>
 800c578:	2800      	cmp	r0, #0
 800c57a:	f040 828b 	bne.w	800ca94 <_dtoa_r+0x93c>
 800c57e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c582:	462a      	mov	r2, r5
 800c584:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c588:	f7f4 fab0 	bl	8000aec <__aeabi_dcmplt>
 800c58c:	2800      	cmp	r0, #0
 800c58e:	f040 8128 	bne.w	800c7e2 <_dtoa_r+0x68a>
 800c592:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800c596:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c59a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	f2c0 815a 	blt.w	800c856 <_dtoa_r+0x6fe>
 800c5a2:	2f0e      	cmp	r7, #14
 800c5a4:	f300 8157 	bgt.w	800c856 <_dtoa_r+0x6fe>
 800c5a8:	4b5a      	ldr	r3, [pc, #360]	@ (800c714 <_dtoa_r+0x5bc>)
 800c5aa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c5ae:	ed93 7b00 	vldr	d7, [r3]
 800c5b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	ed8d 7b00 	vstr	d7, [sp]
 800c5ba:	da03      	bge.n	800c5c4 <_dtoa_r+0x46c>
 800c5bc:	9b07      	ldr	r3, [sp, #28]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	f340 8101 	ble.w	800c7c6 <_dtoa_r+0x66e>
 800c5c4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c5c8:	4656      	mov	r6, sl
 800c5ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c5ce:	4620      	mov	r0, r4
 800c5d0:	4629      	mov	r1, r5
 800c5d2:	f7f4 f943 	bl	800085c <__aeabi_ddiv>
 800c5d6:	f7f4 fac7 	bl	8000b68 <__aeabi_d2iz>
 800c5da:	4680      	mov	r8, r0
 800c5dc:	f7f3 ffaa 	bl	8000534 <__aeabi_i2d>
 800c5e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c5e4:	f7f4 f810 	bl	8000608 <__aeabi_dmul>
 800c5e8:	4602      	mov	r2, r0
 800c5ea:	460b      	mov	r3, r1
 800c5ec:	4620      	mov	r0, r4
 800c5ee:	4629      	mov	r1, r5
 800c5f0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c5f4:	f7f3 fe50 	bl	8000298 <__aeabi_dsub>
 800c5f8:	f806 4b01 	strb.w	r4, [r6], #1
 800c5fc:	9d07      	ldr	r5, [sp, #28]
 800c5fe:	eba6 040a 	sub.w	r4, r6, sl
 800c602:	42a5      	cmp	r5, r4
 800c604:	4602      	mov	r2, r0
 800c606:	460b      	mov	r3, r1
 800c608:	f040 8117 	bne.w	800c83a <_dtoa_r+0x6e2>
 800c60c:	f7f3 fe46 	bl	800029c <__adddf3>
 800c610:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c614:	4604      	mov	r4, r0
 800c616:	460d      	mov	r5, r1
 800c618:	f7f4 fa86 	bl	8000b28 <__aeabi_dcmpgt>
 800c61c:	2800      	cmp	r0, #0
 800c61e:	f040 80f9 	bne.w	800c814 <_dtoa_r+0x6bc>
 800c622:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c626:	4620      	mov	r0, r4
 800c628:	4629      	mov	r1, r5
 800c62a:	f7f4 fa55 	bl	8000ad8 <__aeabi_dcmpeq>
 800c62e:	b118      	cbz	r0, 800c638 <_dtoa_r+0x4e0>
 800c630:	f018 0f01 	tst.w	r8, #1
 800c634:	f040 80ee 	bne.w	800c814 <_dtoa_r+0x6bc>
 800c638:	4649      	mov	r1, r9
 800c63a:	4658      	mov	r0, fp
 800c63c:	f000 fe4a 	bl	800d2d4 <_Bfree>
 800c640:	2300      	movs	r3, #0
 800c642:	7033      	strb	r3, [r6, #0]
 800c644:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c646:	3701      	adds	r7, #1
 800c648:	601f      	str	r7, [r3, #0]
 800c64a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	f000 831d 	beq.w	800cc8c <_dtoa_r+0xb34>
 800c652:	601e      	str	r6, [r3, #0]
 800c654:	e31a      	b.n	800cc8c <_dtoa_r+0xb34>
 800c656:	07e2      	lsls	r2, r4, #31
 800c658:	d505      	bpl.n	800c666 <_dtoa_r+0x50e>
 800c65a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c65e:	f7f3 ffd3 	bl	8000608 <__aeabi_dmul>
 800c662:	3601      	adds	r6, #1
 800c664:	2301      	movs	r3, #1
 800c666:	1064      	asrs	r4, r4, #1
 800c668:	3508      	adds	r5, #8
 800c66a:	e73f      	b.n	800c4ec <_dtoa_r+0x394>
 800c66c:	2602      	movs	r6, #2
 800c66e:	e742      	b.n	800c4f6 <_dtoa_r+0x39e>
 800c670:	9c07      	ldr	r4, [sp, #28]
 800c672:	9704      	str	r7, [sp, #16]
 800c674:	e761      	b.n	800c53a <_dtoa_r+0x3e2>
 800c676:	4b27      	ldr	r3, [pc, #156]	@ (800c714 <_dtoa_r+0x5bc>)
 800c678:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c67a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c67e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c682:	4454      	add	r4, sl
 800c684:	2900      	cmp	r1, #0
 800c686:	d053      	beq.n	800c730 <_dtoa_r+0x5d8>
 800c688:	4928      	ldr	r1, [pc, #160]	@ (800c72c <_dtoa_r+0x5d4>)
 800c68a:	2000      	movs	r0, #0
 800c68c:	f7f4 f8e6 	bl	800085c <__aeabi_ddiv>
 800c690:	4633      	mov	r3, r6
 800c692:	462a      	mov	r2, r5
 800c694:	f7f3 fe00 	bl	8000298 <__aeabi_dsub>
 800c698:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c69c:	4656      	mov	r6, sl
 800c69e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6a2:	f7f4 fa61 	bl	8000b68 <__aeabi_d2iz>
 800c6a6:	4605      	mov	r5, r0
 800c6a8:	f7f3 ff44 	bl	8000534 <__aeabi_i2d>
 800c6ac:	4602      	mov	r2, r0
 800c6ae:	460b      	mov	r3, r1
 800c6b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c6b4:	f7f3 fdf0 	bl	8000298 <__aeabi_dsub>
 800c6b8:	3530      	adds	r5, #48	@ 0x30
 800c6ba:	4602      	mov	r2, r0
 800c6bc:	460b      	mov	r3, r1
 800c6be:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c6c2:	f806 5b01 	strb.w	r5, [r6], #1
 800c6c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c6ca:	f7f4 fa0f 	bl	8000aec <__aeabi_dcmplt>
 800c6ce:	2800      	cmp	r0, #0
 800c6d0:	d171      	bne.n	800c7b6 <_dtoa_r+0x65e>
 800c6d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c6d6:	4911      	ldr	r1, [pc, #68]	@ (800c71c <_dtoa_r+0x5c4>)
 800c6d8:	2000      	movs	r0, #0
 800c6da:	f7f3 fddd 	bl	8000298 <__aeabi_dsub>
 800c6de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c6e2:	f7f4 fa03 	bl	8000aec <__aeabi_dcmplt>
 800c6e6:	2800      	cmp	r0, #0
 800c6e8:	f040 8095 	bne.w	800c816 <_dtoa_r+0x6be>
 800c6ec:	42a6      	cmp	r6, r4
 800c6ee:	f43f af50 	beq.w	800c592 <_dtoa_r+0x43a>
 800c6f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c6f6:	4b0a      	ldr	r3, [pc, #40]	@ (800c720 <_dtoa_r+0x5c8>)
 800c6f8:	2200      	movs	r2, #0
 800c6fa:	f7f3 ff85 	bl	8000608 <__aeabi_dmul>
 800c6fe:	4b08      	ldr	r3, [pc, #32]	@ (800c720 <_dtoa_r+0x5c8>)
 800c700:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c704:	2200      	movs	r2, #0
 800c706:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c70a:	f7f3 ff7d 	bl	8000608 <__aeabi_dmul>
 800c70e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c712:	e7c4      	b.n	800c69e <_dtoa_r+0x546>
 800c714:	0800e520 	.word	0x0800e520
 800c718:	0800e4f8 	.word	0x0800e4f8
 800c71c:	3ff00000 	.word	0x3ff00000
 800c720:	40240000 	.word	0x40240000
 800c724:	401c0000 	.word	0x401c0000
 800c728:	40140000 	.word	0x40140000
 800c72c:	3fe00000 	.word	0x3fe00000
 800c730:	4631      	mov	r1, r6
 800c732:	4628      	mov	r0, r5
 800c734:	f7f3 ff68 	bl	8000608 <__aeabi_dmul>
 800c738:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c73c:	9415      	str	r4, [sp, #84]	@ 0x54
 800c73e:	4656      	mov	r6, sl
 800c740:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c744:	f7f4 fa10 	bl	8000b68 <__aeabi_d2iz>
 800c748:	4605      	mov	r5, r0
 800c74a:	f7f3 fef3 	bl	8000534 <__aeabi_i2d>
 800c74e:	4602      	mov	r2, r0
 800c750:	460b      	mov	r3, r1
 800c752:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c756:	f7f3 fd9f 	bl	8000298 <__aeabi_dsub>
 800c75a:	3530      	adds	r5, #48	@ 0x30
 800c75c:	f806 5b01 	strb.w	r5, [r6], #1
 800c760:	4602      	mov	r2, r0
 800c762:	460b      	mov	r3, r1
 800c764:	42a6      	cmp	r6, r4
 800c766:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c76a:	f04f 0200 	mov.w	r2, #0
 800c76e:	d124      	bne.n	800c7ba <_dtoa_r+0x662>
 800c770:	4bac      	ldr	r3, [pc, #688]	@ (800ca24 <_dtoa_r+0x8cc>)
 800c772:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c776:	f7f3 fd91 	bl	800029c <__adddf3>
 800c77a:	4602      	mov	r2, r0
 800c77c:	460b      	mov	r3, r1
 800c77e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c782:	f7f4 f9d1 	bl	8000b28 <__aeabi_dcmpgt>
 800c786:	2800      	cmp	r0, #0
 800c788:	d145      	bne.n	800c816 <_dtoa_r+0x6be>
 800c78a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c78e:	49a5      	ldr	r1, [pc, #660]	@ (800ca24 <_dtoa_r+0x8cc>)
 800c790:	2000      	movs	r0, #0
 800c792:	f7f3 fd81 	bl	8000298 <__aeabi_dsub>
 800c796:	4602      	mov	r2, r0
 800c798:	460b      	mov	r3, r1
 800c79a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c79e:	f7f4 f9a5 	bl	8000aec <__aeabi_dcmplt>
 800c7a2:	2800      	cmp	r0, #0
 800c7a4:	f43f aef5 	beq.w	800c592 <_dtoa_r+0x43a>
 800c7a8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800c7aa:	1e73      	subs	r3, r6, #1
 800c7ac:	9315      	str	r3, [sp, #84]	@ 0x54
 800c7ae:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c7b2:	2b30      	cmp	r3, #48	@ 0x30
 800c7b4:	d0f8      	beq.n	800c7a8 <_dtoa_r+0x650>
 800c7b6:	9f04      	ldr	r7, [sp, #16]
 800c7b8:	e73e      	b.n	800c638 <_dtoa_r+0x4e0>
 800c7ba:	4b9b      	ldr	r3, [pc, #620]	@ (800ca28 <_dtoa_r+0x8d0>)
 800c7bc:	f7f3 ff24 	bl	8000608 <__aeabi_dmul>
 800c7c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c7c4:	e7bc      	b.n	800c740 <_dtoa_r+0x5e8>
 800c7c6:	d10c      	bne.n	800c7e2 <_dtoa_r+0x68a>
 800c7c8:	4b98      	ldr	r3, [pc, #608]	@ (800ca2c <_dtoa_r+0x8d4>)
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7d0:	f7f3 ff1a 	bl	8000608 <__aeabi_dmul>
 800c7d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c7d8:	f7f4 f99c 	bl	8000b14 <__aeabi_dcmpge>
 800c7dc:	2800      	cmp	r0, #0
 800c7de:	f000 8157 	beq.w	800ca90 <_dtoa_r+0x938>
 800c7e2:	2400      	movs	r4, #0
 800c7e4:	4625      	mov	r5, r4
 800c7e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c7e8:	43db      	mvns	r3, r3
 800c7ea:	9304      	str	r3, [sp, #16]
 800c7ec:	4656      	mov	r6, sl
 800c7ee:	2700      	movs	r7, #0
 800c7f0:	4621      	mov	r1, r4
 800c7f2:	4658      	mov	r0, fp
 800c7f4:	f000 fd6e 	bl	800d2d4 <_Bfree>
 800c7f8:	2d00      	cmp	r5, #0
 800c7fa:	d0dc      	beq.n	800c7b6 <_dtoa_r+0x65e>
 800c7fc:	b12f      	cbz	r7, 800c80a <_dtoa_r+0x6b2>
 800c7fe:	42af      	cmp	r7, r5
 800c800:	d003      	beq.n	800c80a <_dtoa_r+0x6b2>
 800c802:	4639      	mov	r1, r7
 800c804:	4658      	mov	r0, fp
 800c806:	f000 fd65 	bl	800d2d4 <_Bfree>
 800c80a:	4629      	mov	r1, r5
 800c80c:	4658      	mov	r0, fp
 800c80e:	f000 fd61 	bl	800d2d4 <_Bfree>
 800c812:	e7d0      	b.n	800c7b6 <_dtoa_r+0x65e>
 800c814:	9704      	str	r7, [sp, #16]
 800c816:	4633      	mov	r3, r6
 800c818:	461e      	mov	r6, r3
 800c81a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c81e:	2a39      	cmp	r2, #57	@ 0x39
 800c820:	d107      	bne.n	800c832 <_dtoa_r+0x6da>
 800c822:	459a      	cmp	sl, r3
 800c824:	d1f8      	bne.n	800c818 <_dtoa_r+0x6c0>
 800c826:	9a04      	ldr	r2, [sp, #16]
 800c828:	3201      	adds	r2, #1
 800c82a:	9204      	str	r2, [sp, #16]
 800c82c:	2230      	movs	r2, #48	@ 0x30
 800c82e:	f88a 2000 	strb.w	r2, [sl]
 800c832:	781a      	ldrb	r2, [r3, #0]
 800c834:	3201      	adds	r2, #1
 800c836:	701a      	strb	r2, [r3, #0]
 800c838:	e7bd      	b.n	800c7b6 <_dtoa_r+0x65e>
 800c83a:	4b7b      	ldr	r3, [pc, #492]	@ (800ca28 <_dtoa_r+0x8d0>)
 800c83c:	2200      	movs	r2, #0
 800c83e:	f7f3 fee3 	bl	8000608 <__aeabi_dmul>
 800c842:	2200      	movs	r2, #0
 800c844:	2300      	movs	r3, #0
 800c846:	4604      	mov	r4, r0
 800c848:	460d      	mov	r5, r1
 800c84a:	f7f4 f945 	bl	8000ad8 <__aeabi_dcmpeq>
 800c84e:	2800      	cmp	r0, #0
 800c850:	f43f aebb 	beq.w	800c5ca <_dtoa_r+0x472>
 800c854:	e6f0      	b.n	800c638 <_dtoa_r+0x4e0>
 800c856:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c858:	2a00      	cmp	r2, #0
 800c85a:	f000 80db 	beq.w	800ca14 <_dtoa_r+0x8bc>
 800c85e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c860:	2a01      	cmp	r2, #1
 800c862:	f300 80bf 	bgt.w	800c9e4 <_dtoa_r+0x88c>
 800c866:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800c868:	2a00      	cmp	r2, #0
 800c86a:	f000 80b7 	beq.w	800c9dc <_dtoa_r+0x884>
 800c86e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c872:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c874:	4646      	mov	r6, r8
 800c876:	9a08      	ldr	r2, [sp, #32]
 800c878:	2101      	movs	r1, #1
 800c87a:	441a      	add	r2, r3
 800c87c:	4658      	mov	r0, fp
 800c87e:	4498      	add	r8, r3
 800c880:	9208      	str	r2, [sp, #32]
 800c882:	f000 fddb 	bl	800d43c <__i2b>
 800c886:	4605      	mov	r5, r0
 800c888:	b15e      	cbz	r6, 800c8a2 <_dtoa_r+0x74a>
 800c88a:	9b08      	ldr	r3, [sp, #32]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	dd08      	ble.n	800c8a2 <_dtoa_r+0x74a>
 800c890:	42b3      	cmp	r3, r6
 800c892:	9a08      	ldr	r2, [sp, #32]
 800c894:	bfa8      	it	ge
 800c896:	4633      	movge	r3, r6
 800c898:	eba8 0803 	sub.w	r8, r8, r3
 800c89c:	1af6      	subs	r6, r6, r3
 800c89e:	1ad3      	subs	r3, r2, r3
 800c8a0:	9308      	str	r3, [sp, #32]
 800c8a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8a4:	b1f3      	cbz	r3, 800c8e4 <_dtoa_r+0x78c>
 800c8a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	f000 80b7 	beq.w	800ca1c <_dtoa_r+0x8c4>
 800c8ae:	b18c      	cbz	r4, 800c8d4 <_dtoa_r+0x77c>
 800c8b0:	4629      	mov	r1, r5
 800c8b2:	4622      	mov	r2, r4
 800c8b4:	4658      	mov	r0, fp
 800c8b6:	f000 fe81 	bl	800d5bc <__pow5mult>
 800c8ba:	464a      	mov	r2, r9
 800c8bc:	4601      	mov	r1, r0
 800c8be:	4605      	mov	r5, r0
 800c8c0:	4658      	mov	r0, fp
 800c8c2:	f000 fdd1 	bl	800d468 <__multiply>
 800c8c6:	4649      	mov	r1, r9
 800c8c8:	9004      	str	r0, [sp, #16]
 800c8ca:	4658      	mov	r0, fp
 800c8cc:	f000 fd02 	bl	800d2d4 <_Bfree>
 800c8d0:	9b04      	ldr	r3, [sp, #16]
 800c8d2:	4699      	mov	r9, r3
 800c8d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8d6:	1b1a      	subs	r2, r3, r4
 800c8d8:	d004      	beq.n	800c8e4 <_dtoa_r+0x78c>
 800c8da:	4649      	mov	r1, r9
 800c8dc:	4658      	mov	r0, fp
 800c8de:	f000 fe6d 	bl	800d5bc <__pow5mult>
 800c8e2:	4681      	mov	r9, r0
 800c8e4:	2101      	movs	r1, #1
 800c8e6:	4658      	mov	r0, fp
 800c8e8:	f000 fda8 	bl	800d43c <__i2b>
 800c8ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c8ee:	4604      	mov	r4, r0
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	f000 81cf 	beq.w	800cc94 <_dtoa_r+0xb3c>
 800c8f6:	461a      	mov	r2, r3
 800c8f8:	4601      	mov	r1, r0
 800c8fa:	4658      	mov	r0, fp
 800c8fc:	f000 fe5e 	bl	800d5bc <__pow5mult>
 800c900:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c902:	2b01      	cmp	r3, #1
 800c904:	4604      	mov	r4, r0
 800c906:	f300 8095 	bgt.w	800ca34 <_dtoa_r+0x8dc>
 800c90a:	9b02      	ldr	r3, [sp, #8]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	f040 8087 	bne.w	800ca20 <_dtoa_r+0x8c8>
 800c912:	9b03      	ldr	r3, [sp, #12]
 800c914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c918:	2b00      	cmp	r3, #0
 800c91a:	f040 8089 	bne.w	800ca30 <_dtoa_r+0x8d8>
 800c91e:	9b03      	ldr	r3, [sp, #12]
 800c920:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c924:	0d1b      	lsrs	r3, r3, #20
 800c926:	051b      	lsls	r3, r3, #20
 800c928:	b12b      	cbz	r3, 800c936 <_dtoa_r+0x7de>
 800c92a:	9b08      	ldr	r3, [sp, #32]
 800c92c:	3301      	adds	r3, #1
 800c92e:	9308      	str	r3, [sp, #32]
 800c930:	f108 0801 	add.w	r8, r8, #1
 800c934:	2301      	movs	r3, #1
 800c936:	930a      	str	r3, [sp, #40]	@ 0x28
 800c938:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	f000 81b0 	beq.w	800cca0 <_dtoa_r+0xb48>
 800c940:	6923      	ldr	r3, [r4, #16]
 800c942:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c946:	6918      	ldr	r0, [r3, #16]
 800c948:	f000 fd2c 	bl	800d3a4 <__hi0bits>
 800c94c:	f1c0 0020 	rsb	r0, r0, #32
 800c950:	9b08      	ldr	r3, [sp, #32]
 800c952:	4418      	add	r0, r3
 800c954:	f010 001f 	ands.w	r0, r0, #31
 800c958:	d077      	beq.n	800ca4a <_dtoa_r+0x8f2>
 800c95a:	f1c0 0320 	rsb	r3, r0, #32
 800c95e:	2b04      	cmp	r3, #4
 800c960:	dd6b      	ble.n	800ca3a <_dtoa_r+0x8e2>
 800c962:	9b08      	ldr	r3, [sp, #32]
 800c964:	f1c0 001c 	rsb	r0, r0, #28
 800c968:	4403      	add	r3, r0
 800c96a:	4480      	add	r8, r0
 800c96c:	4406      	add	r6, r0
 800c96e:	9308      	str	r3, [sp, #32]
 800c970:	f1b8 0f00 	cmp.w	r8, #0
 800c974:	dd05      	ble.n	800c982 <_dtoa_r+0x82a>
 800c976:	4649      	mov	r1, r9
 800c978:	4642      	mov	r2, r8
 800c97a:	4658      	mov	r0, fp
 800c97c:	f000 fe78 	bl	800d670 <__lshift>
 800c980:	4681      	mov	r9, r0
 800c982:	9b08      	ldr	r3, [sp, #32]
 800c984:	2b00      	cmp	r3, #0
 800c986:	dd05      	ble.n	800c994 <_dtoa_r+0x83c>
 800c988:	4621      	mov	r1, r4
 800c98a:	461a      	mov	r2, r3
 800c98c:	4658      	mov	r0, fp
 800c98e:	f000 fe6f 	bl	800d670 <__lshift>
 800c992:	4604      	mov	r4, r0
 800c994:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c996:	2b00      	cmp	r3, #0
 800c998:	d059      	beq.n	800ca4e <_dtoa_r+0x8f6>
 800c99a:	4621      	mov	r1, r4
 800c99c:	4648      	mov	r0, r9
 800c99e:	f000 fed3 	bl	800d748 <__mcmp>
 800c9a2:	2800      	cmp	r0, #0
 800c9a4:	da53      	bge.n	800ca4e <_dtoa_r+0x8f6>
 800c9a6:	1e7b      	subs	r3, r7, #1
 800c9a8:	9304      	str	r3, [sp, #16]
 800c9aa:	4649      	mov	r1, r9
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	220a      	movs	r2, #10
 800c9b0:	4658      	mov	r0, fp
 800c9b2:	f000 fcb1 	bl	800d318 <__multadd>
 800c9b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c9b8:	4681      	mov	r9, r0
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	f000 8172 	beq.w	800cca4 <_dtoa_r+0xb4c>
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	4629      	mov	r1, r5
 800c9c4:	220a      	movs	r2, #10
 800c9c6:	4658      	mov	r0, fp
 800c9c8:	f000 fca6 	bl	800d318 <__multadd>
 800c9cc:	9b00      	ldr	r3, [sp, #0]
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	4605      	mov	r5, r0
 800c9d2:	dc67      	bgt.n	800caa4 <_dtoa_r+0x94c>
 800c9d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9d6:	2b02      	cmp	r3, #2
 800c9d8:	dc41      	bgt.n	800ca5e <_dtoa_r+0x906>
 800c9da:	e063      	b.n	800caa4 <_dtoa_r+0x94c>
 800c9dc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c9de:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c9e2:	e746      	b.n	800c872 <_dtoa_r+0x71a>
 800c9e4:	9b07      	ldr	r3, [sp, #28]
 800c9e6:	1e5c      	subs	r4, r3, #1
 800c9e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c9ea:	42a3      	cmp	r3, r4
 800c9ec:	bfbf      	itttt	lt
 800c9ee:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c9f0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800c9f2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c9f4:	1ae3      	sublt	r3, r4, r3
 800c9f6:	bfb4      	ite	lt
 800c9f8:	18d2      	addlt	r2, r2, r3
 800c9fa:	1b1c      	subge	r4, r3, r4
 800c9fc:	9b07      	ldr	r3, [sp, #28]
 800c9fe:	bfbc      	itt	lt
 800ca00:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800ca02:	2400      	movlt	r4, #0
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	bfb5      	itete	lt
 800ca08:	eba8 0603 	sublt.w	r6, r8, r3
 800ca0c:	9b07      	ldrge	r3, [sp, #28]
 800ca0e:	2300      	movlt	r3, #0
 800ca10:	4646      	movge	r6, r8
 800ca12:	e730      	b.n	800c876 <_dtoa_r+0x71e>
 800ca14:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ca16:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800ca18:	4646      	mov	r6, r8
 800ca1a:	e735      	b.n	800c888 <_dtoa_r+0x730>
 800ca1c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ca1e:	e75c      	b.n	800c8da <_dtoa_r+0x782>
 800ca20:	2300      	movs	r3, #0
 800ca22:	e788      	b.n	800c936 <_dtoa_r+0x7de>
 800ca24:	3fe00000 	.word	0x3fe00000
 800ca28:	40240000 	.word	0x40240000
 800ca2c:	40140000 	.word	0x40140000
 800ca30:	9b02      	ldr	r3, [sp, #8]
 800ca32:	e780      	b.n	800c936 <_dtoa_r+0x7de>
 800ca34:	2300      	movs	r3, #0
 800ca36:	930a      	str	r3, [sp, #40]	@ 0x28
 800ca38:	e782      	b.n	800c940 <_dtoa_r+0x7e8>
 800ca3a:	d099      	beq.n	800c970 <_dtoa_r+0x818>
 800ca3c:	9a08      	ldr	r2, [sp, #32]
 800ca3e:	331c      	adds	r3, #28
 800ca40:	441a      	add	r2, r3
 800ca42:	4498      	add	r8, r3
 800ca44:	441e      	add	r6, r3
 800ca46:	9208      	str	r2, [sp, #32]
 800ca48:	e792      	b.n	800c970 <_dtoa_r+0x818>
 800ca4a:	4603      	mov	r3, r0
 800ca4c:	e7f6      	b.n	800ca3c <_dtoa_r+0x8e4>
 800ca4e:	9b07      	ldr	r3, [sp, #28]
 800ca50:	9704      	str	r7, [sp, #16]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	dc20      	bgt.n	800ca98 <_dtoa_r+0x940>
 800ca56:	9300      	str	r3, [sp, #0]
 800ca58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca5a:	2b02      	cmp	r3, #2
 800ca5c:	dd1e      	ble.n	800ca9c <_dtoa_r+0x944>
 800ca5e:	9b00      	ldr	r3, [sp, #0]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	f47f aec0 	bne.w	800c7e6 <_dtoa_r+0x68e>
 800ca66:	4621      	mov	r1, r4
 800ca68:	2205      	movs	r2, #5
 800ca6a:	4658      	mov	r0, fp
 800ca6c:	f000 fc54 	bl	800d318 <__multadd>
 800ca70:	4601      	mov	r1, r0
 800ca72:	4604      	mov	r4, r0
 800ca74:	4648      	mov	r0, r9
 800ca76:	f000 fe67 	bl	800d748 <__mcmp>
 800ca7a:	2800      	cmp	r0, #0
 800ca7c:	f77f aeb3 	ble.w	800c7e6 <_dtoa_r+0x68e>
 800ca80:	4656      	mov	r6, sl
 800ca82:	2331      	movs	r3, #49	@ 0x31
 800ca84:	f806 3b01 	strb.w	r3, [r6], #1
 800ca88:	9b04      	ldr	r3, [sp, #16]
 800ca8a:	3301      	adds	r3, #1
 800ca8c:	9304      	str	r3, [sp, #16]
 800ca8e:	e6ae      	b.n	800c7ee <_dtoa_r+0x696>
 800ca90:	9c07      	ldr	r4, [sp, #28]
 800ca92:	9704      	str	r7, [sp, #16]
 800ca94:	4625      	mov	r5, r4
 800ca96:	e7f3      	b.n	800ca80 <_dtoa_r+0x928>
 800ca98:	9b07      	ldr	r3, [sp, #28]
 800ca9a:	9300      	str	r3, [sp, #0]
 800ca9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	f000 8104 	beq.w	800ccac <_dtoa_r+0xb54>
 800caa4:	2e00      	cmp	r6, #0
 800caa6:	dd05      	ble.n	800cab4 <_dtoa_r+0x95c>
 800caa8:	4629      	mov	r1, r5
 800caaa:	4632      	mov	r2, r6
 800caac:	4658      	mov	r0, fp
 800caae:	f000 fddf 	bl	800d670 <__lshift>
 800cab2:	4605      	mov	r5, r0
 800cab4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d05a      	beq.n	800cb70 <_dtoa_r+0xa18>
 800caba:	6869      	ldr	r1, [r5, #4]
 800cabc:	4658      	mov	r0, fp
 800cabe:	f000 fbc9 	bl	800d254 <_Balloc>
 800cac2:	4606      	mov	r6, r0
 800cac4:	b928      	cbnz	r0, 800cad2 <_dtoa_r+0x97a>
 800cac6:	4b84      	ldr	r3, [pc, #528]	@ (800ccd8 <_dtoa_r+0xb80>)
 800cac8:	4602      	mov	r2, r0
 800caca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800cace:	f7ff bb5a 	b.w	800c186 <_dtoa_r+0x2e>
 800cad2:	692a      	ldr	r2, [r5, #16]
 800cad4:	3202      	adds	r2, #2
 800cad6:	0092      	lsls	r2, r2, #2
 800cad8:	f105 010c 	add.w	r1, r5, #12
 800cadc:	300c      	adds	r0, #12
 800cade:	f001 f81d 	bl	800db1c <memcpy>
 800cae2:	2201      	movs	r2, #1
 800cae4:	4631      	mov	r1, r6
 800cae6:	4658      	mov	r0, fp
 800cae8:	f000 fdc2 	bl	800d670 <__lshift>
 800caec:	f10a 0301 	add.w	r3, sl, #1
 800caf0:	9307      	str	r3, [sp, #28]
 800caf2:	9b00      	ldr	r3, [sp, #0]
 800caf4:	4453      	add	r3, sl
 800caf6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800caf8:	9b02      	ldr	r3, [sp, #8]
 800cafa:	f003 0301 	and.w	r3, r3, #1
 800cafe:	462f      	mov	r7, r5
 800cb00:	930a      	str	r3, [sp, #40]	@ 0x28
 800cb02:	4605      	mov	r5, r0
 800cb04:	9b07      	ldr	r3, [sp, #28]
 800cb06:	4621      	mov	r1, r4
 800cb08:	3b01      	subs	r3, #1
 800cb0a:	4648      	mov	r0, r9
 800cb0c:	9300      	str	r3, [sp, #0]
 800cb0e:	f7ff fa9a 	bl	800c046 <quorem>
 800cb12:	4639      	mov	r1, r7
 800cb14:	9002      	str	r0, [sp, #8]
 800cb16:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800cb1a:	4648      	mov	r0, r9
 800cb1c:	f000 fe14 	bl	800d748 <__mcmp>
 800cb20:	462a      	mov	r2, r5
 800cb22:	9008      	str	r0, [sp, #32]
 800cb24:	4621      	mov	r1, r4
 800cb26:	4658      	mov	r0, fp
 800cb28:	f000 fe2a 	bl	800d780 <__mdiff>
 800cb2c:	68c2      	ldr	r2, [r0, #12]
 800cb2e:	4606      	mov	r6, r0
 800cb30:	bb02      	cbnz	r2, 800cb74 <_dtoa_r+0xa1c>
 800cb32:	4601      	mov	r1, r0
 800cb34:	4648      	mov	r0, r9
 800cb36:	f000 fe07 	bl	800d748 <__mcmp>
 800cb3a:	4602      	mov	r2, r0
 800cb3c:	4631      	mov	r1, r6
 800cb3e:	4658      	mov	r0, fp
 800cb40:	920e      	str	r2, [sp, #56]	@ 0x38
 800cb42:	f000 fbc7 	bl	800d2d4 <_Bfree>
 800cb46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cb48:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cb4a:	9e07      	ldr	r6, [sp, #28]
 800cb4c:	ea43 0102 	orr.w	r1, r3, r2
 800cb50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cb52:	4319      	orrs	r1, r3
 800cb54:	d110      	bne.n	800cb78 <_dtoa_r+0xa20>
 800cb56:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cb5a:	d029      	beq.n	800cbb0 <_dtoa_r+0xa58>
 800cb5c:	9b08      	ldr	r3, [sp, #32]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	dd02      	ble.n	800cb68 <_dtoa_r+0xa10>
 800cb62:	9b02      	ldr	r3, [sp, #8]
 800cb64:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800cb68:	9b00      	ldr	r3, [sp, #0]
 800cb6a:	f883 8000 	strb.w	r8, [r3]
 800cb6e:	e63f      	b.n	800c7f0 <_dtoa_r+0x698>
 800cb70:	4628      	mov	r0, r5
 800cb72:	e7bb      	b.n	800caec <_dtoa_r+0x994>
 800cb74:	2201      	movs	r2, #1
 800cb76:	e7e1      	b.n	800cb3c <_dtoa_r+0x9e4>
 800cb78:	9b08      	ldr	r3, [sp, #32]
 800cb7a:	2b00      	cmp	r3, #0
 800cb7c:	db04      	blt.n	800cb88 <_dtoa_r+0xa30>
 800cb7e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cb80:	430b      	orrs	r3, r1
 800cb82:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800cb84:	430b      	orrs	r3, r1
 800cb86:	d120      	bne.n	800cbca <_dtoa_r+0xa72>
 800cb88:	2a00      	cmp	r2, #0
 800cb8a:	dded      	ble.n	800cb68 <_dtoa_r+0xa10>
 800cb8c:	4649      	mov	r1, r9
 800cb8e:	2201      	movs	r2, #1
 800cb90:	4658      	mov	r0, fp
 800cb92:	f000 fd6d 	bl	800d670 <__lshift>
 800cb96:	4621      	mov	r1, r4
 800cb98:	4681      	mov	r9, r0
 800cb9a:	f000 fdd5 	bl	800d748 <__mcmp>
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	dc03      	bgt.n	800cbaa <_dtoa_r+0xa52>
 800cba2:	d1e1      	bne.n	800cb68 <_dtoa_r+0xa10>
 800cba4:	f018 0f01 	tst.w	r8, #1
 800cba8:	d0de      	beq.n	800cb68 <_dtoa_r+0xa10>
 800cbaa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cbae:	d1d8      	bne.n	800cb62 <_dtoa_r+0xa0a>
 800cbb0:	9a00      	ldr	r2, [sp, #0]
 800cbb2:	2339      	movs	r3, #57	@ 0x39
 800cbb4:	7013      	strb	r3, [r2, #0]
 800cbb6:	4633      	mov	r3, r6
 800cbb8:	461e      	mov	r6, r3
 800cbba:	3b01      	subs	r3, #1
 800cbbc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800cbc0:	2a39      	cmp	r2, #57	@ 0x39
 800cbc2:	d052      	beq.n	800cc6a <_dtoa_r+0xb12>
 800cbc4:	3201      	adds	r2, #1
 800cbc6:	701a      	strb	r2, [r3, #0]
 800cbc8:	e612      	b.n	800c7f0 <_dtoa_r+0x698>
 800cbca:	2a00      	cmp	r2, #0
 800cbcc:	dd07      	ble.n	800cbde <_dtoa_r+0xa86>
 800cbce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800cbd2:	d0ed      	beq.n	800cbb0 <_dtoa_r+0xa58>
 800cbd4:	9a00      	ldr	r2, [sp, #0]
 800cbd6:	f108 0301 	add.w	r3, r8, #1
 800cbda:	7013      	strb	r3, [r2, #0]
 800cbdc:	e608      	b.n	800c7f0 <_dtoa_r+0x698>
 800cbde:	9b07      	ldr	r3, [sp, #28]
 800cbe0:	9a07      	ldr	r2, [sp, #28]
 800cbe2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800cbe6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cbe8:	4293      	cmp	r3, r2
 800cbea:	d028      	beq.n	800cc3e <_dtoa_r+0xae6>
 800cbec:	4649      	mov	r1, r9
 800cbee:	2300      	movs	r3, #0
 800cbf0:	220a      	movs	r2, #10
 800cbf2:	4658      	mov	r0, fp
 800cbf4:	f000 fb90 	bl	800d318 <__multadd>
 800cbf8:	42af      	cmp	r7, r5
 800cbfa:	4681      	mov	r9, r0
 800cbfc:	f04f 0300 	mov.w	r3, #0
 800cc00:	f04f 020a 	mov.w	r2, #10
 800cc04:	4639      	mov	r1, r7
 800cc06:	4658      	mov	r0, fp
 800cc08:	d107      	bne.n	800cc1a <_dtoa_r+0xac2>
 800cc0a:	f000 fb85 	bl	800d318 <__multadd>
 800cc0e:	4607      	mov	r7, r0
 800cc10:	4605      	mov	r5, r0
 800cc12:	9b07      	ldr	r3, [sp, #28]
 800cc14:	3301      	adds	r3, #1
 800cc16:	9307      	str	r3, [sp, #28]
 800cc18:	e774      	b.n	800cb04 <_dtoa_r+0x9ac>
 800cc1a:	f000 fb7d 	bl	800d318 <__multadd>
 800cc1e:	4629      	mov	r1, r5
 800cc20:	4607      	mov	r7, r0
 800cc22:	2300      	movs	r3, #0
 800cc24:	220a      	movs	r2, #10
 800cc26:	4658      	mov	r0, fp
 800cc28:	f000 fb76 	bl	800d318 <__multadd>
 800cc2c:	4605      	mov	r5, r0
 800cc2e:	e7f0      	b.n	800cc12 <_dtoa_r+0xaba>
 800cc30:	9b00      	ldr	r3, [sp, #0]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	bfcc      	ite	gt
 800cc36:	461e      	movgt	r6, r3
 800cc38:	2601      	movle	r6, #1
 800cc3a:	4456      	add	r6, sl
 800cc3c:	2700      	movs	r7, #0
 800cc3e:	4649      	mov	r1, r9
 800cc40:	2201      	movs	r2, #1
 800cc42:	4658      	mov	r0, fp
 800cc44:	f000 fd14 	bl	800d670 <__lshift>
 800cc48:	4621      	mov	r1, r4
 800cc4a:	4681      	mov	r9, r0
 800cc4c:	f000 fd7c 	bl	800d748 <__mcmp>
 800cc50:	2800      	cmp	r0, #0
 800cc52:	dcb0      	bgt.n	800cbb6 <_dtoa_r+0xa5e>
 800cc54:	d102      	bne.n	800cc5c <_dtoa_r+0xb04>
 800cc56:	f018 0f01 	tst.w	r8, #1
 800cc5a:	d1ac      	bne.n	800cbb6 <_dtoa_r+0xa5e>
 800cc5c:	4633      	mov	r3, r6
 800cc5e:	461e      	mov	r6, r3
 800cc60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc64:	2a30      	cmp	r2, #48	@ 0x30
 800cc66:	d0fa      	beq.n	800cc5e <_dtoa_r+0xb06>
 800cc68:	e5c2      	b.n	800c7f0 <_dtoa_r+0x698>
 800cc6a:	459a      	cmp	sl, r3
 800cc6c:	d1a4      	bne.n	800cbb8 <_dtoa_r+0xa60>
 800cc6e:	9b04      	ldr	r3, [sp, #16]
 800cc70:	3301      	adds	r3, #1
 800cc72:	9304      	str	r3, [sp, #16]
 800cc74:	2331      	movs	r3, #49	@ 0x31
 800cc76:	f88a 3000 	strb.w	r3, [sl]
 800cc7a:	e5b9      	b.n	800c7f0 <_dtoa_r+0x698>
 800cc7c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cc7e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ccdc <_dtoa_r+0xb84>
 800cc82:	b11b      	cbz	r3, 800cc8c <_dtoa_r+0xb34>
 800cc84:	f10a 0308 	add.w	r3, sl, #8
 800cc88:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800cc8a:	6013      	str	r3, [r2, #0]
 800cc8c:	4650      	mov	r0, sl
 800cc8e:	b019      	add	sp, #100	@ 0x64
 800cc90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc96:	2b01      	cmp	r3, #1
 800cc98:	f77f ae37 	ble.w	800c90a <_dtoa_r+0x7b2>
 800cc9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc9e:	930a      	str	r3, [sp, #40]	@ 0x28
 800cca0:	2001      	movs	r0, #1
 800cca2:	e655      	b.n	800c950 <_dtoa_r+0x7f8>
 800cca4:	9b00      	ldr	r3, [sp, #0]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	f77f aed6 	ble.w	800ca58 <_dtoa_r+0x900>
 800ccac:	4656      	mov	r6, sl
 800ccae:	4621      	mov	r1, r4
 800ccb0:	4648      	mov	r0, r9
 800ccb2:	f7ff f9c8 	bl	800c046 <quorem>
 800ccb6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ccba:	f806 8b01 	strb.w	r8, [r6], #1
 800ccbe:	9b00      	ldr	r3, [sp, #0]
 800ccc0:	eba6 020a 	sub.w	r2, r6, sl
 800ccc4:	4293      	cmp	r3, r2
 800ccc6:	ddb3      	ble.n	800cc30 <_dtoa_r+0xad8>
 800ccc8:	4649      	mov	r1, r9
 800ccca:	2300      	movs	r3, #0
 800cccc:	220a      	movs	r2, #10
 800ccce:	4658      	mov	r0, fp
 800ccd0:	f000 fb22 	bl	800d318 <__multadd>
 800ccd4:	4681      	mov	r9, r0
 800ccd6:	e7ea      	b.n	800ccae <_dtoa_r+0xb56>
 800ccd8:	0800e470 	.word	0x0800e470
 800ccdc:	0800e3f4 	.word	0x0800e3f4

0800cce0 <__ssputs_r>:
 800cce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cce4:	688e      	ldr	r6, [r1, #8]
 800cce6:	461f      	mov	r7, r3
 800cce8:	42be      	cmp	r6, r7
 800ccea:	680b      	ldr	r3, [r1, #0]
 800ccec:	4682      	mov	sl, r0
 800ccee:	460c      	mov	r4, r1
 800ccf0:	4690      	mov	r8, r2
 800ccf2:	d82d      	bhi.n	800cd50 <__ssputs_r+0x70>
 800ccf4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ccf8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ccfc:	d026      	beq.n	800cd4c <__ssputs_r+0x6c>
 800ccfe:	6965      	ldr	r5, [r4, #20]
 800cd00:	6909      	ldr	r1, [r1, #16]
 800cd02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd06:	eba3 0901 	sub.w	r9, r3, r1
 800cd0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cd0e:	1c7b      	adds	r3, r7, #1
 800cd10:	444b      	add	r3, r9
 800cd12:	106d      	asrs	r5, r5, #1
 800cd14:	429d      	cmp	r5, r3
 800cd16:	bf38      	it	cc
 800cd18:	461d      	movcc	r5, r3
 800cd1a:	0553      	lsls	r3, r2, #21
 800cd1c:	d527      	bpl.n	800cd6e <__ssputs_r+0x8e>
 800cd1e:	4629      	mov	r1, r5
 800cd20:	f000 f960 	bl	800cfe4 <_malloc_r>
 800cd24:	4606      	mov	r6, r0
 800cd26:	b360      	cbz	r0, 800cd82 <__ssputs_r+0xa2>
 800cd28:	6921      	ldr	r1, [r4, #16]
 800cd2a:	464a      	mov	r2, r9
 800cd2c:	f000 fef6 	bl	800db1c <memcpy>
 800cd30:	89a3      	ldrh	r3, [r4, #12]
 800cd32:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cd36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd3a:	81a3      	strh	r3, [r4, #12]
 800cd3c:	6126      	str	r6, [r4, #16]
 800cd3e:	6165      	str	r5, [r4, #20]
 800cd40:	444e      	add	r6, r9
 800cd42:	eba5 0509 	sub.w	r5, r5, r9
 800cd46:	6026      	str	r6, [r4, #0]
 800cd48:	60a5      	str	r5, [r4, #8]
 800cd4a:	463e      	mov	r6, r7
 800cd4c:	42be      	cmp	r6, r7
 800cd4e:	d900      	bls.n	800cd52 <__ssputs_r+0x72>
 800cd50:	463e      	mov	r6, r7
 800cd52:	6820      	ldr	r0, [r4, #0]
 800cd54:	4632      	mov	r2, r6
 800cd56:	4641      	mov	r1, r8
 800cd58:	f000 fe6f 	bl	800da3a <memmove>
 800cd5c:	68a3      	ldr	r3, [r4, #8]
 800cd5e:	1b9b      	subs	r3, r3, r6
 800cd60:	60a3      	str	r3, [r4, #8]
 800cd62:	6823      	ldr	r3, [r4, #0]
 800cd64:	4433      	add	r3, r6
 800cd66:	6023      	str	r3, [r4, #0]
 800cd68:	2000      	movs	r0, #0
 800cd6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd6e:	462a      	mov	r2, r5
 800cd70:	f000 fe35 	bl	800d9de <_realloc_r>
 800cd74:	4606      	mov	r6, r0
 800cd76:	2800      	cmp	r0, #0
 800cd78:	d1e0      	bne.n	800cd3c <__ssputs_r+0x5c>
 800cd7a:	6921      	ldr	r1, [r4, #16]
 800cd7c:	4650      	mov	r0, sl
 800cd7e:	f000 ff0d 	bl	800db9c <_free_r>
 800cd82:	230c      	movs	r3, #12
 800cd84:	f8ca 3000 	str.w	r3, [sl]
 800cd88:	89a3      	ldrh	r3, [r4, #12]
 800cd8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd8e:	81a3      	strh	r3, [r4, #12]
 800cd90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cd94:	e7e9      	b.n	800cd6a <__ssputs_r+0x8a>
	...

0800cd98 <_svfiprintf_r>:
 800cd98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd9c:	4698      	mov	r8, r3
 800cd9e:	898b      	ldrh	r3, [r1, #12]
 800cda0:	061b      	lsls	r3, r3, #24
 800cda2:	b09d      	sub	sp, #116	@ 0x74
 800cda4:	4607      	mov	r7, r0
 800cda6:	460d      	mov	r5, r1
 800cda8:	4614      	mov	r4, r2
 800cdaa:	d510      	bpl.n	800cdce <_svfiprintf_r+0x36>
 800cdac:	690b      	ldr	r3, [r1, #16]
 800cdae:	b973      	cbnz	r3, 800cdce <_svfiprintf_r+0x36>
 800cdb0:	2140      	movs	r1, #64	@ 0x40
 800cdb2:	f000 f917 	bl	800cfe4 <_malloc_r>
 800cdb6:	6028      	str	r0, [r5, #0]
 800cdb8:	6128      	str	r0, [r5, #16]
 800cdba:	b930      	cbnz	r0, 800cdca <_svfiprintf_r+0x32>
 800cdbc:	230c      	movs	r3, #12
 800cdbe:	603b      	str	r3, [r7, #0]
 800cdc0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cdc4:	b01d      	add	sp, #116	@ 0x74
 800cdc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdca:	2340      	movs	r3, #64	@ 0x40
 800cdcc:	616b      	str	r3, [r5, #20]
 800cdce:	2300      	movs	r3, #0
 800cdd0:	9309      	str	r3, [sp, #36]	@ 0x24
 800cdd2:	2320      	movs	r3, #32
 800cdd4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cdd8:	f8cd 800c 	str.w	r8, [sp, #12]
 800cddc:	2330      	movs	r3, #48	@ 0x30
 800cdde:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800cf7c <_svfiprintf_r+0x1e4>
 800cde2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cde6:	f04f 0901 	mov.w	r9, #1
 800cdea:	4623      	mov	r3, r4
 800cdec:	469a      	mov	sl, r3
 800cdee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdf2:	b10a      	cbz	r2, 800cdf8 <_svfiprintf_r+0x60>
 800cdf4:	2a25      	cmp	r2, #37	@ 0x25
 800cdf6:	d1f9      	bne.n	800cdec <_svfiprintf_r+0x54>
 800cdf8:	ebba 0b04 	subs.w	fp, sl, r4
 800cdfc:	d00b      	beq.n	800ce16 <_svfiprintf_r+0x7e>
 800cdfe:	465b      	mov	r3, fp
 800ce00:	4622      	mov	r2, r4
 800ce02:	4629      	mov	r1, r5
 800ce04:	4638      	mov	r0, r7
 800ce06:	f7ff ff6b 	bl	800cce0 <__ssputs_r>
 800ce0a:	3001      	adds	r0, #1
 800ce0c:	f000 80a7 	beq.w	800cf5e <_svfiprintf_r+0x1c6>
 800ce10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce12:	445a      	add	r2, fp
 800ce14:	9209      	str	r2, [sp, #36]	@ 0x24
 800ce16:	f89a 3000 	ldrb.w	r3, [sl]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	f000 809f 	beq.w	800cf5e <_svfiprintf_r+0x1c6>
 800ce20:	2300      	movs	r3, #0
 800ce22:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ce26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ce2a:	f10a 0a01 	add.w	sl, sl, #1
 800ce2e:	9304      	str	r3, [sp, #16]
 800ce30:	9307      	str	r3, [sp, #28]
 800ce32:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ce36:	931a      	str	r3, [sp, #104]	@ 0x68
 800ce38:	4654      	mov	r4, sl
 800ce3a:	2205      	movs	r2, #5
 800ce3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce40:	484e      	ldr	r0, [pc, #312]	@ (800cf7c <_svfiprintf_r+0x1e4>)
 800ce42:	f7f3 f9cd 	bl	80001e0 <memchr>
 800ce46:	9a04      	ldr	r2, [sp, #16]
 800ce48:	b9d8      	cbnz	r0, 800ce82 <_svfiprintf_r+0xea>
 800ce4a:	06d0      	lsls	r0, r2, #27
 800ce4c:	bf44      	itt	mi
 800ce4e:	2320      	movmi	r3, #32
 800ce50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce54:	0711      	lsls	r1, r2, #28
 800ce56:	bf44      	itt	mi
 800ce58:	232b      	movmi	r3, #43	@ 0x2b
 800ce5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce5e:	f89a 3000 	ldrb.w	r3, [sl]
 800ce62:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce64:	d015      	beq.n	800ce92 <_svfiprintf_r+0xfa>
 800ce66:	9a07      	ldr	r2, [sp, #28]
 800ce68:	4654      	mov	r4, sl
 800ce6a:	2000      	movs	r0, #0
 800ce6c:	f04f 0c0a 	mov.w	ip, #10
 800ce70:	4621      	mov	r1, r4
 800ce72:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce76:	3b30      	subs	r3, #48	@ 0x30
 800ce78:	2b09      	cmp	r3, #9
 800ce7a:	d94b      	bls.n	800cf14 <_svfiprintf_r+0x17c>
 800ce7c:	b1b0      	cbz	r0, 800ceac <_svfiprintf_r+0x114>
 800ce7e:	9207      	str	r2, [sp, #28]
 800ce80:	e014      	b.n	800ceac <_svfiprintf_r+0x114>
 800ce82:	eba0 0308 	sub.w	r3, r0, r8
 800ce86:	fa09 f303 	lsl.w	r3, r9, r3
 800ce8a:	4313      	orrs	r3, r2
 800ce8c:	9304      	str	r3, [sp, #16]
 800ce8e:	46a2      	mov	sl, r4
 800ce90:	e7d2      	b.n	800ce38 <_svfiprintf_r+0xa0>
 800ce92:	9b03      	ldr	r3, [sp, #12]
 800ce94:	1d19      	adds	r1, r3, #4
 800ce96:	681b      	ldr	r3, [r3, #0]
 800ce98:	9103      	str	r1, [sp, #12]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	bfbb      	ittet	lt
 800ce9e:	425b      	neglt	r3, r3
 800cea0:	f042 0202 	orrlt.w	r2, r2, #2
 800cea4:	9307      	strge	r3, [sp, #28]
 800cea6:	9307      	strlt	r3, [sp, #28]
 800cea8:	bfb8      	it	lt
 800ceaa:	9204      	strlt	r2, [sp, #16]
 800ceac:	7823      	ldrb	r3, [r4, #0]
 800ceae:	2b2e      	cmp	r3, #46	@ 0x2e
 800ceb0:	d10a      	bne.n	800cec8 <_svfiprintf_r+0x130>
 800ceb2:	7863      	ldrb	r3, [r4, #1]
 800ceb4:	2b2a      	cmp	r3, #42	@ 0x2a
 800ceb6:	d132      	bne.n	800cf1e <_svfiprintf_r+0x186>
 800ceb8:	9b03      	ldr	r3, [sp, #12]
 800ceba:	1d1a      	adds	r2, r3, #4
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	9203      	str	r2, [sp, #12]
 800cec0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cec4:	3402      	adds	r4, #2
 800cec6:	9305      	str	r3, [sp, #20]
 800cec8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800cf8c <_svfiprintf_r+0x1f4>
 800cecc:	7821      	ldrb	r1, [r4, #0]
 800cece:	2203      	movs	r2, #3
 800ced0:	4650      	mov	r0, sl
 800ced2:	f7f3 f985 	bl	80001e0 <memchr>
 800ced6:	b138      	cbz	r0, 800cee8 <_svfiprintf_r+0x150>
 800ced8:	9b04      	ldr	r3, [sp, #16]
 800ceda:	eba0 000a 	sub.w	r0, r0, sl
 800cede:	2240      	movs	r2, #64	@ 0x40
 800cee0:	4082      	lsls	r2, r0
 800cee2:	4313      	orrs	r3, r2
 800cee4:	3401      	adds	r4, #1
 800cee6:	9304      	str	r3, [sp, #16]
 800cee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ceec:	4824      	ldr	r0, [pc, #144]	@ (800cf80 <_svfiprintf_r+0x1e8>)
 800ceee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cef2:	2206      	movs	r2, #6
 800cef4:	f7f3 f974 	bl	80001e0 <memchr>
 800cef8:	2800      	cmp	r0, #0
 800cefa:	d036      	beq.n	800cf6a <_svfiprintf_r+0x1d2>
 800cefc:	4b21      	ldr	r3, [pc, #132]	@ (800cf84 <_svfiprintf_r+0x1ec>)
 800cefe:	bb1b      	cbnz	r3, 800cf48 <_svfiprintf_r+0x1b0>
 800cf00:	9b03      	ldr	r3, [sp, #12]
 800cf02:	3307      	adds	r3, #7
 800cf04:	f023 0307 	bic.w	r3, r3, #7
 800cf08:	3308      	adds	r3, #8
 800cf0a:	9303      	str	r3, [sp, #12]
 800cf0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf0e:	4433      	add	r3, r6
 800cf10:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf12:	e76a      	b.n	800cdea <_svfiprintf_r+0x52>
 800cf14:	fb0c 3202 	mla	r2, ip, r2, r3
 800cf18:	460c      	mov	r4, r1
 800cf1a:	2001      	movs	r0, #1
 800cf1c:	e7a8      	b.n	800ce70 <_svfiprintf_r+0xd8>
 800cf1e:	2300      	movs	r3, #0
 800cf20:	3401      	adds	r4, #1
 800cf22:	9305      	str	r3, [sp, #20]
 800cf24:	4619      	mov	r1, r3
 800cf26:	f04f 0c0a 	mov.w	ip, #10
 800cf2a:	4620      	mov	r0, r4
 800cf2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cf30:	3a30      	subs	r2, #48	@ 0x30
 800cf32:	2a09      	cmp	r2, #9
 800cf34:	d903      	bls.n	800cf3e <_svfiprintf_r+0x1a6>
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d0c6      	beq.n	800cec8 <_svfiprintf_r+0x130>
 800cf3a:	9105      	str	r1, [sp, #20]
 800cf3c:	e7c4      	b.n	800cec8 <_svfiprintf_r+0x130>
 800cf3e:	fb0c 2101 	mla	r1, ip, r1, r2
 800cf42:	4604      	mov	r4, r0
 800cf44:	2301      	movs	r3, #1
 800cf46:	e7f0      	b.n	800cf2a <_svfiprintf_r+0x192>
 800cf48:	ab03      	add	r3, sp, #12
 800cf4a:	9300      	str	r3, [sp, #0]
 800cf4c:	462a      	mov	r2, r5
 800cf4e:	4b0e      	ldr	r3, [pc, #56]	@ (800cf88 <_svfiprintf_r+0x1f0>)
 800cf50:	a904      	add	r1, sp, #16
 800cf52:	4638      	mov	r0, r7
 800cf54:	f7fe fba4 	bl	800b6a0 <_printf_float>
 800cf58:	1c42      	adds	r2, r0, #1
 800cf5a:	4606      	mov	r6, r0
 800cf5c:	d1d6      	bne.n	800cf0c <_svfiprintf_r+0x174>
 800cf5e:	89ab      	ldrh	r3, [r5, #12]
 800cf60:	065b      	lsls	r3, r3, #25
 800cf62:	f53f af2d 	bmi.w	800cdc0 <_svfiprintf_r+0x28>
 800cf66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf68:	e72c      	b.n	800cdc4 <_svfiprintf_r+0x2c>
 800cf6a:	ab03      	add	r3, sp, #12
 800cf6c:	9300      	str	r3, [sp, #0]
 800cf6e:	462a      	mov	r2, r5
 800cf70:	4b05      	ldr	r3, [pc, #20]	@ (800cf88 <_svfiprintf_r+0x1f0>)
 800cf72:	a904      	add	r1, sp, #16
 800cf74:	4638      	mov	r0, r7
 800cf76:	f7fe fe2b 	bl	800bbd0 <_printf_i>
 800cf7a:	e7ed      	b.n	800cf58 <_svfiprintf_r+0x1c0>
 800cf7c:	0800e481 	.word	0x0800e481
 800cf80:	0800e48b 	.word	0x0800e48b
 800cf84:	0800b6a1 	.word	0x0800b6a1
 800cf88:	0800cce1 	.word	0x0800cce1
 800cf8c:	0800e487 	.word	0x0800e487

0800cf90 <malloc>:
 800cf90:	4b02      	ldr	r3, [pc, #8]	@ (800cf9c <malloc+0xc>)
 800cf92:	4601      	mov	r1, r0
 800cf94:	6818      	ldr	r0, [r3, #0]
 800cf96:	f000 b825 	b.w	800cfe4 <_malloc_r>
 800cf9a:	bf00      	nop
 800cf9c:	20000108 	.word	0x20000108

0800cfa0 <sbrk_aligned>:
 800cfa0:	b570      	push	{r4, r5, r6, lr}
 800cfa2:	4e0f      	ldr	r6, [pc, #60]	@ (800cfe0 <sbrk_aligned+0x40>)
 800cfa4:	460c      	mov	r4, r1
 800cfa6:	6831      	ldr	r1, [r6, #0]
 800cfa8:	4605      	mov	r5, r0
 800cfaa:	b911      	cbnz	r1, 800cfb2 <sbrk_aligned+0x12>
 800cfac:	f000 fd94 	bl	800dad8 <_sbrk_r>
 800cfb0:	6030      	str	r0, [r6, #0]
 800cfb2:	4621      	mov	r1, r4
 800cfb4:	4628      	mov	r0, r5
 800cfb6:	f000 fd8f 	bl	800dad8 <_sbrk_r>
 800cfba:	1c43      	adds	r3, r0, #1
 800cfbc:	d103      	bne.n	800cfc6 <sbrk_aligned+0x26>
 800cfbe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800cfc2:	4620      	mov	r0, r4
 800cfc4:	bd70      	pop	{r4, r5, r6, pc}
 800cfc6:	1cc4      	adds	r4, r0, #3
 800cfc8:	f024 0403 	bic.w	r4, r4, #3
 800cfcc:	42a0      	cmp	r0, r4
 800cfce:	d0f8      	beq.n	800cfc2 <sbrk_aligned+0x22>
 800cfd0:	1a21      	subs	r1, r4, r0
 800cfd2:	4628      	mov	r0, r5
 800cfd4:	f000 fd80 	bl	800dad8 <_sbrk_r>
 800cfd8:	3001      	adds	r0, #1
 800cfda:	d1f2      	bne.n	800cfc2 <sbrk_aligned+0x22>
 800cfdc:	e7ef      	b.n	800cfbe <sbrk_aligned+0x1e>
 800cfde:	bf00      	nop
 800cfe0:	20001c7c 	.word	0x20001c7c

0800cfe4 <_malloc_r>:
 800cfe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfe8:	1ccd      	adds	r5, r1, #3
 800cfea:	f025 0503 	bic.w	r5, r5, #3
 800cfee:	3508      	adds	r5, #8
 800cff0:	2d0c      	cmp	r5, #12
 800cff2:	bf38      	it	cc
 800cff4:	250c      	movcc	r5, #12
 800cff6:	2d00      	cmp	r5, #0
 800cff8:	4606      	mov	r6, r0
 800cffa:	db01      	blt.n	800d000 <_malloc_r+0x1c>
 800cffc:	42a9      	cmp	r1, r5
 800cffe:	d904      	bls.n	800d00a <_malloc_r+0x26>
 800d000:	230c      	movs	r3, #12
 800d002:	6033      	str	r3, [r6, #0]
 800d004:	2000      	movs	r0, #0
 800d006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d00a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d0e0 <_malloc_r+0xfc>
 800d00e:	f000 f915 	bl	800d23c <__malloc_lock>
 800d012:	f8d8 3000 	ldr.w	r3, [r8]
 800d016:	461c      	mov	r4, r3
 800d018:	bb44      	cbnz	r4, 800d06c <_malloc_r+0x88>
 800d01a:	4629      	mov	r1, r5
 800d01c:	4630      	mov	r0, r6
 800d01e:	f7ff ffbf 	bl	800cfa0 <sbrk_aligned>
 800d022:	1c43      	adds	r3, r0, #1
 800d024:	4604      	mov	r4, r0
 800d026:	d158      	bne.n	800d0da <_malloc_r+0xf6>
 800d028:	f8d8 4000 	ldr.w	r4, [r8]
 800d02c:	4627      	mov	r7, r4
 800d02e:	2f00      	cmp	r7, #0
 800d030:	d143      	bne.n	800d0ba <_malloc_r+0xd6>
 800d032:	2c00      	cmp	r4, #0
 800d034:	d04b      	beq.n	800d0ce <_malloc_r+0xea>
 800d036:	6823      	ldr	r3, [r4, #0]
 800d038:	4639      	mov	r1, r7
 800d03a:	4630      	mov	r0, r6
 800d03c:	eb04 0903 	add.w	r9, r4, r3
 800d040:	f000 fd4a 	bl	800dad8 <_sbrk_r>
 800d044:	4581      	cmp	r9, r0
 800d046:	d142      	bne.n	800d0ce <_malloc_r+0xea>
 800d048:	6821      	ldr	r1, [r4, #0]
 800d04a:	1a6d      	subs	r5, r5, r1
 800d04c:	4629      	mov	r1, r5
 800d04e:	4630      	mov	r0, r6
 800d050:	f7ff ffa6 	bl	800cfa0 <sbrk_aligned>
 800d054:	3001      	adds	r0, #1
 800d056:	d03a      	beq.n	800d0ce <_malloc_r+0xea>
 800d058:	6823      	ldr	r3, [r4, #0]
 800d05a:	442b      	add	r3, r5
 800d05c:	6023      	str	r3, [r4, #0]
 800d05e:	f8d8 3000 	ldr.w	r3, [r8]
 800d062:	685a      	ldr	r2, [r3, #4]
 800d064:	bb62      	cbnz	r2, 800d0c0 <_malloc_r+0xdc>
 800d066:	f8c8 7000 	str.w	r7, [r8]
 800d06a:	e00f      	b.n	800d08c <_malloc_r+0xa8>
 800d06c:	6822      	ldr	r2, [r4, #0]
 800d06e:	1b52      	subs	r2, r2, r5
 800d070:	d420      	bmi.n	800d0b4 <_malloc_r+0xd0>
 800d072:	2a0b      	cmp	r2, #11
 800d074:	d917      	bls.n	800d0a6 <_malloc_r+0xc2>
 800d076:	1961      	adds	r1, r4, r5
 800d078:	42a3      	cmp	r3, r4
 800d07a:	6025      	str	r5, [r4, #0]
 800d07c:	bf18      	it	ne
 800d07e:	6059      	strne	r1, [r3, #4]
 800d080:	6863      	ldr	r3, [r4, #4]
 800d082:	bf08      	it	eq
 800d084:	f8c8 1000 	streq.w	r1, [r8]
 800d088:	5162      	str	r2, [r4, r5]
 800d08a:	604b      	str	r3, [r1, #4]
 800d08c:	4630      	mov	r0, r6
 800d08e:	f000 f8db 	bl	800d248 <__malloc_unlock>
 800d092:	f104 000b 	add.w	r0, r4, #11
 800d096:	1d23      	adds	r3, r4, #4
 800d098:	f020 0007 	bic.w	r0, r0, #7
 800d09c:	1ac2      	subs	r2, r0, r3
 800d09e:	bf1c      	itt	ne
 800d0a0:	1a1b      	subne	r3, r3, r0
 800d0a2:	50a3      	strne	r3, [r4, r2]
 800d0a4:	e7af      	b.n	800d006 <_malloc_r+0x22>
 800d0a6:	6862      	ldr	r2, [r4, #4]
 800d0a8:	42a3      	cmp	r3, r4
 800d0aa:	bf0c      	ite	eq
 800d0ac:	f8c8 2000 	streq.w	r2, [r8]
 800d0b0:	605a      	strne	r2, [r3, #4]
 800d0b2:	e7eb      	b.n	800d08c <_malloc_r+0xa8>
 800d0b4:	4623      	mov	r3, r4
 800d0b6:	6864      	ldr	r4, [r4, #4]
 800d0b8:	e7ae      	b.n	800d018 <_malloc_r+0x34>
 800d0ba:	463c      	mov	r4, r7
 800d0bc:	687f      	ldr	r7, [r7, #4]
 800d0be:	e7b6      	b.n	800d02e <_malloc_r+0x4a>
 800d0c0:	461a      	mov	r2, r3
 800d0c2:	685b      	ldr	r3, [r3, #4]
 800d0c4:	42a3      	cmp	r3, r4
 800d0c6:	d1fb      	bne.n	800d0c0 <_malloc_r+0xdc>
 800d0c8:	2300      	movs	r3, #0
 800d0ca:	6053      	str	r3, [r2, #4]
 800d0cc:	e7de      	b.n	800d08c <_malloc_r+0xa8>
 800d0ce:	230c      	movs	r3, #12
 800d0d0:	6033      	str	r3, [r6, #0]
 800d0d2:	4630      	mov	r0, r6
 800d0d4:	f000 f8b8 	bl	800d248 <__malloc_unlock>
 800d0d8:	e794      	b.n	800d004 <_malloc_r+0x20>
 800d0da:	6005      	str	r5, [r0, #0]
 800d0dc:	e7d6      	b.n	800d08c <_malloc_r+0xa8>
 800d0de:	bf00      	nop
 800d0e0:	20001c80 	.word	0x20001c80

0800d0e4 <__sflush_r>:
 800d0e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d0e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ec:	0716      	lsls	r6, r2, #28
 800d0ee:	4605      	mov	r5, r0
 800d0f0:	460c      	mov	r4, r1
 800d0f2:	d454      	bmi.n	800d19e <__sflush_r+0xba>
 800d0f4:	684b      	ldr	r3, [r1, #4]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	dc02      	bgt.n	800d100 <__sflush_r+0x1c>
 800d0fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	dd48      	ble.n	800d192 <__sflush_r+0xae>
 800d100:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d102:	2e00      	cmp	r6, #0
 800d104:	d045      	beq.n	800d192 <__sflush_r+0xae>
 800d106:	2300      	movs	r3, #0
 800d108:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d10c:	682f      	ldr	r7, [r5, #0]
 800d10e:	6a21      	ldr	r1, [r4, #32]
 800d110:	602b      	str	r3, [r5, #0]
 800d112:	d030      	beq.n	800d176 <__sflush_r+0x92>
 800d114:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d116:	89a3      	ldrh	r3, [r4, #12]
 800d118:	0759      	lsls	r1, r3, #29
 800d11a:	d505      	bpl.n	800d128 <__sflush_r+0x44>
 800d11c:	6863      	ldr	r3, [r4, #4]
 800d11e:	1ad2      	subs	r2, r2, r3
 800d120:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d122:	b10b      	cbz	r3, 800d128 <__sflush_r+0x44>
 800d124:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d126:	1ad2      	subs	r2, r2, r3
 800d128:	2300      	movs	r3, #0
 800d12a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d12c:	6a21      	ldr	r1, [r4, #32]
 800d12e:	4628      	mov	r0, r5
 800d130:	47b0      	blx	r6
 800d132:	1c43      	adds	r3, r0, #1
 800d134:	89a3      	ldrh	r3, [r4, #12]
 800d136:	d106      	bne.n	800d146 <__sflush_r+0x62>
 800d138:	6829      	ldr	r1, [r5, #0]
 800d13a:	291d      	cmp	r1, #29
 800d13c:	d82b      	bhi.n	800d196 <__sflush_r+0xb2>
 800d13e:	4a2a      	ldr	r2, [pc, #168]	@ (800d1e8 <__sflush_r+0x104>)
 800d140:	410a      	asrs	r2, r1
 800d142:	07d6      	lsls	r6, r2, #31
 800d144:	d427      	bmi.n	800d196 <__sflush_r+0xb2>
 800d146:	2200      	movs	r2, #0
 800d148:	6062      	str	r2, [r4, #4]
 800d14a:	04d9      	lsls	r1, r3, #19
 800d14c:	6922      	ldr	r2, [r4, #16]
 800d14e:	6022      	str	r2, [r4, #0]
 800d150:	d504      	bpl.n	800d15c <__sflush_r+0x78>
 800d152:	1c42      	adds	r2, r0, #1
 800d154:	d101      	bne.n	800d15a <__sflush_r+0x76>
 800d156:	682b      	ldr	r3, [r5, #0]
 800d158:	b903      	cbnz	r3, 800d15c <__sflush_r+0x78>
 800d15a:	6560      	str	r0, [r4, #84]	@ 0x54
 800d15c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d15e:	602f      	str	r7, [r5, #0]
 800d160:	b1b9      	cbz	r1, 800d192 <__sflush_r+0xae>
 800d162:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d166:	4299      	cmp	r1, r3
 800d168:	d002      	beq.n	800d170 <__sflush_r+0x8c>
 800d16a:	4628      	mov	r0, r5
 800d16c:	f000 fd16 	bl	800db9c <_free_r>
 800d170:	2300      	movs	r3, #0
 800d172:	6363      	str	r3, [r4, #52]	@ 0x34
 800d174:	e00d      	b.n	800d192 <__sflush_r+0xae>
 800d176:	2301      	movs	r3, #1
 800d178:	4628      	mov	r0, r5
 800d17a:	47b0      	blx	r6
 800d17c:	4602      	mov	r2, r0
 800d17e:	1c50      	adds	r0, r2, #1
 800d180:	d1c9      	bne.n	800d116 <__sflush_r+0x32>
 800d182:	682b      	ldr	r3, [r5, #0]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d0c6      	beq.n	800d116 <__sflush_r+0x32>
 800d188:	2b1d      	cmp	r3, #29
 800d18a:	d001      	beq.n	800d190 <__sflush_r+0xac>
 800d18c:	2b16      	cmp	r3, #22
 800d18e:	d11e      	bne.n	800d1ce <__sflush_r+0xea>
 800d190:	602f      	str	r7, [r5, #0]
 800d192:	2000      	movs	r0, #0
 800d194:	e022      	b.n	800d1dc <__sflush_r+0xf8>
 800d196:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d19a:	b21b      	sxth	r3, r3
 800d19c:	e01b      	b.n	800d1d6 <__sflush_r+0xf2>
 800d19e:	690f      	ldr	r7, [r1, #16]
 800d1a0:	2f00      	cmp	r7, #0
 800d1a2:	d0f6      	beq.n	800d192 <__sflush_r+0xae>
 800d1a4:	0793      	lsls	r3, r2, #30
 800d1a6:	680e      	ldr	r6, [r1, #0]
 800d1a8:	bf08      	it	eq
 800d1aa:	694b      	ldreq	r3, [r1, #20]
 800d1ac:	600f      	str	r7, [r1, #0]
 800d1ae:	bf18      	it	ne
 800d1b0:	2300      	movne	r3, #0
 800d1b2:	eba6 0807 	sub.w	r8, r6, r7
 800d1b6:	608b      	str	r3, [r1, #8]
 800d1b8:	f1b8 0f00 	cmp.w	r8, #0
 800d1bc:	dde9      	ble.n	800d192 <__sflush_r+0xae>
 800d1be:	6a21      	ldr	r1, [r4, #32]
 800d1c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d1c2:	4643      	mov	r3, r8
 800d1c4:	463a      	mov	r2, r7
 800d1c6:	4628      	mov	r0, r5
 800d1c8:	47b0      	blx	r6
 800d1ca:	2800      	cmp	r0, #0
 800d1cc:	dc08      	bgt.n	800d1e0 <__sflush_r+0xfc>
 800d1ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1d6:	81a3      	strh	r3, [r4, #12]
 800d1d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d1dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1e0:	4407      	add	r7, r0
 800d1e2:	eba8 0800 	sub.w	r8, r8, r0
 800d1e6:	e7e7      	b.n	800d1b8 <__sflush_r+0xd4>
 800d1e8:	dfbffffe 	.word	0xdfbffffe

0800d1ec <_fflush_r>:
 800d1ec:	b538      	push	{r3, r4, r5, lr}
 800d1ee:	690b      	ldr	r3, [r1, #16]
 800d1f0:	4605      	mov	r5, r0
 800d1f2:	460c      	mov	r4, r1
 800d1f4:	b913      	cbnz	r3, 800d1fc <_fflush_r+0x10>
 800d1f6:	2500      	movs	r5, #0
 800d1f8:	4628      	mov	r0, r5
 800d1fa:	bd38      	pop	{r3, r4, r5, pc}
 800d1fc:	b118      	cbz	r0, 800d206 <_fflush_r+0x1a>
 800d1fe:	6a03      	ldr	r3, [r0, #32]
 800d200:	b90b      	cbnz	r3, 800d206 <_fflush_r+0x1a>
 800d202:	f7fe feb1 	bl	800bf68 <__sinit>
 800d206:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d0f3      	beq.n	800d1f6 <_fflush_r+0xa>
 800d20e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d210:	07d0      	lsls	r0, r2, #31
 800d212:	d404      	bmi.n	800d21e <_fflush_r+0x32>
 800d214:	0599      	lsls	r1, r3, #22
 800d216:	d402      	bmi.n	800d21e <_fflush_r+0x32>
 800d218:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d21a:	f7fe ff12 	bl	800c042 <__retarget_lock_acquire_recursive>
 800d21e:	4628      	mov	r0, r5
 800d220:	4621      	mov	r1, r4
 800d222:	f7ff ff5f 	bl	800d0e4 <__sflush_r>
 800d226:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d228:	07da      	lsls	r2, r3, #31
 800d22a:	4605      	mov	r5, r0
 800d22c:	d4e4      	bmi.n	800d1f8 <_fflush_r+0xc>
 800d22e:	89a3      	ldrh	r3, [r4, #12]
 800d230:	059b      	lsls	r3, r3, #22
 800d232:	d4e1      	bmi.n	800d1f8 <_fflush_r+0xc>
 800d234:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d236:	f7fe ff05 	bl	800c044 <__retarget_lock_release_recursive>
 800d23a:	e7dd      	b.n	800d1f8 <_fflush_r+0xc>

0800d23c <__malloc_lock>:
 800d23c:	4801      	ldr	r0, [pc, #4]	@ (800d244 <__malloc_lock+0x8>)
 800d23e:	f7fe bf00 	b.w	800c042 <__retarget_lock_acquire_recursive>
 800d242:	bf00      	nop
 800d244:	20001c78 	.word	0x20001c78

0800d248 <__malloc_unlock>:
 800d248:	4801      	ldr	r0, [pc, #4]	@ (800d250 <__malloc_unlock+0x8>)
 800d24a:	f7fe befb 	b.w	800c044 <__retarget_lock_release_recursive>
 800d24e:	bf00      	nop
 800d250:	20001c78 	.word	0x20001c78

0800d254 <_Balloc>:
 800d254:	b570      	push	{r4, r5, r6, lr}
 800d256:	69c6      	ldr	r6, [r0, #28]
 800d258:	4604      	mov	r4, r0
 800d25a:	460d      	mov	r5, r1
 800d25c:	b976      	cbnz	r6, 800d27c <_Balloc+0x28>
 800d25e:	2010      	movs	r0, #16
 800d260:	f7ff fe96 	bl	800cf90 <malloc>
 800d264:	4602      	mov	r2, r0
 800d266:	61e0      	str	r0, [r4, #28]
 800d268:	b920      	cbnz	r0, 800d274 <_Balloc+0x20>
 800d26a:	4b18      	ldr	r3, [pc, #96]	@ (800d2cc <_Balloc+0x78>)
 800d26c:	4818      	ldr	r0, [pc, #96]	@ (800d2d0 <_Balloc+0x7c>)
 800d26e:	216b      	movs	r1, #107	@ 0x6b
 800d270:	f000 fc62 	bl	800db38 <__assert_func>
 800d274:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d278:	6006      	str	r6, [r0, #0]
 800d27a:	60c6      	str	r6, [r0, #12]
 800d27c:	69e6      	ldr	r6, [r4, #28]
 800d27e:	68f3      	ldr	r3, [r6, #12]
 800d280:	b183      	cbz	r3, 800d2a4 <_Balloc+0x50>
 800d282:	69e3      	ldr	r3, [r4, #28]
 800d284:	68db      	ldr	r3, [r3, #12]
 800d286:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d28a:	b9b8      	cbnz	r0, 800d2bc <_Balloc+0x68>
 800d28c:	2101      	movs	r1, #1
 800d28e:	fa01 f605 	lsl.w	r6, r1, r5
 800d292:	1d72      	adds	r2, r6, #5
 800d294:	0092      	lsls	r2, r2, #2
 800d296:	4620      	mov	r0, r4
 800d298:	f000 fc6c 	bl	800db74 <_calloc_r>
 800d29c:	b160      	cbz	r0, 800d2b8 <_Balloc+0x64>
 800d29e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d2a2:	e00e      	b.n	800d2c2 <_Balloc+0x6e>
 800d2a4:	2221      	movs	r2, #33	@ 0x21
 800d2a6:	2104      	movs	r1, #4
 800d2a8:	4620      	mov	r0, r4
 800d2aa:	f000 fc63 	bl	800db74 <_calloc_r>
 800d2ae:	69e3      	ldr	r3, [r4, #28]
 800d2b0:	60f0      	str	r0, [r6, #12]
 800d2b2:	68db      	ldr	r3, [r3, #12]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d1e4      	bne.n	800d282 <_Balloc+0x2e>
 800d2b8:	2000      	movs	r0, #0
 800d2ba:	bd70      	pop	{r4, r5, r6, pc}
 800d2bc:	6802      	ldr	r2, [r0, #0]
 800d2be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d2c8:	e7f7      	b.n	800d2ba <_Balloc+0x66>
 800d2ca:	bf00      	nop
 800d2cc:	0800e401 	.word	0x0800e401
 800d2d0:	0800e492 	.word	0x0800e492

0800d2d4 <_Bfree>:
 800d2d4:	b570      	push	{r4, r5, r6, lr}
 800d2d6:	69c6      	ldr	r6, [r0, #28]
 800d2d8:	4605      	mov	r5, r0
 800d2da:	460c      	mov	r4, r1
 800d2dc:	b976      	cbnz	r6, 800d2fc <_Bfree+0x28>
 800d2de:	2010      	movs	r0, #16
 800d2e0:	f7ff fe56 	bl	800cf90 <malloc>
 800d2e4:	4602      	mov	r2, r0
 800d2e6:	61e8      	str	r0, [r5, #28]
 800d2e8:	b920      	cbnz	r0, 800d2f4 <_Bfree+0x20>
 800d2ea:	4b09      	ldr	r3, [pc, #36]	@ (800d310 <_Bfree+0x3c>)
 800d2ec:	4809      	ldr	r0, [pc, #36]	@ (800d314 <_Bfree+0x40>)
 800d2ee:	218f      	movs	r1, #143	@ 0x8f
 800d2f0:	f000 fc22 	bl	800db38 <__assert_func>
 800d2f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d2f8:	6006      	str	r6, [r0, #0]
 800d2fa:	60c6      	str	r6, [r0, #12]
 800d2fc:	b13c      	cbz	r4, 800d30e <_Bfree+0x3a>
 800d2fe:	69eb      	ldr	r3, [r5, #28]
 800d300:	6862      	ldr	r2, [r4, #4]
 800d302:	68db      	ldr	r3, [r3, #12]
 800d304:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d308:	6021      	str	r1, [r4, #0]
 800d30a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d30e:	bd70      	pop	{r4, r5, r6, pc}
 800d310:	0800e401 	.word	0x0800e401
 800d314:	0800e492 	.word	0x0800e492

0800d318 <__multadd>:
 800d318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d31c:	690d      	ldr	r5, [r1, #16]
 800d31e:	4607      	mov	r7, r0
 800d320:	460c      	mov	r4, r1
 800d322:	461e      	mov	r6, r3
 800d324:	f101 0c14 	add.w	ip, r1, #20
 800d328:	2000      	movs	r0, #0
 800d32a:	f8dc 3000 	ldr.w	r3, [ip]
 800d32e:	b299      	uxth	r1, r3
 800d330:	fb02 6101 	mla	r1, r2, r1, r6
 800d334:	0c1e      	lsrs	r6, r3, #16
 800d336:	0c0b      	lsrs	r3, r1, #16
 800d338:	fb02 3306 	mla	r3, r2, r6, r3
 800d33c:	b289      	uxth	r1, r1
 800d33e:	3001      	adds	r0, #1
 800d340:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d344:	4285      	cmp	r5, r0
 800d346:	f84c 1b04 	str.w	r1, [ip], #4
 800d34a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d34e:	dcec      	bgt.n	800d32a <__multadd+0x12>
 800d350:	b30e      	cbz	r6, 800d396 <__multadd+0x7e>
 800d352:	68a3      	ldr	r3, [r4, #8]
 800d354:	42ab      	cmp	r3, r5
 800d356:	dc19      	bgt.n	800d38c <__multadd+0x74>
 800d358:	6861      	ldr	r1, [r4, #4]
 800d35a:	4638      	mov	r0, r7
 800d35c:	3101      	adds	r1, #1
 800d35e:	f7ff ff79 	bl	800d254 <_Balloc>
 800d362:	4680      	mov	r8, r0
 800d364:	b928      	cbnz	r0, 800d372 <__multadd+0x5a>
 800d366:	4602      	mov	r2, r0
 800d368:	4b0c      	ldr	r3, [pc, #48]	@ (800d39c <__multadd+0x84>)
 800d36a:	480d      	ldr	r0, [pc, #52]	@ (800d3a0 <__multadd+0x88>)
 800d36c:	21ba      	movs	r1, #186	@ 0xba
 800d36e:	f000 fbe3 	bl	800db38 <__assert_func>
 800d372:	6922      	ldr	r2, [r4, #16]
 800d374:	3202      	adds	r2, #2
 800d376:	f104 010c 	add.w	r1, r4, #12
 800d37a:	0092      	lsls	r2, r2, #2
 800d37c:	300c      	adds	r0, #12
 800d37e:	f000 fbcd 	bl	800db1c <memcpy>
 800d382:	4621      	mov	r1, r4
 800d384:	4638      	mov	r0, r7
 800d386:	f7ff ffa5 	bl	800d2d4 <_Bfree>
 800d38a:	4644      	mov	r4, r8
 800d38c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d390:	3501      	adds	r5, #1
 800d392:	615e      	str	r6, [r3, #20]
 800d394:	6125      	str	r5, [r4, #16]
 800d396:	4620      	mov	r0, r4
 800d398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d39c:	0800e470 	.word	0x0800e470
 800d3a0:	0800e492 	.word	0x0800e492

0800d3a4 <__hi0bits>:
 800d3a4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	bf36      	itet	cc
 800d3ac:	0403      	lslcc	r3, r0, #16
 800d3ae:	2000      	movcs	r0, #0
 800d3b0:	2010      	movcc	r0, #16
 800d3b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d3b6:	bf3c      	itt	cc
 800d3b8:	021b      	lslcc	r3, r3, #8
 800d3ba:	3008      	addcc	r0, #8
 800d3bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d3c0:	bf3c      	itt	cc
 800d3c2:	011b      	lslcc	r3, r3, #4
 800d3c4:	3004      	addcc	r0, #4
 800d3c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d3ca:	bf3c      	itt	cc
 800d3cc:	009b      	lslcc	r3, r3, #2
 800d3ce:	3002      	addcc	r0, #2
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	db05      	blt.n	800d3e0 <__hi0bits+0x3c>
 800d3d4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d3d8:	f100 0001 	add.w	r0, r0, #1
 800d3dc:	bf08      	it	eq
 800d3de:	2020      	moveq	r0, #32
 800d3e0:	4770      	bx	lr

0800d3e2 <__lo0bits>:
 800d3e2:	6803      	ldr	r3, [r0, #0]
 800d3e4:	4602      	mov	r2, r0
 800d3e6:	f013 0007 	ands.w	r0, r3, #7
 800d3ea:	d00b      	beq.n	800d404 <__lo0bits+0x22>
 800d3ec:	07d9      	lsls	r1, r3, #31
 800d3ee:	d421      	bmi.n	800d434 <__lo0bits+0x52>
 800d3f0:	0798      	lsls	r0, r3, #30
 800d3f2:	bf49      	itett	mi
 800d3f4:	085b      	lsrmi	r3, r3, #1
 800d3f6:	089b      	lsrpl	r3, r3, #2
 800d3f8:	2001      	movmi	r0, #1
 800d3fa:	6013      	strmi	r3, [r2, #0]
 800d3fc:	bf5c      	itt	pl
 800d3fe:	6013      	strpl	r3, [r2, #0]
 800d400:	2002      	movpl	r0, #2
 800d402:	4770      	bx	lr
 800d404:	b299      	uxth	r1, r3
 800d406:	b909      	cbnz	r1, 800d40c <__lo0bits+0x2a>
 800d408:	0c1b      	lsrs	r3, r3, #16
 800d40a:	2010      	movs	r0, #16
 800d40c:	b2d9      	uxtb	r1, r3
 800d40e:	b909      	cbnz	r1, 800d414 <__lo0bits+0x32>
 800d410:	3008      	adds	r0, #8
 800d412:	0a1b      	lsrs	r3, r3, #8
 800d414:	0719      	lsls	r1, r3, #28
 800d416:	bf04      	itt	eq
 800d418:	091b      	lsreq	r3, r3, #4
 800d41a:	3004      	addeq	r0, #4
 800d41c:	0799      	lsls	r1, r3, #30
 800d41e:	bf04      	itt	eq
 800d420:	089b      	lsreq	r3, r3, #2
 800d422:	3002      	addeq	r0, #2
 800d424:	07d9      	lsls	r1, r3, #31
 800d426:	d403      	bmi.n	800d430 <__lo0bits+0x4e>
 800d428:	085b      	lsrs	r3, r3, #1
 800d42a:	f100 0001 	add.w	r0, r0, #1
 800d42e:	d003      	beq.n	800d438 <__lo0bits+0x56>
 800d430:	6013      	str	r3, [r2, #0]
 800d432:	4770      	bx	lr
 800d434:	2000      	movs	r0, #0
 800d436:	4770      	bx	lr
 800d438:	2020      	movs	r0, #32
 800d43a:	4770      	bx	lr

0800d43c <__i2b>:
 800d43c:	b510      	push	{r4, lr}
 800d43e:	460c      	mov	r4, r1
 800d440:	2101      	movs	r1, #1
 800d442:	f7ff ff07 	bl	800d254 <_Balloc>
 800d446:	4602      	mov	r2, r0
 800d448:	b928      	cbnz	r0, 800d456 <__i2b+0x1a>
 800d44a:	4b05      	ldr	r3, [pc, #20]	@ (800d460 <__i2b+0x24>)
 800d44c:	4805      	ldr	r0, [pc, #20]	@ (800d464 <__i2b+0x28>)
 800d44e:	f240 1145 	movw	r1, #325	@ 0x145
 800d452:	f000 fb71 	bl	800db38 <__assert_func>
 800d456:	2301      	movs	r3, #1
 800d458:	6144      	str	r4, [r0, #20]
 800d45a:	6103      	str	r3, [r0, #16]
 800d45c:	bd10      	pop	{r4, pc}
 800d45e:	bf00      	nop
 800d460:	0800e470 	.word	0x0800e470
 800d464:	0800e492 	.word	0x0800e492

0800d468 <__multiply>:
 800d468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d46c:	4614      	mov	r4, r2
 800d46e:	690a      	ldr	r2, [r1, #16]
 800d470:	6923      	ldr	r3, [r4, #16]
 800d472:	429a      	cmp	r2, r3
 800d474:	bfa8      	it	ge
 800d476:	4623      	movge	r3, r4
 800d478:	460f      	mov	r7, r1
 800d47a:	bfa4      	itt	ge
 800d47c:	460c      	movge	r4, r1
 800d47e:	461f      	movge	r7, r3
 800d480:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800d484:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800d488:	68a3      	ldr	r3, [r4, #8]
 800d48a:	6861      	ldr	r1, [r4, #4]
 800d48c:	eb0a 0609 	add.w	r6, sl, r9
 800d490:	42b3      	cmp	r3, r6
 800d492:	b085      	sub	sp, #20
 800d494:	bfb8      	it	lt
 800d496:	3101      	addlt	r1, #1
 800d498:	f7ff fedc 	bl	800d254 <_Balloc>
 800d49c:	b930      	cbnz	r0, 800d4ac <__multiply+0x44>
 800d49e:	4602      	mov	r2, r0
 800d4a0:	4b44      	ldr	r3, [pc, #272]	@ (800d5b4 <__multiply+0x14c>)
 800d4a2:	4845      	ldr	r0, [pc, #276]	@ (800d5b8 <__multiply+0x150>)
 800d4a4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d4a8:	f000 fb46 	bl	800db38 <__assert_func>
 800d4ac:	f100 0514 	add.w	r5, r0, #20
 800d4b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d4b4:	462b      	mov	r3, r5
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	4543      	cmp	r3, r8
 800d4ba:	d321      	bcc.n	800d500 <__multiply+0x98>
 800d4bc:	f107 0114 	add.w	r1, r7, #20
 800d4c0:	f104 0214 	add.w	r2, r4, #20
 800d4c4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800d4c8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800d4cc:	9302      	str	r3, [sp, #8]
 800d4ce:	1b13      	subs	r3, r2, r4
 800d4d0:	3b15      	subs	r3, #21
 800d4d2:	f023 0303 	bic.w	r3, r3, #3
 800d4d6:	3304      	adds	r3, #4
 800d4d8:	f104 0715 	add.w	r7, r4, #21
 800d4dc:	42ba      	cmp	r2, r7
 800d4de:	bf38      	it	cc
 800d4e0:	2304      	movcc	r3, #4
 800d4e2:	9301      	str	r3, [sp, #4]
 800d4e4:	9b02      	ldr	r3, [sp, #8]
 800d4e6:	9103      	str	r1, [sp, #12]
 800d4e8:	428b      	cmp	r3, r1
 800d4ea:	d80c      	bhi.n	800d506 <__multiply+0x9e>
 800d4ec:	2e00      	cmp	r6, #0
 800d4ee:	dd03      	ble.n	800d4f8 <__multiply+0x90>
 800d4f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d05b      	beq.n	800d5b0 <__multiply+0x148>
 800d4f8:	6106      	str	r6, [r0, #16]
 800d4fa:	b005      	add	sp, #20
 800d4fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d500:	f843 2b04 	str.w	r2, [r3], #4
 800d504:	e7d8      	b.n	800d4b8 <__multiply+0x50>
 800d506:	f8b1 a000 	ldrh.w	sl, [r1]
 800d50a:	f1ba 0f00 	cmp.w	sl, #0
 800d50e:	d024      	beq.n	800d55a <__multiply+0xf2>
 800d510:	f104 0e14 	add.w	lr, r4, #20
 800d514:	46a9      	mov	r9, r5
 800d516:	f04f 0c00 	mov.w	ip, #0
 800d51a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d51e:	f8d9 3000 	ldr.w	r3, [r9]
 800d522:	fa1f fb87 	uxth.w	fp, r7
 800d526:	b29b      	uxth	r3, r3
 800d528:	fb0a 330b 	mla	r3, sl, fp, r3
 800d52c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800d530:	f8d9 7000 	ldr.w	r7, [r9]
 800d534:	4463      	add	r3, ip
 800d536:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d53a:	fb0a c70b 	mla	r7, sl, fp, ip
 800d53e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800d542:	b29b      	uxth	r3, r3
 800d544:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d548:	4572      	cmp	r2, lr
 800d54a:	f849 3b04 	str.w	r3, [r9], #4
 800d54e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800d552:	d8e2      	bhi.n	800d51a <__multiply+0xb2>
 800d554:	9b01      	ldr	r3, [sp, #4]
 800d556:	f845 c003 	str.w	ip, [r5, r3]
 800d55a:	9b03      	ldr	r3, [sp, #12]
 800d55c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d560:	3104      	adds	r1, #4
 800d562:	f1b9 0f00 	cmp.w	r9, #0
 800d566:	d021      	beq.n	800d5ac <__multiply+0x144>
 800d568:	682b      	ldr	r3, [r5, #0]
 800d56a:	f104 0c14 	add.w	ip, r4, #20
 800d56e:	46ae      	mov	lr, r5
 800d570:	f04f 0a00 	mov.w	sl, #0
 800d574:	f8bc b000 	ldrh.w	fp, [ip]
 800d578:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800d57c:	fb09 770b 	mla	r7, r9, fp, r7
 800d580:	4457      	add	r7, sl
 800d582:	b29b      	uxth	r3, r3
 800d584:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800d588:	f84e 3b04 	str.w	r3, [lr], #4
 800d58c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d590:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d594:	f8be 3000 	ldrh.w	r3, [lr]
 800d598:	fb09 330a 	mla	r3, r9, sl, r3
 800d59c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800d5a0:	4562      	cmp	r2, ip
 800d5a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d5a6:	d8e5      	bhi.n	800d574 <__multiply+0x10c>
 800d5a8:	9f01      	ldr	r7, [sp, #4]
 800d5aa:	51eb      	str	r3, [r5, r7]
 800d5ac:	3504      	adds	r5, #4
 800d5ae:	e799      	b.n	800d4e4 <__multiply+0x7c>
 800d5b0:	3e01      	subs	r6, #1
 800d5b2:	e79b      	b.n	800d4ec <__multiply+0x84>
 800d5b4:	0800e470 	.word	0x0800e470
 800d5b8:	0800e492 	.word	0x0800e492

0800d5bc <__pow5mult>:
 800d5bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d5c0:	4615      	mov	r5, r2
 800d5c2:	f012 0203 	ands.w	r2, r2, #3
 800d5c6:	4607      	mov	r7, r0
 800d5c8:	460e      	mov	r6, r1
 800d5ca:	d007      	beq.n	800d5dc <__pow5mult+0x20>
 800d5cc:	4c25      	ldr	r4, [pc, #148]	@ (800d664 <__pow5mult+0xa8>)
 800d5ce:	3a01      	subs	r2, #1
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d5d6:	f7ff fe9f 	bl	800d318 <__multadd>
 800d5da:	4606      	mov	r6, r0
 800d5dc:	10ad      	asrs	r5, r5, #2
 800d5de:	d03d      	beq.n	800d65c <__pow5mult+0xa0>
 800d5e0:	69fc      	ldr	r4, [r7, #28]
 800d5e2:	b97c      	cbnz	r4, 800d604 <__pow5mult+0x48>
 800d5e4:	2010      	movs	r0, #16
 800d5e6:	f7ff fcd3 	bl	800cf90 <malloc>
 800d5ea:	4602      	mov	r2, r0
 800d5ec:	61f8      	str	r0, [r7, #28]
 800d5ee:	b928      	cbnz	r0, 800d5fc <__pow5mult+0x40>
 800d5f0:	4b1d      	ldr	r3, [pc, #116]	@ (800d668 <__pow5mult+0xac>)
 800d5f2:	481e      	ldr	r0, [pc, #120]	@ (800d66c <__pow5mult+0xb0>)
 800d5f4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d5f8:	f000 fa9e 	bl	800db38 <__assert_func>
 800d5fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d600:	6004      	str	r4, [r0, #0]
 800d602:	60c4      	str	r4, [r0, #12]
 800d604:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d608:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d60c:	b94c      	cbnz	r4, 800d622 <__pow5mult+0x66>
 800d60e:	f240 2171 	movw	r1, #625	@ 0x271
 800d612:	4638      	mov	r0, r7
 800d614:	f7ff ff12 	bl	800d43c <__i2b>
 800d618:	2300      	movs	r3, #0
 800d61a:	f8c8 0008 	str.w	r0, [r8, #8]
 800d61e:	4604      	mov	r4, r0
 800d620:	6003      	str	r3, [r0, #0]
 800d622:	f04f 0900 	mov.w	r9, #0
 800d626:	07eb      	lsls	r3, r5, #31
 800d628:	d50a      	bpl.n	800d640 <__pow5mult+0x84>
 800d62a:	4631      	mov	r1, r6
 800d62c:	4622      	mov	r2, r4
 800d62e:	4638      	mov	r0, r7
 800d630:	f7ff ff1a 	bl	800d468 <__multiply>
 800d634:	4631      	mov	r1, r6
 800d636:	4680      	mov	r8, r0
 800d638:	4638      	mov	r0, r7
 800d63a:	f7ff fe4b 	bl	800d2d4 <_Bfree>
 800d63e:	4646      	mov	r6, r8
 800d640:	106d      	asrs	r5, r5, #1
 800d642:	d00b      	beq.n	800d65c <__pow5mult+0xa0>
 800d644:	6820      	ldr	r0, [r4, #0]
 800d646:	b938      	cbnz	r0, 800d658 <__pow5mult+0x9c>
 800d648:	4622      	mov	r2, r4
 800d64a:	4621      	mov	r1, r4
 800d64c:	4638      	mov	r0, r7
 800d64e:	f7ff ff0b 	bl	800d468 <__multiply>
 800d652:	6020      	str	r0, [r4, #0]
 800d654:	f8c0 9000 	str.w	r9, [r0]
 800d658:	4604      	mov	r4, r0
 800d65a:	e7e4      	b.n	800d626 <__pow5mult+0x6a>
 800d65c:	4630      	mov	r0, r6
 800d65e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d662:	bf00      	nop
 800d664:	0800e4ec 	.word	0x0800e4ec
 800d668:	0800e401 	.word	0x0800e401
 800d66c:	0800e492 	.word	0x0800e492

0800d670 <__lshift>:
 800d670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d674:	460c      	mov	r4, r1
 800d676:	6849      	ldr	r1, [r1, #4]
 800d678:	6923      	ldr	r3, [r4, #16]
 800d67a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d67e:	68a3      	ldr	r3, [r4, #8]
 800d680:	4607      	mov	r7, r0
 800d682:	4691      	mov	r9, r2
 800d684:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d688:	f108 0601 	add.w	r6, r8, #1
 800d68c:	42b3      	cmp	r3, r6
 800d68e:	db0b      	blt.n	800d6a8 <__lshift+0x38>
 800d690:	4638      	mov	r0, r7
 800d692:	f7ff fddf 	bl	800d254 <_Balloc>
 800d696:	4605      	mov	r5, r0
 800d698:	b948      	cbnz	r0, 800d6ae <__lshift+0x3e>
 800d69a:	4602      	mov	r2, r0
 800d69c:	4b28      	ldr	r3, [pc, #160]	@ (800d740 <__lshift+0xd0>)
 800d69e:	4829      	ldr	r0, [pc, #164]	@ (800d744 <__lshift+0xd4>)
 800d6a0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d6a4:	f000 fa48 	bl	800db38 <__assert_func>
 800d6a8:	3101      	adds	r1, #1
 800d6aa:	005b      	lsls	r3, r3, #1
 800d6ac:	e7ee      	b.n	800d68c <__lshift+0x1c>
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	f100 0114 	add.w	r1, r0, #20
 800d6b4:	f100 0210 	add.w	r2, r0, #16
 800d6b8:	4618      	mov	r0, r3
 800d6ba:	4553      	cmp	r3, sl
 800d6bc:	db33      	blt.n	800d726 <__lshift+0xb6>
 800d6be:	6920      	ldr	r0, [r4, #16]
 800d6c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d6c4:	f104 0314 	add.w	r3, r4, #20
 800d6c8:	f019 091f 	ands.w	r9, r9, #31
 800d6cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d6d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d6d4:	d02b      	beq.n	800d72e <__lshift+0xbe>
 800d6d6:	f1c9 0e20 	rsb	lr, r9, #32
 800d6da:	468a      	mov	sl, r1
 800d6dc:	2200      	movs	r2, #0
 800d6de:	6818      	ldr	r0, [r3, #0]
 800d6e0:	fa00 f009 	lsl.w	r0, r0, r9
 800d6e4:	4310      	orrs	r0, r2
 800d6e6:	f84a 0b04 	str.w	r0, [sl], #4
 800d6ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6ee:	459c      	cmp	ip, r3
 800d6f0:	fa22 f20e 	lsr.w	r2, r2, lr
 800d6f4:	d8f3      	bhi.n	800d6de <__lshift+0x6e>
 800d6f6:	ebac 0304 	sub.w	r3, ip, r4
 800d6fa:	3b15      	subs	r3, #21
 800d6fc:	f023 0303 	bic.w	r3, r3, #3
 800d700:	3304      	adds	r3, #4
 800d702:	f104 0015 	add.w	r0, r4, #21
 800d706:	4584      	cmp	ip, r0
 800d708:	bf38      	it	cc
 800d70a:	2304      	movcc	r3, #4
 800d70c:	50ca      	str	r2, [r1, r3]
 800d70e:	b10a      	cbz	r2, 800d714 <__lshift+0xa4>
 800d710:	f108 0602 	add.w	r6, r8, #2
 800d714:	3e01      	subs	r6, #1
 800d716:	4638      	mov	r0, r7
 800d718:	612e      	str	r6, [r5, #16]
 800d71a:	4621      	mov	r1, r4
 800d71c:	f7ff fdda 	bl	800d2d4 <_Bfree>
 800d720:	4628      	mov	r0, r5
 800d722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d726:	f842 0f04 	str.w	r0, [r2, #4]!
 800d72a:	3301      	adds	r3, #1
 800d72c:	e7c5      	b.n	800d6ba <__lshift+0x4a>
 800d72e:	3904      	subs	r1, #4
 800d730:	f853 2b04 	ldr.w	r2, [r3], #4
 800d734:	f841 2f04 	str.w	r2, [r1, #4]!
 800d738:	459c      	cmp	ip, r3
 800d73a:	d8f9      	bhi.n	800d730 <__lshift+0xc0>
 800d73c:	e7ea      	b.n	800d714 <__lshift+0xa4>
 800d73e:	bf00      	nop
 800d740:	0800e470 	.word	0x0800e470
 800d744:	0800e492 	.word	0x0800e492

0800d748 <__mcmp>:
 800d748:	690a      	ldr	r2, [r1, #16]
 800d74a:	4603      	mov	r3, r0
 800d74c:	6900      	ldr	r0, [r0, #16]
 800d74e:	1a80      	subs	r0, r0, r2
 800d750:	b530      	push	{r4, r5, lr}
 800d752:	d10e      	bne.n	800d772 <__mcmp+0x2a>
 800d754:	3314      	adds	r3, #20
 800d756:	3114      	adds	r1, #20
 800d758:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d75c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d760:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d764:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d768:	4295      	cmp	r5, r2
 800d76a:	d003      	beq.n	800d774 <__mcmp+0x2c>
 800d76c:	d205      	bcs.n	800d77a <__mcmp+0x32>
 800d76e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d772:	bd30      	pop	{r4, r5, pc}
 800d774:	42a3      	cmp	r3, r4
 800d776:	d3f3      	bcc.n	800d760 <__mcmp+0x18>
 800d778:	e7fb      	b.n	800d772 <__mcmp+0x2a>
 800d77a:	2001      	movs	r0, #1
 800d77c:	e7f9      	b.n	800d772 <__mcmp+0x2a>
	...

0800d780 <__mdiff>:
 800d780:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d784:	4689      	mov	r9, r1
 800d786:	4606      	mov	r6, r0
 800d788:	4611      	mov	r1, r2
 800d78a:	4648      	mov	r0, r9
 800d78c:	4614      	mov	r4, r2
 800d78e:	f7ff ffdb 	bl	800d748 <__mcmp>
 800d792:	1e05      	subs	r5, r0, #0
 800d794:	d112      	bne.n	800d7bc <__mdiff+0x3c>
 800d796:	4629      	mov	r1, r5
 800d798:	4630      	mov	r0, r6
 800d79a:	f7ff fd5b 	bl	800d254 <_Balloc>
 800d79e:	4602      	mov	r2, r0
 800d7a0:	b928      	cbnz	r0, 800d7ae <__mdiff+0x2e>
 800d7a2:	4b3f      	ldr	r3, [pc, #252]	@ (800d8a0 <__mdiff+0x120>)
 800d7a4:	f240 2137 	movw	r1, #567	@ 0x237
 800d7a8:	483e      	ldr	r0, [pc, #248]	@ (800d8a4 <__mdiff+0x124>)
 800d7aa:	f000 f9c5 	bl	800db38 <__assert_func>
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d7b4:	4610      	mov	r0, r2
 800d7b6:	b003      	add	sp, #12
 800d7b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7bc:	bfbc      	itt	lt
 800d7be:	464b      	movlt	r3, r9
 800d7c0:	46a1      	movlt	r9, r4
 800d7c2:	4630      	mov	r0, r6
 800d7c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d7c8:	bfba      	itte	lt
 800d7ca:	461c      	movlt	r4, r3
 800d7cc:	2501      	movlt	r5, #1
 800d7ce:	2500      	movge	r5, #0
 800d7d0:	f7ff fd40 	bl	800d254 <_Balloc>
 800d7d4:	4602      	mov	r2, r0
 800d7d6:	b918      	cbnz	r0, 800d7e0 <__mdiff+0x60>
 800d7d8:	4b31      	ldr	r3, [pc, #196]	@ (800d8a0 <__mdiff+0x120>)
 800d7da:	f240 2145 	movw	r1, #581	@ 0x245
 800d7de:	e7e3      	b.n	800d7a8 <__mdiff+0x28>
 800d7e0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d7e4:	6926      	ldr	r6, [r4, #16]
 800d7e6:	60c5      	str	r5, [r0, #12]
 800d7e8:	f109 0310 	add.w	r3, r9, #16
 800d7ec:	f109 0514 	add.w	r5, r9, #20
 800d7f0:	f104 0e14 	add.w	lr, r4, #20
 800d7f4:	f100 0b14 	add.w	fp, r0, #20
 800d7f8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d7fc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d800:	9301      	str	r3, [sp, #4]
 800d802:	46d9      	mov	r9, fp
 800d804:	f04f 0c00 	mov.w	ip, #0
 800d808:	9b01      	ldr	r3, [sp, #4]
 800d80a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d80e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d812:	9301      	str	r3, [sp, #4]
 800d814:	fa1f f38a 	uxth.w	r3, sl
 800d818:	4619      	mov	r1, r3
 800d81a:	b283      	uxth	r3, r0
 800d81c:	1acb      	subs	r3, r1, r3
 800d81e:	0c00      	lsrs	r0, r0, #16
 800d820:	4463      	add	r3, ip
 800d822:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d826:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d82a:	b29b      	uxth	r3, r3
 800d82c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d830:	4576      	cmp	r6, lr
 800d832:	f849 3b04 	str.w	r3, [r9], #4
 800d836:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d83a:	d8e5      	bhi.n	800d808 <__mdiff+0x88>
 800d83c:	1b33      	subs	r3, r6, r4
 800d83e:	3b15      	subs	r3, #21
 800d840:	f023 0303 	bic.w	r3, r3, #3
 800d844:	3415      	adds	r4, #21
 800d846:	3304      	adds	r3, #4
 800d848:	42a6      	cmp	r6, r4
 800d84a:	bf38      	it	cc
 800d84c:	2304      	movcc	r3, #4
 800d84e:	441d      	add	r5, r3
 800d850:	445b      	add	r3, fp
 800d852:	461e      	mov	r6, r3
 800d854:	462c      	mov	r4, r5
 800d856:	4544      	cmp	r4, r8
 800d858:	d30e      	bcc.n	800d878 <__mdiff+0xf8>
 800d85a:	f108 0103 	add.w	r1, r8, #3
 800d85e:	1b49      	subs	r1, r1, r5
 800d860:	f021 0103 	bic.w	r1, r1, #3
 800d864:	3d03      	subs	r5, #3
 800d866:	45a8      	cmp	r8, r5
 800d868:	bf38      	it	cc
 800d86a:	2100      	movcc	r1, #0
 800d86c:	440b      	add	r3, r1
 800d86e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d872:	b191      	cbz	r1, 800d89a <__mdiff+0x11a>
 800d874:	6117      	str	r7, [r2, #16]
 800d876:	e79d      	b.n	800d7b4 <__mdiff+0x34>
 800d878:	f854 1b04 	ldr.w	r1, [r4], #4
 800d87c:	46e6      	mov	lr, ip
 800d87e:	0c08      	lsrs	r0, r1, #16
 800d880:	fa1c fc81 	uxtah	ip, ip, r1
 800d884:	4471      	add	r1, lr
 800d886:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d88a:	b289      	uxth	r1, r1
 800d88c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d890:	f846 1b04 	str.w	r1, [r6], #4
 800d894:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d898:	e7dd      	b.n	800d856 <__mdiff+0xd6>
 800d89a:	3f01      	subs	r7, #1
 800d89c:	e7e7      	b.n	800d86e <__mdiff+0xee>
 800d89e:	bf00      	nop
 800d8a0:	0800e470 	.word	0x0800e470
 800d8a4:	0800e492 	.word	0x0800e492

0800d8a8 <__d2b>:
 800d8a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d8ac:	460f      	mov	r7, r1
 800d8ae:	2101      	movs	r1, #1
 800d8b0:	ec59 8b10 	vmov	r8, r9, d0
 800d8b4:	4616      	mov	r6, r2
 800d8b6:	f7ff fccd 	bl	800d254 <_Balloc>
 800d8ba:	4604      	mov	r4, r0
 800d8bc:	b930      	cbnz	r0, 800d8cc <__d2b+0x24>
 800d8be:	4602      	mov	r2, r0
 800d8c0:	4b23      	ldr	r3, [pc, #140]	@ (800d950 <__d2b+0xa8>)
 800d8c2:	4824      	ldr	r0, [pc, #144]	@ (800d954 <__d2b+0xac>)
 800d8c4:	f240 310f 	movw	r1, #783	@ 0x30f
 800d8c8:	f000 f936 	bl	800db38 <__assert_func>
 800d8cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d8d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d8d4:	b10d      	cbz	r5, 800d8da <__d2b+0x32>
 800d8d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d8da:	9301      	str	r3, [sp, #4]
 800d8dc:	f1b8 0300 	subs.w	r3, r8, #0
 800d8e0:	d023      	beq.n	800d92a <__d2b+0x82>
 800d8e2:	4668      	mov	r0, sp
 800d8e4:	9300      	str	r3, [sp, #0]
 800d8e6:	f7ff fd7c 	bl	800d3e2 <__lo0bits>
 800d8ea:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d8ee:	b1d0      	cbz	r0, 800d926 <__d2b+0x7e>
 800d8f0:	f1c0 0320 	rsb	r3, r0, #32
 800d8f4:	fa02 f303 	lsl.w	r3, r2, r3
 800d8f8:	430b      	orrs	r3, r1
 800d8fa:	40c2      	lsrs	r2, r0
 800d8fc:	6163      	str	r3, [r4, #20]
 800d8fe:	9201      	str	r2, [sp, #4]
 800d900:	9b01      	ldr	r3, [sp, #4]
 800d902:	61a3      	str	r3, [r4, #24]
 800d904:	2b00      	cmp	r3, #0
 800d906:	bf0c      	ite	eq
 800d908:	2201      	moveq	r2, #1
 800d90a:	2202      	movne	r2, #2
 800d90c:	6122      	str	r2, [r4, #16]
 800d90e:	b1a5      	cbz	r5, 800d93a <__d2b+0x92>
 800d910:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d914:	4405      	add	r5, r0
 800d916:	603d      	str	r5, [r7, #0]
 800d918:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d91c:	6030      	str	r0, [r6, #0]
 800d91e:	4620      	mov	r0, r4
 800d920:	b003      	add	sp, #12
 800d922:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d926:	6161      	str	r1, [r4, #20]
 800d928:	e7ea      	b.n	800d900 <__d2b+0x58>
 800d92a:	a801      	add	r0, sp, #4
 800d92c:	f7ff fd59 	bl	800d3e2 <__lo0bits>
 800d930:	9b01      	ldr	r3, [sp, #4]
 800d932:	6163      	str	r3, [r4, #20]
 800d934:	3020      	adds	r0, #32
 800d936:	2201      	movs	r2, #1
 800d938:	e7e8      	b.n	800d90c <__d2b+0x64>
 800d93a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d93e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d942:	6038      	str	r0, [r7, #0]
 800d944:	6918      	ldr	r0, [r3, #16]
 800d946:	f7ff fd2d 	bl	800d3a4 <__hi0bits>
 800d94a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d94e:	e7e5      	b.n	800d91c <__d2b+0x74>
 800d950:	0800e470 	.word	0x0800e470
 800d954:	0800e492 	.word	0x0800e492

0800d958 <__sread>:
 800d958:	b510      	push	{r4, lr}
 800d95a:	460c      	mov	r4, r1
 800d95c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d960:	f000 f8a8 	bl	800dab4 <_read_r>
 800d964:	2800      	cmp	r0, #0
 800d966:	bfab      	itete	ge
 800d968:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d96a:	89a3      	ldrhlt	r3, [r4, #12]
 800d96c:	181b      	addge	r3, r3, r0
 800d96e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d972:	bfac      	ite	ge
 800d974:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d976:	81a3      	strhlt	r3, [r4, #12]
 800d978:	bd10      	pop	{r4, pc}

0800d97a <__swrite>:
 800d97a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d97e:	461f      	mov	r7, r3
 800d980:	898b      	ldrh	r3, [r1, #12]
 800d982:	05db      	lsls	r3, r3, #23
 800d984:	4605      	mov	r5, r0
 800d986:	460c      	mov	r4, r1
 800d988:	4616      	mov	r6, r2
 800d98a:	d505      	bpl.n	800d998 <__swrite+0x1e>
 800d98c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d990:	2302      	movs	r3, #2
 800d992:	2200      	movs	r2, #0
 800d994:	f000 f87c 	bl	800da90 <_lseek_r>
 800d998:	89a3      	ldrh	r3, [r4, #12]
 800d99a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d99e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d9a2:	81a3      	strh	r3, [r4, #12]
 800d9a4:	4632      	mov	r2, r6
 800d9a6:	463b      	mov	r3, r7
 800d9a8:	4628      	mov	r0, r5
 800d9aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d9ae:	f000 b8a3 	b.w	800daf8 <_write_r>

0800d9b2 <__sseek>:
 800d9b2:	b510      	push	{r4, lr}
 800d9b4:	460c      	mov	r4, r1
 800d9b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9ba:	f000 f869 	bl	800da90 <_lseek_r>
 800d9be:	1c43      	adds	r3, r0, #1
 800d9c0:	89a3      	ldrh	r3, [r4, #12]
 800d9c2:	bf15      	itete	ne
 800d9c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d9c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d9ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d9ce:	81a3      	strheq	r3, [r4, #12]
 800d9d0:	bf18      	it	ne
 800d9d2:	81a3      	strhne	r3, [r4, #12]
 800d9d4:	bd10      	pop	{r4, pc}

0800d9d6 <__sclose>:
 800d9d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d9da:	f000 b849 	b.w	800da70 <_close_r>

0800d9de <_realloc_r>:
 800d9de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9e2:	4680      	mov	r8, r0
 800d9e4:	4615      	mov	r5, r2
 800d9e6:	460c      	mov	r4, r1
 800d9e8:	b921      	cbnz	r1, 800d9f4 <_realloc_r+0x16>
 800d9ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d9ee:	4611      	mov	r1, r2
 800d9f0:	f7ff baf8 	b.w	800cfe4 <_malloc_r>
 800d9f4:	b92a      	cbnz	r2, 800da02 <_realloc_r+0x24>
 800d9f6:	f000 f8d1 	bl	800db9c <_free_r>
 800d9fa:	2400      	movs	r4, #0
 800d9fc:	4620      	mov	r0, r4
 800d9fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da02:	f000 f927 	bl	800dc54 <_malloc_usable_size_r>
 800da06:	4285      	cmp	r5, r0
 800da08:	4606      	mov	r6, r0
 800da0a:	d802      	bhi.n	800da12 <_realloc_r+0x34>
 800da0c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800da10:	d8f4      	bhi.n	800d9fc <_realloc_r+0x1e>
 800da12:	4629      	mov	r1, r5
 800da14:	4640      	mov	r0, r8
 800da16:	f7ff fae5 	bl	800cfe4 <_malloc_r>
 800da1a:	4607      	mov	r7, r0
 800da1c:	2800      	cmp	r0, #0
 800da1e:	d0ec      	beq.n	800d9fa <_realloc_r+0x1c>
 800da20:	42b5      	cmp	r5, r6
 800da22:	462a      	mov	r2, r5
 800da24:	4621      	mov	r1, r4
 800da26:	bf28      	it	cs
 800da28:	4632      	movcs	r2, r6
 800da2a:	f000 f877 	bl	800db1c <memcpy>
 800da2e:	4621      	mov	r1, r4
 800da30:	4640      	mov	r0, r8
 800da32:	f000 f8b3 	bl	800db9c <_free_r>
 800da36:	463c      	mov	r4, r7
 800da38:	e7e0      	b.n	800d9fc <_realloc_r+0x1e>

0800da3a <memmove>:
 800da3a:	4288      	cmp	r0, r1
 800da3c:	b510      	push	{r4, lr}
 800da3e:	eb01 0402 	add.w	r4, r1, r2
 800da42:	d902      	bls.n	800da4a <memmove+0x10>
 800da44:	4284      	cmp	r4, r0
 800da46:	4623      	mov	r3, r4
 800da48:	d807      	bhi.n	800da5a <memmove+0x20>
 800da4a:	1e43      	subs	r3, r0, #1
 800da4c:	42a1      	cmp	r1, r4
 800da4e:	d008      	beq.n	800da62 <memmove+0x28>
 800da50:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da54:	f803 2f01 	strb.w	r2, [r3, #1]!
 800da58:	e7f8      	b.n	800da4c <memmove+0x12>
 800da5a:	4402      	add	r2, r0
 800da5c:	4601      	mov	r1, r0
 800da5e:	428a      	cmp	r2, r1
 800da60:	d100      	bne.n	800da64 <memmove+0x2a>
 800da62:	bd10      	pop	{r4, pc}
 800da64:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800da68:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800da6c:	e7f7      	b.n	800da5e <memmove+0x24>
	...

0800da70 <_close_r>:
 800da70:	b538      	push	{r3, r4, r5, lr}
 800da72:	4d06      	ldr	r5, [pc, #24]	@ (800da8c <_close_r+0x1c>)
 800da74:	2300      	movs	r3, #0
 800da76:	4604      	mov	r4, r0
 800da78:	4608      	mov	r0, r1
 800da7a:	602b      	str	r3, [r5, #0]
 800da7c:	f7f4 fc12 	bl	80022a4 <_close>
 800da80:	1c43      	adds	r3, r0, #1
 800da82:	d102      	bne.n	800da8a <_close_r+0x1a>
 800da84:	682b      	ldr	r3, [r5, #0]
 800da86:	b103      	cbz	r3, 800da8a <_close_r+0x1a>
 800da88:	6023      	str	r3, [r4, #0]
 800da8a:	bd38      	pop	{r3, r4, r5, pc}
 800da8c:	20001c84 	.word	0x20001c84

0800da90 <_lseek_r>:
 800da90:	b538      	push	{r3, r4, r5, lr}
 800da92:	4d07      	ldr	r5, [pc, #28]	@ (800dab0 <_lseek_r+0x20>)
 800da94:	4604      	mov	r4, r0
 800da96:	4608      	mov	r0, r1
 800da98:	4611      	mov	r1, r2
 800da9a:	2200      	movs	r2, #0
 800da9c:	602a      	str	r2, [r5, #0]
 800da9e:	461a      	mov	r2, r3
 800daa0:	f7f4 fc27 	bl	80022f2 <_lseek>
 800daa4:	1c43      	adds	r3, r0, #1
 800daa6:	d102      	bne.n	800daae <_lseek_r+0x1e>
 800daa8:	682b      	ldr	r3, [r5, #0]
 800daaa:	b103      	cbz	r3, 800daae <_lseek_r+0x1e>
 800daac:	6023      	str	r3, [r4, #0]
 800daae:	bd38      	pop	{r3, r4, r5, pc}
 800dab0:	20001c84 	.word	0x20001c84

0800dab4 <_read_r>:
 800dab4:	b538      	push	{r3, r4, r5, lr}
 800dab6:	4d07      	ldr	r5, [pc, #28]	@ (800dad4 <_read_r+0x20>)
 800dab8:	4604      	mov	r4, r0
 800daba:	4608      	mov	r0, r1
 800dabc:	4611      	mov	r1, r2
 800dabe:	2200      	movs	r2, #0
 800dac0:	602a      	str	r2, [r5, #0]
 800dac2:	461a      	mov	r2, r3
 800dac4:	f7f4 fbb5 	bl	8002232 <_read>
 800dac8:	1c43      	adds	r3, r0, #1
 800daca:	d102      	bne.n	800dad2 <_read_r+0x1e>
 800dacc:	682b      	ldr	r3, [r5, #0]
 800dace:	b103      	cbz	r3, 800dad2 <_read_r+0x1e>
 800dad0:	6023      	str	r3, [r4, #0]
 800dad2:	bd38      	pop	{r3, r4, r5, pc}
 800dad4:	20001c84 	.word	0x20001c84

0800dad8 <_sbrk_r>:
 800dad8:	b538      	push	{r3, r4, r5, lr}
 800dada:	4d06      	ldr	r5, [pc, #24]	@ (800daf4 <_sbrk_r+0x1c>)
 800dadc:	2300      	movs	r3, #0
 800dade:	4604      	mov	r4, r0
 800dae0:	4608      	mov	r0, r1
 800dae2:	602b      	str	r3, [r5, #0]
 800dae4:	f7f4 fc12 	bl	800230c <_sbrk>
 800dae8:	1c43      	adds	r3, r0, #1
 800daea:	d102      	bne.n	800daf2 <_sbrk_r+0x1a>
 800daec:	682b      	ldr	r3, [r5, #0]
 800daee:	b103      	cbz	r3, 800daf2 <_sbrk_r+0x1a>
 800daf0:	6023      	str	r3, [r4, #0]
 800daf2:	bd38      	pop	{r3, r4, r5, pc}
 800daf4:	20001c84 	.word	0x20001c84

0800daf8 <_write_r>:
 800daf8:	b538      	push	{r3, r4, r5, lr}
 800dafa:	4d07      	ldr	r5, [pc, #28]	@ (800db18 <_write_r+0x20>)
 800dafc:	4604      	mov	r4, r0
 800dafe:	4608      	mov	r0, r1
 800db00:	4611      	mov	r1, r2
 800db02:	2200      	movs	r2, #0
 800db04:	602a      	str	r2, [r5, #0]
 800db06:	461a      	mov	r2, r3
 800db08:	f7f4 fbb0 	bl	800226c <_write>
 800db0c:	1c43      	adds	r3, r0, #1
 800db0e:	d102      	bne.n	800db16 <_write_r+0x1e>
 800db10:	682b      	ldr	r3, [r5, #0]
 800db12:	b103      	cbz	r3, 800db16 <_write_r+0x1e>
 800db14:	6023      	str	r3, [r4, #0]
 800db16:	bd38      	pop	{r3, r4, r5, pc}
 800db18:	20001c84 	.word	0x20001c84

0800db1c <memcpy>:
 800db1c:	440a      	add	r2, r1
 800db1e:	4291      	cmp	r1, r2
 800db20:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800db24:	d100      	bne.n	800db28 <memcpy+0xc>
 800db26:	4770      	bx	lr
 800db28:	b510      	push	{r4, lr}
 800db2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db32:	4291      	cmp	r1, r2
 800db34:	d1f9      	bne.n	800db2a <memcpy+0xe>
 800db36:	bd10      	pop	{r4, pc}

0800db38 <__assert_func>:
 800db38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800db3a:	4614      	mov	r4, r2
 800db3c:	461a      	mov	r2, r3
 800db3e:	4b09      	ldr	r3, [pc, #36]	@ (800db64 <__assert_func+0x2c>)
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	4605      	mov	r5, r0
 800db44:	68d8      	ldr	r0, [r3, #12]
 800db46:	b954      	cbnz	r4, 800db5e <__assert_func+0x26>
 800db48:	4b07      	ldr	r3, [pc, #28]	@ (800db68 <__assert_func+0x30>)
 800db4a:	461c      	mov	r4, r3
 800db4c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800db50:	9100      	str	r1, [sp, #0]
 800db52:	462b      	mov	r3, r5
 800db54:	4905      	ldr	r1, [pc, #20]	@ (800db6c <__assert_func+0x34>)
 800db56:	f000 f885 	bl	800dc64 <fiprintf>
 800db5a:	f000 f8a2 	bl	800dca2 <abort>
 800db5e:	4b04      	ldr	r3, [pc, #16]	@ (800db70 <__assert_func+0x38>)
 800db60:	e7f4      	b.n	800db4c <__assert_func+0x14>
 800db62:	bf00      	nop
 800db64:	20000108 	.word	0x20000108
 800db68:	0800e72e 	.word	0x0800e72e
 800db6c:	0800e700 	.word	0x0800e700
 800db70:	0800e6f3 	.word	0x0800e6f3

0800db74 <_calloc_r>:
 800db74:	b570      	push	{r4, r5, r6, lr}
 800db76:	fba1 5402 	umull	r5, r4, r1, r2
 800db7a:	b93c      	cbnz	r4, 800db8c <_calloc_r+0x18>
 800db7c:	4629      	mov	r1, r5
 800db7e:	f7ff fa31 	bl	800cfe4 <_malloc_r>
 800db82:	4606      	mov	r6, r0
 800db84:	b928      	cbnz	r0, 800db92 <_calloc_r+0x1e>
 800db86:	2600      	movs	r6, #0
 800db88:	4630      	mov	r0, r6
 800db8a:	bd70      	pop	{r4, r5, r6, pc}
 800db8c:	220c      	movs	r2, #12
 800db8e:	6002      	str	r2, [r0, #0]
 800db90:	e7f9      	b.n	800db86 <_calloc_r+0x12>
 800db92:	462a      	mov	r2, r5
 800db94:	4621      	mov	r1, r4
 800db96:	f7fe fa1d 	bl	800bfd4 <memset>
 800db9a:	e7f5      	b.n	800db88 <_calloc_r+0x14>

0800db9c <_free_r>:
 800db9c:	b538      	push	{r3, r4, r5, lr}
 800db9e:	4605      	mov	r5, r0
 800dba0:	2900      	cmp	r1, #0
 800dba2:	d041      	beq.n	800dc28 <_free_r+0x8c>
 800dba4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dba8:	1f0c      	subs	r4, r1, #4
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	bfb8      	it	lt
 800dbae:	18e4      	addlt	r4, r4, r3
 800dbb0:	f7ff fb44 	bl	800d23c <__malloc_lock>
 800dbb4:	4a1d      	ldr	r2, [pc, #116]	@ (800dc2c <_free_r+0x90>)
 800dbb6:	6813      	ldr	r3, [r2, #0]
 800dbb8:	b933      	cbnz	r3, 800dbc8 <_free_r+0x2c>
 800dbba:	6063      	str	r3, [r4, #4]
 800dbbc:	6014      	str	r4, [r2, #0]
 800dbbe:	4628      	mov	r0, r5
 800dbc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dbc4:	f7ff bb40 	b.w	800d248 <__malloc_unlock>
 800dbc8:	42a3      	cmp	r3, r4
 800dbca:	d908      	bls.n	800dbde <_free_r+0x42>
 800dbcc:	6820      	ldr	r0, [r4, #0]
 800dbce:	1821      	adds	r1, r4, r0
 800dbd0:	428b      	cmp	r3, r1
 800dbd2:	bf01      	itttt	eq
 800dbd4:	6819      	ldreq	r1, [r3, #0]
 800dbd6:	685b      	ldreq	r3, [r3, #4]
 800dbd8:	1809      	addeq	r1, r1, r0
 800dbda:	6021      	streq	r1, [r4, #0]
 800dbdc:	e7ed      	b.n	800dbba <_free_r+0x1e>
 800dbde:	461a      	mov	r2, r3
 800dbe0:	685b      	ldr	r3, [r3, #4]
 800dbe2:	b10b      	cbz	r3, 800dbe8 <_free_r+0x4c>
 800dbe4:	42a3      	cmp	r3, r4
 800dbe6:	d9fa      	bls.n	800dbde <_free_r+0x42>
 800dbe8:	6811      	ldr	r1, [r2, #0]
 800dbea:	1850      	adds	r0, r2, r1
 800dbec:	42a0      	cmp	r0, r4
 800dbee:	d10b      	bne.n	800dc08 <_free_r+0x6c>
 800dbf0:	6820      	ldr	r0, [r4, #0]
 800dbf2:	4401      	add	r1, r0
 800dbf4:	1850      	adds	r0, r2, r1
 800dbf6:	4283      	cmp	r3, r0
 800dbf8:	6011      	str	r1, [r2, #0]
 800dbfa:	d1e0      	bne.n	800dbbe <_free_r+0x22>
 800dbfc:	6818      	ldr	r0, [r3, #0]
 800dbfe:	685b      	ldr	r3, [r3, #4]
 800dc00:	6053      	str	r3, [r2, #4]
 800dc02:	4408      	add	r0, r1
 800dc04:	6010      	str	r0, [r2, #0]
 800dc06:	e7da      	b.n	800dbbe <_free_r+0x22>
 800dc08:	d902      	bls.n	800dc10 <_free_r+0x74>
 800dc0a:	230c      	movs	r3, #12
 800dc0c:	602b      	str	r3, [r5, #0]
 800dc0e:	e7d6      	b.n	800dbbe <_free_r+0x22>
 800dc10:	6820      	ldr	r0, [r4, #0]
 800dc12:	1821      	adds	r1, r4, r0
 800dc14:	428b      	cmp	r3, r1
 800dc16:	bf04      	itt	eq
 800dc18:	6819      	ldreq	r1, [r3, #0]
 800dc1a:	685b      	ldreq	r3, [r3, #4]
 800dc1c:	6063      	str	r3, [r4, #4]
 800dc1e:	bf04      	itt	eq
 800dc20:	1809      	addeq	r1, r1, r0
 800dc22:	6021      	streq	r1, [r4, #0]
 800dc24:	6054      	str	r4, [r2, #4]
 800dc26:	e7ca      	b.n	800dbbe <_free_r+0x22>
 800dc28:	bd38      	pop	{r3, r4, r5, pc}
 800dc2a:	bf00      	nop
 800dc2c:	20001c80 	.word	0x20001c80

0800dc30 <__ascii_mbtowc>:
 800dc30:	b082      	sub	sp, #8
 800dc32:	b901      	cbnz	r1, 800dc36 <__ascii_mbtowc+0x6>
 800dc34:	a901      	add	r1, sp, #4
 800dc36:	b142      	cbz	r2, 800dc4a <__ascii_mbtowc+0x1a>
 800dc38:	b14b      	cbz	r3, 800dc4e <__ascii_mbtowc+0x1e>
 800dc3a:	7813      	ldrb	r3, [r2, #0]
 800dc3c:	600b      	str	r3, [r1, #0]
 800dc3e:	7812      	ldrb	r2, [r2, #0]
 800dc40:	1e10      	subs	r0, r2, #0
 800dc42:	bf18      	it	ne
 800dc44:	2001      	movne	r0, #1
 800dc46:	b002      	add	sp, #8
 800dc48:	4770      	bx	lr
 800dc4a:	4610      	mov	r0, r2
 800dc4c:	e7fb      	b.n	800dc46 <__ascii_mbtowc+0x16>
 800dc4e:	f06f 0001 	mvn.w	r0, #1
 800dc52:	e7f8      	b.n	800dc46 <__ascii_mbtowc+0x16>

0800dc54 <_malloc_usable_size_r>:
 800dc54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc58:	1f18      	subs	r0, r3, #4
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	bfbc      	itt	lt
 800dc5e:	580b      	ldrlt	r3, [r1, r0]
 800dc60:	18c0      	addlt	r0, r0, r3
 800dc62:	4770      	bx	lr

0800dc64 <fiprintf>:
 800dc64:	b40e      	push	{r1, r2, r3}
 800dc66:	b503      	push	{r0, r1, lr}
 800dc68:	4601      	mov	r1, r0
 800dc6a:	ab03      	add	r3, sp, #12
 800dc6c:	4805      	ldr	r0, [pc, #20]	@ (800dc84 <fiprintf+0x20>)
 800dc6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc72:	6800      	ldr	r0, [r0, #0]
 800dc74:	9301      	str	r3, [sp, #4]
 800dc76:	f000 f845 	bl	800dd04 <_vfiprintf_r>
 800dc7a:	b002      	add	sp, #8
 800dc7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800dc80:	b003      	add	sp, #12
 800dc82:	4770      	bx	lr
 800dc84:	20000108 	.word	0x20000108

0800dc88 <__ascii_wctomb>:
 800dc88:	4603      	mov	r3, r0
 800dc8a:	4608      	mov	r0, r1
 800dc8c:	b141      	cbz	r1, 800dca0 <__ascii_wctomb+0x18>
 800dc8e:	2aff      	cmp	r2, #255	@ 0xff
 800dc90:	d904      	bls.n	800dc9c <__ascii_wctomb+0x14>
 800dc92:	228a      	movs	r2, #138	@ 0x8a
 800dc94:	601a      	str	r2, [r3, #0]
 800dc96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dc9a:	4770      	bx	lr
 800dc9c:	700a      	strb	r2, [r1, #0]
 800dc9e:	2001      	movs	r0, #1
 800dca0:	4770      	bx	lr

0800dca2 <abort>:
 800dca2:	b508      	push	{r3, lr}
 800dca4:	2006      	movs	r0, #6
 800dca6:	f000 fa85 	bl	800e1b4 <raise>
 800dcaa:	2001      	movs	r0, #1
 800dcac:	f7f4 fab6 	bl	800221c <_exit>

0800dcb0 <__sfputc_r>:
 800dcb0:	6893      	ldr	r3, [r2, #8]
 800dcb2:	3b01      	subs	r3, #1
 800dcb4:	2b00      	cmp	r3, #0
 800dcb6:	b410      	push	{r4}
 800dcb8:	6093      	str	r3, [r2, #8]
 800dcba:	da08      	bge.n	800dcce <__sfputc_r+0x1e>
 800dcbc:	6994      	ldr	r4, [r2, #24]
 800dcbe:	42a3      	cmp	r3, r4
 800dcc0:	db01      	blt.n	800dcc6 <__sfputc_r+0x16>
 800dcc2:	290a      	cmp	r1, #10
 800dcc4:	d103      	bne.n	800dcce <__sfputc_r+0x1e>
 800dcc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dcca:	f000 b933 	b.w	800df34 <__swbuf_r>
 800dcce:	6813      	ldr	r3, [r2, #0]
 800dcd0:	1c58      	adds	r0, r3, #1
 800dcd2:	6010      	str	r0, [r2, #0]
 800dcd4:	7019      	strb	r1, [r3, #0]
 800dcd6:	4608      	mov	r0, r1
 800dcd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dcdc:	4770      	bx	lr

0800dcde <__sfputs_r>:
 800dcde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dce0:	4606      	mov	r6, r0
 800dce2:	460f      	mov	r7, r1
 800dce4:	4614      	mov	r4, r2
 800dce6:	18d5      	adds	r5, r2, r3
 800dce8:	42ac      	cmp	r4, r5
 800dcea:	d101      	bne.n	800dcf0 <__sfputs_r+0x12>
 800dcec:	2000      	movs	r0, #0
 800dcee:	e007      	b.n	800dd00 <__sfputs_r+0x22>
 800dcf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dcf4:	463a      	mov	r2, r7
 800dcf6:	4630      	mov	r0, r6
 800dcf8:	f7ff ffda 	bl	800dcb0 <__sfputc_r>
 800dcfc:	1c43      	adds	r3, r0, #1
 800dcfe:	d1f3      	bne.n	800dce8 <__sfputs_r+0xa>
 800dd00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dd04 <_vfiprintf_r>:
 800dd04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd08:	460d      	mov	r5, r1
 800dd0a:	b09d      	sub	sp, #116	@ 0x74
 800dd0c:	4614      	mov	r4, r2
 800dd0e:	4698      	mov	r8, r3
 800dd10:	4606      	mov	r6, r0
 800dd12:	b118      	cbz	r0, 800dd1c <_vfiprintf_r+0x18>
 800dd14:	6a03      	ldr	r3, [r0, #32]
 800dd16:	b90b      	cbnz	r3, 800dd1c <_vfiprintf_r+0x18>
 800dd18:	f7fe f926 	bl	800bf68 <__sinit>
 800dd1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dd1e:	07d9      	lsls	r1, r3, #31
 800dd20:	d405      	bmi.n	800dd2e <_vfiprintf_r+0x2a>
 800dd22:	89ab      	ldrh	r3, [r5, #12]
 800dd24:	059a      	lsls	r2, r3, #22
 800dd26:	d402      	bmi.n	800dd2e <_vfiprintf_r+0x2a>
 800dd28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dd2a:	f7fe f98a 	bl	800c042 <__retarget_lock_acquire_recursive>
 800dd2e:	89ab      	ldrh	r3, [r5, #12]
 800dd30:	071b      	lsls	r3, r3, #28
 800dd32:	d501      	bpl.n	800dd38 <_vfiprintf_r+0x34>
 800dd34:	692b      	ldr	r3, [r5, #16]
 800dd36:	b99b      	cbnz	r3, 800dd60 <_vfiprintf_r+0x5c>
 800dd38:	4629      	mov	r1, r5
 800dd3a:	4630      	mov	r0, r6
 800dd3c:	f000 f938 	bl	800dfb0 <__swsetup_r>
 800dd40:	b170      	cbz	r0, 800dd60 <_vfiprintf_r+0x5c>
 800dd42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800dd44:	07dc      	lsls	r4, r3, #31
 800dd46:	d504      	bpl.n	800dd52 <_vfiprintf_r+0x4e>
 800dd48:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dd4c:	b01d      	add	sp, #116	@ 0x74
 800dd4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd52:	89ab      	ldrh	r3, [r5, #12]
 800dd54:	0598      	lsls	r0, r3, #22
 800dd56:	d4f7      	bmi.n	800dd48 <_vfiprintf_r+0x44>
 800dd58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800dd5a:	f7fe f973 	bl	800c044 <__retarget_lock_release_recursive>
 800dd5e:	e7f3      	b.n	800dd48 <_vfiprintf_r+0x44>
 800dd60:	2300      	movs	r3, #0
 800dd62:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd64:	2320      	movs	r3, #32
 800dd66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dd6a:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd6e:	2330      	movs	r3, #48	@ 0x30
 800dd70:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800df20 <_vfiprintf_r+0x21c>
 800dd74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dd78:	f04f 0901 	mov.w	r9, #1
 800dd7c:	4623      	mov	r3, r4
 800dd7e:	469a      	mov	sl, r3
 800dd80:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd84:	b10a      	cbz	r2, 800dd8a <_vfiprintf_r+0x86>
 800dd86:	2a25      	cmp	r2, #37	@ 0x25
 800dd88:	d1f9      	bne.n	800dd7e <_vfiprintf_r+0x7a>
 800dd8a:	ebba 0b04 	subs.w	fp, sl, r4
 800dd8e:	d00b      	beq.n	800dda8 <_vfiprintf_r+0xa4>
 800dd90:	465b      	mov	r3, fp
 800dd92:	4622      	mov	r2, r4
 800dd94:	4629      	mov	r1, r5
 800dd96:	4630      	mov	r0, r6
 800dd98:	f7ff ffa1 	bl	800dcde <__sfputs_r>
 800dd9c:	3001      	adds	r0, #1
 800dd9e:	f000 80a7 	beq.w	800def0 <_vfiprintf_r+0x1ec>
 800dda2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dda4:	445a      	add	r2, fp
 800dda6:	9209      	str	r2, [sp, #36]	@ 0x24
 800dda8:	f89a 3000 	ldrb.w	r3, [sl]
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	f000 809f 	beq.w	800def0 <_vfiprintf_r+0x1ec>
 800ddb2:	2300      	movs	r3, #0
 800ddb4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ddb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ddbc:	f10a 0a01 	add.w	sl, sl, #1
 800ddc0:	9304      	str	r3, [sp, #16]
 800ddc2:	9307      	str	r3, [sp, #28]
 800ddc4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ddc8:	931a      	str	r3, [sp, #104]	@ 0x68
 800ddca:	4654      	mov	r4, sl
 800ddcc:	2205      	movs	r2, #5
 800ddce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddd2:	4853      	ldr	r0, [pc, #332]	@ (800df20 <_vfiprintf_r+0x21c>)
 800ddd4:	f7f2 fa04 	bl	80001e0 <memchr>
 800ddd8:	9a04      	ldr	r2, [sp, #16]
 800ddda:	b9d8      	cbnz	r0, 800de14 <_vfiprintf_r+0x110>
 800dddc:	06d1      	lsls	r1, r2, #27
 800ddde:	bf44      	itt	mi
 800dde0:	2320      	movmi	r3, #32
 800dde2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dde6:	0713      	lsls	r3, r2, #28
 800dde8:	bf44      	itt	mi
 800ddea:	232b      	movmi	r3, #43	@ 0x2b
 800ddec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ddf0:	f89a 3000 	ldrb.w	r3, [sl]
 800ddf4:	2b2a      	cmp	r3, #42	@ 0x2a
 800ddf6:	d015      	beq.n	800de24 <_vfiprintf_r+0x120>
 800ddf8:	9a07      	ldr	r2, [sp, #28]
 800ddfa:	4654      	mov	r4, sl
 800ddfc:	2000      	movs	r0, #0
 800ddfe:	f04f 0c0a 	mov.w	ip, #10
 800de02:	4621      	mov	r1, r4
 800de04:	f811 3b01 	ldrb.w	r3, [r1], #1
 800de08:	3b30      	subs	r3, #48	@ 0x30
 800de0a:	2b09      	cmp	r3, #9
 800de0c:	d94b      	bls.n	800dea6 <_vfiprintf_r+0x1a2>
 800de0e:	b1b0      	cbz	r0, 800de3e <_vfiprintf_r+0x13a>
 800de10:	9207      	str	r2, [sp, #28]
 800de12:	e014      	b.n	800de3e <_vfiprintf_r+0x13a>
 800de14:	eba0 0308 	sub.w	r3, r0, r8
 800de18:	fa09 f303 	lsl.w	r3, r9, r3
 800de1c:	4313      	orrs	r3, r2
 800de1e:	9304      	str	r3, [sp, #16]
 800de20:	46a2      	mov	sl, r4
 800de22:	e7d2      	b.n	800ddca <_vfiprintf_r+0xc6>
 800de24:	9b03      	ldr	r3, [sp, #12]
 800de26:	1d19      	adds	r1, r3, #4
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	9103      	str	r1, [sp, #12]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	bfbb      	ittet	lt
 800de30:	425b      	neglt	r3, r3
 800de32:	f042 0202 	orrlt.w	r2, r2, #2
 800de36:	9307      	strge	r3, [sp, #28]
 800de38:	9307      	strlt	r3, [sp, #28]
 800de3a:	bfb8      	it	lt
 800de3c:	9204      	strlt	r2, [sp, #16]
 800de3e:	7823      	ldrb	r3, [r4, #0]
 800de40:	2b2e      	cmp	r3, #46	@ 0x2e
 800de42:	d10a      	bne.n	800de5a <_vfiprintf_r+0x156>
 800de44:	7863      	ldrb	r3, [r4, #1]
 800de46:	2b2a      	cmp	r3, #42	@ 0x2a
 800de48:	d132      	bne.n	800deb0 <_vfiprintf_r+0x1ac>
 800de4a:	9b03      	ldr	r3, [sp, #12]
 800de4c:	1d1a      	adds	r2, r3, #4
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	9203      	str	r2, [sp, #12]
 800de52:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800de56:	3402      	adds	r4, #2
 800de58:	9305      	str	r3, [sp, #20]
 800de5a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800df30 <_vfiprintf_r+0x22c>
 800de5e:	7821      	ldrb	r1, [r4, #0]
 800de60:	2203      	movs	r2, #3
 800de62:	4650      	mov	r0, sl
 800de64:	f7f2 f9bc 	bl	80001e0 <memchr>
 800de68:	b138      	cbz	r0, 800de7a <_vfiprintf_r+0x176>
 800de6a:	9b04      	ldr	r3, [sp, #16]
 800de6c:	eba0 000a 	sub.w	r0, r0, sl
 800de70:	2240      	movs	r2, #64	@ 0x40
 800de72:	4082      	lsls	r2, r0
 800de74:	4313      	orrs	r3, r2
 800de76:	3401      	adds	r4, #1
 800de78:	9304      	str	r3, [sp, #16]
 800de7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de7e:	4829      	ldr	r0, [pc, #164]	@ (800df24 <_vfiprintf_r+0x220>)
 800de80:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800de84:	2206      	movs	r2, #6
 800de86:	f7f2 f9ab 	bl	80001e0 <memchr>
 800de8a:	2800      	cmp	r0, #0
 800de8c:	d03f      	beq.n	800df0e <_vfiprintf_r+0x20a>
 800de8e:	4b26      	ldr	r3, [pc, #152]	@ (800df28 <_vfiprintf_r+0x224>)
 800de90:	bb1b      	cbnz	r3, 800deda <_vfiprintf_r+0x1d6>
 800de92:	9b03      	ldr	r3, [sp, #12]
 800de94:	3307      	adds	r3, #7
 800de96:	f023 0307 	bic.w	r3, r3, #7
 800de9a:	3308      	adds	r3, #8
 800de9c:	9303      	str	r3, [sp, #12]
 800de9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dea0:	443b      	add	r3, r7
 800dea2:	9309      	str	r3, [sp, #36]	@ 0x24
 800dea4:	e76a      	b.n	800dd7c <_vfiprintf_r+0x78>
 800dea6:	fb0c 3202 	mla	r2, ip, r2, r3
 800deaa:	460c      	mov	r4, r1
 800deac:	2001      	movs	r0, #1
 800deae:	e7a8      	b.n	800de02 <_vfiprintf_r+0xfe>
 800deb0:	2300      	movs	r3, #0
 800deb2:	3401      	adds	r4, #1
 800deb4:	9305      	str	r3, [sp, #20]
 800deb6:	4619      	mov	r1, r3
 800deb8:	f04f 0c0a 	mov.w	ip, #10
 800debc:	4620      	mov	r0, r4
 800debe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dec2:	3a30      	subs	r2, #48	@ 0x30
 800dec4:	2a09      	cmp	r2, #9
 800dec6:	d903      	bls.n	800ded0 <_vfiprintf_r+0x1cc>
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d0c6      	beq.n	800de5a <_vfiprintf_r+0x156>
 800decc:	9105      	str	r1, [sp, #20]
 800dece:	e7c4      	b.n	800de5a <_vfiprintf_r+0x156>
 800ded0:	fb0c 2101 	mla	r1, ip, r1, r2
 800ded4:	4604      	mov	r4, r0
 800ded6:	2301      	movs	r3, #1
 800ded8:	e7f0      	b.n	800debc <_vfiprintf_r+0x1b8>
 800deda:	ab03      	add	r3, sp, #12
 800dedc:	9300      	str	r3, [sp, #0]
 800dede:	462a      	mov	r2, r5
 800dee0:	4b12      	ldr	r3, [pc, #72]	@ (800df2c <_vfiprintf_r+0x228>)
 800dee2:	a904      	add	r1, sp, #16
 800dee4:	4630      	mov	r0, r6
 800dee6:	f7fd fbdb 	bl	800b6a0 <_printf_float>
 800deea:	4607      	mov	r7, r0
 800deec:	1c78      	adds	r0, r7, #1
 800deee:	d1d6      	bne.n	800de9e <_vfiprintf_r+0x19a>
 800def0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800def2:	07d9      	lsls	r1, r3, #31
 800def4:	d405      	bmi.n	800df02 <_vfiprintf_r+0x1fe>
 800def6:	89ab      	ldrh	r3, [r5, #12]
 800def8:	059a      	lsls	r2, r3, #22
 800defa:	d402      	bmi.n	800df02 <_vfiprintf_r+0x1fe>
 800defc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800defe:	f7fe f8a1 	bl	800c044 <__retarget_lock_release_recursive>
 800df02:	89ab      	ldrh	r3, [r5, #12]
 800df04:	065b      	lsls	r3, r3, #25
 800df06:	f53f af1f 	bmi.w	800dd48 <_vfiprintf_r+0x44>
 800df0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800df0c:	e71e      	b.n	800dd4c <_vfiprintf_r+0x48>
 800df0e:	ab03      	add	r3, sp, #12
 800df10:	9300      	str	r3, [sp, #0]
 800df12:	462a      	mov	r2, r5
 800df14:	4b05      	ldr	r3, [pc, #20]	@ (800df2c <_vfiprintf_r+0x228>)
 800df16:	a904      	add	r1, sp, #16
 800df18:	4630      	mov	r0, r6
 800df1a:	f7fd fe59 	bl	800bbd0 <_printf_i>
 800df1e:	e7e4      	b.n	800deea <_vfiprintf_r+0x1e6>
 800df20:	0800e481 	.word	0x0800e481
 800df24:	0800e48b 	.word	0x0800e48b
 800df28:	0800b6a1 	.word	0x0800b6a1
 800df2c:	0800dcdf 	.word	0x0800dcdf
 800df30:	0800e487 	.word	0x0800e487

0800df34 <__swbuf_r>:
 800df34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df36:	460e      	mov	r6, r1
 800df38:	4614      	mov	r4, r2
 800df3a:	4605      	mov	r5, r0
 800df3c:	b118      	cbz	r0, 800df46 <__swbuf_r+0x12>
 800df3e:	6a03      	ldr	r3, [r0, #32]
 800df40:	b90b      	cbnz	r3, 800df46 <__swbuf_r+0x12>
 800df42:	f7fe f811 	bl	800bf68 <__sinit>
 800df46:	69a3      	ldr	r3, [r4, #24]
 800df48:	60a3      	str	r3, [r4, #8]
 800df4a:	89a3      	ldrh	r3, [r4, #12]
 800df4c:	071a      	lsls	r2, r3, #28
 800df4e:	d501      	bpl.n	800df54 <__swbuf_r+0x20>
 800df50:	6923      	ldr	r3, [r4, #16]
 800df52:	b943      	cbnz	r3, 800df66 <__swbuf_r+0x32>
 800df54:	4621      	mov	r1, r4
 800df56:	4628      	mov	r0, r5
 800df58:	f000 f82a 	bl	800dfb0 <__swsetup_r>
 800df5c:	b118      	cbz	r0, 800df66 <__swbuf_r+0x32>
 800df5e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800df62:	4638      	mov	r0, r7
 800df64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df66:	6823      	ldr	r3, [r4, #0]
 800df68:	6922      	ldr	r2, [r4, #16]
 800df6a:	1a98      	subs	r0, r3, r2
 800df6c:	6963      	ldr	r3, [r4, #20]
 800df6e:	b2f6      	uxtb	r6, r6
 800df70:	4283      	cmp	r3, r0
 800df72:	4637      	mov	r7, r6
 800df74:	dc05      	bgt.n	800df82 <__swbuf_r+0x4e>
 800df76:	4621      	mov	r1, r4
 800df78:	4628      	mov	r0, r5
 800df7a:	f7ff f937 	bl	800d1ec <_fflush_r>
 800df7e:	2800      	cmp	r0, #0
 800df80:	d1ed      	bne.n	800df5e <__swbuf_r+0x2a>
 800df82:	68a3      	ldr	r3, [r4, #8]
 800df84:	3b01      	subs	r3, #1
 800df86:	60a3      	str	r3, [r4, #8]
 800df88:	6823      	ldr	r3, [r4, #0]
 800df8a:	1c5a      	adds	r2, r3, #1
 800df8c:	6022      	str	r2, [r4, #0]
 800df8e:	701e      	strb	r6, [r3, #0]
 800df90:	6962      	ldr	r2, [r4, #20]
 800df92:	1c43      	adds	r3, r0, #1
 800df94:	429a      	cmp	r2, r3
 800df96:	d004      	beq.n	800dfa2 <__swbuf_r+0x6e>
 800df98:	89a3      	ldrh	r3, [r4, #12]
 800df9a:	07db      	lsls	r3, r3, #31
 800df9c:	d5e1      	bpl.n	800df62 <__swbuf_r+0x2e>
 800df9e:	2e0a      	cmp	r6, #10
 800dfa0:	d1df      	bne.n	800df62 <__swbuf_r+0x2e>
 800dfa2:	4621      	mov	r1, r4
 800dfa4:	4628      	mov	r0, r5
 800dfa6:	f7ff f921 	bl	800d1ec <_fflush_r>
 800dfaa:	2800      	cmp	r0, #0
 800dfac:	d0d9      	beq.n	800df62 <__swbuf_r+0x2e>
 800dfae:	e7d6      	b.n	800df5e <__swbuf_r+0x2a>

0800dfb0 <__swsetup_r>:
 800dfb0:	b538      	push	{r3, r4, r5, lr}
 800dfb2:	4b29      	ldr	r3, [pc, #164]	@ (800e058 <__swsetup_r+0xa8>)
 800dfb4:	4605      	mov	r5, r0
 800dfb6:	6818      	ldr	r0, [r3, #0]
 800dfb8:	460c      	mov	r4, r1
 800dfba:	b118      	cbz	r0, 800dfc4 <__swsetup_r+0x14>
 800dfbc:	6a03      	ldr	r3, [r0, #32]
 800dfbe:	b90b      	cbnz	r3, 800dfc4 <__swsetup_r+0x14>
 800dfc0:	f7fd ffd2 	bl	800bf68 <__sinit>
 800dfc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfc8:	0719      	lsls	r1, r3, #28
 800dfca:	d422      	bmi.n	800e012 <__swsetup_r+0x62>
 800dfcc:	06da      	lsls	r2, r3, #27
 800dfce:	d407      	bmi.n	800dfe0 <__swsetup_r+0x30>
 800dfd0:	2209      	movs	r2, #9
 800dfd2:	602a      	str	r2, [r5, #0]
 800dfd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dfd8:	81a3      	strh	r3, [r4, #12]
 800dfda:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dfde:	e033      	b.n	800e048 <__swsetup_r+0x98>
 800dfe0:	0758      	lsls	r0, r3, #29
 800dfe2:	d512      	bpl.n	800e00a <__swsetup_r+0x5a>
 800dfe4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dfe6:	b141      	cbz	r1, 800dffa <__swsetup_r+0x4a>
 800dfe8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dfec:	4299      	cmp	r1, r3
 800dfee:	d002      	beq.n	800dff6 <__swsetup_r+0x46>
 800dff0:	4628      	mov	r0, r5
 800dff2:	f7ff fdd3 	bl	800db9c <_free_r>
 800dff6:	2300      	movs	r3, #0
 800dff8:	6363      	str	r3, [r4, #52]	@ 0x34
 800dffa:	89a3      	ldrh	r3, [r4, #12]
 800dffc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e000:	81a3      	strh	r3, [r4, #12]
 800e002:	2300      	movs	r3, #0
 800e004:	6063      	str	r3, [r4, #4]
 800e006:	6923      	ldr	r3, [r4, #16]
 800e008:	6023      	str	r3, [r4, #0]
 800e00a:	89a3      	ldrh	r3, [r4, #12]
 800e00c:	f043 0308 	orr.w	r3, r3, #8
 800e010:	81a3      	strh	r3, [r4, #12]
 800e012:	6923      	ldr	r3, [r4, #16]
 800e014:	b94b      	cbnz	r3, 800e02a <__swsetup_r+0x7a>
 800e016:	89a3      	ldrh	r3, [r4, #12]
 800e018:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e01c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e020:	d003      	beq.n	800e02a <__swsetup_r+0x7a>
 800e022:	4621      	mov	r1, r4
 800e024:	4628      	mov	r0, r5
 800e026:	f000 f83f 	bl	800e0a8 <__smakebuf_r>
 800e02a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e02e:	f013 0201 	ands.w	r2, r3, #1
 800e032:	d00a      	beq.n	800e04a <__swsetup_r+0x9a>
 800e034:	2200      	movs	r2, #0
 800e036:	60a2      	str	r2, [r4, #8]
 800e038:	6962      	ldr	r2, [r4, #20]
 800e03a:	4252      	negs	r2, r2
 800e03c:	61a2      	str	r2, [r4, #24]
 800e03e:	6922      	ldr	r2, [r4, #16]
 800e040:	b942      	cbnz	r2, 800e054 <__swsetup_r+0xa4>
 800e042:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e046:	d1c5      	bne.n	800dfd4 <__swsetup_r+0x24>
 800e048:	bd38      	pop	{r3, r4, r5, pc}
 800e04a:	0799      	lsls	r1, r3, #30
 800e04c:	bf58      	it	pl
 800e04e:	6962      	ldrpl	r2, [r4, #20]
 800e050:	60a2      	str	r2, [r4, #8]
 800e052:	e7f4      	b.n	800e03e <__swsetup_r+0x8e>
 800e054:	2000      	movs	r0, #0
 800e056:	e7f7      	b.n	800e048 <__swsetup_r+0x98>
 800e058:	20000108 	.word	0x20000108

0800e05c <__swhatbuf_r>:
 800e05c:	b570      	push	{r4, r5, r6, lr}
 800e05e:	460c      	mov	r4, r1
 800e060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e064:	2900      	cmp	r1, #0
 800e066:	b096      	sub	sp, #88	@ 0x58
 800e068:	4615      	mov	r5, r2
 800e06a:	461e      	mov	r6, r3
 800e06c:	da0d      	bge.n	800e08a <__swhatbuf_r+0x2e>
 800e06e:	89a3      	ldrh	r3, [r4, #12]
 800e070:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e074:	f04f 0100 	mov.w	r1, #0
 800e078:	bf14      	ite	ne
 800e07a:	2340      	movne	r3, #64	@ 0x40
 800e07c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e080:	2000      	movs	r0, #0
 800e082:	6031      	str	r1, [r6, #0]
 800e084:	602b      	str	r3, [r5, #0]
 800e086:	b016      	add	sp, #88	@ 0x58
 800e088:	bd70      	pop	{r4, r5, r6, pc}
 800e08a:	466a      	mov	r2, sp
 800e08c:	f000 f848 	bl	800e120 <_fstat_r>
 800e090:	2800      	cmp	r0, #0
 800e092:	dbec      	blt.n	800e06e <__swhatbuf_r+0x12>
 800e094:	9901      	ldr	r1, [sp, #4]
 800e096:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e09a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e09e:	4259      	negs	r1, r3
 800e0a0:	4159      	adcs	r1, r3
 800e0a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e0a6:	e7eb      	b.n	800e080 <__swhatbuf_r+0x24>

0800e0a8 <__smakebuf_r>:
 800e0a8:	898b      	ldrh	r3, [r1, #12]
 800e0aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e0ac:	079d      	lsls	r5, r3, #30
 800e0ae:	4606      	mov	r6, r0
 800e0b0:	460c      	mov	r4, r1
 800e0b2:	d507      	bpl.n	800e0c4 <__smakebuf_r+0x1c>
 800e0b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e0b8:	6023      	str	r3, [r4, #0]
 800e0ba:	6123      	str	r3, [r4, #16]
 800e0bc:	2301      	movs	r3, #1
 800e0be:	6163      	str	r3, [r4, #20]
 800e0c0:	b003      	add	sp, #12
 800e0c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e0c4:	ab01      	add	r3, sp, #4
 800e0c6:	466a      	mov	r2, sp
 800e0c8:	f7ff ffc8 	bl	800e05c <__swhatbuf_r>
 800e0cc:	9f00      	ldr	r7, [sp, #0]
 800e0ce:	4605      	mov	r5, r0
 800e0d0:	4639      	mov	r1, r7
 800e0d2:	4630      	mov	r0, r6
 800e0d4:	f7fe ff86 	bl	800cfe4 <_malloc_r>
 800e0d8:	b948      	cbnz	r0, 800e0ee <__smakebuf_r+0x46>
 800e0da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e0de:	059a      	lsls	r2, r3, #22
 800e0e0:	d4ee      	bmi.n	800e0c0 <__smakebuf_r+0x18>
 800e0e2:	f023 0303 	bic.w	r3, r3, #3
 800e0e6:	f043 0302 	orr.w	r3, r3, #2
 800e0ea:	81a3      	strh	r3, [r4, #12]
 800e0ec:	e7e2      	b.n	800e0b4 <__smakebuf_r+0xc>
 800e0ee:	89a3      	ldrh	r3, [r4, #12]
 800e0f0:	6020      	str	r0, [r4, #0]
 800e0f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e0f6:	81a3      	strh	r3, [r4, #12]
 800e0f8:	9b01      	ldr	r3, [sp, #4]
 800e0fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e0fe:	b15b      	cbz	r3, 800e118 <__smakebuf_r+0x70>
 800e100:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e104:	4630      	mov	r0, r6
 800e106:	f000 f81d 	bl	800e144 <_isatty_r>
 800e10a:	b128      	cbz	r0, 800e118 <__smakebuf_r+0x70>
 800e10c:	89a3      	ldrh	r3, [r4, #12]
 800e10e:	f023 0303 	bic.w	r3, r3, #3
 800e112:	f043 0301 	orr.w	r3, r3, #1
 800e116:	81a3      	strh	r3, [r4, #12]
 800e118:	89a3      	ldrh	r3, [r4, #12]
 800e11a:	431d      	orrs	r5, r3
 800e11c:	81a5      	strh	r5, [r4, #12]
 800e11e:	e7cf      	b.n	800e0c0 <__smakebuf_r+0x18>

0800e120 <_fstat_r>:
 800e120:	b538      	push	{r3, r4, r5, lr}
 800e122:	4d07      	ldr	r5, [pc, #28]	@ (800e140 <_fstat_r+0x20>)
 800e124:	2300      	movs	r3, #0
 800e126:	4604      	mov	r4, r0
 800e128:	4608      	mov	r0, r1
 800e12a:	4611      	mov	r1, r2
 800e12c:	602b      	str	r3, [r5, #0]
 800e12e:	f7f4 f8c5 	bl	80022bc <_fstat>
 800e132:	1c43      	adds	r3, r0, #1
 800e134:	d102      	bne.n	800e13c <_fstat_r+0x1c>
 800e136:	682b      	ldr	r3, [r5, #0]
 800e138:	b103      	cbz	r3, 800e13c <_fstat_r+0x1c>
 800e13a:	6023      	str	r3, [r4, #0]
 800e13c:	bd38      	pop	{r3, r4, r5, pc}
 800e13e:	bf00      	nop
 800e140:	20001c84 	.word	0x20001c84

0800e144 <_isatty_r>:
 800e144:	b538      	push	{r3, r4, r5, lr}
 800e146:	4d06      	ldr	r5, [pc, #24]	@ (800e160 <_isatty_r+0x1c>)
 800e148:	2300      	movs	r3, #0
 800e14a:	4604      	mov	r4, r0
 800e14c:	4608      	mov	r0, r1
 800e14e:	602b      	str	r3, [r5, #0]
 800e150:	f7f4 f8c4 	bl	80022dc <_isatty>
 800e154:	1c43      	adds	r3, r0, #1
 800e156:	d102      	bne.n	800e15e <_isatty_r+0x1a>
 800e158:	682b      	ldr	r3, [r5, #0]
 800e15a:	b103      	cbz	r3, 800e15e <_isatty_r+0x1a>
 800e15c:	6023      	str	r3, [r4, #0]
 800e15e:	bd38      	pop	{r3, r4, r5, pc}
 800e160:	20001c84 	.word	0x20001c84

0800e164 <_raise_r>:
 800e164:	291f      	cmp	r1, #31
 800e166:	b538      	push	{r3, r4, r5, lr}
 800e168:	4605      	mov	r5, r0
 800e16a:	460c      	mov	r4, r1
 800e16c:	d904      	bls.n	800e178 <_raise_r+0x14>
 800e16e:	2316      	movs	r3, #22
 800e170:	6003      	str	r3, [r0, #0]
 800e172:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e176:	bd38      	pop	{r3, r4, r5, pc}
 800e178:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e17a:	b112      	cbz	r2, 800e182 <_raise_r+0x1e>
 800e17c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e180:	b94b      	cbnz	r3, 800e196 <_raise_r+0x32>
 800e182:	4628      	mov	r0, r5
 800e184:	f000 f830 	bl	800e1e8 <_getpid_r>
 800e188:	4622      	mov	r2, r4
 800e18a:	4601      	mov	r1, r0
 800e18c:	4628      	mov	r0, r5
 800e18e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e192:	f000 b817 	b.w	800e1c4 <_kill_r>
 800e196:	2b01      	cmp	r3, #1
 800e198:	d00a      	beq.n	800e1b0 <_raise_r+0x4c>
 800e19a:	1c59      	adds	r1, r3, #1
 800e19c:	d103      	bne.n	800e1a6 <_raise_r+0x42>
 800e19e:	2316      	movs	r3, #22
 800e1a0:	6003      	str	r3, [r0, #0]
 800e1a2:	2001      	movs	r0, #1
 800e1a4:	e7e7      	b.n	800e176 <_raise_r+0x12>
 800e1a6:	2100      	movs	r1, #0
 800e1a8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e1ac:	4620      	mov	r0, r4
 800e1ae:	4798      	blx	r3
 800e1b0:	2000      	movs	r0, #0
 800e1b2:	e7e0      	b.n	800e176 <_raise_r+0x12>

0800e1b4 <raise>:
 800e1b4:	4b02      	ldr	r3, [pc, #8]	@ (800e1c0 <raise+0xc>)
 800e1b6:	4601      	mov	r1, r0
 800e1b8:	6818      	ldr	r0, [r3, #0]
 800e1ba:	f7ff bfd3 	b.w	800e164 <_raise_r>
 800e1be:	bf00      	nop
 800e1c0:	20000108 	.word	0x20000108

0800e1c4 <_kill_r>:
 800e1c4:	b538      	push	{r3, r4, r5, lr}
 800e1c6:	4d07      	ldr	r5, [pc, #28]	@ (800e1e4 <_kill_r+0x20>)
 800e1c8:	2300      	movs	r3, #0
 800e1ca:	4604      	mov	r4, r0
 800e1cc:	4608      	mov	r0, r1
 800e1ce:	4611      	mov	r1, r2
 800e1d0:	602b      	str	r3, [r5, #0]
 800e1d2:	f7f4 f813 	bl	80021fc <_kill>
 800e1d6:	1c43      	adds	r3, r0, #1
 800e1d8:	d102      	bne.n	800e1e0 <_kill_r+0x1c>
 800e1da:	682b      	ldr	r3, [r5, #0]
 800e1dc:	b103      	cbz	r3, 800e1e0 <_kill_r+0x1c>
 800e1de:	6023      	str	r3, [r4, #0]
 800e1e0:	bd38      	pop	{r3, r4, r5, pc}
 800e1e2:	bf00      	nop
 800e1e4:	20001c84 	.word	0x20001c84

0800e1e8 <_getpid_r>:
 800e1e8:	f7f4 b800 	b.w	80021ec <_getpid>

0800e1ec <lrintf>:
 800e1ec:	ee10 3a10 	vmov	r3, s0
 800e1f0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e1f4:	f1a2 007f 	sub.w	r0, r2, #127	@ 0x7f
 800e1f8:	281e      	cmp	r0, #30
 800e1fa:	b082      	sub	sp, #8
 800e1fc:	dc2f      	bgt.n	800e25e <lrintf+0x72>
 800e1fe:	1c41      	adds	r1, r0, #1
 800e200:	da02      	bge.n	800e208 <lrintf+0x1c>
 800e202:	2000      	movs	r0, #0
 800e204:	b002      	add	sp, #8
 800e206:	4770      	bx	lr
 800e208:	2816      	cmp	r0, #22
 800e20a:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 800e20e:	dd0a      	ble.n	800e226 <lrintf+0x3a>
 800e210:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800e214:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800e218:	3a96      	subs	r2, #150	@ 0x96
 800e21a:	fa03 f002 	lsl.w	r0, r3, r2
 800e21e:	2900      	cmp	r1, #0
 800e220:	d0f0      	beq.n	800e204 <lrintf+0x18>
 800e222:	4240      	negs	r0, r0
 800e224:	e7ee      	b.n	800e204 <lrintf+0x18>
 800e226:	4b10      	ldr	r3, [pc, #64]	@ (800e268 <lrintf+0x7c>)
 800e228:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800e22c:	ed93 7a00 	vldr	s14, [r3]
 800e230:	ee37 0a00 	vadd.f32	s0, s14, s0
 800e234:	ed8d 0a01 	vstr	s0, [sp, #4]
 800e238:	eddd 7a01 	vldr	s15, [sp, #4]
 800e23c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e240:	ee17 3a90 	vmov	r3, s15
 800e244:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800e248:	d0db      	beq.n	800e202 <lrintf+0x16>
 800e24a:	f3c3 0016 	ubfx	r0, r3, #0, #23
 800e24e:	f3c3 53c7 	ubfx	r3, r3, #23, #8
 800e252:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800e256:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800e25a:	40d8      	lsrs	r0, r3
 800e25c:	e7df      	b.n	800e21e <lrintf+0x32>
 800e25e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e262:	ee17 0a90 	vmov	r0, s15
 800e266:	e7cd      	b.n	800e204 <lrintf+0x18>
 800e268:	0800e730 	.word	0x0800e730

0800e26c <_init>:
 800e26c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e26e:	bf00      	nop
 800e270:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e272:	bc08      	pop	{r3}
 800e274:	469e      	mov	lr, r3
 800e276:	4770      	bx	lr

0800e278 <_fini>:
 800e278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e27a:	bf00      	nop
 800e27c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e27e:	bc08      	pop	{r3}
 800e280:	469e      	mov	lr, r3
 800e282:	4770      	bx	lr
