<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE model SYSTEM "../../embsysregview.dtd">
<model chipname="LPC175x/6x">
  <chip_description>Works for LPC175x/6x (ARM Cortex-M3)
Developed by FH- Technikum Wien, Institut für Embedded Systems, http://embsys.technikum-wien.at/
Heavily fixed and improved by Freddie Chopin, http://www.freddiechopin.info/
Modified by Cosik http://cosik-technicznie.blogspot.com/</chip_description>
  <group name="LPC_SC" description="System control registers">
    <registergroup name="LPC_SC" description="">
      <register name="LPC_SC_FLASHCFG" description="Flash Accelerator Configuration register" address="0x400fc000" access="rw" >
		  <field bitoffset="12" bitlength="4" name="FLASHTIM" description="">
			<interpretation key="0" text="Flash accesses use 1 CPU clock"/>
			<interpretation key="1" text="Flash accesses use 2 CPU clock"/>
			<interpretation key="2" text="Flash accesses use 3 CPU clock"/>
			<interpretation key="3" text="Flash accesses use 4 CPU clock"/>
			<interpretation key="4" text="Flash accesses use 5 CPU clock"/>
			<interpretation key="5" text="Flash accesses use 6 CPU clock"/>
			</field>
		  </register>
      <register name="LPC_SC_PLL0CON" description="PLL0 Control register" address="0x400fc080" access="rw" >
		  <field bitoffset="0" bitlength="1" name="PLLE0" >
			<interpretation key="0" text="PLL0 Disable"/>
			<interpretation key="1" text="PLL0 Enable"/>
			</field>
		  <field bitoffset="1" bitlength="1" name="PLLC0" >
			<interpretation key="0" text=""/>
			<interpretation key="1" text="PLL0 Connect"/>
			</field>
		  </register>
      <register name="LPC_SC_PLL0CFG" description="PLL0 Configuration register" address="0x400fc084" access="rw" >
		  <field bitoffset="0" bitlength="15" name="MSEL0" description="PLL0 Multiplier value"/>
		  <field bitoffset="16" bitlength="8" name="NSEL0" description="PLL0 Pre-Divider value"/>
		  </register>
      <register name="LPC_SC_PLL0STAT" description="PLL0 Status register" address="0x400fc088" access="ro" >
		<field bitoffset="0" bitlength="15" name="MSEL0" description="Read-back for the PLL0 Multiplier value"/>
		<field bitoffset="16" bitlength="8" name="NSEL0" description="Read-back for the PLL0 Pre-Divider value "/>
		<field bitoffset="24" bitlength="1" name="PLLE0_STAT" >
			<interpretation key="0" text="PLL0 Disable"/>
			<interpretation key="1" text="PLL0 Enable"/>
		</field>
		<field bitoffset="25" bitlength="1" name="PLLC0_STAT" >
			<interpretation key="0" text="PLL0 not Connect"/>
			<interpretation key="1" text="PLL0 Connect"/>
		</field>
		<field bitoffset="26" bitlength="1" name="PLOCK0" >
			<interpretation key="0" text="PLL0 is not locked "/>
			<interpretation key="1" text="PLL0 is locked "/>
		</field>
      </register>
      <register name="LPC_SC_PLL0FEED" description="PLL0 Feed register" address="0x400fc08c" access="wo" >
			<field bitoffset="0" bitlength="8" name="PLL0FEED" description="PLL0 feed sequence"/>
		  </register>
      <register name="LPC_SC_PLL1CON" description="PLL1 Control register" address="0x400fc0a0" access="rw" >
		  <field bitoffset="0" bitlength="1" name="PLLE1" >
			<interpretation key="0" text="PLL1 Disable"/>
			<interpretation key="1" text="PLL1 Enable"/>
			</field>
		  <field bitoffset="1" bitlength="1" name="PLLC1" >
			<interpretation key="0" text=""/>
			<interpretation key="1" text="PLL1 Connect"/>
			</field>
		  </register>
      <register name="LPC_SC_PLL1CFG" description="PLL1 Configuration register" address="0x400fc0a4" access="rw" >
		  <field bitoffset="0" bitlength="5" name="MSEL1" description="PLL1 Multiplier value"/>
		  <field bitoffset="5" bitlength="2" name="PSEL1" description="PLL1 Divider value"/>
		  </register>
      <register name="LPC_SC_PLL1STAT" description="PLL1 Status register" address="0x400fc0a8" access="ro" >
		<field bitoffset="0" bitlength="5" name="MSEL1" description="Read-back for the PLL1 Multiplier value"/>
		<field bitoffset="5" bitlength="2" name="PSEL1" description="Read-back for the PLL1 Divider value "/>
		<field bitoffset="8" bitlength="1" name="PLLE1_STAT" >
			<interpretation key="0" text="PLL1 Disable"/>
			<interpretation key="1" text="PLL1 Enable"/>
		</field>
		<field bitoffset="9" bitlength="1" name="PLLC1_STAT" >
			<interpretation key="0" text="PLL1 not Connect"/>
			<interpretation key="1" text="PLL1 Connect"/>
		</field>
		<field bitoffset="10" bitlength="1" name="PLOCK1" >
			<interpretation key="0" text="PLL1 is not locked "/>
			<interpretation key="1" text="PLL1 is locked "/>
		</field>
      </register>
      <register name="LPC_SC_PLL1FEED" description="PLL1 Feed register" address="0x400fc0ac" access="wo" >
		<field bitoffset="0" bitlength="8" name="PLL1FEED" description="PLL1 feed sequence"/>      
      </register>
      <register name="LPC_SC_PCON" description="Power Mode Control register" address="0x400fc0c0" access="rw" >
			<field bitoffset="0" bitlength="1" name="PM0" description="Power mode control bit 0"/>
			<field bitoffset="1" bitlength="1" name="PM1" description="Power mode control bit 1"/>
			<field bitoffset="2" bitlength="1" name="BODRPM" description="Brown-Out Reduced Power Mode"/>
			<field bitoffset="3" bitlength="1" name="BOGD" description="Brown-Out Global Disable"/>
			<field bitoffset="4" bitlength="1" name="BORD" description="Brown-Out Reset Disable"/>
			<field bitoffset="8" bitlength="1" name="SMFLAG" description="Sleep Mode entry flag">
				<interpretation key="1" text="Sleep Mode entry" />
				</field>
			<field bitoffset="9" bitlength="1" name="DSFLAG" description="Deep Sleep entry flag">
				<interpretation key="1" text="Deep Sleep entry" />
				</field>
			<field bitoffset="10" bitlength="1" name="PDFLAG" description="Power-down entry flag">
				<interpretation key="1" text="Power-down entry" />
				</field>
			<field bitoffset="11" bitlength="1" name="DPDFLAG" description="Deep Power-down entry flag">
				<interpretation key="1" text="Deep Power-down entry" />
				</field>					  
		</register>
      <register name="LPC_SC_PCONP" description="Power Control for Peripherals register" address="0x400fc0c4" access="rw" >
			<field bitoffset="1" bitlength="1" name="TIM0" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="2" bitlength="1" name="TIM1" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="3" bitlength="1" name="UART0" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="4" bitlength="1" name="UART1" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="6" bitlength="1" name="PWM1" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="7" bitlength="1" name="I2C0" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="8" bitlength="1" name="SPI" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="9" bitlength="1" name="RTC" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="10" bitlength="1" name="SSP1" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="12" bitlength="1" name="ADC" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="13" bitlength="1" name="CAN1" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="14" bitlength="1" name="CAN2" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="15" bitlength="1" name="GPIO" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="16" bitlength="1" name="RIT" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="17" bitlength="1" name="MCPWM" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="18" bitlength="1" name="QEI" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="19" bitlength="1" name="I2C1" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="21" bitlength="1" name="SSP0" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="22" bitlength="1" name="TIM2" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="23" bitlength="1" name="TIM3" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="24" bitlength="1" name="UART2" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="25" bitlength="1" name="UART3" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="26" bitlength="1" name="I2C2" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="27" bitlength="1" name="I2S" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="29" bitlength="1" name="GPDMA" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="30" bitlength="1" name="ENET" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 
			<field bitoffset="31" bitlength="1" name="USB" >
			<interpretation key="0" text="Disable"/>
			<interpretation key="1" text="Enable"/>
			</field> 

		  </register>     
	  <register name="LPC_SC_CCLKCFG" description="CPU Clock Configuration register." address="0x400fc104" access="rw" >
      <field bitoffset="0" bitlength="8" name="CCLKSEL" description="Selects the divide value for creating the CPU clock (CCLK) from the PLL0 output.">
			<interpretation key="0" text="pllclk is divided by 1 to produce the CPU clock."/>
			</field>
		</register>      
      <register name="LPC_SC_USBCLKCFG" description="USB Clock Configuration register" address="0x400fc108" access="rw" >
       <field bitoffset="0" bitlength="4" name="USBSEL" description="Selects the divide value for creating the USB clock from the PLL0 output.">
			<interpretation key="5" text="PLL0 output is divided by 6. PLL0 output must be 288 MHz."/>
			<interpretation key="7" text="PLL0 output is divided by 8. PLL0 output must be 384 MHz."/>
			<interpretation key="8" text="PLL0 output is divided by 10. PLL0 output must be 480 MHz"/>
			</field>
		</register>		
      <register name="LPC_SC_CLKSRCSEL" description="Clock Source Select register" address="0x400fc10c" access="rw" >
		  <field bitoffset="0" bitlength="2" name="CLKSRC" >
			<interpretation key="0" text="Internal RC oscillator as the PLL0 clock source"/>
			<interpretation key="1" text="main oscillator as the PLL0 clock source"/>
			<interpretation key="2" text="RTC oscillator as the PLL0 clock source"/>
			<interpretation key="3" text="Reserved"/>
			</field>
		  </register>
      
      <register name="LPC_SC_CANSLEEPCLR" description="CAN Sleep Clear register" address="0x400fc110" access="rw" />
      
      <register name="LPC_SC_CANWAKEFLAGS" description="CAN Wake-up Flags register" address="0x400fc114" access="rw" />
      
      <register name="LPC_SC_EXTINT" description="External Interrupt Flag register" address="0x400fc140" access="rw" >
		  <field bitoffset="0" bitlength="1" name="EINT0" />
		  <field bitoffset="1" bitlength="1" name="EINT1" />
		  <field bitoffset="2" bitlength="1" name="EINT2" />
		  <field bitoffset="3" bitlength="1" name="EINT3" />
		  </register>
      <register name="LPC_SC_EXTMODE" description="External Interrupt Mode register" address="0x400fc148" access="rw" >
		  <field bitoffset="0" bitlength="1" name="EXTMODE0" >
			<interpretation key="0" text="Level-sensitivity"/>
			<interpretation key="1" text="edge sensitive"/>
			</field>
		  <field bitoffset="1" bitlength="1" name="EXTMODE1" >
			<interpretation key="0" text="Level-sensitivity"/>
			<interpretation key="1" text="edge sensitive"/>
			</field>
		  <field bitoffset="2" bitlength="1" name="EXTMODE2" >
			<interpretation key="0" text="Level-sensitivity"/>
			<interpretation key="1" text="edge sensitive"/>
			</field>
		  <field bitoffset="3" bitlength="1" name="EXTMODE3" >
			<interpretation key="0" text="Level-sensitivity"/>
			<interpretation key="1" text="edge sensitive"/>
			</field>
		  </register>
      <register name="LPC_SC_EXTPOLAR" description="External Interrupt Polarity register" address="0x400fc14c" access="rw" >
		  <field bitoffset="0" bitlength="1" name="EXTPOLAR0" >
			<interpretation key="0" text="low-active or falling-edge sensitive"/>
			<interpretation key="1" text="high-active or rising-edge sensitive"/>
			</field>
		  <field bitoffset="1" bitlength="1" name="EXTPOLAR1" >
			<interpretation key="0" text="low-active or falling-edge sensitive"/>
			<interpretation key="1" text="high-active or rising-edge sensitive"/>
			</field>
		  <field bitoffset="2" bitlength="1" name="EXTPOLAR2" >
			<interpretation key="0" text="low-active or falling-edge sensitive"/>
			<interpretation key="1" text="high-active or rising-edge sensitive"/>
			</field>
		  <field bitoffset="3" bitlength="1" name="EXTPOLAR3" >
			<interpretation key="0" text="low-active or falling-edge sensitive"/>
			<interpretation key="1" text="high-active or rising-edge sensitive"/>
			</field>
		  </register>
      <register name="LPC_SC_RSID" description="Reset Source Identification Register" address="0x400fc180" access="rw" >
		  <field bitoffset="0" bitlength="1" name="POR" description=""/>
		<field bitoffset="1" bitlength="1" name="EXTR" description=""/>
		<field bitoffset="2" bitlength="1" name="WDTR" description=""/>
		<field bitoffset="3" bitlength="1" name="BODR" description=""/>	  
		  </register>
      <register name="LPC_SC_SCS" description="System Controls and Status register" address="0x400fc1a0" access="rw" >
		  <field bitoffset="4" bitlength="1" name="OSCRANGE" >
			<interpretation key="0" text="scillator is 1 MHz to 20 MHz"/>
			<interpretation key="1" text="oscillator is 15 MHz to 25 MHz"/>
			</field>      
		<field bitoffset="5" bitlength="1" name="OSCEN" >
			<interpretation key="0" text="main oscillator is disabled"/>
			<interpretation key="1" text="main oscillator is enabled"/>
			</field>      
		<field bitoffset="6" bitlength="1" name="OSCSTAT" >
			<interpretation key="0" text="The main oscillator is not ready"/>
			<interpretation key="1" text="The main oscillator is ready"/>
			</field>      
		</register>
      <register name="LPC_SC_PCLKSEL0" description="Peripheral Clock Selection register controls the rate of the clock signal that will be supplied to the corresponding peripheral." address="0x400fc1a8" access="rw">
		<field bitoffset="0" bitlength="2" name="PCLK_WDT" description="Peripheral clock selection for WDT.">
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/8"/>
			</field>
		<field bitoffset="2" bitlength="2" name="PCLK_TIMER0" description="Peripheral clock selection for TIMER0." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/8"/>
			</field>
		<field bitoffset="4" bitlength="2" name="PCLK_TIMER1" description="Peripheral clock selection for TIMER1." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/8"/>
			</field>
		<field bitoffset="6" bitlength="2" name="PCLK_UART0" description="Peripheral clock selection for UART0." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/8"/>
			</field>
		<field bitoffset="8" bitlength="2" name="PCLK_UART1" description="Peripheral clock selection for UART1." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/8"/>
			</field>
		<field bitoffset="12" bitlength="2" name="PCLK_PWM1" description="Peripheral clock selection for PWM1." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/8"/>
			</field>
		<field bitoffset="14" bitlength="2" name="PCLK_I2C0" description="Peripheral clock selection for I2C0." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/8"/>
			</field>
		<field bitoffset="16" bitlength="2" name="PCLK_SPI" description="Peripheral clock selection for SPI." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/8"/>
			</field>
		<field bitoffset="20" bitlength="2" name="PCLK_SSP1" description="Peripheral clock selection for SSP1." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/8"/>
			</field>
		<field bitoffset="22" bitlength="2" name="PCLK_DAC" description="Peripheral clock selection for DAC." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/8"/>
			</field>
		<field bitoffset="24" bitlength="2" name="PCLK_ADC" description="Peripheral clock selection for ADC." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/8"/>
			</field>
		<field bitoffset="26" bitlength="2" name="PCLK_CAN1" description="Peripheral clock selection for CAN1." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="28" bitlength="2" name="PCLK_CAN2" description="Peripheral clock selection for CAN2." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="30" bitlength="2" name="PCLK_ACF" description="Peripheral clock selection for CAN acceptance filtering." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
	</register>	
      <register name="LPC_SC_PCLKSEL1" description="Peripheral Clock Selection register controls the rate of the clock signal that will be supplied to the corresponding peripheral. " address="0x400fc1ac" access="rw">
      <field bitoffset="0" bitlength="2" name="PCLK_WDT" description="Peripheral clock selection for uadrature Encoder Interface.." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="2" bitlength="2" name="PCLK_TIMER0" description="Peripheral clock selection for GPIO interrupts." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="4" bitlength="2" name="PCLK_TIMER1" description="Peripheral clock selection for the Pin Connect block." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="6" bitlength="2" name="PCLK_UART0" description="Peripheral clock selection for I2C1." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="10" bitlength="2" name="PCLK_UART1" description="Peripheral clock selection for SSP0" >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="12" bitlength="2" name="PCLK_PWM1" description="Peripheral clock selection for TIMER2." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="14" bitlength="2" name="PCLK_I2C0" description="Peripheral clock selection for TIMER3." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="16" bitlength="2" name="PCLK_SPI" description="Peripheral clock selection for UART2." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="18" bitlength="2" name="PCLK_SSP1" description="Peripheral clock selection for UART3." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="20" bitlength="2" name="PCLK_DAC" description="Peripheral clock selection for I2C2." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="22" bitlength="2" name="PCLK_ADC" description="Peripheral clock selection for I2S." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="26" bitlength="2" name="PCLK_CAN1" description="Peripheral clock selection for Repetitive Interrupt Timer." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="28" bitlength="2" name="PCLK_CAN2" description="Peripheral clock selection for the System Control block." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		<field bitoffset="30" bitlength="2" name="PCLK_ACF" description="Peripheral clock selection for the Motor Control PWM." >
			<interpretation key="0" text="PCLK_peripheral = CCLK/4"/>
			<interpretation key="1" text="PCLK_peripheral = CCLK"/>
			<interpretation key="2" text="PCLK_peripheral = CCLK/4"/>
          <interpretation key="3" text="PCLK_peripheral = CCLK/6"/>
			</field>
		</register>
      
      <register name="LPC_SC_USBIntSt" description="" address="0x400fc1c0" access="rw" />
      
      <register name="LPC_SC_DMAREQSEL" description="DMA Request Select register" address="0x400fc1c4" access="rw" >
			<field bitoffset="0" bitlength="1" name="DMASEL08" description="Selects the DMA request for GPDMA input 8">
				<interpretation key="0" text="UART0 TX"/>
				<interpretation key="1" text="Timer 0 match 0"/>
			</field>
			<field bitoffset="1" bitlength="1" name="DMASEL09" description="Selects the DMA request for GPDMA input 9">
				<interpretation key="0" text="UART0 RX"/>
				<interpretation key="1" text="Timer 0 match 1"/>
			</field>
			<field bitoffset="2" bitlength="1" name="DMASEL10" description="Selects the DMA request for GPDMA input 10">
				<interpretation key="0" text="UART1 TX"/>
				<interpretation key="1" text="Timer 1match 0"/>
			</field>
			<field bitoffset="3" bitlength="1" name="DMASEL11" description="Selects the DMA request for GPDMA input 11">
				<interpretation key="0" text="UART1 RX"/>
				<interpretation key="1" text="Timer 1match 1"/>
			</field>
			<field bitoffset="4" bitlength="1" name="DMASEL12" description="Selects the DMA request for GPDMA input 12">
				<interpretation key="0" text="UART2 TX"/>
				<interpretation key="1" text="Timer 2 match 0"/>
			</field>
			<field bitoffset="5" bitlength="1" name="DMASEL13" description="Selects the DMA request for GPDMA input 13">
				<interpretation key="0" text="UART2 RX"/>
				<interpretation key="1" text="Timer 2 match 1"/>
			</field>
			<field bitoffset="6" bitlength="1" name="DMASEL14" description="Selects the DMA request for GPDMA input 14">
				<interpretation key="0" text="UART3 TX"/>
				<interpretation key="1" text="Timer 3 match 0"/>
			</field>
			<field bitoffset="7" bitlength="1" name="DMASEL15" description="Selects the DMA request for GPDMA input 15">
				<interpretation key="0" text="UART3 RX"/>
				<interpretation key="1" text="Timer 3 match 1"/>
			</field>
			
		  </register>
      <register name="LPC_SC_CLKOUTCFG" description="Clock Output Configuration register" address="0x400fc1c8" access="rw" >
		<field bitoffset="0" bitlength="4" name="CLKOUTSEL" description="Selects the clock source for the CLKOUT function">
			<interpretation key="0" text="CPU clock"/>
			<interpretation key="1" text="main oscillator"/>
			<interpretation key="2" text="Internal RC oscillator"/>
			<interpretation key="3" text="USB clock"/>
			<interpretation key="4" text="RTC oscillator"/>
		</field>
		<field bitoffset="4" bitlength="4" name="CLKOUTDIV" description="Integer value to divide the output clock by, minus one">
			<interpretation key="0" text="Clock is divided by 1"/>
			<interpretation key="1" text="Clock is divided by 2"/>
			<interpretation key="2" text="Clock is divided by 3"/>
			<interpretation key="3" text="Clock is divided by 4"/>
			<interpretation key="4" text="Clock is divided by 5"/>
			<interpretation key="5" text="Clock is divided by 6"/>
			<interpretation key="6" text="Clock is divided by 7"/>
			<interpretation key="7" text="Clock is divided by 8"/>
			<interpretation key="8" text="Clock is divided by 9"/>
			<interpretation key="9" text="Clock is divided by 10"/>
			<interpretation key="10" text="Clock is divided by 11"/>
			<interpretation key="11" text="Clock is divided by 12"/>
			<interpretation key="12" text="Clock is divided by 13"/>
			<interpretation key="13" text="Clock is divided by 14"/>
			<interpretation key="14" text="Clock is divided by 15"/>
			<interpretation key="15" text="Clock is divided by 16"/>
			
		</field>
		<field bitoffset="8" bitlength="1" name="CLKOUT_EN" description="">
				<interpretation key="0" text="CLKOUT disable"/>
				<interpretation key="1" text="CLKOUT enable"/>
		</field>
		<field bitoffset="9" bitlength="1" name="CLKOUT_ACT" description="CLKOUT activity indication">
				<interpretation key="0" text="CLKOUT disable"/>
				<interpretation key="1" text="CLKOUT enable"/>		
		</field>
			
		</register>
    </registergroup>
  </group>
  <group name="LPC_PINCON" description="Pin connect block">
    <registergroup name="LPC_PINCON" description="">
       <register name="LPC_PINCON_PINSEL0" description="Pin Function Select Register 0" address="0x4002c000" access="rw">
		 
		  <field bitoffset="0" bitlength="2" name="P0.0" >
			  <interpretation key="0" text="GPIO Port 0.0"/>
				<interpretation key="1" text="RD1"/>
				<interpretation key="2" text="TXD3"/>
				<interpretation key="3" text="SDA1"/>
			</field>
		  <field bitoffset="2" bitlength="2" name="P0.1" >
			  <interpretation key="0" text="GPIO Port 0.1"/>
				<interpretation key="1" text="TD1"/>
				<interpretation key="2" text="RXD3"/>
				<interpretation key="3" text="SCL1"/>
			</field>
		  <field bitoffset="4" bitlength="2" name="P0.2" >
			  <interpretation key="0" text="GPIO Port 0.2"/>
				<interpretation key="1" text="TXD0"/>
				<interpretation key="2" text="AD0.7"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="6" bitlength="2" name="P0.3" >
			  <interpretation key="0" text="GPIO Port 0.3"/>
				<interpretation key="1" text="RXD3"/>
				<interpretation key="2" text="AD0.6"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="8" bitlength="2" name="P0.4" >
			  <interpretation key="0" text="GPIO Port 0.4"/>
				<interpretation key="1" text="I2SRX_CLK"/>
				<interpretation key="2" text="RD2"/>
				<interpretation key="3" text="CAP2.0"/>
			</field>
		  <field bitoffset="10" bitlength="2" name="P0.5" >
			  <interpretation key="0" text="GPIO Port 0.5"/>
				<interpretation key="1" text="I2SRX_WS"/>
				<interpretation key="2" text="TD2"/>
				<interpretation key="3" text="CAP2.1"/>
			</field>
		  <field bitoffset="12" bitlength="2" name="P0.6" >
			  <interpretation key="0" text="GPIO Port 0.6"/>
				<interpretation key="1" text="I2SRX_SDA"/>
				<interpretation key="2" text="SSEL1"/>
				<interpretation key="3" text="MAT2.0"/>
			</field>
		  <field bitoffset="14" bitlength="2" name="P0.7" >
			  <interpretation key="0" text="GPIO Port 0.7"/>
				<interpretation key="1" text="I2STX_CLK"/>
				<interpretation key="2" text="SCK1"/>
				<interpretation key="3" text="MAT2.1"/>
			</field>
		  <field bitoffset="16" bitlength="2" name="P0.8" >
			  <interpretation key="0" text="GPIO Port 0.8"/>
				<interpretation key="1" text="I2STX_WS"/>
				<interpretation key="2" text="MISO1"/>
				<interpretation key="3" text="MAT2.2"/>
			</field>
		  <field bitoffset="18" bitlength="2" name="P0.9" >
			  <interpretation key="0" text="GPIO Port 0.9"/>
				<interpretation key="1" text="I2SRX_SDA"/>
				<interpretation key="2" text="MOSI1"/>
				<interpretation key="3" text="MAT2.3"/>
			</field>
		  <field bitoffset="20" bitlength="2" name="P0.10" >
			  <interpretation key="0" text="GPIO Port 0.10"/>
				<interpretation key="1" text="TXD2"/>
				<interpretation key="2" text="SDA2"/>
				<interpretation key="3" text="MAT3.0"/>
			</field>
		  <field bitoffset="22" bitlength="2" name="P0.11" >
			  <interpretation key="0" text="GPIO Port 0.11"/>
				<interpretation key="1" text="RXD2"/>
				<interpretation key="2" text="SCL2"/>
				<interpretation key="3" text="MAT3.2"/>
			</field>
		  <field bitoffset="30" bitlength="2" name="P0.15" >
			  <interpretation key="0" text="GPIO Port 0.15"/>
				<interpretation key="1" text="TXD1"/>
				<interpretation key="2" text="SCK0"/>
				<interpretation key="3" text="SCK"/>
			</field>		  
		  </register>
		  
      <register name="LPC_PINCON_PINSEL1" description="Pin Function Select Register 1" address="0x4002c004" access="rw">
       <field bitoffset="0" bitlength="2" name="P0.16" >
			  <interpretation key="0" text="GPIO Port 0.16"/>
				<interpretation key="1" text="RXD1"/>
				<interpretation key="2" text="SSEL0"/>
				<interpretation key="3" text="SSEL"/>
			</field>
		  <field bitoffset="2" bitlength="2" name="P0.17" >
			  <interpretation key="0" text="GPIO Port 0.17"/>
				<interpretation key="1" text="CTS1"/>
				<interpretation key="2" text="MISO0"/>
				<interpretation key="3" text="MISO"/>
			</field>
		  <field bitoffset="4" bitlength="2" name="P0.18" >
			  <interpretation key="0" text="GPIO Port 0.18"/>
				<interpretation key="1" text="DCD1"/>
				<interpretation key="2" text="MOSI0"/>
				<interpretation key="3" text="MOSI"/>
			</field>
		  <field bitoffset="6" bitlength="2" name="P0.19" >
			  <interpretation key="0" text="GPIO Port 0.19"/>
				<interpretation key="1" text="DSR1"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="SDA1"/>
			</field>
		  <field bitoffset="8" bitlength="2" name="P0.20" >
			  <interpretation key="0" text="GPIO Port 0.20"/>
				<interpretation key="1" text="DTR1"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="SCL1"/>
			</field>
		  <field bitoffset="10" bitlength="2" name="P0.21" >
			  <interpretation key="0" text="GPIO Port 0.21"/>
				<interpretation key="1" text="RI1"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="RD1"/>
			</field>
		  <field bitoffset="12" bitlength="2" name="P0.22" >
			  <interpretation key="0" text="GPIO Port 0.22"/>
				<interpretation key="1" text="RTS1"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="TD1"/>
			</field>
		  <field bitoffset="14" bitlength="2" name="P0.23" >
			  <interpretation key="0" text="GPIO Port 0.23"/>
				<interpretation key="1" text="AD0.0"/>
				<interpretation key="2" text="I2SRX_CLK"/>
				<interpretation key="3" text="CAP3.0"/>
			</field>
		  <field bitoffset="16" bitlength="2" name="P0.24" >
			  <interpretation key="0" text="GPIO Port 0.24"/>
				<interpretation key="1" text="AD0.1"/>
				<interpretation key="2" text="I2SRX_WS"/>
				<interpretation key="3" text="CAP3.1"/>
			</field>
		  <field bitoffset="18" bitlength="2" name="P0.25" >
			  <interpretation key="0" text="GPIO Port 0.25"/>
				<interpretation key="1" text="AD0.2"/>
				<interpretation key="2" text="I2SRX_SDA"/>
				<interpretation key="3" text="TXD3"/>
			</field>
		  <field bitoffset="20" bitlength="2" name="P0.26" >
			  <interpretation key="0" text="GPIO Port 0.26"/>
				<interpretation key="1" text="AD0.3"/>
				<interpretation key="2" text="AOUT"/>
				<interpretation key="3" text="RXD3"/>
			</field>
		  <field bitoffset="22" bitlength="2" name="P0.27" >
			  <interpretation key="0" text="GPIO Port 0.27"/>
				<interpretation key="1" text="SDA0"/>
				<interpretation key="2" text="USB_SDA"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="24" bitlength="2" name="P0.28" >
			  <interpretation key="0" text="GPIO Port 0.28"/>
				<interpretation key="1" text="SCL0"/>
				<interpretation key="2" text="USB_SCL"/>
				<interpretation key="3" text="Reserved"/>
			</field>	
				<field bitoffset="26" bitlength="2" name="P0.29" >
			  <interpretation key="0" text="GPIO Port 0.29"/>
				<interpretation key="1" text="USB_D+"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>			
	<field bitoffset="28" bitlength="2" name="P0.30" >
			  <interpretation key="0" text="GPIO Port 0.30"/>
				<interpretation key="1" text="USB_D-"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>
				  
		  </register>
      
      <register name="LPC_PINCON_PINSEL2" description="Pin Function Select Register 2" address="0x4002c008" access="rw" >
       <field bitoffset="0" bitlength="2" name="P1.0" >
			  <interpretation key="0" text="GPIO Port 1.0"/>
				<interpretation key="1" text="ENET_TXD0"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="2" bitlength="2" name="P1.1" >
			  <interpretation key="0" text="GPIO Port 1.1"/>
				<interpretation key="1" text="ENET_TXD1"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="8" bitlength="2" name="P1.4" >
			  <interpretation key="0" text="GPIO Port 1.4"/>
				<interpretation key="1" text="ENET_TX_EN"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="16" bitlength="2" name="P1.8" >
			  <interpretation key="0" text="GPIO Port 1.8"/>
				<interpretation key="1" text="ENET_CRS"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="18" bitlength="2" name="P1.9" >
			  <interpretation key="0" text="GPIO Port 1.9"/>
				<interpretation key="1" text="ENET_RXD0"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="20" bitlength="2" name="P1.10" >
			  <interpretation key="0" text="GPIO Port 1.10"/>
				<interpretation key="1" text="ENET_RXD1"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="28" bitlength="2" name="P1.14" >
			  <interpretation key="0" text="GPIO Port 1.14"/>
				<interpretation key="1" text="ENET_RX_ER"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="30" bitlength="2" name="P1.15" >
			  <interpretation key="0" text="GPIO Port 1.15"/>
				<interpretation key="1" text="ENET_REF_CLK"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>		  
		  </register>
      
      <register name="LPC_PINCON_PINSEL3" description="Pin Function Select Register 3" address="0x4002c00c" access="rw" >
       <field bitoffset="0" bitlength="2" name="P1.16" >
			  <interpretation key="0" text="GPIO Port 1.16"/>
				<interpretation key="1" text="ENET_MDC"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="2" bitlength="2" name="P1.17" >
			  <interpretation key="0" text="GPIO Port 1.17"/>
				<interpretation key="1" text="ENET_MDIO"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="4" bitlength="2" name="P1.18" >
			  <interpretation key="0" text="GPIO Port 1.18"/>
				<interpretation key="1" text="USB_UP_LED"/>
				<interpretation key="2" text="PWM1.1"/>
				<interpretation key="3" text="CAP1.0"/>
			</field>
		  <field bitoffset="6" bitlength="2" name="P1.19" >
			  <interpretation key="0" text="GPIO Port 1.19"/>
				<interpretation key="1" text="MCOA0"/>
				<interpretation key="2" text="USB_PPWR"/>
				<interpretation key="3" text="CAP1.1"/>
			</field>
		  <field bitoffset="8" bitlength="2" name="P1.20" >
			  <interpretation key="0" text="GPIO Port 1.20"/>
				<interpretation key="1" text="MCI0"/>
				<interpretation key="2" text="PWM1.2"/>
				<interpretation key="3" text="SCK0"/>
			</field>
		  <field bitoffset="10" bitlength="2" name="P1.21" >
			  <interpretation key="0" text="GPIO Port 1.21"/>
				<interpretation key="1" text="MICABORT"/>
				<interpretation key="2" text="PWM1.3"/>
				<interpretation key="3" text="SSEL0"/>
			</field>
		  <field bitoffset="12" bitlength="2" name="P1.22" >
			  <interpretation key="0" text="GPIO Port 1.22"/>
				<interpretation key="1" text="MCOB0"/>
				<interpretation key="2" text="USB_PWRD"/>
				<interpretation key="3" text="MAT1.0"/>
			</field>
		  <field bitoffset="14" bitlength="2" name="P1.23" >
			  <interpretation key="0" text="GPIO Port 1.23"/>
				<interpretation key="1" text="MCI1"/>
				<interpretation key="2" text="PWM1.4"/>
				<interpretation key="3" text="MISO0"/>
			</field>
		  <field bitoffset="16" bitlength="2" name="P1.24" >
			  <interpretation key="0" text="GPIO Port 1.24"/>
				<interpretation key="1" text="MCI2"/>
				<interpretation key="2" text="PWM1.5"/>
				<interpretation key="3" text="MOSI0"/>
			</field>
		  <field bitoffset="18" bitlength="2" name="P1.25" >
			  <interpretation key="0" text="GPIO Port 1.25"/>
				<interpretation key="1" text="MCOA1"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="MAT1.1"/>
			</field>
		  <field bitoffset="20" bitlength="2" name="P1.26" >
			  <interpretation key="0" text="GPIO Port 1.26"/>
				<interpretation key="1" text="MCOB1"/>
				<interpretation key="2" text="PWM1.6"/>
				<interpretation key="3" text="CAP0.0"/>
			</field>
		  <field bitoffset="22" bitlength="2" name="P1.27" >
			  <interpretation key="0" text="GPIO Port 1.27"/>
				<interpretation key="1" text="CLKOUT"/>
				<interpretation key="2" text="USB_OVRCR"/>
				<interpretation key="3" text="CAP0.1"/>
			</field>
		  <field bitoffset="24" bitlength="2" name="P1.28" >
			  <interpretation key="0" text="GPIO Port 1.28"/>
				<interpretation key="1" text="MCOA2"/>
				<interpretation key="2" text="PCAP1.0"/>
				<interpretation key="3" text="MAT0.1"/>
			</field>	
			<field bitoffset="26" bitlength="2" name="P1.29" >
			  <interpretation key="0" text="GPIO Port 1.29"/>
				<interpretation key="1" text="MCOB2"/>
				<interpretation key="2" text="PCAP1.1"/>
				<interpretation key="3" text="MAT0.1"/>
			</field>
			<field bitoffset="28" bitlength="2" name="P1.30" >
			  <interpretation key="0" text="GPIO Port 1.30"/>
				<interpretation key="1" text="Reserved"/>
				<interpretation key="2" text="Vbus"/>
				<interpretation key="3" text="AD0.4"/>
			</field>
			<field bitoffset="30" bitlength="2" name="P1.31" >
			  <interpretation key="0" text="GPIO Port 1.31"/>
				<interpretation key="1" text="Reserved"/>
				<interpretation key="2" text="SCK1"/>
				<interpretation key="3" text="AD0.5"/>
			</field>	  
		  </register>
      
      <register name="LPC_PINCON_PINSEL4" description="Pin Function Select Register 4" address="0x4002c010" access="rw" >
       <field bitoffset="0" bitlength="2" name="P2.0" >
			  <interpretation key="0" text="GPIO Port 2.0"/>
				<interpretation key="1" text="PWM1.1"/>
				<interpretation key="2" text="TXD1"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="2" bitlength="2" name="P2.1" >
			  <interpretation key="0" text="GPIO Port 2.1"/>
				<interpretation key="1" text="PWM1.2"/>
				<interpretation key="2" text="RXD1"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="4" bitlength="2" name="P2.2" >
			  <interpretation key="0" text="GPIO Port 2.2"/>
				<interpretation key="1" text="PWM1.3"/>
				<interpretation key="2" text="CTS1"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="6" bitlength="2" name="P2.3" >
			  <interpretation key="0" text="GPIO Port 2.3"/>
				<interpretation key="1" text="PWM1.4"/>
				<interpretation key="2" text="DCD1"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="8" bitlength="2" name="P2.4" >
			  <interpretation key="0" text="GPIO Port 2.4"/>
				<interpretation key="1" text="PWM1.5"/>
				<interpretation key="2" text="DSR1"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="10" bitlength="2" name="P2.5" >
			  <interpretation key="0" text="GPIO Port 2.5"/>
				<interpretation key="1" text="PWM1.6"/>
				<interpretation key="2" text="DTR1"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="12" bitlength="2" name="P2.6" >
			  <interpretation key="0" text="GPIO Port 2.6"/>
				<interpretation key="1" text="PWM1.0"/>
				<interpretation key="2" text="RI1"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="14" bitlength="2" name="P2.7" >
			  <interpretation key="0" text="GPIO Port 2.7"/>
				<interpretation key="1" text="RD2"/>
				<interpretation key="2" text="RTS1"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="16" bitlength="2" name="P2.8" >
			  <interpretation key="0" text="GPIO Port 2.8"/>
				<interpretation key="1" text="TD2"/>
				<interpretation key="2" text="TXD2"/>
				<interpretation key="3" text="ENET_MDC"/>
			</field>
		  <field bitoffset="18" bitlength="2" name="P2.9" >
			  <interpretation key="0" text="GPIO Port 2.9"/>
				<interpretation key="1" text="USB_CONNECT"/>
				<interpretation key="2" text="RXD2"/>
				<interpretation key="3" text="ENET_MDIO"/>
			</field>
		  <field bitoffset="20" bitlength="2" name="P2.10" >
			  <interpretation key="0" text="GPIO Port 2.10"/>
				<interpretation key="1" text="EINT0"/>
				<interpretation key="2" text="NMI"/>
				<interpretation key="3" text="Reserved"/>
			</field>
		  <field bitoffset="22" bitlength="2" name="P2.11" >
			  <interpretation key="0" text="GPIO Port 2.11"/>
				<interpretation key="1" text="EINT"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="I2STX_CLK"/>
			</field>
		  <field bitoffset="24" bitlength="2" name="P2.12" >
			  <interpretation key="0" text="GPIO Port 2.12"/>
				<interpretation key="1" text="EINT"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="I2STX_WS"/>
			</field>
			<field bitoffset="26" bitlength="2" name="P2.13" >
			  <interpretation key="0" text="GPIO Port 2.13"/>
				<interpretation key="1" text="EINT"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="I2STX_SDA"/>
			</field>	  
		  </register>
      
      <register name="LPC_PINCON_PINSEL7" description="Pin Function Select Register 7" address="0x4002c01c" access="rw" >
       <field bitoffset="18" bitlength="2" name="P3.25" >
			  <interpretation key="0" text="GPIO Port 3.25"/>
				<interpretation key="1" text="Reserved"/>
				<interpretation key="2" text="MAT0.0"/>
				<interpretation key="3" text="PWM1.1"/>
			</field>
		  <field bitoffset="20" bitlength="2" name="P3.26" >
			  <interpretation key="0" text="GPIO Port 3.26"/>
				<interpretation key="1" text="STCLK"/>
				<interpretation key="2" text="MAT0.1"/>
				<interpretation key="3" text="PWM1.3"/>
			</field>
	  
		  </register>
      
      <register name="LPC_PINCON_PINSEL9" description="Pin Function Select Register 9" address="0x4002c024" access="rw" >
       <field bitoffset="24" bitlength="2" name="P4.28" >
			  <interpretation key="0" text="GPIO Port 4.28"/>
				<interpretation key="1" text="RX_MCLK"/>
				<interpretation key="2" text="MAT2.0"/>
				<interpretation key="3" text="TXD3"/>
			</field>
		  <field bitoffset="24" bitlength="2" name="P4.29" >
			  <interpretation key="0" text="GPIO Port 4.29"/>
				<interpretation key="1" text="TX_MCLK"/>
				<interpretation key="2" text="MAT2.1"/>
				<interpretation key="3" text="RXD3"/>
			</field>	  
		  </register>
      
      <register name="LPC_PINCON_PINSEL10" description="Pin Function Select Register 10" address="0x4002c028" access="rw" >
       <field bitoffset="3" bitlength="1" name="GPIO/TRACE" description="TPIU interface pins control" >
			  <interpretation key="0" text="TPIU interface is disabled"/>
				<interpretation key="1" text="TPIU interface is enable"/>
			</field>		  
		  </register>
      
      <register name="LPC_PINCON_PINMODE0" description="Pin Mode select register 0" address="0x4002c040" access="rw" >
        <field bitoffset="0" bitlength="2" name="P0.0" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="2" bitlength="2" name="P0.1" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="4" bitlength="2" name="P0.2" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="6" bitlength="2" name="P0.3" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="8" bitlength="2" name="P0.4" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="10" bitlength="2" name="P0.5" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="12" bitlength="2" name="P0.6" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="14" bitlength="2" name="P0.7" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="16" bitlength="2" name="P0.8" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="18" bitlength="2" name="P0.9" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="20" bitlength="2" name="P0.10" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="22" bitlength="2" name="P0.11" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="30" bitlength="2" name="P0.15" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>		  
	   
      </register>
      <register name="LPC_PINCON_PINMODE1" description="Pin Mode select register 1" address="0x4002c044" access="rw" >
		  <field bitoffset="0" bitlength="2" name="P0.16" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="2" bitlength="2" name="P0.17" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="4" bitlength="2" name="P0.18" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="6" bitlength="2" name="P0.19" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="8" bitlength="2" name="P0.20" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="10" bitlength="2" name="P0.21" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="12" bitlength="2" name="P0.22" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="14" bitlength="2" name="P0.23" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="16" bitlength="2" name="P0.24" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="18" bitlength="2" name="P0.25" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="20" bitlength="2" name="P0.26" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
				  
		  </register>
      <register name="LPC_PINCON_PINMODE2" description="Pin Mode select register 2" address="0x4002c048" access="rw" >
		  <field bitoffset="0" bitlength="2" name="P1.0" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="2" bitlength="2" name="P1.1" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="8" bitlength="2" name="P1.4" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="16" bitlength="2" name="P1.8" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="18" bitlength="2" name="P1.9" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="20" bitlength="2" name="P1.10" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="28" bitlength="2" name="P1.14" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="30" bitlength="2" name="P1.15" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>		  
		  </register>
      <register name="LPC_PINCON_PINMODE3" description="Pin Mode select register 3" address="0x4002c04c" access="rw" >
		   <field bitoffset="0" bitlength="2" name="P1.16" >
			<interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="2" bitlength="2" name="P1.17" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="4" bitlength="2" name="P1.18" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="6" bitlength="2" name="P1.19" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="8" bitlength="2" name="P1.20" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="10" bitlength="2" name="P1.21" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="12" bitlength="2" name="P1.22" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="14" bitlength="2" name="P1.23" >
			<interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="16" bitlength="2" name="P1.24" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="18" bitlength="2" name="P1.25" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="20" bitlength="2" name="P1.26" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="22" bitlength="2" name="P1.27" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="24" bitlength="2" name="P1.28" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>	
			<field bitoffset="26" bitlength="2" name="P1.29" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
			<field bitoffset="28" bitlength="2" name="P1.30" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
			<field bitoffset="30" bitlength="2" name="P1.31" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>	  
		  </register>
      <register name="LPC_PINCON_PINMODE4" description="Pin Mode select register 4" address="0x4002c050" access="rw" >
		    <field bitoffset="0" bitlength="2" name="P2.0" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="2" bitlength="2" name="P2.1" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="4" bitlength="2" name="P2.2" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="6" bitlength="2" name="P2.3" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="8" bitlength="2" name="P2.4" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="10" bitlength="2" name="P2.5" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="12" bitlength="2" name="P2.6" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="14" bitlength="2" name="P2.7" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="16" bitlength="2" name="P2.8" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="18" bitlength="2" name="P2.9" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="20" bitlength="2" name="P2.10" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="22" bitlength="2" name="P2.11" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="24" bitlength="2" name="P2.12" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
			<field bitoffset="26" bitlength="2" name="P2.13" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>	  
		  </register>
      <register name="LPC_PINCON_PINMODE7" description="Pin Mode select register 7" address="0x4002c05c" access="rw" >
		   <field bitoffset="18" bitlength="2" name="P3.25" >
			 <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="20" bitlength="2" name="P3.26" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
	  
		  </register>
      <register name="LPC_PINCON_PINMODE9" description="Pin Mode select register 9" address="0x4002c064" access="rw" > 
		<field bitoffset="24" bitlength="2" name="P4.28" >
			  <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>
		  <field bitoffset="24" bitlength="2" name="P4.29" >
			   <interpretation key="0" text="pull-up resistor"/>
				<interpretation key="1" text="repeater mode"/>
				<interpretation key="2" text="neither pull-up or pull-down"/>
				<interpretation key="3" text="pull-down resistor"/>
			</field>	  
		  </register>
      <register name="LPC_PINCON_PINMODE_OD0" description="Open Drain Pin Mode select register 1 enable (0-11)(15-26)(29-30) Port 0" address="0x4002c068" access="rw" />
      <register name="LPC_PINCON_PINMODE_OD1" description="Open Drain Pin Mode select register 1 enable (0-1)(4)(8-10)(14-31) Port 1" address="0x4002c06c" access="rw" />
      <register name="LPC_PINCON_PINMODE_OD2" description="Open Drain Pin Mode select register 1 enable (0-13) Port 2" address="0x4002c070" access="rw" />
      <register name="LPC_PINCON_PINMODE_OD3" description="Open Drain Pin Mode select register 1 enable (25-26) Port 3" address="0x4002c074" access="rw" />
      <register name="LPC_PINCON_PINMODE_OD4" description="Open Drain Pin Mode select register 1 enable (28-29) Port 4" address="0x4002c078" access="rw" />
      <register name="LPC_PINCON_I2CPADCFG" description="" address="0x4002c07c" access="rw" >
		  <field bitoffset="0" bitlength="1" name="SDADRV0" description="Drive mode control for the SDA0 pin, P0.27." >
			  <interpretation key="0" text="The SDA0 pin is in the standard drive mode."/>
				<interpretation key="1" text="The SDA0 pin is in Fast Mode Plus drive mode."/>
			</field>
			<field bitoffset="1" bitlength="1" name="SDAI2C0" description="I2C mode control for the SDA0 pin, P0.27.">
			  <interpretation key="0" text="The SDA0 pin has I2C glitch filtering and slew rate control enabled."/>
				<interpretation key="1" text="The SDA0 pin has I2C glitch filtering and slew rate control disabled."/>
			</field>
			<field bitoffset="2" bitlength="1" name="SCLDRV0" description="Drive mode control for the SCL0 pin, P0.28.">
			  <interpretation key="0" text="The SCL0 pin is in the standard drive mode."/>
				<interpretation key="1" text="The SCL0 pin is in Fast Mode Plus drive mode."/>
			</field>
			<field bitoffset="3" bitlength="1" name="SCLI2C0" description="I2C mode control for the SCL0 pin, P0.28.">
			  <interpretation key="0" text="The SCL0 pin has I2C glitch filtering and slew rate control enabled."/>
				<interpretation key="1" text="The SCL0 pin has I2C glitch filtering and slew rate control disabled."/>
			</field>
		  </register>
    </registergroup>
  </group>
  <group name="LPC_GPIO" description="General Purpose Input/Output (GPIO)">
    <registergroup name="LPC_GPIO0" description="">
      <register name="LPC_GPIO0_FIODIR" description="" address="0x2009c000" access="rw" />
      <register name="LPC_GPIO0_FIODIR0" description="" address="0x2009c000" access="rw" size="1" />
      <register name="LPC_GPIO0_FIODIR1" description="" address="0x2009c001" access="rw" size="1" />
      <register name="LPC_GPIO0_FIODIR2" description="" address="0x2009c002" access="rw" size="1" />
      <register name="LPC_GPIO0_FIODIR3" description="" address="0x2009c003" access="rw" size="1" />
      <register name="LPC_GPIO0_FIODIRL" description="" address="0x2009c000" access="rw" size="2" />
      <register name="LPC_GPIO0_FIODIRU" description="" address="0x2009c002" access="rw" size="2" />
      <register name="LPC_GPIO0_FIOMASK" description="" address="0x2009c010" access="rw" />
      <register name="LPC_GPIO0_FIOMASK0" description="" address="0x2009c010" access="rw" size="1" />
      <register name="LPC_GPIO0_FIOMASK1" description="" address="0x2009c011" access="rw" size="1" />
      <register name="LPC_GPIO0_FIOMASK2" description="" address="0x2009c012" access="rw" size="1" />
      <register name="LPC_GPIO0_FIOMASK3" description="" address="0x2009c013" access="rw" size="1" />
      <register name="LPC_GPIO0_FIOMASKL" description="" address="0x2009c010" access="rw" size="2" />
      <register name="LPC_GPIO0_FIOMASKU" description="" address="0x2009c012" access="rw" size="2" />
      <register name="LPC_GPIO0_FIOPIN" description="" address="0x2009c014" access="rw" />
      <register name="LPC_GPIO0_FIOPIN0" description="" address="0x2009c014" access="rw" size="1" />
      <register name="LPC_GPIO0_FIOPIN1" description="" address="0x2009c015" access="rw" size="1" />
      <register name="LPC_GPIO0_FIOPIN2" description="" address="0x2009c016" access="rw" size="1" />
      <register name="LPC_GPIO0_FIOPIN3" description="" address="0x2009c017" access="rw" size="1" />
      <register name="LPC_GPIO0_FIOPINL" description="" address="0x2009c014" access="rw" size="2" />
      <register name="LPC_GPIO0_FIOPINU" description="" address="0x2009c016" access="rw" size="2" />
      <register name="LPC_GPIO0_FIOSET" description="" address="0x2009c018" access="rw" />
      <register name="LPC_GPIO0_FIOSET0" description="" address="0x2009c018" access="rw" size="1" />
      <register name="LPC_GPIO0_FIOSET1" description="" address="0x2009c019" access="rw" size="1" />
      <register name="LPC_GPIO0_FIOSET2" description="" address="0x2009c01a" access="rw" size="1" />
      <register name="LPC_GPIO0_FIOSET3" description="" address="0x2009c01b" access="rw" size="1" />
      <register name="LPC_GPIO0_FIOSETL" description="" address="0x2009c018" access="rw" size="2" />
      <register name="LPC_GPIO0_FIOSETU" description="" address="0x2009c01a" access="rw" size="2" />
      <register name="LPC_GPIO0_FIOCLR" description="" address="0x2009c01c" access="wo" />
      <register name="LPC_GPIO0_FIOCLR0" description="" address="0x2009c01c" access="wo" size="1" />
      <register name="LPC_GPIO0_FIOCLR1" description="" address="0x2009c01d" access="wo" size="1" />
      <register name="LPC_GPIO0_FIOCLR2" description="" address="0x2009c01e" access="wo" size="1" />
      <register name="LPC_GPIO0_FIOCLR3" description="" address="0x2009c01f" access="wo" size="1" />
      <register name="LPC_GPIO0_FIOCLRL" description="" address="0x2009c01c" access="wo" size="2" />
      <register name="LPC_GPIO0_FIOCLRU" description="" address="0x2009c01e" access="wo" size="2" />
    </registergroup>
    <registergroup name="LPC_GPIO1" description="">
      <register name="LPC_GPIO1_FIODIR" description="" address="0x2009c020" access="rw" />
      <register name="LPC_GPIO1_FIODIR0" description="" address="0x2009c020" access="rw" size="1" />
      <register name="LPC_GPIO1_FIODIR1" description="" address="0x2009c021" access="rw" size="1" />
      <register name="LPC_GPIO1_FIODIR2" description="" address="0x2009c022" access="rw" size="1" />
      <register name="LPC_GPIO1_FIODIR3" description="" address="0x2009c023" access="rw" size="1" />
      <register name="LPC_GPIO1_FIODIRL" description="" address="0x2009c020" access="rw" size="2" />
      <register name="LPC_GPIO1_FIODIRU" description="" address="0x2009c022" access="rw" size="2" />
      <register name="LPC_GPIO1_FIOMASK" description="" address="0x2009c030" access="rw" />
      <register name="LPC_GPIO1_FIOMASK0" description="" address="0x2009c030" access="rw" size="1" />
      <register name="LPC_GPIO1_FIOMASK1" description="" address="0x2009c031" access="rw" size="1" />
      <register name="LPC_GPIO1_FIOMASK2" description="" address="0x2009c032" access="rw" size="1" />
      <register name="LPC_GPIO1_FIOMASK3" description="" address="0x2009c033" access="rw" size="1" />
      <register name="LPC_GPIO1_FIOMASKL" description="" address="0x2009c030" access="rw" size="2" />
      <register name="LPC_GPIO1_FIOMASKU" description="" address="0x2009c032" access="rw" size="2" />
      <register name="LPC_GPIO1_FIOPIN" description="" address="0x2009c034" access="rw" />
      <register name="LPC_GPIO1_FIOPIN0" description="" address="0x2009c034" access="rw" size="1" />
      <register name="LPC_GPIO1_FIOPIN1" description="" address="0x2009c035" access="rw" size="1" />
      <register name="LPC_GPIO1_FIOPIN2" description="" address="0x2009c036" access="rw" size="1" />
      <register name="LPC_GPIO1_FIOPIN3" description="" address="0x2009c037" access="rw" size="1" />
      <register name="LPC_GPIO1_FIOPINL" description="" address="0x2009c034" access="rw" size="2" />
      <register name="LPC_GPIO1_FIOPINU" description="" address="0x2009c036" access="rw" size="2" />
      <register name="LPC_GPIO1_FIOSET" description="" address="0x2009c038" access="rw" />
      <register name="LPC_GPIO1_FIOSET0" description="" address="0x2009c038" access="rw" size="1" />
      <register name="LPC_GPIO1_FIOSET1" description="" address="0x2009c039" access="rw" size="1" />
      <register name="LPC_GPIO1_FIOSET2" description="" address="0x2009c03a" access="rw" size="1" />
      <register name="LPC_GPIO1_FIOSET3" description="" address="0x2009c03b" access="rw" size="1" />
      <register name="LPC_GPIO1_FIOSETL" description="" address="0x2009c038" access="rw" size="2" />
      <register name="LPC_GPIO1_FIOSETU" description="" address="0x2009c03a" access="rw" size="2" />
      <register name="LPC_GPIO1_FIOCLR" description="" address="0x2009c03c" access="wo" />
      <register name="LPC_GPIO1_FIOCLR0" description="" address="0x2009c03c" access="wo" size="1" />
      <register name="LPC_GPIO1_FIOCLR1" description="" address="0x2009c03d" access="wo" size="1" />
      <register name="LPC_GPIO1_FIOCLR2" description="" address="0x2009c03e" access="wo" size="1" />
      <register name="LPC_GPIO1_FIOCLR3" description="" address="0x2009c03f" access="wo" size="1" />
      <register name="LPC_GPIO1_FIOCLRL" description="" address="0x2009c03c" access="wo" size="2" />
      <register name="LPC_GPIO1_FIOCLRU" description="" address="0x2009c03e" access="wo" size="2" />
    </registergroup>
    <registergroup name="LPC_GPIO2" description="">
      <register name="LPC_GPIO2_FIODIR" description="" address="0x2009c040" access="rw" />
      <register name="LPC_GPIO2_FIODIR0" description="" address="0x2009c040" access="rw" size="1" />
      <register name="LPC_GPIO2_FIODIR1" description="" address="0x2009c041" access="rw" size="1" />
      <register name="LPC_GPIO2_FIODIR2" description="" address="0x2009c042" access="rw" size="1" />
      <register name="LPC_GPIO2_FIODIR3" description="" address="0x2009c043" access="rw" size="1" />
      <register name="LPC_GPIO2_FIODIRL" description="" address="0x2009c040" access="rw" size="2" />
      <register name="LPC_GPIO2_FIODIRU" description="" address="0x2009c042" access="rw" size="2" />
      <register name="LPC_GPIO2_FIOMASK" description="" address="0x2009c050" access="rw" />
      <register name="LPC_GPIO2_FIOMASK0" description="" address="0x2009c050" access="rw" size="1" />
      <register name="LPC_GPIO2_FIOMASK1" description="" address="0x2009c051" access="rw" size="1" />
      <register name="LPC_GPIO2_FIOMASK2" description="" address="0x2009c052" access="rw" size="1" />
      <register name="LPC_GPIO2_FIOMASK3" description="" address="0x2009c053" access="rw" size="1" />
      <register name="LPC_GPIO2_FIOMASKL" description="" address="0x2009c050" access="rw" size="2" />
      <register name="LPC_GPIO2_FIOMASKU" description="" address="0x2009c052" access="rw" size="2" />
      <register name="LPC_GPIO2_FIOPIN" description="" address="0x2009c054" access="rw" />
      <register name="LPC_GPIO2_FIOPIN0" description="" address="0x2009c054" access="rw" size="1" />
      <register name="LPC_GPIO2_FIOPIN1" description="" address="0x2009c055" access="rw" size="1" />
      <register name="LPC_GPIO2_FIOPIN2" description="" address="0x2009c056" access="rw" size="1" />
      <register name="LPC_GPIO2_FIOPIN3" description="" address="0x2009c057" access="rw" size="1" />
      <register name="LPC_GPIO2_FIOPINL" description="" address="0x2009c054" access="rw" size="2" />
      <register name="LPC_GPIO2_FIOPINU" description="" address="0x2009c056" access="rw" size="2" />
      <register name="LPC_GPIO2_FIOSET" description="" address="0x2009c058" access="rw" />
      <register name="LPC_GPIO2_FIOSET0" description="" address="0x2009c058" access="rw" size="1" />
      <register name="LPC_GPIO2_FIOSET1" description="" address="0x2009c059" access="rw" size="1" />
      <register name="LPC_GPIO2_FIOSET2" description="" address="0x2009c05a" access="rw" size="1" />
      <register name="LPC_GPIO2_FIOSET3" description="" address="0x2009c05b" access="rw" size="1" />
      <register name="LPC_GPIO2_FIOSETL" description="" address="0x2009c058" access="rw" size="2" />
      <register name="LPC_GPIO2_FIOSETU" description="" address="0x2009c05a" access="rw" size="2" />
      <register name="LPC_GPIO2_FIOCLR" description="" address="0x2009c05c" access="wo" />
      <register name="LPC_GPIO2_FIOCLR0" description="" address="0x2009c05c" access="wo" size="1" />
      <register name="LPC_GPIO2_FIOCLR1" description="" address="0x2009c05d" access="wo" size="1" />
      <register name="LPC_GPIO2_FIOCLR2" description="" address="0x2009c05e" access="wo" size="1" />
      <register name="LPC_GPIO2_FIOCLR3" description="" address="0x2009c05f" access="wo" size="1" />
      <register name="LPC_GPIO2_FIOCLRL" description="" address="0x2009c05c" access="wo" size="2" />
      <register name="LPC_GPIO2_FIOCLRU" description="" address="0x2009c05e" access="wo" size="2" />
    </registergroup>
    <registergroup name="LPC_GPIO3" description="">
      <register name="LPC_GPIO3_FIODIR" description="" address="0x2009c060" access="rw" />
      <register name="LPC_GPIO3_FIODIR0" description="" address="0x2009c060" access="rw" size="1" />
      <register name="LPC_GPIO3_FIODIR1" description="" address="0x2009c061" access="rw" size="1" />
      <register name="LPC_GPIO3_FIODIR2" description="" address="0x2009c062" access="rw" size="1" />
      <register name="LPC_GPIO3_FIODIR3" description="" address="0x2009c063" access="rw" size="1" />
      <register name="LPC_GPIO3_FIODIRL" description="" address="0x2009c060" access="rw" size="2" />
      <register name="LPC_GPIO3_FIODIRU" description="" address="0x2009c062" access="rw" size="2" />
      <register name="LPC_GPIO3_FIOMASK" description="" address="0x2009c070" access="rw" />
      <register name="LPC_GPIO3_FIOMASK0" description="" address="0x2009c070" access="rw" size="1" />
      <register name="LPC_GPIO3_FIOMASK1" description="" address="0x2009c071" access="rw" size="1" />
      <register name="LPC_GPIO3_FIOMASK2" description="" address="0x2009c072" access="rw" size="1" />
      <register name="LPC_GPIO3_FIOMASK3" description="" address="0x2009c073" access="rw" size="1" />
      <register name="LPC_GPIO3_FIOMASKL" description="" address="0x2009c070" access="rw" size="2" />
      <register name="LPC_GPIO3_FIOMASKU" description="" address="0x2009c072" access="rw" size="2" />
      <register name="LPC_GPIO3_FIOPIN" description="" address="0x2009c074" access="rw" />
      <register name="LPC_GPIO3_FIOPIN0" description="" address="0x2009c074" access="rw" size="1" />
      <register name="LPC_GPIO3_FIOPIN1" description="" address="0x2009c075" access="rw" size="1" />
      <register name="LPC_GPIO3_FIOPIN2" description="" address="0x2009c076" access="rw" size="1" />
      <register name="LPC_GPIO3_FIOPIN3" description="" address="0x2009c077" access="rw" size="1" />
      <register name="LPC_GPIO3_FIOPINL" description="" address="0x2009c074" access="rw" size="2" />
      <register name="LPC_GPIO3_FIOPINU" description="" address="0x2009c076" access="rw" size="2" />
      <register name="LPC_GPIO3_FIOSET" description="" address="0x2009c078" access="rw" />
      <register name="LPC_GPIO3_FIOSET0" description="" address="0x2009c078" access="rw" size="1" />
      <register name="LPC_GPIO3_FIOSET1" description="" address="0x2009c079" access="rw" size="1" />
      <register name="LPC_GPIO3_FIOSET2" description="" address="0x2009c07a" access="rw" size="1" />
      <register name="LPC_GPIO3_FIOSET3" description="" address="0x2009c07b" access="rw" size="1" />
      <register name="LPC_GPIO3_FIOSETL" description="" address="0x2009c078" access="rw" size="2" />
      <register name="LPC_GPIO3_FIOSETU" description="" address="0x2009c07a" access="rw" size="2" />
      <register name="LPC_GPIO3_FIOCLR" description="" address="0x2009c07c" access="wo" />
      <register name="LPC_GPIO3_FIOCLR0" description="" address="0x2009c07c" access="wo" size="1" />
      <register name="LPC_GPIO3_FIOCLR1" description="" address="0x2009c07d" access="wo" size="1" />
      <register name="LPC_GPIO3_FIOCLR2" description="" address="0x2009c07e" access="wo" size="1" />
      <register name="LPC_GPIO3_FIOCLR3" description="" address="0x2009c07f" access="wo" size="1" />
      <register name="LPC_GPIO3_FIOCLRL" description="" address="0x2009c07c" access="wo" size="2" />
      <register name="LPC_GPIO3_FIOCLRU" description="" address="0x2009c07e" access="wo" size="2" />
    </registergroup>
    <registergroup name="LPC_GPIO4" description="">
      <register name="LPC_GPIO4_FIODIR" description="" address="0x2009c080" access="rw" />
      <register name="LPC_GPIO4_FIODIR0" description="" address="0x2009c080" access="rw" size="1" />
      <register name="LPC_GPIO4_FIODIR1" description="" address="0x2009c081" access="rw" size="1" />
      <register name="LPC_GPIO4_FIODIR2" description="" address="0x2009c082" access="rw" size="1" />
      <register name="LPC_GPIO4_FIODIR3" description="" address="0x2009c083" access="rw" size="1" />
      <register name="LPC_GPIO4_FIODIRL" description="" address="0x2009c080" access="rw" size="2" />
      <register name="LPC_GPIO4_FIODIRU" description="" address="0x2009c082" access="rw" size="2" />
      <register name="LPC_GPIO4_FIOMASK" description="" address="0x2009c090" access="rw" />
      <register name="LPC_GPIO4_FIOMASK0" description="" address="0x2009c090" access="rw" size="1" />
      <register name="LPC_GPIO4_FIOMASK1" description="" address="0x2009c091" access="rw" size="1" />
      <register name="LPC_GPIO4_FIOMASK2" description="" address="0x2009c092" access="rw" size="1" />
      <register name="LPC_GPIO4_FIOMASK3" description="" address="0x2009c093" access="rw" size="1" />
      <register name="LPC_GPIO4_FIOMASKL" description="" address="0x2009c090" access="rw" size="2" />
      <register name="LPC_GPIO4_FIOMASKU" description="" address="0x2009c092" access="rw" size="2" />
      <register name="LPC_GPIO4_FIOPIN" description="" address="0x2009c094" access="rw" />
      <register name="LPC_GPIO4_FIOPIN0" description="" address="0x2009c094" access="rw" size="1" />
      <register name="LPC_GPIO4_FIOPIN1" description="" address="0x2009c095" access="rw" size="1" />
      <register name="LPC_GPIO4_FIOPIN2" description="" address="0x2009c096" access="rw" size="1" />
      <register name="LPC_GPIO4_FIOPIN3" description="" address="0x2009c097" access="rw" size="1" />
      <register name="LPC_GPIO4_FIOPINL" description="" address="0x2009c094" access="rw" size="2" />
      <register name="LPC_GPIO4_FIOPINU" description="" address="0x2009c096" access="rw" size="2" />
      <register name="LPC_GPIO4_FIOSET" description="" address="0x2009c098" access="rw" />
      <register name="LPC_GPIO4_FIOSET0" description="" address="0x2009c098" access="rw" size="1" />
      <register name="LPC_GPIO4_FIOSET1" description="" address="0x2009c099" access="rw" size="1" />
      <register name="LPC_GPIO4_FIOSET2" description="" address="0x2009c09a" access="rw" size="1" />
      <register name="LPC_GPIO4_FIOSET3" description="" address="0x2009c09b" access="rw" size="1" />
      <register name="LPC_GPIO4_FIOSETL" description="" address="0x2009c098" access="rw" size="2" />
      <register name="LPC_GPIO4_FIOSETU" description="" address="0x2009c09a" access="rw" size="2" />
      <register name="LPC_GPIO4_FIOCLR" description="" address="0x2009c09c" access="wo" />
      <register name="LPC_GPIO4_FIOCLR0" description="" address="0x2009c09c" access="wo" size="1" />
      <register name="LPC_GPIO4_FIOCLR1" description="" address="0x2009c09d" access="wo" size="1" />
      <register name="LPC_GPIO4_FIOCLR2" description="" address="0x2009c09e" access="wo" size="1" />
      <register name="LPC_GPIO4_FIOCLR3" description="" address="0x2009c09f" access="wo" size="1" />
      <register name="LPC_GPIO4_FIOCLRL" description="" address="0x2009c09c" access="wo" size="2" />
      <register name="LPC_GPIO4_FIOCLRU" description="" address="0x2009c09e" access="wo" size="2" />
    </registergroup>
  </group>
  <group name="LPC_GPIOINT" description="">
    <registergroup name="LPC_GPIOINT" description="">
      <register name="LPC_GPIOINT_IntStatus" description="GPIO overall Interrupt Status register" address="0x40028080" access="ro" >
		  <field bitoffset="0" bitlength="1" name="P0Int" description="Port 0 GPIO interrupt pending ">
			  <interpretation key="0" text="There are no pending interrupts on Port 0. "/>
				<interpretation key="1" text="There is at least one pending interrupt on Port 0."/>
			</field>
			<field bitoffset="2" bitlength="1" name="P2Int" description="Port 2 GPIO interrupt pending ">
			  <interpretation key="0" text="There are no pending interrupts on Port 2. "/>
				<interpretation key="1" text="There is at least one pending interrupt on Port 2."/>
			</field>
		  
		  </register>
      <register name="LPC_GPIOINT_IO0IntStatR" description="GPIO Interrupt Status for port 0 Rising Edge Interrupt 1- interrupt generated (0-11)(15-30)" address="0x40028084" access="ro" />
      <register name="LPC_GPIOINT_IO0IntStatF" description="GPIO Interrupt Status for port 0 Falling Edge Interrupt 1- interrupt generated (0-11)(15-30)" address="0x40028088" access="ro" />
      <register name="LPC_GPIOINT_IO0IntClr" description="GPIO Interrupt Clear register for port 0. 1- cleared (0-11)(15-30)" address="0x4002808c" access="wo" />
      <register name="LPC_GPIOINT_IO0IntEnR" description="GPIO Interrupt Enable for port 0 Rising Edge 1-enable (0-11)(15-30)" address="0x40028090" access="rw" />
      <register name="LPC_GPIOINT_IO0IntEnF" description="GPIO Interrupt Enable for port 0 Falling Edge 1-enable (0-11)(15-30)" address="0x40028094" access="rw" />
      <register name="LPC_GPIOINT_IO2IntStatR" description="GPIO Interrupt Status for port 2 Rising Edge Interrupt 1- interrupt generated (0-13)" address="0x400280a4" access="ro" />
      <register name="LPC_GPIOINT_IO2IntStatF" description="GPIO Interrupt Status for port 2 Falling Edge Interrupt 1- interrupt generated (0-13)" address="0x400280a8" access="ro" />
      <register name="LPC_GPIOINT_IO2IntClr" description="GPIO Interrupt Clear register for port 2. 1- cleared (0-13)" address="0x400280ac" access="wo" />
      <register name="LPC_GPIOINT_IO2IntEnR" description="GPIO Interrupt Enable for port 2 Rising Edge 1-enable (0-13)" address="0x400280b0" access="rw" />
      <register name="LPC_GPIOINT_IO2IntEnF" description="GPIO Interrupt Enable for port 2 Falling Edge 1-enable (0-13)" address="0x400280b4" access="rw" />
    </registergroup>
  </group>
  <group name="LPC_TIM" description="Timer 0/1/2/3">
    <registergroup name="LPC_TIM0" description="">
      <register name="LPC_TIM0_IR" description="Interrupt Register Timer0" address="0x40004000" access="rw" >
		  <field bitoffset="0" bitlength="1" name="MR0 Interrupt " description="Interrupt flag for match channel 0." />
		  <field bitoffset="1" bitlength="1" name="MR1 Interrupt " description="Interrupt flag for match channel 1." />
		  <field bitoffset="2" bitlength="1" name="MR2 Interrupt " description="Interrupt flag for match channel 2." />
		  <field bitoffset="3" bitlength="1" name="MR3 Interrupt " description="Interrupt flag for match channel 3." />
		  <field bitoffset="4" bitlength="1" name="CR0 Interrupt " description="Interrupt flag for capture channel 0 event." />
		  <field bitoffset="5" bitlength="1" name="CR1 Interrupt " description="Interrupt flag for capture channel 1 event." />
		  </register>
      <register name="LPC_TIM0_TCR" description="Timer Control Register" address="0x40004004" access="rw" >
		  <field bitoffset="0" bitlength="1" name="Counter Reset" description="Enable Timer" >
				<interpretation key="0" text="Timer disable"/>
				<interpretation key="1" text="Timer enable"/>
			</field>
		  <field bitoffset="1" bitlength="1" name="Counter Reset" description="reset on the next positive edge of PCLK" />
		  </register>
      <register name="LPC_TIM0_TC" description="Timer Counter registers" address="0x40004008" access="rw" />
      <register name="LPC_TIM0_PR" description="Prescale register - 32 bit " address="0x4000400c" access="rw" />
      <register name="LPC_TIM0_PC" description="Prescale Counter register - 32 bit" address="0x40004010" access="rw" />
      <register name="LPC_TIM0_MCR" description="Match Control Register" address="0x40004014" access="rw" >
		  <field bitoffset="0" bitlength="1" name="MR0I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR0"/>
			</field>
			<field bitoffset="1" bitlength="1" name="MROR" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR0"/>
			</field>
			<field bitoffset="2" bitlength="1" name="MROS" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR0"/>
			</field>
			<field bitoffset="3" bitlength="1" name="MR1I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR1"/>
			</field>
			<field bitoffset="4" bitlength="1" name="MR1R" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR1"/>
			</field>
			<field bitoffset="5" bitlength="1" name="MR1S" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR1"/>
			</field>
			<field bitoffset="6" bitlength="1" name="MR2I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR2"/>
			</field>
			<field bitoffset="7" bitlength="1" name="MR2R" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR2"/>
			</field>
			<field bitoffset="8" bitlength="1" name="MR2S" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR2"/>
			</field>
			<field bitoffset="9" bitlength="1" name="MR3I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR3"/>
			</field>
			<field bitoffset="10" bitlength="1" name="MR3R" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR3"/>
			</field>
			<field bitoffset="11" bitlength="1" name="MR3S" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR3"/>
			</field>
			
		</register>
      <register name="LPC_TIM0_MR0" description="Match Register" address="0x40004018" access="rw" />
      <register name="LPC_TIM0_MR1" description="Match Register" address="0x4000401c" access="rw" />
      <register name="LPC_TIM0_MR2" description="Match Register" address="0x40004020" access="rw" />
      <register name="LPC_TIM0_MR3" description="Match Register" address="0x40004024" access="rw" />
      <register name="LPC_TIM0_CCR" description="Capture Control Register" address="0x40004028" access="rw" >
		   <field bitoffset="0" bitlength="1" name="CAP0RE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP0.0 rising edge"/>
			</field>
			<field bitoffset="1" bitlength="1" name="CAP0FE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP0.0 falling edge"/>
			</field>
			<field bitoffset="2" bitlength="1" name="CAP0I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on CAP0.0 event"/>
			</field>
			<field bitoffset="3" bitlength="1" name="CAP1RE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP0.1 rising edge"/>
			</field>
			<field bitoffset="4" bitlength="1" name="CAP1FE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP0.1 falling edge"/>
			</field>
			<field bitoffset="5" bitlength="1" name="CAP1I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on CAP0.1 event"/>
			</field>
		  </register>
      <register name="LPC_TIM0_CR0" description="Capture Register" address="0x4000402c" access="ro" />
      <register name="LPC_TIM0_CR1" description="Capture Register" address="0x40004030" access="ro" />
      <register name="LPC_TIM0_EMR" description="External Match Register" address="0x4000403c" access="rw" >
		  <field bitoffset="0" bitlength="1" name="EM0" />
		  <field bitoffset="1" bitlength="1" name="EM1" />
		  <field bitoffset="2" bitlength="1" name="EM2" />
		  <field bitoffset="3" bitlength="1" name="EM3" />
		  <field bitoffset="4" bitlength="2" name="EMC0" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>
		  <field bitoffset="6" bitlength="2" name="EMC1" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>
		  <field bitoffset="8" bitlength="2" name="EMC2" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>
		  <field bitoffset="10" bitlength="2" name="EMC3" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>

		  </register>
      <register name="LPC_TIM0_CTCR" description="Count Control Register" address="0x40004070" access="rw" >
		  <field bitoffset="0" bitlength="2" name="Counter/TimerMode" description="This field selects which rising PCLK edges can increment the Timer’s Prescale Counter(PC), or clear the PC and increment the Timer Counter (TC)" >
				<interpretation key="0" text="Timer Mode: the TC is incremented when the Prescale Counter matches the Prescale Register."/>
				<interpretation key="1" text="Counter Mode: TC is incremented on rising edges on the CAP"/>
				<interpretation key="2" text="Counter Mode: TC is incremented on falling edges on the CAP"/>
				<interpretation key="3" text="Counter Mode: TC is incremented on both edges on the CAP"/>
			</field>
		  <field bitoffset="3" bitlength="2" name="Count Input Select" description="When bits 1:0 in this register are not 00, these bits select which CAP pin is sampled for clocking." >
			  <interpretation key="0" text="CAP0.0"/>
				<interpretation key="1" text="CAP0.1"/>
				</field>
		  </register>
    </registergroup>
    <registergroup name="LPC_TIM1" description="">
      <register name="LPC_TIM1_IR" description="Interrupt Register Timer1" address="0x40008000" access="rw" >
		  <field bitoffset="0" bitlength="1" name="MR0 Interrupt " description="Interrupt flag for match channel 0." />
		  <field bitoffset="1" bitlength="1" name="MR1 Interrupt " description="Interrupt flag for match channel 1." />
		  <field bitoffset="2" bitlength="1" name="MR2 Interrupt " description="Interrupt flag for match channel 2." />
		  <field bitoffset="3" bitlength="1" name="MR3 Interrupt " description="Interrupt flag for match channel 3." />
		  <field bitoffset="4" bitlength="1" name="CR0 Interrupt " description="Interrupt flag for capture channel 0 event." />
		  <field bitoffset="5" bitlength="1" name="CR1 Interrupt " description="Interrupt flag for capture channel 1 event." />
		  </register>
      <register name="LPC_TIM1_TCR" description="Timer Control Register" address="0x40008004" access="rw" >
		  <field bitoffset="0" bitlength="1" name="Counter Reset" description="Enable Timer" >
				<interpretation key="0" text="Timer disable"/>
				<interpretation key="1" text="Timer enable"/>
			</field>
		  <field bitoffset="1" bitlength="1" name="Counter Reset" description="reset on the next positive edge of PCLK" />
		  </register>
      <register name="LPC_TIM1_TC" description="Timer Counter registers" address="0x40008008" access="rw" />
      <register name="LPC_TIM1_PR" description="Prescale register - 32 bit prescaler" address="0x4000800c" access="rw" />
      <register name="LPC_TIM1_PC" description="Prescale Counter register - 32 bit" address="0x40008010" access="rw" />
      <register name="LPC_TIM1_MCR" description="Match Control Register" address="0x40008014" access="rw" >
		  <field bitoffset="0" bitlength="1" name="MR0I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR0"/>
			</field>
			<field bitoffset="1" bitlength="1" name="MROR" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR0"/>
			</field>
			<field bitoffset="2" bitlength="1" name="MROS" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR0"/>
			</field>
			<field bitoffset="3" bitlength="1" name="MR1I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR1"/>
			</field>
			<field bitoffset="4" bitlength="1" name="MR1R" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR1"/>
			</field>
			<field bitoffset="5" bitlength="1" name="MR1S" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR1"/>
			</field>
			<field bitoffset="6" bitlength="1" name="MR2I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR2"/>
			</field>
			<field bitoffset="7" bitlength="1" name="MR2R" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR2"/>
			</field>
			<field bitoffset="8" bitlength="1" name="MR2S" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR2"/>
			</field>
			<field bitoffset="9" bitlength="1" name="MR3I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR3"/>
			</field>
			<field bitoffset="10" bitlength="1" name="MR3R" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR3"/>
			</field>
			<field bitoffset="11" bitlength="1" name="MR3S" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR3"/>
			</field>
			
		</register>
      <register name="LPC_TIM1_MR0" description="Match Register" address="0x40008018" access="rw" />
      <register name="LPC_TIM1_MR1" description="Match Register" address="0x4000801c" access="rw" />
      <register name="LPC_TIM1_MR2" description="Match Register" address="0x40008020" access="rw" />
      <register name="LPC_TIM1_MR3" description="Match Register" address="0x40008024" access="rw" />
      <register name="LPC_TIM1_CCR" description="Capture Control Register" address="0x40008028" access="rw" >
		   <field bitoffset="0" bitlength="1" name="CAP0RE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP1.0 rising edge"/>
			</field>
			<field bitoffset="1" bitlength="1" name="CAP0FE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP1.0 falling edge"/>
			</field>
			<field bitoffset="2" bitlength="1" name="CAP0I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on CAP1.0 event"/>
			</field>
			<field bitoffset="3" bitlength="1" name="CAP1RE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP1.1 rising edge"/>
			</field>
			<field bitoffset="4" bitlength="1" name="CAP1FE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP1.1 falling edge"/>
			</field>
			<field bitoffset="5" bitlength="1" name="CAP1I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on CAP1.1 event"/>
			</field>
		  </register>
      <register name="LPC_TIM1_CR0" description="Capture Register" address="0x4000802c" access="ro" />
      <register name="LPC_TIM1_CR1" description="Capture Register" address="0x40008030" access="ro" />
      <register name="LPC_TIM1_EMR" description="External Match Register" address="0x4000803c" access="rw" >
		  <field bitoffset="0" bitlength="1" name="EM0" />
		  <field bitoffset="1" bitlength="1" name="EM1" />
		  <field bitoffset="2" bitlength="1" name="EM2" />
		  <field bitoffset="3" bitlength="1" name="EM3" />
		  <field bitoffset="4" bitlength="2" name="EMC0" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>
		  <field bitoffset="6" bitlength="2" name="EMC1" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>
		  <field bitoffset="8" bitlength="2" name="EMC2" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>
		  <field bitoffset="10" bitlength="2" name="EMC3" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>

		  </register>
      <register name="LPC_TIM1_CTCR" description="Count Control Register" address="0x40008070" access="rw" >
		  <field bitoffset="0" bitlength="2" name="Counter/TimerMode" description="This field selects which rising PCLK edges can increment the Timer’s Prescale Counter(PC), or clear the PC and increment the Timer Counter (TC)" >
				<interpretation key="0" text="Timer Mode: the TC is incremented when the Prescale Counter matches the Prescale Register."/>
				<interpretation key="1" text="Counter Mode: TC is incremented on rising edges on the CAP"/>
				<interpretation key="2" text="Counter Mode: TC is incremented on falling edges on the CAP"/>
				<interpretation key="3" text="Counter Mode: TC is incremented on both edges on the CAP"/>
			</field>
		  <field bitoffset="3" bitlength="2" name="Count Input Select" description="When bits 1:0 in this register are not 00, these bits select which CAP pin is sampled for clocking." >
			  <interpretation key="0" text="CAP1.0"/>
				<interpretation key="1" text="CAP1.1"/>
				</field>
		  </register>
    </registergroup>
    <registergroup name="LPC_TIM2" description="">
      <register name="LPC_TIM2_IR" description="Interrupt Register Timer2" address="0x40090000" access="rw" >
		  <field bitoffset="0" bitlength="1" name="MR0 Interrupt " description="Interrupt flag for match channel 0." />
		  <field bitoffset="1" bitlength="1" name="MR1 Interrupt " description="Interrupt flag for match channel 1." />
		  <field bitoffset="2" bitlength="1" name="MR2 Interrupt " description="Interrupt flag for match channel 2." />
		  <field bitoffset="3" bitlength="1" name="MR3 Interrupt " description="Interrupt flag for match channel 3." />
		  <field bitoffset="4" bitlength="1" name="CR0 Interrupt " description="Interrupt flag for capture channel 0 event." />
		  <field bitoffset="5" bitlength="1" name="CR1 Interrupt " description="Interrupt flag for capture channel 1 event." />
		  </register>
      <register name="LPC_TIM2_TCR" description="Timer Control Register" address="0x40090004" access="rw" >
		  <field bitoffset="0" bitlength="1" name="Counter Reset" description="Enable Timer" >
				<interpretation key="0" text="Timer disable"/>
				<interpretation key="1" text="Timer enable"/>
			</field>
		  <field bitoffset="1" bitlength="1" name="Counter Reset" description="reset on the next positive edge of PCLK" />
		  </register>
      <register name="LPC_TIM2_TC" description="Timer Counter registers" address="0x40090008" access="rw" />
      <register name="LPC_TIM2_PR" description="Prescale register - 32 bit prescaler" address="0x4009000c" access="rw" />
      <register name="LPC_TIM2_PC" description="Prescale Counter register - 32 bit" address="0x40090010" access="rw" />
      <register name="LPC_TIM2_MCR" description="Match Control Register" address="0x40090014" access="rw" >
		  <field bitoffset="0" bitlength="1" name="MR0I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR0"/>
			</field>
			<field bitoffset="1" bitlength="1" name="MROR" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR0"/>
			</field>
			<field bitoffset="2" bitlength="1" name="MROS" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR0"/>
			</field>
			<field bitoffset="3" bitlength="1" name="MR1I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR1"/>
			</field>
			<field bitoffset="4" bitlength="1" name="MR1R" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR1"/>
			</field>
			<field bitoffset="5" bitlength="1" name="MR1S" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR1"/>
			</field>
			<field bitoffset="6" bitlength="1" name="MR2I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR2"/>
			</field>
			<field bitoffset="7" bitlength="1" name="MR2R" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR2"/>
			</field>
			<field bitoffset="8" bitlength="1" name="MR2S" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR2"/>
			</field>
			<field bitoffset="9" bitlength="1" name="MR3I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR3"/>
			</field>
			<field bitoffset="10" bitlength="1" name="MR3R" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR3"/>
			</field>
			<field bitoffset="11" bitlength="1" name="MR3S" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR3"/>
			</field>
			
		</register>
      <register name="LPC_TIM2_MR0" description="Match Register" address="0x40090018" access="rw" />
      <register name="LPC_TIM2_MR1" description="Match Register" address="0x4009001c" access="rw" />
      <register name="LPC_TIM2_MR2" description="Match Register" address="0x40090020" access="rw" />
      <register name="LPC_TIM2_MR3" description="Match Register" address="0x40090024" access="rw" />
      <register name="LPC_TIM2_CCR" description="Capture Control Register" address="0x40090028" access="rw" >
		   <field bitoffset="0" bitlength="1" name="CAP0RE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP2.0 rising edge"/>
			</field>
			<field bitoffset="1" bitlength="1" name="CAP0FE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP2.0 falling edge"/>
			</field>
			<field bitoffset="2" bitlength="1" name="CAP0I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on CAP2.0 event"/>
			</field>
			<field bitoffset="3" bitlength="1" name="CAP1RE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP2.1 rising edge"/>
			</field>
			<field bitoffset="4" bitlength="1" name="CAP1FE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP2.1 falling edge"/>
			</field>
			<field bitoffset="5" bitlength="1" name="CAP1I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on CAP2.1 event"/>
			</field>
		  </register>
      <register name="LPC_TIM2_CR0" description="Capture Register" address="0x4009002c" access="ro" />
      <register name="LPC_TIM2_CR1" description="Capture Register" address="0x40090030" access="ro" />
      <register name="LPC_TIM2_EMR" description="External Match Register" address="0x4009003c" access="rw" >
		  <field bitoffset="0" bitlength="1" name="EM0" />
		  <field bitoffset="1" bitlength="1" name="EM1" />
		  <field bitoffset="2" bitlength="1" name="EM2" />
		  <field bitoffset="3" bitlength="1" name="EM3" />
		  <field bitoffset="4" bitlength="2" name="EMC0" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>
		  <field bitoffset="6" bitlength="2" name="EMC1" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>
		  <field bitoffset="8" bitlength="2" name="EMC2" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>
		  <field bitoffset="10" bitlength="2" name="EMC3" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>

		  </register>
      <register name="LPC_TIM2_CTCR" description="Count Control Register" address="0x40090070" access="rw" >
		  <field bitoffset="0" bitlength="2" name="Counter/TimerMode" description="This field selects which rising PCLK edges can increment the Timer’s Prescale Counter(PC), or clear the PC and increment the Timer Counter (TC)" >
				<interpretation key="0" text="Timer Mode: the TC is incremented when the Prescale Counter matches the Prescale Register."/>
				<interpretation key="1" text="Counter Mode: TC is incremented on rising edges on the CAP"/>
				<interpretation key="2" text="Counter Mode: TC is incremented on falling edges on the CAP"/>
				<interpretation key="3" text="Counter Mode: TC is incremented on both edges on the CAP"/>
			</field>
		  <field bitoffset="3" bitlength="2" name="Count Input Select" description="When bits 1:0 in this register are not 00, these bits select which CAP pin is sampled for clocking." >
			  <interpretation key="0" text="CAP2.0"/>
				<interpretation key="1" text="CAP2.1"/>
				</field>
		  </register>
    </registergroup>
    <registergroup name="LPC_TIM3" description="">
      <register name="LPC_TIM3_IR" description="Interrupt Register Timer3" address="0x40094000" access="rw" >
		  <field bitoffset="0" bitlength="1" name="MR0 Interrupt " description="Interrupt flag for match channel 0." />
		  <field bitoffset="1" bitlength="1" name="MR1 Interrupt " description="Interrupt flag for match channel 1." />
		  <field bitoffset="2" bitlength="1" name="MR2 Interrupt " description="Interrupt flag for match channel 2." />
		  <field bitoffset="3" bitlength="1" name="MR3 Interrupt " description="Interrupt flag for match channel 3." />
		  <field bitoffset="4" bitlength="1" name="CR0 Interrupt " description="Interrupt flag for capture channel 0 event." />
		  <field bitoffset="5" bitlength="1" name="CR1 Interrupt " description="Interrupt flag for capture channel 1 event." />
		  </register>
      <register name="LPC_TIM3_TCR" description="Timer Control Register" address="0x40094004" access="rw" >
		  <field bitoffset="0" bitlength="1" name="Counter Reset" description="Enable Timer" >
				<interpretation key="0" text="Timer disable"/>
				<interpretation key="1" text="Timer enable"/>
			</field>
		  <field bitoffset="1" bitlength="1" name="Counter Reset" description="reset on the next positive edge of PCLK" />
		  </register>
      <register name="LPC_TIM3_TC" description="Timer Counter registers" address="0x40094008" access="rw" />
      <register name="LPC_TIM3_PR" description="Prescale register - 32 bit prescaler" address="0x4009400c" access="rw" />
      <register name="LPC_TIM3_PC" description="Prescale Counter register - 32 bit" address="0x40094010" access="rw" />
      <register name="LPC_TIM3_MCR" description="Match Control Register" address="0x40094014" access="rw" >
		  <field bitoffset="0" bitlength="1" name="MR0I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR0"/>
			</field>
			<field bitoffset="1" bitlength="1" name="MROR" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR0"/>
			</field>
			<field bitoffset="2" bitlength="1" name="MROS" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR0"/>
			</field>
			<field bitoffset="3" bitlength="1" name="MR1I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR1"/>
			</field>
			<field bitoffset="4" bitlength="1" name="MR1R" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR1"/>
			</field>
			<field bitoffset="5" bitlength="1" name="MR1S" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR1"/>
			</field>
			<field bitoffset="6" bitlength="1" name="MR2I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR2"/>
			</field>
			<field bitoffset="7" bitlength="1" name="MR2R" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR2"/>
			</field>
			<field bitoffset="8" bitlength="1" name="MR2S" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR2"/>
			</field>
			<field bitoffset="9" bitlength="1" name="MR3I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on MR3"/>
			</field>
			<field bitoffset="10" bitlength="1" name="MR3R" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Reset on MR3"/>
			</field>
			<field bitoffset="11" bitlength="1" name="MR3S" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Stop on MR3"/>
			</field>
			
		</register>
      <register name="LPC_TIM3_MR0" description="Match Register" address="0x40094018" access="rw" />
      <register name="LPC_TIM3_MR1" description="Match Register" address="0x4009401c" access="rw" />
      <register name="LPC_TIM3_MR2" description="Match Register" address="0x40094020" access="rw" />
      <register name="LPC_TIM3_MR3" description="Match Register" address="0x40094024" access="rw" />
      <register name="LPC_TIM3_CCR" description="Capture Control Register" address="0x40094028" access="rw" >
		   <field bitoffset="0" bitlength="1" name="CAP0RE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP3.0 rising edge"/>
			</field>
			<field bitoffset="1" bitlength="1" name="CAP0FE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP3.0 falling edge"/>
			</field>
			<field bitoffset="2" bitlength="1" name="CAP0I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on CAP3.0 event"/>
			</field>
			<field bitoffset="3" bitlength="1" name="CAP1RE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP3.1 rising edge"/>
			</field>
			<field bitoffset="4" bitlength="1" name="CAP1FE" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Capture on CAP3.1 falling edge"/>
			</field>
			<field bitoffset="5" bitlength="1" name="CAP1I" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Interrupt on CAP3.1 event"/>
			</field>
		  </register>
      <register name="LPC_TIM3_CR0" description="Capture Register" address="0x4009402c" access="ro" />
      <register name="LPC_TIM3_CR1" description="Capture Register" address="0x40094030" access="ro" />
      <register name="LPC_TIM3_EMR" description="External Match Register" address="0x4009403c" access="rw" >
		  <field bitoffset="0" bitlength="1" name="EM0" />
		  <field bitoffset="1" bitlength="1" name="EM1" />
		  <field bitoffset="2" bitlength="1" name="EM2" />
		  <field bitoffset="3" bitlength="1" name="EM3" />
		  <field bitoffset="4" bitlength="2" name="EMC0" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>
		  <field bitoffset="6" bitlength="2" name="EMC1" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>
		  <field bitoffset="8" bitlength="2" name="EMC2" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>
		  <field bitoffset="10" bitlength="2" name="EMC3" >
			  <interpretation key="0" text="Do Nothing."/>
				<interpretation key="1" text="Clear External Match"/>
				<interpretation key="2" text="Set External Match"/>
				<interpretation key="3" text="Toggle External Match"/>
			  </field>

		  </register>
      <register name="LPC_TIM3_CTCR" description="Count Control Register" address="0x40094070" access="rw" >
		  <field bitoffset="0" bitlength="2" name="Counter/TimerMode" description="This field selects which rising PCLK edges can increment the Timer’s Prescale Counter(PC), or clear the PC and increment the Timer Counter (TC)" >
				<interpretation key="0" text="Timer Mode: the TC is incremented when the Prescale Counter matches the Prescale Register."/>
				<interpretation key="1" text="Counter Mode: TC is incremented on rising edges on the CAP"/>
				<interpretation key="2" text="Counter Mode: TC is incremented on falling edges on the CAP"/>
				<interpretation key="3" text="Counter Mode: TC is incremented on both edges on the CAP"/>
			</field>
		  <field bitoffset="3" bitlength="2" name="Count Input Select" description="When bits 1:0 in this register are not 00, these bits select which CAP pin is sampled for clocking." >
			  <interpretation key="0" text="CAP3.0"/>
				<interpretation key="1" text="CAP3.1"/>
				</field>
		  </register>
    </registergroup>
  </group>
  <group name="LPC_PWM" description="Pulse Width Modulator (PWM)">
    <registergroup name="LPC_PWM1" description="">
      <register name="LPC_PWM1_IR" description="PWM Interrupt Register" address="0x40018000" access="rw" >
		  <field bitoffset="0" bitlength="1" name="PWMMR0 Interrupt" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="TInterrupt flag for PWM match channel 0"/>
			</field>
		  <field bitoffset="1" bitlength="1" name="PWMMR1 Interrupt" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="TInterrupt flag for PWM match channel 1"/>
			</field>
		  <field bitoffset="2" bitlength="1" name="PWMMR2 Interrupt" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="TInterrupt flag for PWM match channel 2"/>
			</field>
		  <field bitoffset="3" bitlength="1" name="PWMMR3 Interrupt" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="TInterrupt flag for PWM match channel 3"/>
			</field>
		  <field bitoffset="4" bitlength="1" name="PWMCAP0 Interrupt" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="TInterrupt flag for capture input 0"/>
			</field>
		  <field bitoffset="5" bitlength="1" name="PWMCAP1 Interrupt" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="TInterrupt flag for capture input 1 "/>
			</field>
		  <field bitoffset="8" bitlength="1" name="PWMMR4 Interrupt" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="TInterrupt flag for PWM match channel 4"/>
			</field>
		  <field bitoffset="9" bitlength="1" name="PWMMR5 Interrupt" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="TInterrupt flag for PWM match channel 5"/>
			</field>						
		  <field bitoffset="10" bitlength="1" name="PWMMR6 Interrupt" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="TInterrupt flag for PWM match channel 6"/>
			</field>
					 
		  </register>
      <register name="LPC_PWM1_TCR" description="" address="0x40018004" access="rw" >
		  <field bitoffset="0" bitlength="1" name="Counter Enable" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Enable - PWM Timer Counter and PWM Prescale Counter"/>
			</field>
			<field bitoffset="1" bitlength="1" name="Counter Reset" >
				<interpretation key="0" text="Clear reset"/>
				<interpretation key="1" text="reset on the next positive edge of PCLK."/>
			</field>
			<field bitoffset="3" bitlength="1" name="PWM Enable" >
				<interpretation key="0" text="Timer mode (counter resets to 0)"/>
				<interpretation key="1" text="PWM mode"/>
			</field>
      </register>
      <register name="LPC_PWM1_TC" description="" address="0x40018008" access="rw" />
      <register name="LPC_PWM1_PR" description="" address="0x4001800c" access="rw" />
      <register name="LPC_PWM1_PC" description="" address="0x40018010" access="rw" />
      <register name="LPC_PWM1_MCR" description="Match Control Register" address="0x40018014" access="rw" >
		  <field bitoffset="0" bitlength="1" name="PWMMR0I" >
				<interpretation key="0" text="Interrupt disable"/>
				<interpretation key="1" text="Interrupt on PWMMR "/>
			</field>
			<field bitoffset="1" bitlength="1" name="PWMMR0R" >
				<interpretation key="0" text="Reset disable"/>
				<interpretation key="1" text="Reset on PWMMR "/>
			</field>
			<field bitoffset="2" bitlength="1" name="PWMMR0S" >
				<interpretation key="0" text="Stop disable"/>
				<interpretation key="1" text="Stop on PWMMR "/>
			</field>
		  <field bitoffset="3" bitlength="1" name="PWMMR1I" >
				<interpretation key="0" text="Interrupt disable"/>
				<interpretation key="1" text="Interrupt on PWMMR "/>
			</field>
			<field bitoffset="4" bitlength="1" name="PWMMR1R" >
				<interpretation key="0" text="Reset disable"/>
				<interpretation key="1" text="Reset on PWMMR "/>
			</field>
			<field bitoffset="5" bitlength="1" name="PWMMR1S" >
				<interpretation key="0" text="Stop disable"/>
				<interpretation key="1" text="Stop on PWMMR "/>
			</field>
		  <field bitoffset="6" bitlength="1" name="PWMMR2I" >
				<interpretation key="0" text="Interrupt disable"/>
				<interpretation key="1" text="Interrupt on PWMMR "/>
			</field>
			<field bitoffset="7" bitlength="1" name="PWMMR2R" >
				<interpretation key="0" text="Reset disable"/>
				<interpretation key="1" text="Reset on PWMMR "/>
			</field>
			<field bitoffset="8" bitlength="1" name="PWMMR2S" >
				<interpretation key="0" text="Stop disable"/>
				<interpretation key="1" text="Stop on PWMMR "/>
			</field>
		  <field bitoffset="9" bitlength="1" name="PWMMR3I" >
				<interpretation key="0" text="Interrupt disable"/>
				<interpretation key="1" text="Interrupt on PWMMR "/>
			</field>
			<field bitoffset="10" bitlength="1" name="PWMMR3R" >
				<interpretation key="0" text="Reset disable"/>
				<interpretation key="1" text="Reset on PWMMR "/>
			</field>
			<field bitoffset="11" bitlength="1" name="PWMMR3S" >
				<interpretation key="0" text="Stop disable"/>
				<interpretation key="1" text="Stop on PWMMR "/>
			</field>
		  <field bitoffset="12" bitlength="1" name="PWMMR4I" >
				<interpretation key="0" text="Interrupt disable"/>
				<interpretation key="1" text="Interrupt on PWMMR "/>
			</field>
			<field bitoffset="13" bitlength="1" name="PWMMR4R" >
				<interpretation key="0" text="Reset disable"/>
				<interpretation key="1" text="Reset on PWMMR "/>
			</field>
			<field bitoffset="14" bitlength="1" name="PWMMR4S" >
				<interpretation key="0" text="Stop disable"/>
				<interpretation key="1" text="Stop on PWMMR "/>
			</field>
		  <field bitoffset="15" bitlength="1" name="PWMMR5I" >
				<interpretation key="0" text="Interrupt disable"/>
				<interpretation key="1" text="Interrupt on PWMMR "/>
			</field>
			<field bitoffset="16" bitlength="1" name="PWMMR5R" >
				<interpretation key="0" text="Reset disable"/>
				<interpretation key="1" text="Reset on PWMMR "/>
			</field>
			<field bitoffset="17" bitlength="1" name="PWMMR5S" >
				<interpretation key="0" text="Stop disable"/>
				<interpretation key="1" text="Stop on PWMMR "/>
			</field>
		  <field bitoffset="18" bitlength="1" name="PWMMR6I" >
				<interpretation key="0" text="Interrupt disable"/>
				<interpretation key="1" text="Interrupt on PWMMR "/>
			</field>
			<field bitoffset="19" bitlength="1" name="PWMMR6R" >
				<interpretation key="0" text="Reset disable"/>
				<interpretation key="1" text="Reset on PWMMR "/>
			</field>
			<field bitoffset="20" bitlength="1" name="PWMMR6S" >
				<interpretation key="0" text="Stop disable"/>
				<interpretation key="1" text="Stop on PWMMR "/>
			</field>
			
		  </register>
      <register name="LPC_PWM1_MR0" description="Match Register 0" address="0x40018018" access="rw" />
      <register name="LPC_PWM1_MR1" description="Match Register 1" address="0x4001801c" access="rw" />
      <register name="LPC_PWM1_MR2" description="Match Register 2" address="0x40018020" access="rw" />
      <register name="LPC_PWM1_MR3" description="Match Register 3" address="0x40018024" access="rw" />
      <register name="LPC_PWM1_CCR" description="PWM Capture Control Register" address="0x40018028" access="rw" >
		  <field bitoffset="0" bitlength="1" name="Capture on CAP1.0 rising edge" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Enable "/>
			</field>
		  <field bitoffset="1" bitlength="1" name="Capture on CAP1.0 falling edge" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Enable "/>
			</field>
		  <field bitoffset="2" bitlength="1" name="Interrupt on CAP1.0 event" >
				<interpretation key="0" text="Disable Interrupt"/>
				<interpretation key="1" text="Enable Interrupt"/>
			</field>
		  <field bitoffset="3" bitlength="1" name="Capture on CAP1.1 rising edge" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Enable "/>
			</field>
		  <field bitoffset="4" bitlength="1" name="Capture on CAP1.1 falling edge" >
				<interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Enable "/>
			</field>
		  <field bitoffset="5" bitlength="1" name="Interrupt on CAP1.1 event" >
				<interpretation key="0" text="Disable Interrupt"/>
				<interpretation key="1" text="Enable Interrupt"/>
			</field>
			
		  </register>
      <register name="LPC_PWM1_CR0" description="Capture Register 0" address="0x4001802c" access="ro" />
      <register name="LPC_PWM1_CR1" description="Capture Register 1" address="0x40018030" access="ro" />
      <register name="LPC_PWM1_CR2" description="Capture Register 2" address="0x40018034" access="ro" />
      <register name="LPC_PWM1_CR3" description="Capture Register 3" address="0x40018038" access="ro" />
      <register name="LPC_PWM1_MR4" description="Match Register 4" address="0x40018040" access="rw" />
      <register name="LPC_PWM1_MR5" description="Match Register 5" address="0x40018044" access="rw" />
      <register name="LPC_PWM1_MR6" description="Match Register 6" address="0x40018048" access="rw" />
      <register name="LPC_PWM1_PCR" description="PWM Control Register" address="0x4001804c" access="rw" >
			<field bitoffset="2" bitlength="1" name="PWMSEL2" >
				<interpretation key="0" text="Single edge controlled PWM2"/>
				<interpretation key="1" text="Double edge controlled PWM2 output "/>
			</field>
			<field bitoffset="3" bitlength="1" name="PWMSEL3" >
				<interpretation key="0" text="Single edge controlled PWM3"/>
				<interpretation key="1" text="Double edge controlled PWM3 output "/>
			</field>
			<field bitoffset="4" bitlength="1" name="PWMSEL4" >
				<interpretation key="0" text="Single edge controlled PWM4"/>
				<interpretation key="1" text="Double edge controlled PWM4 output "/>
			</field>
			<field bitoffset="5" bitlength="1" name="PWMSEL5" >
				<interpretation key="0" text="Single edge controlled PWM5"/>
				<interpretation key="1" text="Double edge controlled PWM5 output "/>
			</field>
			<field bitoffset="6" bitlength="1" name="PWMSEL6" >
				<interpretation key="0" text="Single edge controlled PWM6"/>
				<interpretation key="1" text="Double edge controlled PWM6 output "/>
			</field>
			<field bitoffset="9" bitlength="1" name="PWMENA1" >
				<interpretation key="0" text="PWM1 output disabled."/>
				<interpretation key="1" text="PWM1 output enabled."/>
			</field>
			<field bitoffset="10" bitlength="1" name="PWMENA2" >
				<interpretation key="0" text="PWM2 output disabled."/>
				<interpretation key="1" text="PWM2 output enabled."/>
			</field>
			<field bitoffset="11" bitlength="1" name="PWMENA3" >
				<interpretation key="0" text="PWM3 output disabled."/>
				<interpretation key="1" text="PWM3 output enabled."/>
			</field>
			<field bitoffset="12" bitlength="1" name="PWMENA4" >
				<interpretation key="0" text="PWM4 output disabled."/>
				<interpretation key="1" text="PWM4 output enabled."/>
			</field>
			<field bitoffset="13" bitlength="1" name="PWMENA5" >
				<interpretation key="0" text="PWM5 output disabled."/>
				<interpretation key="1" text="PWM5 output enabled."/>
			</field>
			<field bitoffset="14" bitlength="1" name="PWMENA6" >
				<interpretation key="0" text="PWM6 output disabled."/>
				<interpretation key="1" text="PWM6 output enabled."/>
			</field>
			  
		  </register>
      <register name="LPC_PWM1_LER" description="PWM Latch Enable Register" address="0x40018050" access="rw" >
		  <field bitoffset="0" bitlength="1" name="Enable PWM Match 0 Latch" />
		  <field bitoffset="1" bitlength="1" name="Enable PWM Match 1 Latch" />
		  <field bitoffset="2" bitlength="1" name="Enable PWM Match 2 Latch" />
		  <field bitoffset="3" bitlength="1" name="Enable PWM Match 3 Latch" />
		  <field bitoffset="4" bitlength="1" name="Enable PWM Match 4 Latch" />
		  <field bitoffset="5" bitlength="1" name="Enable PWM Match 5 Latch" />
		  <field bitoffset="6" bitlength="1" name="Enable PWM Match 6 Latch" />
		  </register>
      <register name="LPC_PWM1_CTCR" description="PWM Count Control Register" address="0x40018070" access="rw" >
			<field bitoffset="0" bitlength="2" name="Counter/Timer Mode" >
				<interpretation key="0" text="Timer mode"/>
				<interpretation key="1" text="Counter mode - rising edges on PCAP"/>
				<interpretation key="2" text="Counter mode - falling edges on PCAP"/>
				<interpretation key="3" text="Counter mode - both edges on PCAP"/>
			</field>
			<field bitoffset="2" bitlength="2" name="Count InputSelect" >
				<interpretation key="0" text="PCAP1.0"/>
				<interpretation key="1" text="PCAP1.1"/>
				<interpretation key="2" text="Reserved"/>
				<interpretation key="3" text="Reserved"/>
			</field>		  
		  </register>
    </registergroup>
    <registergroup name="LPC_MCPWM" description="">
      <register name="LPC_MCPWM_MCCON" description="PWM Control read address" access="RO" resetvalue="0x0" address="0x400B8000" />
      <register name="LPC_MCPWM_MCCON_SET" description="PWM Control set address" access="WO" resetvalue="" address="0x400B8004" />
      <register name="LPC_MCPWM_MCCON_CLR" description="PWM Control clear address" access="WO" resetvalue="" address="0x400B8008" />
      <register name="LPC_MCPWM_MCCAPCON" description="Capture Control read address" access="RO" resetvalue="0x0" address="0x400B800C" />
      <register name="LPC_MCPWM_MCCAPCON_SET" description="Capture Control set address" access="WO" resetvalue="" address="0x400B8010" />
      <register name="LPC_MCPWM_MCCAPCON_CLR" description="Event Control clear address" access="WO" resetvalue="" address="0x400B8014" />
      <register name="LPC_MCPWM_MCTC0" description="Timer Counter register, channel 0" access="RW" resetvalue="0x0" address="0x400B8018" />
      <register name="LPC_MCPWM_MCTC1" description="Timer Counter register, channel 1" access="RW" resetvalue="0x0" address="0x400B801C" />
      <register name="LPC_MCPWM_MCTC2" description="Timer Counter register, channel 2" access="RW" resetvalue="0x0" address="0x400B8020" />
      <register name="LPC_MCPWM_MCLIM0" description="Limit register, channel 0" access="RW" resetvalue="0xFFFFFFFF" address="0x400B8024" />
      <register name="LPC_MCPWM_MCLIM1" description="Limit register, channel 1" access="RW" resetvalue="0xFFFFFFFF" address="0x400B8028" />
      <register name="LPC_MCPWM_MCLIM2" description="Limit register, channel 2" access="RW" resetvalue="0xFFFFFFFF" address="0x400B802C" />
      <register name="LPC_MCPWM_MCMAT0" description="Match register, channel 0" access="RW" resetvalue="0xFFFFFFFF" address="0x400B8030" />
      <register name="LPC_MCPWM_MCMAT1" description="Match register, channel 1" access="RW" resetvalue="0xFFFFFFFF" address="0x400B8034" />
      <register name="LPC_MCPWM_MCMAT2" description="Match register, channel 2" access="RW" resetvalue="0xFFFFFFFF" address="0x400B8038" />
      <register name="LPC_MCPWM_MCDT" description="Dead time register" access="RW" resetvalue="0x3FFFFFFF" address="0x400B803C" />
      <register name="LPC_MCPWM_MCCP" description="Commutation Pattern register" access="RW" resetvalue="0x0" address="0x400B8040" />
      <register name="LPC_MCPWM_MCCAP0" description="Capture register, channel 0" access="RO" resetvalue="0x0" address="0x400B8044" />
      <register name="LPC_MCPWM_MCCAP1" description="Capture register, channel 1" access="RO" resetvalue="0x0" address="0x400B8048" />
      <register name="LPC_MCPWM_MCCAP2" description="Capture register, channel 2" access="RO" resetvalue="0x0" address="0x400B804C" />
      <register name="LPC_MCPWM_MCINTEN" description="Interrupt Enable read address" access="RO" resetvalue="0x0" address="0x400B8050" />
      <register name="LPC_MCPWM_MCINTEN_SET" description="Interrupt Enable set address" access="WO" resetvalue="" address="0x400B8054" />
      <register name="LPC_MCPWM_MCINTEN_CLR" description="Interrupt Enable clear address" access="WO" resetvalue="" address="0x400B8058" />
      <register name="LPC_MCPWM_MCCNTCON" description="Count Control read address" access="RO" resetvalue="" address="0x400B805C" />
      <register name="LPC_MCPWM_MCCNTCON_SET" description="Count Control set address" access="WO" resetvalue="" address="0x400B8060" />
      <register name="LPC_MCPWM_MCCNTCON_CLR" description="Count Control clear address" access="WO" resetvalue="" address="0x400B8064" />
      <register name="LPC_MCPWM_MCINTF" description="Interrupt flags read address" access="RO" resetvalue="0x0" address="0x400B8068" />
      <register name="LPC_MCPWM_MCINTF_SET" description="Interrupt flags set address" access="WO" resetvalue="" address="0x400B806C" />
      <register name="LPC_MCPWM_MCINTF_CLR" description="Interrupt flags clear address" access="WO" resetvalue="" address="0x400B8070" />
      <register name="LPC_MCPWM_MCCAP_CLR" description="Capture clear address" access="WO" resetvalue="" address="0x400B8074" />
    </registergroup>
  </group>
  <group name="LPC_UART" description="Universal Asynchronous Receiver/Transmitter">
    <registergroup name="LPC_UART0" description="">
      <register name="LPC_UART0_RBR" description="UART Receiver Buffer Register" address="0x4000c000" access="ro" size="1" >
		  <field bitoffset="0" bitlength="8" name="RBR " />
		  </register>
      <register name="LPC_UART0_THR" description="UART Transmit Holding Register" address="0x4000c000" access="wo" size="1" />
      <register name="LPC_UART0_DLL" description="UART Divisor Latch LSB register" address="0x4000c000" access="rw" size="1" >
		  <field bitoffset="0" bitlength="8" name="DLLSB " />
		  </register>
      <register name="LPC_UART0_DLM" description="UART Divisor Latch MSB register" address="0x4000c004" access="rw" size="1" >
		  <field bitoffset="0" bitlength="8" name="DLMSB " />
		  </register>
      <register name="LPC_UART0_IER" description="UART Interrupt Enable Register" address="0x4000c004" access="rw" >
		  <field bitoffset="0" bitlength="1" name="RBR Interrupt Enable" />
		  <field bitoffset="1" bitlength="1" name="THRE Interrupt Enable" />
		  <field bitoffset="2" bitlength="1" name="RX Line Status Interrupt Enable" />
		  <field bitoffset="8" bitlength="1" name="ABEOIntEn" description="Enables the end of auto-baud interrupt" />
		  <field bitoffset="9" bitlength="1" name="ABTOIntEn" description="Enables the end of auto-baud time-out interrupt."/>	  
		  </register>
      <register name="LPC_UART0_IIR" description="UART Interrupt Identification Register" address="0x4000c008" access="ro" >
		   <field bitoffset="0" bitlength="1" name="IntStatus" >
				<interpretation key="0" text="One interrupt is pending"/>
				<interpretation key="1" text="No interrupt is pending"/>
			</field> 
			<field bitoffset="1" bitlength="3" name="IntId" >
				<interpretation key="1" text="THRE Interrupt"/>
				<interpretation key="2" text="Receive Data Available (RDA)"/>
				<interpretation key="3" text="Receive Line Status (RLS)"/>
				<interpretation key="6" text="Character Time-out Indicator (CTI)"/>
			</field> 
		  <field bitoffset="6" bitlength="2" name="FIFO Enable " />
		  <field bitoffset="8" bitlength="1" name="ABEOInt " />
		  <field bitoffset="9" bitlength="1" name="ABTOInt  " />
		  </register>
      <register name="LPC_UART0_FCR" description="UART FIFO Control Register" address="0x4000c008" access="wo" size="1" >
		  <field bitoffset="0" bitlength="1" name="FIFO Enable" />			
			<field bitoffset="1" bitlength="1" name="RX FIFO Reset" />
			<field bitoffset="2" bitlength="1" name="TX FIFO Reset" />
		  <field bitoffset="3" bitlength="1" name="DMA Mode Select" />
		  <field bitoffset="6" bitlength="2" name="RX Trigger Level" >
			  <interpretation key="0" text="Trigger level 0"/>
				<interpretation key="1" text="Trigger level 1"/>
				<interpretation key="2" text="Trigger level 2"/>
				<interpretation key="3" text="Trigger level 3"/>
			  </field>
		  </register>
      <register name="LPC_UART0_LCR" description="UART Line Control Register" address="0x4000c00c" access="rw" size="1" >
		   <field bitoffset="0" bitlength="2" name="Word Lenght Select" >
			   <interpretation key="0" text="5-bit"/>
				<interpretation key="1" text="6-bit"/>
				<interpretation key="2" text="7-bit"/>
				<interpretation key="3" text="8-bit"/>
				</field>			
			<field bitoffset="2" bitlength="1" name="Stop Bit Select" >
				<interpretation key="0" text="1 stop bit"/>
				<interpretation key="1" text="2 stop bits"/>
				</field>
			<field bitoffset="3" bitlength="1" name="Parity Enable" />
		  <field bitoffset="4" bitlength="2" name="Parity Select" >
			  <interpretation key="0" text="Odd parity"/>
				<interpretation key="1" text="Even parity"/>
				<interpretation key="2" text="Forced 1"/>
				<interpretation key="3" text="Forced 0"/>
			  </field>
			  <field bitoffset="6" bitlength="1" name="Break Control" />
			  <field bitoffset="7" bitlength="1" name="Divisor Latch Access Bit (DLAB)" />
		  </register>
      <register name="LPC_UART0_LSR" description="UART Line Status Register" address="0x4000c014" access="ro" size="1" >
		  <field bitoffset="0" bitlength="1" name="Receiver Data Ready (RDR)" >
			   <interpretation key="0" text="he UARTn receiver FIFO is empty."/>
				<interpretation key="1" text="The UARTn receiver FIFO is not empty."/>
			</field>	
		  <field bitoffset="1" bitlength="1" name="Overrun Error (OE)" >
			   <interpretation key="0" text="Overrun error status is inactive."/>
				<interpretation key="1" text="Overrun error status is active."/>
			</field>	
		  <field bitoffset="2" bitlength="1" name="Parity Error (PE)" >
			   <interpretation key="0" text="Parity error status is inactive."/>
				<interpretation key="1" text="Parity error status is active."/>
			</field>	
		  <field bitoffset="3" bitlength="1" name="Framing Error (FE)" >
			   <interpretation key="0" text="Framing error status is inactive."/>
				<interpretation key="1" text="Framing error status is active."/>
			</field>	
		  <field bitoffset="4" bitlength="1" name="Break Interrupt (BI)" >
			   <interpretation key="0" text="Break interrupt status is inactive."/>
				<interpretation key="1" text="Break interrupt status is active."/>
			</field>	
		  <field bitoffset="5" bitlength="1" name="Transmitter Holding Register Empty (THRE))" >
			   <interpretation key="0" text="UnTHR contains valid data."/>
				<interpretation key="1" text="UnTHR is empty."/>
			</field>	
		  <field bitoffset="6" bitlength="1" name="Transmitter Empty (TEMT)" >
			   <interpretation key="0" text="UnTHR and/or the UnTSR contains valid data."/>
				<interpretation key="1" text="UnTHR and the UnTSR are empty."/>
			</field>	
		  <field bitoffset="7" bitlength="1" name="Error in RX FIFO (RXFE)" >
			   <interpretation key="0" text="RBR contains no UART RX errors or UnFCR[0]=0."/>
				<interpretation key="1" text="UARTn RBR contains at least one UARTn RX error."/>
			</field>	
				
		  </register>
      <register name="LPC_UART0_SCR" description="UART Scratch Pad Register" address="0x4000c01c" access="rw" size="1" >
		   <field bitoffset="0" bitlength="8" name="Pad" />
		  </register>
      <register name="LPC_UART0_ACR" description="UART Auto-baud Control Register" address="0x4000c020" access="rw" >
		  <field bitoffset="0" bitlength="1" name="Start" >
			   <interpretation key="0" text="Auto-baud stop"/>
				<interpretation key="1" text="Auto-baud start"/>
			</field>
			<field bitoffset="1" bitlength="1" name="Mode" >
			   <interpretation key="0" text="Mode 0 "/>
				<interpretation key="1" text="Mode 1"/>
			</field>
			<field bitoffset="2" bitlength="1" name="AutoRestart" >
			   <interpretation key="0" text="No restart"/>
				<interpretation key="1" text="Restart in case of time-out "/>
			</field>
			<field bitoffset="8" bitlength="1" name="ABEOIntClr " description="End of auto-baud interrupt clear bit" />
			<field bitoffset="9" bitlength="1" name="ABTOIntClr " description="Auto-baud time-out interrupt clear bit" />
		  </register>
      <register name="LPC_UART0_ICR" description="UART IrDA Control Register" address="0x4000c024" access="rw" size="1" >
			<field bitoffset="0" bitlength="1" name="IrDAE" >
			   <interpretation key="0" text="IrDA mode is disabled "/>
				<interpretation key="1" text="IrDA mode is enabled "/>
			</field>
			<field bitoffset="1" bitlength="1" name="IrDAInv" >
			   <interpretation key="0" text="he serial input not inverted"/>
				<interpretation key="1" text="serial input inverted"/>
			</field>
			<field bitoffset="2" bitlength="4" name="FixPulseEn + PulseDiv" description="IrDA Transmitter Pulse width (μs)">
			   <interpretation key="0" text="3 / (16 × baud rate)"/>
			   <interpretation key="2" text="3 / (16 × baud rate)"/>
			   <interpretation key="4" text="3 / (16 × baud rate)"/>
			   <interpretation key="6" text="3 / (16 × baud rate)"/>
			   <interpretation key="8" text="3 / (16 × baud rate)"/>
			   <interpretation key="10" text="3 / (16 × baud rate)"/>
			   <interpretation key="12" text="3 / (16 × baud rate)"/>
			   <interpretation key="14" text="3 / (16 × baud rate)"/>
				<interpretation key="1" text="2 × TPCLK"/>
				<interpretation key="3" text="4 × TPCLK"/>
				<interpretation key="5" text="8 × TPCLK"/>
				<interpretation key="7" text="16 × TPCLK"/>
				<interpretation key="9" text="32 × TPCLK"/>
				<interpretation key="11" text="64 × TPCLK"/>
				<interpretation key="13" text="128 × TPCLK"/>
				<interpretation key="15" text="256 × TPCLK"/>
			</field>	  
		  </register>
      <register name="LPC_UART0_FDR" description="UART Fractional Divider Register" address="0x4000c028" access="rw" size="1" >
			<field bitoffset="0" bitlength="3" name="DIVADDVAL " description="Baud-rate generation pre-scaler divisor value" />		  
			<field bitoffset="4" bitlength="3" name="MULVAL " description="Baud-rate pre-scaler multiplier value" />
		  </register>
      <register name="LPC_UART0_TER" description="UART Transmit Enable Register" address="0x4000c030" access="rw" size="1" >
		  	<field bitoffset="7" bitlength="1" name="TXEN " />
		  </register>
    </registergroup>
    <registergroup name="LPC_UART1" description="">
      <register name="LPC_UART1_RBR" description="UART Receiver Buffer Register" address="0x40010000" access="ro" size="1" >
		  <field bitoffset="0" bitlength="8" name="RBR " />
		  </register>
      <register name="LPC_UART1_THR" description="UART Transmit Holding Register" address="0x40010000" access="wo" size="1" />
      <register name="LPC_UART1_DLL" description="UART Divisor Latch LSB register" address="0x40010000" access="rw" size="1" >
		  <field bitoffset="0" bitlength="8" name="DLLSB " />
		  </register>
      <register name="LPC_UART1_DLM" description="UART Divisor Latch MSB register" address="0x40010004" access="rw" size="1" >
		  <field bitoffset="0" bitlength="8" name="DLMSB " />
		  </register>
      <register name="LPC_UART1_IER" description="UART Interrupt Enable Register" address="0x40010004" access="rw" >
		  <field bitoffset="0" bitlength="1" name="RBR Interrupt Enable" />
		  <field bitoffset="1" bitlength="1" name="THRE Interrupt Enable" />
		  <field bitoffset="2" bitlength="1" name="RX Line Status Interrupt Enable" />
		  <field bitoffset="3" bitlength="1" name="Modem Status Interrupt Enable" />
		  <field bitoffset="7" bitlength="1" name="CTS Interrupt Enable " />
		  <field bitoffset="8" bitlength="1" name="ABEOIntEn" description="Enables the end of auto-baud interrupt" />
		  <field bitoffset="9" bitlength="1" name="ABTOIntEn" description="Enables the end of auto-baud time-out interrupt."/>	  
		  </register>
      <register name="LPC_UART1_IIR" description="UART Interrupt Identification Register" address="0x40010008" access="ro" >
		   <field bitoffset="0" bitlength="1" name="IntStatus" >
				<interpretation key="0" text="One interrupt is pending"/>
				<interpretation key="1" text="No interrupt is pending"/>
			</field> 
			<field bitoffset="1" bitlength="3" name="IntId" >
				<interpretation key="1" text="THRE Interrupt"/>
				<interpretation key="2" text="Receive Data Available (RDA)"/>
				<interpretation key="3" text="Receive Line Status (RLS)"/>
				<interpretation key="6" text="Character Time-out Indicator (CTI)"/>
			</field> 
		  <field bitoffset="6" bitlength="2" name="FIFO Enable " />
		  <field bitoffset="8" bitlength="1" name="ABEOInt " />
		  <field bitoffset="9" bitlength="1" name="ABTOInt  " />
		  </register>
      <register name="LPC_UART1_FCR" description="UART FIFO Control Register" address="0x40010008" access="wo" size="1" >
		  <field bitoffset="0" bitlength="1" name="FIFO Enable" />			
			<field bitoffset="1" bitlength="1" name="RX FIFO Reset" />
			<field bitoffset="2" bitlength="1" name="TX FIFO Reset" />
		  <field bitoffset="3" bitlength="1" name="DMA Mode Select" />
		  <field bitoffset="6" bitlength="2" name="RX Trigger Level" >
			  <interpretation key="0" text="Trigger level 0"/>
				<interpretation key="1" text="Trigger level 1"/>
				<interpretation key="2" text="Trigger level 2"/>
				<interpretation key="3" text="Trigger level 3"/>
			  </field>
		  </register>
      <register name="LPC_UART1_LCR" description="UART Line Control Register" address="0x4001000c" access="rw" size="1" >
		   <field bitoffset="0" bitlength="2" name="Word Lenght Select" >
			   <interpretation key="0" text="5-bit"/>
				<interpretation key="1" text="6-bit"/>
				<interpretation key="2" text="7-bit"/>
				<interpretation key="3" text="8-bit"/>
				</field>			
			<field bitoffset="2" bitlength="1" name="Stop Bit Select" >
				<interpretation key="0" text="1 stop bit"/>
				<interpretation key="1" text="2 stop bits"/>
				</field>
			<field bitoffset="3" bitlength="1" name="Parity Enable" />
		  <field bitoffset="4" bitlength="2" name="Parity Select" >
			  <interpretation key="0" text="Odd parity"/>
				<interpretation key="1" text="Even parity"/>
				<interpretation key="2" text="Forced 1"/>
				<interpretation key="3" text="Forced 0"/>
			  </field>
			  <field bitoffset="6" bitlength="1" name="Break Control" />
			  <field bitoffset="7" bitlength="1" name="Divisor Latch Access Bit (DLAB)" />
		  </register>
      <register name="LPC_UART1_MCR" description="UART Modem Control Register" address="0x40010010" access="rw" size="1" >
		  <field bitoffset="0" bitlength="1" name="DTR Control " />
		  <field bitoffset="1" bitlength="1" name="RTS Control " />
		  <field bitoffset="4" bitlength="1" name="Loopback Mode Select " />
		  <field bitoffset="6" bitlength="1" name="RTSen" />
		  <field bitoffset="7" bitlength="1" name="CTSen" />
		  </register>
      <register name="LPC_UART1_LSR" description="UART Line Status Register" address="0x40010014" access="ro" size="1" >
		  <field bitoffset="0" bitlength="1" name="Receiver Data Ready (RDR)" >
			   <interpretation key="0" text="he UARTn receiver FIFO is empty."/>
				<interpretation key="1" text="The UARTn receiver FIFO is not empty."/>
			</field>	
		  <field bitoffset="1" bitlength="1" name="Overrun Error (OE)" >
			   <interpretation key="0" text="Overrun error status is inactive."/>
				<interpretation key="1" text="Overrun error status is active."/>
			</field>	
		  <field bitoffset="2" bitlength="1" name="Parity Error (PE)" >
			   <interpretation key="0" text="Parity error status is inactive."/>
				<interpretation key="1" text="Parity error status is active."/>
			</field>	
		  <field bitoffset="3" bitlength="1" name="Framing Error (FE)" >
			   <interpretation key="0" text="Framing error status is inactive."/>
				<interpretation key="1" text="Framing error status is active."/>
			</field>	
		  <field bitoffset="4" bitlength="1" name="Break Interrupt (BI)" >
			   <interpretation key="0" text="Break interrupt status is inactive."/>
				<interpretation key="1" text="Break interrupt status is active."/>
			</field>	
		  <field bitoffset="5" bitlength="1" name="Transmitter Holding Register Empty (THRE))" >
			   <interpretation key="0" text="UnTHR contains valid data."/>
				<interpretation key="1" text="UnTHR is empty."/>
			</field>	
		  <field bitoffset="6" bitlength="1" name="Transmitter Empty (TEMT)" >
			   <interpretation key="0" text="UnTHR and/or the UnTSR contains valid data."/>
				<interpretation key="1" text="UnTHR and the UnTSR are empty."/>
			</field>	
		  <field bitoffset="7" bitlength="1" name="Error in RX FIFO (RXFE)" >
			   <interpretation key="0" text="RBR contains no UART RX errors or UnFCR[0]=0."/>
				<interpretation key="1" text="UARTn RBR contains at least one UARTn RX error."/>
			</field>	
				
		  </register>
      <register name="LPC_UART1_MSR" description="UART Modem Status Register" address="0x40010018" access="ro" size="1" >
		  <field bitoffset="0" bitlength="1" name="Delta CTS" />
		  <field bitoffset="1" bitlength="1" name="Delta DSR" />
		  <field bitoffset="2" bitlength="1" name="Trailing Edge RI" />
		  <field bitoffset="3" bitlength="1" name="Delta DCD" />
		  <field bitoffset="4" bitlength="1" name="CTS " />
		  <field bitoffset="5" bitlength="1" name="DSR " />
		  <field bitoffset="6" bitlength="1" name="RI " />
		  <field bitoffset="7" bitlength="1" name="DCD " />
		  </register>
      <register name="LPC_UART1_SCR" description="UART Scratch Pad Register" address="0x4001001c" access="rw" size="1" >
		   <field bitoffset="0" bitlength="8" name="Pad" />
		  </register>
      <register name="LPC_UART1_ACR" description="UART Auto-baud Control Register" address="0x40010020" access="rw" >
		  <field bitoffset="0" bitlength="1" name="Start" >
			   <interpretation key="0" text="Auto-baud stop"/>
				<interpretation key="1" text="Auto-baud start"/>
			</field>
			<field bitoffset="1" bitlength="1" name="Mode" >
			   <interpretation key="0" text="Mode 0 "/>
				<interpretation key="1" text="Mode 1"/>
			</field>
			<field bitoffset="2" bitlength="1" name="AutoRestart" >
			   <interpretation key="0" text="No restart"/>
				<interpretation key="1" text="Restart in case of time-out "/>
			</field>
			<field bitoffset="8" bitlength="1" name="ABEOIntClr " description="End of auto-baud interrupt clear bit" />
			<field bitoffset="9" bitlength="1" name="ABTOIntClr " description="Auto-baud time-out interrupt clear bit" />
		  </register>
      <register name="LPC_UART1_FDR" description="UART Fractional Divider Register" address="0x40010028" access="rw" >
			<field bitoffset="0" bitlength="3" name="DIVADDVAL " description="Baud-rate generation pre-scaler divisor value" />		  
			<field bitoffset="4" bitlength="3" name="MULVAL " description="Baud-rate pre-scaler multiplier value" />
		  </register>
      <register name="LPC_UART1_TER" description="UART Transmit Enable Register" address="0x40010030" access="rw" size="1" >
		  	<field bitoffset="7" bitlength="1" name="TXEN " />
		  </register>
      <register name="LPC_UART1_RS485CTRL" description="UART RS485 Control register" address="0x4001004c" access="rw" size="1" >
			<field bitoffset="0" bitlength="1" name="NMMEN " />
		  <field bitoffset="1" bitlength="1" name="RXDIS" />
		  <field bitoffset="2" bitlength="1" name="AADEN" />
		  <field bitoffset="3" bitlength="1" name="SEL " />
		  <field bitoffset="4" bitlength="1" name="DCTRL " />
		  <field bitoffset="5" bitlength="1" name="OINV" />
		  </register>
      <register name="LPC_UART1_RS485MATCH" description="UART RS-485 Address Match register" address="0x40010050" access="rw" size="1" >
		  <field bitoffset="0" bitlength="8" name="ADRMATCH " />
		  </register>
      <register name="LPC_UART1_RS485DLY" description="UART RS-485 Delay value register" address="0x40010054" access="rw" size="1" >
		  <field bitoffset="0" bitlength="8" name="DLY" />
		  </register>
    </registergroup>
    <registergroup name="LPC_UART2" description="">
      <register name="LPC_UART2_RBR" description="UART Receiver Buffer Register" address="0x40098000" access="ro" size="1" >
		  <field bitoffset="0" bitlength="8" name="RBR " />
		  </register>
      <register name="LPC_UART2_THR" description="UART Transmit Holding Register" address="0x40098000" access="wo" size="1" />
      <register name="LPC_UART2_DLL" description="UART Divisor Latch LSB register" address="0x40098000" access="rw" size="1" >
		  <field bitoffset="0" bitlength="8" name="DLLSB " />
		  </register>
      <register name="LPC_UART2_DLM" description="UART Divisor Latch MSB register" address="0x40098004" access="rw" size="1" >
		  <field bitoffset="0" bitlength="8" name="DLMSB " />
		  </register>
      <register name="LPC_UART2_IER" description="UART Interrupt Enable Register" address="0x40098004" access="rw" >
		  <field bitoffset="0" bitlength="1" name="RBR Interrupt Enable" />
		  <field bitoffset="1" bitlength="1" name="THRE Interrupt Enable" />
		  <field bitoffset="2" bitlength="1" name="RX Line Status Interrupt Enable" />
		  <field bitoffset="8" bitlength="1" name="ABEOIntEn" description="Enables the end of auto-baud interrupt" />
		  <field bitoffset="9" bitlength="1" name="ABTOIntEn" description="Enables the end of auto-baud time-out interrupt."/>	  
		  </register>
      <register name="LPC_UART2_IIR" description="UART Interrupt Identification Register" address="0x40098008" access="ro" >
		   <field bitoffset="0" bitlength="1" name="IntStatus" >
				<interpretation key="0" text="One interrupt is pending"/>
				<interpretation key="1" text="No interrupt is pending"/>
			</field> 
			<field bitoffset="1" bitlength="3" name="IntId" >
				<interpretation key="1" text="THRE Interrupt"/>
				<interpretation key="2" text="Receive Data Available (RDA)"/>
				<interpretation key="3" text="Receive Line Status (RLS)"/>
				<interpretation key="6" text="Character Time-out Indicator (CTI)"/>
			</field> 
		  <field bitoffset="6" bitlength="2" name="FIFO Enable " />
		  <field bitoffset="8" bitlength="1" name="ABEOInt " />
		  <field bitoffset="9" bitlength="1" name="ABTOInt  " />
		  </register>
      <register name="LPC_UART2_FCR" description="UART FIFO Control Register" address="0x40098008" access="wo" size="1" >
		  <field bitoffset="0" bitlength="1" name="FIFO Enable" />			
			<field bitoffset="1" bitlength="1" name="RX FIFO Reset" />
			<field bitoffset="2" bitlength="1" name="TX FIFO Reset" />
		  <field bitoffset="3" bitlength="1" name="DMA Mode Select" />
		  <field bitoffset="6" bitlength="2" name="RX Trigger Level" >
			  <interpretation key="0" text="Trigger level 0"/>
				<interpretation key="1" text="Trigger level 1"/>
				<interpretation key="2" text="Trigger level 2"/>
				<interpretation key="3" text="Trigger level 3"/>
			  </field>
		  </register>
      <register name="LPC_UART2_LCR" description="UART Line Control Register" address="0x4009800c" access="rw" size="1" >
		   <field bitoffset="0" bitlength="2" name="Word Lenght Select" >
			   <interpretation key="0" text="5-bit"/>
				<interpretation key="1" text="6-bit"/>
				<interpretation key="2" text="7-bit"/>
				<interpretation key="3" text="8-bit"/>
				</field>			
			<field bitoffset="2" bitlength="1" name="Stop Bit Select" >
				<interpretation key="0" text="1 stop bit"/>
				<interpretation key="1" text="2 stop bits"/>
				</field>
			<field bitoffset="3" bitlength="1" name="Parity Enable" />
		  <field bitoffset="4" bitlength="2" name="Parity Select" >
			  <interpretation key="0" text="Odd parity"/>
				<interpretation key="1" text="Even parity"/>
				<interpretation key="2" text="Forced 1"/>
				<interpretation key="3" text="Forced 0"/>
			  </field>
			  <field bitoffset="6" bitlength="1" name="Break Control" />
			  <field bitoffset="7" bitlength="1" name="Divisor Latch Access Bit (DLAB)" />
		  </register>
      <register name="LPC_UART2_LSR" description="UART Line Status Register" address="0x40098014" access="ro" size="1" >
		  <field bitoffset="0" bitlength="1" name="Receiver Data Ready (RDR)" >
			   <interpretation key="0" text="he UARTn receiver FIFO is empty."/>
				<interpretation key="1" text="The UARTn receiver FIFO is not empty."/>
			</field>	
		  <field bitoffset="1" bitlength="1" name="Overrun Error (OE)" >
			   <interpretation key="0" text="Overrun error status is inactive."/>
				<interpretation key="1" text="Overrun error status is active."/>
			</field>	
		  <field bitoffset="2" bitlength="1" name="Parity Error (PE)" >
			   <interpretation key="0" text="Parity error status is inactive."/>
				<interpretation key="1" text="Parity error status is active."/>
			</field>	
		  <field bitoffset="3" bitlength="1" name="Framing Error (FE)" >
			   <interpretation key="0" text="Framing error status is inactive."/>
				<interpretation key="1" text="Framing error status is active."/>
			</field>	
		  <field bitoffset="4" bitlength="1" name="Break Interrupt (BI)" >
			   <interpretation key="0" text="Break interrupt status is inactive."/>
				<interpretation key="1" text="Break interrupt status is active."/>
			</field>	
		  <field bitoffset="5" bitlength="1" name="Transmitter Holding Register Empty (THRE))" >
			   <interpretation key="0" text="UnTHR contains valid data."/>
				<interpretation key="1" text="UnTHR is empty."/>
			</field>	
		  <field bitoffset="6" bitlength="1" name="Transmitter Empty (TEMT)" >
			   <interpretation key="0" text="UnTHR and/or the UnTSR contains valid data."/>
				<interpretation key="1" text="UnTHR and the UnTSR are empty."/>
			</field>	
		  <field bitoffset="7" bitlength="1" name="Error in RX FIFO (RXFE)" >
			   <interpretation key="0" text="RBR contains no UART RX errors or UnFCR[0]=0."/>
				<interpretation key="1" text="UARTn RBR contains at least one UARTn RX error."/>
			</field>	
				
		  </register>
      <register name="LPC_UART2_SCR" description="UART Scratch Pad Register" address="0x4009801c" access="rw" size="1" >
		   <field bitoffset="0" bitlength="8" name="Pad" />
		  </register>
      <register name="LPC_UART2_ACR" description="UART Auto-baud Control Register" address="0x40098020" access="rw" >
		  <field bitoffset="0" bitlength="1" name="Start" >
			   <interpretation key="0" text="Auto-baud stop"/>
				<interpretation key="1" text="Auto-baud start"/>
			</field>
			<field bitoffset="1" bitlength="1" name="Mode" >
			   <interpretation key="0" text="Mode 0 "/>
				<interpretation key="1" text="Mode 1"/>
			</field>
			<field bitoffset="2" bitlength="1" name="AutoRestart" >
			   <interpretation key="0" text="No restart"/>
				<interpretation key="1" text="Restart in case of time-out "/>
			</field>
			<field bitoffset="8" bitlength="1" name="ABEOIntClr " description="End of auto-baud interrupt clear bit" />
			<field bitoffset="9" bitlength="1" name="ABTOIntClr " description="Auto-baud time-out interrupt clear bit" />
		  </register>
      <register name="LPC_UART2_ICR" description="UART IrDA Control Register" address="0x40098024" access="rw" size="1" >
			<field bitoffset="0" bitlength="1" name="IrDAE" >
			   <interpretation key="0" text="IrDA mode is disabled "/>
				<interpretation key="1" text="IrDA mode is enabled "/>
			</field>
			<field bitoffset="1" bitlength="1" name="IrDAInv" >
			   <interpretation key="0" text="he serial input not inverted"/>
				<interpretation key="1" text="serial input inverted"/>
			</field>
			<field bitoffset="2" bitlength="4" name="FixPulseEn + PulseDiv" description="IrDA Transmitter Pulse width (μs)">
			   <interpretation key="0" text="3 / (16 × baud rate)"/>
			   <interpretation key="2" text="3 / (16 × baud rate)"/>
			   <interpretation key="4" text="3 / (16 × baud rate)"/>
			   <interpretation key="6" text="3 / (16 × baud rate)"/>
			   <interpretation key="8" text="3 / (16 × baud rate)"/>
			   <interpretation key="10" text="3 / (16 × baud rate)"/>
			   <interpretation key="12" text="3 / (16 × baud rate)"/>
			   <interpretation key="14" text="3 / (16 × baud rate)"/>
				<interpretation key="1" text="2 × TPCLK"/>
				<interpretation key="3" text="4 × TPCLK"/>
				<interpretation key="5" text="8 × TPCLK"/>
				<interpretation key="7" text="16 × TPCLK"/>
				<interpretation key="9" text="32 × TPCLK"/>
				<interpretation key="11" text="64 × TPCLK"/>
				<interpretation key="13" text="128 × TPCLK"/>
				<interpretation key="15" text="256 × TPCLK"/>
			</field>	  
		  </register>
      <register name="LPC_UART2_FDR" description="UART Fractional Divider Register" address="0x40098028" access="rw" size="1" >
			<field bitoffset="0" bitlength="3" name="DIVADDVAL " description="Baud-rate generation pre-scaler divisor value" />		  
			<field bitoffset="4" bitlength="3" name="MULVAL " description="Baud-rate pre-scaler multiplier value" />
		  </register>
      <register name="LPC_UART2_TER" description="UART Transmit Enable Register" address="0x40098030" access="rw" size="1" >
		  	<field bitoffset="7" bitlength="1" name="TXEN " />
		  </register>
    </registergroup>
    <registergroup name="LPC_UART3" description="">
      <register name="LPC_UART3_RBR" description="UART Receiver Buffer Register" address="0x4009c000" access="ro" size="1" >
		  <field bitoffset="0" bitlength="8" name="RBR " />
		  </register>
      <register name="LPC_UART3_THR" description="UART Transmit Holding Register" address="0x4009c000" access="wo" size="1" />
      <register name="LPC_UART3_DLL" description="UART Divisor Latch LSB register" address="0x4009c000" access="rw" size="1" >
		  <field bitoffset="0" bitlength="8" name="DLLSB " />
		  </register>
      <register name="LPC_UART3_DLM" description="UART Divisor Latch MSB register" address="0x4009c004" access="rw" size="1" >
		  <field bitoffset="0" bitlength="8" name="DLMSB " />
		  </register>
      <register name="LPC_UART3_IER" description="UART Interrupt Enable Register" address="0x4009c004" access="rw" >
		  <field bitoffset="0" bitlength="1" name="RBR Interrupt Enable" />
		  <field bitoffset="1" bitlength="1" name="THRE Interrupt Enable" />
		  <field bitoffset="2" bitlength="1" name="RX Line Status Interrupt Enable" />
		  <field bitoffset="8" bitlength="1" name="ABEOIntEn" description="Enables the end of auto-baud interrupt" />
		  <field bitoffset="9" bitlength="1" name="ABTOIntEn" description="Enables the end of auto-baud time-out interrupt."/>	  
		  </register>
      <register name="LPC_UART3_IIR" description="UART Interrupt Identification Register" address="0x4009c008" access="ro" >
		   <field bitoffset="0" bitlength="1" name="IntStatus" >
				<interpretation key="0" text="One interrupt is pending"/>
				<interpretation key="1" text="No interrupt is pending"/>
			</field> 
			<field bitoffset="1" bitlength="3" name="IntId" >
				<interpretation key="1" text="THRE Interrupt"/>
				<interpretation key="2" text="Receive Data Available (RDA)"/>
				<interpretation key="3" text="Receive Line Status (RLS)"/>
				<interpretation key="6" text="Character Time-out Indicator (CTI)"/>
			</field> 
		  <field bitoffset="6" bitlength="2" name="FIFO Enable " />
		  <field bitoffset="8" bitlength="1" name="ABEOInt " />
		  <field bitoffset="9" bitlength="1" name="ABTOInt  " />
		  </register>
      <register name="LPC_UART3_FCR" description="UART FIFO Control Register" address="0x4009c008" access="wo" size="1" >
		  <field bitoffset="0" bitlength="1" name="FIFO Enable" />			
			<field bitoffset="1" bitlength="1" name="RX FIFO Reset" />
			<field bitoffset="2" bitlength="1" name="TX FIFO Reset" />
		  <field bitoffset="3" bitlength="1" name="DMA Mode Select" />
		  <field bitoffset="6" bitlength="2" name="RX Trigger Level" >
			  <interpretation key="0" text="Trigger level 0"/>
				<interpretation key="1" text="Trigger level 1"/>
				<interpretation key="2" text="Trigger level 2"/>
				<interpretation key="3" text="Trigger level 3"/>
			  </field>
		  </register>
      <register name="LPC_UART3_LCR" description="UART Line Control Register" address="0x4009c00c" access="rw" size="1" >
		   <field bitoffset="0" bitlength="2" name="Word Lenght Select" >
			   <interpretation key="0" text="5-bit"/>
				<interpretation key="1" text="6-bit"/>
				<interpretation key="2" text="7-bit"/>
				<interpretation key="3" text="8-bit"/>
				</field>			
			<field bitoffset="2" bitlength="1" name="Stop Bit Select" >
				<interpretation key="0" text="1 stop bit"/>
				<interpretation key="1" text="2 stop bits"/>
				</field>
			<field bitoffset="3" bitlength="1" name="Parity Enable" />
		  <field bitoffset="4" bitlength="2" name="Parity Select" >
			  <interpretation key="0" text="Odd parity"/>
				<interpretation key="1" text="Even parity"/>
				<interpretation key="2" text="Forced 1"/>
				<interpretation key="3" text="Forced 0"/>
			  </field>
			  <field bitoffset="6" bitlength="1" name="Break Control" />
			  <field bitoffset="7" bitlength="1" name="Divisor Latch Access Bit (DLAB)" />
		  </register>
      <register name="LPC_UART3_LSR" description="UART Line Status Register" address="0x4009c014" access="ro" size="1" >
		  <field bitoffset="0" bitlength="1" name="Receiver Data Ready (RDR)" >
			   <interpretation key="0" text="he UARTn receiver FIFO is empty."/>
				<interpretation key="1" text="The UARTn receiver FIFO is not empty."/>
			</field>	
		  <field bitoffset="1" bitlength="1" name="Overrun Error (OE)" >
			   <interpretation key="0" text="Overrun error status is inactive."/>
				<interpretation key="1" text="Overrun error status is active."/>
			</field>	
		  <field bitoffset="2" bitlength="1" name="Parity Error (PE)" >
			   <interpretation key="0" text="Parity error status is inactive."/>
				<interpretation key="1" text="Parity error status is active."/>
			</field>	
		  <field bitoffset="3" bitlength="1" name="Framing Error (FE)" >
			   <interpretation key="0" text="Framing error status is inactive."/>
				<interpretation key="1" text="Framing error status is active."/>
			</field>	
		  <field bitoffset="4" bitlength="1" name="Break Interrupt (BI)" >
			   <interpretation key="0" text="Break interrupt status is inactive."/>
				<interpretation key="1" text="Break interrupt status is active."/>
			</field>	
		  <field bitoffset="5" bitlength="1" name="Transmitter Holding Register Empty (THRE))" >
			   <interpretation key="0" text="UnTHR contains valid data."/>
				<interpretation key="1" text="UnTHR is empty."/>
			</field>	
		  <field bitoffset="6" bitlength="1" name="Transmitter Empty (TEMT)" >
			   <interpretation key="0" text="UnTHR and/or the UnTSR contains valid data."/>
				<interpretation key="1" text="UnTHR and the UnTSR are empty."/>
			</field>	
		  <field bitoffset="7" bitlength="1" name="Error in RX FIFO (RXFE)" >
			   <interpretation key="0" text="RBR contains no UART RX errors or UnFCR[0]=0."/>
				<interpretation key="1" text="UARTn RBR contains at least one UARTn RX error."/>
			</field>	
				
		  </register>
      <register name="LPC_UART3_SCR" description="UART Scratch Pad Register" address="0x4009c01c" access="rw" size="1" >
		   <field bitoffset="0" bitlength="8" name="Pad" />
		  </register>
      <register name="LPC_UART3_ACR" description="UART Auto-baud Control Register" address="0x4009c020" access="rw" >
		  <field bitoffset="0" bitlength="1" name="Start" >
			   <interpretation key="0" text="Auto-baud stop"/>
				<interpretation key="1" text="Auto-baud start"/>
			</field>
			<field bitoffset="1" bitlength="1" name="Mode" >
			   <interpretation key="0" text="Mode 0 "/>
				<interpretation key="1" text="Mode 1"/>
			</field>
			<field bitoffset="2" bitlength="1" name="AutoRestart" >
			   <interpretation key="0" text="No restart"/>
				<interpretation key="1" text="Restart in case of time-out "/>
			</field>
			<field bitoffset="8" bitlength="1" name="ABEOIntClr " description="End of auto-baud interrupt clear bit" />
			<field bitoffset="9" bitlength="1" name="ABTOIntClr " description="Auto-baud time-out interrupt clear bit" />
		  </register>
      <register name="LPC_UART3_ICR" description="UART IrDA Control Register" address="0x4009c024" access="rw" size="1" >
			<field bitoffset="0" bitlength="1" name="IrDAE" >
			   <interpretation key="0" text="IrDA mode is disabled "/>
				<interpretation key="1" text="IrDA mode is enabled "/>
			</field>
			<field bitoffset="1" bitlength="1" name="IrDAInv" >
			   <interpretation key="0" text="he serial input not inverted"/>
				<interpretation key="1" text="serial input inverted"/>
			</field>
			<field bitoffset="2" bitlength="4" name="FixPulseEn + PulseDiv" description="IrDA Transmitter Pulse width (μs)">
			   <interpretation key="0" text="3 / (16 × baud rate)"/>
			   <interpretation key="2" text="3 / (16 × baud rate)"/>
			   <interpretation key="4" text="3 / (16 × baud rate)"/>
			   <interpretation key="6" text="3 / (16 × baud rate)"/>
			   <interpretation key="8" text="3 / (16 × baud rate)"/>
			   <interpretation key="10" text="3 / (16 × baud rate)"/>
			   <interpretation key="12" text="3 / (16 × baud rate)"/>
			   <interpretation key="14" text="3 / (16 × baud rate)"/>
				<interpretation key="1" text="2 × TPCLK"/>
				<interpretation key="3" text="4 × TPCLK"/>
				<interpretation key="5" text="8 × TPCLK"/>
				<interpretation key="7" text="16 × TPCLK"/>
				<interpretation key="9" text="32 × TPCLK"/>
				<interpretation key="11" text="64 × TPCLK"/>
				<interpretation key="13" text="128 × TPCLK"/>
				<interpretation key="15" text="256 × TPCLK"/>
			</field>	  
		  </register>
      <register name="LPC_UART3_FDR" description="UART Fractional Divider Register" address="0x4009c028" access="rw" size="1" >
			<field bitoffset="0" bitlength="3" name="DIVADDVAL " description="Baud-rate generation pre-scaler divisor value" />		  
			<field bitoffset="4" bitlength="3" name="MULVAL " description="Baud-rate pre-scaler multiplier value" />
		  </register>
      <register name="LPC_UART3_TER" description="UART Transmit Enable Register" address="0x4009c030" access="rw" size="1" >
		  	<field bitoffset="7" bitlength="1" name="TXEN " />
		  </register>
    </registergroup>
  </group>
  <group name="LPC_SPI" description="Serial Peripheral Interface Registers">
    <registergroup name="LPC_SPI" description="">
      <register name="LPC_SPI_SPCR" description="SPI Control Register" address="0x40020000" access="rw" >
		  <field bitoffset="2" bitlength="1" name="BitEnable" >
				<interpretation key="0" text="8-bit"/>
				<interpretation key="1" text="x-bit"/>
				</field>
		  <field bitoffset="3" bitlength="1" name="CPHA" >
				<interpretation key="0" text="first clock edge of SCK"/>
				<interpretation key="1" text="second clock edge of the SCK"/>
				</field>
		  <field bitoffset="4" bitlength="1" name="CPOL" >
				<interpretation key="0" text="SCK is active high"/>
				<interpretation key="1" text="SCK is active low"/>
				</field>
		  <field bitoffset="5" bitlength="1" name="MSTR" >
				<interpretation key="0" text="Slave mode"/>
				<interpretation key="1" text="Master mode"/>
				</field>
		  <field bitoffset="6" bitlength="1" name="LSBF" >
				<interpretation key="0" text="MSB (bit 7) first"/>
				<interpretation key="1" text="LSB (bit 0) first"/>
				</field>
		  <field bitoffset="7" bitlength="1" name="SPIE" >
				<interpretation key="0" text="SPI interrupts are inhibited"/>
				<interpretation key="1" text="A hardware interrupt is generated"/>
				</field>
		  <field bitoffset="8" bitlength="4" name="BITS" >
				<interpretation key="8" text="8 bits per transfer"/>
				<interpretation key="9" text="9 bits per transfer"/>
				<interpretation key="10" text="10 bits per transfer"/>
				<interpretation key="11" text="11 bits per transfer"/>
				<interpretation key="12" text="12 bits per transfer"/>
				<interpretation key="13" text="13 bits per transfer"/>
				<interpretation key="14" text="14 bits per transfer"/>
				<interpretation key="15" text="15 bits per transfer"/>
				<interpretation key="0" text="16 bits per transfer"/>
				</field>
		  </register>
      <register name="LPC_SPI_SPSR" description="SPI Status Register" address="0x40020004" access="ro" >
		  <field bitoffset="3" bitlength="1" name="ABRT " >
				<interpretation key="0" text="OK"/>
				<interpretation key="1" text="Slave abort"/>
				</field>
			<field bitoffset="4" bitlength="1" name="MODF " >
				<interpretation key="0" text="OK"/>
				<interpretation key="1" text="Mode fault"/>
				</field>
			<field bitoffset="5" bitlength="1" name="ROVR " >
				<interpretation key="0" text="OK"/>
				<interpretation key="1" text="Read overrun"/>
				</field>
			<field bitoffset="6" bitlength="1" name="WCOL " >
				<interpretation key="0" text="OK"/>
				<interpretation key="1" text="Write collision "/>
				</field>
			<field bitoffset="7" bitlength="1" name="SPIF " >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="ransfer complete"/>
				</field>
			</register>
      <register name="LPC_SPI_SPDR" description="SPI Data Register" address="0x40020008" access="rw" >
		  <field bitoffset="0" bitlength="8" name="DataLow " />
			<field bitoffset="8" bitlength="8" name="DataHigh " />
			</register>
      <register name="LPC_SPI_SPCCR" description="SPI Clock Counter Register" address="0x4002000c" access="rw" >
		  <field bitoffset="0" bitlength="8" name="Counter" />
		 </register>
      <register name="LPC_SPI_SPINT" description="SPI Interrupt Register" address="0x4002001c" access="rw"  >
      <field bitoffset="0" bitlength="1" name="SPIF" />
		 </register>
    </registergroup>
  </group>
  <group name="LPC_SSP" description="Synchronous Serial Communication Registers">
    <registergroup name="LPC_SSP1" description="">
      <register name="LPC_SSP1_CR0" description="SSP Control Register 0" address="0x40030000" access="rw" >
		<field bitoffset="0" bitlength="4" name="DSS" description="Data Size Select">
				<interpretation key="3" text="4-bit transfer"/>
				<interpretation key="4" text="5-bit transfer"/>
				<interpretation key="5" text="6-bit transfer"/>
				<interpretation key="6" text="7-bit transfer"/>
				<interpretation key="7" text="8-bit transfer"/>
				<interpretation key="8" text="9-bit transfer"/>
				<interpretation key="9" text="10-bit transfer"/>
				<interpretation key="10" text="11-bit transfer"/>
				<interpretation key="11" text="12-bit transfer"/>
				<interpretation key="12" text="13-bit transfer"/>
				<interpretation key="13" text="14-bit transfer"/>
				<interpretation key="14" text="15-bit transfer"/>
				<interpretation key="15" text="16-bit transfer"/>
				</field>
		<field bitoffset="4" bitlength="2" name="FRF" description="Frame Forma" >
				<interpretation key="0" text="SPI"/>
				<interpretation key="1" text="TI"/>
				<interpretation key="2" text="Microwire"/>
				<interpretation key="3" text="not supported"/>
				</field>
		<field bitoffset="6" bitlength="1" name="CPOL" >
				<interpretation key="0" text="low between frames"/>
				<interpretation key="1" text="high between frames"/>
				</field>
		<field bitoffset="7" bitlength="1" name="CPHA" >
				<interpretation key="0" text="first clock"/>
				<interpretation key="1" text="second clock"/>
				</field>
		<field bitoffset="8" bitlength="8" name="SCR" />
      </register>
      <register name="LPC_SSP1_CR1" description="SSP Control Register 1" address="0x40030004" access="rw" >
		  <field bitoffset="0" bitlength="1" name="LBM" >
				<interpretation key="0" text="normal operation"/>
				<interpretation key="1" text="Loop Back Mode"/>
				</field>
		   <field bitoffset="1" bitlength="1" name="SSE" >
				<interpretation key="0" text="SSP disable"/>
				<interpretation key="1" text="SSP enable"/>
				</field>
		   <field bitoffset="2" bitlength="1" name="MS" >
				<interpretation key="0" text="Master Mode"/>
				<interpretation key="1" text="Slave Mode"/>
				</field>
		   <field bitoffset="3" bitlength="1" name="SOD" >
				<interpretation key="0" text="Slave Output Enable"/>
				<interpretation key="1" text="Slave Output Disable"/>
				</field>
		  </register>
      <register name="LPC_SSP1_DR" description="SSP Data Register" address="0x40030008" access="rw" >
		  <field bitoffset="0" bitlength="16" name="DATA" />
		  </register>
      <register name="LPC_SSP1_SR" description="SSP Status Register" address="0x4003000c" access="ro" >
		  <field bitoffset="0" bitlength="1" name="TFE " >
				<interpretation key="0" text="Transmit FIFO is not empty"/>
				<interpretation key="1" text="Transmit FIFO is empty"/>
				</field>
		   <field bitoffset="1" bitlength="1" name="TNF " >
				<interpretation key="0" text="Tx FIFO is full"/>
				<interpretation key="1" text="Tx FIFO is not full"/>
				</field>
		   <field bitoffset="2" bitlength="1" name="RNE " >
				<interpretation key="0" text="Receive FIFO is empty"/>
				<interpretation key="1" text="Receive FIFO is not empty"/>
				</field>
		   <field bitoffset="3" bitlength="1" name="RFF " >
				<interpretation key="0" text="Receive FIFO is not full "/>
				<interpretation key="1" text="Receive FIFO is full"/>
				</field>
		   <field bitoffset="4" bitlength="1" name="BSY" >
				<interpretation key="0" text="Ready."/>
				<interpretation key="1" text="Busy."/>
				</field>
		</register>
      <register name="LPC_SSP1_CPSR" description="SSPn Clock Prescale Register" address="0x40030010" access="rw" >
		  <field bitoffset="0" bitlength="8" name="CPSDVSR" />
		  </register>
      <register name="LPC_SSP1_IMSC" description="SSP Interrupt Mask Set/Clear register" address="0x40030014" access="rw" >
		  <field bitoffset="0" bitlength="1" name="RORIM" >
				<interpretation key="0" text="Disable Receive Overrun Interrupt "/>
				<interpretation key="1" text="Enable Receive Overrun Interrupt"/>
				</field>
		   <field bitoffset="1" bitlength="1" name="RTIM" >
				<interpretation key="0" text="Disable Timeout Interrupt "/>
				<interpretation key="1" text="Enable Timeout Interrupt "/>
				</field>
		   <field bitoffset="2" bitlength="1" name="RXIM" >
				<interpretation key="0" text="Disable Rx FIFO is at least half full Interrupt"/>
				<interpretation key="1" text="Enable Rx FIFO is at least half full Interrupt"/>
				</field>
		   <field bitoffset="3" bitlength="1" name="TXIM" >
				<interpretation key="0" text="Disable Tx FIFO is at least half empty Interrupt"/>
				<interpretation key="1" text="Enable Tx FIFO is at least half empty Interrupt"/>
				</field>
		  </register>
      <register name="LPC_SSP1_RIS" description="SSP Raw Interrupt Status Register" address="0x40030018" access="rw" >
		  <field bitoffset="0" bitlength="1" name="RORRIS" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Receive Overrun"/>
				</field>
		   <field bitoffset="1" bitlength="1" name="RTRIS" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Timeout"/>
				</field>
		   <field bitoffset="2" bitlength="1" name="RXRIS" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Rx FIFO is at least half full"/>
				</field>
		   <field bitoffset="3" bitlength="1" name="TXRIS" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Tx FIFO is at least half empty"/>
				</field>
			</register>
      <register name="LPC_SSP1_MIS" description="SSPMasked Interrupt Status Register" address="0x4003001c" access="rw" >
		  <field bitoffset="0" bitlength="1" name="RORMIS" >
				</field>
		   <field bitoffset="1" bitlength="1" name="RTMIS" >
				</field>
		   <field bitoffset="2" bitlength="1" name="RXMIS" >
				</field>
		   <field bitoffset="3" bitlength="1" name="TXMIS" >
				</field>
			</register>
      <register name="LPC_SSP1_ICR" description="SSP Interrupt Clear Register" address="0x40030020" access="rw" >
		  <field bitoffset="0" bitlength="1" name="RORIC" description="clear frame was received when RxFIFO was full interrupt. ">
				</field>
		   <field bitoffset="1" bitlength="1" name="RTIC" description="clear Rx FIFO was not empty and has not been read for a timeout period interrupt.">
				</field>
		  </register>
      <register name="LPC_SSP1_DMACR" description="SSP DMA Control Register" address="0x40030024" access="rw" >
		  <field bitoffset="0" bitlength="1" name="(RXDMAE)" description="DMA for the receive FIFO">
			  <interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Enable"/>
				</field>
		   <field bitoffset="1" bitlength="1" name="(TXDMAE)" description="DMA for the transmit FIFO">
			   <interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Enable"/>
				</field>
		  </register>
    </registergroup>
    <registergroup name="LPC_SSP0" description="">
      <register name="LPC_SSP0_CR0" description="SSP Control Register 0" address="0x40088000" access="rw" >
		<field bitoffset="0" bitlength="4" name="DSS" description="Data Size Select">
				<interpretation key="3" text="4-bit transfer"/>
				<interpretation key="4" text="5-bit transfer"/>
				<interpretation key="5" text="6-bit transfer"/>
				<interpretation key="6" text="7-bit transfer"/>
				<interpretation key="7" text="8-bit transfer"/>
				<interpretation key="8" text="9-bit transfer"/>
				<interpretation key="9" text="10-bit transfer"/>
				<interpretation key="10" text="11-bit transfer"/>
				<interpretation key="11" text="12-bit transfer"/>
				<interpretation key="12" text="13-bit transfer"/>
				<interpretation key="13" text="14-bit transfer"/>
				<interpretation key="14" text="15-bit transfer"/>
				<interpretation key="15" text="16-bit transfer"/>
				</field>
		<field bitoffset="4" bitlength="2" name="FRF" description="Frame Forma" >
				<interpretation key="0" text="SPI"/>
				<interpretation key="1" text="TI"/>
				<interpretation key="2" text="Microwire"/>
				<interpretation key="3" text="not supported"/>
				</field>
		<field bitoffset="6" bitlength="1" name="CPOL" >
				<interpretation key="0" text="low between frames"/>
				<interpretation key="1" text="high between frames"/>
				</field>
		<field bitoffset="7" bitlength="1" name="CPHA" >
				<interpretation key="0" text="first clock"/>
				<interpretation key="1" text="second clock"/>
				</field>
		<field bitoffset="8" bitlength="8" name="SCR" />
      </register>     
      <register name="LPC_SSP0_CR1" description="SSP Control Register 1" address="0x40088004" access="rw" >
		  <field bitoffset="0" bitlength="1" name="LBM" >
				<interpretation key="0" text="normal operation"/>
				<interpretation key="1" text="Loop Back Mode"/>
				</field>
		   <field bitoffset="1" bitlength="1" name="SSE" >
				<interpretation key="0" text="SSP disable"/>
				<interpretation key="1" text="SSP enable"/>
				</field>
		   <field bitoffset="2" bitlength="1" name="MS" >
				<interpretation key="0" text="Master Mode"/>
				<interpretation key="1" text="Slave Mode"/>
				</field>
		   <field bitoffset="3" bitlength="1" name="SOD" >
				<interpretation key="0" text="Slave Output Enable"/>
				<interpretation key="1" text="Slave Output Disable"/>
				</field>
		  </register>      
      <register name="LPC_SSP0_DR" description="SSP Data Register" address="0x40088008" access="rw" >
		  <field bitoffset="0" bitlength="16" name="DATA" />
		  </register>     
      <register name="LPC_SSP0_SR" description="SSP Status Register" address="0x4008800c" access="ro" >
		  <field bitoffset="0" bitlength="1" name="TFE " >
				<interpretation key="0" text="Transmit FIFO is not empty"/>
				<interpretation key="1" text="Transmit FIFO is empty"/>
				</field>
		   <field bitoffset="1" bitlength="1" name="TNF " >
				<interpretation key="0" text="Tx FIFO is full"/>
				<interpretation key="1" text="Tx FIFO is not full"/>
				</field>
		   <field bitoffset="2" bitlength="1" name="RNE " >
				<interpretation key="0" text="Receive FIFO is empty"/>
				<interpretation key="1" text="Receive FIFO is not empty"/>
				</field>
		   <field bitoffset="3" bitlength="1" name="RFF " >
				<interpretation key="0" text="Receive FIFO is not full "/>
				<interpretation key="1" text="Receive FIFO is full"/>
				</field>
		   <field bitoffset="4" bitlength="1" name="BSY" >
				<interpretation key="0" text="Ready."/>
				<interpretation key="1" text="Busy."/>
				</field>
		</register>      
      <register name="LPC_SSP0_CPSR" description="SSPn Clock Prescale Register" address="0x40088010" access="rw" >
		  <field bitoffset="0" bitlength="8" name="CPSDVSR" />
		  </register>     
      <register name="LPC_SSP0_IMSC" description="SSP Interrupt Mask Set/Clear register" address="0x40088014" access="rw" >
		  <field bitoffset="0" bitlength="1" name="RORIM" >
				<interpretation key="0" text="Disable Receive Overrun Interrupt "/>
				<interpretation key="1" text="Enable Receive Overrun Interrupt"/>
				</field>
		   <field bitoffset="1" bitlength="1" name="RTIM" >
				<interpretation key="0" text="Disable Timeout Interrupt "/>
				<interpretation key="1" text="Enable Timeout Interrupt "/>
				</field>
		   <field bitoffset="2" bitlength="1" name="RXIM" >
				<interpretation key="0" text="Disable Rx FIFO is at least half full Interrupt"/>
				<interpretation key="1" text="Enable Rx FIFO is at least half full Interrupt"/>
				</field>
		   <field bitoffset="3" bitlength="1" name="TXIM" >
				<interpretation key="0" text="Disable Tx FIFO is at least half empty Interrupt"/>
				<interpretation key="1" text="Enable Tx FIFO is at least half empty Interrupt"/>
				</field>
		  </register>     
      <register name="LPC_SSP0_RIS" description="SSP Raw Interrupt Status Register" address="0x40088018" access="rw" >
		  <field bitoffset="0" bitlength="1" name="RORRIS" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Receive Overrun"/>
				</field>
		   <field bitoffset="1" bitlength="1" name="RTRIS" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Timeout"/>
				</field>
		   <field bitoffset="2" bitlength="1" name="RXRIS" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Rx FIFO is at least half full"/>
				</field>
		   <field bitoffset="3" bitlength="1" name="TXRIS" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Tx FIFO is at least half empty"/>
				</field>
			</register>     
      <register name="LPC_SSP0_MIS" description="SSPMasked Interrupt Status Register" address="0x4008801c" access="rw" >
		  <field bitoffset="0" bitlength="1" name="RORMIS" >
				</field>
		   <field bitoffset="1" bitlength="1" name="RTMIS" >
				</field>
		   <field bitoffset="2" bitlength="1" name="RXMIS" >
				</field>
		   <field bitoffset="3" bitlength="1" name="TXMIS" >
				</field>
			</register>     
      <register name="LPC_SSP0_ICR" description="SSP Interrupt Clear Register" address="0x40088020" access="rw" >
		  <field bitoffset="0" bitlength="1" name="RORIC" description="clear frame was received when RxFIFO was full interrupt. ">
				</field>
		   <field bitoffset="1" bitlength="1" name="RTIC" description="clear Rx FIFO was not empty and has not been read for a timeout period interrupt.">
				</field>
		  </register>      
      <register name="LPC_SSP0_DMACR" description="SSP DMA Control Register" address="0x40088024" access="rw" >
		  <field bitoffset="0" bitlength="1" name="(RXDMAE)" description="DMA for the receive FIFO">
			  <interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Enable"/>
				</field>
		   <field bitoffset="1" bitlength="1" name="(TXDMAE)" description="DMA for the transmit FIFO">
			   <interpretation key="0" text="Disable"/>
				<interpretation key="1" text="Enable"/>
				</field>
		  </register>   
    </registergroup>
  </group>
  <group name="LPC_I2C" description="Inter-Integrated Circuit Registers">
    <registergroup name="LPC_I2C0" description="">
      <register name="LPC_I2C0_I2CONSET" description="I2C Control Set register" address="0x4001c000" access="rw" >
		  <field bitoffset="2" bitlength="1" name="AA" description="Assert acknowledge flag">
			</field>
			<field bitoffset="3" bitlength="1" name="SI" description="I2C interrupt flag">
			</field>
			<field bitoffset="4" bitlength="1" name="STO" description="STOP flag">
			</field>
			<field bitoffset="5" bitlength="1" name="STA" description="START flag">
			</field>
			<field bitoffset="6" bitlength="1" name="I2EN" description="I2C interface enable">
			</field>
		  </register>
      <register name="LPC_I2C0_I2STAT" description="I2C Status register" address="0x4001c004" access="ro" >
		  <field bitoffset="0" bitlength="8" name="Status" description="">
			</field>
		  </register>
      <register name="LPC_I2C0_I2DAT" description="I2C Data register" address="0x4001c008" access="rw" >
		  <field bitoffset="0" bitlength="8" name="Data" description="">
			</field>
		  </register>
      <register name="LPC_I2C0_I2ADR0" description="I2C Slave Address registers" address="0x4001c00c" access="rw" >
			<field bitoffset="0" bitlength="1" name="GC" description="General Call enable bit">
			</field>
			<field bitoffset="1" bitlength="7" name="Address" description="I2C device address for slave mode.">
			</field>
		  </register>
      <register name="LPC_I2C0_I2SCLH" description="I2C SCL HIGH duty cycle register" address="0x4001c010" access="rw" >
		  <field bitoffset="0" bitlength="16" name="SCLH" description="Count for SCL HIGH time period selection">
			</field>
		  </register>
      <register name="LPC_I2C0_I2SCLL" description="I2C SCL Low duty cycle register" address="0x4001c014" access="rw" >
		  <field bitoffset="0" bitlength="16" name="SCLL" description="Count for SCL low time period selection.">
			</field>
		  </register>
      <register name="LPC_I2C0_I2CONCLR" description="I2C Control Clear register" address="0x4001c018" access="wo" >
		  <field bitoffset="2" bitlength="1" name="AA" description="Assert acknowledge Clear bit">
			</field>
			<field bitoffset="3" bitlength="1" name="SI" description="I2C interrupt Clear bit">
			</field>
			<field bitoffset="4" bitlength="1" name="STO" description="STOP Clear bit">
			</field>
			<field bitoffset="5" bitlength="1" name="STA" description="START Clear bit">
			</field>
			<field bitoffset="6" bitlength="1" name="I2EN" description="I2C interface disable bit">
			</field>
		  </register>
      <register name="LPC_I2C0_MMCTRL" description="I2C Monitor mode control register" address="0x4001c01c" access="rw" >
			<field bitoffset="0" bitlength="1" name="MM_ENA" >
				<interpretation key="0" text="Monitor mode disabled"/>
				<interpretation key="1" text="Monitor mode enabled"/>
			</field>
			<field bitoffset="1" bitlength="1" name="ENA_SCL" >
				<interpretation key="0" text="SCL output forced high"/>
				<interpretation key="1" text="SCL normal operation"/>
			</field>
			<field bitoffset="2" bitlength="1" name="MATCH_ALL" >
				<interpretation key="0" text="nterrupt will only be generated no one of the four address I2ADR0 through I2ADR3."/>
				<interpretation key="1" text="interrupt will be generated on ANY address received."/>
			</field>
		  </register>
      <register name="LPC_I2C0_I2ADR1" description="I2C Slave Address registers" address="0x4001c020" access="rw" >
			<field bitoffset="0" bitlength="1" name="GC" description="General Call enable bit">
			</field>
			<field bitoffset="1" bitlength="7" name="Address" description="I2C device address for slave mode.">
			</field>
		  </register>
      <register name="LPC_I2C0_I2ADR2" description="I2C Slave Address registers" address="0x4001c024" access="rw" >
			<field bitoffset="0" bitlength="1" name="GC" description="General Call enable bit">
			</field>
			<field bitoffset="1" bitlength="7" name="Address" description="I2C device address for slave mode.">
			</field>
		  </register>
      <register name="LPC_I2C0_I2ADR3" description="I2C Slave Address registers" address="0x4001c028" access="rw" >
			<field bitoffset="0" bitlength="1" name="GC" description="General Call enable bit">
			</field>
			<field bitoffset="1" bitlength="7" name="Address" description="I2C device address for slave mode.">
			</field>
		  </register>
      <register name="LPC_I2C0_I2DATA_BUFFER" description="I2C Data buffer register" address="0x4001c02c" access="ro" >
		  <field bitoffset="0" bitlength="8" name="Data" description="This register holds contents of the 8 MSBs of the I2DAT shift register ">
			</field>
		  </register>
      <register name="LPC_I2C0_I2MASK0" description="I2C Mask registers" address="0x4001c030" access="rw" >
		  <field bitoffset="1" bitlength="7" name="MASK" description="">
			</field>
		  </register>
      <register name="LPC_I2C0_I2MASK1" description="I2C Mask registers" address="0x4001c034" access="rw" >
		  <field bitoffset="1" bitlength="7" name="MASK" description="">
			</field>
		  </register>
      <register name="LPC_I2C0_I2MASK2" description="I2C Mask registers" address="0x4001c038" access="rw" >
		  <field bitoffset="1" bitlength="7" name="MASK" description="">
			</field>
		  </register>
      <register name="LPC_I2C0_I2MASK3" description="I2C Mask registers" address="0x4001c03c" access="rw" >
		  <field bitoffset="1" bitlength="7" name="MASK" description="">
			</field>
		  </register>
    </registergroup>
    <registergroup name="LPC_I2C1" description="">
      <register name="LPC_I2C1_I2CONSET" description="I2C Control Set register" address="0x4005c000" access="rw" >
		  <field bitoffset="2" bitlength="1" name="AA" description="Assert acknowledge flag">
			</field>
			<field bitoffset="3" bitlength="1" name="SI" description="I2C interrupt flag">
			</field>
			<field bitoffset="4" bitlength="1" name="STO" description="STOP flag">
			</field>
			<field bitoffset="5" bitlength="1" name="STA" description="START flag">
			</field>
			<field bitoffset="6" bitlength="1" name="I2EN" description="I2C interface enable">
			</field>
		  </register>      
      <register name="LPC_I2C1_I2STAT" description="I2C Status register" address="0x4005c004" access="ro" >
		  <field bitoffset="0" bitlength="8" name="Status" description="">
			</field>
		  </register>      
      <register name="LPC_I2C1_I2DAT" description="I2C Data register" address="0x4005c008" access="rw" >
		  <field bitoffset="0" bitlength="8" name="Data" description="">
			</field>
		  </register>      
      <register name="LPC_I2C1_I2ADR0" description="I2C Slave Address registers" address="0x4005c00c" access="rw" >
			<field bitoffset="0" bitlength="1" name="GC" description="General Call enable bit">
			</field>
			<field bitoffset="1" bitlength="7" name="Address" description="I2C device address for slave mode.">
			</field>
		  </register>      
      <register name="LPC_I2C1_I2SCLH" description="I2C SCL HIGH duty cycle register" address="0x4005c010" access="rw" >
		  <field bitoffset="0" bitlength="16" name="SCLH" description="Count for SCL HIGH time period selection">
			</field>
		  </register>      
      <register name="LPC_I2C1_I2SCLL" description="I2C SCL Low duty cycle register" address="0x4005c014" access="rw" >
		  <field bitoffset="0" bitlength="16" name="SCLL" description="Count for SCL low time period selection.">
			</field>
		  </register>      
      <register name="LPC_I2C1_I2CONCLR" description="I2C Control Clear register" address="0x4005c018" access="wo" >
		  <field bitoffset="2" bitlength="1" name="AA" description="Assert acknowledge Clear bit">
			</field>
			<field bitoffset="3" bitlength="1" name="SI" description="I2C interrupt Clear bit">
			</field>
			<field bitoffset="4" bitlength="1" name="STO" description="STOP Clear bit">
			</field>
			<field bitoffset="5" bitlength="1" name="STA" description="START Clear bit">
			</field>
			<field bitoffset="6" bitlength="1" name="I2EN" description="I2C interface disable bit">
			</field>
		  </register>      
      <register name="LPC_I2C1_MMCTRL" description="I2C Monitor mode control register" address="0x4005c01c" access="rw" >
			<field bitoffset="0" bitlength="1" name="MM_ENA" >
				<interpretation key="0" text="Monitor mode disabled"/>
				<interpretation key="1" text="Monitor mode enabled"/>
			</field>
			<field bitoffset="1" bitlength="1" name="ENA_SCL" >
				<interpretation key="0" text="SCL output forced high"/>
				<interpretation key="1" text="SCL normal operation"/>
			</field>
			<field bitoffset="2" bitlength="1" name="MATCH_ALL" >
				<interpretation key="0" text="nterrupt will only be generated no one of the four address I2ADR0 through I2ADR3."/>
				<interpretation key="1" text="interrupt will be generated on ANY address received."/>
			</field>
		  </register>      
      <register name="LPC_I2C1_I2ADR1" description="I2C Slave Address registers" address="0x4005c020" access="rw" >
			<field bitoffset="0" bitlength="1" name="GC" description="General Call enable bit">
			</field>
			<field bitoffset="1" bitlength="7" name="Address" description="I2C device address for slave mode.">
			</field>
		  </register>      
      <register name="LPC_I2C1_I2ADR2" description="I2C Slave Address registers" address="0x4005c024" access="rw" >
			<field bitoffset="0" bitlength="1" name="GC" description="General Call enable bit">
			</field>
			<field bitoffset="1" bitlength="7" name="Address" description="I2C device address for slave mode.">
			</field>
		  </register>      
      <register name="LPC_I2C1_I2ADR3" description="I2C Slave Address registers" address="0x4005c028" access="rw" >
			<field bitoffset="0" bitlength="1" name="GC" description="General Call enable bit">
			</field>
			<field bitoffset="1" bitlength="7" name="Address" description="I2C device address for slave mode.">
			</field>
		  </register>      
      <register name="LPC_I2C1_I2DATA_BUFFER" description="I2C Data buffer register" address="0x4005c02c" access="ro" >
		  <field bitoffset="0" bitlength="8" name="Data" description="This register holds contents of the 8 MSBs of the I2DAT shift register ">
			</field>
		  </register>      
      <register name="LPC_I2C1_I2MASK0" description="I2C Mask registers" address="0x4005c030" access="rw" >
		  <field bitoffset="1" bitlength="7" name="MASK" description="">
			</field>
		  </register>      
      <register name="LPC_I2C1_I2MASK1" description="I2C Mask registers" address="0x4005c034" access="rw" >
		  <field bitoffset="1" bitlength="7" name="MASK" description="">
			</field>
		  </register>     
      <register name="LPC_I2C1_I2MASK2" description="I2C Mask registers" address="0x4005c038" access="rw" >
		  <field bitoffset="1" bitlength="7" name="MASK" description="">
			</field>
		  </register>      
      <register name="LPC_I2C1_I2MASK3" description="I2C Mask registers" address="0x4005c03c" access="rw" >
		  <field bitoffset="1" bitlength="7" name="MASK" description="">
			</field>
		  </register>      
    </registergroup>
    <registergroup name="LPC_I2C2" description="">
      <register name="LPC_I2C2_I2CONSET" description="I2C Control Set register" address="0x400a0000" access="rw" >
		  <field bitoffset="2" bitlength="1" name="AA" description="Assert acknowledge flag">
			</field>
			<field bitoffset="3" bitlength="1" name="SI" description="I2C interrupt flag">
			</field>
			<field bitoffset="4" bitlength="1" name="STO" description="STOP flag">
			</field>
			<field bitoffset="5" bitlength="1" name="STA" description="START flag">
			</field>
			<field bitoffset="6" bitlength="1" name="I2EN" description="I2C interface enable">
			</field>
		  </register>      
      <register name="LPC_I2C2_I2STAT" description="I2C Status register" address="0x400a0004" access="ro" >
		  <field bitoffset="0" bitlength="8" name="Status" description="">
			</field>
		  </register>      
      <register name="LPC_I2C2_I2DAT" description="I2C Data register" address="0x400a0008" access="rw" >
		  <field bitoffset="0" bitlength="8" name="Data" description="">
			</field>
		  </register>      
      <register name="LPC_I2C2_I2ADR0" description="I2C Slave Address registers" address="0x400a000c" access="rw" >
			<field bitoffset="0" bitlength="1" name="GC" description="General Call enable bit">
			</field>
			<field bitoffset="1" bitlength="7" name="Address" description="I2C device address for slave mode.">
			</field>
		  </register>      
      <register name="LPC_I2C2_I2SCLH" description="I2C SCL HIGH duty cycle register" address="0x400a0010" access="rw" >
		  <field bitoffset="0" bitlength="16" name="SCLH" description="Count for SCL HIGH time period selection">
			</field>
		  </register>      
      <register name="LPC_I2C2_I2SCLL" description="I2C SCL Low duty cycle register" address="0x400a0014" access="rw" >
		  <field bitoffset="0" bitlength="16" name="SCLL" description="Count for SCL low time period selection.">
			</field>
		  </register>      
      <register name="LPC_I2C2_I2CONCLR" description="I2C Control Clear register" address="0x400a0018" access="wo" >
		  <field bitoffset="2" bitlength="1" name="AA" description="Assert acknowledge Clear bit">
			</field>
			<field bitoffset="3" bitlength="1" name="SI" description="I2C interrupt Clear bit">
			</field>
			<field bitoffset="4" bitlength="1" name="STO" description="STOP Clear bit">
			</field>
			<field bitoffset="5" bitlength="1" name="STA" description="START Clear bit">
			</field>
			<field bitoffset="6" bitlength="1" name="I2EN" description="I2C interface disable bit">
			</field>
		  </register>      
      <register name="LPC_I2C2_MMCTRL" description="I2C Monitor mode control register" address="0x400a001c" access="rw" >
			<field bitoffset="0" bitlength="1" name="MM_ENA" >
				<interpretation key="0" text="Monitor mode disabled"/>
				<interpretation key="1" text="Monitor mode enabled"/>
			</field>
			<field bitoffset="1" bitlength="1" name="ENA_SCL" >
				<interpretation key="0" text="SCL output forced high"/>
				<interpretation key="1" text="SCL normal operation"/>
			</field>
			<field bitoffset="2" bitlength="1" name="MATCH_ALL" >
				<interpretation key="0" text="nterrupt will only be generated no one of the four address I2ADR0 through I2ADR3."/>
				<interpretation key="1" text="interrupt will be generated on ANY address received."/>
			</field>
		  </register>      
      <register name="LPC_I2C2_I2ADR1" description="I2C Slave Address registers" address="0x400a0020" access="rw" >
			<field bitoffset="0" bitlength="1" name="GC" description="General Call enable bit">
			</field>
			<field bitoffset="1" bitlength="7" name="Address" description="I2C device address for slave mode.">
			</field>
		  </register>      
      <register name="LPC_I2C2_I2ADR2" description="I2C Slave Address registers" address="0x400a0024" access="rw" >
			<field bitoffset="0" bitlength="1" name="GC" description="General Call enable bit">
			</field>
			<field bitoffset="1" bitlength="7" name="Address" description="I2C device address for slave mode.">
			</field>
		  </register>      
      <register name="LPC_I2C2_I2ADR3" description="I2C Slave Address registers" address="0x400a0028" access="rw" >
			<field bitoffset="0" bitlength="1" name="GC" description="General Call enable bit">
			</field>
			<field bitoffset="1" bitlength="7" name="Address" description="I2C device address for slave mode.">
			</field>
		  </register>      
      <register name="LPC_I2C2_I2DATA_BUFFER" description="I2C Data buffer register" address="0x400a002c" access="ro" >
		  <field bitoffset="0" bitlength="8" name="Data" description="This register holds contents of the 8 MSBs of the I2DAT shift register ">
			</field>
		  </register>      
      <register name="LPC_I2C2_I2MASK0" description="I2C Mask registers" address="0x400a0030" access="rw" >
		  <field bitoffset="1" bitlength="7" name="MASK" description="">
			</field>
		  </register>     
      <register name="LPC_I2C2_I2MASK1" description="I2C Mask registers" address="0x400a0034" access="rw" >
		  <field bitoffset="1" bitlength="7" name="MASK" description="">
			</field>
		  </register>     
      <register name="LPC_I2C2_I2MASK2" description="I2C Mask registers" address="0x400a0038" access="rw" >
		  <field bitoffset="1" bitlength="7" name="MASK" description="">
			</field>
		  </register>     
      <register name="LPC_I2C2_I2MASK3" description="I2C Mask registers" address="0x400a003c" access="rw" >
		  <field bitoffset="1" bitlength="7" name="MASK" description="">
			</field>
		  </register>      
    </registergroup>
  </group>
  <group name="LPC_I2S" description="">
    <registergroup name="LPC_I2S" description="">
      <register name="LPC_I2S_I2SDAO" description="" address="0x400a8000" access="rw" />
      <register name="LPC_I2S_I2SDAI" description="" address="0x400a8004" access="rw" />
      <register name="LPC_I2S_I2STXFIFO" description="" address="0x400a8008" access="wo" />
      <register name="LPC_I2S_I2SRXFIFO" description="" address="0x400a800c" access="ro" />
      <register name="LPC_I2S_I2SSTATE" description="" address="0x400a8010" access="ro" />
      <register name="LPC_I2S_I2SDMA1" description="" address="0x400a8014" access="rw" />
      <register name="LPC_I2S_I2SDMA2" description="" address="0x400a8018" access="rw" />
      <register name="LPC_I2S_I2SIRQ" description="" address="0x400a801c" access="rw" />
      <register name="LPC_I2S_I2STXRATE" description="" address="0x400a8020" access="rw" />
      <register name="LPC_I2S_I2SRXRATE" description="" address="0x400a8024" access="rw" />
      <register name="LPC_I2S_I2STXBITRATE" description="" address="0x400a8028" access="rw" />
      <register name="LPC_I2S_I2SRXBITRATE" description="" address="0x400a802c" access="rw" />
      <register name="LPC_I2S_I2STXMODE" description="" address="0x400a8030" access="rw" />
      <register name="LPC_I2S_I2SRXMODE" description="" address="0x400a8034" access="rw" />
    </registergroup>
  </group>
  <group name="LPC_RIT" description="Repetitive Interrupt Timer">
    <registergroup name="LPC_RIT" description="">
      <register name="LPC_RIT_RICOMPVAL" description="RI Compare Value register" address="0x400b0000" access="rw" >
  			<field bitoffset="0" bitlength="32" name="RICOMP" description="Compare register. Holds the compare value which is compared to the counter." />
		  </register>
      <register name="LPC_RIT_RIMASK" description="RI Mask register" address="0x400b0004" access="rw" >
  			<field bitoffset="0" bitlength="32" name="RIMASK" description="Mask register" />	  
  		</register>
      <register name="LPC_RIT_RICTRL" description="RI Control register" address="0x400b0008" access="rw" size="1" >
			<field bitoffset="0" bitlength="1" name="RITINT" description="Interrupt flag" >
				<interpretation key="1" text=""/>
				<interpretation key="0" text="The counter value does not equal the masked compare value."/>
			</field>
			<field bitoffset="1" bitlength="1" name="RITENCLR" description="Timer enable clear" >
				<interpretation key="1" text=""/>
				<interpretation key="0" text="The timer will not be cleared to 0"/>
			</field>
			<field bitoffset="2" bitlength="1" name="RITENBR" description="Timer enable for debug" >
				<interpretation key="1" text="The timer is halted when the processor is halted for debugging."/>
				<interpretation key="0" text="Debug has no effect on the timer operation"/>
			</field>
			<field bitoffset="3" bitlength="1" name="RITEN" description="Timer enable" >
				<interpretation key="1" text="Timer enabled"/>
				<interpretation key="0" text="Timer disabled"/>
			</field>			
		  </register>
      <register name="LPC_RIT_RICOUNTER" description="RI Counter register" address="0x400b000c" access="rw" >
  			<field bitoffset="0" bitlength="32" name="RICOUNTER" description="32-bit up counter" />	  
  		</register>
    </registergroup>
  </group>
  <group name="LPC_RTC" description="Real-Time Clock">
    <registergroup name="LPC_RTC" description="">
      <register name="LPC_RTC_ILR" description="Interrupt Location Register" address="0x40024000" access="rw" size="1" >
		  <field bitoffset="0" bitlength="1" name="RTCCIF" description="Clear Counter Interrupt Flag">
			</field>
			<field bitoffset="1" bitlength="1" name="RTCALF " description="Clear Alarm Interrupt Flag">
			</field>
		  </register>
      <register name="LPC_RTC_CCR" description="Clock Control Register" address="0x40024008" access="rw" size="1" >
		  <field bitoffset="0" bitlength="1" name="CLKEN" >
				<interpretation key="0" text="Disable RTC"/>
				<interpretation key="1" text="Enable RTC"/>
			</field>
			<field bitoffset="1" bitlength="1" name="CTCRST" description="CTC Reset" />
			<field bitoffset="4" bitlength="1" name="CCALEN " >
				<interpretation key="0" text="Calibration counter disable"/>
				<interpretation key="1" text="Calibration counter enable "/>
			</field>
		  </register>
      <register name="LPC_RTC_CIIR" description="Counter Increment Interrupt Register" address="0x4002400c" access="rw" size="1" >
		  <field bitoffset="0" bitlength="1" name="IMSEC" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Second generates an interrupt"/>
			</field>
		  <field bitoffset="1" bitlength="1" name="IMMIN" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Minute generates an interrupt"/>
			</field>
		  <field bitoffset="2" bitlength="1" name="IMHOUR" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Hour generates an interrupt"/>
			</field>
		  <field bitoffset="3" bitlength="1" name="IMDOM" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Day of Month generates an interrupt"/>
			</field>
		  <field bitoffset="4" bitlength="1" name="IMDOW" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Day of Week generates an interrupt"/>
			</field>
		  <field bitoffset="5" bitlength="1" name="IMDOY" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Day of Year generates an interrupt"/>
			</field>
		  <field bitoffset="6" bitlength="1" name="IMMON" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Month generates an interrupt"/>
			</field>
		  <field bitoffset="7" bitlength="1" name="IMYEAR" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Year generates an interrupt"/>
			</field>
		  </register>
      <register name="LPC_RTC_AMR" description="Alarm Mask Register" address="0x40024010" access="rw" size="1" >
		  <field bitoffset="0" bitlength="1" name="AMRSEC" >
				<interpretation key="0" text="Second compared for the alarm"/>
				<interpretation key="1" text="Second not compared for the alarm"/>
			</field>
		  <field bitoffset="1" bitlength="1" name="AMRMIN" >
				<interpretation key="0" text="Minutes compared for the alarm"/>
				<interpretation key="1" text="Minutes not compared for the alarm"/>
			</field>
		  <field bitoffset="2" bitlength="1" name="AMRHOUR" >
				<interpretation key="0" text="Hour compared for the alarm"/>
				<interpretation key="1" text="Hour not compared for the alarm"/>
			</field>
		  <field bitoffset="3" bitlength="1" name="AMRDOM" >
				<interpretation key="0" text="Day of Month compared for the alarm"/>
				<interpretation key="1" text="Day of Month not compared for the alarm"/>
			</field>
		  <field bitoffset="4" bitlength="1" name="AMRDOW" >
				<interpretation key="0" text="Day of Week compared for the alarm"/>
				<interpretation key="1" text="Day of Week not compared for the alarm"/>
			</field>
		  <field bitoffset="5" bitlength="1" name="AMRDOY" >
				<interpretation key="0" text="Day of Year compared for the alarm"/>
				<interpretation key="1" text="Day of Year not compared for the alarm"/>
			</field>
		  <field bitoffset="6" bitlength="1" name="AMRMON" >
				<interpretation key="0" text="Month compared for the alarm"/>
				<interpretation key="1" text="Month not compared for the alarm"/>
			</field>
		  <field bitoffset="7" bitlength="1" name="AMRYEAR" >
				<interpretation key="0" text="Year compared for the alarm"/>
				<interpretation key="1" text="Year not compared for the alarm"/>
			</field>
		  </register>
      <register name="LPC_RTC_CTIME0" description="Consolidated Time Register 0" address="0x40024014" access="ro" >
		  <field bitoffset="0" bitlength="6" name="Seconds" description="Seconds value in the range of 0 to 59"/>						  
		  <field bitoffset="8" bitlength="6" name="Minutes" description="Minutes value in the range of 0 to 59"/>						  
		  <field bitoffset="16" bitlength="5" name="Hours" description="Hours value in the range of 0 to 23"/>						  
		  <field bitoffset="24" bitlength="3" name="Day Of Week" description="Day of week value in the range of 0 to 6"/>						  
		  </register>
      <register name="LPC_RTC_CTIME1" description="Consolidated Time Register 1" address="0x40024018" access="ro" >
		  <field bitoffset="0" bitlength="5" name="Day of Month" description="Day of month value in the range of 1 to 28, 29, 30, or 31"/>						  
		  <field bitoffset="8" bitlength="4" name="Month" description="Month value in the range of 1 to 12"/>						  
		  <field bitoffset="16" bitlength="12" name="Year" description="Year value in the range of 0 to 4095"/>						  
		  </register>
      <register name="LPC_RTC_CTIME2" description="Consolidated Time Register 2" address="0x4002401c" access="ro" >
		  	<field bitoffset="0" bitlength="9" name="Day of Year" description="Day of year value in the range of 1 to 365 or 366"/>						  
		  </register>
      <register name="LPC_RTC_SEC" description="Seconds Counter" address="0x40024020" access="rw" size="1" >
		    <field bitoffset="0" bitlength="6" name="Seconds" description=""/>						  
		  </register>
      <register name="LPC_RTC_MIN" description="Minutes Register" address="0x40024024" access="rw" size="1" >
		    <field bitoffset="0" bitlength="6" name="Minutes" description=""/>						  
		  </register>
      <register name="LPC_RTC_HOUR" description="Hours Register" address="0x40024028" access="rw" size="1" >
		    <field bitoffset="0" bitlength="5" name="Hours" description=""/>						  
		  </register>
      <register name="LPC_RTC_DOM" description="Day of Month Register" address="0x4002402c" access="rw" size="1" >
		    <field bitoffset="0" bitlength="5" name="Day of Month" description=""/>						  
		  </register>
      <register name="LPC_RTC_DOW" description="Day of Week Register" address="0x40024030" access="rw" size="1" >
		    <field bitoffset="0" bitlength="3" name="Day of Week" description=""/>						  
		  </register>
      <register name="LPC_RTC_DOY" description="Day of Year Register" address="0x40024034" access="rw" size="2" >
		    <field bitoffset="0" bitlength="9" name="Day of Year" description=""/>						  
		  </register>
      <register name="LPC_RTC_MONTH" description="Months Register " address="0x40024038" access="rw" size="1" >
		    <field bitoffset="0" bitlength="4" name="Months" description=""/>						  
		  </register>
      <register name="LPC_RTC_YEAR" description="Years Register" address="0x4002403c" access="rw" size="2" >
		    <field bitoffset="0" bitlength="12" name="Years" description=""/>						  
		  </register>
      <register name="LPC_RTC_CALIBRATION" description="Calibration Value Register" address="0x40024040" access="rw" >
		  <field bitoffset="0" bitlength="17" name="CALVAL" description=""/>
		  <field bitoffset="17" bitlength="1" name="CALDIR" >
				<interpretation key="0" text="Forward calibration"/>
				<interpretation key="1" text="Backward calibration"/>
			</field>
		  </register>
      <register name="LPC_RTC_GPREG0" description="General Purpose Register 0" address="0x40024044" access="rw" />
      <register name="LPC_RTC_GPREG1" description="General Purpose Register 1" address="0x40024048" access="rw" />
      <register name="LPC_RTC_GPREG2" description="General Purpose Register 2" address="0x4002404c" access="rw" />
      <register name="LPC_RTC_GPREG3" description="General Purpose Register 3" address="0x40024050" access="rw" />
      <register name="LPC_RTC_GPREG4" description="General Purpose Register 4" address="0x40024054" access="rw" />
      <register name="LPC_RTC_RTC_AUXEN" description="RTC Auxiliary Enable register" address="0x40024058" access="rw" size="1" >
		  <field bitoffset="4" bitlength="1" name="RTC_OSCFEN" >
				<interpretation key="0" text="RTC Oscillator Fail detect interrupt is disabled"/>
				<interpretation key="1" text="RTC Oscillator Fail detect interrupt is enabled"/>
			</field>
		  </register>
      <register name="LPC_RTC_RTC_AUX" description="RTC Auxiliary control register" address="0x4002405c" access="rw" size="1" >
		  <field bitoffset="4" bitlength="1" name="RTC_OSCF" description="RTC Oscillator Fail detect flag - writing a 1 to this bit clears the flag"/>				
		  </register>
      <register name="LPC_RTC_ALSEC" description="Alarm value for Seconds" address="0x40024060" access="rw" size="1" >
		    <field bitoffset="0" bitlength="6" name="" description=""/>						  
		  </register>
      <register name="LPC_RTC_ALMIN" description="Alarm value for Minutes" address="0x40024064" access="rw" size="1" >
		    <field bitoffset="0" bitlength="6" name="" description=""/>						  
		  </register>
      <register name="LPC_RTC_ALHOUR" description="Alarm value for Hours" address="0x40024068" access="rw" size="1" >
		    <field bitoffset="0" bitlength="5" name="" description=""/>						  
		  </register>
      <register name="LPC_RTC_ALDOM" description="Alarm value for Day of Month" address="0x4002406c" access="rw" size="1" >
		    <field bitoffset="0" bitlength="5" name="" description=""/>						  
		  </register>
      <register name="LPC_RTC_ALDOW" description="Alarm value for Day of Week" address="0x40024070" access="rw" size="1" >
		    <field bitoffset="0" bitlength="3" name="" description=""/>						  
		  </register>
      <register name="LPC_RTC_ALDOY" description="Alarm value for Day of Year" address="0x40024074" access="rw" size="2" >
		    <field bitoffset="0" bitlength="9" name="" description=""/>						  
		  </register>
      <register name="LPC_RTC_ALMON" description="Alarm value for Months" address="0x40024078" access="rw" size="1" >
		    <field bitoffset="0" bitlength="4" name="" description=""/>						  
		  </register>
      <register name="LPC_RTC_ALYEAR" description="Alarm value for Year" address="0x4002407c" access="rw" size="2" >
		    <field bitoffset="0" bitlength="12" name="" description=""/>						  
		  </register>
    </registergroup>
  </group>
  <group name="LPC_WDT" description="Watchdog Timer">
    <registergroup name="LPC_WDT" description="">
      <register name="LPC_WDT_WDMOD" description="Watchdog Mode register" address="0x40000000" access="rw" size="1" >
			<field bitoffset="0" bitlength="1" name="WDEN" >
				<interpretation key="0" text="Watchdog disable"/>
				<interpretation key="1" text="Watchdog enable"/>
			</field>
			<field bitoffset="1" bitlength="1" name="WDRESET" >
				<interpretation key="0" text="Watchdog reset disable"/>
				<interpretation key="1" text="Watchdog reset enable"/>
			</field>
			<field bitoffset="2" bitlength="1" name="WDTOF" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Watchdog time-out"/>
			</field>
			<field bitoffset="3" bitlength="1" name="WDINT" >
				<interpretation key="0" text=""/>
				<interpretation key="1" text="Watchdog interrupt"/>
			</field>			
		  </register>
      <register name="LPC_WDT_WDTC" description="Watchdog Timer Constant register" address="0x40000004" access="rw" >
		  <field bitoffset="0" bitlength="32" name="Count" description="Watchdog time-out interval." />
		  </register>
      <register name="LPC_WDT_WDFEED" description="Watchdog Feed register" address="0x40000008" access="wo" size="1" >
		  <field bitoffset="0" bitlength="8" name="Feed" description="Feed value should be 0xAA followed by 0x55" />
		  </register>
      <register name="LPC_WDT_WDTV" description="Watchdog Timer Value register" address="0x4000000c" access="ro" >
		  <field bitoffset="0" bitlength="32" name="Count" description="Counter timer value" />
		  </register>
      <register name="LPC_WDT_WDCLKSEL" description="Watchdog Timer Clock Source Selection register" address="0x40000010" access="rw" >
		  <field bitoffset="0" bitlength="2" name="WDSEL" description="These bits select the clock source for the Watchdog timer" >
				<interpretation key="0" text="Internal RC oscillator"/>
				<interpretation key="1" text="APB peripheral clock"/>
				<interpretation key="2" text="RTC oscillator"/>
				<interpretation key="3" text="Reserved"/>
			</field>
			<field bitoffset="31" bitlength="1" name="WDLOCK" >
				<interpretation key="0" text="Watchdog not locked"/>
				<interpretation key="1" text="Watchdog locked"/>
			</field>
		  </register>
    </registergroup>
  </group>
  <group name="LPC_ADC" description="Analog-to-Digital Converter">
    <registergroup name="LPC_ADC" description="">
      <register name="LPC_ADC_ADCR" description="A/D Control Register" address="0x40034000" access="rw" >
			<field bitoffset="0" bitlength="8" name="WDEN" >
				<interpretation key="1" text="AD0.0"/>
				<interpretation key="2" text="AD0.1"/>
				<interpretation key="4" text="AD0.2"/>
				<interpretation key="8" text="AD0.3"/>
				<interpretation key="16" text="AD0.4"/>
				<interpretation key="32" text="AD0.5"/>
				<interpretation key="64" text="AD0.6"/>
				<interpretation key="128" text="AD0.7"/>
			</field>
			<field bitoffset="8" bitlength="8" name="CLKDIV" description="APB clock divider" />
			<field bitoffset="16" bitlength="1" name="BURST" >
				<interpretation key="0" text="Conversions are software controlled"/>
				<interpretation key="1" text="AD converter does repeated conversions"/>
			</field>
			<field bitoffset="21" bitlength="1" name="PDN" >
				<interpretation key="0" text="A/D converter is in power-down mode"/>
				<interpretation key="1" text="A/D converter is operational"/>
			</field>
			<field bitoffset="24" bitlength="3" name="START" description="When the BURST bit is 0, these bits control whether and when an A/D conversion is started:" > 
				<interpretation key="0" text="No start"/>
				<interpretation key="1" text="Start conversion now"/>
				<interpretation key="2" text="Start conversion when the edge selected by bit 27 occurs on the P2.10 pin"/>
				<interpretation key="3" text="Start conversion when the edge selected by bit 27 occurs on the P1.27 pin"/>
				<interpretation key="4" text="Start conversion when the edge selected by bit 27 occurs on MAT0.1"/>
				<interpretation key="5" text="Start conversion when the edge selected by bit 27 occurs on MAT0.3"/>
				<interpretation key="6" text="Start conversion when the edge selected by bit 27 occurs on MAT1.0"/>
				<interpretation key="7" text="Start conversion when the edge selected by bit 27 occurs on MAT1.1."/>
			</field>
			<field bitoffset="27" bitlength="1" name="EDGE" description="This bit is significant only when the START field contains 010-111." >
				<interpretation key="1" text="Start conversion on a falling edge on the selected CAP/MAT signal"/>
				<interpretation key="0" text="Start conversion on a rising edge on the selected CAP/MAT signal"/>
			</field>
		  </register>
      <register name="LPC_ADC_ADGDR" description="A/D Global Data Register" address="0x40034004" access="rw" >
		  <field bitoffset="4" bitlength="12" name="RESULT" />
		  <field bitoffset="24" bitlength="3" name="CHN" description="These bits contain the channel from which the RESULT bits were converted">			
				<interpretation key="0" text="channel 0"/>
				<interpretation key="1" text="channel 1"/>
				<interpretation key="2" text="channel 2"/>
				<interpretation key="3" text="channel 3"/>
				<interpretation key="4" text="channel 4"/>
				<interpretation key="5" text="channel 5"/>
				<interpretation key="6" text="channel 6"/>
				<interpretation key="7" text="channel 7"/>			
			</field>
			<field bitoffset="30" bitlength="1" name="OVERRUN"  >
				<interpretation key="1" text="OVERRUN"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="31" bitlength="1" name="DONE"  >
				<interpretation key="1" text="A/D conversion complete"/>
				<interpretation key="0" text="A/D conversion NOT complete"/>
			</field>
		  </register>
      <register name="LPC_ADC_ADINTEN" description="A/D Interrupt Enable register" address="0x4003400c" access="rw" >
			<field bitoffset="0" bitlength="1" name="ADINTEN0" description="" >
				<interpretation key="1" text="channel 0 will generate an interrupt"/>
				<interpretation key="0" text="channel 0 will not generate an interrupt"/>
			</field>
			<field bitoffset="1" bitlength="1" name="ADINTEN1" description="" >
				<interpretation key="1" text="channel 1 will generate an interrupt"/>
				<interpretation key="0" text="channel 1 will not generate an interrupt"/>
			</field>
			<field bitoffset="2" bitlength="1" name="ADINTEN2" description="" >
				<interpretation key="1" text="channel 2 will generate an interrupt"/>
				<interpretation key="0" text="channel 2 will not generate an interrupt"/>
			</field>
			<field bitoffset="3" bitlength="1" name="ADINTEN3" description="" >
				<interpretation key="1" text="channel 3 will generate an interrupt"/>
				<interpretation key="0" text="channel 3 will not generate an interrupt"/>
			</field>
			<field bitoffset="4" bitlength="1" name="ADINTEN4" description="" >
				<interpretation key="1" text="channel 4 will generate an interrupt"/>
				<interpretation key="0" text="channel 4 will not generate an interrupt"/>
			</field>
			<field bitoffset="5" bitlength="1" name="ADINTEN5" description="" >
				<interpretation key="1" text="channel 5 will generate an interrupt"/>
				<interpretation key="0" text="channel 5 will not generate an interrupt"/>
			</field>
			<field bitoffset="6" bitlength="1" name="ADINTEN6" description="" >
				<interpretation key="1" text="channel 6 will generate an interrupt"/>
				<interpretation key="0" text="channel 6 will not generate an interrupt"/>
			</field>
			<field bitoffset="7" bitlength="1" name="ADINTEN7" description="" >
				<interpretation key="1" text="channel 7 will generate an interrupt"/>
				<interpretation key="0" text="channel 7 will not generate an interrupt"/>
			</field>
			<field bitoffset="8" bitlength="1" name="ADGINTEN" description="" >
				<interpretation key="1" text="Only the global DONE flag in ADDR is enabled to generate an interrupt"/>
				<interpretation key="0" text="Only the individual ADC channels enabled by ADINTEN7:0 will generate interrupts."/>
			</field>
			
		  </register>
      <register name="LPC_ADC_ADDR0" description="A/D Channel 0 Data Register" address="0x40034010" access="ro" >
		  <field bitoffset="4" bitlength="12" name="RESULT" />
			<field bitoffset="30" bitlength="1" name="OVERRUN"  >
				<interpretation key="1" text="OVERRUN"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="31" bitlength="1" name="DONE"  >
				<interpretation key="1" text="A/D conversion complete"/>
				<interpretation key="0" text="A/D conversion NOT complete"/>
			</field>
		  </register>
      <register name="LPC_ADC_ADDR1" description="A/D Channel 1 Data Register" address="0x40034014" access="ro" >
		  <field bitoffset="4" bitlength="12" name="RESULT" />
			<field bitoffset="30" bitlength="1" name="OVERRUN"  >
				<interpretation key="1" text="OVERRUN"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="31" bitlength="1" name="DONE"  >
				<interpretation key="1" text="A/D conversion complete"/>
				<interpretation key="0" text="A/D conversion NOT complete"/>
			</field>
		  </register>
      <register name="LPC_ADC_ADDR2" description="A/D Channel 2 Data Register" address="0x40034018" access="ro" >
		  <field bitoffset="4" bitlength="12" name="RESULT" />
			<field bitoffset="30" bitlength="1" name="OVERRUN"  >
				<interpretation key="1" text="OVERRUN"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="31" bitlength="1" name="DONE"  >
				<interpretation key="1" text="A/D conversion complete"/>
				<interpretation key="0" text="A/D conversion NOT complete"/>
			</field>
		  </register>
      <register name="LPC_ADC_ADDR3" description="A/D Channel 3 Data Register" address="0x4003401c" access="ro" >
		  <field bitoffset="4" bitlength="12" name="RESULT" />
			<field bitoffset="30" bitlength="1" name="OVERRUN"  >
				<interpretation key="1" text="OVERRUN"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="31" bitlength="1" name="DONE"  >
				<interpretation key="1" text="A/D conversion complete"/>
				<interpretation key="0" text="A/D conversion NOT complete"/>
			</field>
		  </register>
      <register name="LPC_ADC_ADDR4" description="A/D Channel 4 Data Register" address="0x40034020" access="ro" >
		  <field bitoffset="4" bitlength="12" name="RESULT" />
			<field bitoffset="30" bitlength="1" name="OVERRUN"  >
				<interpretation key="1" text="OVERRUN"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="31" bitlength="1" name="DONE"  >
				<interpretation key="1" text="A/D conversion complete"/>
				<interpretation key="0" text="A/D conversion NOT complete"/>
			</field>
		  </register>
      <register name="LPC_ADC_ADDR5" description="A/D Channel 5 Data Register" address="0x40034024" access="ro" >
		  <field bitoffset="4" bitlength="12" name="RESULT" />
			<field bitoffset="30" bitlength="1" name="OVERRUN"  >
				<interpretation key="1" text="OVERRUN"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="31" bitlength="1" name="DONE"  >
				<interpretation key="1" text="A/D conversion complete"/>
				<interpretation key="0" text="A/D conversion NOT complete"/>
			</field>
		  </register>
      <register name="LPC_ADC_ADDR6" description="A/D Channel 6 Data Register" address="0x40034028" access="ro" >
		  <field bitoffset="4" bitlength="12" name="RESULT" />
			<field bitoffset="30" bitlength="1" name="OVERRUN"  >
				<interpretation key="1" text="OVERRUN"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="31" bitlength="1" name="DONE"  >
				<interpretation key="1" text="A/D conversion complete"/>
				<interpretation key="0" text="A/D conversion NOT complete"/>
			</field>
		  </register>
      <register name="LPC_ADC_ADDR7" description="A/D Channel 7 Data Register" address="0x4003402c" access="ro" >
		  <field bitoffset="4" bitlength="12" name="RESULT" />
			<field bitoffset="30" bitlength="1" name="OVERRUN"  >
				<interpretation key="1" text="OVERRUN"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="31" bitlength="1" name="DONE"  >
				<interpretation key="1" text="A/D conversion complete"/>
				<interpretation key="0" text="A/D conversion NOT complete"/>
			</field>
		  </register>
      <register name="LPC_ADC_ADSTAT" description="A/D Status register" address="0x40034030" access="ro" >
			<field bitoffset="0" bitlength="1" name="DONE0"  >
				<interpretation key="1" text="A/D channel 0 conversion complete"/>
				<interpretation key="0" text="A/D channel 0 conversion NOT complete"/>
			</field>
			<field bitoffset="1" bitlength="1" name="DONE1"  >
				<interpretation key="1" text="A/D channel 1 conversion complete"/>
				<interpretation key="0" text="A/D channel 1 conversion NOT complete"/>
			</field>
			<field bitoffset="2" bitlength="1" name="DONE2"  >
				<interpretation key="1" text="A/D channel 2 conversion complete"/>
				<interpretation key="0" text="A/D channel 2 conversion NOT complete"/>
			</field>
			<field bitoffset="3" bitlength="1" name="DONE3"  >
				<interpretation key="1" text="A/D channel 3 conversion complete"/>
				<interpretation key="0" text="A/D channel 3 conversion NOT complete"/>
			</field>
			<field bitoffset="4" bitlength="1" name="DONE4"  >
				<interpretation key="1" text="A/D channel 4 conversion complete"/>
				<interpretation key="0" text="A/D channel 4 conversion NOT complete"/>
			</field>
			<field bitoffset="5" bitlength="1" name="DONE5"  >
				<interpretation key="1" text="A/D channel 5 conversion complete"/>
				<interpretation key="0" text="A/D channel 5 conversion NOT complete"/>
			</field>
			<field bitoffset="6" bitlength="1" name="DONE6"  >
				<interpretation key="1" text="A/D channel 6 conversion complete"/>
				<interpretation key="0" text="A/D channel 6 conversion NOT complete"/>
			</field>
			<field bitoffset="7" bitlength="1" name="DONE7"  >
				<interpretation key="1" text="A/D channel 7 conversion complete"/>
				<interpretation key="0" text="A/D channel 7 conversion NOT complete"/>
			</field>
			<field bitoffset="8" bitlength="1" name="OVERRUN0"  >
				<interpretation key="1" text="OVERRUN channel 0"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="9" bitlength="1" name="OVERRUN1"  >
				<interpretation key="1" text="OVERRUN channel 1"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="10" bitlength="1" name="OVERRUN2"  >
				<interpretation key="1" text="OVERRUN channel 2"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="11" bitlength="1" name="OVERRUN3"  >
				<interpretation key="1" text="OVERRUN channel 3"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="12" bitlength="1" name="OVERRUN4"  >
				<interpretation key="1" text="OVERRUN channel 4"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="13" bitlength="1" name="OVERRUN5"  >
				<interpretation key="1" text="OVERRUN channel 5"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="14" bitlength="1" name="OVERRUN6"  >
				<interpretation key="1" text="OVERRUN channel 6"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="15" bitlength="1" name="OVERRUN7"  >
				<interpretation key="1" text="OVERRUN channel 7"/>
				<interpretation key="0" text=""/>
			</field>
			<field bitoffset="16" bitlength="1" name="ADINT "  >
				<interpretation key="1" text="One of the individual A/D channel Done"/>
				<interpretation key="0" text=""/>
			</field>			
		  </register>
      <register name="LPC_ADC_ADTRM" description="A/D Trim register" address="0x40034034" access="rw" >
		  <field bitoffset="4" bitlength="4" name="ADCOFFS" description="Offset trim bits for ADC operation" />
		  <field bitoffset="8" bitlength="4" name="TRIM"  />
		  </register>
    </registergroup>
  </group>
  <group name="LPC_DAC" description="Digital-to-Analog Converter">
    <registergroup name="LPC_DAC" description="">
      <register name="LPC_DAC_DACR" description="D/A Converter Register" address="0x4008c000" access="rw" >
		  <field bitoffset="6" bitlength="10" name="VALUE" description="" />
		  <field bitoffset="16" bitlength="1" name="BIAS"  >
				<interpretation key="1" text="DAC is 2.5 μs max and the maximum current is 350 μA, 400kHz"/>
				<interpretation key="0" text="DAC is 1 μs max and the maximum current is 700 μA, 1MHz"/>
			</field>
		  </register>
      <register name="LPC_DAC_DACCTRL" description="D/A Converter Control register" address="0x4008c004" access="rw" >
			<field bitoffset="0" bitlength="1" name="INT_DMA_REQ"  >
			</field>
			<field bitoffset="1" bitlength="1" name="DBLBUF_ENA"  >
				<interpretation key="1" text="DACR double-buffering is enabled"/>
				<interpretation key="0" text="DACR double-buffering is disabled"/>
			</field>
			<field bitoffset="2" bitlength="1" name="CNT_ENA"  >
				<interpretation key="1" text="Time-out counter operation is enabled"/>
				<interpretation key="0" text="Time-out counter operation is disabled"/>
			</field>
			<field bitoffset="3" bitlength="1" name="DMA_ENA"  >
				<interpretation key="1" text="DMA access is emabled"/>
				<interpretation key="0" text="DMA access is disabled"/>
			</field>
		  </register>
      <register name="LPC_DAC_DACCNTVAL" description="D/A Converter Counter Value register" address="0x4008c008" access="rw" size="2" >
		  <field bitoffset="0" bitlength="16" name="VALUE" description="16-bit reload value for the DAC interrupt/DMA timer " />
		  </register>
    </registergroup>
  </group>
  <group name="LPC_QEI" description="Quadrature Encoder Interface">
    <registergroup name="LPC_QEI" description="">
      <register name="LPC_QEI_QEICON" description="QEI  register" address="0x400bc000" access="wo" >
			<field bitoffset="0" bitlength="1" name="RESP"  description="Reset position counter"/>
			<field bitoffset="1" bitlength="1" name="RESPI" description="Reset position counter on index" />
			<field bitoffset="2" bitlength="1" name="RESV" description="Reset velocity" />
			<field bitoffset="3" bitlength="1" name="RESI" description="Reset index counter" />			
		  </register>
      <register name="LPC_QEI_QEISTAT" description="QEI Status register" address="0x400bc004" access="ro" >
			<field bitoffset="0" bitlength="1" name="DIR" description="Direction bit" >
				<interpretation key="1" text="DIRINV=0 reverse, DIRINV=1 forward"/>
				<interpretation key="0" text="DIRINV=0 forward, DIRINV=1 reverse"/>
			</field>
		  </register>
      <register name="LPC_QEI_QEICONF" description="QEI Configuration register" address="0x400bc008" access="rw" >
			<field bitoffset="0" bitlength="1" name="DIRINV"  >
				<interpretation key="1" text="Direction invert"/>
				<interpretation key="0" text="Direction normal"/>
			</field>
			<field bitoffset="1" bitlength="1" name="SIGMODE"  >
				<interpretation key="1" text="PhA functions as the direction signal and PhB functions as the clock signal"/>
				<interpretation key="0" text="PhA and PhB function as quadrature encoder inputs"/>
			</field>
			<field bitoffset="2" bitlength="1" name="CAPMODE"  >
				<interpretation key="1" text="BOTH PhA and PhB edges are counted"/>
				<interpretation key="0" text="PhA edges are counted"/>
			</field>
			<field bitoffset="3" bitlength="1" name="INVINX"  >
				<interpretation key="1" text="Invert Index"/>
				<interpretation key="0" text="Normal Index "/>
			</field>			
		  </register>
      <register name="LPC_QEI_QEIPOS" description="QEI Position register" address="0x400bc00c" access="ro" >
			<field bitoffset="0" bitlength="32" name="Value" description="Current position value" />
		  </register>
      <register name="LPC_QEI_QEIMAXPOS" description="QEI Maximum Position register" address="0x400bc010" access="rw" >
			<field bitoffset="0" bitlength="32" name="MaxValue" description="Current maximum position value" />
		  </register>
      <register name="LPC_QEI_CMPOS0" description="QEI Position Compare register 0" address="0x400bc014" access="rw" >
			<field bitoffset="0" bitlength="32" name="CompareValue0" description="Position compare value 0" />
		  </register>
      <register name="LPC_QEI_CMPOS1" description="QEI Position Compare register 1" address="0x400bc018" access="rw" >
			<field bitoffset="0" bitlength="32" name="CompareValue1" description="Position compare value 1" />
		  </register>
      <register name="LPC_QEI_CMPOS2" description="QEI Position Compare register 2" address="0x400bc01c" access="rw" >
			<field bitoffset="0" bitlength="32" name="CompareValue2" description="Position compare value 2" />
		  </register>
      <register name="LPC_QEI_INXCNT" description="QEI Index Count register" address="0x400bc020" access="ro" >
			<field bitoffset="0" bitlength="32" name="IndexValue" description="Current index counter value" />
		  </register>
      <register name="LPC_QEI_INXCMP" description="QEI Index Compare register" address="0x400bc024" access="rw" >
			<field bitoffset="0" bitlength="32" name="CompareValue" description="ndex compare value" />
		  </register>
      <register name="LPC_QEI_QEILOAD" description="QEI Timer Load register" address="0x400bc028" access="rw" >
			<field bitoffset="0" bitlength="32" name="TimerValue" description="Velocity timer reload value" />
		  </register>
      <register name="LPC_QEI_QEITIME" description="QEI Timer register" address="0x400bc02c" access="ro" >
			<field bitoffset="0" bitlength="32" name="" description="Current velocity timer value" />
		  </register>
      <register name="LPC_QEI_QEIVEL" description="QEI Velocity register" address="0x400bc030" access="ro" >
			<field bitoffset="0" bitlength="32" name="" description="Current velocity pulse count" />
		  </register>
      <register name="LPC_QEI_QEICAP" description="QEI Velocity Capture register" address="0x400bc034" access="ro" >
			<field bitoffset="0" bitlength="32" name="" description="Current velocity pulse count" />
		  </register>
      <register name="LPC_QEI_VELCOMP" description="QEI Velocity Compare register" address="0x400bc038" access="rw" >
			<field bitoffset="0" bitlength="32" name="" description="Velocity compare value" />
		  </register>
      <register name="LPC_QEI_FILTER" description="QEI Digital Filter register" address="0x400bc03c" access="rw" >
			<field bitoffset="0" bitlength="32" name="" description="Digital filter sampling delay " />
		  </register>
      <register name="LPC_QEI_QEIIEC" description="QEI Interrupt Enable Clear register" address="0x400bcfd8" access="wo" >
				<field bitoffset="0" bitlength="1" name="INX_Int" description="" >
				</field>
				<field bitoffset="1" bitlength="1" name="TIM_Int" description="" >
				</field>
				<field bitoffset="2" bitlength="1" name="VELC_Int" description="" >
				</field>
				<field bitoffset="3" bitlength="1" name="DIR_Int" description="" >
				</field>
				<field bitoffset="4" bitlength="1" name="ERR_Int" description="" >
				</field>
				<field bitoffset="5" bitlength="1" name="ENCLK_Int" description="" >
				</field>
				<field bitoffset="6" bitlength="1" name="POS0_Int" description="" >
				</field>
				<field bitoffset="7" bitlength="1" name="POS1_Int" description="" >
				</field>
				<field bitoffset="8" bitlength="1" name="POS2_Int" description="" >
				</field>
				<field bitoffset="9" bitlength="1" name="REV_Int" description="" >
				</field>
				<field bitoffset="10" bitlength="1" name="POS0REV_Int" description="" >
				</field>
				<field bitoffset="11" bitlength="1" name="POS1REV_Int" description="" >
				</field>
				<field bitoffset="12" bitlength="1" name="POS2REV_Int" description="" >
				</field>				
		  </register>
      <register name="LPC_QEI_QEIIES" description="QEI Interrupt Enable Set register" address="0x400bcfdc" access="wo" >
				<field bitoffset="0" bitlength="1" name="INX_Int" description="" >
				</field>
				<field bitoffset="1" bitlength="1" name="TIM_Int" description="" >
				</field>
				<field bitoffset="2" bitlength="1" name="VELC_Int" description="" >
				</field>
				<field bitoffset="3" bitlength="1" name="DIR_Int" description="" >
				</field>
				<field bitoffset="4" bitlength="1" name="ERR_Int" description="" >
				</field>
				<field bitoffset="5" bitlength="1" name="ENCLK_Int" description="" >
				</field>
				<field bitoffset="6" bitlength="1" name="POS0_Int" description="" >
				</field>
				<field bitoffset="7" bitlength="1" name="POS1_Int" description="" >
				</field>
				<field bitoffset="8" bitlength="1" name="POS2_Int" description="" >
				</field>
				<field bitoffset="9" bitlength="1" name="REV_Int" description="" >
				</field>
				<field bitoffset="10" bitlength="1" name="POS0REV_Int" description="" >
				</field>
				<field bitoffset="11" bitlength="1" name="POS1REV_Int" description="" >
				</field>
				<field bitoffset="12" bitlength="1" name="POS2REV_Int" description="" >
				</field>				
		  </register>
      <register name="LPC_QEI_QEIINTSTAT" description="QEI Interrupt Status register" address="0x400bcfe0" access="ro" >
				<field bitoffset="0" bitlength="1" name="INX_Int" description="" >
					<interpretation key="1" text="pulse was detected"/>
					<interpretation key="0" text=""/>
				</field>
				<field bitoffset="1" bitlength="1" name="TIM_Int" description="" >
					<interpretation key="1" text="velocity timer overflow occurred"/>
					<interpretation key="0" text=""/>
				</field>
				<field bitoffset="2" bitlength="1" name="VELC_Int" description="" >
					<interpretation key="1" text="captured velocity is less than compare velocity"/>
					<interpretation key="0" text=""/>
				</field>
				<field bitoffset="3" bitlength="1" name="DIR_Int" description="" >
					<interpretation key="1" text="change of direction was detected"/>
					<interpretation key="0" text=""/>
				</field>
				<field bitoffset="4" bitlength="1" name="ERR_Int" description="" >
					<interpretation key="1" text="encoder phase error was detected"/>
					<interpretation key="0" text=""/>
				</field>
				<field bitoffset="5" bitlength="1" name="ENCLK_Int" description="" >
					<interpretation key="1" text="encoder clock pulse was detected"/>
					<interpretation key="0" text=""/>
				</field>
				<field bitoffset="6" bitlength="1" name="POS0_Int" description="" >
					<interpretation key="1" text="position 0 compare value is equal to the current position"/>
					<interpretation key="0" text=""/>
				</field>
				<field bitoffset="7" bitlength="1" name="POS1_Int" description="" >
					<interpretation key="1" text="position 1compare value is equal to the current position"/>
					<interpretation key="0" text=""/>
				</field>
				<field bitoffset="8" bitlength="1" name="POS2_Int" description="" >
					<interpretation key="1" text="position 2 compare value is equal to the current position"/>
					<interpretation key="0" text=""/>
				</field>
				<field bitoffset="9" bitlength="1" name="REV_Int" description="" >
					<interpretation key="1" text="index compare value is equal to the current index count"/>
					<interpretation key="0" text=""/>
				</field>
				<field bitoffset="10" bitlength="1" name="POS0REV_Int" description="" >
					<interpretation key="1" text=""/>
					<interpretation key="0" text=""/>
				</field>
				<field bitoffset="11" bitlength="1" name="POS1REV_Int" description="" >
					<interpretation key="1" text=""/>
					<interpretation key="0" text=""/>
				</field>
				<field bitoffset="12" bitlength="1" name="POS2REV_Int" description="" >
					<interpretation key="1" text=""/>
					<interpretation key="0" text=""/>
				</field>				
		  </register>
      <register name="LPC_QEI_QEIIE" description="QEI Interrupt Enable register" address="0x400bcfe4" access="ro" >
				<field bitoffset="0" bitlength="1" name="INX_Int" description="" >
					<interpretation key="1" text="pulse detect interrupt enable"/>
					<interpretation key="0" text="pulse detect interrupt disable"/>
				</field>
				<field bitoffset="1" bitlength="1" name="TIM_Int" description="" >
					<interpretation key="1" text="timer overflow interrupt enable"/>
					<interpretation key="0" text="timer overflow interrupt disable"/>
				</field>
				<field bitoffset="2" bitlength="1" name="VELC_Int" description="" >
					<interpretation key="1" text="captured velocity interrupt enable"/>
					<interpretation key="0" text="captured velocity interrupt disable"/>
				</field>
				<field bitoffset="3" bitlength="1" name="DIR_Int" description="" >
					<interpretation key="1" text="direction interrupt enable"/>
					<interpretation key="0" text="direction interrupt disable"/>
				</field>
				<field bitoffset="4" bitlength="1" name="ERR_Int" description="" >
					<interpretation key="1" text="encoder phase error interrupt enable"/>
					<interpretation key="0" text="encoder phase error interrupt "/>
				</field>
				<field bitoffset="5" bitlength="1" name="ENCLK_Int" description="" >
					<interpretation key="1" text="encoder clock pulse interrupt enable"/>
					<interpretation key="0" text="encoder clock pulse interrupt disable"/>
				</field>
				<field bitoffset="6" bitlength="1" name="POS0_Int" description="" >
					<interpretation key="1" text="position 0 compare value interrupt enable"/>
					<interpretation key="0" text="position 0 compare value interrupt disable"/>
				</field>
				<field bitoffset="7" bitlength="1" name="POS1_Int" description="" >
					<interpretation key="1" text="position 1 compare interrupt enable"/>
					<interpretation key="0" text="position 1 compare interrupt disable"/>
				</field>
				<field bitoffset="8" bitlength="1" name="POS2_Int" description="" >
					<interpretation key="1" text="position 2 compare interrupt enable"/>
					<interpretation key="0" text="position 2 compare interrupt disable"/>
				</field>
				<field bitoffset="9" bitlength="1" name="REV_Int" description="" >
					<interpretation key="1" text="index compare interrupt enable"/>
					<interpretation key="0" text="index compare interrupt disable"/>
				</field>
				<field bitoffset="10" bitlength="1" name="POS0REV_Int" description="" >
					<interpretation key="1" text="enable"/>
					<interpretation key="0" text="disable"/>
				</field>
				<field bitoffset="11" bitlength="1" name="POS1REV_Int" description="" >
					<interpretation key="1" text="enable"/>
					<interpretation key="0" text="disable"/>
				</field>
				<field bitoffset="12" bitlength="1" name="POS2REV_Int" description="" >
					<interpretation key="1" text="enable"/>
					<interpretation key="0" text="disable"/>
				</field>				
		  </register>
      <register name="LPC_QEI_QEICLR" description="QEI Interrupt Clear register" address="0x400bcfe8" access="wo" >
				<field bitoffset="0" bitlength="1" name="INX_Int" description="" >
				</field>
				<field bitoffset="1" bitlength="1" name="TIM_Int" description="" >
				</field>
				<field bitoffset="2" bitlength="1" name="VELC_Int" description="" >
				</field>
				<field bitoffset="3" bitlength="1" name="DIR_Int" description="" >
				</field>
				<field bitoffset="4" bitlength="1" name="ERR_Int" description="" >
				</field>
				<field bitoffset="5" bitlength="1" name="ENCLK_Int" description="" >
				</field>
				<field bitoffset="6" bitlength="1" name="POS0_Int" description="" >
				</field>
				<field bitoffset="7" bitlength="1" name="POS1_Int" description="" >
				</field>
				<field bitoffset="8" bitlength="1" name="POS2_Int" description="" >
				</field>
				<field bitoffset="9" bitlength="1" name="REV_Int" description="" >
				</field>
				<field bitoffset="10" bitlength="1" name="POS0REV_Int" description="" >
				</field>
				<field bitoffset="11" bitlength="1" name="POS1REV_Int" description="" >
				</field>
				<field bitoffset="12" bitlength="1" name="POS2REV_Int" description="" >
				</field>				
		  </register>
      <register name="LPC_QEI_QEISET" description="QEI Interrupt Set register" address="0x400bcfec" access="wo" >
				<field bitoffset="0" bitlength="1" name="INX_Int" description="" >
				</field>
				<field bitoffset="1" bitlength="1" name="TIM_Int" description="" >
				</field>
				<field bitoffset="2" bitlength="1" name="VELC_Int" description="" >
				</field>
				<field bitoffset="3" bitlength="1" name="DIR_Int" description="" >
				</field>
				<field bitoffset="4" bitlength="1" name="ERR_Int" description="" >
				</field>
				<field bitoffset="5" bitlength="1" name="ENCLK_Int" description="" >
				</field>
				<field bitoffset="6" bitlength="1" name="POS0_Int" description="" >
				</field>
				<field bitoffset="7" bitlength="1" name="POS1_Int" description="" >
				</field>
				<field bitoffset="8" bitlength="1" name="POS2_Int" description="" >
				</field>
				<field bitoffset="9" bitlength="1" name="REV_Int" description="" >
				</field>
				<field bitoffset="10" bitlength="1" name="POS0REV_Int" description="" >
				</field>
				<field bitoffset="11" bitlength="1" name="POS1REV_Int" description="" >
				</field>
				<field bitoffset="12" bitlength="1" name="POS2REV_Int" description="" >
				</field>				
		  </register>
    </registergroup>
  </group>
  <group name="LPC_CANAF_RAM" description="">
    <registergroup name="LPC_CANAF_RAM" description="">
      <register name="LPC_CANAF_RAM_mask" description="" address="0x40038000" access="rw" />
    </registergroup>
  </group>
  <group name="LPC_CAN" description="">
    <registergroup name="LPC_CANAF" description="">
      <register name="LPC_CANAF_AFMR" description="Acceptance Filter Register" access="RW" resetvalue="0x1" address="0x4003C000" />
      <register name="LPC_CANAF_SFF_sa" description="Standard Frame Individual Start Address Register" access="RW" resetvalue="0x0" address="0x4003C004" />
      <register name="LPC_CANAF_SFF_GRP_sa" description="Standard Frame Group Start Address Register" access="RW" resetvalue="0x0" address="0x4003C008" />
      <register name="LPC_CANAF_EFF_sa" description="Extended Frame Start Address Register" access="RW" resetvalue="0x0" address="0x4003C00C" />
      <register name="LPC_CANAF_EFF_GRP_sa" description="Extended Frame Group Start Address Register" access="RW" resetvalue="0x0" address="0x4003C010" />
      <register name="LPC_CANAF_ENDofTable" description="End of AF Tables register" access="RW" resetvalue="0x0" address="0x4003C014" />
      <register name="LPC_CANAF_LUTerrAd" description="LUT Error Address register" access="RO" resetvalue="0x0" address="0x4003C018" />
      <register name="LPC_CANAF_LUTerr" description="LUT Error Register" access="RO" resetvalue="0x0" address="0x4003C01C" />
      <register name="LPC_CANAF_FCANIE" description="Global FullCANInterrupt Enable register" access="RW" resetvalue="0x0" address="0x4003C020" />
      <register name="LPC_CANAF_FCANIC0" description="FullCAN Interrupt and Capture register 0" access="RW" resetvalue="0x0" address="0x4003C024" />
      <register name="LPC_CANAF_FCANIC1" description="FullCAN Interrupt and Capture register 1" access="RW" resetvalue="0x0" address="0x4003C028" />
    </registergroup>
    <registergroup name="LPC_CANCR" description="">
      <register name="LPC_CANAF_CANTxSR" description="CAN Central Transmit Status Register" access="RO" resetvalue="0x00030300" address="0x40040000" />
      <register name="LPC_CANAF_CANRxSR" description="CAN Central Receive Status Register" access="RO" resetvalue="0x0" address="0x40040004" />
      <register name="LPC_CANAF_CANMSR" description="CAN Central Miscellaneous Register" access="RO" resetvalue="0x0" address="0x40040008" />
    </registergroup>
    <registergroup name="LPC_CAN1" description="">
      <register name="LPC_CAN1_MOD Controls the operating mode of the CAN Controller" access="rw" resetvalue="0x1" address="0x40044000" />
      <register name="LPC_CAN1_CMR Command bits that affect the state of the CAN Controller" access="wo" resetvalue="0x0" address="0x40044004" />
      <register name="LPC_CAN1_GSR Global Controller Status and Error Counters" access="ro" resetvalue="0x3C" address="0x40044008" />
      <register name="LPC_CAN1_ICR Interrupt status, Arbitration Lost Capture, Error Code Capture" access="ro" resetvalue="0x0" address="0x4004400C" />
      <register name="LPC_CAN1_IER Interrupt Enable" access="rw" resetvalue="0x0" address="0x40044010" />
      <register name="LPC_CAN1_BTR Bus Timing" access="rw" resetvalue="0x1C0000" address="0x40044014" />
      <register name="LPC_CAN1_EWL Error Warning Limit" access="rw" resetvalue="0x60" address="0x40044018" />
      <register name="LPC_CAN1_SR Status Register" access="ro" resetvalue="0x3C3C3C" address="0x4004401C" />
      <register name="LPC_CAN1_RFS Receive frame status" access="rw" resetvalue="0x0" address="0x40044020" />
      <register name="LPC_CAN1_RID Received Identifier" access="rw" resetvalue="0x0" address="0x40044024" />
      <register name="LPC_CAN1_RDA Received data bytes 1-4" access="rw" resetvalue="0x0" address="0x40044028" />
      <register name="LPC_CAN1_RDB Received data bytes 5-8" access="rw" resetvalue="0x0" address="0x4004402C" />
      <register name="LPC_CAN1_TFI1 Transmit frame info (Tx Buffer 1)" access="rw" resetvalue="0x0" address="0x40044030" />
      <register name="LPC_CAN1_TID1 Transmit Identifier (Tx Buffer 1)" access="rw" resetvalue="0x0" address="0x40044034" />
      <register name="LPC_CAN1_TDA1 Transmit data bytes 1-4 (Tx Buffer 1)" access="rw" resetvalue="0x0" address="0x40044038" />
      <register name="LPC_CAN1_TDB1 Transmit data bytes 5-8 (Tx Buffer 1)" access="rw" resetvalue="0x0" address="0x4004403C" />
      <register name="LPC_CAN1_TFI2 Transmit frame info (Tx Buffer 2)" access="rw" resetvalue="0x0" address="0x40044040" />
      <register name="LPC_CAN1_TID2 Transmit Identifier (Tx Buffer 2)" access="rw" resetvalue="0x0" address="0x40044044" />
      <register name="LPC_CAN1_TDA2 Transmit data bytes 1-4 (Tx Buffer 2)" access="rw" resetvalue="0x0" address="0x40044048" />
      <register name="LPC_CAN1_TDB2 Transmit data bytes 5-8 (Tx Buffer 2)" access="rw" resetvalue="0x0" address="0x4004404C" />
      <register name="LPC_CAN1_TFI3 Transmit frame info (Tx Buffer 3)" access="rw" resetvalue="0x0" address="0x40044050" />
      <register name="LPC_CAN1_TID3 Transmit Identifier (Tx Buffer 3)" access="rw" resetvalue="0x0" address="0x40044054" />
      <register name="LPC_CAN1_TDA3 Transmit data bytes 1-4 (Tx Buffer 3)" access="rw" resetvalue="0x0" address="0x40044058" />
      <register name="LPC_CAN1_TDB3 Transmit data bytes 5-8 (Tx Buffer 3)" access="rw" resetvalue="0x0" address="0x4004405C" />
    </registergroup>
    <registergroup name="LPC_CAN2" description="">
      <register name="LPC_CAN2_MOD Controls the operating mode of the CAN Controller" access="rw" resetvalue="0x1" address="0x40048000" />
      <register name="LPC_CAN2_CMR Command bits that affect the state of the CAN Controller" access="wo" resetvalue="0x0" address="0x40048004" />
      <register name="LPC_CAN2_GSR Global Controller Status and Error Counters" access="ro" resetvalue="0x3C" address="0x40048008" />
      <register name="LPC_CAN2_ICR Interrupt status, Arbitration Lost Capture, Error Code Capture" access="ro" resetvalue="0x0" address="0x4004800C" />
      <register name="LPC_CAN2_IER Interrupt Enable" access="rw" resetvalue="0x0" address="0x40048010" />
      <register name="LPC_CAN2_BTR Bus Timing" access="rw" resetvalue="0x1C0000" address="0x40048014" />
      <register name="LPC_CAN2_EWL Error Warning Limit" access="rw" resetvalue="0x60" address="0x40048018" />
      <register name="LPC_CAN2_SR Status Register" access="ro" resetvalue="0x3C3C3C" address="0x4004801C" />
      <register name="LPC_CAN2_RFS Receive frame status" access="rw" resetvalue="0x0" address="0x40048020" />
      <register name="LPC_CAN2_RID Received Identifier" access="rw" resetvalue="0x0" address="0x40048024" />
      <register name="LPC_CAN2_RDA Received data bytes 1-4" access="rw" resetvalue="0x0" address="0x40048028" />
      <register name="LPC_CAN2_RDB Received data bytes 5-8" access="rw" resetvalue="0x0" address="0x4004802C" />
      <register name="LPC_CAN2_TFI1 Transmit frame info (Tx Buffer 1)" access="rw" resetvalue="0x0" address="0x40048030" />
      <register name="LPC_CAN2_TID1 Transmit Identifier (Tx Buffer 1)" access="rw" resetvalue="0x0" address="0x40048034" />
      <register name="LPC_CAN2_TDA1 Transmit data bytes 1-4 (Tx Buffer 1)" access="rw" resetvalue="0x0" address="0x40048038" />
      <register name="LPC_CAN2_TDB1 Transmit data bytes 5-8 (Tx Buffer 1)" access="rw" resetvalue="0x0" address="0x4004803C" />
      <register name="LPC_CAN2_TFI2 Transmit frame info (Tx Buffer 2)" access="rw" resetvalue="0x0" address="0x40048040" />
      <register name="LPC_CAN2_TID2 Transmit Identifier (Tx Buffer 2)" access="rw" resetvalue="0x0" address="0x40048044" />
      <register name="LPC_CAN2_TDA2 Transmit data bytes 1-4 (Tx Buffer 2)" access="rw" resetvalue="0x0" address="0x40048048" />
      <register name="LPC_CAN2_TDB2 Transmit data bytes 5-8 (Tx Buffer 2)" access="rw" resetvalue="0x0" address="0x4004804C" />
      <register name="LPC_CAN2_TFI3 Transmit frame info (Tx Buffer 3)" access="rw" resetvalue="0x0" address="0x40048050" />
      <register name="LPC_CAN2_TID3 Transmit Identifier (Tx Buffer 3)" access="rw" resetvalue="0x0" address="0x40048054" />
      <register name="LPC_CAN2_TDA3 Transmit data bytes 1-4 (Tx Buffer 3)" access="rw" resetvalue="0x0" address="0x40048058" />
      <register name="LPC_CAN2_TDB3 Transmit data bytes 5-8 (Tx Buffer 3)" access="rw" resetvalue="0x0" address="0x4004805C" />
    </registergroup>
  </group>
  <group name="LPC_GPDMA" description="General Purpose DMA">
    <registergroup name="LPC_GPDMA" description="">
      <register name="LPC_GPDMA_DMACIntStat" description="DMA Interrupt Status register" address="0x50004000" access="ro" >
			<field bitoffset="0" bitlength="1" name="Channel 0" description="" >
				<interpretation key="1" text="interrupt request"/>
				<interpretation key="0" text="no interrupt request"/>
			</field>
			<field bitoffset="1" bitlength="1" name="Channel 1" description="" >
				<interpretation key="1" text="interrupt request"/>
				<interpretation key="0" text="no interrupt request"/>
			</field>
			<field bitoffset="2" bitlength="1" name="Channel 2" description="" >
				<interpretation key="1" text="interrupt request"/>
				<interpretation key="0" text="no interrupt request"/>
			</field>
			<field bitoffset="3" bitlength="1" name="Channel 3" description="" >
				<interpretation key="1" text="interrupt request"/>
				<interpretation key="0" text="no interrupt request"/>
			</field>
			<field bitoffset="4" bitlength="1" name="Channel 4" description="" >
				<interpretation key="1" text="interrupt request"/>
				<interpretation key="0" text="no interrupt request"/>
			</field>
			<field bitoffset="5" bitlength="1" name="Channel 5" description="" >
				<interpretation key="1" text="interrupt request"/>
				<interpretation key="0" text="no interrupt request"/>
			</field>
			<field bitoffset="6" bitlength="1" name="Channel 6" description="" >
				<interpretation key="1" text="interrupt request"/>
				<interpretation key="0" text="no interrupt request"/>
			</field>
			<field bitoffset="7" bitlength="1" name="Channel 7" description="" >
				<interpretation key="1" text="interrupt request"/>
				<interpretation key="0" text="no interrupt request"/>
			</field>						
		  </register>
      <register name="LPC_GPDMA_DMACIntTCStat" description="DMA Interrupt Terminal Count Request Status register" address="0x50004004" access="ro" >
			<field bitoffset="0" bitlength="1" name="Channel 0" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="1" bitlength="1" name="Channel 1" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="2" bitlength="1" name="Channel 2" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="3" bitlength="1" name="Channel 3" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="4" bitlength="1" name="Channel 4" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="5" bitlength="1" name="Channel 5" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="6" bitlength="1" name="Channel 6" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="7" bitlength="1" name="Channel 7" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>						
		  </register>
      <register name="LPC_GPDMA_DMACIntTCClear" description="DMA Interrupt Terminal Count Request Clear registe" address="0x50004008" access="wo" >
			<field bitoffset="0" bitlength="8" name="IntTCClear " description="" />
		  </register>
      <register name="LPC_GPDMA_DMACIntErrStat" description="DMA Interrupt Error Status register" address="0x5000400c" access="ro" >
			<field bitoffset="0" bitlength="1" name="Channel 0" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="1" bitlength="1" name="Channel 1" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="2" bitlength="1" name="Channel 2" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="3" bitlength="1" name="Channel 3" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="4" bitlength="1" name="Channel 4" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="5" bitlength="1" name="Channel 5" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="6" bitlength="1" name="Channel 6" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="7" bitlength="1" name="Channel 7" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>						
		  </register>      
      <register name="LPC_GPDMA_DMACIntErrClr" description="DMA Interrupt Error Clear register" address="0x50004010" access="wo" >
			<field bitoffset="0" bitlength="8" name="IntErrClr" description="" />
		  </register>
      <register name="LPC_GPDMA_DMACRawIntTCStat" description="DMA Raw Interrupt Terminal Count Status register" address="0x50004014" access="ro" >
			<field bitoffset="0" bitlength="1" name="Channel 0" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="1" bitlength="1" name="Channel 1" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="2" bitlength="1" name="Channel 2" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="3" bitlength="1" name="Channel 3" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="4" bitlength="1" name="Channel 4" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="5" bitlength="1" name="Channel 5" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="6" bitlength="1" name="Channel 6" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>
			<field bitoffset="7" bitlength="1" name="Channel 7" description="" >
				<interpretation key="1" text="terminal count interrupt request"/>
				<interpretation key="0" text="no terminal count interrupt request"/>
			</field>						
		  </register>      
      <register name="LPC_GPDMA_DMACRawIntErrStat" description="DMA Raw Error Interrupt Status register" address="0x50004018" access="ro" >
			<field bitoffset="0" bitlength="1" name="Channel 0" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="1" bitlength="1" name="Channel 1" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="2" bitlength="1" name="Channel 2" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="3" bitlength="1" name="Channel 3" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="4" bitlength="1" name="Channel 4" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="5" bitlength="1" name="Channel 5" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="6" bitlength="1" name="Channel 6" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>
			<field bitoffset="7" bitlength="1" name="Channel 7" description="" >
				<interpretation key="1" text="error interrupt request"/>
				<interpretation key="0" text="no error interrupt request"/>
			</field>						
		  </register>           
      <register name="LPC_GPDMA_DMACEnbldChns" description="DMA Enabled Channel register" address="0x5000401c" access="ro" >
			<field bitoffset="0" bitlength="1" name="Channel 0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="1" bitlength="1" name="Channel 1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="2" bitlength="1" name="Channel 2" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="3" bitlength="1" name="Channel 3" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="4" bitlength="1" name="Channel 4" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="5" bitlength="1" name="Channel 5" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="6" bitlength="1" name="Channel 6" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="7" bitlength="1" name="Channel 7" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>						
		  </register>
      <register name="LPC_GPDMA_DMACSoftBReq" description="DMA Software Burst Request register" address="0x50004020" access="rw" >
			<field bitoffset="0" bitlength="1" name="SSP0 Tx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="1" bitlength="1" name="SSP0 Rx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="2" bitlength="1" name="SSP1 Tx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="3" bitlength="1" name="SSP1 Rx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="4" bitlength="1" name="ADC" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="5" bitlength="1" name="I2S channel 0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="6" bitlength="1" name="I2S channel 1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="7" bitlength="1" name="DAC" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="8" bitlength="1" name="UART0 Tx / MAT0.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="9" bitlength="1" name="UART0 Rx / MAT0.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="10" bitlength="1" name="UART1 Tx / MAT1.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="11" bitlength="1" name="UART1 Rx / MAT1.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="12" bitlength="1" name="UART2 Tx / MAT2.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="13" bitlength="1" name="UART2 Rx / MAT2.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="14" bitlength="1" name="UART3 Tx / MAT3.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="15" bitlength="1" name="UART3 Rx / MAT3.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>									
		  </register>
      <register name="LPC_GPDMA_DMACSoftSReq" description="DMA Software Single Request register" address="0x50004024" access="rw" >
			<field bitoffset="0" bitlength="1" name="SSP0 Tx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="1" bitlength="1" name="SSP0 Rx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="2" bitlength="1" name="SSP1 Tx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="3" bitlength="1" name="SSP1 Rx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="4" bitlength="1" name="ADC" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="5" bitlength="1" name="I2S channel 0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="6" bitlength="1" name="I2S channel 1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="7" bitlength="1" name="DAC" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="8" bitlength="1" name="UART0 Tx / MAT0.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="9" bitlength="1" name="UART0 Rx / MAT0.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="10" bitlength="1" name="UART1 Tx / MAT1.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="11" bitlength="1" name="UART1 Rx / MAT1.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="12" bitlength="1" name="UART2 Tx / MAT2.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="13" bitlength="1" name="UART2 Rx / MAT2.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="14" bitlength="1" name="UART3 Tx / MAT3.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="15" bitlength="1" name="UART3 Rx / MAT3.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>									
		  </register>      
      <register name="LPC_GPDMA_DMACSoftLBReq" description="DMA Software Last Burst Request registe" address="0x50004028" access="rw" >
			<field bitoffset="0" bitlength="1" name="SSP0 Tx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="1" bitlength="1" name="SSP0 Rx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="2" bitlength="1" name="SSP1 Tx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="3" bitlength="1" name="SSP1 Rx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="4" bitlength="1" name="ADC" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="5" bitlength="1" name="I2S channel 0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="6" bitlength="1" name="I2S channel 1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="7" bitlength="1" name="DAC" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="8" bitlength="1" name="UART0 Tx / MAT0.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="9" bitlength="1" name="UART0 Rx / MAT0.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="10" bitlength="1" name="UART1 Tx / MAT1.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="11" bitlength="1" name="UART1 Rx / MAT1.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="12" bitlength="1" name="UART2 Tx / MAT2.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="13" bitlength="1" name="UART2 Rx / MAT2.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="14" bitlength="1" name="UART3 Tx / MAT3.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="15" bitlength="1" name="UART3 Rx / MAT3.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>									
		  </register>      
      <register name="LPC_GPDMA_DMACSoftLSReq" description="DMA Software Last Single Request register" address="0x5000402c" access="rw" >
			<field bitoffset="0" bitlength="1" name="SSP0 Tx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="1" bitlength="1" name="SSP0 Rx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="2" bitlength="1" name="SSP1 Tx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="3" bitlength="1" name="SSP1 Rx" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="4" bitlength="1" name="ADC" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="5" bitlength="1" name="I2S channel 0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="6" bitlength="1" name="I2S channel 1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="7" bitlength="1" name="DAC" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="8" bitlength="1" name="UART0 Tx / MAT0.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="9" bitlength="1" name="UART0 Rx / MAT0.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="10" bitlength="1" name="UART1 Tx / MAT1.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="11" bitlength="1" name="UART1 Rx / MAT1.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="12" bitlength="1" name="UART2 Tx / MAT2.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="13" bitlength="1" name="UART2 Rx / MAT2.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="14" bitlength="1" name="UART3 Tx / MAT3.0" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="15" bitlength="1" name="UART3 Rx / MAT3.1" description="" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>									
		  </register>      
      <register name="LPC_GPDMA_DMACConfig" description="DMA Configuration register" address="0x50004030" access="rw" >
			<field bitoffset="0" bitlength="1" name="E" description="DMA Controller enable" >
				<interpretation key="1" text="enable"/>
				<interpretation key="0" text="disable"/>
			</field>
			<field bitoffset="1" bitlength="1" name="M" description="AHB Master endianness configuration" >
				<interpretation key="1" text="big-endian mode"/>
				<interpretation key="0" text="little-endian mode"/>
			</field>
		  </register>
      <register name="LPC_GPDMA_DMACSync" description="DMA Synchronization register" address="0x50004034" access="rw" >
			<field bitoffset="0" bitlength="1" name="SSP0 Tx" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="1" bitlength="1" name="SSP0 Rx" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="2" bitlength="1" name="SSP1 Tx" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="3" bitlength="1" name="SSP1 Rx" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="4" bitlength="1" name="ADC" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="5" bitlength="1" name="I2S channel 0" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="6" bitlength="1" name="I2S channel 1" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="7" bitlength="1" name="DAC" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="8" bitlength="1" name="UART0 Tx / MAT0.0" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="9" bitlength="1" name="UART0 Rx / MAT0.1" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="10" bitlength="1" name="UART1 Tx / MAT1.0" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="11" bitlength="1" name="UART1 Rx / MAT1.1" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="12" bitlength="1" name="UART2 Tx / MAT2.0" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="13" bitlength="1" name="UART2 Rx / MAT2.1" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="14" bitlength="1" name="UART3 Tx / MAT3.0" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>
			<field bitoffset="15" bitlength="1" name="UART3 Rx / MAT3.1" description="Synchronization logic for the corresponding DMA request signals" >
				<interpretation key="1" text="Enable"/>
				<interpretation key="0" text="Disable"/>
			</field>									
		  </register>            
    </registergroup>
    <registergroup name="LPC_GPDMACH0" description="DMA Channel 0 registers">
      <register name="LPC_GPDMACH0_DMACC0SrcAddr" description="DMA Channel 0 Source Address Register" access="RW" resetvalue="0x0" address="0x50004100" />
      <register name="LPC_GPDMACH0_DMACC0DestAddr" description="DMA Channel 0 Destination Address Register" access="RW" resetvalue="0x0" address="0x50004104" />
      <register name="LPC_GPDMACH0_DMACC0LLI" description="DMA Channel 0 Linked List Item Register" access="RW" resetvalue="0x0" address="0x50004108" />
      <register name="LPC_GPDMACH0_DMACC0Control" description="DMA Channel 0 Control Register" access="RW" resetvalue="0x0" address="0x5000410C" />
      <register name="LPC_GPDMACH0_DMACC0Config" description="DMA Channel 0 Configuration Register" access="RW" resetvalue="0x0" address="0x50004110" />
    </registergroup>
    <registergroup name="LPC_GPDMACH1" description="DMA Channel 1 registers">
      <register name="LPC_GPDMACH1_DMACC1SrcAddr" description="DMA Channel 1 Source Address Register" access="RW" resetvalue="0x0" address="0x50004120" />
      <register name="LPC_GPDMACH1_DMACC1DestAddr" description="DMA Channel 1 Destination Address Register" access="RW" resetvalue="0x0" address="0x50004124" />
      <register name="LPC_GPDMACH1_DMACC1LLI" description="DMA Channel 1 Linked List Item Register" access="RW" resetvalue="0x0" address="0x50004128" />
      <register name="LPC_GPDMACH1_DMACC1Control" description="DMA Channel 1 Control Register" access="RW" resetvalue="0x0" address="0x5000412C" />
      <register name="LPC_GPDMACH1_DMACC1Config" description="DMA Channel 1 Configuration Register" access="RW" resetvalue="0x0" address="0x50004130" />
    </registergroup>
    <registergroup name="LPC_GPDMACH2" description="DMA Channel 2 registers">
      <register name="LPC_GPDMACH2_DMACC2SrcAddr" description="DMA Channel 2 Source Address Register" access="RW" resetvalue="0x0" address="0x50004140" />
      <register name="LPC_GPDMACH2_DMACC2DestAddr" description="DMA Channel 2 Destination Address Register" access="RW" resetvalue="0x0" address="0x50004144" />
      <register name="LPC_GPDMACH2_DMACC2LLI" description="DMA Channel 2 Linked List Item Register" access="RW" resetvalue="0x0" address="0x50004148" />
      <register name="LPC_GPDMACH2_DMACC2Control" description="DMA Channel 2 Control Register" access="RW" resetvalue="0x0" address="0x5000414C" />
      <register name="LPC_GPDMACH2_DMACC2Config" description="DMA Channel 2 Configuration Register" access="RW" resetvalue="0x0" address="0x50004150" />
    </registergroup>
    <registergroup name="LPC_GPDMACH3" description="DMA Channel 3 registers">
      <register name="LPC_GPDMACH3_DMACC3SrcAddr" description="DMA Channel 3 Source Address Register" access="RW" resetvalue="0x0" address="0x50004160" />
      <register name="LPC_GPDMACH3_DMACC3DestAddr" description="DMA Channel 3 Destination Address Register" access="RW" resetvalue="0x0" address="0x50004164" />
      <register name="LPC_GPDMACH3_DMACC3LLI" description="DMA Channel 3 Linked List Item Register" access="RW" resetvalue="0x0" address="0x50004168" />
      <register name="LPC_GPDMACH3_DMACC3Control" description="DMA Channel 3 Control Register" access="RW" resetvalue="0x0" address="0x5000416C" />
      <register name="LPC_GPDMACH3_DMACC3Config" description="DMA Channel 3 Configuration Register" access="RW" resetvalue="0x0" address="0x50004170" />
    </registergroup>
    <registergroup name="LPC_GPDMACH4" description="DMA Channel 4 registers">
      <register name="LPC_GPDMACH4_DMACC4SrcAddr" description="DMA Channel 4 Source Address Register" access="RW" resetvalue="0x0" address="0x50004180" />
      <register name="LPC_GPDMACH4_DMACC4DestAddr" description="DMA Channel 4 Destination Address Register" access="RW" resetvalue="0x0" address="0x50004184" />
      <register name="LPC_GPDMACH4_DMACC4LLI" description="DMA Channel 4 Linked List Item Register" access="RW" resetvalue="0x0" address="0x50004188" />
      <register name="LPC_GPDMACH4_DMACC4Control" description="DMA Channel 4 Control Register" access="RW" resetvalue="0x0" address="0x5000418C" />
      <register name="LPC_GPDMACH4_DMACC4Config" description="DMA Channel 4 Configuration Register" access="RW" resetvalue="0x0" address="0x50004190" />
    </registergroup>
    <registergroup name="LPC_GPDMACH5" description="DMA Channel 5 registers">
      <register name="LPC_GPDMACH5_DMACC5SrcAddr" description="DMA Channel 5 Source Address Register" access="RW" resetvalue="0x0" address="0x500041a0" />
      <register name="LPC_GPDMACH5_DMACC5DestAddr" description="DMA Channel 5 Destination Address Register" access="RW" resetvalue="0x0" address="0x500041a4" />
      <register name="LPC_GPDMACH5_DMACC5LLI" description="DMA Channel 5 Linked List Item Register" access="RW" resetvalue="0x0" address="0x500041a8" />
      <register name="LPC_GPDMACH5_DMACC5Control" description="DMA Channel 5 Control Register" access="RW" resetvalue="0x0" address="0x500041aC" />
      <register name="LPC_GPDMACH5_DMACC5Config" description="DMA Channel 5 Configuration Register" access="RW" resetvalue="0x0" address="0x500041b0" />
    </registergroup>
    <registergroup name="LPC_GPDMACH6" description="DMA Channel 6 registers">
      <register name="LPC_GPDMACH6_DMACC6SrcAddr" description="DMA Channel 6 Source Address Register" access="RW" resetvalue="0x0" address="0x500041c0" />
      <register name="LPC_GPDMACH6_DMACC6DestAddr" description="DMA Channel 6 Destination Address Register" access="RW" resetvalue="0x0" address="0x500041c4" />
      <register name="LPC_GPDMACH6_DMACC6LLI" description="DMA Channel 6 Linked List Item Register" access="RW" resetvalue="0x0" address="0x500041c8" />
      <register name="LPC_GPDMACH6_DMACC6Control" description="DMA Channel 6 Control Register" access="RW" resetvalue="0x0" address="0x500041cC" />
      <register name="LPC_GPDMACH6_DMACC6Config" description="DMA Channel 6 Configuration Register" access="RW" resetvalue="0x0" address="0x500041d0" />
    </registergroup>
    <registergroup name="LPC_GPDMACH7" description="DMA Channel 7 registers">
      <register name="LPC_GPDMACH7_DMACC7SrcAddr" description="DMA Channel 7 Source Address Register" access="RW" resetvalue="0x0" address="0x500041e0" />
      <register name="LPC_GPDMACH7_DMACC7DestAddr" description="DMA Channel 7 Destination Address Register" access="RW" resetvalue="0x0" address="0x500041e4" />
      <register name="LPC_GPDMACH7_DMACC7LLI" description="DMA Channel 7 Linked List Item Register" access="RW" resetvalue="0x0" address="0x500041e8" />
      <register name="LPC_GPDMACH7_DMACC7Control" description="DMA Channel 7 Control Register" access="RW" resetvalue="0x0" address="0x500041eC" />
      <register name="LPC_GPDMACH7_DMACC7Config" description="DMA Channel 7 Configuration Register" access="RW" resetvalue="0x0" address="0x500041f0" />
    </registergroup>
  </group>
  <group name="LPC_USB" description="">
    <registergroup name="LPC_USB" description="">
      <register name="LPC_USB_HcRevision" description="BCD representation of the version of the HCI specification that is implemented by the Host Controller" address="0x5000c000" access="ro" />
      <register name="LPC_USB_HcControl" description="Defines the operating modes of the HC" address="0x5000c004" access="rw" />
      <register name="LPC_USB_HcCommandStatus" description="This register is used to receive the commands from the Host Controller Driver (HCD). It also indicates the status of the HC" address="0x5000c008" access="rw" />
      <register name="LPC_USB_HcInterruptStatus" description="Indicates the status on various events that cause hardware interrupts by setting the appropriate bits" address="0x5000c00c" access="rw" />
      <register name="LPC_USB_HcInterruptEnable" description="Controls the bits in the HcInterruptStatus register and indicates which events will generate a hardware interrupt" address="0x5000c010" access="rw" />
      <register name="LPC_USB_HcInterruptDisable" description="The bits in this register are used to dizable corresponding bits in the HCInterruptStatus register and in turn dizable that event leading to hardware interrupt" address="0x5000c014" access="rw" />
      <register name="LPC_USB_HcHCCA" description="Contains the physical address of the host controller communication area" address="0x5000c018" access="rw" />
      <register name="LPC_USB_HcPeriodCurrentED" description="Contains the physical address of the current isochronous or interrupt endpoint descriptor" address="0x5000c01c" access="ro" />
      <register name="LPC_USB_HcControlHeadED" description="Contains the physical address of the first endpoint descriptor of the control list" address="0x5000c020" access="rw" />
      <register name="LPC_USB_HcControlCurrentED" description="Contains the physical address of the current endpoint descriptor of the control list" address="0x5000c024" access="rw" />
      <register name="LPC_USB_HcBulkHeadED" description="Contains the physical address of the first endpoint descriptor of the bulk list" address="0x5000c028" access="rw" />
      <register name="LPC_USB_HcBulkCurrentED" description="Contains the physical address of the current endpoint descriptor of the bulk list" address="0x5000c02c" access="rw" />
      <register name="LPC_USB_HcDoneHead" description="Contains the physical address of the last transfer descriptor added to the Done queue" address="0x5000c030" access="ro" />
      <register name="LPC_USB_HcFmInterval" description="Defines the bit time interval in a frame and the full speed maximum packet size which would not cause an overrun" address="0x5000c034" access="rw" />
      <register name="LPC_USB_HcFmRemaining" description="A 14-bit counter showing the bit time remaining in the current frame" address="0x5000c038" access="ro" />
      <register name="LPC_USB_HcFmNumber" description="Contains a 16-bit counter and provides the timing reference among events happening in the HC and the HCD" address="0x5000c03c" access="ro" />
      <register name="LPC_USB_HcPeriodicStart" description="Contains a programmable 14-bit value which determines the earliest time HC should start processing a periodic list" address="0x5000c040" access="rw" />
      <register name="LPC_USB_HcLSTreshold" description="Contains 11-bit value which is used by the HC to determine whether to commit to transfer a maximum of 8-byte LS packet before EOF" address="0x5000c044" access="rw" />
      <register name="LPC_USB_HcRhDescriptorA" description="First of the two registers which describes the characteristics of the root hub" address="0x5000c048" access="rw" />
      <register name="LPC_USB_HcRhDescriptorB" description="Second of the two registers which describes the characteristics of the Root Hub" address="0x5000c04c" access="rw" />
      <register name="LPC_USB_HcRhStatus" description="This register is divided into two parts. The lower D-word represents the hub status field and the upper word represents the hub status change field" address="0x5000c050" access="rw" />
      <register name="LPC_USB_HcRhPortStatus1" description="Controls and reports the port events on a per-port basis" address="0x5000c054" access="rw" />
      <register name="LPC_USB_HcRhPortStatus2" description="Controls and reports the port events on a per port basis" address="0x5000c058" access="rw" />
      <register name="LPC_USB_Module_ID" description="IP number, where yy (0x00) is unique version number and zz (0x00) is a unique revision number" address="0x5000c0fc" access="ro" />
      <register name="LPC_USB_OTGIntSt" description="OTG Interrupt Status" address="0x5000c100" access="ro" />
      <register name="LPC_USB_OTGIntEn" description="OTG Interrupt Enable" address="0x5000c104" access="rw" />
      <register name="LPC_USB_OTGIntSet" description="OTG Interrupt Set" address="0x5000c108" access="wo" />
      <register name="LPC_USB_OTGIntClr" description="OTG Interrupt Clear" address="0x5000c10c" access="wo" />
      <register name="LPC_USB_OTGStCtrl" description="OTG Status and Control" address="0x5000c110" access="rw" />
      <register name="LPC_USB_OTGTmr" description="OTG Timer" address="0x5000c114" access="rw" />
      <register name="LPC_USB_USBDevIntSt" description="USB Device Interrupt Status" address="0x5000c200" access="ro" />
      <register name="LPC_USB_USBDevIntEn" description="USB Device Interrupt Enable" address="0x5000c204" access="rw" />
      <register name="LPC_USB_USBDevIntClr" description="USB Device Interrupt Clear" address="0x5000c208" access="wo" />
      <register name="LPC_USB_USBDevIntSet" description="USB Device Interrupt Set" address="0x5000c20c" access="wo" />
      <register name="LPC_USB_USBCmdCode" description="USB Command Code" address="0x5000c210" access="wo" />
      <register name="LPC_USB_USBCmdData" description="USB Command Data" address="0x5000c214" access="ro" />
      <register name="LPC_USB_USBRxData" description="USB Receive Data" address="0x5000c218" access="ro" />
      <register name="LPC_USB_USBTxData" description="USB Transmit Data" address="0x5000c21c" access="wo" />
      <register name="LPC_USB_USBRxPLen" description="USB Receive Packet Length" address="0x5000c220" access="ro" />
      <register name="LPC_USB_USBTxPLen" description="USB Transmit Packet Length" address="0x5000c224" access="wo" />
      <register name="LPC_USB_USBCtrl" description="USB Control" address="0x5000c228" access="rw" />
      <register name="LPC_USB_USBDevIntPri" description="USB Device Interrupt Priority" address="0x5000c22c" access="wo" />
      <register name="LPC_USB_USBEpIntSt" description="USB Endpoint Interrupt Status" address="0x5000c230" access="ro" />
      <register name="LPC_USB_USBEpIntEn" description="USB Endpoint Interrupt Enable" address="0x5000c234" access="rw" />
      <register name="LPC_USB_USBEpIntClr" description="USB Endpoint Interrupt Clear" address="0x5000c238" access="wo" />
      <register name="LPC_USB_USBEpIntSet" description="USB Endpoint Interrupt Set" address="0x5000c23c" access="wo" />
      <register name="LPC_USB_USBEpIntPri" description="USB Endpoint Interrupt Priority" address="0x5000c240" access="wo" />
      <register name="LPC_USB_USBReEp" description="USB Realize Endpoint" address="0x5000c244" access="rw" />
      <register name="LPC_USB_USBEpInd" description="USB Endpoint Index" address="0x5000c248" access="wo" />
      <register name="LPC_USB_USBMaxPSize" description="USB MaxPacketSize" address="0x5000c24c" access="rw" />
      <register name="LPC_USB_USBDMARSt" description="USB DMA Request Status" address="0x5000c250" access="ro" />
      <register name="LPC_USB_USBDMARClr" description="USB DMA Request Clear" address="0x5000c254" access="wo" />
      <register name="LPC_USB_USBDMARSet" description="USB DMA Request Set" address="0x5000c258" access="wo" />
      <register name="LPC_USB_USBUDCAH" description="USB UDCA Head" address="0x5000c280" access="rw" />
      <register name="LPC_USB_USBEpDMASt" description="USB Endpoint DMA Status" address="0x5000c284" access="ro" />
      <register name="LPC_USB_USBEpDMAEn" description="USB Endpoint DMA Enable" address="0x5000c288" access="wo" />
      <register name="LPC_USB_USBEpDMADis" description="USB Endpoint DMA Dizable" address="0x5000c28c" access="wo" />
      <register name="LPC_USB_USBDMAIntSt" description="USB DMA Interrupt Status" address="0x5000c290" access="ro" />
      <register name="LPC_USB_USBDMAIntEn" description="USB DMA Interrupt Enable" address="0x5000c294" access="rw" />
      <register name="LPC_USB_USBEoTIntSt" description="USB End of Transfer Interrupt Status" address="0x5000c2a0" access="ro" />
      <register name="LPC_USB_USBEoTIntClr" description="USB End of Transfer Interrupt Clear" address="0x5000c2a4" access="wo" />
      <register name="LPC_USB_USBEoTIntSet" description="USB End of Transfer Interrupt Set" address="0x5000c2a8" access="wo" />
      <register name="LPC_USB_USBNDDRIntSt" description="USB New DD Request Interrupt Status" address="0x5000c2ac" access="ro" />
      <register name="LPC_USB_USBNDDRIntClr" description="USB New DD Request Interrupt Clear" address="0x5000c2b0" access="wo" />
      <register name="LPC_USB_USBNDDRIntSet" description="USB New DD Request Interrupt Set" address="0x5000c2b4" access="wo" />
      <register name="LPC_USB_USBSysErrIntSt" description="USB System Error Interrupt Status" address="0x5000c2b8" access="ro" />
      <register name="LPC_USB_USBSysErrIntClr" description="USB System Error Interrupt Clear" address="0x5000c2bc" access="wo" />
      <register name="LPC_USB_USBSysErrIntSet" description="USB System Error Interrupt Set" address="0x5000c2c0" access="wo" />
      <register name="LPC_USB_I2C_RX" description="I2C Receive" address="0x5000c300" access="ro" />
      <register name="LPC_USB_I2C_TX" description="I2C Transmit" address="0x5000c300" access="wo" />
      <register name="LPC_USB_I2C_STS" description="I2C Status" address="0x5000c304" access="ro" />
      <register name="LPC_USB_I2C_CTL" description="I2C Control" address="0x5000c308" access="rw" />
      <register name="LPC_USB_I2C_CLKHI" description="I2C Clock High" address="0x5000c30c" access="rw" />
      <register name="LPC_USB_I2C_CLKLO" description="I2C Clock Low" address="0x5000c310" access="wo" />
      <register name="LPC_USB_USBClkCtrl" description="USB Clock Control" address="0x5000cff4" access="rw" />
      <register name="LPC_USB_OTGClkCtrl" description="OTG clock controller" address="0x5000cff4" access="rw" />
      <register name="LPC_USB_USBClkSt" description="USB Clock Status" address="0x5000cff8" access="ro" />
      <register name="LPC_USB_OTGClkSt" description="OTG clock status" address="0x5000cff8" access="ro" />
    </registergroup>
  </group>
  <group name="LPC_EMAC" description="">
    <registergroup name="LPC_EMAC" description="">
      <register name="LPC_EMAC_MAC1" description="MAC configuration register 1" access="R/W" resetvalue="0x8000" address="0x50000000" />
      <register name="LPC_EMAC_MAC2" description="MAC configuration register 2" access="R/W" resetvalue="0x0" address="0x50000004" />
      <register name="LPC_EMAC_IPGT" description="Back-to-Back Inter-Packet-Gap register" access="R/W" resetvalue="0x0" address="0x50000008" />
      <register name="LPC_EMAC_IPGR" description="Non Back-to-Back Inter-Packet-Gap register" access="R/W" resetvalue="0x0" address="0x5000000C" />
      <register name="LPC_EMAC_CLRT" description="Collision window / Retry register" access="R/W" resetvalue="0x370F" address="0x50000010" />
      <register name="LPC_EMAC_MAXF" description="Maximum Frame register" access="R/W" resetvalue="0x0600" address="0x50000014" />
      <register name="LPC_EMAC_SUPP" description="PHY Support register" access="R/W" resetvalue="0x0" address="0x50000018" />
      <register name="LPC_EMAC_TEST" description="Test register" access="R/W " resetvalue="0x0" address="0x5000001C" />
      <register name="LPC_EMAC_MCFG" description="MII Mgmt Configuration register" access="R/W" resetvalue="0x0" address="0x50000020" />
      <register name="LPC_EMAC_MCMD" description="MII Mgmt Command register" access="R/W" resetvalue="0x0" address="0x50000024" />
      <register name="LPC_EMAC_MADR" description="MII Mgmt Address register" access="R/W" resetvalue="0x0" address="0x50000028" />
      <register name="LPC_EMAC_MWTD" description="MII Mgmt Write Data register" access="WO" resetvalue="0x0" address="0x5000002C" />
      <register name="LPC_EMAC_MRDD" description="MII Mgmt Read Data register" access="RO" resetvalue="0x0" address="0x50000030" />
      <register name="LPC_EMAC_MIND" description="MII Mgmt Indicators register" access="RO" resetvalue="0x0" address="0x50000034" />
      <register name="LPC_EMAC_SA0" description="Station Address 0 register" access="R/W" resetvalue="0x0" address="0x50000040" />
      <register name="LPC_EMAC_SA1" description="Station Address 1 register" access="R/W" resetvalue="0x0" address="0x50000044" />
      <register name="LPC_EMAC_SA2" description="Station Address 2 register" access="R/W" resetvalue="0x0" address="0x50000048" />
      <register name="LPC_EMAC_Command" description="Command register" access="R/W" resetvalue="0x0" address="0x50000100" />
      <register name="LPC_EMAC_Status" description="Status register" access="RO" resetvalue="0x0" address="0x50000104" />
      <register name="LPC_EMAC_RxDescriptor" description="Receive descriptor base address register" access="R/W" resetvalue="0x0" address="0x50000108" />
      <register name="LPC_EMAC_RxStatus" description="Receive status base address register" access="R/W" resetvalue="0x0" address="0x5000010C" />
      <register name="LPC_EMAC_RxDescriptorNumber" description="Receive number of descriptors register" access="R/W" resetvalue="0x0" address="0x50000110" />
      <register name="LPC_EMAC_RxProduceIndex" description="Receive produce index register" access="RO" resetvalue="" address="0x50000114" />
      <register name="LPC_EMAC_RxConsumeIndex" description="Receive consume index register" access="R/W" resetvalue="0x0" address="0x50000118" />
      <register name="LPC_EMAC_TxDescriptor" description="Transmit descriptor base address register" access="R/W" resetvalue="0x0" address="0x5000011C" />
      <register name="LPC_EMAC_TxStatus" description="Transmit status base address register" access="R/W" resetvalue="0x0" address="0x50000120" />
      <register name="LPC_EMAC_TxDescriptorNumber" description="Transmit number of descriptors register" access="R/W" resetvalue="0x0" address="0x50000124" />
      <register name="LPC_EMAC_TxProduceIndex" description="Transmit produce index register" access="R/W" resetvalue="0x0" address="0x50000128" />
      <register name="LPC_EMAC_TxConsumeIndex" description="Transmit consume index register" access="RO" resetvalue="0x0" address="0x5000012C" />
      <register name="LPC_EMAC_TSV0" description="Transmit status vector 0 register" access="RO" resetvalue="0x0" address="0x50000158" />
      <register name="LPC_EMAC_TSV1" description="Transmit status vector 1 register" access="RO" resetvalue="0x0" address="0x5000015C" />
      <register name="LPC_EMAC_RSV" description="Receive status vector register" access="RO" resetvalue="0x0" address="0x50000160" />
      <register name="LPC_EMAC_FlowControlCounter" description="Flow control counter register" access="R/W" resetvalue="0x0" address="0x50000170" />
      <register name="LPC_EMAC_FlowControlStatus" description="Flow control status register" access="RO" resetvalue="0x0" address="0x50000174" />
      <register name="LPC_EMAC_RxFilterCtrl" description="Receive filter control register" access="R/W" resetvalue="0x0" address="0x50000200" />
      <register name="LPC_EMAC_RxFilterWoLStatus" description="Receive filter WoL status register" access="R/W" resetvalue="0x0" address="0x50000204" />
      <register name="LPC_EMAC_RxFilterWoLClear" description="Receive filter WoL clear register" access="R/W" resetvalue="0x0" address="0x50000208" />
      <register name="LPC_EMAC_HashFilterL" description="Hash filter table LSBs register" access="R/W" resetvalue="0x0" address="0x50000210" />
      <register name="LPC_EMAC_HashFilterH" description="Hash filter table MSBs register" access="R/W" resetvalue="0x0" address="0x50000214" />
      <register name="LPC_EMAC_IntStatus" description="Interrupt status register" access="RO" resetvalue="0x0" address="0x50000FE0" />
      <register name="LPC_EMAC_IntEnable" description="Interrupt enable register" access="R/W" resetvalue="0x0" address="0x50000FE4" />
      <register name="LPC_EMAC_IntClear" description="Interrupt clear register" access="WO" resetvalue="0x0" address="0x50000FE8" />
      <register name="LPC_EMAC_IntSet" description="Interrupt set register" access="WO" resetvalue="0x0" address="0x50000FEC" />
      <register name="LPC_EMAC_PowerDown" description="Power-down register" access="R/W" resetvalue="0x0" address="0x50000FF4" />
    </registergroup>
  </group>
</model>
