
---------- Begin Simulation Statistics ----------
final_tick                               164915439845                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163096                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408160                       # Number of bytes of host memory used
host_op_rate                                   271763                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   613.14                       # Real time elapsed on the host
host_tick_rate                              268970732                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166627589                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164915                       # Number of seconds simulated
sim_ticks                                164915439845                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  256                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               146                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               293                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 81                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             256                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              175                       # Number of indirect misses.
system.cpu.branchPred.lookups                     293                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          128                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     166627589                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.472495                       # CPI: cycles per instruction
system.cpu.discardedOps                      32252229                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                    32156656                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          6859                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    15089034                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4919                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions                301                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8371961                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.404450                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    32752634                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           250                       # TLB misses on write requests
system.cpu.numCycles                        247249535                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              442273      0.27%      0.27% # Class of committed instruction
system.cpu.op_class_0::IntAlu               124076772     74.46%     74.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                 574068      0.34%     75.07% # Class of committed instruction
system.cpu.op_class_0::IntDiv                 1565601      0.94%     76.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 64601      0.04%     76.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    32      0.00%     76.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                  14064      0.01%     76.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 122829      0.07%     76.13% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                   1374      0.00%     76.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                  28596      0.02%     76.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 59723      0.04%     76.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                 6834      0.00%     76.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     76.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd             43527      0.03%     76.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp               212      0.00%     76.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt             71022      0.04%     76.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv               662      0.00%     76.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            23396      0.01%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt               34      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     76.28% # Class of committed instruction
system.cpu.op_class_0::MemRead               22631581     13.58%     89.86% # Class of committed instruction
system.cpu.op_class_0::MemWrite              11545052      6.93%     96.79% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead           2640144      1.58%     98.37% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          2715192      1.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                166627589                       # Class of committed instruction
system.cpu.process.numSyscalls                    146                       # Number of system calls
system.cpu.tickCycles                       238877574                       # Number of cycles that the object actually ticked
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       234715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          787                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         470454                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              787                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        32614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         73421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164915439845                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7847                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27444                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5167                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32963                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32963                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7847                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       114231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       114231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 114231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      4368256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      4368256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4368256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40810                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40810    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40810                       # Request fanout histogram
system.membus.reqLayer2.occupancy           122192399                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          158234297                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 164915439845                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              159122                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        131499                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            135835                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              76617                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             76617                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         159122                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       308560                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       397633                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  706193                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      6593536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     15153280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 21746816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             32619                       # Total snoops (count)
system.l2bus.snoopTraffic                     1756416                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             268358                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002974                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.054450                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   267560     99.70%     99.70% # Request fanout histogram
system.l2bus.snoop_fanout::1                      798      0.30%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               268358                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           265563381                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            452602188                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           206167674                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           667                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    164915439845                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164915439845                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     32649610                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32649610                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32649610                       # number of overall hits
system.cpu.icache.overall_hits::total        32649610                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       103024                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         103024                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       103024                       # number of overall misses
system.cpu.icache.overall_misses::total        103024                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1923442574                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1923442574                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1923442574                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1923442574                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32752634                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32752634                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32752634                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32752634                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003146                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003146                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003146                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003146                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18669.849491                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18669.849491                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18669.849491                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18669.849491                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst       103024                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       103024                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       103024                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       103024                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1854725566                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1854725566                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1854725566                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1854725566                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003146                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003146                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003146                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003146                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18002.849491                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18002.849491                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18002.849491                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18002.849491                       # average overall mshr miss latency
system.cpu.icache.replacements                 102512                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32649610                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32649610                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       103024                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        103024                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1923442574                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1923442574                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32752634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32752634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18669.849491                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18669.849491                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       103024                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       103024                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1854725566                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1854725566                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003146                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18002.849491                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18002.849491                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164915439845                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.872445                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32752634                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            103024                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            317.912661                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             88711                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.872445                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999751                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         262124096                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        262124096                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164915439845                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          10672                       # Clock period in ticks
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164915439845                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45622092                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45622092                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45622187                       # number of overall hits
system.cpu.dcache.overall_hits::total        45622187                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       179796                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         179796                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       179889                       # number of overall misses
system.cpu.dcache.overall_misses::total        179889                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7239860788                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7239860788                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7239860788                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7239860788                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     45801888                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     45801888                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     45802076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     45802076                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003926                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003926                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003928                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003928                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40267.084852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40267.084852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40246.267354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40246.267354                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       104055                       # number of writebacks
system.cpu.dcache.writebacks::total            104055                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        47174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        47174                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        47174                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        47174                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       132622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       132622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       132715                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       132715                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4645746379                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4645746379                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4653108725                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4653108725                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002896                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002896                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002898                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002898                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35029.982801                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35029.982801                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35060.910410                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35060.910410                       # average overall mshr miss latency
system.cpu.dcache.replacements                 132203                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     31233847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31233847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        57296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         57296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1272736717                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1272736717                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31291143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31291143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001831                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22213.360741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22213.360741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        56006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        56006                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1162955854                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1162955854                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20764.844017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20764.844017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14388245                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14388245                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       122500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       122500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5967124071                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5967124071                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14510745                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14510745                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48711.216906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48711.216906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        45884                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        45884                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3482790525                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3482790525                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45457.744140                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45457.744140                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           95                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            95                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           93                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           93                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          188                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          188                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.494681                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.494681                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           93                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           93                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7362346                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7362346                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.494681                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.494681                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79165.010753                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79165.010753                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164915439845                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.818171                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45754902                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            132715                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            344.760592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            184092                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.818171                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         366549323                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        366549323                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164915439845                       # Cumulative time (in ticks) in various power states
system.l2cache.pwrStateResidencyTicks::UNDEFINED 164915439845                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           99016                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           95913                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              194929                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          99016                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          95913                       # number of overall hits
system.l2cache.overall_hits::total             194929                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          4008                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         36802                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             40810                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         4008                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        36802                       # number of overall misses
system.l2cache.overall_misses::total            40810                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    330109639                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   3037286551                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3367396190                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    330109639                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   3037286551                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3367396190                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       103024                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       132715                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          235739                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       103024                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       132715                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         235739                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.038904                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.277301                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.173115                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.038904                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.277301                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.173115                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 82362.684381                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 82530.475273                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82513.996324                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 82362.684381                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 82530.475273                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82513.996324                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          27444                       # number of writebacks
system.l2cache.writebacks::total                27444                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         4008                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        36802                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        40810                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         4008                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        36802                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        40810                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    276642919                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   2546347871                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2822990790                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    276642919                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   2546347871                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2822990790                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.038904                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.277301                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.173115                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.038904                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.277301                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.173115                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 69022.684381                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 69190.475273                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 69173.996324                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 69022.684381                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 69190.475273                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 69173.996324                       # average overall mshr miss latency
system.l2cache.replacements                     32619                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks       104055                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       104055                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks       104055                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       104055                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          779                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          779                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data        43654                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            43654                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        32963                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          32963                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   2715984647                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2715984647                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        76617                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        76617                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.430231                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.430231                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 82394.947274                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 82394.947274                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        32963                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        32963                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   2276258227                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   2276258227                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.430231                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.430231                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69054.947274                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 69054.947274                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        99016                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        52259                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       151275                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         4008                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         3839                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7847                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    330109639                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    321301904                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    651411543                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       103024                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        56098                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       159122                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.038904                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.068434                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.049314                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 82362.684381                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83694.166189                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 83014.087295                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         4008                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         3839                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7847                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    276642919                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    270089644                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    546732563                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.038904                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068434                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.049314                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69022.684381                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70354.166189                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69674.087295                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 164915439845                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             8143.413805                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 469664                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                40811                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                11.508270                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                74704                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.969956                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1382.636116                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  6759.807733                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000118                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.168779                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.825172                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.994069                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         8109                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              7567899                       # Number of tag accesses
system.l2cache.tags.data_accesses             7567899                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 164915439845                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          256512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2355328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2611840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       256512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         256512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1756416                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1756416                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             4008                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            36802                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                40810                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         27444                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               27444                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1555415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           14282034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               15837450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1555415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1555415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        10650404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              10650404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        10650404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1555415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          14282034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              26487853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     27444.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      4008.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     36792.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.039884391380                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          1663                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          1663                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               149922                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               25775                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        40810                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       27444                       # Number of write requests accepted
system.mem_ctrl.readBursts                      40810                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     27444                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2835                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2778                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2700                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2547                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2547                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2485                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2547                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2660                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2267                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2398                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2399                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2451                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2517                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2324                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2593                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2752                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1736                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1841                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1732                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1716                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1747                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1704                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1770                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1884                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1576                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1559                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1742                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1707                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1650                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1636                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1667                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1750                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.52                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     375908796                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   204000000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat               1140908796                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9213.45                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27963.45                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     34072                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    19734                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.51                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 71.91                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  40810                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 27444                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    39709                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1050                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       40                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     386                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     392                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    1640                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1662                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1669                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1668                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1669                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1665                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1666                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1671                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1668                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1670                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1672                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1667                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1674                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1664                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1663                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1663                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        14411                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     302.955243                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    174.134556                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    331.605285                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          5688     39.47%     39.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         3494     24.25%     63.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1275      8.85%     72.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          628      4.36%     76.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          444      3.08%     80.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          495      3.43%     83.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          487      3.38%     86.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          320      2.22%     89.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         1580     10.96%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         14411                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1663                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       24.526158                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      17.974781                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     182.901104                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255           1658     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            4      0.24%     99.94% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7424-7679            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1663                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1663                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.486470                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.463666                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.887622                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              1271     76.43%     76.43% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 5      0.30%     76.73% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               357     21.47%     98.20% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                30      1.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1663                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 2611200                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      640                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1754688                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2611840                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1756416                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         15.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         10.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      15.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      10.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.21                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.12                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.08                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   163583981782                       # Total gap between requests
system.mem_ctrl.avgGap                     2396694.43                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       256512                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2354688                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1754688                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1555415.310058835894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 14278153.714492188767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 10639925.537894986570                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         4008                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        36802                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        27444                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    111490999                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   1029417797                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 3875442678447                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27817.12                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     27971.79                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 141212748.81                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     78.84                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              49344540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy              26227245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy            140665140                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy            69358140                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      13018075200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5251363260                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       58905328320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         77460361845                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         469.697452                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 153087000488                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   5506800000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   6321639357                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              53550000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              28462500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy            150646860                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy            73758600                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      13018075200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        5405353320                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       58775652480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         77505498960                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         469.971150                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 152747718161                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   5506800000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   6660921684                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
