// Seed: 2796751115
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  wire id_8 = id_6;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  tri0  id_2
    , id_8,
    input  tri0  id_3
    , id_9,
    input  wand  id_4,
    input  tri   id_5,
    input  uwire id_6
);
  always id_0 = #id_10 1;
  module_0(
      id_8, id_8, id_8, id_9, id_9
  );
endmodule
