{"Marleen Ade": [0, ["Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets", ["Marleen Ade", "Rudy Lauwereins", "J. A. Peperstraete"], "https://doi.org/10.1145/266021.266036", 6, "dac", 1997]], "Laurence Goodby": [0, ["Frequency-Domain Compatibility in Digital Filter BIST", ["Laurence Goodby", "Alex Orailoglu"], "https://doi.org/10.1145/266021.266278", 6, "dac", 1997]], "Diana Marculescu": [0, ["Sequence Compaction for Probabilistic Analysis of Finite-State Machines", ["Diana Marculescu", "Radu Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/266021.266027", 4, "dac", 1997]], "Sharad Malik": [0, ["Static Timing Analysis of Embedded Software", ["Sharad Malik", "Margaret Martonosi", "Yau-Tsun Steven Li"], "https://doi.org/10.1145/266021.266052", 6, "dac", 1997]], "Majid Sarrafzadeh": [0, ["Unification of Budgeting and Placement", ["Majid Sarrafzadeh", "David A. Knol", "Gustavo E. Tellez"], "https://doi.org/10.1145/266021.266364", 4, "dac", 1997]], "Clifford Liem": [0, ["Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor", ["Clifford Liem", "Marco Cornero", "Miguel Santana", "Pierre G. Paulin", "Ahmed Amine Jerraya", "Jean-Marc Gentit", "Jean Lopez", "Xavier Figari", "Laurent Bergher"], "https://doi.org/10.1145/266021.266373", 6, "dac", 1997]], "Markus Willems": [0, ["System Level Fixed-Point Design Based on an Interpolative Approach", ["Markus Willems", "Volker Bursgens", "Holger Keding", "Thorsten Grotker", "Heinrich Meyr"], "https://doi.org/10.1145/266021.266105", 6, "dac", 1997]], "Joon-Seo Yim": [0.9777764230966568, ["A C-Based RTL Design Verification Methodology for Complex Microprocessor", ["Joon-Seo Yim", "Yoon-Ho Hwang", "Chang-Jae Park", "Hoon Choi", "Woo-Seung Yang", "Hun-Seung Oh", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/266021.266040", 6, "dac", 1997]], "Salvador Mir": [0, ["SWITTEST: Automatic Switch-Level Fault Simulation and Test Evaluation of Switched-Capacitor Systems", ["Salvador Mir", "Adoracion Rueda", "Thomas Olbrich", "Eduardo J. Peralias", "Jose Luis Huertas"], "https://doi.org/10.1145/266021.266099", 6, "dac", 1997]], "Rajesh Raina": [0, ["Efficient Testing of Clock Regenerator Circuits in Scan Designs", ["Rajesh Raina", "Robert Bailey", "Charles Njinda", "Robert F. Molyneaux", "Charlie Beh"], "https://doi.org/10.1145/266021.266042", 6, "dac", 1997]], "Luca Benini": [0, ["Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control", ["Luca Benini", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/266021.266029", 6, "dac", 1997]], "Jaijeet S. Roychowdhury": [0, ["Efficient Methods for Simulating Highly Nonlinear Multi-Rate Circuits", ["Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/266021.266092", 6, "dac", 1997]], "Irith Pomeranz": [0, ["Fault Simulation under the Multiple Observation Time Approach using Backward Implications", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/266021.266297", 6, "dac", 1997]], "Thucydides Xanthopoulos": [0, ["Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT", ["Thucydides Xanthopoulos", "Yoshifumi Yaoi", "Anantha Chandrakasan"], "https://doi.org/10.1145/266021.266184", 6, "dac", 1997]], "Samir Agrawal": [0, ["Data-Flow Assisted Behavioral Partitioning for Embedded Systems", ["Samir Agrawal", "Rajesh K. Gupta"], "https://doi.org/10.1145/266021.266347", 4, "dac", 1997]], "Christoph Meinel": [0, ["Linear Sifting of Decision Diagrams", ["Christoph Meinel", "Fabio Somenzi", "Thorsten Theobald"], "https://doi.org/10.1145/266021.266066", 6, "dac", 1997]], "George Karypis": [0, ["Multilevel Hypergraph Partitioning: Application in VLSI Domain", ["George Karypis", "Rajat Aggarwal", "Vipin Kumar", "Shashi Shekhar"], "https://doi.org/10.1145/266021.266273", 4, "dac", 1997]], "Darko Kirovski": [0, ["System-Level Synthesis of Low-Power Hard Real-Time Systems", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266325", 6, "dac", 1997]], "Rajeshkumar S. Sambandam": [0, ["Predicting Timing Behavior in Architectural Design Exploration of Real-Time Embedded Systems", ["Rajeshkumar S. Sambandam", "Xiaobo Hu"], "https://doi.org/10.1145/266021.266054", 4, "dac", 1997]], "Ashok Sudarsanam": [0, ["Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures", ["Ashok Sudarsanam", "Stan Y. Liao", "Srinivas Devadas"], "https://doi.org/10.1145/266021.266103", 6, "dac", 1997]], "Felice Balarin": [0, ["Schedule Validation for Embedded Reactive Real-Time Systems", ["Felice Balarin", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/266021.266034", 6, "dac", 1997]], "Chung-Ping Chen": [0, ["Optimal Wire-Sizing Function with Fringing Capacitance Consideration", ["Chung-Ping Chen", "D. F. Wong"], "https://doi.org/10.1145/266021.266295", 4, "dac", 1997]], "Jason Cong": [0, ["Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology", ["Jason Cong", "Lei He", "Andrew B. Kahng", "David Noice", "Nagesh Shirali", "Steve H.-C. Yen"], "https://doi.org/10.1145/266021.266303", 6, "dac", 1997], ["FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits", ["Jason Cong", "Chang Wu"], "https://doi.org/10.1145/266021.266309", 6, "dac", 1997]], "Wayne Wei-Ming Dai": [0, ["Chip Parasitic Extraction and Signal Integrity Verification (Extended Abstract)", ["Wayne Wei-Ming Dai"], "https://doi.org/10.1145/266021.266351", 3, "dac", 1997]], "Robert H. Klenke": [0, ["An Integrated Design Environment for Performance and Dependability Analysis", ["Robert H. Klenke", "Moshe Meyassed", "James H. Aylor", "Barry W. Johnson", "Ramesh Rao", "Anup Ghosh"], "https://doi.org/10.1145/266021.266061", 6, "dac", 1997]], "Hemang Lavana": [0, ["Executable Workflows: A Paradigm for Collaborative Design on the Internet", ["Hemang Lavana", "Amit Khetawat", "Franc Brglez", "Krzysztof Kozminski"], "https://doi.org/10.1145/266021.266283", 6, "dac", 1997]], "Alexei L. Semenov": [0, ["Synthesis of Speed-Independent Circuits from STG-Unfolding Segment", ["Alexei L. Semenov", "Alexandre Yakovlev", "Enric Pastor", "Marco A. Pena", "Jordi Cortadella"], "https://doi.org/10.1145/266021.266028", 6, "dac", 1997]], "Tai-Hung Liu": [0, ["Optimizing Designs Containing Black Boxes", ["Tai-Hung Liu", "Khurram Sajid", "Adnan Aziz", "Vigyan Singhal"], "https://doi.org/10.1145/266021.266045", 4, "dac", 1997]], "Qi Wang": [1.1267234185652342e-05, ["An Investigation of Power Delay Trade-Offs on PowerPC Circuits", ["Qi Wang", "Sarma B. K. Vrudhula", "Shantanu Ganguly"], "https://doi.org/10.1145/266021.266190", 4, "dac", 1997]], "Miodrag Potkonjak": [0, ["Methodology for Behavioral Synthesis-Based Algorithm-Level Design Space Exploration: DCT Case Study", ["Miodrag Potkonjak", "Kyosun Kim", "Ramesh Karri"], "https://doi.org/10.1145/266021.266086", 6, "dac", 1997]], "Ole Bentz": [0, ["A Dynamic Design Estimation and Exploration Environment", ["Ole Bentz", "Jan M. Rabaey", "David Lidsky"], "https://doi.org/10.1145/266021.266063", 6, "dac", 1997]], "Catherine H. Gebotys": [0, ["Low Energy Memory and Register Allocation Using Network Flow", ["Catherine H. Gebotys"], "https://doi.org/10.1145/266021.266192", 6, "dac", 1997]], "Enrico Macii": [0, ["High-Level Power Modeling, Estimation, and Optimization", ["Enrico Macii", "Massoud Pedram", "Fabio Somenzi"], "https://doi.org/10.1145/266021.266268", 8, "dac", 1997]], "Keith Nabors": [0, ["Lumped Interconnect Models Via Gaussian Quadrature", ["Keith Nabors", "Tze-Ting Fang", "Hung-Wen Chang", "Kenneth S. Kundert"], "https://doi.org/10.1145/266021.266032", 6, "dac", 1997]], "Kyosun Kim": [0.9756369590759277, ["Synthesis of Application Specific Programmable Processors", ["Kyosun Kim", "Ramesh Karri", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266164", 6, "dac", 1997]], "Yanbing Li": [0, ["A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors", ["Yanbing Li", "Wayne H. Wolf"], "https://doi.org/10.1145/266021.266053", 4, "dac", 1997]], "Yibin Ye": [0.006225180113688111, ["A Graph-Based Synthesis Algorithm for AND/XOR Networks", ["Yibin Ye", "Kaushik Roy"], "https://doi.org/10.1145/266021.266044", 6, "dac", 1997]], "Manish Pandey": [0, ["Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation", ["Manish Pandey", "Richard Raimi", "Randal E. Bryant", "Magdy S. Abadir"], "https://doi.org/10.1145/266021.266056", 6, "dac", 1997]], "Mark R. Hartoog": [0, ["Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign", ["Mark R. Hartoog", "James A. Rowson", "Prakash D. Reddy", "Soumya Desai", "Douglas D. Dunlop", "Edwin A. Harcourt", "Neeti Khullar"], "https://doi.org/10.1145/266021.266110", 4, "dac", 1997]], "Michael W. Tian": [0, ["Rapid Frequency-Domain Analog Fault Simulation Under Parameter Tolerances", ["Michael W. Tian", "C.-J. Richard Shi"], "https://doi.org/10.1145/266021.266094", 6, "dac", 1997]], "Robert P. Kurshan": [0, ["Formal Verification in a Commercial Setting", ["Robert P. Kurshan"], "https://doi.org/10.1145/266021.266089", 5, "dac", 1997]], "Li-Pen Yuan": [0, ["Statistical Estimation of Average Power Dissipation in Sequential Circuits", ["Li-Pen Yuan", "Chin-Chi Teng", "Sung-Mo Kang"], "https://doi.org/10.1145/266021.266175", 6, "dac", 1997]], "Radu Marculescu": [0, ["Hierarchical Sequence Compaction for Power Estimation", ["Radu Marculescu", "Diana Marculescu", "Massoud Pedram"], "https://doi.org/10.1145/266021.266287", 6, "dac", 1997]], "Jian Li": [0, ["Limited Exception Modeling and Its Use in Presynthesis Optimizations", ["Jian Li", "Rajesh K. Gupta"], "https://doi.org/10.1145/266021.266136", 6, "dac", 1997]], "Ibrahim M. Elfadel": [0, ["Zeros and Passivity of Arnoldi-Reduced-Order Models for Interconnect Networks", ["Ibrahim M. Elfadel", "David D. Ling"], "https://doi.org/10.1145/266021.266030", 6, "dac", 1997]], "Douglas Chang": [2.816845849906713e-07, ["A Test Synthesis Approach to Reducing BALLAST DFT Overhead", ["Douglas Chang", "Mike Tien-Chien Lee", "Malgorzata Marek-Sadowska", "Takashi Aikyo", "Kwang-Ting Cheng"], "https://doi.org/10.1145/266021.266202", 6, "dac", 1997]], "Jeffrey Walrath": [0, ["Symbolic Evaluation of Performance Models for Tradeoff Visualization", ["Jeffrey Walrath", "Ranga Vemuri"], "https://doi.org/10.1145/266021.266168", 6, "dac", 1997]], "Kyle L. Nelson": [0, ["Formal Verification of a Superscalar Execution Unit", ["Kyle L. Nelson", "Alok Jain", "Randal E. Bryant"], "https://doi.org/10.1145/266021.266055", 6, "dac", 1997]], "Andrew B. Kahng": [8.938514595158153e-09, ["More Practical Bounded-Skew Clock Routing", ["Andrew B. Kahng", "Chung-Wen Albert Tsao"], "https://doi.org/10.1145/266021.266292", 6, "dac", 1997]], "Jorg Henkel": [0, ["A Hardware/Software Partitioner Using a Dynamically Determined Granularity", ["Jorg Henkel", "Rolf Ernst"], "https://doi.org/10.1145/266021.266323", 6, "dac", 1997]], "Zhijiang He": [0, ["SPIE: Sparse Partial Inductance Extraction", ["Zhijiang He", "Mustafa Celik", "Lawrence T. Pileggi"], "https://doi.org/10.1145/266021.266050", 4, "dac", 1997]], "Matthias Bauer": [0, ["Hardware/Software Co-Simulation in a VHDL-Based Test Bench Approach", ["Matthias Bauer", "Wolfgang Ecker"], "https://doi.org/10.1145/266021.266371", 6, "dac", 1997]], "Srilatha Manne": [0, ["Remembrance of Things Past: Locality and Memory in BDDs", ["Srilatha Manne", "Dirk Grunwald", "Fabio Somenzi"], "https://doi.org/10.1145/266021.266065", 6, "dac", 1997]], "Ken Hines": [0, ["Dynamic Communication Models in Embedded System Co-Simulation", ["Ken Hines", "Gaetano Borriello"], "https://doi.org/10.1145/266021.266178", 6, "dac", 1997]], "Wolfgang Meyer": [0, ["Design and Synthesis of Array Structured Telecommunication Processing Applications", ["Wolfgang Meyer", "Andrew Seawright", "Fumiya Tada"], "https://doi.org/10.1145/266021.266209", 6, "dac", 1997]], "Chin-Chih Chang": [7.016696326900274e-05, ["An Efficient Approach to Multi-Layer Layer Assignment with Application to Via Minimization", ["Chin-Chih Chang", "Jason Cong"], "https://doi.org/10.1145/266021.266294", 4, "dac", 1997]], "Sumant Ramprasad": [0, ["Analytical Estimation of Transition Activity From Word-Level Signal Statistics", ["Sumant Ramprasad", "Naresh R. Shanbhag", "Ibrahim N. Hajj"], "https://doi.org/10.1145/266021.266289", 6, "dac", 1997]], "E. Aykut Dengi": [0, ["Hierarchical 2-D Field Solution for Capacitance Extraction for VLSI Interconnect Modeling", ["E. Aykut Dengi", "Ronald A. Rohrer"], "https://doi.org/10.1145/266021.266048", 6, "dac", 1997]], "Yosef Gavriel Tirat-Gefen": [0, ["Incorporating Imprecise Computation into System-Level Design of Application-Specific Heterogeneous Multiprocessors", ["Yosef Gavriel Tirat-Gefen", "Diogenes Cecilio da Silva Jr.", "Alice C. Parker"], "https://doi.org/10.1145/266021.266035", 6, "dac", 1997]], "Ajay J. Daga": [0, ["Interface Timing Verification Drives System Design", ["Ajay J. Daga", "Peter Suaris"], "https://doi.org/10.1145/266021.266078", 6, "dac", 1997]], "Subodh Gupta": [0, ["Power Macromodeling for High Level Power Estimation", ["Subodh Gupta", "Farid N. Najm"], "https://doi.org/10.1145/266021.266171", 6, "dac", 1997]], "Avaneendra Gupta": [0, ["CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells", ["Avaneendra Gupta", "John P. Hayes"], "https://doi.org/10.1145/266021.266198", 4, "dac", 1997]], "Bernd Schurmann": [0, ["Modeling Design Tasks and Tools: The Link Between Product and Flow Model", ["Bernd Schurmann", "Joachim Altmeyer"], "https://doi.org/10.1145/266021.266286", 6, "dac", 1997]], "Wen-Jong Fang": [0, ["A Real-Time RTL Engineering-Change Method Supporting On-Line Debugging for Logic-Emulation Applications", ["Wen-Jong Fang", "Allen C.-H. Wu", "Ti-Yen Yen"], "https://doi.org/10.1145/266021.266043", 6, "dac", 1997], ["Multi-Way FPGA Partitioning by Fully Exploiting Design Hierarchy", ["Wen-Jong Fang", "Allen C.-H. Wu"], "https://doi.org/10.1145/266021.266270", 4, "dac", 1997]], "Olivier Coudert": [0, ["Exact Coloring of Real-Life Graphs is Easy", ["Olivier Coudert"], "https://doi.org/10.1145/266021.266047", 6, "dac", 1997]], "George Hadjiyiannis": [0, ["ISDL: An Instruction Set Description Language for Retargetability", ["George Hadjiyiannis", "Silvina Hanono", "Srinivas Devadas"], "https://doi.org/10.1145/266021.266108", 4, "dac", 1997]], "Narayan R. Aluru": [0, ["Algorithms for Coupled Domain MEMS Simulation", ["Narayan R. Aluru", "James White"], "https://doi.org/10.1145/266021.266321", 5, "dac", 1997]], "Rajendran Panda": [0, ["Technology-Dependent Transformations for Low-Power Synthesis", ["Rajendran Panda", "Farid N. Najm"], "https://doi.org/10.1145/266021.266310", 6, "dac", 1997]], "Yuji Kukimoto": [0, ["Exact Required Time Analysis via False Path Detection", ["Yuji Kukimoto", "Robert K. Brayton"], "https://doi.org/10.1145/266021.266070", 6, "dac", 1997]], "Cheng-Ta Hsieh": [0, ["Profile-Driven Program Synthesis for Evaluation of System Power Dissipation", ["Cheng-Ta Hsieh", "Massoud Pedram", "Gaurav Mehta", "Fred Rastgar"], "https://doi.org/10.1145/266021.266288", 6, "dac", 1997]], "Gagan Hasteer": [0, ["An Efficient Assertion Checker for Combinational Properties", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/266021.266357", 6, "dac", 1997]], "Bharat P. Dave": [0, ["COSYN: Hardware-Software Co-Synthesis of Embedded Systems", ["Bharat P. Dave", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/266021.266341", 6, "dac", 1997]], "Kevin J. Kerns": [0, ["Preservation of Passivity During RLC Network Reduction via Split Congruence Transformations", ["Kevin J. Kerns", "Andrew T. Yang"], "https://doi.org/10.1145/266021.266031", 6, "dac", 1997]], "Asim Smailagic": [0, ["Very Rapid Prototyping of Wearable Computers: A Case Study of Custom versus Off-the-Shelf Design Methodologies", ["Asim Smailagic", "Daniel P. Siewiorek", "Richard Martin", "John Stivoric"], "https://doi.org/10.1145/266021.266121", 6, "dac", 1997]], "Jaewon Kim": [0.8390700072050095, ["An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design", ["Jaewon Kim", "Sung-Mo Kang"], "https://doi.org/10.1145/266021.266199", 4, "dac", 1997]], "Kun-Han Tsai": [0, ["STARBIST: Scan Autocorrelated Random Pattern Generation", ["Kun-Han Tsai", "Sybille Hellebrand", "Janusz Rajski", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/266021.266203", 6, "dac", 1997]], "Jean-Michel Karam": [0, ["CAD and Foundries for Microsystems", ["Jean-Michel Karam", "Bernard Courtois", "Hicham Boutamine", "P. Drake", "Andras Poppe", "Vladimir Szekely", "Marta Rencz", "Klaus Hofmann", "Manfred Glesner"], "https://doi.org/10.1145/266021.266317", 6, "dac", 1997]], "Chau-Shen Chen": [0, ["Low Power FPGA Design - A Re-engineering Approach", ["Chau-Shen Chen", "TingTing Hwang", "C. L. Liu"], "https://doi.org/10.1145/266021.266312", 6, "dac", 1997]], "Martin Lefebvre": [0, ["The Future of Custom Cell Generation in Physical Synthesis", ["Martin Lefebvre", "David Marple", "Carl Sechen"], "https://doi.org/10.1145/266021.266196", 6, "dac", 1997]], "Steven P. Levitan": [0, ["Computer-Aided Design of Free-Space Opto-Electronic Systems", ["Steven P. Levitan", "Philippe J. Marchand", "Timothy P. Kurzweg", "M. A. Rempel", "Donald M. Chiarulli", "C. Fan", "F. B. McCormick"], "https://doi.org/10.1145/266021.266369", 6, "dac", 1997]], "Masako Murofushi": [0, ["Layout Driven Re-synthesis for Low Power Consumption LSIs", ["Masako Murofushi", "Takashi Ishioka", "Masami Murakata", "Takashi Mitsuhashi"], "https://doi.org/10.1145/266021.266314", 4, "dac", 1997]], "Tod Amon": [0, ["Symbolic Timing Verification of Timing Diagrams using Presburger Formulas", ["Tod Amon", "Gaetano Borriello", "Taokuan Hu", "Jiwen Liu"], "https://doi.org/10.1145/266021.266071", 6, "dac", 1997]], "Jorg A. Walter": [0, ["Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors", ["Jorg A. Walter", "Jens Leenstra", "Gerhard Dottling", "Bernd Leppla", "Hans-Jurgen Munster", "Kevin W. Kark", "Bruce Wile"], "https://doi.org/10.1145/266021.266041", 6, "dac", 1997]], "Tamal Mukherjee": [0, ["Structured Design of Microelectromechanical Systems", ["Tamal Mukherjee", "Gary K. Fedder"], "https://doi.org/10.1145/266021.266320", 6, "dac", 1997]], "Seongmoon Wang": [0.9999925792217255, ["ATPG for Heat Dissipation Minimization During Scan Testing", ["Seongmoon Wang", "Sandeep K. Gupta"], "https://doi.org/10.1145/266021.266298", 6, "dac", 1997]], "Smita Bakshi": [0, ["Hardware/Software Partitioning and Pipelining", ["Smita Bakshi", "Daniel Gajski"], "https://doi.org/10.1145/266021.266349", 4, "dac", 1997]], "Naresh Maheshwari": [0, ["An Improved Algorithm for Minimum-Area Retiming", ["Naresh Maheshwari", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/266021.266025", 6, "dac", 1997]], "Inki Hong": [0.9229426383972168, ["Potential-Driven Statistical Ordering of Transformations", ["Inki Hong", "Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/266021.266161", 6, "dac", 1997]], "Ming-Ter Kuo": [0, ["A Network Flow Approach for Hierarchical Tree Partitioning", ["Ming-Ter Kuo", "Chung-Kuan Cheng"], "https://doi.org/10.1145/266021.266269", 6, "dac", 1997]], "Gianpiero Cabodi": [0, ["Disjunctive Partitioning and Partial Iterative Squaring: An Effective Approach for Symbolic Traversal of Large Circuits", ["Gianpiero Cabodi", "Paolo Camurati", "Luciano Lavagno", "Stefano Quer"], "https://doi.org/10.1145/266021.266355", 6, "dac", 1997]], "Ellen Sentovich": [0, ["Efficient Latch Optimization Using Exclusive Sets", ["Ellen Sentovich", "Horia Toma", "Gerard Berry"], "https://doi.org/10.1145/266021.266026", 4, "dac", 1997]], "Jin Xu": [0, ["Cluster Refinement for Block Placement", ["Jin Xu", "Pei-Ning Guo", "Chung-Kuan Cheng"], "https://doi.org/10.1145/266021.266366", 4, "dac", 1997]], "Helena Krupnova": [0, ["A Hierarchy-Driven FPGA Partitioning Method", ["Helena Krupnova", "Ali Abbara", "Gabriele Saucier"], "https://doi.org/10.1145/266021.266271", 4, "dac", 1997]], "Anand Raghunathan": [0, ["Power Management Techniques for Control-Flow Intensive Designs", ["Anand Raghunathan", "Sujit Dey", "Niraj K. Jha", "Kazutoshi Wakabayashi"], "https://doi.org/10.1145/266021.266191", 6, "dac", 1997]], "Aarti Gupta": [0, ["Toward Formalizing a Validation Methodology Using Simulation Coverage", ["Aarti Gupta", "Sharad Malik", "Pranav Ashar"], "https://doi.org/10.1145/266021.266359", 6, "dac", 1997]], "Claudio Passerone": [0, ["Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis", ["Claudio Passerone", "Luciano Lavagno", "Massimiliano Chiodo", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/266021.266177", 6, "dac", 1997]], "Sharad Kapur": [0, ["A Fast Method of Moments Solver for Efficient Parameter Extraction of MCMs", ["Sharad Kapur", "Jinsong Zhao"], "https://doi.org/10.1145/266021.266051", 6, "dac", 1997]], "Pankaj Pant": [0, ["Device-Circuit Optimization for Minimal Energy and Power Consumption in CMOS Random Logic Networks", ["Pankaj Pant", "Vivek De", "Abhijit Chatterjee"], "https://doi.org/10.1145/266021.266181", 6, "dac", 1997]], "John Lakos": [0, ["Technology Retargeting for IC Layout", ["John Lakos"], "https://doi.org/10.1145/266021.266201", 6, "dac", 1997]], "Chih-Shun Ding": [0, ["Statistical Estimation of the Cumulative Distribution Function for Power Dissipation in VLSI Cirucits", ["Chih-Shun Ding", "Qing Wu", "Cheng-Ta Hsieh", "Massoud Pedram"], "https://doi.org/10.1145/266021.266174", 6, "dac", 1997]], "Michael W. Beattie": [0, ["Bounds for BEM Capacitance Extraction", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/266021.266049", 4, "dac", 1997]], "Cristiano Forzan": [0, ["Accurate and Efficient Macromodel of Submicron Digital Standard Cells", ["Cristiano Forzan", "Bruno Franzini", "Carlo Guardiani"], "https://doi.org/10.1145/266021.266305", 5, "dac", 1997]], "Barry Shackleford": [0, ["Memory-CPU Size Optimization for Embedded System Designs", ["Barry Shackleford", "Mitsuhiro Yasuda", "Etsuko Okushi", "Hisao Koizumi", "Hiroyuki Tomiyama", "Hiroto Yasuura"], "https://doi.org/10.1145/266021.266083", 6, "dac", 1997]], "John F. Croix": [0, ["A Fast And Accurate Technique To Optimize Characterization Tables For Logic Synthesis", ["John F. Croix", "D. F. Wong"], "https://doi.org/10.1145/266021.266132", 4, "dac", 1997]], "Yi-Min Jiang": [0, ["Post-Layout Logic Restructuring for Performance Optimization", ["Yi-Min Jiang", "Angela Krstic", "Kwang-Ting Cheng", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/266021.266313", 4, "dac", 1997]], "James A. Rowson": [0, ["Interface-Based Design", ["James A. Rowson", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/266021.266060", 6, "dac", 1997]], "Mohankumar Guruswamy": [0, ["CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries", ["Mohankumar Guruswamy", "Robert L. Maziasz", "Daniel Dulitz", "Srilata Raman", "Venkat Chiluvuri", "Andrea Fernandez", "Larry G. Jones"], "https://doi.org/10.1145/266021.266126", 6, "dac", 1997]], "James Kao": [0, ["Transistor Sizing Issues and Tool For Multi-Threshold CMOS Technology", ["James Kao", "Anantha Chandrakasan", "Dimitri Antoniadis"], "https://doi.org/10.1145/266021.266182", 6, "dac", 1997]], "Huan-Chih Tsai": [0, ["A Hybrid Algorithm for Test Point Selection for Scan-Based BIST", ["Huan-Chih Tsai", "Kwang-Ting Cheng", "Chih-Jen Lin", "Sudipta Bhawmik"], "https://doi.org/10.1145/266021.266205", 6, "dac", 1997]], "Chi-Ying Tsui": [0, ["A Power Estimation Framework for Designing Low Power Portable Video Applications", ["Chi-Ying Tsui", "Kai-Keung Chan", "Qing Wu", "Chih-Shun Ding", "Massoud Pedram"], "https://doi.org/10.1145/266021.266186", 4, "dac", 1997]], "Jae-Young Jang": [0.9989203661680222, ["Formal Verification of FIRE: A Case Study", ["Jae-Young Jang", "Shaz Qadeer", "Matt Kaufmann", "Carl Pixley"], "https://doi.org/10.1145/266021.266059", 5, "dac", 1997]], "John Lillis": [0, ["Timing Optimization for Multi-Source Nets: Characterization and Optimal Repeater Insertion", ["John Lillis", "Chung-Kuan Cheng"], "https://doi.org/10.1145/266021.266069", 6, "dac", 1997]], "Florentin Dartu": [0, ["Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling", ["Florentin Dartu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/266021.266033", 6, "dac", 1997]], "Hugo De Man": [0, ["Education for the Deep Submicron Age: Business as Usual?", ["Hugo De Man"], "https://doi.org/10.1145/266021.266115", 6, "dac", 1997]], "Hans T. Heineken": [0, ["CAD at the Design-Manufacturing Interface", ["Hans T. Heineken", "Jitendra Khare", "Wojciech Maly", "Pranab K. Nag", "Charles H. Ouyang", "Witold A. Pleskacz"], "https://doi.org/10.1145/266021.266123", 6, "dac", 1997]], "Peter Marwedel": [0, ["Code Generation for Core Processors", ["Peter Marwedel"], "https://doi.org/10.1145/266021.266073", 6, "dac", 1997]], "Daehong Kim": [0.8585702478885651, ["Power-conscious High Level Synthesis Using Loop Folding", ["Daehong Kim", "Kiyoung Choi"], "https://doi.org/10.1145/266021.266194", 5, "dac", 1997]], "Robert W. Brodersen": [0, ["InfoPad - An Experiment in System Level Design and Integration", ["Robert W. Brodersen"], "https://doi.org/10.1145/266021.266117", 2, "dac", 1997]], "Jens Vygen": [0, ["Algorithms for Large-Scale Flat Placement", ["Jens Vygen"], "https://doi.org/10.1145/266021.266360", 6, "dac", 1997]], "Charles J. Alpert": [0, ["Multilevel Circuit Partitioning", ["Charles J. Alpert", "Jen-Hsin Huang", "Andrew B. Kahng"], "https://doi.org/10.1145/266021.266275", 4, "dac", 1997], ["Wire Segmenting for Improved Buffer Insertion", ["Charles J. Alpert", "Anirudh Devgan"], "https://doi.org/10.1145/266021.266291", 6, "dac", 1997], ["Quadratic Placement Revisited", ["Charles J. Alpert", "Tony F. Chan", "Dennis J.-H. Huang", "Igor L. Markov", "Kenneth Yan"], "https://doi.org/10.1145/266021.266362", 6, "dac", 1997]], "Jerry Frenkil": [0, ["Tools and Methodologies for Low Power Design", ["Jerry Frenkil"], "https://doi.org/10.1145/266021.266038", 6, "dac", 1997]], "Howard H. Chen": [0, ["Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design", ["Howard H. Chen", "David D. Ling"], "https://doi.org/10.1145/266021.266307", 6, "dac", 1997]], "Indradeep Ghosh": [0, ["Hierarchical Test Generation and Design for Testability of ASPPs and ASIPs", ["Indradeep Ghosh", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/266021.266277", 6, "dac", 1997]], "Donald G. Baltus": [0, ["Developing a Concurrent Methodology for Standard-Cell Library Generation", ["Donald G. Baltus", "Thomas Varga", "Robert C. Armstrong", "John Duh", "T. G. Matheson"], "https://doi.org/10.1145/266021.266129", 4, "dac", 1997]], "William C. Tang": [0, ["Overview of Microelectromechanical Systems and Design Processes", ["William C. Tang"], "https://doi.org/10.1145/266021.266316", 4, "dac", 1997]], "Stan Y. Liao": [0, ["An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment", ["Stan Y. Liao", "Steven W. K. Tjiang", "Rajesh K. Gupta"], "https://doi.org/10.1145/266021.266037", 6, "dac", 1997], ["Solving Covering Problems Using LPR-Based Lower Bounds", ["Stan Y. Liao", "Srinivas Devadas"], "https://doi.org/10.1145/266021.266046", 4, "dac", 1997]], "Angela Krstic": [0, ["Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits", ["Angela Krstic", "Kwang-Ting Cheng"], "https://doi.org/10.1145/266021.266176", 6, "dac", 1997]], "Andreas Kuehlmann": [0, ["Equivalence Checking Using Cuts and Heaps", ["Andreas Kuehlmann", "Florian Krohm"], "https://doi.org/10.1145/266021.266090", 6, "dac", 1997]], "Youpyo Hong": [0.8474548161029816, ["Safe BDD Minimization Using Don't Cares", ["Youpyo Hong", "Peter A. Beerel", "Jerry R. Burch", "Kenneth L. McMillan"], "https://doi.org/10.1145/266021.266068", 6, "dac", 1997]], "William J. Grundmann": [0, ["Designing High Performance CMOS Microprocessors Using Full Custom Techniques", ["William J. Grundmann", "Dan Dobberpuhl", "Randy L. Allmon", "Nicholas L. Rethman"], "https://doi.org/10.1145/266021.266353", 6, "dac", 1997]], "Claus Schneider": [0, ["A Parallel/Serial Trade-Off Methodology for Look-Up Table Based Decoders", ["Claus Schneider"], "https://doi.org/10.1145/266021.266213", 6, "dac", 1997]], "Oriol Roig": [0, ["Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits", ["Oriol Roig", "Jordi Cortadella", "Marco A. Pena", "Enric Pastor"], "https://doi.org/10.1145/266021.266300", 6, "dac", 1997]], "C. Hein": [0, ["RASSP Virtual Prototyping of DSP Systems", ["C. Hein", "J. Pridgen", "W. Kline"], "https://doi.org/10.1145/266021.266211", 6, "dac", 1997]], "Donald R. Cottrell": [0, ["Electronic Component Information Exchange (ECIX)", ["Donald R. Cottrell"], "https://doi.org/10.1145/266021.266285", 5, "dac", 1997]], "Mehrdad Nourani": [0, ["A Scheme for Integrated Controller-Datapath Fault Testing", ["Mehrdad Nourani", "Joan Carletta", "Christos A. Papachristou"], "https://doi.org/10.1145/266021.266280", 6, "dac", 1997]]}