module DECODER(input logic SelectMem,
					output logic En1, En2);

always @(*) begin 
case (SelectMem)
3'b000 : result = ADDresult;
3'b001 : result = MULresult;
3'b010 : result = LSRresult;
3'b011 : result = ANDresult;
3'b100 : result = SUBresult;
default : result = 32'bx;
endcase
end		
endmodule