	component kernel_system is
		port (
			cc_snoop_data             : in  std_logic_vector(30 downto 0)  := (others => 'X'); -- data
			cc_snoop_valid            : in  std_logic                      := 'X';             -- valid
			cc_snoop_ready            : out std_logic;                                         -- ready
			cc_snoop_clk_clk          : in  std_logic                      := 'X';             -- clk
			clock_reset_clk           : in  std_logic                      := 'X';             -- clk
			clock_reset2x_clk         : in  std_logic                      := 'X';             -- clk
			clock_reset_reset_reset_n : in  std_logic                      := 'X';             -- reset_n
			kernel_cra_waitrequest    : out std_logic;                                         -- waitrequest
			kernel_cra_readdata       : out std_logic_vector(63 downto 0);                     -- readdata
			kernel_cra_readdatavalid  : out std_logic;                                         -- readdatavalid
			kernel_cra_burstcount     : in  std_logic_vector(0 downto 0)   := (others => 'X'); -- burstcount
			kernel_cra_writedata      : in  std_logic_vector(63 downto 0)  := (others => 'X'); -- writedata
			kernel_cra_address        : in  std_logic_vector(29 downto 0)  := (others => 'X'); -- address
			kernel_cra_write          : in  std_logic                      := 'X';             -- write
			kernel_cra_read           : in  std_logic                      := 'X';             -- read
			kernel_cra_byteenable     : in  std_logic_vector(7 downto 0)   := (others => 'X'); -- byteenable
			kernel_cra_debugaccess    : in  std_logic                      := 'X';             -- debugaccess
			kernel_irq_irq            : out std_logic;                                         -- irq
			kernel_mem0_waitrequest   : in  std_logic                      := 'X';             -- waitrequest
			kernel_mem0_readdata      : in  std_logic_vector(511 downto 0) := (others => 'X'); -- readdata
			kernel_mem0_readdatavalid : in  std_logic                      := 'X';             -- readdatavalid
			kernel_mem0_burstcount    : out std_logic_vector(4 downto 0);                      -- burstcount
			kernel_mem0_writedata     : out std_logic_vector(511 downto 0);                    -- writedata
			kernel_mem0_address       : out std_logic_vector(30 downto 0);                     -- address
			kernel_mem0_write         : out std_logic;                                         -- write
			kernel_mem0_read          : out std_logic;                                         -- read
			kernel_mem0_byteenable    : out std_logic_vector(63 downto 0);                     -- byteenable
			kernel_mem0_debugaccess   : out std_logic                                          -- debugaccess
		);
	end component kernel_system;

