-- Test Bench VHDL for IBM SMS ALD page 13.73.03.1
-- Title: F CH FILE CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/16/2020 9:36:19 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_73_03_1_F_CH_FILE_CONTROLS_tb is
end ALD_13_73_03_1_F_CH_FILE_CONTROLS_tb;

architecture behavioral of ALD_13_73_03_1_F_CH_FILE_CONTROLS_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_13_73_03_1_F_CH_FILE_CONTROLS
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_F_CH_SELECT_UNIT_F:	 in STD_LOGIC;
		PS_F_CH_OUTPUT_MODE:	 in STD_LOGIC;
		PS_F_CH_STATUS_SAMPLE_B_DELAY:	 in STD_LOGIC;
		MS_F_CH_WRONG_LENGTH_RECORD:	 in STD_LOGIC;
		MS_F_CH_UNIT_NUMBER_4:	 in STD_LOGIC;
		MS_F_CH_CHECK:	 in STD_LOGIC;
		MS_F_CH_NO_TRANSFER_LATCH:	 in STD_LOGIC;
		PS_FILE_OP:	 in STD_LOGIC;
		PS_F_CH_UNIT_NUMBER_3:	 in STD_LOGIC;
		MS_F_CH_CONDITION:	 in STD_LOGIC;
		PS_I_RING_6_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		PS_LOZENGE_OR_ASTERISK:	 in STD_LOGIC;
		MS_COMPUTER_RESET_1:	 in STD_LOGIC;
		MS_F_CH_UNIT_NUMBER_3:	 in STD_LOGIC;
		MS_F_CH_1ST_ADDR_TRANSFER:	 in STD_LOGIC;
		PS_WR_INHIBIT_STAR_7631_STAR_F_CH:	 in STD_LOGIC;
		MS_F_CH_END_OF_2ND_ADDR_TRF:	 in STD_LOGIC;
		MS_F_CH_2ND_ADDR_TRF:	 in STD_LOGIC;
		MS_F_CH_WRITE_INHIBIT:	 out STD_LOGIC;
		MC_F_CH_RBCI_RESET_1405:	 out STD_LOGIC;
		MS_F_CH_RBCI_ON:	 out STD_LOGIC;
		MS_F_CH_SELECT_AND_RBC_ON:	 out STD_LOGIC;
		MS_F_CH_FILE_ADDRESS_TRF:	 out STD_LOGIC;
		LAMP_15A1C15:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_F_CH_SELECT_UNIT_F: STD_LOGIC := '0';
	signal PS_F_CH_OUTPUT_MODE: STD_LOGIC := '0';
	signal PS_F_CH_STATUS_SAMPLE_B_DELAY: STD_LOGIC := '0';
	signal MS_F_CH_WRONG_LENGTH_RECORD: STD_LOGIC := '1';
	signal MS_F_CH_UNIT_NUMBER_4: STD_LOGIC := '1';
	signal MS_F_CH_CHECK: STD_LOGIC := '1';
	signal MS_F_CH_NO_TRANSFER_LATCH: STD_LOGIC := '1';
	signal PS_FILE_OP: STD_LOGIC := '0';
	signal PS_F_CH_UNIT_NUMBER_3: STD_LOGIC := '0';
	signal MS_F_CH_CONDITION: STD_LOGIC := '1';
	signal PS_I_RING_6_TIME: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_C_1: STD_LOGIC := '0';
	signal PS_LOZENGE_OR_ASTERISK: STD_LOGIC := '0';
	signal MS_COMPUTER_RESET_1: STD_LOGIC := '1';
	signal MS_F_CH_UNIT_NUMBER_3: STD_LOGIC := '1';
	signal MS_F_CH_1ST_ADDR_TRANSFER: STD_LOGIC := '1';
	signal PS_WR_INHIBIT_STAR_7631_STAR_F_CH: STD_LOGIC := '0';
	signal MS_F_CH_END_OF_2ND_ADDR_TRF: STD_LOGIC := '1';
	signal MS_F_CH_2ND_ADDR_TRF: STD_LOGIC := '1';

	-- Outputs

	signal MS_F_CH_WRITE_INHIBIT: STD_LOGIC;
	signal MC_F_CH_RBCI_RESET_1405: STD_LOGIC;
	signal MS_F_CH_RBCI_ON: STD_LOGIC;
	signal MS_F_CH_SELECT_AND_RBC_ON: STD_LOGIC;
	signal MS_F_CH_FILE_ADDRESS_TRF: STD_LOGIC;
	signal LAMP_15A1C15: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_13_73_03_1_F_CH_FILE_CONTROLS port map(
		FPGA_CLK => FPGA_CLK,
		PS_F_CH_SELECT_UNIT_F => PS_F_CH_SELECT_UNIT_F,
		PS_F_CH_OUTPUT_MODE => PS_F_CH_OUTPUT_MODE,
		PS_F_CH_STATUS_SAMPLE_B_DELAY => PS_F_CH_STATUS_SAMPLE_B_DELAY,
		MS_F_CH_WRONG_LENGTH_RECORD => MS_F_CH_WRONG_LENGTH_RECORD,
		MS_F_CH_UNIT_NUMBER_4 => MS_F_CH_UNIT_NUMBER_4,
		MS_F_CH_CHECK => MS_F_CH_CHECK,
		MS_F_CH_NO_TRANSFER_LATCH => MS_F_CH_NO_TRANSFER_LATCH,
		PS_FILE_OP => PS_FILE_OP,
		PS_F_CH_UNIT_NUMBER_3 => PS_F_CH_UNIT_NUMBER_3,
		MS_F_CH_CONDITION => MS_F_CH_CONDITION,
		PS_I_RING_6_TIME => PS_I_RING_6_TIME,
		PS_LOGIC_GATE_C_1 => PS_LOGIC_GATE_C_1,
		PS_LOZENGE_OR_ASTERISK => PS_LOZENGE_OR_ASTERISK,
		MS_COMPUTER_RESET_1 => MS_COMPUTER_RESET_1,
		MS_F_CH_UNIT_NUMBER_3 => MS_F_CH_UNIT_NUMBER_3,
		MS_F_CH_1ST_ADDR_TRANSFER => MS_F_CH_1ST_ADDR_TRANSFER,
		PS_WR_INHIBIT_STAR_7631_STAR_F_CH => PS_WR_INHIBIT_STAR_7631_STAR_F_CH,
		MS_F_CH_END_OF_2ND_ADDR_TRF => MS_F_CH_END_OF_2ND_ADDR_TRF,
		MS_F_CH_2ND_ADDR_TRF => MS_F_CH_2ND_ADDR_TRF,
		MS_F_CH_WRITE_INHIBIT => MS_F_CH_WRITE_INHIBIT,
		MC_F_CH_RBCI_RESET_1405 => MC_F_CH_RBCI_RESET_1405,
		MS_F_CH_RBCI_ON => MS_F_CH_RBCI_ON,
		MS_F_CH_SELECT_AND_RBC_ON => MS_F_CH_SELECT_AND_RBC_ON,
		MS_F_CH_FILE_ADDRESS_TRF => MS_F_CH_FILE_ADDRESS_TRF,
		LAMP_15A1C15 => LAMP_15A1C15);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

end;
