

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:47:43 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.356 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       15|       15| 75.000 ns | 75.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_14_6_s_fu_235  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_240  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_245  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_250  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_255  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_260  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_265  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_270  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_275  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_280  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_285  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_290  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_295  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_300  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_305  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_310  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        |grp_generic_sincos_14_6_s_fu_315  |generic_sincos_14_6_s  |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     25|        -|        -|    -|
|Expression           |        -|     34|        0|     2102|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|     38|     9371|    63877|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     2739|      352|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|     97|    12110|    66367|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      4|        1|       16|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      1|    ~0   |        5|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------------+---------+-------+-----+------+-----+
    |             Instance             |            Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +----------------------------------+------------------------------+---------+-------+-----+------+-----+
    |grp_generic_sincos_14_6_s_fu_235  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_240  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_245  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_250  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_255  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_260  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_265  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_270  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_275  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_280  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_285  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_290  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_295  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_300  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_305  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_310  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |grp_generic_sincos_14_6_s_fu_315  |generic_sincos_14_6_s         |        0|      2|  530|  3747|    0|
    |myproject_mul_20s_66s_78_2_1_U7   |myproject_mul_20s_66s_78_2_1  |        0|      4|  361|   178|    0|
    +----------------------------------+------------------------------+---------+-------+-----+------+-----+
    |Total                             |                              |        0|     38| 9371| 63877|    0|
    +----------------------------------+------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +-----------------------------------------------------+-------------------------------------------------+---------------------+
    |                       Instance                      |                      Module                     |      Expression     |
    +-----------------------------------------------------+-------------------------------------------------+---------------------+
    |myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1_U17  |myproject_ama_addmuladd_14s_14s_8ns_16ns_22_1_1  | (i0 + i1) * i2 + i3 |
    |myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1_U32   |myproject_ama_addmuladd_19s_18s_10s_29s_30_1_1   | i0 * (i1 + i2) + i3 |
    |myproject_mac_mul_sub_10s_15s_18s_24_1_1_U29         |myproject_mac_mul_sub_10s_15s_18s_24_1_1         |     i0 * i1 - i2    |
    |myproject_mac_muladd_10s_14s_22s_24_1_1_U24          |myproject_mac_muladd_10s_14s_22s_24_1_1          |     i0 * i1 + i2    |
    |myproject_mac_muladd_10s_6ns_19s_19_1_1_U21          |myproject_mac_muladd_10s_6ns_19s_19_1_1          |     i0 * i1 + i2    |
    |myproject_mac_muladd_14s_11ns_15ns_22_1_1_U15        |myproject_mac_muladd_14s_11ns_15ns_22_1_1        |     i0 * i1 + i2    |
    |myproject_mac_muladd_14s_11ns_17ns_22_1_1_U13        |myproject_mac_muladd_14s_11ns_17ns_22_1_1        |     i0 * i1 + i2    |
    |myproject_mac_muladd_14s_11ns_20ns_24_1_1_U14        |myproject_mac_muladd_14s_11ns_20ns_24_1_1        |     i0 * i1 + i2    |
    |myproject_mac_muladd_14s_12ns_22ns_22_1_1_U11        |myproject_mac_muladd_14s_12ns_22ns_22_1_1        |     i0 * i1 + i2    |
    |myproject_mac_muladd_14s_24s_30ns_30_1_1_U16         |myproject_mac_muladd_14s_24s_30ns_30_1_1         |     i0 * i1 + i2    |
    |myproject_mac_muladd_14s_9s_22s_22_1_1_U9            |myproject_mac_muladd_14s_9s_22s_22_1_1           |     i0 + i1 * i2    |
    |myproject_mac_muladd_22s_9s_30ns_30_1_1_U30          |myproject_mac_muladd_22s_9s_30ns_30_1_1          |     i0 * i1 + i2    |
    |myproject_mac_mulsub_10s_6ns_19s_19_1_1_U28          |myproject_mac_mulsub_10s_6ns_19s_19_1_1          |     i0 - i1 * i2    |
    |myproject_mac_mulsub_16s_16s_22ns_22_1_1_U12         |myproject_mac_mulsub_16s_16s_22ns_22_1_1         |     i0 - i1 * i1    |
    |myproject_mul_mul_11s_11s_22_1_1_U26                 |myproject_mul_mul_11s_11s_22_1_1                 |       i0 * i0       |
    |myproject_mul_mul_11s_11s_22_1_1_U31                 |myproject_mul_mul_11s_11s_22_1_1                 |       i0 * i0       |
    |myproject_mul_mul_14s_14s_28_1_1_U19                 |myproject_mul_mul_14s_14s_28_1_1                 |       i0 * i0       |
    |myproject_mul_mul_14s_14s_28_1_1_U22                 |myproject_mul_mul_14s_14s_28_1_1                 |       i0 * i0       |
    |myproject_mul_mul_14s_14s_28_1_1_U23                 |myproject_mul_mul_14s_14s_28_1_1                 |       i0 * i0       |
    |myproject_mul_mul_14s_6ns_19_1_1_U18                 |myproject_mul_mul_14s_6ns_19_1_1                 |       i0 * i1       |
    |myproject_mul_mul_14s_8ns_22_1_1_U10                 |myproject_mul_mul_14s_8ns_22_1_1                 |       i0 * i1       |
    |myproject_mul_mul_14s_9ns_22_1_1_U8                  |myproject_mul_mul_14s_9ns_22_1_1                 |       i0 * i1       |
    |myproject_mul_mul_14s_9s_22_1_1_U25                  |myproject_mul_mul_14s_9s_22_1_1                  |       i0 * i1       |
    |myproject_mul_mul_15s_7ns_21_1_1_U27                 |myproject_mul_mul_15s_7ns_21_1_1                 |       i0 * i1       |
    |myproject_mul_mul_16s_16s_32_1_1_U20                 |myproject_mul_mul_16s_16s_32_1_1                 |       i0 * i0       |
    +-----------------------------------------------------+-------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_2_fu_1247_p2                |     *    |      3|  0|  37|          10|          60|
    |mul_ln1192_7_fu_1235_p2                |     *    |      4|  0|  33|          20|          56|
    |mul_ln700_1_fu_881_p2                  |     *    |      2|  0|  20|          24|          32|
    |mul_ln700_2_fu_906_p2                  |     *    |      4|  0|  37|          20|          60|
    |r_V_11_fu_1015_p2                      |     *    |      2|  0|  42|          20|          24|
    |r_V_12_fu_1143_p2                      |     *    |      2|  0|  20|          10|          44|
    |r_V_13_fu_1211_p2                      |     *    |      3|  0|  28|          10|          51|
    |r_V_27_fu_803_p2                       |     *    |      4|  0|  20|          32|          32|
    |r_V_29_fu_812_p2                       |     *    |      0|  0|  62|          10|          10|
    |r_V_31_fu_1081_p2                      |     *    |      2|  0|  30|          20|          30|
    |r_V_33_fu_1095_p2                      |     *    |      0|  0|  62|          10|          10|
    |r_V_34_fu_1159_p2                      |     *    |      3|  0|  21|          20|          48|
    |r_V_36_fu_1173_p2                      |     *    |      0|  0|  62|          10|          10|
    |r_V_39_fu_1104_p2                      |     *    |      0|  0|  62|          10|          10|
    |r_V_40_fu_1117_p2                      |     *    |      2|  0|  22|          20|          22|
    |r_V_42_fu_1131_p2                      |     *    |      0|  0|  62|          10|          10|
    |r_V_43_fu_1185_p2                      |     *    |      3|  0|  26|          20|          42|
    |r_V_45_fu_1199_p2                      |     *    |      0|  0|  62|          10|          10|
    |r_V_48_fu_959_p2                       |     *    |      0|  0|  62|          10|          10|
    |r_V_52_fu_869_p2                       |     *    |      0|  0|  62|          10|          10|
    |add_ln700_1_fu_766_p2                  |     +    |      0|  0|  62|          30|          30|
    |add_ln703_2_fu_382_p2                  |     +    |      0|  0|  21|          14|           8|
    |add_ln703_3_fu_525_p2                  |     +    |      0|  0|  21|          14|           5|
    |add_ln703_fu_361_p2                    |     +    |      0|  0|  21|          14|          14|
    |grp_generic_sincos_14_6_s_fu_270_in_V  |     +    |      0|  0|  62|          14|           7|
    |ret_V_13_fu_616_p2                     |     +    |      0|  0|  23|          16|           8|
    |ret_V_15_fu_478_p2                     |     +    |      0|  0|  23|          16|           8|
    |ret_V_18_fu_634_p2                     |     +    |      0|  0|  18|          11|           7|
    |ret_V_20_fu_1069_p2                    |     +    |      0|  0|  37|          30|          25|
    |ret_V_25_fu_925_p2                     |     +    |      0|  0|  18|          11|           7|
    |ret_V_33_fu_405_p2                     |     +    |      0|  0|  29|          22|          16|
    |ret_V_34_fu_977_p2                     |     +    |      0|  0|  37|          30|          30|
    |ret_V_36_fu_1268_p2                    |     +    |      0|  0|  69|          62|          57|
    |ret_V_40_fu_1053_p2                    |     +    |      0|  0|  62|          62|          62|
    |ret_V_44_fu_1284_p2                    |     +    |      0|  0|  85|          78|          73|
    |ret_V_48_fu_1253_p2                    |     +    |      0|  0|  77|          70|          65|
    |ret_V_9_fu_1003_p2                     |     +    |      0|  0|  27|          20|          20|
    |ret_V_fu_595_p2                        |     +    |      0|  0|  62|          15|          10|
    |r_V_19_fu_743_p2                       |     -    |      0|  0|  39|          32|          32|
    |r_V_24_fu_790_p2                       |     -    |      0|  0|  39|          32|          32|
    |r_V_49_fu_576_p2                       |     -    |      0|  0|  22|           1|          15|
    |r_V_51_fu_860_p2                       |     -    |      0|  0|  18|           1|          11|
    |r_V_53_fu_701_p2                       |     -    |      0|  0|  26|          19|          19|
    |ret_V_35_fu_589_p2                     |     -    |      0|  0|  62|          15|          15|
    |ret_V_37_fu_564_p2                     |     -    |      0|  0|  22|          15|          15|
    |ret_V_38_fu_468_p2                     |     -    |      0|  0|  22|          15|          15|
    |sub_ln1192_fu_715_p2                   |     -    |      0|  0|  62|          30|          30|
    |sub_ln700_1_fu_1032_p2                 |     -    |      0|  0|  62|          62|          62|
    |sub_ln700_fu_894_p2                    |     -    |      0|  0|  53|          46|          46|
    |sub_ln703_1_fu_376_p2                  |     -    |      0|  0|  21|          14|          14|
    |sub_ln703_fu_451_p2                    |     -    |      0|  0|  62|          14|          14|
    |ap_block_pp0_stage0_01001              |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |     34|  0|2102|        1134|        1357|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  224|        448|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  227|        454|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add_ln700_1_reg_1715                |   28|   0|   30|          2|
    |add_ln703_2_reg_1545                |   14|   0|   14|          0|
    |add_ln703_3_reg_1621                |   14|   0|   14|          0|
    |add_ln703_reg_1525                  |   14|   0|   14|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |    1|   0|    1|          0|
    |lhs_V_3_reg_1581                    |   15|   0|   15|          0|
    |mul_ln1192_2_reg_1891               |   62|   0|   62|          0|
    |mul_ln1192_4_reg_1896               |   78|   0|   78|          0|
    |mul_ln1192_7_reg_1886               |   70|   0|   70|          0|
    |mul_ln1192_reg_1530                 |   22|   0|   22|          0|
    |mul_ln700_2_reg_1781                |   60|   0|   62|          2|
    |mul_ln703_reg_1641                  |   19|   0|   19|          0|
    |mul_ln728_reg_1730                  |   22|   0|   22|          0|
    |outcos_V_10_reg_1657                |   10|   0|   10|          0|
    |outcos_V_10_reg_1657_pp0_iter9_reg  |   10|   0|   10|          0|
    |outcos_V_2_reg_1695                 |   10|   0|   10|          0|
    |outcos_V_4_reg_1663                 |   10|   0|   10|          0|
    |outcos_V_reg_1690                   |   10|   0|   10|          0|
    |outsin_V_10_reg_1700                |   10|   0|   10|          0|
    |outsin_V_1_reg_1750                 |   10|   0|   10|          0|
    |outsin_V_2_reg_1755                 |   10|   0|   10|          0|
    |outsin_V_5_reg_1811                 |   10|   0|   10|          0|
    |outsin_V_6_reg_1846                 |   10|   0|   10|          0|
    |outsin_V_9_reg_1796                 |   10|   0|   10|          0|
    |outsin_V_reg_1646                   |   10|   0|   10|          0|
    |p_Val2_1_reg_1506                   |   14|   0|   14|          0|
    |p_Val2_20_reg_1550                  |   14|   0|   14|          0|
    |p_Val2_2_reg_1517                   |   14|   0|   14|          0|
    |p_Val2_3_reg_1500                   |   14|   0|   14|          0|
    |p_Val2_9_reg_1490                   |   14|   0|   14|          0|
    |r_V_11_reg_1806                     |   44|   0|   44|          0|
    |r_V_12_reg_1841                     |   51|   0|   51|          0|
    |r_V_13_reg_1871                     |   60|   0|   60|          0|
    |r_V_19_reg_1705                     |   30|   0|   32|          2|
    |r_V_23_reg_1669                     |   28|   0|   28|          0|
    |r_V_26_reg_1675                     |   32|   0|   32|          0|
    |r_V_27_reg_1720                     |   58|   0|   60|          2|
    |r_V_29_reg_1725                     |   20|   0|   20|          0|
    |r_V_30_reg_1735                     |   22|   0|   22|          0|
    |r_V_31_reg_1821                     |   48|   0|   48|          0|
    |r_V_33_reg_1826                     |   20|   0|   20|          0|
    |r_V_34_reg_1851                     |   66|   0|   66|          0|
    |r_V_36_reg_1856                     |   20|   0|   20|          0|
    |r_V_37_reg_1791                     |   22|   0|   22|          0|
    |r_V_40_reg_1831                     |   42|   0|   42|          0|
    |r_V_42_reg_1836                     |   20|   0|   20|          0|
    |r_V_43_reg_1861                     |   56|   0|   56|          0|
    |r_V_45_reg_1866                     |   20|   0|   20|          0|
    |r_V_4_reg_1616                      |   15|   0|   15|          0|
    |r_V_51_reg_1765                     |   11|   0|   11|          0|
    |r_V_52_reg_1770                     |   20|   0|   20|          0|
    |ret_V_11_reg_1710                   |   24|   0|   24|          0|
    |ret_V_18_reg_1680                   |   11|   0|   11|          0|
    |ret_V_22_reg_1606                   |   24|   0|   24|          0|
    |ret_V_30_reg_1740                   |   21|   0|   21|          0|
    |ret_V_31_reg_1685                   |   19|   0|   19|          0|
    |ret_V_32_reg_1745                   |   19|   0|   19|          0|
    |ret_V_37_reg_1636                   |   15|   0|   15|          0|
    |ret_V_37_reg_1636_pp0_iter9_reg     |   15|   0|   15|          0|
    |ret_V_41_reg_1786                   |   30|   0|   30|          0|
    |ret_V_8_reg_1760                    |   24|   0|   24|          0|
    |ret_V_reg_1652                      |   15|   0|   15|          0|
    |ret_V_reg_1652_pp0_iter9_reg        |   15|   0|   15|          0|
    |rhs_V_4_reg_1591                    |   15|   0|   15|          0|
    |sext_ln1118_1_reg_1561              |   22|   0|   22|          0|
    |sub_ln700_reg_1776                  |   44|   0|   46|          2|
    |sub_ln703_1_reg_1540                |   14|   0|   14|          0|
    |trunc_ln708_10_reg_1631             |   14|   0|   14|          0|
    |trunc_ln708_11_reg_1901             |   14|   0|   14|          0|
    |trunc_ln708_1_reg_1801              |   14|   0|   14|          0|
    |trunc_ln708_2_reg_1571              |   14|   0|   14|          0|
    |trunc_ln708_4_reg_1596              |   14|   0|   14|          0|
    |trunc_ln708_5_reg_1816              |   14|   0|   14|          0|
    |trunc_ln708_6_reg_1601              |   14|   0|   14|          0|
    |trunc_ln708_7_reg_1626              |   14|   0|   14|          0|
    |trunc_ln708_9_reg_1576              |   14|   0|   14|          0|
    |trunc_ln708_s_reg_1611              |   14|   0|   14|          0|
    |trunc_ln_reg_1566                   |   14|   0|   14|          0|
    |x_V_ap_vld_preg                     |    1|   0|    1|          0|
    |x_V_preg                            |  224|   0|  224|          0|
    |lhs_V_3_reg_1581                    |   64|  32|   15|          0|
    |outcos_V_4_reg_1663                 |   64|  32|   10|          0|
    |p_Val2_1_reg_1506                   |   64|  32|   14|          0|
    |p_Val2_20_reg_1550                  |   64|  32|   14|          0|
    |p_Val2_2_reg_1517                   |   64|  32|   14|          0|
    |p_Val2_3_reg_1500                   |   64|  32|   14|          0|
    |p_Val2_9_reg_1490                   |   64|  32|   14|          0|
    |r_V_4_reg_1616                      |   64|  32|   15|          0|
    |sext_ln1118_1_reg_1561              |   64|  32|   22|          0|
    |trunc_ln708_1_reg_1801              |   64|  32|   14|          0|
    |trunc_ln708_5_reg_1816              |   64|  32|   14|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 2739| 352| 2205|         10|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  224|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   14|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   14|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   14|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   14|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   14|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_V_read = call i224 @_ssdm_op_Read.ap_vld.i224P(i224* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 17 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 196, i32 209)" [firmware/myproject.cpp:50]   --->   Operation 18 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 56, i32 69)" [firmware/myproject.cpp:50]   --->   Operation 19 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 210, i32 223)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 28, i32 41)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [9/9] (3.64ns)   --->   "%call_ret_i = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 22 'call' 'call_ret_i' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.76ns)   --->   "%add_ln703 = add i14 %p_Val2_3, %p_Val2_1" [firmware/myproject.cpp:50]   --->   Operation 23 'add' 'add_ln703' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %p_Val2_2 to i22" [firmware/myproject.cpp:50]   --->   Operation 24 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i22 %sext_ln1192, 181" [firmware/myproject.cpp:50]   --->   Operation 25 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i224 %x_V_read to i14" [firmware/myproject.cpp:51]   --->   Operation 26 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [9/9] (3.64ns)   --->   "%call_ret_i4 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 27 'call' 'call_ret_i4' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.76ns)   --->   "%sub_ln703_1 = sub i14 %p_Val2_9, %p_Val2_3" [firmware/myproject.cpp:51]   --->   Operation 28 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.76ns)   --->   "%add_ln703_2 = add i14 %p_Val2_2, -99" [firmware/myproject.cpp:51]   --->   Operation 29 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Val2_20 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 42, i32 55)" [firmware/myproject.cpp:51]   --->   Operation 30 'partselect' 'p_Val2_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [9/9] (3.64ns)   --->   "%call_ret_i8 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 31 'call' 'call_ret_i8' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.34>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i14 %p_Val2_9 to i22" [firmware/myproject.cpp:54]   --->   Operation 32 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i14 %p_Val2_1 to i22" [firmware/myproject.cpp:50]   --->   Operation 33 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [8/9] (4.34ns)   --->   "%call_ret_i = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 34 'call' 'call_ret_i' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 35 [9/9] (3.64ns)   --->   "%call_ret_i1 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 35 'call' 'call_ret_i1' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 36 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1192_1 = mul i22 %sext_ln1118_1, -181" [firmware/myproject.cpp:50]   --->   Operation 36 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192 = add i22 %mul_ln1192, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 37 'add' 'add_ln1192' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.82ns)   --->   "%ret_V_33 = add i22 %add_ln1192, 51200" [firmware/myproject.cpp:50]   --->   Operation 38 'add' 'ret_V_33' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_33, i32 8, i32 21)" [firmware/myproject.cpp:50]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [8/9] (4.34ns)   --->   "%call_ret_i4 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 40 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 41 [9/9] (3.64ns)   --->   "%call_ret_i5 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 41 'call' 'call_ret_i5' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [9/9] (3.64ns)   --->   "%call_ret_i6 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 42 'call' 'call_ret_i6' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_50 = mul i22 %sext_ln1118_1, 98" [firmware/myproject.cpp:51]   --->   Operation 43 'mul' 'r_V_50' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %r_V_50, i32 8, i32 21)" [firmware/myproject.cpp:51]   --->   Operation 44 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [8/9] (4.34ns)   --->   "%call_ret_i8 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 45 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.49ns) (grouped into DSP with root node ret_V_45)   --->   "%mul_ln700_4 = mul i22 %sext_ln700, 1251" [firmware/myproject.cpp:54]   --->   Operation 46 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_20, i8 0)" [firmware/myproject.cpp:54]   --->   Operation 47 'bitconcatenate' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_45 = add i22 %mul_ln700_4, %rhs_V_7" [firmware/myproject.cpp:54]   --->   Operation 48 'add' 'ret_V_45' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_45, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 49 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %p_Val2_9 to i24" [firmware/myproject.cpp:53]   --->   Operation 50 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i14 %p_Val2_9 to i15" [firmware/myproject.cpp:50]   --->   Operation 51 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [7/9] (4.34ns)   --->   "%call_ret_i = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 52 'call' 'call_ret_i' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 53 [8/9] (4.34ns)   --->   "%call_ret_i1 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 53 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 54 [9/9] (3.64ns)   --->   "%call_ret_i2 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 54 'call' 'call_ret_i2' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i14 %p_Val2_9, %p_Val2_2" [firmware/myproject.cpp:50]   --->   Operation 55 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_1 = add i14 %sub_ln703, 74" [firmware/myproject.cpp:50]   --->   Operation 56 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [9/9] (3.64ns)   --->   "%call_ret_i3 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 57 'call' 'call_ret_i3' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 58 [7/9] (4.34ns)   --->   "%call_ret_i4 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 58 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 59 [8/9] (4.34ns)   --->   "%call_ret_i5 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 59 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [8/9] (4.34ns)   --->   "%call_ret_i6 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 60 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 61 [9/9] (3.64ns)   --->   "%call_ret_i7 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 61 'call' 'call_ret_i7' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 62 [7/9] (4.34ns)   --->   "%call_ret_i8 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 62 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i14 %p_Val2_20 to i22" [firmware/myproject.cpp:52]   --->   Operation 63 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i14 %p_Val2_20 to i15" [firmware/myproject.cpp:52]   --->   Operation 64 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.76ns)   --->   "%ret_V_38 = sub i15 %lhs_V_3, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 65 'sub' 'ret_V_38' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i15 %ret_V_38 to i16" [firmware/myproject.cpp:52]   --->   Operation 66 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.77ns)   --->   "%ret_V_15 = add nsw i16 %lhs_V_5, 178" [firmware/myproject.cpp:52]   --->   Operation 67 'add' 'ret_V_15' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i16 %ret_V_15 to i22" [firmware/myproject.cpp:52]   --->   Operation 68 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_2, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 69 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%mul_ln1193 = mul i22 %sext_ln1118_13, %sext_ln1118_13" [firmware/myproject.cpp:52]   --->   Operation 70 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = sub i22 %lhs_V_6, %mul_ln1193" [firmware/myproject.cpp:52]   --->   Operation 71 'sub' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_39, i32 8, i32 21)" [firmware/myproject.cpp:52]   --->   Operation 72 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln1192_3 = mul i22 %sext_ln1116_5, 604" [firmware/myproject.cpp:53]   --->   Operation 73 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i22 %mul_ln1192_3, 55808" [firmware/myproject.cpp:53]   --->   Operation 74 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_42, i32 8, i32 21)" [firmware/myproject.cpp:53]   --->   Operation 75 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.49ns) (grouped into DSP with root node ret_V_22)   --->   "%mul_ln703_2 = mul i24 %sext_ln703, 604" [firmware/myproject.cpp:53]   --->   Operation 76 'mul' 'mul_ln703_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_22 = add i24 %mul_ln703_2, 289536" [firmware/myproject.cpp:53]   --->   Operation 77 'add' 'ret_V_22' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [9/9] (3.64ns)   --->   "%call_ret_i14 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 78 'call' 'call_ret_i14' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%mul_ln1192_5 = mul i22 %sext_ln1116_5, 733" [firmware/myproject.cpp:54]   --->   Operation 79 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i22 %mul_ln1192_5, 11264" [firmware/myproject.cpp:54]   --->   Operation 80 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_46, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 81 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.34>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%r_V_4 = sext i14 %p_Val2_1 to i15" [firmware/myproject.cpp:50]   --->   Operation 82 'sext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [6/9] (4.34ns)   --->   "%call_ret_i = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 83 'call' 'call_ret_i' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 84 [7/9] (4.34ns)   --->   "%call_ret_i1 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 84 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 85 [8/9] (4.34ns)   --->   "%call_ret_i2 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 85 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 86 [8/9] (4.34ns)   --->   "%call_ret_i3 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 86 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 87 [6/9] (4.34ns)   --->   "%call_ret_i4 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 87 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 88 [7/9] (4.34ns)   --->   "%call_ret_i5 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 88 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 89 [7/9] (4.34ns)   --->   "%call_ret_i6 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 89 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 90 [8/9] (4.34ns)   --->   "%call_ret_i7 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 90 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 91 [6/9] (4.34ns)   --->   "%call_ret_i8 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 91 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 92 [9/9] (3.64ns)   --->   "%call_ret_i9 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 92 'call' 'call_ret_i9' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 93 [1/1] (0.76ns)   --->   "%add_ln703_3 = add i14 %p_Val2_20, -14" [firmware/myproject.cpp:51]   --->   Operation 93 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [9/9] (3.64ns)   --->   "%call_ret_i11 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 94 'call' 'call_ret_i11' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 95 [9/9] (3.64ns)   --->   "%call_ret_i12 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 95 'call' 'call_ret_i12' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln700_8 = sext i14 %p_Val2_9 to i30" [firmware/myproject.cpp:53]   --->   Operation 96 'sext' 'sext_ln700_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln700_9 = sext i24 %ret_V_22 to i30" [firmware/myproject.cpp:53]   --->   Operation 97 'sext' 'sext_ln700_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.49ns) (grouped into DSP with root node ret_V_43)   --->   "%mul_ln700_3 = mul i30 %sext_ln700_8, %sext_ln700_9" [firmware/myproject.cpp:53]   --->   Operation 98 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%rhs_V_6 = call i30 @_ssdm_op_BitConcatenate.i30.i14.i16(i14 %p_Val2_20, i16 0)" [firmware/myproject.cpp:53]   --->   Operation 99 'bitconcatenate' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_43 = add i30 %mul_ln700_3, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 100 'add' 'ret_V_43' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %ret_V_43, i32 16, i32 29)" [firmware/myproject.cpp:53]   --->   Operation 101 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [8/9] (4.34ns)   --->   "%call_ret_i14 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 102 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 103 [9/9] (3.64ns)   --->   "%call_ret_i15 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 103 'call' 'call_ret_i15' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into DSP with root node ret_V_47)   --->   "%add_ln1192_20 = add i15 %rhs_V_4, %r_V_4" [firmware/myproject.cpp:54]   --->   Operation 104 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into DSP with root node ret_V_47)   --->   "%sext_ln1192_8 = sext i15 %add_ln1192_20 to i22" [firmware/myproject.cpp:54]   --->   Operation 105 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.49ns) (grouped into DSP with root node ret_V_47)   --->   "%mul_ln1192_6 = mul i22 %sext_ln1192_8, 113" [firmware/myproject.cpp:54]   --->   Operation 106 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_47 = add i22 %mul_ln1192_6, 25088" [firmware/myproject.cpp:54]   --->   Operation 107 'add' 'ret_V_47' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_47, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 108 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.34>
ST_5 : Operation 109 [5/9] (4.34ns)   --->   "%call_ret_i = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 109 'call' 'call_ret_i' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 110 [6/9] (4.34ns)   --->   "%call_ret_i1 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 110 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 111 [7/9] (4.34ns)   --->   "%call_ret_i2 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 111 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 112 [7/9] (4.34ns)   --->   "%call_ret_i3 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 112 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 113 [5/9] (4.34ns)   --->   "%call_ret_i4 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 113 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 114 [6/9] (4.34ns)   --->   "%call_ret_i5 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 114 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 115 [6/9] (4.34ns)   --->   "%call_ret_i6 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 115 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 116 [7/9] (4.34ns)   --->   "%call_ret_i7 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 116 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 117 [5/9] (4.34ns)   --->   "%call_ret_i8 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 117 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 118 [8/9] (4.34ns)   --->   "%call_ret_i9 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 118 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 119 [9/9] (3.64ns)   --->   "%call_ret_i10 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 119 'call' 'call_ret_i10' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 120 [8/9] (4.34ns)   --->   "%call_ret_i11 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 120 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 121 [8/9] (4.34ns)   --->   "%call_ret_i12 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 121 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 122 [9/9] (3.64ns)   --->   "%call_ret_i13 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 122 'call' 'call_ret_i13' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 123 [7/9] (4.34ns)   --->   "%call_ret_i14 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 123 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 124 [8/9] (4.34ns)   --->   "%call_ret_i15 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 124 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 125 [9/9] (3.64ns)   --->   "%call_ret_i16 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 125 'call' 'call_ret_i16' <Predicate = true> <Delay = 3.64> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.34>
ST_6 : Operation 126 [4/9] (4.34ns)   --->   "%call_ret_i = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 126 'call' 'call_ret_i' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 127 [5/9] (4.34ns)   --->   "%call_ret_i1 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 127 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 128 [6/9] (4.34ns)   --->   "%call_ret_i2 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 128 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 129 [6/9] (4.34ns)   --->   "%call_ret_i3 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 129 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 130 [4/9] (4.34ns)   --->   "%call_ret_i4 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 130 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 131 [5/9] (4.34ns)   --->   "%call_ret_i5 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 131 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 132 [5/9] (4.34ns)   --->   "%call_ret_i6 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 132 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 133 [6/9] (4.34ns)   --->   "%call_ret_i7 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 133 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 134 [4/9] (4.34ns)   --->   "%call_ret_i8 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 134 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 135 [7/9] (4.34ns)   --->   "%call_ret_i9 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 135 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 136 [8/9] (4.34ns)   --->   "%call_ret_i10 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 136 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 137 [7/9] (4.34ns)   --->   "%call_ret_i11 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 137 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 138 [7/9] (4.34ns)   --->   "%call_ret_i12 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 138 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 139 [8/9] (4.34ns)   --->   "%call_ret_i13 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 139 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 140 [6/9] (4.34ns)   --->   "%call_ret_i14 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 140 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 141 [7/9] (4.34ns)   --->   "%call_ret_i15 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 141 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 142 [8/9] (4.34ns)   --->   "%call_ret_i16 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 142 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.34>
ST_7 : Operation 143 [3/9] (4.34ns)   --->   "%call_ret_i = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 143 'call' 'call_ret_i' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 144 [4/9] (4.34ns)   --->   "%call_ret_i1 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 144 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 145 [5/9] (4.34ns)   --->   "%call_ret_i2 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 145 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 146 [5/9] (4.34ns)   --->   "%call_ret_i3 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 146 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 147 [3/9] (4.34ns)   --->   "%call_ret_i4 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 147 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 148 [4/9] (4.34ns)   --->   "%call_ret_i5 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 148 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 149 [4/9] (4.34ns)   --->   "%call_ret_i6 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 149 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 150 [5/9] (4.34ns)   --->   "%call_ret_i7 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 150 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 151 [3/9] (4.34ns)   --->   "%call_ret_i8 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 151 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 152 [6/9] (4.34ns)   --->   "%call_ret_i9 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 152 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 153 [7/9] (4.34ns)   --->   "%call_ret_i10 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 153 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 154 [6/9] (4.34ns)   --->   "%call_ret_i11 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 154 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 155 [6/9] (4.34ns)   --->   "%call_ret_i12 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 155 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 156 [7/9] (4.34ns)   --->   "%call_ret_i13 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 156 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 157 [5/9] (4.34ns)   --->   "%call_ret_i14 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 157 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 158 [6/9] (4.34ns)   --->   "%call_ret_i15 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 158 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 159 [7/9] (4.34ns)   --->   "%call_ret_i16 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 159 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.34>
ST_8 : Operation 160 [2/9] (4.34ns)   --->   "%call_ret_i = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 160 'call' 'call_ret_i' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 161 [3/9] (4.34ns)   --->   "%call_ret_i1 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 161 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 162 [4/9] (4.34ns)   --->   "%call_ret_i2 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 162 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 163 [4/9] (4.34ns)   --->   "%call_ret_i3 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 163 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 164 [2/9] (4.34ns)   --->   "%call_ret_i4 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 164 'call' 'call_ret_i4' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 165 [3/9] (4.34ns)   --->   "%call_ret_i5 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 165 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 166 [3/9] (4.34ns)   --->   "%call_ret_i6 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 166 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 167 [4/9] (4.34ns)   --->   "%call_ret_i7 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 167 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 168 [2/9] (4.34ns)   --->   "%call_ret_i8 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 168 'call' 'call_ret_i8' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 169 [5/9] (4.34ns)   --->   "%call_ret_i9 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 169 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 170 [6/9] (4.34ns)   --->   "%call_ret_i10 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 170 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 171 [5/9] (4.34ns)   --->   "%call_ret_i11 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 171 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 172 [5/9] (4.34ns)   --->   "%call_ret_i12 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 172 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 173 [6/9] (4.34ns)   --->   "%call_ret_i13 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 173 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 174 [4/9] (4.34ns)   --->   "%call_ret_i14 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 174 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 175 [5/9] (4.34ns)   --->   "%call_ret_i15 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 175 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 176 [6/9] (4.34ns)   --->   "%call_ret_i16 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 176 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i14 %p_Val2_3 to i15" [firmware/myproject.cpp:50]   --->   Operation 177 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.76ns)   --->   "%ret_V_37 = sub i15 %lhs_V_3, %rhs_V_3" [firmware/myproject.cpp:50]   --->   Operation 178 'sub' 'ret_V_37' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i14 %p_Val2_1 to i19" [firmware/myproject.cpp:50]   --->   Operation 179 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln703 = mul i19 %sext_ln703_1, 22" [firmware/myproject.cpp:50]   --->   Operation 180 'mul' 'mul_ln703' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 181 [1/9] (2.40ns)   --->   "%call_ret_i = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 181 'call' 'call_ret_i' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%outsin_V = extractvalue { i10, i10 } %call_ret_i, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 182 'extractvalue' 'outsin_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 183 [2/9] (4.34ns)   --->   "%call_ret_i1 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 183 'call' 'call_ret_i1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 184 [3/9] (4.34ns)   --->   "%call_ret_i2 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 184 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 185 [3/9] (4.34ns)   --->   "%call_ret_i3 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 185 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 186 [1/1] (0.76ns)   --->   "%r_V_49 = sub i15 0, %r_V_4" [firmware/myproject.cpp:51]   --->   Operation 186 'sub' 'r_V_49' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/9] (2.40ns)   --->   "%call_ret_i4 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln51)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 187 'call' 'call_ret_i4' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%outcos_V_9 = extractvalue { i10, i10 } %call_ret_i4, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 188 'extractvalue' 'outcos_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i10 %outcos_V_9 to i15" [firmware/myproject.cpp:51]   --->   Operation 189 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_35 = sub i15 %r_V_49, %sext_ln703_6" [firmware/myproject.cpp:51]   --->   Operation 190 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 191 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V = add i15 %ret_V_35, 830" [firmware/myproject.cpp:51]   --->   Operation 191 'add' 'ret_V' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 192 [2/9] (4.34ns)   --->   "%call_ret_i5 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 192 'call' 'call_ret_i5' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 193 [2/9] (4.34ns)   --->   "%call_ret_i6 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 193 'call' 'call_ret_i6' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 194 [3/9] (4.34ns)   --->   "%call_ret_i7 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 194 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 195 [1/9] (2.40ns)   --->   "%call_ret_i8 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_20)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 195 'call' 'call_ret_i8' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%outcos_V_10 = extractvalue { i10, i10 } %call_ret_i8, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 196 'extractvalue' 'outcos_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [4/9] (4.34ns)   --->   "%call_ret_i9 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 197 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 198 [5/9] (4.34ns)   --->   "%call_ret_i10 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 198 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%outcos_V_4 = extractvalue { i10, i10 } %call_ret_i, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 199 'extractvalue' 'outcos_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%r_V_22 = sext i14 %p_Val2_20 to i28" [firmware/myproject.cpp:52]   --->   Operation 200 'sext' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_23 = mul i28 %r_V_22, %r_V_22" [firmware/myproject.cpp:52]   --->   Operation 201 'mul' 'r_V_23' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i15 %ret_V_37 to i16" [firmware/myproject.cpp:52]   --->   Operation 202 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.77ns)   --->   "%ret_V_13 = add nsw i16 %lhs_V_4, 140" [firmware/myproject.cpp:52]   --->   Operation 203 'add' 'ret_V_13' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%r_V_25 = sext i16 %ret_V_13 to i32" [firmware/myproject.cpp:52]   --->   Operation 204 'sext' 'r_V_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_26 = mul nsw i32 %r_V_25, %r_V_25" [firmware/myproject.cpp:52]   --->   Operation 205 'mul' 'r_V_26' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 206 [4/9] (4.34ns)   --->   "%call_ret_i11 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 206 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node ret_V_18)   --->   "%outsin_V_13 = extractvalue { i10, i10 } %call_ret_i8, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 207 'extractvalue' 'outsin_V_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node ret_V_18)   --->   "%sext_ln703_12 = sext i10 %outsin_V_13 to i11" [firmware/myproject.cpp:53]   --->   Operation 208 'sext' 'sext_ln703_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.72ns) (out node of the LUT)   --->   "%ret_V_18 = add i11 %sext_ln703_12, 109" [firmware/myproject.cpp:53]   --->   Operation 209 'add' 'ret_V_18' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [4/9] (4.34ns)   --->   "%call_ret_i12 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 210 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 211 [5/9] (4.34ns)   --->   "%call_ret_i13 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 211 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 212 [3/9] (4.34ns)   --->   "%call_ret_i14 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 212 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 213 [4/9] (4.34ns)   --->   "%call_ret_i15 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 213 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 214 [5/9] (4.34ns)   --->   "%call_ret_i16 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 214 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.34>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%r_V_14 = sext i14 %p_Val2_1 to i28" [firmware/myproject.cpp:50]   --->   Operation 215 'sext' 'r_V_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i10 %outsin_V to i16" [firmware/myproject.cpp:50]   --->   Operation 216 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (0.49ns) (grouped into DSP with root node ret_V_31)   --->   "%r_V_46 = mul i16 %sext_ln1118_2, 22" [firmware/myproject.cpp:50]   --->   Operation 217 'mul' 'r_V_46' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 218 [1/1] (0.00ns) (grouped into DSP with root node ret_V_31)   --->   "%sext_ln703_2 = sext i16 %r_V_46 to i19" [firmware/myproject.cpp:50]   --->   Operation 218 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_31 = add i19 %sext_ln703_2, %mul_ln703" [firmware/myproject.cpp:50]   --->   Operation 219 'add' 'ret_V_31' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 220 [1/9] (2.40ns)   --->   "%call_ret_i1 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 220 'call' 'call_ret_i1' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%outcos_V = extractvalue { i10, i10 } %call_ret_i1, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:50]   --->   Operation 221 'extractvalue' 'outcos_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%r_V_17 = sext i14 %p_Val2_2 to i28" [firmware/myproject.cpp:50]   --->   Operation 222 'sext' 'r_V_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [2/9] (4.34ns)   --->   "%call_ret_i2 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 223 'call' 'call_ret_i2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 224 [2/9] (4.34ns)   --->   "%call_ret_i3 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 224 'call' 'call_ret_i3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 225 [1/9] (2.40ns)   --->   "%call_ret_i5 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %sub_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 225 'call' 'call_ret_i5' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "%outcos_V_2 = extractvalue { i10, i10 } %call_ret_i5, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:51]   --->   Operation 226 'extractvalue' 'outcos_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 227 [1/9] (2.40ns)   --->   "%call_ret_i6 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 227 'call' 'call_ret_i6' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%outsin_V_10 = extractvalue { i10, i10 } %call_ret_i6, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 228 'extractvalue' 'outsin_V_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [2/9] (4.34ns)   --->   "%call_ret_i7 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 229 'call' 'call_ret_i7' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 230 [3/9] (4.34ns)   --->   "%call_ret_i9 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 230 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 231 [4/9] (4.34ns)   --->   "%call_ret_i10 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 231 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 232 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_15 = mul i28 %r_V_14, %r_V_14" [firmware/myproject.cpp:52]   --->   Operation 232 'mul' 'r_V_15' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i28 %r_V_15 to i26" [firmware/myproject.cpp:52]   --->   Operation 233 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i30 @_ssdm_op_BitConcatenate.i30.i28.i2(i28 %r_V_15, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 234 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_BitConcatenate.i30.i26.i4(i26 %trunc_ln1118, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 235 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %p_Val2_1, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 236 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i18 %shl_ln1118_2 to i19" [firmware/myproject.cpp:52]   --->   Operation 237 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %p_Val2_1, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 238 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i16 %shl_ln1118_3 to i19" [firmware/myproject.cpp:52]   --->   Operation 239 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.79ns)   --->   "%r_V_53 = sub i19 %sext_ln1118, %sext_ln1118_8" [firmware/myproject.cpp:52]   --->   Operation 240 'sub' 'r_V_53' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i27 @_ssdm_op_BitConcatenate.i27.i19.i8(i19 %r_V_53, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 241 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i30 %shl_ln1118_1, %tmp" [firmware/myproject.cpp:52]   --->   Operation 242 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i27 %rhs_V_2 to i30" [firmware/myproject.cpp:52]   --->   Operation 243 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_18 = mul i28 %r_V_17, %r_V_17" [firmware/myproject.cpp:52]   --->   Operation 244 'mul' 'r_V_18' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %r_V_18, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 245 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i30 @_ssdm_op_BitConcatenate.i30.i28.i2(i28 %r_V_18, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 246 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i30 %shl_ln1118_5 to i32" [firmware/myproject.cpp:52]   --->   Operation 247 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.88ns)   --->   "%r_V_19 = sub i32 %shl_ln1118_4, %sext_ln1118_9" [firmware/myproject.cpp:52]   --->   Operation 248 'sub' 'r_V_19' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%r_V_20 = sext i14 %p_Val2_3 to i24" [firmware/myproject.cpp:52]   --->   Operation 249 'sext' 'r_V_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i10 %outcos_V_4 to i24" [firmware/myproject.cpp:52]   --->   Operation 250 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.49ns) (grouped into DSP with root node ret_V_11)   --->   "%r_V_54 = mul i24 %sext_ln1118_10, %r_V_20" [firmware/myproject.cpp:52]   --->   Operation 251 'mul' 'r_V_54' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_1, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 252 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i22 %lhs_V_2 to i24" [firmware/myproject.cpp:52]   --->   Operation 253 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_11 = add i24 %r_V_54, %sext_ln728_3" [firmware/myproject.cpp:52]   --->   Operation 254 'add' 'ret_V_11' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 255 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln700_1 = add i30 %sub_ln1192, %sext_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 255 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %r_V_23, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 256 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i30 @_ssdm_op_BitConcatenate.i30.i28.i2(i28 %r_V_23, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 257 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i30 %shl_ln1118_7 to i32" [firmware/myproject.cpp:52]   --->   Operation 258 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.88ns)   --->   "%r_V_24 = sub i32 %shl_ln1118_6, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 259 'sub' 'r_V_24' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i32 %r_V_24 to i60" [firmware/myproject.cpp:52]   --->   Operation 260 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i32 %r_V_26 to i60" [firmware/myproject.cpp:52]   --->   Operation 261 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (3.17ns)   --->   "%r_V_27 = mul i60 %sext_ln1118_12, %sext_ln1116_7" [firmware/myproject.cpp:52]   --->   Operation 262 'mul' 'r_V_27' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [1/1] (0.00ns)   --->   "%r_V_28 = sext i10 %outsin_V to i20" [firmware/myproject.cpp:52]   --->   Operation 263 'sext' 'r_V_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 264 [1/1] (1.70ns)   --->   "%r_V_29 = mul i20 %r_V_28, %r_V_28" [firmware/myproject.cpp:52]   --->   Operation 264 'mul' 'r_V_29' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [3/9] (4.34ns)   --->   "%call_ret_i11 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 265 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 266 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i22 %sext_ln1118_1, -174" [firmware/myproject.cpp:53]   --->   Operation 266 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i11 %ret_V_18 to i22" [firmware/myproject.cpp:53]   --->   Operation 267 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_30 = mul i22 %sext_ln1116_9, %sext_ln1116_9" [firmware/myproject.cpp:53]   --->   Operation 268 'mul' 'r_V_30' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 269 [3/9] (4.34ns)   --->   "%call_ret_i12 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 269 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 270 [4/9] (4.34ns)   --->   "%call_ret_i13 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 270 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 271 [2/9] (4.34ns)   --->   "%call_ret_i14 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 271 'call' 'call_ret_i14' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 272 [3/9] (4.34ns)   --->   "%call_ret_i15 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 272 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 273 [4/9] (4.34ns)   --->   "%call_ret_i16 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 273 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.34>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1193_1 = sext i15 %ret_V_37 to i21" [firmware/myproject.cpp:50]   --->   Operation 274 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (2.53ns) (root node of the DSP)   --->   "%ret_V_30 = mul i21 %sext_ln1193_1, 46" [firmware/myproject.cpp:50]   --->   Operation 275 'mul' 'ret_V_30' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i10 %outcos_V to i16" [firmware/myproject.cpp:50]   --->   Operation 276 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.49ns) (grouped into DSP with root node ret_V_32)   --->   "%r_V_47 = mul i16 %sext_ln1118_3, 22" [firmware/myproject.cpp:50]   --->   Operation 277 'mul' 'r_V_47' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 278 [1/1] (0.00ns) (grouped into DSP with root node ret_V_32)   --->   "%sext_ln703_3 = sext i16 %r_V_47 to i19" [firmware/myproject.cpp:50]   --->   Operation 278 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_32 = sub i19 %ret_V_31, %sext_ln703_3" [firmware/myproject.cpp:50]   --->   Operation 279 'sub' 'ret_V_32' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 280 [1/9] (2.40ns)   --->   "%call_ret_i2 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 280 'call' 'call_ret_i2' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%outsin_V_1 = extractvalue { i10, i10 } %call_ret_i2, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 281 'extractvalue' 'outsin_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/9] (2.40ns)   --->   "%call_ret_i3 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 282 'call' 'call_ret_i3' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%outsin_V_2 = extractvalue { i10, i10 } %call_ret_i3, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 283 'extractvalue' 'outsin_V_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i15 %ret_V to i24" [firmware/myproject.cpp:51]   --->   Operation 284 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i10 %outcos_V_2 to i24" [firmware/myproject.cpp:51]   --->   Operation 285 'sext' 'sext_ln703_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.49ns) (grouped into DSP with root node ret_V_8)   --->   "%mul_ln703_1 = mul i24 %sext_ln703_8, %sext_ln703_7" [firmware/myproject.cpp:51]   --->   Operation 286 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %outsin_V_10, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 287 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i18 %rhs_V_1 to i24" [firmware/myproject.cpp:51]   --->   Operation 288 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_8 = sub i24 %mul_ln703_1, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 289 'sub' 'ret_V_8' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 290 [1/9] (2.40ns)   --->   "%call_ret_i7 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 290 'call' 'call_ret_i7' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node r_V_51)   --->   "%outsin_V_11 = extractvalue { i10, i10 } %call_ret_i7, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 291 'extractvalue' 'outsin_V_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node r_V_51)   --->   "%r_V_7 = sext i10 %outsin_V_11 to i11" [firmware/myproject.cpp:51]   --->   Operation 292 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.72ns) (out node of the LUT)   --->   "%r_V_51 = sub i11 0, %r_V_7" [firmware/myproject.cpp:51]   --->   Operation 293 'sub' 'r_V_51' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%r_V_9 = sext i10 %outcos_V_10 to i20" [firmware/myproject.cpp:51]   --->   Operation 294 'sext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (1.70ns)   --->   "%r_V_52 = mul i20 %r_V_9, %r_V_9" [firmware/myproject.cpp:51]   --->   Operation 295 'mul' 'r_V_52' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [2/9] (4.34ns)   --->   "%call_ret_i9 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 296 'call' 'call_ret_i9' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 297 [3/9] (4.34ns)   --->   "%call_ret_i10 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 297 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i32 %r_V_19 to i46" [firmware/myproject.cpp:52]   --->   Operation 298 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i24 %ret_V_11 to i46" [firmware/myproject.cpp:52]   --->   Operation 299 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (3.17ns)   --->   "%mul_ln700_1 = mul i46 %sext_ln700_5, %sext_ln700_4" [firmware/myproject.cpp:52]   --->   Operation 300 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%shl_ln1 = call i46 @_ssdm_op_BitConcatenate.i46.i30.i16(i30 %add_ln700_1, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 301 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.95ns)   --->   "%sub_ln700 = sub i46 %shl_ln1, %mul_ln700_1" [firmware/myproject.cpp:52]   --->   Operation 302 'sub' 'sub_ln700' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln700_6 = sext i60 %r_V_27 to i62" [firmware/myproject.cpp:52]   --->   Operation 303 'sext' 'sext_ln700_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln700_7 = sext i20 %r_V_29 to i62" [firmware/myproject.cpp:52]   --->   Operation 304 'sext' 'sext_ln700_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (3.85ns)   --->   "%mul_ln700_2 = mul i62 %sext_ln700_7, %sext_ln700_6" [firmware/myproject.cpp:52]   --->   Operation 305 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 3.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [2/9] (4.34ns)   --->   "%call_ret_i11 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 306 'call' 'call_ret_i11' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln703_13 = sext i22 %r_V_30 to i30" [firmware/myproject.cpp:53]   --->   Operation 307 'sext' 'sext_ln703_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i30 @_ssdm_op_BitConcatenate.i30.i22.i8(i22 %mul_ln728, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 308 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.49ns) (grouped into DSP with root node ret_V_41)   --->   "%mul_ln1193_1 = mul i30 %sext_ln703_13, -174" [firmware/myproject.cpp:53]   --->   Operation 309 'mul' 'mul_ln1193_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 310 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_41 = add i30 %mul_ln1193_1, %lhs_V_7" [firmware/myproject.cpp:53]   --->   Operation 310 'add' 'ret_V_41' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 311 [2/9] (4.34ns)   --->   "%call_ret_i12 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 311 'call' 'call_ret_i12' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 312 [3/9] (4.34ns)   --->   "%call_ret_i13 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 312 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln703_14 = sext i10 %outcos_V_10 to i11" [firmware/myproject.cpp:54]   --->   Operation 313 'sext' 'sext_ln703_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (0.72ns)   --->   "%ret_V_25 = add i11 %sext_ln703_14, 121" [firmware/myproject.cpp:54]   --->   Operation 314 'add' 'ret_V_25' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i11 %ret_V_25 to i22" [firmware/myproject.cpp:54]   --->   Operation 315 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_37 = mul i22 %sext_ln1116_13, %sext_ln1116_13" [firmware/myproject.cpp:54]   --->   Operation 316 'mul' 'r_V_37' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 317 [1/9] (2.40ns)   --->   "%call_ret_i14 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 317 'call' 'call_ret_i14' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%outsin_V_9 = extractvalue { i10, i10 } %call_ret_i14, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 318 'extractvalue' 'outsin_V_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [2/9] (4.34ns)   --->   "%call_ret_i15 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 319 'call' 'call_ret_i15' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 320 [3/9] (4.34ns)   --->   "%call_ret_i16 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 320 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.34>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i19 %ret_V_32 to i20" [firmware/myproject.cpp:50]   --->   Operation 321 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%ret_V_4 = add i20 %sext_ln703_4, -79872" [firmware/myproject.cpp:50]   --->   Operation 322 'add' 'ret_V_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 323 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700_1 = sext i20 %ret_V_4 to i30" [firmware/myproject.cpp:50]   --->   Operation 323 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i10 %outsin_V_1 to i30" [firmware/myproject.cpp:50]   --->   Operation 324 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700 = mul i30 %sext_ln700_2, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 325 'mul' 'mul_ln700' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%lhs_V = call i29 @_ssdm_op_BitConcatenate.i29.i21.i8(i21 %ret_V_30, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 326 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i29 %lhs_V to i30" [firmware/myproject.cpp:50]   --->   Operation 327 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i30 %mul_ln700, %sext_ln700_3" [firmware/myproject.cpp:50]   --->   Operation 328 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%r_V = sext i10 %outsin_V_2 to i20" [firmware/myproject.cpp:50]   --->   Operation 329 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (1.70ns)   --->   "%r_V_48 = mul i20 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 330 'mul' 'r_V_48' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%rhs_V = call i28 @_ssdm_op_BitConcatenate.i28.i20.i8(i20 %r_V_48, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 331 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i28 %rhs_V to i30" [firmware/myproject.cpp:50]   --->   Operation 332 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.86ns)   --->   "%ret_V_34 = add i30 %add_ln700, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 333 'add' 'ret_V_34' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %ret_V_34, i32 16, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 334 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %r_V_51, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 335 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i19 %lhs_V_1 to i20" [firmware/myproject.cpp:51]   --->   Operation 336 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.80ns)   --->   "%ret_V_9 = add i20 %r_V_52, %sext_ln728_2" [firmware/myproject.cpp:51]   --->   Operation 337 'add' 'ret_V_9' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i24 %ret_V_8 to i44" [firmware/myproject.cpp:51]   --->   Operation 338 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i20 %ret_V_9 to i44" [firmware/myproject.cpp:51]   --->   Operation 339 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (2.61ns)   --->   "%r_V_11 = mul i44 %sext_ln1118_5, %sext_ln1116" [firmware/myproject.cpp:51]   --->   Operation 340 'mul' 'r_V_11' <Predicate = true> <Delay = 2.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/9] (2.40ns)   --->   "%call_ret_i9 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %p_Val2_9)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 341 'call' 'call_ret_i9' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%outsin_V_5 = extractvalue { i10, i10 } %call_ret_i9, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 342 'extractvalue' 'outsin_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [2/9] (4.34ns)   --->   "%call_ret_i10 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 343 'call' 'call_ret_i10' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%shl_ln700_1 = call i62 @_ssdm_op_BitConcatenate.i62.i46.i16(i46 %sub_ln700, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 344 'bitconcatenate' 'shl_ln700_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln700_1 = sub i62 %shl_ln700_1, %mul_ln700_2" [firmware/myproject.cpp:52]   --->   Operation 345 'sub' 'sub_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 346 [1/9] (2.40ns)   --->   "%call_ret_i11 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 346 'call' 'call_ret_i11' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%outsin_V_12 = extractvalue { i10, i10 } %call_ret_i11, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 347 'extractvalue' 'outsin_V_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i58 @_ssdm_op_BitConcatenate.i58.i10.i48(i10 %outsin_V_12, i48 0)" [firmware/myproject.cpp:52]   --->   Operation 348 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln728_4 = sext i58 %rhs_V_5 to i62" [firmware/myproject.cpp:52]   --->   Operation 349 'sext' 'sext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%ret_V_40 = add i62 %sub_ln700_1, %sext_ln728_4" [firmware/myproject.cpp:52]   --->   Operation 350 'add' 'ret_V_40' <Predicate = true> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i62.i32.i32(i62 %ret_V_40, i32 48, i32 61)" [firmware/myproject.cpp:52]   --->   Operation 351 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.86ns)   --->   "%ret_V_20 = add i30 %ret_V_41, 28049408" [firmware/myproject.cpp:53]   --->   Operation 352 'add' 'ret_V_20' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i30 %ret_V_20 to i48" [firmware/myproject.cpp:53]   --->   Operation 353 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i20 %r_V_52 to i48" [firmware/myproject.cpp:53]   --->   Operation 354 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (3.02ns)   --->   "%r_V_31 = mul i48 %sext_ln1118_14, %sext_ln1116_10" [firmware/myproject.cpp:53]   --->   Operation 355 'mul' 'r_V_31' <Predicate = true> <Delay = 3.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/9] (2.40ns)   --->   "%call_ret_i12 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_6)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 356 'call' 'call_ret_i12' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%outcos_V_5 = extractvalue { i10, i10 } %call_ret_i12, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 357 'extractvalue' 'outcos_V_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%r_V_32 = sext i10 %outcos_V_5 to i20" [firmware/myproject.cpp:53]   --->   Operation 358 'sext' 'r_V_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (1.70ns)   --->   "%r_V_33 = mul i20 %r_V_32, %r_V_32" [firmware/myproject.cpp:53]   --->   Operation 359 'mul' 'r_V_33' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 360 [2/9] (4.34ns)   --->   "%call_ret_i13 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 360 'call' 'call_ret_i13' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%r_V_38 = sext i10 %outsin_V_9 to i20" [firmware/myproject.cpp:54]   --->   Operation 361 'sext' 'r_V_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (1.70ns)   --->   "%r_V_39 = mul i20 %r_V_38, %r_V_38" [firmware/myproject.cpp:54]   --->   Operation 362 'mul' 'r_V_39' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i22 %r_V_37 to i42" [firmware/myproject.cpp:54]   --->   Operation 363 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i20 %r_V_39 to i42" [firmware/myproject.cpp:54]   --->   Operation 364 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (2.51ns)   --->   "%r_V_40 = mul i42 %sext_ln1118_17, %sext_ln1116_15" [firmware/myproject.cpp:54]   --->   Operation 365 'mul' 'r_V_40' <Predicate = true> <Delay = 2.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/9] (2.40ns)   --->   "%call_ret_i15 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 366 'call' 'call_ret_i15' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%outcos_V_7 = extractvalue { i10, i10 } %call_ret_i15, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 367 'extractvalue' 'outcos_V_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%r_V_41 = sext i10 %outcos_V_7 to i20" [firmware/myproject.cpp:54]   --->   Operation 368 'sext' 'r_V_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (1.70ns)   --->   "%r_V_42 = mul i20 %r_V_41, %r_V_41" [firmware/myproject.cpp:54]   --->   Operation 369 'mul' 'r_V_42' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 370 [2/9] (4.34ns)   --->   "%call_ret_i16 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 370 'call' 'call_ret_i16' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.10>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i44 %r_V_11 to i51" [firmware/myproject.cpp:51]   --->   Operation 371 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i10 %outsin_V_5 to i51" [firmware/myproject.cpp:51]   --->   Operation 372 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 373 [1/1] (3.68ns)   --->   "%r_V_12 = mul i51 %sext_ln1118_6, %sext_ln1116_1" [firmware/myproject.cpp:51]   --->   Operation 373 'mul' 'r_V_12' <Predicate = true> <Delay = 3.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 374 [1/9] (2.40ns)   --->   "%call_ret_i10 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %add_ln703_3)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 374 'call' 'call_ret_i10' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%outsin_V_6 = extractvalue { i10, i10 } %call_ret_i10, 0" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 375 'extractvalue' 'outsin_V_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i48 %r_V_31 to i66" [firmware/myproject.cpp:53]   --->   Operation 376 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i20 %r_V_33 to i66" [firmware/myproject.cpp:53]   --->   Operation 377 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 378 [1/1] (3.74ns)   --->   "%r_V_34 = mul i66 %sext_ln1118_16, %sext_ln1118_15" [firmware/myproject.cpp:53]   --->   Operation 378 'mul' 'r_V_34' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 379 [1/9] (2.40ns)   --->   "%call_ret_i13 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 379 'call' 'call_ret_i13' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "%outcos_V_6 = extractvalue { i10, i10 } %call_ret_i13, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:53]   --->   Operation 380 'extractvalue' 'outcos_V_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "%r_V_35 = sext i10 %outcos_V_6 to i20" [firmware/myproject.cpp:53]   --->   Operation 381 'sext' 'r_V_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 382 [1/1] (1.70ns)   --->   "%r_V_36 = mul i20 %r_V_35, %r_V_35" [firmware/myproject.cpp:53]   --->   Operation 382 'mul' 'r_V_36' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i42 %r_V_40 to i56" [firmware/myproject.cpp:54]   --->   Operation 383 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i20 %r_V_42 to i56" [firmware/myproject.cpp:54]   --->   Operation 384 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 385 [1/1] (3.53ns)   --->   "%r_V_43 = mul i56 %sext_ln1118_18, %sext_ln1116_17" [firmware/myproject.cpp:54]   --->   Operation 385 'mul' 'r_V_43' <Predicate = true> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 386 [1/9] (2.40ns)   --->   "%call_ret_i16 = call fastcc { i10, i10 } @"generic_sincos<14, 6>"(i14 %trunc_ln708_10)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 386 'call' 'call_ret_i16' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 387 [1/1] (0.00ns)   --->   "%outcos_V_8 = extractvalue { i10, i10 } %call_ret_i16, 1" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1944->firmware/myproject.cpp:54]   --->   Operation 387 'extractvalue' 'outcos_V_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "%r_V_44 = sext i10 %outcos_V_8 to i20" [firmware/myproject.cpp:54]   --->   Operation 388 'sext' 'r_V_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 389 [1/1] (1.70ns)   --->   "%r_V_45 = mul i20 %r_V_44, %r_V_44" [firmware/myproject.cpp:54]   --->   Operation 389 'mul' 'r_V_45' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.80>
ST_14 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i51 %r_V_12 to i60" [firmware/myproject.cpp:51]   --->   Operation 390 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i10 %outsin_V_6 to i60" [firmware/myproject.cpp:51]   --->   Operation 391 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (3.74ns)   --->   "%r_V_13 = mul i60 %sext_ln1118_7, %sext_ln1116_2" [firmware/myproject.cpp:51]   --->   Operation 392 'mul' 'r_V_13' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i66 %r_V_34 to i78" [firmware/myproject.cpp:53]   --->   Operation 393 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i20 %r_V_36 to i78" [firmware/myproject.cpp:53]   --->   Operation 394 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 395 [2/2] (3.61ns)   --->   "%mul_ln1192_4 = mul i78 %sext_ln1192_4, %sext_ln1192_3" [firmware/myproject.cpp:53]   --->   Operation 395 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i56 %r_V_43 to i70" [firmware/myproject.cpp:54]   --->   Operation 396 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i20 %r_V_45 to i70" [firmware/myproject.cpp:54]   --->   Operation 397 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 398 [1/1] (3.80ns)   --->   "%mul_ln1192_7 = mul i70 %sext_ln1192_6, %sext_ln1192_5" [firmware/myproject.cpp:54]   --->   Operation 398 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 3.80> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.85>
ST_15 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i60 %r_V_13 to i62" [firmware/myproject.cpp:51]   --->   Operation 399 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i10 %outcos_V_4 to i62" [firmware/myproject.cpp:51]   --->   Operation 400 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 401 [1/1] (3.85ns)   --->   "%mul_ln1192_2 = mul i62 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 401 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 3.85> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 402 [1/2] (3.61ns)   --->   "%mul_ln1192_4 = mul i78 %sext_ln1192_4, %sext_ln1192_3" [firmware/myproject.cpp:53]   --->   Operation 402 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.61> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 403 [1/1] (1.17ns)   --->   "%ret_V_48 = add i70 %mul_ln1192_7, -18014398509481984000" [firmware/myproject.cpp:54]   --->   Operation 403 'add' 'ret_V_48' <Predicate = true> <Delay = 1.17> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i14 @_ssdm_op_PartSelect.i14.i70.i32.i32(i70 %ret_V_48, i32 56, i32 69)" [firmware/myproject.cpp:54]   --->   Operation 404 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.22>
ST_16 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_4_V), !map !262"   --->   Operation 405 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 406 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_3_V), !map !268"   --->   Operation 406 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_2_V), !map !274"   --->   Operation 407 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_1_V), !map !280"   --->   Operation 408 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_0_V), !map !286"   --->   Operation 409 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i224* %x_V), !map !292"   --->   Operation 410 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 411 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 412 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i224* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 412 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %y_0_V, i14* %y_1_V, i14* %y_2_V, i14* %y_3_V, i14* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 413 'specinterface' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 414 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 415 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_0_V, i14 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 415 'write' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 416 [1/1] (1.11ns)   --->   "%ret_V_36 = add i62 %mul_ln1192_2, -63050394783186944" [firmware/myproject.cpp:51]   --->   Operation 416 'add' 'ret_V_36' <Predicate = true> <Delay = 1.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i14 @_ssdm_op_PartSelect.i14.i62.i32.i32(i62 %ret_V_36, i32 48, i32 61)" [firmware/myproject.cpp:51]   --->   Operation 417 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 418 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_1_V, i14 %trunc_ln708_3)" [firmware/myproject.cpp:51]   --->   Operation 418 'write' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 419 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_2_V, i14 %trunc_ln708_5)" [firmware/myproject.cpp:52]   --->   Operation 419 'write' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 420 [1/1] (1.22ns)   --->   "%ret_V_44 = add i78 %mul_ln1192_4, -4519452298058840145920" [firmware/myproject.cpp:53]   --->   Operation 420 'add' 'ret_V_44' <Predicate = true> <Delay = 1.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i78.i32.i32(i78 %ret_V_44, i32 64, i32 77)" [firmware/myproject.cpp:53]   --->   Operation 421 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_3_V, i14 %trunc_ln708_8)" [firmware/myproject.cpp:53]   --->   Operation 422 'write' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 423 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_4_V, i14 %trunc_ln708_11)" [firmware/myproject.cpp:54]   --->   Operation 423 'write' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 424 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 424 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 00000000000000000]
p_Val2_9           (partselect    ) [ 01111111111110000]
p_Val2_3           (partselect    ) [ 01111111111000000]
p_Val2_1           (partselect    ) [ 01111111111000000]
p_Val2_2           (partselect    ) [ 01111111111000000]
add_ln703          (add           ) [ 01111111111000000]
sext_ln1192        (sext          ) [ 00000000000000000]
mul_ln1192         (mul           ) [ 01100000000000000]
trunc_ln51         (trunc         ) [ 01111111110000000]
sub_ln703_1        (sub           ) [ 01111111111000000]
add_ln703_2        (add           ) [ 01111111111000000]
p_Val2_20          (partselect    ) [ 01111111110000000]
sext_ln700         (sext          ) [ 00000000000000000]
sext_ln1118_1      (sext          ) [ 01011111111000000]
mul_ln1192_1       (mul           ) [ 00000000000000000]
add_ln1192         (add           ) [ 00000000000000000]
ret_V_33           (add           ) [ 00000000000000000]
trunc_ln           (partselect    ) [ 01011111111100000]
r_V_50             (mul           ) [ 00000000000000000]
trunc_ln708_2      (partselect    ) [ 01011111111100000]
mul_ln700_4        (mul           ) [ 00000000000000000]
rhs_V_7            (bitconcatenate) [ 00000000000000000]
ret_V_45           (add           ) [ 00000000000000000]
trunc_ln708_9      (partselect    ) [ 01011111111100000]
sext_ln703         (sext          ) [ 00000000000000000]
lhs_V_3            (sext          ) [ 01001111110000000]
sub_ln703          (sub           ) [ 00000000000000000]
add_ln703_1        (add           ) [ 01001111111100000]
sext_ln1116_5      (sext          ) [ 00000000000000000]
rhs_V_4            (sext          ) [ 01001000000000000]
ret_V_38           (sub           ) [ 00000000000000000]
lhs_V_5            (sext          ) [ 00000000000000000]
ret_V_15           (add           ) [ 00000000000000000]
sext_ln1118_13     (sext          ) [ 00000000000000000]
lhs_V_6            (bitconcatenate) [ 00000000000000000]
mul_ln1193         (mul           ) [ 00000000000000000]
ret_V_39           (sub           ) [ 00000000000000000]
trunc_ln708_4      (partselect    ) [ 01001111111110000]
mul_ln1192_3       (mul           ) [ 00000000000000000]
ret_V_42           (add           ) [ 00000000000000000]
trunc_ln708_6      (partselect    ) [ 01001111111110000]
mul_ln703_2        (mul           ) [ 00000000000000000]
ret_V_22           (add           ) [ 01001000000000000]
mul_ln1192_5       (mul           ) [ 00000000000000000]
ret_V_46           (add           ) [ 00000000000000000]
trunc_ln708_s      (partselect    ) [ 01001111111110000]
r_V_4              (sext          ) [ 01000111110000000]
add_ln703_3        (add           ) [ 01000111111111000]
sext_ln700_8       (sext          ) [ 00000000000000000]
sext_ln700_9       (sext          ) [ 00000000000000000]
mul_ln700_3        (mul           ) [ 00000000000000000]
rhs_V_6            (bitconcatenate) [ 00000000000000000]
ret_V_43           (add           ) [ 00000000000000000]
trunc_ln708_7      (partselect    ) [ 01000111111111000]
add_ln1192_20      (add           ) [ 00000000000000000]
sext_ln1192_8      (sext          ) [ 00000000000000000]
mul_ln1192_6       (mul           ) [ 00000000000000000]
ret_V_47           (add           ) [ 00000000000000000]
trunc_ln708_10     (partselect    ) [ 01000111111111000]
rhs_V_3            (sext          ) [ 00000000000000000]
ret_V_37           (sub           ) [ 01000000001100000]
sext_ln703_1       (sext          ) [ 00000000000000000]
mul_ln703          (mul           ) [ 01000000001000000]
call_ret_i         (call          ) [ 00000000000000000]
outsin_V           (extractvalue  ) [ 01000000001000000]
r_V_49             (sub           ) [ 00000000000000000]
call_ret_i4        (call          ) [ 00000000000000000]
outcos_V_9         (extractvalue  ) [ 00000000000000000]
sext_ln703_6       (sext          ) [ 00000000000000000]
ret_V_35           (sub           ) [ 00000000000000000]
ret_V              (add           ) [ 01000000001100000]
call_ret_i8        (call          ) [ 00000000000000000]
outcos_V_10        (extractvalue  ) [ 01000000001100000]
outcos_V_4         (extractvalue  ) [ 01000000001111110]
r_V_22             (sext          ) [ 00000000000000000]
r_V_23             (mul           ) [ 01000000001000000]
lhs_V_4            (sext          ) [ 00000000000000000]
ret_V_13           (add           ) [ 00000000000000000]
r_V_25             (sext          ) [ 00000000000000000]
r_V_26             (mul           ) [ 01000000001000000]
outsin_V_13        (extractvalue  ) [ 00000000000000000]
sext_ln703_12      (sext          ) [ 00000000000000000]
ret_V_18           (add           ) [ 01000000001000000]
r_V_14             (sext          ) [ 00000000000000000]
sext_ln1118_2      (sext          ) [ 00000000000000000]
r_V_46             (mul           ) [ 00000000000000000]
sext_ln703_2       (sext          ) [ 00000000000000000]
ret_V_31           (add           ) [ 01000000000100000]
call_ret_i1        (call          ) [ 00000000000000000]
outcos_V           (extractvalue  ) [ 01000000000100000]
r_V_17             (sext          ) [ 00000000000000000]
call_ret_i5        (call          ) [ 00000000000000000]
outcos_V_2         (extractvalue  ) [ 01000000000100000]
call_ret_i6        (call          ) [ 00000000000000000]
outsin_V_10        (extractvalue  ) [ 01000000000100000]
r_V_15             (mul           ) [ 00000000000000000]
trunc_ln1118       (trunc         ) [ 00000000000000000]
shl_ln1118_1       (bitconcatenate) [ 00000000000000000]
tmp                (bitconcatenate) [ 00000000000000000]
shl_ln1118_2       (bitconcatenate) [ 00000000000000000]
sext_ln1118        (sext          ) [ 00000000000000000]
shl_ln1118_3       (bitconcatenate) [ 00000000000000000]
sext_ln1118_8      (sext          ) [ 00000000000000000]
r_V_53             (sub           ) [ 00000000000000000]
rhs_V_2            (bitconcatenate) [ 00000000000000000]
sub_ln1192         (sub           ) [ 00000000000000000]
sext_ln1192_7      (sext          ) [ 00000000000000000]
r_V_18             (mul           ) [ 00000000000000000]
shl_ln1118_4       (bitconcatenate) [ 00000000000000000]
shl_ln1118_5       (bitconcatenate) [ 00000000000000000]
sext_ln1118_9      (sext          ) [ 00000000000000000]
r_V_19             (sub           ) [ 01000000000100000]
r_V_20             (sext          ) [ 00000000000000000]
sext_ln1118_10     (sext          ) [ 00000000000000000]
r_V_54             (mul           ) [ 00000000000000000]
lhs_V_2            (bitconcatenate) [ 00000000000000000]
sext_ln728_3       (sext          ) [ 00000000000000000]
ret_V_11           (add           ) [ 01000000000100000]
add_ln700_1        (add           ) [ 01000000000100000]
shl_ln1118_6       (bitconcatenate) [ 00000000000000000]
shl_ln1118_7       (bitconcatenate) [ 00000000000000000]
sext_ln1118_11     (sext          ) [ 00000000000000000]
r_V_24             (sub           ) [ 00000000000000000]
sext_ln1116_7      (sext          ) [ 00000000000000000]
sext_ln1118_12     (sext          ) [ 00000000000000000]
r_V_27             (mul           ) [ 01000000000100000]
r_V_28             (sext          ) [ 00000000000000000]
r_V_29             (mul           ) [ 01000000000100000]
mul_ln728          (mul           ) [ 01000000000100000]
sext_ln1116_9      (sext          ) [ 00000000000000000]
r_V_30             (mul           ) [ 01000000000100000]
sext_ln1193_1      (sext          ) [ 00000000000000000]
ret_V_30           (mul           ) [ 01000000000010000]
sext_ln1118_3      (sext          ) [ 00000000000000000]
r_V_47             (mul           ) [ 00000000000000000]
sext_ln703_3       (sext          ) [ 00000000000000000]
ret_V_32           (sub           ) [ 01000000000010000]
call_ret_i2        (call          ) [ 00000000000000000]
outsin_V_1         (extractvalue  ) [ 01000000000010000]
call_ret_i3        (call          ) [ 00000000000000000]
outsin_V_2         (extractvalue  ) [ 01000000000010000]
sext_ln703_7       (sext          ) [ 00000000000000000]
sext_ln703_8       (sext          ) [ 00000000000000000]
mul_ln703_1        (mul           ) [ 00000000000000000]
rhs_V_1            (bitconcatenate) [ 00000000000000000]
sext_ln728_1       (sext          ) [ 00000000000000000]
ret_V_8            (sub           ) [ 01000000000010000]
call_ret_i7        (call          ) [ 00000000000000000]
outsin_V_11        (extractvalue  ) [ 00000000000000000]
r_V_7              (sext          ) [ 00000000000000000]
r_V_51             (sub           ) [ 01000000000010000]
r_V_9              (sext          ) [ 00000000000000000]
r_V_52             (mul           ) [ 01000000000010000]
sext_ln700_4       (sext          ) [ 00000000000000000]
sext_ln700_5       (sext          ) [ 00000000000000000]
mul_ln700_1        (mul           ) [ 00000000000000000]
shl_ln1            (bitconcatenate) [ 00000000000000000]
sub_ln700          (sub           ) [ 01000000000010000]
sext_ln700_6       (sext          ) [ 00000000000000000]
sext_ln700_7       (sext          ) [ 00000000000000000]
mul_ln700_2        (mul           ) [ 01000000000010000]
sext_ln703_13      (sext          ) [ 00000000000000000]
lhs_V_7            (bitconcatenate) [ 00000000000000000]
mul_ln1193_1       (mul           ) [ 00000000000000000]
ret_V_41           (add           ) [ 01000000000010000]
sext_ln703_14      (sext          ) [ 00000000000000000]
ret_V_25           (add           ) [ 00000000000000000]
sext_ln1116_13     (sext          ) [ 00000000000000000]
r_V_37             (mul           ) [ 01000000000010000]
call_ret_i14       (call          ) [ 00000000000000000]
outsin_V_9         (extractvalue  ) [ 01000000000010000]
sext_ln703_4       (sext          ) [ 00000000000000000]
ret_V_4            (add           ) [ 00000000000000000]
sext_ln700_1       (sext          ) [ 00000000000000000]
sext_ln700_2       (sext          ) [ 00000000000000000]
mul_ln700          (mul           ) [ 00000000000000000]
lhs_V              (bitconcatenate) [ 00000000000000000]
sext_ln700_3       (sext          ) [ 00000000000000000]
add_ln700          (add           ) [ 00000000000000000]
r_V                (sext          ) [ 00000000000000000]
r_V_48             (mul           ) [ 00000000000000000]
rhs_V              (bitconcatenate) [ 00000000000000000]
sext_ln728         (sext          ) [ 00000000000000000]
ret_V_34           (add           ) [ 00000000000000000]
trunc_ln708_1      (partselect    ) [ 01000000000001111]
lhs_V_1            (bitconcatenate) [ 00000000000000000]
sext_ln728_2       (sext          ) [ 00000000000000000]
ret_V_9            (add           ) [ 00000000000000000]
sext_ln1116        (sext          ) [ 00000000000000000]
sext_ln1118_5      (sext          ) [ 00000000000000000]
r_V_11             (mul           ) [ 01000000000001000]
call_ret_i9        (call          ) [ 00000000000000000]
outsin_V_5         (extractvalue  ) [ 01000000000001000]
shl_ln700_1        (bitconcatenate) [ 00000000000000000]
sub_ln700_1        (sub           ) [ 00000000000000000]
call_ret_i11       (call          ) [ 00000000000000000]
outsin_V_12        (extractvalue  ) [ 00000000000000000]
rhs_V_5            (bitconcatenate) [ 00000000000000000]
sext_ln728_4       (sext          ) [ 00000000000000000]
ret_V_40           (add           ) [ 00000000000000000]
trunc_ln708_5      (partselect    ) [ 01000000000001111]
ret_V_20           (add           ) [ 00000000000000000]
sext_ln1116_10     (sext          ) [ 00000000000000000]
sext_ln1118_14     (sext          ) [ 00000000000000000]
r_V_31             (mul           ) [ 01000000000001000]
call_ret_i12       (call          ) [ 00000000000000000]
outcos_V_5         (extractvalue  ) [ 00000000000000000]
r_V_32             (sext          ) [ 00000000000000000]
r_V_33             (mul           ) [ 01000000000001000]
r_V_38             (sext          ) [ 00000000000000000]
r_V_39             (mul           ) [ 00000000000000000]
sext_ln1116_15     (sext          ) [ 00000000000000000]
sext_ln1118_17     (sext          ) [ 00000000000000000]
r_V_40             (mul           ) [ 01000000000001000]
call_ret_i15       (call          ) [ 00000000000000000]
outcos_V_7         (extractvalue  ) [ 00000000000000000]
r_V_41             (sext          ) [ 00000000000000000]
r_V_42             (mul           ) [ 01000000000001000]
sext_ln1116_1      (sext          ) [ 00000000000000000]
sext_ln1118_6      (sext          ) [ 00000000000000000]
r_V_12             (mul           ) [ 01000000000000100]
call_ret_i10       (call          ) [ 00000000000000000]
outsin_V_6         (extractvalue  ) [ 01000000000000100]
sext_ln1118_15     (sext          ) [ 00000000000000000]
sext_ln1118_16     (sext          ) [ 00000000000000000]
r_V_34             (mul           ) [ 01000000000000100]
call_ret_i13       (call          ) [ 00000000000000000]
outcos_V_6         (extractvalue  ) [ 00000000000000000]
r_V_35             (sext          ) [ 00000000000000000]
r_V_36             (mul           ) [ 01000000000000100]
sext_ln1116_17     (sext          ) [ 00000000000000000]
sext_ln1118_18     (sext          ) [ 00000000000000000]
r_V_43             (mul           ) [ 01000000000000100]
call_ret_i16       (call          ) [ 00000000000000000]
outcos_V_8         (extractvalue  ) [ 00000000000000000]
r_V_44             (sext          ) [ 00000000000000000]
r_V_45             (mul           ) [ 01000000000000100]
sext_ln1116_2      (sext          ) [ 00000000000000000]
sext_ln1118_7      (sext          ) [ 00000000000000000]
r_V_13             (mul           ) [ 01000000000000010]
sext_ln1192_3      (sext          ) [ 01000000000000010]
sext_ln1192_4      (sext          ) [ 01000000000000010]
sext_ln1192_5      (sext          ) [ 00000000000000000]
sext_ln1192_6      (sext          ) [ 00000000000000000]
mul_ln1192_7       (mul           ) [ 01000000000000010]
sext_ln1192_1      (sext          ) [ 00000000000000000]
sext_ln1192_2      (sext          ) [ 00000000000000000]
mul_ln1192_2       (mul           ) [ 01000000000000001]
mul_ln1192_4       (mul           ) [ 01000000000000001]
ret_V_48           (add           ) [ 00000000000000000]
trunc_ln708_11     (partselect    ) [ 01000000000000001]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
spectopmodule_ln0  (spectopmodule ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specinterface_ln32 (specinterface ) [ 00000000000000000]
specpipeline_ln33  (specpipeline  ) [ 00000000000000000]
write_ln50         (write         ) [ 00000000000000000]
ret_V_36           (add           ) [ 00000000000000000]
trunc_ln708_3      (partselect    ) [ 00000000000000000]
write_ln51         (write         ) [ 00000000000000000]
write_ln52         (write         ) [ 00000000000000000]
ret_V_44           (add           ) [ 00000000000000000]
trunc_ln708_8      (partselect    ) [ 00000000000000000]
write_ln53         (write         ) [ 00000000000000000]
write_ln54         (write         ) [ 00000000000000000]
ret_ln56           (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i224P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i224.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<14, 6>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i14.i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i28.i2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i26.i4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i14.i4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i27.i19.i8"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i30.i16"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i22.i8"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i21.i8"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i20.i8"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i11.i8"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i46.i16"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i58.i10.i48"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i62.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i70.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i14P"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i78.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1004" name="x_V_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="224" slack="0"/>
<pin id="196" dir="0" index="1" bw="224" slack="0"/>
<pin id="197" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="write_ln50_write_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="14" slack="0"/>
<pin id="203" dir="0" index="2" bw="14" slack="4"/>
<pin id="204" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/16 "/>
</bind>
</comp>

<comp id="207" class="1004" name="write_ln51_write_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="14" slack="0"/>
<pin id="210" dir="0" index="2" bw="14" slack="0"/>
<pin id="211" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/16 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln52_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="14" slack="0"/>
<pin id="217" dir="0" index="2" bw="14" slack="4"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/16 "/>
</bind>
</comp>

<comp id="221" class="1004" name="write_ln53_write_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="14" slack="0"/>
<pin id="224" dir="0" index="2" bw="14" slack="0"/>
<pin id="225" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/16 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln54_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="14" slack="0"/>
<pin id="231" dir="0" index="2" bw="14" slack="1"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/16 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_generic_sincos_14_6_s_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="20" slack="0"/>
<pin id="237" dir="0" index="1" bw="14" slack="0"/>
<pin id="238" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_generic_sincos_14_6_s_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="20" slack="0"/>
<pin id="242" dir="0" index="1" bw="14" slack="0"/>
<pin id="243" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i4/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_generic_sincos_14_6_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="20" slack="0"/>
<pin id="247" dir="0" index="1" bw="14" slack="0"/>
<pin id="248" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i8/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_generic_sincos_14_6_s_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="20" slack="0"/>
<pin id="252" dir="0" index="1" bw="14" slack="1"/>
<pin id="253" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i1/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_generic_sincos_14_6_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="20" slack="0"/>
<pin id="257" dir="0" index="1" bw="14" slack="1"/>
<pin id="258" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i5/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_generic_sincos_14_6_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="20" slack="0"/>
<pin id="262" dir="0" index="1" bw="14" slack="1"/>
<pin id="263" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i6/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_generic_sincos_14_6_s_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="20" slack="0"/>
<pin id="267" dir="0" index="1" bw="14" slack="1"/>
<pin id="268" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_generic_sincos_14_6_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="20" slack="0"/>
<pin id="272" dir="0" index="1" bw="14" slack="0"/>
<pin id="273" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i3/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_generic_sincos_14_6_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="20" slack="0"/>
<pin id="277" dir="0" index="1" bw="14" slack="1"/>
<pin id="278" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i7/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_generic_sincos_14_6_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="20" slack="0"/>
<pin id="282" dir="0" index="1" bw="14" slack="1"/>
<pin id="283" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i14/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_generic_sincos_14_6_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="20" slack="0"/>
<pin id="287" dir="0" index="1" bw="14" slack="3"/>
<pin id="288" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i9/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_generic_sincos_14_6_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="20" slack="0"/>
<pin id="292" dir="0" index="1" bw="14" slack="1"/>
<pin id="293" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i11/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_generic_sincos_14_6_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="20" slack="0"/>
<pin id="297" dir="0" index="1" bw="14" slack="1"/>
<pin id="298" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i12/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_generic_sincos_14_6_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="20" slack="0"/>
<pin id="302" dir="0" index="1" bw="14" slack="1"/>
<pin id="303" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i15/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_generic_sincos_14_6_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="20" slack="0"/>
<pin id="307" dir="0" index="1" bw="14" slack="1"/>
<pin id="308" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i10/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_generic_sincos_14_6_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="20" slack="0"/>
<pin id="312" dir="0" index="1" bw="14" slack="1"/>
<pin id="313" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i13/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_generic_sincos_14_6_s_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="20" slack="0"/>
<pin id="317" dir="0" index="1" bw="14" slack="1"/>
<pin id="318" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i16/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_Val2_9_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="14" slack="0"/>
<pin id="322" dir="0" index="1" bw="224" slack="0"/>
<pin id="323" dir="0" index="2" bw="9" slack="0"/>
<pin id="324" dir="0" index="3" bw="9" slack="0"/>
<pin id="325" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Val2_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="14" slack="0"/>
<pin id="332" dir="0" index="1" bw="224" slack="0"/>
<pin id="333" dir="0" index="2" bw="7" slack="0"/>
<pin id="334" dir="0" index="3" bw="8" slack="0"/>
<pin id="335" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Val2_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="14" slack="0"/>
<pin id="342" dir="0" index="1" bw="224" slack="0"/>
<pin id="343" dir="0" index="2" bw="9" slack="0"/>
<pin id="344" dir="0" index="3" bw="9" slack="0"/>
<pin id="345" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_Val2_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="14" slack="0"/>
<pin id="352" dir="0" index="1" bw="224" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="0" index="3" bw="7" slack="0"/>
<pin id="355" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln703_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="14" slack="0"/>
<pin id="363" dir="0" index="1" bw="14" slack="0"/>
<pin id="364" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sext_ln1192_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="14" slack="0"/>
<pin id="369" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln51_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="224" slack="0"/>
<pin id="373" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sub_ln703_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="14" slack="0"/>
<pin id="378" dir="0" index="1" bw="14" slack="0"/>
<pin id="379" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln703_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="p_Val2_20_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="0"/>
<pin id="390" dir="0" index="1" bw="224" slack="0"/>
<pin id="391" dir="0" index="2" bw="7" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_20/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln700_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="14" slack="1"/>
<pin id="401" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln1118_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="14" slack="1"/>
<pin id="404" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="ret_V_33_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="22" slack="0"/>
<pin id="407" dir="0" index="1" bw="17" slack="0"/>
<pin id="408" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_33/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="0"/>
<pin id="412" dir="0" index="1" bw="22" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="0" index="3" bw="6" slack="0"/>
<pin id="415" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln708_2_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="14" slack="0"/>
<pin id="422" dir="0" index="1" bw="22" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="rhs_V_7_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="22" slack="0"/>
<pin id="431" dir="0" index="1" bw="14" slack="1"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_7/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln708_9_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="14" slack="0"/>
<pin id="438" dir="0" index="1" bw="22" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="0" index="3" bw="6" slack="0"/>
<pin id="441" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln703_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="14" slack="2"/>
<pin id="447" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="lhs_V_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="14" slack="2"/>
<pin id="450" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_3/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sub_ln703_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="14" slack="2"/>
<pin id="453" dir="0" index="1" bw="14" slack="2"/>
<pin id="454" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln703_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="14" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln1116_5_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="14" slack="2"/>
<pin id="464" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="rhs_V_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="14" slack="2"/>
<pin id="467" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="ret_V_38_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="0"/>
<pin id="470" dir="0" index="1" bw="14" slack="0"/>
<pin id="471" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_38/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="lhs_V_5_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="15" slack="0"/>
<pin id="476" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="ret_V_15_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="15" slack="0"/>
<pin id="480" dir="0" index="1" bw="9" slack="0"/>
<pin id="481" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln1118_13_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/3 "/>
</bind>
</comp>

<comp id="488" class="1004" name="lhs_V_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="22" slack="0"/>
<pin id="490" dir="0" index="1" bw="14" slack="2"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln708_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="14" slack="0"/>
<pin id="497" dir="0" index="1" bw="22" slack="0"/>
<pin id="498" dir="0" index="2" bw="5" slack="0"/>
<pin id="499" dir="0" index="3" bw="6" slack="0"/>
<pin id="500" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln708_6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="14" slack="0"/>
<pin id="506" dir="0" index="1" bw="22" slack="0"/>
<pin id="507" dir="0" index="2" bw="5" slack="0"/>
<pin id="508" dir="0" index="3" bw="6" slack="0"/>
<pin id="509" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln708_s_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="14" slack="0"/>
<pin id="515" dir="0" index="1" bw="22" slack="0"/>
<pin id="516" dir="0" index="2" bw="5" slack="0"/>
<pin id="517" dir="0" index="3" bw="6" slack="0"/>
<pin id="518" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="r_V_4_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="14" slack="3"/>
<pin id="524" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_4/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln703_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="14" slack="3"/>
<pin id="527" dir="0" index="1" bw="5" slack="0"/>
<pin id="528" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sext_ln700_8_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="14" slack="3"/>
<pin id="532" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_8/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sext_ln700_9_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="24" slack="1"/>
<pin id="535" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_9/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="rhs_V_6_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="30" slack="0"/>
<pin id="538" dir="0" index="1" bw="14" slack="3"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_6/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln708_7_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="0"/>
<pin id="545" dir="0" index="1" bw="30" slack="0"/>
<pin id="546" dir="0" index="2" bw="6" slack="0"/>
<pin id="547" dir="0" index="3" bw="6" slack="0"/>
<pin id="548" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="trunc_ln708_10_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="14" slack="0"/>
<pin id="554" dir="0" index="1" bw="22" slack="0"/>
<pin id="555" dir="0" index="2" bw="5" slack="0"/>
<pin id="556" dir="0" index="3" bw="6" slack="0"/>
<pin id="557" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="rhs_V_3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="14" slack="8"/>
<pin id="563" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/9 "/>
</bind>
</comp>

<comp id="564" class="1004" name="ret_V_37_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="14" slack="6"/>
<pin id="566" dir="0" index="1" bw="14" slack="0"/>
<pin id="567" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_37/9 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sext_ln703_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="14" slack="8"/>
<pin id="571" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/9 "/>
</bind>
</comp>

<comp id="572" class="1004" name="outsin_V_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="20" slack="0"/>
<pin id="574" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V/9 "/>
</bind>
</comp>

<comp id="576" class="1004" name="r_V_49_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="14" slack="5"/>
<pin id="579" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_49/9 "/>
</bind>
</comp>

<comp id="581" class="1004" name="outcos_V_9_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="20" slack="0"/>
<pin id="583" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_9/9 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln703_6_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="0"/>
<pin id="587" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/9 "/>
</bind>
</comp>

<comp id="589" class="1004" name="ret_V_35_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="15" slack="0"/>
<pin id="591" dir="0" index="1" bw="10" slack="0"/>
<pin id="592" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/9 "/>
</bind>
</comp>

<comp id="595" class="1004" name="ret_V_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="15" slack="0"/>
<pin id="597" dir="0" index="1" bw="11" slack="0"/>
<pin id="598" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/9 "/>
</bind>
</comp>

<comp id="601" class="1004" name="outcos_V_10_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="20" slack="0"/>
<pin id="603" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_10/9 "/>
</bind>
</comp>

<comp id="605" class="1004" name="outcos_V_4_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="20" slack="0"/>
<pin id="607" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_4/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="r_V_22_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="14" slack="8"/>
<pin id="611" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_22/9 "/>
</bind>
</comp>

<comp id="612" class="1004" name="lhs_V_4_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="15" slack="0"/>
<pin id="614" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/9 "/>
</bind>
</comp>

<comp id="616" class="1004" name="ret_V_13_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="15" slack="0"/>
<pin id="618" dir="0" index="1" bw="9" slack="0"/>
<pin id="619" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/9 "/>
</bind>
</comp>

<comp id="622" class="1004" name="r_V_25_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_25/9 "/>
</bind>
</comp>

<comp id="626" class="1004" name="outsin_V_13_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="20" slack="0"/>
<pin id="628" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_13/9 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln703_12_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_12/9 "/>
</bind>
</comp>

<comp id="634" class="1004" name="ret_V_18_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_18/9 "/>
</bind>
</comp>

<comp id="640" class="1004" name="r_V_14_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="14" slack="9"/>
<pin id="642" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_14/10 "/>
</bind>
</comp>

<comp id="643" class="1004" name="sext_ln1118_2_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="1"/>
<pin id="645" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="outcos_V_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="20" slack="0"/>
<pin id="648" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="r_V_17_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="14" slack="9"/>
<pin id="652" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_17/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="outcos_V_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="20" slack="0"/>
<pin id="655" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_2/10 "/>
</bind>
</comp>

<comp id="657" class="1004" name="outsin_V_10_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="20" slack="0"/>
<pin id="659" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_10/10 "/>
</bind>
</comp>

<comp id="661" class="1004" name="trunc_ln1118_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="28" slack="0"/>
<pin id="663" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/10 "/>
</bind>
</comp>

<comp id="664" class="1004" name="shl_ln1118_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="30" slack="0"/>
<pin id="666" dir="0" index="1" bw="28" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/10 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="30" slack="0"/>
<pin id="673" dir="0" index="1" bw="26" slack="0"/>
<pin id="674" dir="0" index="2" bw="1" slack="0"/>
<pin id="675" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="679" class="1004" name="shl_ln1118_2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="18" slack="0"/>
<pin id="681" dir="0" index="1" bw="14" slack="9"/>
<pin id="682" dir="0" index="2" bw="1" slack="0"/>
<pin id="683" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/10 "/>
</bind>
</comp>

<comp id="686" class="1004" name="sext_ln1118_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="18" slack="0"/>
<pin id="688" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/10 "/>
</bind>
</comp>

<comp id="690" class="1004" name="shl_ln1118_3_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="0"/>
<pin id="692" dir="0" index="1" bw="14" slack="9"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/10 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln1118_8_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="0"/>
<pin id="699" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/10 "/>
</bind>
</comp>

<comp id="701" class="1004" name="r_V_53_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="18" slack="0"/>
<pin id="703" dir="0" index="1" bw="16" slack="0"/>
<pin id="704" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_53/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="rhs_V_2_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="27" slack="0"/>
<pin id="709" dir="0" index="1" bw="19" slack="0"/>
<pin id="710" dir="0" index="2" bw="1" slack="0"/>
<pin id="711" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/10 "/>
</bind>
</comp>

<comp id="715" class="1004" name="sub_ln1192_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="30" slack="0"/>
<pin id="717" dir="0" index="1" bw="30" slack="0"/>
<pin id="718" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/10 "/>
</bind>
</comp>

<comp id="721" class="1004" name="sext_ln1192_7_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="27" slack="0"/>
<pin id="723" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/10 "/>
</bind>
</comp>

<comp id="725" class="1004" name="shl_ln1118_4_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="28" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/10 "/>
</bind>
</comp>

<comp id="732" class="1004" name="shl_ln1118_5_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="30" slack="0"/>
<pin id="734" dir="0" index="1" bw="28" slack="0"/>
<pin id="735" dir="0" index="2" bw="1" slack="0"/>
<pin id="736" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/10 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln1118_9_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="30" slack="0"/>
<pin id="741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/10 "/>
</bind>
</comp>

<comp id="743" class="1004" name="r_V_19_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="0" index="1" bw="30" slack="0"/>
<pin id="746" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_19/10 "/>
</bind>
</comp>

<comp id="749" class="1004" name="r_V_20_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="14" slack="9"/>
<pin id="751" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_20/10 "/>
</bind>
</comp>

<comp id="752" class="1004" name="sext_ln1118_10_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="10" slack="1"/>
<pin id="754" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/10 "/>
</bind>
</comp>

<comp id="755" class="1004" name="lhs_V_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="22" slack="0"/>
<pin id="757" dir="0" index="1" bw="14" slack="9"/>
<pin id="758" dir="0" index="2" bw="1" slack="0"/>
<pin id="759" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/10 "/>
</bind>
</comp>

<comp id="762" class="1004" name="sext_ln728_3_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="22" slack="0"/>
<pin id="764" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/10 "/>
</bind>
</comp>

<comp id="766" class="1004" name="add_ln700_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="30" slack="0"/>
<pin id="768" dir="0" index="1" bw="27" slack="0"/>
<pin id="769" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/10 "/>
</bind>
</comp>

<comp id="772" class="1004" name="shl_ln1118_6_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="0" index="1" bw="28" slack="1"/>
<pin id="775" dir="0" index="2" bw="1" slack="0"/>
<pin id="776" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/10 "/>
</bind>
</comp>

<comp id="779" class="1004" name="shl_ln1118_7_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="30" slack="0"/>
<pin id="781" dir="0" index="1" bw="28" slack="1"/>
<pin id="782" dir="0" index="2" bw="1" slack="0"/>
<pin id="783" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="sext_ln1118_11_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="30" slack="0"/>
<pin id="788" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="r_V_24_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="0"/>
<pin id="792" dir="0" index="1" bw="30" slack="0"/>
<pin id="793" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_24/10 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sext_ln1116_7_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_7/10 "/>
</bind>
</comp>

<comp id="800" class="1004" name="sext_ln1118_12_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/10 "/>
</bind>
</comp>

<comp id="803" class="1004" name="r_V_27_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="32" slack="0"/>
<pin id="806" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/10 "/>
</bind>
</comp>

<comp id="809" class="1004" name="r_V_28_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="10" slack="1"/>
<pin id="811" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_28/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="r_V_29_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="10" slack="0"/>
<pin id="814" dir="0" index="1" bw="10" slack="0"/>
<pin id="815" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_29/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="sext_ln1116_9_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="11" slack="1"/>
<pin id="820" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_9/10 "/>
</bind>
</comp>

<comp id="821" class="1004" name="sext_ln1193_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="15" slack="2"/>
<pin id="823" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1193_1/11 "/>
</bind>
</comp>

<comp id="824" class="1004" name="sext_ln1118_3_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="1"/>
<pin id="826" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/11 "/>
</bind>
</comp>

<comp id="827" class="1004" name="outsin_V_1_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="20" slack="0"/>
<pin id="829" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_1/11 "/>
</bind>
</comp>

<comp id="831" class="1004" name="outsin_V_2_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="20" slack="0"/>
<pin id="833" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_2/11 "/>
</bind>
</comp>

<comp id="835" class="1004" name="sext_ln703_7_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="15" slack="2"/>
<pin id="837" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/11 "/>
</bind>
</comp>

<comp id="838" class="1004" name="sext_ln703_8_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="10" slack="1"/>
<pin id="840" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_8/11 "/>
</bind>
</comp>

<comp id="841" class="1004" name="rhs_V_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="18" slack="0"/>
<pin id="843" dir="0" index="1" bw="10" slack="1"/>
<pin id="844" dir="0" index="2" bw="1" slack="0"/>
<pin id="845" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/11 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sext_ln728_1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="18" slack="0"/>
<pin id="850" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/11 "/>
</bind>
</comp>

<comp id="852" class="1004" name="outsin_V_11_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="20" slack="0"/>
<pin id="854" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_11/11 "/>
</bind>
</comp>

<comp id="856" class="1004" name="r_V_7_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="10" slack="0"/>
<pin id="858" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/11 "/>
</bind>
</comp>

<comp id="860" class="1004" name="r_V_51_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="10" slack="0"/>
<pin id="863" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_51/11 "/>
</bind>
</comp>

<comp id="866" class="1004" name="r_V_9_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="10" slack="2"/>
<pin id="868" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_9/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="r_V_52_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="0"/>
<pin id="871" dir="0" index="1" bw="10" slack="0"/>
<pin id="872" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_52/11 "/>
</bind>
</comp>

<comp id="875" class="1004" name="sext_ln700_4_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/11 "/>
</bind>
</comp>

<comp id="878" class="1004" name="sext_ln700_5_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="24" slack="1"/>
<pin id="880" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/11 "/>
</bind>
</comp>

<comp id="881" class="1004" name="mul_ln700_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="24" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/11 "/>
</bind>
</comp>

<comp id="887" class="1004" name="shl_ln1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="46" slack="0"/>
<pin id="889" dir="0" index="1" bw="30" slack="1"/>
<pin id="890" dir="0" index="2" bw="1" slack="0"/>
<pin id="891" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/11 "/>
</bind>
</comp>

<comp id="894" class="1004" name="sub_ln700_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="46" slack="0"/>
<pin id="896" dir="0" index="1" bw="46" slack="0"/>
<pin id="897" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700/11 "/>
</bind>
</comp>

<comp id="900" class="1004" name="sext_ln700_6_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="60" slack="1"/>
<pin id="902" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_6/11 "/>
</bind>
</comp>

<comp id="903" class="1004" name="sext_ln700_7_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="20" slack="1"/>
<pin id="905" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_7/11 "/>
</bind>
</comp>

<comp id="906" class="1004" name="mul_ln700_2_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="20" slack="0"/>
<pin id="908" dir="0" index="1" bw="60" slack="0"/>
<pin id="909" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/11 "/>
</bind>
</comp>

<comp id="912" class="1004" name="sext_ln703_13_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="22" slack="1"/>
<pin id="914" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_13/11 "/>
</bind>
</comp>

<comp id="915" class="1004" name="lhs_V_7_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="30" slack="0"/>
<pin id="917" dir="0" index="1" bw="22" slack="1"/>
<pin id="918" dir="0" index="2" bw="1" slack="0"/>
<pin id="919" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/11 "/>
</bind>
</comp>

<comp id="922" class="1004" name="sext_ln703_14_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="10" slack="2"/>
<pin id="924" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_14/11 "/>
</bind>
</comp>

<comp id="925" class="1004" name="ret_V_25_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="10" slack="0"/>
<pin id="927" dir="0" index="1" bw="8" slack="0"/>
<pin id="928" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/11 "/>
</bind>
</comp>

<comp id="931" class="1004" name="sext_ln1116_13_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="11" slack="0"/>
<pin id="933" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_13/11 "/>
</bind>
</comp>

<comp id="935" class="1004" name="outsin_V_9_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="20" slack="0"/>
<pin id="937" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_9/11 "/>
</bind>
</comp>

<comp id="939" class="1004" name="sext_ln703_4_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="19" slack="1"/>
<pin id="941" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/12 "/>
</bind>
</comp>

<comp id="942" class="1004" name="sext_ln700_2_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="10" slack="1"/>
<pin id="944" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/12 "/>
</bind>
</comp>

<comp id="945" class="1004" name="lhs_V_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="29" slack="0"/>
<pin id="947" dir="0" index="1" bw="21" slack="1"/>
<pin id="948" dir="0" index="2" bw="1" slack="0"/>
<pin id="949" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/12 "/>
</bind>
</comp>

<comp id="952" class="1004" name="sext_ln700_3_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="29" slack="0"/>
<pin id="954" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/12 "/>
</bind>
</comp>

<comp id="956" class="1004" name="r_V_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="10" slack="1"/>
<pin id="958" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/12 "/>
</bind>
</comp>

<comp id="959" class="1004" name="r_V_48_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="10" slack="0"/>
<pin id="961" dir="0" index="1" bw="10" slack="0"/>
<pin id="962" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_48/12 "/>
</bind>
</comp>

<comp id="965" class="1004" name="rhs_V_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="28" slack="0"/>
<pin id="967" dir="0" index="1" bw="20" slack="0"/>
<pin id="968" dir="0" index="2" bw="1" slack="0"/>
<pin id="969" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/12 "/>
</bind>
</comp>

<comp id="973" class="1004" name="sext_ln728_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="28" slack="0"/>
<pin id="975" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/12 "/>
</bind>
</comp>

<comp id="977" class="1004" name="ret_V_34_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="30" slack="0"/>
<pin id="979" dir="0" index="1" bw="28" slack="0"/>
<pin id="980" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/12 "/>
</bind>
</comp>

<comp id="982" class="1004" name="trunc_ln708_1_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="14" slack="0"/>
<pin id="984" dir="0" index="1" bw="30" slack="0"/>
<pin id="985" dir="0" index="2" bw="6" slack="0"/>
<pin id="986" dir="0" index="3" bw="6" slack="0"/>
<pin id="987" dir="1" index="4" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/12 "/>
</bind>
</comp>

<comp id="992" class="1004" name="lhs_V_1_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="19" slack="0"/>
<pin id="994" dir="0" index="1" bw="11" slack="1"/>
<pin id="995" dir="0" index="2" bw="1" slack="0"/>
<pin id="996" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/12 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln728_2_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="19" slack="0"/>
<pin id="1001" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/12 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="ret_V_9_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="20" slack="1"/>
<pin id="1005" dir="0" index="1" bw="19" slack="0"/>
<pin id="1006" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_9/12 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="sext_ln1116_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="24" slack="1"/>
<pin id="1010" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/12 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sext_ln1118_5_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="20" slack="0"/>
<pin id="1013" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/12 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="r_V_11_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="20" slack="0"/>
<pin id="1017" dir="0" index="1" bw="24" slack="0"/>
<pin id="1018" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_11/12 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="outsin_V_5_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="20" slack="0"/>
<pin id="1023" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_5/12 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="shl_ln700_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="62" slack="0"/>
<pin id="1027" dir="0" index="1" bw="46" slack="1"/>
<pin id="1028" dir="0" index="2" bw="1" slack="0"/>
<pin id="1029" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln700_1/12 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="sub_ln700_1_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="62" slack="0"/>
<pin id="1034" dir="0" index="1" bw="62" slack="1"/>
<pin id="1035" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln700_1/12 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="outsin_V_12_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="20" slack="0"/>
<pin id="1039" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_12/12 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="rhs_V_5_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="58" slack="0"/>
<pin id="1043" dir="0" index="1" bw="10" slack="0"/>
<pin id="1044" dir="0" index="2" bw="1" slack="0"/>
<pin id="1045" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/12 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="sext_ln728_4_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="58" slack="0"/>
<pin id="1051" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_4/12 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="ret_V_40_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="62" slack="0"/>
<pin id="1055" dir="0" index="1" bw="58" slack="0"/>
<pin id="1056" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/12 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="trunc_ln708_5_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="14" slack="0"/>
<pin id="1061" dir="0" index="1" bw="62" slack="0"/>
<pin id="1062" dir="0" index="2" bw="7" slack="0"/>
<pin id="1063" dir="0" index="3" bw="7" slack="0"/>
<pin id="1064" dir="1" index="4" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/12 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="ret_V_20_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="30" slack="1"/>
<pin id="1071" dir="0" index="1" bw="26" slack="0"/>
<pin id="1072" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_20/12 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="sext_ln1116_10_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="30" slack="0"/>
<pin id="1076" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_10/12 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sext_ln1118_14_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="20" slack="1"/>
<pin id="1080" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/12 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="r_V_31_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="20" slack="0"/>
<pin id="1083" dir="0" index="1" bw="30" slack="0"/>
<pin id="1084" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_31/12 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="outcos_V_5_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="20" slack="0"/>
<pin id="1089" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_5/12 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="r_V_32_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="10" slack="0"/>
<pin id="1093" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_32/12 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="r_V_33_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="10" slack="0"/>
<pin id="1097" dir="0" index="1" bw="10" slack="0"/>
<pin id="1098" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_33/12 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="r_V_38_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="10" slack="1"/>
<pin id="1103" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_38/12 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="r_V_39_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="10" slack="0"/>
<pin id="1106" dir="0" index="1" bw="10" slack="0"/>
<pin id="1107" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_39/12 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="sext_ln1116_15_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="22" slack="1"/>
<pin id="1112" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_15/12 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="sext_ln1118_17_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="20" slack="0"/>
<pin id="1115" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/12 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="r_V_40_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="20" slack="0"/>
<pin id="1119" dir="0" index="1" bw="22" slack="0"/>
<pin id="1120" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_40/12 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="outcos_V_7_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="20" slack="0"/>
<pin id="1125" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_7/12 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="r_V_41_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="10" slack="0"/>
<pin id="1129" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_41/12 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="r_V_42_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="10" slack="0"/>
<pin id="1133" dir="0" index="1" bw="10" slack="0"/>
<pin id="1134" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_42/12 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="sext_ln1116_1_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="44" slack="1"/>
<pin id="1139" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/13 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="sext_ln1118_6_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="10" slack="1"/>
<pin id="1142" dir="1" index="1" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/13 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="r_V_12_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="10" slack="0"/>
<pin id="1145" dir="0" index="1" bw="44" slack="0"/>
<pin id="1146" dir="1" index="2" bw="51" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/13 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="outsin_V_6_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="20" slack="0"/>
<pin id="1151" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outsin_V_6/13 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="sext_ln1118_15_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="48" slack="1"/>
<pin id="1155" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/13 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="sext_ln1118_16_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="20" slack="1"/>
<pin id="1158" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/13 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="r_V_34_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="20" slack="0"/>
<pin id="1161" dir="0" index="1" bw="48" slack="0"/>
<pin id="1162" dir="1" index="2" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_34/13 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="outcos_V_6_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="20" slack="0"/>
<pin id="1167" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_6/13 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="r_V_35_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="10" slack="0"/>
<pin id="1171" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_35/13 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="r_V_36_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="10" slack="0"/>
<pin id="1175" dir="0" index="1" bw="10" slack="0"/>
<pin id="1176" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_36/13 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="sext_ln1116_17_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="42" slack="1"/>
<pin id="1181" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_17/13 "/>
</bind>
</comp>

<comp id="1182" class="1004" name="sext_ln1118_18_fu_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="20" slack="1"/>
<pin id="1184" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/13 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="r_V_43_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="20" slack="0"/>
<pin id="1187" dir="0" index="1" bw="42" slack="0"/>
<pin id="1188" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_43/13 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="outcos_V_8_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="20" slack="0"/>
<pin id="1193" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outcos_V_8/13 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="r_V_44_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="10" slack="0"/>
<pin id="1197" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_44/13 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="r_V_45_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="10" slack="0"/>
<pin id="1201" dir="0" index="1" bw="10" slack="0"/>
<pin id="1202" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_45/13 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="sext_ln1116_2_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="51" slack="1"/>
<pin id="1207" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/14 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="sext_ln1118_7_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="10" slack="1"/>
<pin id="1210" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/14 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="r_V_13_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="10" slack="0"/>
<pin id="1213" dir="0" index="1" bw="51" slack="0"/>
<pin id="1214" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_13/14 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="sext_ln1192_3_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="66" slack="1"/>
<pin id="1219" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/14 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="sext_ln1192_4_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="20" slack="1"/>
<pin id="1222" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/14 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="grp_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="20" slack="0"/>
<pin id="1225" dir="0" index="1" bw="66" slack="0"/>
<pin id="1226" dir="1" index="2" bw="78" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/14 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="sext_ln1192_5_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="56" slack="1"/>
<pin id="1231" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/14 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="sext_ln1192_6_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="20" slack="1"/>
<pin id="1234" dir="1" index="1" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/14 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="mul_ln1192_7_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="20" slack="0"/>
<pin id="1237" dir="0" index="1" bw="56" slack="0"/>
<pin id="1238" dir="1" index="2" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/14 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="sext_ln1192_1_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="60" slack="1"/>
<pin id="1243" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/15 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="sext_ln1192_2_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="10" slack="6"/>
<pin id="1246" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/15 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="mul_ln1192_2_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="10" slack="0"/>
<pin id="1249" dir="0" index="1" bw="60" slack="0"/>
<pin id="1250" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/15 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="ret_V_48_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="70" slack="1"/>
<pin id="1255" dir="0" index="1" bw="65" slack="0"/>
<pin id="1256" dir="1" index="2" bw="70" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_48/15 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="trunc_ln708_11_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="14" slack="0"/>
<pin id="1260" dir="0" index="1" bw="70" slack="0"/>
<pin id="1261" dir="0" index="2" bw="7" slack="0"/>
<pin id="1262" dir="0" index="3" bw="8" slack="0"/>
<pin id="1263" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/15 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="ret_V_36_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="62" slack="1"/>
<pin id="1270" dir="0" index="1" bw="57" slack="0"/>
<pin id="1271" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/16 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="trunc_ln708_3_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="14" slack="0"/>
<pin id="1275" dir="0" index="1" bw="62" slack="0"/>
<pin id="1276" dir="0" index="2" bw="7" slack="0"/>
<pin id="1277" dir="0" index="3" bw="7" slack="0"/>
<pin id="1278" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/16 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="ret_V_44_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="78" slack="1"/>
<pin id="1286" dir="0" index="1" bw="73" slack="0"/>
<pin id="1287" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_44/16 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="trunc_ln708_8_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="14" slack="0"/>
<pin id="1291" dir="0" index="1" bw="78" slack="0"/>
<pin id="1292" dir="0" index="2" bw="8" slack="0"/>
<pin id="1293" dir="0" index="3" bw="8" slack="0"/>
<pin id="1294" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/16 "/>
</bind>
</comp>

<comp id="1300" class="1007" name="mul_ln1192_fu_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="14" slack="0"/>
<pin id="1302" dir="0" index="1" bw="22" slack="0"/>
<pin id="1303" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/1 "/>
</bind>
</comp>

<comp id="1306" class="1007" name="grp_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="14" slack="0"/>
<pin id="1308" dir="0" index="1" bw="22" slack="0"/>
<pin id="1309" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="1310" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/2 add_ln1192/2 "/>
</bind>
</comp>

<comp id="1314" class="1007" name="r_V_50_fu_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="14" slack="0"/>
<pin id="1316" dir="0" index="1" bw="22" slack="0"/>
<pin id="1317" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_50/2 "/>
</bind>
</comp>

<comp id="1321" class="1007" name="grp_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="14" slack="0"/>
<pin id="1323" dir="0" index="1" bw="22" slack="0"/>
<pin id="1324" dir="0" index="2" bw="22" slack="0"/>
<pin id="1325" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_4/2 ret_V_45/2 "/>
</bind>
</comp>

<comp id="1330" class="1007" name="grp_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="16" slack="0"/>
<pin id="1332" dir="0" index="1" bw="16" slack="0"/>
<pin id="1333" dir="0" index="2" bw="22" slack="0"/>
<pin id="1334" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/3 ret_V_39/3 "/>
</bind>
</comp>

<comp id="1339" class="1007" name="grp_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="14" slack="0"/>
<pin id="1341" dir="0" index="1" bw="22" slack="0"/>
<pin id="1342" dir="0" index="2" bw="22" slack="0"/>
<pin id="1343" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_3/3 ret_V_42/3 "/>
</bind>
</comp>

<comp id="1348" class="1007" name="grp_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="14" slack="0"/>
<pin id="1350" dir="0" index="1" bw="24" slack="0"/>
<pin id="1351" dir="0" index="2" bw="24" slack="0"/>
<pin id="1352" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_2/3 ret_V_22/3 "/>
</bind>
</comp>

<comp id="1356" class="1007" name="grp_fu_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="14" slack="0"/>
<pin id="1358" dir="0" index="1" bw="22" slack="0"/>
<pin id="1359" dir="0" index="2" bw="22" slack="0"/>
<pin id="1360" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/3 ret_V_46/3 "/>
</bind>
</comp>

<comp id="1365" class="1007" name="grp_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="14" slack="0"/>
<pin id="1367" dir="0" index="1" bw="24" slack="0"/>
<pin id="1368" dir="0" index="2" bw="30" slack="0"/>
<pin id="1369" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_3/4 ret_V_43/4 "/>
</bind>
</comp>

<comp id="1374" class="1007" name="grp_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="14" slack="1"/>
<pin id="1376" dir="0" index="1" bw="14" slack="0"/>
<pin id="1377" dir="0" index="2" bw="22" slack="0"/>
<pin id="1378" dir="0" index="3" bw="22" slack="0"/>
<pin id="1379" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_20/4 sext_ln1192_8/4 mul_ln1192_6/4 ret_V_47/4 "/>
</bind>
</comp>

<comp id="1384" class="1007" name="mul_ln703_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="14" slack="0"/>
<pin id="1386" dir="0" index="1" bw="19" slack="0"/>
<pin id="1387" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703/9 "/>
</bind>
</comp>

<comp id="1390" class="1007" name="r_V_23_fu_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="14" slack="0"/>
<pin id="1392" dir="0" index="1" bw="14" slack="0"/>
<pin id="1393" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_23/9 "/>
</bind>
</comp>

<comp id="1396" class="1007" name="r_V_26_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="16" slack="0"/>
<pin id="1398" dir="0" index="1" bw="16" slack="0"/>
<pin id="1399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/9 "/>
</bind>
</comp>

<comp id="1402" class="1007" name="grp_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="10" slack="0"/>
<pin id="1404" dir="0" index="1" bw="16" slack="0"/>
<pin id="1405" dir="0" index="2" bw="19" slack="2147483647"/>
<pin id="1406" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_46/10 sext_ln703_2/10 ret_V_31/10 "/>
</bind>
</comp>

<comp id="1409" class="1007" name="r_V_15_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="14" slack="0"/>
<pin id="1411" dir="0" index="1" bw="14" slack="0"/>
<pin id="1412" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/10 "/>
</bind>
</comp>

<comp id="1417" class="1007" name="r_V_18_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="14" slack="0"/>
<pin id="1419" dir="0" index="1" bw="14" slack="0"/>
<pin id="1420" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/10 "/>
</bind>
</comp>

<comp id="1425" class="1007" name="grp_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="10" slack="0"/>
<pin id="1427" dir="0" index="1" bw="14" slack="0"/>
<pin id="1428" dir="0" index="2" bw="22" slack="0"/>
<pin id="1429" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_54/10 ret_V_11/10 "/>
</bind>
</comp>

<comp id="1433" class="1007" name="mul_ln728_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="14" slack="8"/>
<pin id="1435" dir="0" index="1" bw="22" slack="0"/>
<pin id="1436" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/10 "/>
</bind>
</comp>

<comp id="1438" class="1007" name="r_V_30_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="11" slack="0"/>
<pin id="1440" dir="0" index="1" bw="11" slack="0"/>
<pin id="1441" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_30/10 "/>
</bind>
</comp>

<comp id="1444" class="1007" name="ret_V_30_fu_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="15" slack="0"/>
<pin id="1446" dir="0" index="1" bw="21" slack="0"/>
<pin id="1447" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_30/11 "/>
</bind>
</comp>

<comp id="1450" class="1007" name="grp_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="10" slack="0"/>
<pin id="1452" dir="0" index="1" bw="16" slack="0"/>
<pin id="1453" dir="0" index="2" bw="19" slack="2147483647"/>
<pin id="1454" dir="1" index="3" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="r_V_47/11 sext_ln703_3/11 ret_V_32/11 "/>
</bind>
</comp>

<comp id="1457" class="1007" name="grp_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="10" slack="0"/>
<pin id="1459" dir="0" index="1" bw="15" slack="0"/>
<pin id="1460" dir="0" index="2" bw="18" slack="0"/>
<pin id="1461" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul_sub(1174) " fcode="mul_sub"/>
<opset="mul_ln703_1/11 ret_V_8/11 "/>
</bind>
</comp>

<comp id="1465" class="1007" name="grp_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="22" slack="0"/>
<pin id="1467" dir="0" index="1" bw="30" slack="0"/>
<pin id="1468" dir="0" index="2" bw="30" slack="0"/>
<pin id="1469" dir="1" index="3" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193_1/11 ret_V_41/11 "/>
</bind>
</comp>

<comp id="1473" class="1007" name="r_V_37_fu_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="11" slack="0"/>
<pin id="1475" dir="0" index="1" bw="11" slack="0"/>
<pin id="1476" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_37/11 "/>
</bind>
</comp>

<comp id="1479" class="1007" name="grp_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="19" slack="0"/>
<pin id="1481" dir="0" index="1" bw="20" slack="0"/>
<pin id="1482" dir="0" index="2" bw="10" slack="0"/>
<pin id="1483" dir="0" index="3" bw="29" slack="0"/>
<pin id="1484" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="ret_V_4/12 sext_ln700_1/12 mul_ln700/12 add_ln700/12 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="p_Val2_9_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="14" slack="1"/>
<pin id="1492" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="p_Val2_3_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="14" slack="8"/>
<pin id="1502" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="p_Val2_1_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="14" slack="1"/>
<pin id="1508" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="p_Val2_2_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="14" slack="1"/>
<pin id="1519" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="add_ln703_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="14" slack="1"/>
<pin id="1527" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="mul_ln1192_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="22" slack="1"/>
<pin id="1532" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="trunc_ln51_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="14" slack="1"/>
<pin id="1537" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln51 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="sub_ln703_1_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="14" slack="1"/>
<pin id="1542" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="add_ln703_2_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="14" slack="1"/>
<pin id="1547" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="p_Val2_20_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="14" slack="1"/>
<pin id="1552" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_20 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="sext_ln1118_1_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="22" slack="8"/>
<pin id="1563" dir="1" index="1" bw="22" slack="8"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="1566" class="1005" name="trunc_ln_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="14" slack="1"/>
<pin id="1568" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1571" class="1005" name="trunc_ln708_2_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="14" slack="1"/>
<pin id="1573" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="trunc_ln708_9_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="14" slack="1"/>
<pin id="1578" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="lhs_V_3_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="15" slack="6"/>
<pin id="1583" dir="1" index="1" bw="15" slack="6"/>
</pin_list>
<bind>
<opset="lhs_V_3 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="add_ln703_1_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="14" slack="1"/>
<pin id="1588" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="rhs_V_4_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="15" slack="1"/>
<pin id="1593" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_4 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="trunc_ln708_4_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="14" slack="1"/>
<pin id="1598" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="trunc_ln708_6_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="14" slack="1"/>
<pin id="1603" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="ret_V_22_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="24" slack="1"/>
<pin id="1608" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_22 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="trunc_ln708_s_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="14" slack="1"/>
<pin id="1613" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1616" class="1005" name="r_V_4_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="15" slack="5"/>
<pin id="1618" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="add_ln703_3_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="14" slack="1"/>
<pin id="1623" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_3 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="trunc_ln708_7_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="14" slack="1"/>
<pin id="1628" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="trunc_ln708_10_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="14" slack="1"/>
<pin id="1633" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="ret_V_37_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="15" slack="2"/>
<pin id="1638" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_37 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="mul_ln703_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="19" slack="1"/>
<pin id="1643" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln703 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="outsin_V_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="10" slack="1"/>
<pin id="1648" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V "/>
</bind>
</comp>

<comp id="1652" class="1005" name="ret_V_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="15" slack="2"/>
<pin id="1654" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="1657" class="1005" name="outcos_V_10_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="10" slack="2"/>
<pin id="1659" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="outcos_V_10 "/>
</bind>
</comp>

<comp id="1663" class="1005" name="outcos_V_4_reg_1663">
<pin_list>
<pin id="1664" dir="0" index="0" bw="10" slack="1"/>
<pin id="1665" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_4 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="r_V_23_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="28" slack="1"/>
<pin id="1671" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_23 "/>
</bind>
</comp>

<comp id="1675" class="1005" name="r_V_26_reg_1675">
<pin_list>
<pin id="1676" dir="0" index="0" bw="32" slack="1"/>
<pin id="1677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_26 "/>
</bind>
</comp>

<comp id="1680" class="1005" name="ret_V_18_reg_1680">
<pin_list>
<pin id="1681" dir="0" index="0" bw="11" slack="1"/>
<pin id="1682" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_18 "/>
</bind>
</comp>

<comp id="1685" class="1005" name="ret_V_31_reg_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="19" slack="1"/>
<pin id="1687" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_31 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="outcos_V_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="10" slack="1"/>
<pin id="1692" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V "/>
</bind>
</comp>

<comp id="1695" class="1005" name="outcos_V_2_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="10" slack="1"/>
<pin id="1697" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outcos_V_2 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="outsin_V_10_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="10" slack="1"/>
<pin id="1702" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_10 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="r_V_19_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="32" slack="1"/>
<pin id="1707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="ret_V_11_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="24" slack="1"/>
<pin id="1712" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_11 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="add_ln700_1_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="30" slack="1"/>
<pin id="1717" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_1 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="r_V_27_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="60" slack="1"/>
<pin id="1722" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="r_V_27 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="r_V_29_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="20" slack="1"/>
<pin id="1727" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_29 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="mul_ln728_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="22" slack="1"/>
<pin id="1732" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="r_V_30_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="22" slack="1"/>
<pin id="1737" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_30 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="ret_V_30_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="21" slack="1"/>
<pin id="1742" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_30 "/>
</bind>
</comp>

<comp id="1745" class="1005" name="ret_V_32_reg_1745">
<pin_list>
<pin id="1746" dir="0" index="0" bw="19" slack="1"/>
<pin id="1747" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_32 "/>
</bind>
</comp>

<comp id="1750" class="1005" name="outsin_V_1_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="10" slack="1"/>
<pin id="1752" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_1 "/>
</bind>
</comp>

<comp id="1755" class="1005" name="outsin_V_2_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="10" slack="1"/>
<pin id="1757" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_2 "/>
</bind>
</comp>

<comp id="1760" class="1005" name="ret_V_8_reg_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="24" slack="1"/>
<pin id="1762" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_8 "/>
</bind>
</comp>

<comp id="1765" class="1005" name="r_V_51_reg_1765">
<pin_list>
<pin id="1766" dir="0" index="0" bw="11" slack="1"/>
<pin id="1767" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="r_V_51 "/>
</bind>
</comp>

<comp id="1770" class="1005" name="r_V_52_reg_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="20" slack="1"/>
<pin id="1772" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_52 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="sub_ln700_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="46" slack="1"/>
<pin id="1778" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln700 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="mul_ln700_2_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="62" slack="1"/>
<pin id="1783" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="ret_V_41_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="30" slack="1"/>
<pin id="1788" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_41 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="r_V_37_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="22" slack="1"/>
<pin id="1793" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_37 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="outsin_V_9_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="10" slack="1"/>
<pin id="1798" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_9 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="trunc_ln708_1_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="14" slack="4"/>
<pin id="1803" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="r_V_11_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="44" slack="1"/>
<pin id="1808" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="outsin_V_5_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="10" slack="1"/>
<pin id="1813" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="trunc_ln708_5_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="14" slack="4"/>
<pin id="1818" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="r_V_31_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="48" slack="1"/>
<pin id="1823" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_31 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="r_V_33_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="20" slack="1"/>
<pin id="1828" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_33 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="r_V_40_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="42" slack="1"/>
<pin id="1833" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="r_V_40 "/>
</bind>
</comp>

<comp id="1836" class="1005" name="r_V_42_reg_1836">
<pin_list>
<pin id="1837" dir="0" index="0" bw="20" slack="1"/>
<pin id="1838" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_42 "/>
</bind>
</comp>

<comp id="1841" class="1005" name="r_V_12_reg_1841">
<pin_list>
<pin id="1842" dir="0" index="0" bw="51" slack="1"/>
<pin id="1843" dir="1" index="1" bw="51" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1846" class="1005" name="outsin_V_6_reg_1846">
<pin_list>
<pin id="1847" dir="0" index="0" bw="10" slack="1"/>
<pin id="1848" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_6 "/>
</bind>
</comp>

<comp id="1851" class="1005" name="r_V_34_reg_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="66" slack="1"/>
<pin id="1853" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="r_V_34 "/>
</bind>
</comp>

<comp id="1856" class="1005" name="r_V_36_reg_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="20" slack="1"/>
<pin id="1858" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_36 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="r_V_43_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="56" slack="1"/>
<pin id="1863" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="r_V_43 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="r_V_45_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="20" slack="1"/>
<pin id="1868" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_45 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="r_V_13_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="60" slack="1"/>
<pin id="1873" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1876" class="1005" name="sext_ln1192_3_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="78" slack="1"/>
<pin id="1878" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_3 "/>
</bind>
</comp>

<comp id="1881" class="1005" name="sext_ln1192_4_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="78" slack="1"/>
<pin id="1883" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1192_4 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="mul_ln1192_7_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="70" slack="1"/>
<pin id="1888" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_7 "/>
</bind>
</comp>

<comp id="1891" class="1005" name="mul_ln1192_2_reg_1891">
<pin_list>
<pin id="1892" dir="0" index="0" bw="62" slack="1"/>
<pin id="1893" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1896" class="1005" name="mul_ln1192_4_reg_1896">
<pin_list>
<pin id="1897" dir="0" index="0" bw="78" slack="1"/>
<pin id="1898" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_4 "/>
</bind>
</comp>

<comp id="1901" class="1005" name="trunc_ln708_11_reg_1901">
<pin_list>
<pin id="1902" dir="0" index="0" bw="14" slack="1"/>
<pin id="1903" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="198"><net_src comp="12" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="182" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="182" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="182" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="182" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="182" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="32" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="32" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="32" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="14" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="194" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="16" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="18" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="336"><net_src comp="14" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="194" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="20" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="22" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="14" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="194" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="24" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="26" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="356"><net_src comp="14" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="194" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="28" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="360"><net_src comp="350" pin="4"/><net_sink comp="235" pin=1"/></net>

<net id="365"><net_src comp="330" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="340" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="350" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="194" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="380"><net_src comp="320" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="330" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="350" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="36" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="14" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="194" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="40" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="398"><net_src comp="388" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="48" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="426"><net_src comp="46" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="428"><net_src comp="50" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="434"><net_src comp="56" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="58" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="48" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="444"><net_src comp="50" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="459"><net_src comp="451" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="60" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="461"><net_src comp="455" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="472"><net_src comp="448" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="62" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="56" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="58" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="501"><net_src comp="46" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="48" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="503"><net_src comp="50" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="510"><net_src comp="46" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="48" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="512"><net_src comp="50" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="519"><net_src comp="46" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="48" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="521"><net_src comp="50" pin="0"/><net_sink comp="513" pin=3"/></net>

<net id="529"><net_src comp="76" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="541"><net_src comp="78" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="80" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="549"><net_src comp="82" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="84" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="551"><net_src comp="86" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="558"><net_src comp="46" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="559"><net_src comp="48" pin="0"/><net_sink comp="552" pin=2"/></net>

<net id="560"><net_src comp="50" pin="0"/><net_sink comp="552" pin=3"/></net>

<net id="568"><net_src comp="561" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="235" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="94" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="240" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="576" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="585" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="96" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="245" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="235" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="615"><net_src comp="564" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="98" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="245" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="630" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="100" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="649"><net_src comp="250" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="656"><net_src comp="255" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="260" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="669"><net_src comp="104" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="106" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="108" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="677"><net_src comp="661" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="678"><net_src comp="110" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="684"><net_src comp="112" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="685"><net_src comp="110" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="689"><net_src comp="679" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="114" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="106" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="700"><net_src comp="690" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="686" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="697" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="712"><net_src comp="116" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="58" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="719"><net_src comp="664" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="671" pin="3"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="707" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="118" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="110" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="104" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="738"><net_src comp="106" pin="0"/><net_sink comp="732" pin=2"/></net>

<net id="742"><net_src comp="732" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="747"><net_src comp="725" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="739" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="760"><net_src comp="56" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="58" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="765"><net_src comp="755" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="715" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="721" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="777"><net_src comp="118" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="110" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="784"><net_src comp="104" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="106" pin="0"/><net_sink comp="779" pin=2"/></net>

<net id="789"><net_src comp="779" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="772" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="786" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="790" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="807"><net_src comp="800" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="796" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="830"><net_src comp="265" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="834"><net_src comp="270" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="846"><net_src comp="124" pin="0"/><net_sink comp="841" pin=0"/></net>

<net id="847"><net_src comp="58" pin="0"/><net_sink comp="841" pin=2"/></net>

<net id="851"><net_src comp="841" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="275" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="852" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="864"><net_src comp="126" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="856" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="873"><net_src comp="866" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="866" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="875" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="892"><net_src comp="128" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="893"><net_src comp="80" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="898"><net_src comp="887" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="881" pin="2"/><net_sink comp="894" pin=1"/></net>

<net id="910"><net_src comp="903" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="900" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="920"><net_src comp="130" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="921"><net_src comp="58" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="929"><net_src comp="922" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="134" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="925" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="938"><net_src comp="280" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="950"><net_src comp="138" pin="0"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="58" pin="0"/><net_sink comp="945" pin=2"/></net>

<net id="955"><net_src comp="945" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="963"><net_src comp="956" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="956" pin="1"/><net_sink comp="959" pin=1"/></net>

<net id="970"><net_src comp="140" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="959" pin="2"/><net_sink comp="965" pin=1"/></net>

<net id="972"><net_src comp="58" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="976"><net_src comp="965" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="981"><net_src comp="973" pin="1"/><net_sink comp="977" pin=1"/></net>

<net id="988"><net_src comp="82" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="977" pin="2"/><net_sink comp="982" pin=1"/></net>

<net id="990"><net_src comp="84" pin="0"/><net_sink comp="982" pin=2"/></net>

<net id="991"><net_src comp="86" pin="0"/><net_sink comp="982" pin=3"/></net>

<net id="997"><net_src comp="142" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="58" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1002"><net_src comp="992" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1014"><net_src comp="1003" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="1011" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="1008" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1024"><net_src comp="285" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1030"><net_src comp="144" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="80" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1036"><net_src comp="1025" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1040"><net_src comp="290" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1046"><net_src comp="146" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="1037" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="148" pin="0"/><net_sink comp="1041" pin=2"/></net>

<net id="1052"><net_src comp="1041" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="1032" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1049" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1065"><net_src comp="150" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="1053" pin="2"/><net_sink comp="1059" pin=1"/></net>

<net id="1067"><net_src comp="152" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1068"><net_src comp="154" pin="0"/><net_sink comp="1059" pin=3"/></net>

<net id="1073"><net_src comp="156" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1077"><net_src comp="1069" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1085"><net_src comp="1078" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="1074" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1090"><net_src comp="295" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1094"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1099"><net_src comp="1091" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="1091" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1108"><net_src comp="1101" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="1101" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1116"><net_src comp="1104" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1121"><net_src comp="1113" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1110" pin="1"/><net_sink comp="1117" pin=1"/></net>

<net id="1126"><net_src comp="300" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1130"><net_src comp="1123" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1135"><net_src comp="1127" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="1127" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1147"><net_src comp="1140" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="1137" pin="1"/><net_sink comp="1143" pin=1"/></net>

<net id="1152"><net_src comp="305" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1163"><net_src comp="1156" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1164"><net_src comp="1153" pin="1"/><net_sink comp="1159" pin=1"/></net>

<net id="1168"><net_src comp="310" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="1165" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1177"><net_src comp="1169" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1178"><net_src comp="1169" pin="1"/><net_sink comp="1173" pin=1"/></net>

<net id="1189"><net_src comp="1182" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1179" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1194"><net_src comp="315" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1198"><net_src comp="1191" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1203"><net_src comp="1195" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="1195" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1215"><net_src comp="1208" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="1205" pin="1"/><net_sink comp="1211" pin=1"/></net>

<net id="1227"><net_src comp="1220" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="1217" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1239"><net_src comp="1232" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="1229" pin="1"/><net_sink comp="1235" pin=1"/></net>

<net id="1251"><net_src comp="1244" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1252"><net_src comp="1241" pin="1"/><net_sink comp="1247" pin=1"/></net>

<net id="1257"><net_src comp="158" pin="0"/><net_sink comp="1253" pin=1"/></net>

<net id="1264"><net_src comp="160" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="1253" pin="2"/><net_sink comp="1258" pin=1"/></net>

<net id="1266"><net_src comp="20" pin="0"/><net_sink comp="1258" pin=2"/></net>

<net id="1267"><net_src comp="22" pin="0"/><net_sink comp="1258" pin=3"/></net>

<net id="1272"><net_src comp="184" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1279"><net_src comp="150" pin="0"/><net_sink comp="1273" pin=0"/></net>

<net id="1280"><net_src comp="1268" pin="2"/><net_sink comp="1273" pin=1"/></net>

<net id="1281"><net_src comp="152" pin="0"/><net_sink comp="1273" pin=2"/></net>

<net id="1282"><net_src comp="154" pin="0"/><net_sink comp="1273" pin=3"/></net>

<net id="1283"><net_src comp="1273" pin="4"/><net_sink comp="207" pin=2"/></net>

<net id="1288"><net_src comp="186" pin="0"/><net_sink comp="1284" pin=1"/></net>

<net id="1295"><net_src comp="188" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1296"><net_src comp="1284" pin="2"/><net_sink comp="1289" pin=1"/></net>

<net id="1297"><net_src comp="190" pin="0"/><net_sink comp="1289" pin=2"/></net>

<net id="1298"><net_src comp="192" pin="0"/><net_sink comp="1289" pin=3"/></net>

<net id="1299"><net_src comp="1289" pin="4"/><net_sink comp="221" pin=2"/></net>

<net id="1304"><net_src comp="367" pin="1"/><net_sink comp="1300" pin=0"/></net>

<net id="1305"><net_src comp="34" pin="0"/><net_sink comp="1300" pin=1"/></net>

<net id="1311"><net_src comp="402" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1312"><net_src comp="42" pin="0"/><net_sink comp="1306" pin=1"/></net>

<net id="1313"><net_src comp="1306" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="1318"><net_src comp="402" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1319"><net_src comp="52" pin="0"/><net_sink comp="1314" pin=1"/></net>

<net id="1320"><net_src comp="1314" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="1326"><net_src comp="399" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1327"><net_src comp="54" pin="0"/><net_sink comp="1321" pin=1"/></net>

<net id="1328"><net_src comp="429" pin="3"/><net_sink comp="1321" pin=2"/></net>

<net id="1329"><net_src comp="1321" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="1335"><net_src comp="484" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1336"><net_src comp="484" pin="1"/><net_sink comp="1330" pin=1"/></net>

<net id="1337"><net_src comp="488" pin="3"/><net_sink comp="1330" pin=2"/></net>

<net id="1338"><net_src comp="1330" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="1344"><net_src comp="462" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1345"><net_src comp="64" pin="0"/><net_sink comp="1339" pin=1"/></net>

<net id="1346"><net_src comp="66" pin="0"/><net_sink comp="1339" pin=2"/></net>

<net id="1347"><net_src comp="1339" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="1353"><net_src comp="445" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1354"><net_src comp="68" pin="0"/><net_sink comp="1348" pin=1"/></net>

<net id="1355"><net_src comp="70" pin="0"/><net_sink comp="1348" pin=2"/></net>

<net id="1361"><net_src comp="462" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1362"><net_src comp="72" pin="0"/><net_sink comp="1356" pin=1"/></net>

<net id="1363"><net_src comp="74" pin="0"/><net_sink comp="1356" pin=2"/></net>

<net id="1364"><net_src comp="1356" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="1370"><net_src comp="530" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1371"><net_src comp="533" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1372"><net_src comp="536" pin="3"/><net_sink comp="1365" pin=2"/></net>

<net id="1373"><net_src comp="1365" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="1380"><net_src comp="522" pin="1"/><net_sink comp="1374" pin=1"/></net>

<net id="1381"><net_src comp="88" pin="0"/><net_sink comp="1374" pin=2"/></net>

<net id="1382"><net_src comp="90" pin="0"/><net_sink comp="1374" pin=3"/></net>

<net id="1383"><net_src comp="1374" pin="4"/><net_sink comp="552" pin=1"/></net>

<net id="1388"><net_src comp="569" pin="1"/><net_sink comp="1384" pin=0"/></net>

<net id="1389"><net_src comp="92" pin="0"/><net_sink comp="1384" pin=1"/></net>

<net id="1394"><net_src comp="609" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1395"><net_src comp="609" pin="1"/><net_sink comp="1390" pin=1"/></net>

<net id="1400"><net_src comp="622" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="622" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1407"><net_src comp="643" pin="1"/><net_sink comp="1402" pin=0"/></net>

<net id="1408"><net_src comp="102" pin="0"/><net_sink comp="1402" pin=1"/></net>

<net id="1413"><net_src comp="640" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1414"><net_src comp="640" pin="1"/><net_sink comp="1409" pin=1"/></net>

<net id="1415"><net_src comp="1409" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="1416"><net_src comp="1409" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="1421"><net_src comp="650" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1422"><net_src comp="650" pin="1"/><net_sink comp="1417" pin=1"/></net>

<net id="1423"><net_src comp="1417" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="1424"><net_src comp="1417" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="1430"><net_src comp="752" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="1431"><net_src comp="749" pin="1"/><net_sink comp="1425" pin=1"/></net>

<net id="1432"><net_src comp="762" pin="1"/><net_sink comp="1425" pin=2"/></net>

<net id="1437"><net_src comp="120" pin="0"/><net_sink comp="1433" pin=1"/></net>

<net id="1442"><net_src comp="818" pin="1"/><net_sink comp="1438" pin=0"/></net>

<net id="1443"><net_src comp="818" pin="1"/><net_sink comp="1438" pin=1"/></net>

<net id="1448"><net_src comp="821" pin="1"/><net_sink comp="1444" pin=0"/></net>

<net id="1449"><net_src comp="122" pin="0"/><net_sink comp="1444" pin=1"/></net>

<net id="1455"><net_src comp="824" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1456"><net_src comp="102" pin="0"/><net_sink comp="1450" pin=1"/></net>

<net id="1462"><net_src comp="838" pin="1"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="835" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1464"><net_src comp="848" pin="1"/><net_sink comp="1457" pin=2"/></net>

<net id="1470"><net_src comp="912" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1471"><net_src comp="132" pin="0"/><net_sink comp="1465" pin=1"/></net>

<net id="1472"><net_src comp="915" pin="3"/><net_sink comp="1465" pin=2"/></net>

<net id="1477"><net_src comp="931" pin="1"/><net_sink comp="1473" pin=0"/></net>

<net id="1478"><net_src comp="931" pin="1"/><net_sink comp="1473" pin=1"/></net>

<net id="1485"><net_src comp="939" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1486"><net_src comp="136" pin="0"/><net_sink comp="1479" pin=1"/></net>

<net id="1487"><net_src comp="942" pin="1"/><net_sink comp="1479" pin=2"/></net>

<net id="1488"><net_src comp="952" pin="1"/><net_sink comp="1479" pin=3"/></net>

<net id="1489"><net_src comp="1479" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="1493"><net_src comp="320" pin="4"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1495"><net_src comp="1490" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1496"><net_src comp="1490" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1497"><net_src comp="1490" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1498"><net_src comp="1490" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1499"><net_src comp="1490" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="1503"><net_src comp="330" pin="4"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="1505"><net_src comp="1500" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1509"><net_src comp="340" pin="4"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1511"><net_src comp="1506" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1512"><net_src comp="1506" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1513"><net_src comp="1506" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1514"><net_src comp="1506" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1515"><net_src comp="1506" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="1516"><net_src comp="1506" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1520"><net_src comp="350" pin="4"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1522"><net_src comp="1517" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="1523"><net_src comp="1517" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="1524"><net_src comp="1517" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1528"><net_src comp="361" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="1533"><net_src comp="1300" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1538"><net_src comp="371" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="1543"><net_src comp="376" pin="2"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1548"><net_src comp="382" pin="2"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1553"><net_src comp="388" pin="4"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1555"><net_src comp="1550" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="1556"><net_src comp="1550" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1557"><net_src comp="1550" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1558"><net_src comp="1550" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="1559"><net_src comp="1550" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1560"><net_src comp="1550" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1564"><net_src comp="402" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1569"><net_src comp="410" pin="4"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1574"><net_src comp="420" pin="4"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1579"><net_src comp="436" pin="4"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1584"><net_src comp="448" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1589"><net_src comp="455" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1594"><net_src comp="465" pin="1"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1599"><net_src comp="495" pin="4"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1604"><net_src comp="504" pin="4"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1609"><net_src comp="1348" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1614"><net_src comp="513" pin="4"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1619"><net_src comp="522" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1624"><net_src comp="525" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1629"><net_src comp="543" pin="4"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1634"><net_src comp="552" pin="4"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1639"><net_src comp="564" pin="2"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="1644"><net_src comp="1384" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1402" pin=1"/></net>

<net id="1649"><net_src comp="572" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="1651"><net_src comp="1646" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1655"><net_src comp="595" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1660"><net_src comp="601" pin="1"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1662"><net_src comp="1657" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1666"><net_src comp="605" pin="1"/><net_sink comp="1663" pin=0"/></net>

<net id="1667"><net_src comp="1663" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1668"><net_src comp="1663" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1672"><net_src comp="1390" pin="2"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="1674"><net_src comp="1669" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="1678"><net_src comp="1396" pin="2"/><net_sink comp="1675" pin=0"/></net>

<net id="1679"><net_src comp="1675" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1683"><net_src comp="634" pin="2"/><net_sink comp="1680" pin=0"/></net>

<net id="1684"><net_src comp="1680" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1688"><net_src comp="1402" pin="3"/><net_sink comp="1685" pin=0"/></net>

<net id="1689"><net_src comp="1685" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1693"><net_src comp="646" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1698"><net_src comp="653" pin="1"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1703"><net_src comp="657" pin="1"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="1708"><net_src comp="743" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1713"><net_src comp="1425" pin="3"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1718"><net_src comp="766" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1723"><net_src comp="803" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1728"><net_src comp="812" pin="2"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1733"><net_src comp="1433" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1738"><net_src comp="1438" pin="2"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1743"><net_src comp="1444" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1748"><net_src comp="1450" pin="3"/><net_sink comp="1745" pin=0"/></net>

<net id="1749"><net_src comp="1745" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="1753"><net_src comp="827" pin="1"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1758"><net_src comp="831" pin="1"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1763"><net_src comp="1457" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1764"><net_src comp="1760" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1768"><net_src comp="860" pin="2"/><net_sink comp="1765" pin=0"/></net>

<net id="1769"><net_src comp="1765" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1773"><net_src comp="869" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1774"><net_src comp="1770" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1775"><net_src comp="1770" pin="1"/><net_sink comp="1078" pin=0"/></net>

<net id="1779"><net_src comp="894" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1784"><net_src comp="906" pin="2"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1789"><net_src comp="1465" pin="3"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1794"><net_src comp="1473" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1799"><net_src comp="935" pin="1"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1804"><net_src comp="982" pin="4"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="1809"><net_src comp="1015" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1814"><net_src comp="1021" pin="1"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1819"><net_src comp="1059" pin="4"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="1824"><net_src comp="1081" pin="2"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1829"><net_src comp="1095" pin="2"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1834"><net_src comp="1117" pin="2"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1839"><net_src comp="1131" pin="2"/><net_sink comp="1836" pin=0"/></net>

<net id="1840"><net_src comp="1836" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1844"><net_src comp="1143" pin="2"/><net_sink comp="1841" pin=0"/></net>

<net id="1845"><net_src comp="1841" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1849"><net_src comp="1149" pin="1"/><net_sink comp="1846" pin=0"/></net>

<net id="1850"><net_src comp="1846" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1854"><net_src comp="1159" pin="2"/><net_sink comp="1851" pin=0"/></net>

<net id="1855"><net_src comp="1851" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1859"><net_src comp="1173" pin="2"/><net_sink comp="1856" pin=0"/></net>

<net id="1860"><net_src comp="1856" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1864"><net_src comp="1185" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1869"><net_src comp="1199" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1874"><net_src comp="1211" pin="2"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1879"><net_src comp="1217" pin="1"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="1223" pin=1"/></net>

<net id="1884"><net_src comp="1220" pin="1"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1889"><net_src comp="1235" pin="2"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1894"><net_src comp="1247" pin="2"/><net_sink comp="1891" pin=0"/></net>

<net id="1895"><net_src comp="1891" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1899"><net_src comp="1223" pin="2"/><net_sink comp="1896" pin=0"/></net>

<net id="1900"><net_src comp="1896" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1904"><net_src comp="1258" pin="4"/><net_sink comp="1901" pin=0"/></net>

<net id="1905"><net_src comp="1901" pin="1"/><net_sink comp="228" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {16 }
	Port: y_1_V | {16 }
	Port: y_2_V | {16 }
	Port: y_3_V | {16 }
	Port: y_4_V | {16 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		call_ret_i : 1
		add_ln703 : 1
		sext_ln1192 : 1
		mul_ln1192 : 2
		call_ret_i4 : 1
		sub_ln703_1 : 1
		add_ln703_2 : 1
		call_ret_i8 : 1
	State 2
		mul_ln1192_1 : 1
		add_ln1192 : 2
		ret_V_33 : 3
		trunc_ln : 4
		r_V_50 : 1
		trunc_ln708_2 : 2
		mul_ln700_4 : 1
		ret_V_45 : 2
		trunc_ln708_9 : 3
	State 3
		add_ln703_1 : 1
		call_ret_i3 : 2
		ret_V_38 : 1
		lhs_V_5 : 2
		ret_V_15 : 3
		sext_ln1118_13 : 4
		mul_ln1193 : 5
		ret_V_39 : 6
		trunc_ln708_4 : 7
		mul_ln1192_3 : 1
		ret_V_42 : 2
		trunc_ln708_6 : 3
		mul_ln703_2 : 1
		ret_V_22 : 2
		mul_ln1192_5 : 1
		ret_V_46 : 2
		trunc_ln708_s : 3
	State 4
		mul_ln700_3 : 1
		ret_V_43 : 2
		trunc_ln708_7 : 3
		add_ln1192_20 : 1
		sext_ln1192_8 : 2
		mul_ln1192_6 : 3
		ret_V_47 : 4
		trunc_ln708_10 : 5
	State 5
	State 6
	State 7
	State 8
	State 9
		ret_V_37 : 1
		mul_ln703 : 1
		outsin_V : 1
		outcos_V_9 : 1
		sext_ln703_6 : 2
		ret_V_35 : 3
		ret_V : 4
		outcos_V_10 : 1
		outcos_V_4 : 1
		r_V_23 : 1
		lhs_V_4 : 2
		ret_V_13 : 3
		r_V_25 : 4
		r_V_26 : 5
		outsin_V_13 : 1
		sext_ln703_12 : 2
		ret_V_18 : 3
	State 10
		r_V_46 : 1
		sext_ln703_2 : 2
		ret_V_31 : 3
		outcos_V : 1
		outcos_V_2 : 1
		outsin_V_10 : 1
		r_V_15 : 1
		trunc_ln1118 : 2
		shl_ln1118_1 : 2
		tmp : 3
		sext_ln1118 : 1
		sext_ln1118_8 : 1
		r_V_53 : 2
		rhs_V_2 : 3
		sub_ln1192 : 4
		sext_ln1192_7 : 4
		r_V_18 : 1
		shl_ln1118_4 : 2
		shl_ln1118_5 : 2
		sext_ln1118_9 : 3
		r_V_19 : 4
		r_V_54 : 1
		sext_ln728_3 : 1
		ret_V_11 : 2
		add_ln700_1 : 5
		sext_ln1118_11 : 1
		r_V_24 : 2
		sext_ln1116_7 : 3
		r_V_27 : 4
		r_V_29 : 1
		r_V_30 : 1
	State 11
		ret_V_30 : 1
		r_V_47 : 1
		sext_ln703_3 : 2
		ret_V_32 : 3
		outsin_V_1 : 1
		outsin_V_2 : 1
		mul_ln703_1 : 1
		sext_ln728_1 : 1
		ret_V_8 : 2
		outsin_V_11 : 1
		r_V_7 : 2
		r_V_51 : 3
		r_V_52 : 1
		mul_ln700_1 : 1
		sub_ln700 : 2
		mul_ln700_2 : 1
		mul_ln1193_1 : 1
		ret_V_41 : 2
		ret_V_25 : 1
		sext_ln1116_13 : 2
		r_V_37 : 3
		outsin_V_9 : 1
	State 12
		ret_V_4 : 1
		sext_ln700_1 : 2
		mul_ln700 : 3
		sext_ln700_3 : 1
		add_ln700 : 4
		r_V_48 : 1
		rhs_V : 2
		sext_ln728 : 3
		ret_V_34 : 5
		trunc_ln708_1 : 6
		sext_ln728_2 : 1
		ret_V_9 : 2
		sext_ln1118_5 : 3
		r_V_11 : 4
		outsin_V_5 : 1
		sub_ln700_1 : 1
		outsin_V_12 : 1
		rhs_V_5 : 2
		sext_ln728_4 : 3
		ret_V_40 : 4
		trunc_ln708_5 : 5
		sext_ln1116_10 : 1
		r_V_31 : 2
		outcos_V_5 : 1
		r_V_32 : 2
		r_V_33 : 3
		r_V_39 : 1
		sext_ln1118_17 : 2
		r_V_40 : 3
		outcos_V_7 : 1
		r_V_41 : 2
		r_V_42 : 3
	State 13
		r_V_12 : 1
		outsin_V_6 : 1
		r_V_34 : 1
		outcos_V_6 : 1
		r_V_35 : 2
		r_V_36 : 3
		r_V_43 : 1
		outcos_V_8 : 1
		r_V_44 : 2
		r_V_45 : 3
	State 14
		r_V_13 : 1
		mul_ln1192_4 : 1
		mul_ln1192_7 : 1
	State 15
		mul_ln1192_2 : 1
		trunc_ln708_11 : 1
	State 16
		trunc_ln708_3 : 1
		write_ln51 : 2
		trunc_ln708_8 : 1
		write_ln53 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          | grp_generic_sincos_14_6_s_fu_235 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_240 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_245 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_250 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_255 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_260 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_265 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_270 |    2    |   306   |   3771  |
|   call   | grp_generic_sincos_14_6_s_fu_275 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_280 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_285 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_290 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_295 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_300 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_305 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_310 |    2    |   306   |   3771  |
|          | grp_generic_sincos_14_6_s_fu_315 |    2    |   306   |   3771  |
|----------|----------------------------------|---------|---------|---------|
|          |           r_V_27_fu_803          |    4    |    0    |    20   |
|          |           r_V_29_fu_812          |    0    |    0    |    62   |
|          |           r_V_52_fu_869          |    0    |    0    |    62   |
|          |        mul_ln700_1_fu_881        |    2    |    0    |    20   |
|          |        mul_ln700_2_fu_906        |    4    |    0    |    37   |
|          |           r_V_48_fu_959          |    0    |    0    |    62   |
|          |          r_V_11_fu_1015          |    2    |    0    |    42   |
|          |          r_V_31_fu_1081          |    2    |    0    |    30   |
|          |          r_V_33_fu_1095          |    0    |    0    |    62   |
|          |          r_V_39_fu_1104          |    0    |    0    |    62   |
|          |          r_V_40_fu_1117          |    2    |    0    |    22   |
|          |          r_V_42_fu_1131          |    0    |    0    |    62   |
|          |          r_V_12_fu_1143          |    2    |    0    |    20   |
|          |          r_V_34_fu_1159          |    3    |    0    |    21   |
|          |          r_V_36_fu_1173          |    0    |    0    |    62   |
|    mul   |          r_V_43_fu_1185          |    3    |    0    |    26   |
|          |          r_V_45_fu_1199          |    0    |    0    |    62   |
|          |          r_V_13_fu_1211          |    3    |    0    |    28   |
|          |            grp_fu_1223           |    4    |   361   |   178   |
|          |       mul_ln1192_7_fu_1235       |    4    |    0    |    33   |
|          |       mul_ln1192_2_fu_1247       |    3    |    0    |    37   |
|          |        mul_ln1192_fu_1300        |    1    |    0    |    0    |
|          |          r_V_50_fu_1314          |    1    |    0    |    0    |
|          |         mul_ln703_fu_1384        |    1    |    0    |    0    |
|          |          r_V_23_fu_1390          |    1    |    0    |    0    |
|          |          r_V_26_fu_1396          |    1    |    0    |    0    |
|          |          r_V_15_fu_1409          |    1    |    0    |    0    |
|          |          r_V_18_fu_1417          |    1    |    0    |    0    |
|          |         mul_ln728_fu_1433        |    1    |    0    |    0    |
|          |          r_V_30_fu_1438          |    1    |    0    |    0    |
|          |         ret_V_30_fu_1444         |    1    |    0    |    0    |
|          |          r_V_37_fu_1473          |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |         add_ln703_fu_361         |    0    |    0    |    21   |
|          |        add_ln703_2_fu_382        |    0    |    0    |    21   |
|          |          ret_V_33_fu_405         |    0    |    0    |    29   |
|          |        add_ln703_1_fu_455        |    0    |    0    |    62   |
|          |          ret_V_15_fu_478         |    0    |    0    |    22   |
|          |        add_ln703_3_fu_525        |    0    |    0    |    21   |
|          |           ret_V_fu_595           |    0    |    0    |    62   |
|          |          ret_V_13_fu_616         |    0    |    0    |    22   |
|    add   |          ret_V_18_fu_634         |    0    |    0    |    17   |
|          |        add_ln700_1_fu_766        |    0    |    0    |    62   |
|          |          ret_V_25_fu_925         |    0    |    0    |    17   |
|          |          ret_V_34_fu_977         |    0    |    0    |    37   |
|          |          ret_V_9_fu_1003         |    0    |    0    |    27   |
|          |         ret_V_40_fu_1053         |    0    |    0    |    62   |
|          |         ret_V_20_fu_1069         |    0    |    0    |    37   |
|          |         ret_V_48_fu_1253         |    0    |    0    |    77   |
|          |         ret_V_36_fu_1268         |    0    |    0    |    69   |
|          |         ret_V_44_fu_1284         |    0    |    0    |    85   |
|----------|----------------------------------|---------|---------|---------|
|          |        sub_ln703_1_fu_376        |    0    |    0    |    21   |
|          |         sub_ln703_fu_451         |    0    |    0    |    62   |
|          |          ret_V_38_fu_468         |    0    |    0    |    21   |
|          |          ret_V_37_fu_564         |    0    |    0    |    21   |
|          |           r_V_49_fu_576          |    0    |    0    |    21   |
|          |          ret_V_35_fu_589         |    0    |    0    |    62   |
|    sub   |           r_V_53_fu_701          |    0    |    0    |    25   |
|          |         sub_ln1192_fu_715        |    0    |    0    |    62   |
|          |           r_V_19_fu_743          |    0    |    0    |    39   |
|          |           r_V_24_fu_790          |    0    |    0    |    39   |
|          |           r_V_51_fu_860          |    0    |    0    |    17   |
|          |         sub_ln700_fu_894         |    0    |    0    |    53   |
|          |        sub_ln700_1_fu_1032       |    0    |    0    |    62   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1306           |    1    |    0    |    0    |
|          |            grp_fu_1321           |    1    |    0    |    0    |
|          |            grp_fu_1339           |    1    |    0    |    0    |
|          |            grp_fu_1348           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1356           |    1    |    0    |    0    |
|          |            grp_fu_1365           |    1    |    0    |    0    |
|          |            grp_fu_1402           |    1    |    0    |    0    |
|          |            grp_fu_1425           |    1    |    0    |    0    |
|          |            grp_fu_1465           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  mulsub  |            grp_fu_1330           |    1    |    0    |    0    |
|          |            grp_fu_1450           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| addmuladd|            grp_fu_1374           |    1    |    0    |    0    |
|          |            grp_fu_1479           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  mul_sub |            grp_fu_1457           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_194       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln50_write_fu_200     |    0    |    0    |    0    |
|          |      write_ln51_write_fu_207     |    0    |    0    |    0    |
|   write  |      write_ln52_write_fu_214     |    0    |    0    |    0    |
|          |      write_ln53_write_fu_221     |    0    |    0    |    0    |
|          |      write_ln54_write_fu_228     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          p_Val2_9_fu_320         |    0    |    0    |    0    |
|          |          p_Val2_3_fu_330         |    0    |    0    |    0    |
|          |          p_Val2_1_fu_340         |    0    |    0    |    0    |
|          |          p_Val2_2_fu_350         |    0    |    0    |    0    |
|          |         p_Val2_20_fu_388         |    0    |    0    |    0    |
|          |          trunc_ln_fu_410         |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_420       |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_436       |    0    |    0    |    0    |
|partselect|       trunc_ln708_4_fu_495       |    0    |    0    |    0    |
|          |       trunc_ln708_6_fu_504       |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_513       |    0    |    0    |    0    |
|          |       trunc_ln708_7_fu_543       |    0    |    0    |    0    |
|          |       trunc_ln708_10_fu_552      |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_982       |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_1059      |    0    |    0    |    0    |
|          |      trunc_ln708_11_fu_1258      |    0    |    0    |    0    |
|          |       trunc_ln708_3_fu_1273      |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_1289      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |        sext_ln1192_fu_367        |    0    |    0    |    0    |
|          |         sext_ln700_fu_399        |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_402       |    0    |    0    |    0    |
|          |         sext_ln703_fu_445        |    0    |    0    |    0    |
|          |          lhs_V_3_fu_448          |    0    |    0    |    0    |
|          |       sext_ln1116_5_fu_462       |    0    |    0    |    0    |
|          |          rhs_V_4_fu_465          |    0    |    0    |    0    |
|          |          lhs_V_5_fu_474          |    0    |    0    |    0    |
|          |       sext_ln1118_13_fu_484      |    0    |    0    |    0    |
|          |           r_V_4_fu_522           |    0    |    0    |    0    |
|          |        sext_ln700_8_fu_530       |    0    |    0    |    0    |
|          |        sext_ln700_9_fu_533       |    0    |    0    |    0    |
|          |          rhs_V_3_fu_561          |    0    |    0    |    0    |
|          |        sext_ln703_1_fu_569       |    0    |    0    |    0    |
|          |        sext_ln703_6_fu_585       |    0    |    0    |    0    |
|          |           r_V_22_fu_609          |    0    |    0    |    0    |
|          |          lhs_V_4_fu_612          |    0    |    0    |    0    |
|          |           r_V_25_fu_622          |    0    |    0    |    0    |
|          |       sext_ln703_12_fu_630       |    0    |    0    |    0    |
|          |           r_V_14_fu_640          |    0    |    0    |    0    |
|          |       sext_ln1118_2_fu_643       |    0    |    0    |    0    |
|          |           r_V_17_fu_650          |    0    |    0    |    0    |
|          |        sext_ln1118_fu_686        |    0    |    0    |    0    |
|          |       sext_ln1118_8_fu_697       |    0    |    0    |    0    |
|          |       sext_ln1192_7_fu_721       |    0    |    0    |    0    |
|          |       sext_ln1118_9_fu_739       |    0    |    0    |    0    |
|          |           r_V_20_fu_749          |    0    |    0    |    0    |
|          |       sext_ln1118_10_fu_752      |    0    |    0    |    0    |
|          |        sext_ln728_3_fu_762       |    0    |    0    |    0    |
|          |       sext_ln1118_11_fu_786      |    0    |    0    |    0    |
|          |       sext_ln1116_7_fu_796       |    0    |    0    |    0    |
|          |       sext_ln1118_12_fu_800      |    0    |    0    |    0    |
|          |           r_V_28_fu_809          |    0    |    0    |    0    |
|          |       sext_ln1116_9_fu_818       |    0    |    0    |    0    |
|          |       sext_ln1193_1_fu_821       |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_824       |    0    |    0    |    0    |
|          |        sext_ln703_7_fu_835       |    0    |    0    |    0    |
|          |        sext_ln703_8_fu_838       |    0    |    0    |    0    |
|          |        sext_ln728_1_fu_848       |    0    |    0    |    0    |
|   sext   |           r_V_7_fu_856           |    0    |    0    |    0    |
|          |           r_V_9_fu_866           |    0    |    0    |    0    |
|          |        sext_ln700_4_fu_875       |    0    |    0    |    0    |
|          |        sext_ln700_5_fu_878       |    0    |    0    |    0    |
|          |        sext_ln700_6_fu_900       |    0    |    0    |    0    |
|          |        sext_ln700_7_fu_903       |    0    |    0    |    0    |
|          |       sext_ln703_13_fu_912       |    0    |    0    |    0    |
|          |       sext_ln703_14_fu_922       |    0    |    0    |    0    |
|          |       sext_ln1116_13_fu_931      |    0    |    0    |    0    |
|          |        sext_ln703_4_fu_939       |    0    |    0    |    0    |
|          |        sext_ln700_2_fu_942       |    0    |    0    |    0    |
|          |        sext_ln700_3_fu_952       |    0    |    0    |    0    |
|          |            r_V_fu_956            |    0    |    0    |    0    |
|          |         sext_ln728_fu_973        |    0    |    0    |    0    |
|          |        sext_ln728_2_fu_999       |    0    |    0    |    0    |
|          |        sext_ln1116_fu_1008       |    0    |    0    |    0    |
|          |       sext_ln1118_5_fu_1011      |    0    |    0    |    0    |
|          |       sext_ln728_4_fu_1049       |    0    |    0    |    0    |
|          |      sext_ln1116_10_fu_1074      |    0    |    0    |    0    |
|          |      sext_ln1118_14_fu_1078      |    0    |    0    |    0    |
|          |          r_V_32_fu_1091          |    0    |    0    |    0    |
|          |          r_V_38_fu_1101          |    0    |    0    |    0    |
|          |      sext_ln1116_15_fu_1110      |    0    |    0    |    0    |
|          |      sext_ln1118_17_fu_1113      |    0    |    0    |    0    |
|          |          r_V_41_fu_1127          |    0    |    0    |    0    |
|          |       sext_ln1116_1_fu_1137      |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_1140      |    0    |    0    |    0    |
|          |      sext_ln1118_15_fu_1153      |    0    |    0    |    0    |
|          |      sext_ln1118_16_fu_1156      |    0    |    0    |    0    |
|          |          r_V_35_fu_1169          |    0    |    0    |    0    |
|          |      sext_ln1116_17_fu_1179      |    0    |    0    |    0    |
|          |      sext_ln1118_18_fu_1182      |    0    |    0    |    0    |
|          |          r_V_44_fu_1195          |    0    |    0    |    0    |
|          |       sext_ln1116_2_fu_1205      |    0    |    0    |    0    |
|          |       sext_ln1118_7_fu_1208      |    0    |    0    |    0    |
|          |       sext_ln1192_3_fu_1217      |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_1220      |    0    |    0    |    0    |
|          |       sext_ln1192_5_fu_1229      |    0    |    0    |    0    |
|          |       sext_ln1192_6_fu_1232      |    0    |    0    |    0    |
|          |       sext_ln1192_1_fu_1241      |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_1244      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln51_fu_371        |    0    |    0    |    0    |
|          |        trunc_ln1118_fu_661       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          rhs_V_7_fu_429          |    0    |    0    |    0    |
|          |          lhs_V_6_fu_488          |    0    |    0    |    0    |
|          |          rhs_V_6_fu_536          |    0    |    0    |    0    |
|          |        shl_ln1118_1_fu_664       |    0    |    0    |    0    |
|          |            tmp_fu_671            |    0    |    0    |    0    |
|          |        shl_ln1118_2_fu_679       |    0    |    0    |    0    |
|          |        shl_ln1118_3_fu_690       |    0    |    0    |    0    |
|          |          rhs_V_2_fu_707          |    0    |    0    |    0    |
|          |        shl_ln1118_4_fu_725       |    0    |    0    |    0    |
|          |        shl_ln1118_5_fu_732       |    0    |    0    |    0    |
|bitconcatenate|          lhs_V_2_fu_755          |    0    |    0    |    0    |
|          |        shl_ln1118_6_fu_772       |    0    |    0    |    0    |
|          |        shl_ln1118_7_fu_779       |    0    |    0    |    0    |
|          |          rhs_V_1_fu_841          |    0    |    0    |    0    |
|          |          shl_ln1_fu_887          |    0    |    0    |    0    |
|          |          lhs_V_7_fu_915          |    0    |    0    |    0    |
|          |           lhs_V_fu_945           |    0    |    0    |    0    |
|          |           rhs_V_fu_965           |    0    |    0    |    0    |
|          |          lhs_V_1_fu_992          |    0    |    0    |    0    |
|          |        shl_ln700_1_fu_1025       |    0    |    0    |    0    |
|          |          rhs_V_5_fu_1041         |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          outsin_V_fu_572         |    0    |    0    |    0    |
|          |         outcos_V_9_fu_581        |    0    |    0    |    0    |
|          |        outcos_V_10_fu_601        |    0    |    0    |    0    |
|          |         outcos_V_4_fu_605        |    0    |    0    |    0    |
|          |        outsin_V_13_fu_626        |    0    |    0    |    0    |
|          |          outcos_V_fu_646         |    0    |    0    |    0    |
|          |         outcos_V_2_fu_653        |    0    |    0    |    0    |
|          |        outsin_V_10_fu_657        |    0    |    0    |    0    |
|          |         outsin_V_1_fu_827        |    0    |    0    |    0    |
|extractvalue|         outsin_V_2_fu_831        |    0    |    0    |    0    |
|          |        outsin_V_11_fu_852        |    0    |    0    |    0    |
|          |         outsin_V_9_fu_935        |    0    |    0    |    0    |
|          |        outsin_V_5_fu_1021        |    0    |    0    |    0    |
|          |        outsin_V_12_fu_1037       |    0    |    0    |    0    |
|          |        outcos_V_5_fu_1087        |    0    |    0    |    0    |
|          |        outcos_V_7_fu_1123        |    0    |    0    |    0    |
|          |        outsin_V_6_fu_1149        |    0    |    0    |    0    |
|          |        outcos_V_6_fu_1165        |    0    |    0    |    0    |
|          |        outcos_V_8_fu_1191        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    97   |   5563  |  66372  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln700_1_reg_1715 |   30   |
|  add_ln703_1_reg_1586 |   14   |
|  add_ln703_2_reg_1545 |   14   |
|  add_ln703_3_reg_1621 |   14   |
|   add_ln703_reg_1525  |   14   |
|    lhs_V_3_reg_1581   |   15   |
| mul_ln1192_2_reg_1891 |   62   |
| mul_ln1192_4_reg_1896 |   78   |
| mul_ln1192_7_reg_1886 |   70   |
|  mul_ln1192_reg_1530  |   22   |
|  mul_ln700_2_reg_1781 |   62   |
|   mul_ln703_reg_1641  |   19   |
|   mul_ln728_reg_1730  |   22   |
|  outcos_V_10_reg_1657 |   10   |
|  outcos_V_2_reg_1695  |   10   |
|  outcos_V_4_reg_1663  |   10   |
|   outcos_V_reg_1690   |   10   |
|  outsin_V_10_reg_1700 |   10   |
|  outsin_V_1_reg_1750  |   10   |
|  outsin_V_2_reg_1755  |   10   |
|  outsin_V_5_reg_1811  |   10   |
|  outsin_V_6_reg_1846  |   10   |
|  outsin_V_9_reg_1796  |   10   |
|   outsin_V_reg_1646   |   10   |
|   p_Val2_1_reg_1506   |   14   |
|   p_Val2_20_reg_1550  |   14   |
|   p_Val2_2_reg_1517   |   14   |
|   p_Val2_3_reg_1500   |   14   |
|   p_Val2_9_reg_1490   |   14   |
|    r_V_11_reg_1806    |   44   |
|    r_V_12_reg_1841    |   51   |
|    r_V_13_reg_1871    |   60   |
|    r_V_19_reg_1705    |   32   |
|    r_V_23_reg_1669    |   28   |
|    r_V_26_reg_1675    |   32   |
|    r_V_27_reg_1720    |   60   |
|    r_V_29_reg_1725    |   20   |
|    r_V_30_reg_1735    |   22   |
|    r_V_31_reg_1821    |   48   |
|    r_V_33_reg_1826    |   20   |
|    r_V_34_reg_1851    |   66   |
|    r_V_36_reg_1856    |   20   |
|    r_V_37_reg_1791    |   22   |
|    r_V_40_reg_1831    |   42   |
|    r_V_42_reg_1836    |   20   |
|    r_V_43_reg_1861    |   56   |
|    r_V_45_reg_1866    |   20   |
|     r_V_4_reg_1616    |   15   |
|    r_V_51_reg_1765    |   11   |
|    r_V_52_reg_1770    |   20   |
|   ret_V_11_reg_1710   |   24   |
|   ret_V_18_reg_1680   |   11   |
|   ret_V_22_reg_1606   |   24   |
|   ret_V_30_reg_1740   |   21   |
|   ret_V_31_reg_1685   |   19   |
|   ret_V_32_reg_1745   |   19   |
|   ret_V_37_reg_1636   |   15   |
|   ret_V_41_reg_1786   |   30   |
|    ret_V_8_reg_1760   |   24   |
|     ret_V_reg_1652    |   15   |
|    rhs_V_4_reg_1591   |   15   |
| sext_ln1118_1_reg_1561|   22   |
| sext_ln1192_3_reg_1876|   78   |
| sext_ln1192_4_reg_1881|   78   |
|   sub_ln700_reg_1776  |   46   |
|  sub_ln703_1_reg_1540 |   14   |
|  trunc_ln51_reg_1535  |   14   |
|trunc_ln708_10_reg_1631|   14   |
|trunc_ln708_11_reg_1901|   14   |
| trunc_ln708_1_reg_1801|   14   |
| trunc_ln708_2_reg_1571|   14   |
| trunc_ln708_4_reg_1596|   14   |
| trunc_ln708_5_reg_1816|   14   |
| trunc_ln708_6_reg_1601|   14   |
| trunc_ln708_7_reg_1626|   14   |
| trunc_ln708_9_reg_1576|   14   |
| trunc_ln708_s_reg_1611|   14   |
|   trunc_ln_reg_1566   |   14   |
+-----------------------+--------+
|         Total         |  1948  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_14_6_s_fu_235 |  p1  |   2  |  14  |   28   ||    9    |
| grp_generic_sincos_14_6_s_fu_240 |  p1  |   2  |  14  |   28   ||    9    |
| grp_generic_sincos_14_6_s_fu_245 |  p1  |   2  |  14  |   28   ||    9    |
| grp_generic_sincos_14_6_s_fu_270 |  p1  |   2  |  14  |   28   ||    9    |
|            grp_fu_1223           |  p0  |   2  |  20  |   40   ||    9    |
|            grp_fu_1223           |  p1  |   2  |  66  |   132  ||    9    |
|            grp_fu_1306           |  p0  |   2  |  14  |   28   ||    9    |
|            grp_fu_1402           |  p1  |   2  |  16  |   32   ||    9    |
|            grp_fu_1450           |  p0  |   2  |  10  |   20   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   364  ||  5.427  ||    81   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   97   |    -   |  5563  |  66372 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   81   |
|  Register |    -   |    -   |  1948  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   97   |    5   |  7511  |  66453 |
+-----------+--------+--------+--------+--------+
