|test_module_test
clock => clock.IN2
reset => reset.IN1
exec => _.IN1
exec => Decoder0.IN0
display1[0] << <GND>
display1[1] << <GND>
display1[2] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
display1[3] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
display1[4] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
display1[5] << <VCC>
display1[6] << <VCC>
display1[7] << Decoder0.DB_MAX_OUTPUT_PORT_TYPE
display2[0] << <GND>
display2[1] << <GND>
display2[2] << Decoder1.DB_MAX_OUTPUT_PORT_TYPE
display2[3] << Decoder1.DB_MAX_OUTPUT_PORT_TYPE
display2[4] << Decoder1.DB_MAX_OUTPUT_PORT_TYPE
display2[5] << <VCC>
display2[6] << <VCC>
display2[7] << Decoder1.DB_MAX_OUTPUT_PORT_TYPE
display3[0] << <GND>
display3[1] << WideOr3.DB_MAX_OUTPUT_PORT_TYPE
display3[2] << WideOr2.DB_MAX_OUTPUT_PORT_TYPE
display3[3] << WideOr1.DB_MAX_OUTPUT_PORT_TYPE
display3[4] << WideOr0.DB_MAX_OUTPUT_PORT_TYPE
display3[5] << Decoder2.DB_MAX_OUTPUT_PORT_TYPE
display3[6] << adjustSevenSegment3_8.DB_MAX_OUTPUT_PORT_TYPE
display3[7] << adjustSevenSegment3_8.DB_MAX_OUTPUT_PORT_TYPE
display4[0] << <GND>
display4[1] << <GND>
display4[2] << Decoder3.DB_MAX_OUTPUT_PORT_TYPE
display4[3] << Decoder3.DB_MAX_OUTPUT_PORT_TYPE
display4[4] << Decoder3.DB_MAX_OUTPUT_PORT_TYPE
display4[5] << <VCC>
display4[6] << <VCC>
display4[7] << Decoder3.DB_MAX_OUTPUT_PORT_TYPE
display5[0] << <GND>
display5[1] << WideOr10.DB_MAX_OUTPUT_PORT_TYPE
display5[2] << WideOr9.DB_MAX_OUTPUT_PORT_TYPE
display5[3] << WideOr8.DB_MAX_OUTPUT_PORT_TYPE
display5[4] << WideOr7.DB_MAX_OUTPUT_PORT_TYPE
display5[5] << WideOr6.DB_MAX_OUTPUT_PORT_TYPE
display5[6] << WideOr5.DB_MAX_OUTPUT_PORT_TYPE
display5[7] << WideOr4.DB_MAX_OUTPUT_PORT_TYPE
display6[0] << <GND>
display6[1] << <GND>
display6[2] << <GND>
display6[3] << <GND>
display6[4] << <GND>
display6[5] << <GND>
display6[6] << <GND>
display6[7] << <GND>
display7[0] << <GND>
display7[1] << <GND>
display7[2] << <GND>
display7[3] << <GND>
display7[4] << <GND>
display7[5] << <GND>
display7[6] << <GND>
display7[7] << <GND>
display8[0] << <GND>
display8[1] << <GND>
display8[2] << <GND>
display8[3] << <GND>
display8[4] << <GND>
display8[5] << <GND>
display8[6] << <GND>
display8[7] << <GND>
selecter << <VCC>


|test_module_test|phase_counter:phase_counter
clock => phase[0]~reg0.CLK
clock => phase[1]~reg0.CLK
clock => phase[2]~reg0.CLK
reset => phase[0]~reg0.ACLR
reset => phase[1]~reg0.ACLR
reset => phase[2]~reg0.ACLR
phase[0] <= phase[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[1] <= phase[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase[2] <= phase[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test_module_test|control_unit:control_unit
clock => ~NO_FANOUT~
reset => register_reset.DATAIN
exec => running.LATCH_ENABLE
phase[0] => Decoder0.IN3
phase[1] => Decoder0.IN2
phase[2] => Decoder0.IN1
phase[3] => Decoder0.IN0
register_reset <= reset.DB_MAX_OUTPUT_PORT_TYPE
p1 <= p1.DB_MAX_OUTPUT_PORT_TYPE
p2 <= p2.DB_MAX_OUTPUT_PORT_TYPE
p3 <= p3.DB_MAX_OUTPUT_PORT_TYPE
p4 <= p4.DB_MAX_OUTPUT_PORT_TYPE
p5 <= p5.DB_MAX_OUTPUT_PORT_TYPE


|test_module_test|program_counter:program_counter
p1 => out[0]~reg0.CLK
p1 => out[1]~reg0.CLK
p1 => out[2]~reg0.CLK
p1 => out[3]~reg0.CLK
p1 => out[4]~reg0.CLK
p1 => out[5]~reg0.CLK
p1 => out[6]~reg0.CLK
p1 => out[7]~reg0.CLK
p1 => out[8]~reg0.CLK
p1 => out[9]~reg0.CLK
p1 => out[10]~reg0.CLK
p1 => out[11]~reg0.CLK
p1 => out[12]~reg0.CLK
p1 => out[13]~reg0.CLK
p1 => out[14]~reg0.CLK
p1 => out[15]~reg0.CLK
reset => out[0]~reg0.ACLR
reset => out[1]~reg0.ACLR
reset => out[2]~reg0.ACLR
reset => out[3]~reg0.ACLR
reset => out[4]~reg0.ACLR
reset => out[5]~reg0.ACLR
reset => out[6]~reg0.ACLR
reset => out[7]~reg0.ACLR
reset => out[8]~reg0.ACLR
reset => out[9]~reg0.ACLR
reset => out[10]~reg0.ACLR
reset => out[11]~reg0.ACLR
reset => out[12]~reg0.ACLR
reset => out[13]~reg0.ACLR
reset => out[14]~reg0.ACLR
reset => out[15]~reg0.ACLR
in[0] => out[0]~reg0.DATAIN
in[1] => out[1]~reg0.DATAIN
in[2] => out[2]~reg0.DATAIN
in[3] => out[3]~reg0.DATAIN
in[4] => out[4]~reg0.DATAIN
in[5] => out[5]~reg0.DATAIN
in[6] => out[6]~reg0.DATAIN
in[7] => out[7]~reg0.DATAIN
in[8] => out[8]~reg0.DATAIN
in[9] => out[9]~reg0.DATAIN
in[10] => out[10]~reg0.DATAIN
in[11] => out[11]~reg0.DATAIN
in[12] => out[12]~reg0.DATAIN
in[13] => out[13]~reg0.DATAIN
in[14] => out[14]~reg0.DATAIN
in[15] => out[15]~reg0.DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


