{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1455374204656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1455374204657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 13 16:36:44 2016 " "Processing started: Sat Feb 13 16:36:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1455374204657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1455374204657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRT -c CRT " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRT -c CRT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1455374204657 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1455374205154 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" CRT.vhd(363) " "VHDL syntax error at CRT.vhd(363) near text \"process\";  expecting \"if\"" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 363 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1455374206370 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" CRT.vhd(365) " "VHDL syntax error at CRT.vhd(365) near text \"when\";  expecting \";\"" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 365 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1455374206370 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" CRT.vhd(373) " "VHDL syntax error at CRT.vhd(373) near text \"when\";  expecting \";\"" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 373 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1455374206370 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" CRT.vhd(375) " "VHDL syntax error at CRT.vhd(375) near text \"when\";  expecting \";\"" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 375 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1455374206371 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" CRT.vhd(379) " "VHDL syntax error at CRT.vhd(379) near text \"when\";  expecting \";\"" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 379 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1455374206371 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"WHEN\";  expecting \";\" CRT.vhd(386) " "VHDL syntax error at CRT.vhd(386) near text \"WHEN\";  expecting \";\"" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 386 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1455374206371 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"entity\";  expecting \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement CRT.vhd(402) " "VHDL syntax error at CRT.vhd(402) near text \"entity\";  expecting \"(\", or an identifier (\"entity\" is a reserved keyword), or a sequential statement" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 402 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1455374206371 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" CRT.vhd(402) " "VHDL syntax error at CRT.vhd(402) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 402 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1455374206371 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" CRT.vhd(402) " "VHDL syntax error at CRT.vhd(402) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "CRT.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/CRT.vhd" 402 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1455374206371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "crt.vhd 0 0 " "Found 0 design units, including 0 entities, in source file crt.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455374206372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-synt " "Found design unit 1: vga-synt" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455374206383 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "G:/_Programming/_DOCS/Schematics/Z80/CPLD/Altera/Video/vga.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1455374206383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1455374206383 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1455374206578 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 13 16:36:46 2016 " "Processing ended: Sat Feb 13 16:36:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1455374206578 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1455374206578 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1455374206578 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455374206578 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus II Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1455374207242 ""}
