
*** Running vivado
    with args -log security_sv.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source security_sv.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source security_sv.tcl -notrace
Command: synth_design -top security_sv -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 473843
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2141.391 ; gain = 385.676 ; free physical = 9067 ; free virtual = 48671
Synthesis current peak Physical Memory [PSS] (MB): peak = 1551.413; parent = 1344.902; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3149.602; parent = 2141.395; children = 1008.207
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'security_sv' [/home/tesla/workspace/05.Soc/10.studies/08.sv/lab4_always/always_blocks.srcs/sources_1/imports/src_files/security_sv.sv:21]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/tesla/workspace/05.Soc/10.studies/08.sv/lab4_always/always_blocks.srcs/sources_1/imports/src_files/security_sv.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'security_sv' (0#1) [/home/tesla/workspace/05.Soc/10.studies/08.sv/lab4_always/always_blocks.srcs/sources_1/imports/src_files/security_sv.sv:21]
WARNING: [Synth 8-87] always_comb on 'delay_cntr_reg' did not result in combinational logic [/home/tesla/workspace/05.Soc/10.studies/08.sv/lab4_always/always_blocks.srcs/sources_1/imports/src_files/security_sv.sv:126]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2207.359 ; gain = 451.645 ; free physical = 9156 ; free virtual = 48760
Synthesis current peak Physical Memory [PSS] (MB): peak = 1551.413; parent = 1344.902; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3215.570; parent = 2207.363; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2225.172 ; gain = 469.457 ; free physical = 9146 ; free virtual = 48750
Synthesis current peak Physical Memory [PSS] (MB): peak = 1551.413; parent = 1344.902; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3233.383; parent = 2225.176; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2242.082 ; gain = 486.367 ; free physical = 9146 ; free virtual = 48750
Synthesis current peak Physical Memory [PSS] (MB): peak = 1551.413; parent = 1344.902; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3250.293; parent = 2242.086; children = 1008.207
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'security_sv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                disarmed |                               00 | 00000000000000000000000000000000
                   armed |                               01 | 00000000000000000000000000000001
              wait_delay |                               10 | 00000000000000000000000000000010
                   alarm |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'security_sv'
WARNING: [Synth 8-327] inferring latch for variable 'delay_cntr_reg' [/home/tesla/workspace/05.Soc/10.studies/08.sv/lab4_always/always_blocks.srcs/sources_1/imports/src_files/security_sv.sv:126]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2242.082 ; gain = 486.367 ; free physical = 9118 ; free virtual = 48723
Synthesis current peak Physical Memory [PSS] (MB): peak = 1551.413; parent = 1344.902; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3250.293; parent = 2242.086; children = 1008.207
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 5     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2652.223 ; gain = 896.508 ; free physical = 8590 ; free virtual = 48198
Synthesis current peak Physical Memory [PSS] (MB): peak = 2037.116; parent = 1831.013; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.434; parent = 2652.227; children = 1008.207
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2652.223 ; gain = 896.508 ; free physical = 8590 ; free virtual = 48198
Synthesis current peak Physical Memory [PSS] (MB): peak = 2039.753; parent = 1833.667; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.434; parent = 2652.227; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2652.223 ; gain = 896.508 ; free physical = 8586 ; free virtual = 48194
Synthesis current peak Physical Memory [PSS] (MB): peak = 2040.216; parent = 1834.130; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.434; parent = 2652.227; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2652.223 ; gain = 896.508 ; free physical = 8578 ; free virtual = 48186
Synthesis current peak Physical Memory [PSS] (MB): peak = 2040.440; parent = 1834.354; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.434; parent = 2652.227; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2652.223 ; gain = 896.508 ; free physical = 8577 ; free virtual = 48185
Synthesis current peak Physical Memory [PSS] (MB): peak = 2040.513; parent = 1834.427; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.434; parent = 2652.227; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2652.223 ; gain = 896.508 ; free physical = 8577 ; free virtual = 48185
Synthesis current peak Physical Memory [PSS] (MB): peak = 2040.544; parent = 1834.458; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.434; parent = 2652.227; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2652.223 ; gain = 896.508 ; free physical = 8577 ; free virtual = 48185
Synthesis current peak Physical Memory [PSS] (MB): peak = 2040.544; parent = 1834.458; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.434; parent = 2652.227; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2652.223 ; gain = 896.508 ; free physical = 8577 ; free virtual = 48185
Synthesis current peak Physical Memory [PSS] (MB): peak = 2040.560; parent = 1834.474; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.434; parent = 2652.227; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2652.223 ; gain = 896.508 ; free physical = 8577 ; free virtual = 48185
Synthesis current peak Physical Memory [PSS] (MB): peak = 2040.575; parent = 1834.489; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.434; parent = 2652.227; children = 1008.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     3|
|4     |LUT4 |     4|
|5     |LUT5 |     9|
|6     |LUT6 |     6|
|7     |FDRE |     5|
|8     |LDC  |     7|
|9     |IBUF |     9|
|10    |OBUF |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    49|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2652.223 ; gain = 896.508 ; free physical = 8577 ; free virtual = 48185
Synthesis current peak Physical Memory [PSS] (MB): peak = 2040.679; parent = 1834.593; children = 206.511
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3660.434; parent = 2652.227; children = 1008.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2652.223 ; gain = 896.508 ; free physical = 8580 ; free virtual = 48187
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2652.230 ; gain = 896.508 ; free physical = 8580 ; free virtual = 48187
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.230 ; gain = 0.000 ; free physical = 8674 ; free virtual = 48282
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2746.871 ; gain = 0.000 ; free physical = 8627 ; free virtual = 48235
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 9 instances
  LDC => LDCE: 7 instances

Synth Design complete, checksum: 9f204d1c
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2746.871 ; gain = 1022.973 ; free physical = 8836 ; free virtual = 48444
INFO: [Common 17-1381] The checkpoint '/home/tesla/workspace/05.Soc/10.studies/08.sv/lab4_always/always_blocks.runs/synth_1/security_sv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file security_sv_utilization_synth.rpt -pb security_sv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 19:29:36 2023...
