INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Lab10/Lab10.srcs/sources_1/new/Add_Sub_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Projects/Lab10/Lab10.sim/TB_Add_Sub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Add_Sub
