    An arithmetic approach to the analysis of multiple faults verification and synthesis at switch-level
