<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4758" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4758{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4758{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4758{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4758{left:189px;bottom:998px;}
#t5_4758{left:538px;bottom:998px;letter-spacing:-0.12px;}
#t6_4758{left:538px;bottom:976px;letter-spacing:-0.12px;}
#t7_4758{left:538px;bottom:959px;letter-spacing:-0.11px;}
#t8_4758{left:538px;bottom:943px;letter-spacing:-0.11px;}
#t9_4758{left:189px;bottom:918px;}
#ta_4758{left:538px;bottom:918px;letter-spacing:-0.14px;}
#tb_4758{left:189px;bottom:894px;}
#tc_4758{left:538px;bottom:894px;letter-spacing:-0.11px;}
#td_4758{left:538px;bottom:872px;letter-spacing:-0.12px;}
#te_4758{left:538px;bottom:855px;letter-spacing:-0.11px;}
#tf_4758{left:538px;bottom:839px;letter-spacing:-0.11px;}
#tg_4758{left:538px;bottom:822px;letter-spacing:-0.12px;}
#th_4758{left:189px;bottom:797px;}
#ti_4758{left:538px;bottom:797px;letter-spacing:-0.12px;}
#tj_4758{left:538px;bottom:776px;letter-spacing:-0.12px;}
#tk_4758{left:538px;bottom:759px;letter-spacing:-0.12px;}
#tl_4758{left:189px;bottom:735px;letter-spacing:-0.17px;}
#tm_4758{left:538px;bottom:735px;letter-spacing:-0.12px;}
#tn_4758{left:538px;bottom:713px;letter-spacing:-0.12px;}
#to_4758{left:538px;bottom:697px;letter-spacing:-0.12px;}
#tp_4758{left:538px;bottom:680px;letter-spacing:-0.13px;}
#tq_4758{left:189px;bottom:655px;letter-spacing:-0.17px;}
#tr_4758{left:538px;bottom:655px;letter-spacing:-0.12px;}
#ts_4758{left:538px;bottom:634px;letter-spacing:-0.12px;}
#tt_4758{left:538px;bottom:617px;letter-spacing:-0.12px;}
#tu_4758{left:538px;bottom:600px;letter-spacing:-0.13px;}
#tv_4758{left:189px;bottom:576px;letter-spacing:-0.17px;}
#tw_4758{left:538px;bottom:576px;letter-spacing:-0.12px;}
#tx_4758{left:538px;bottom:554px;letter-spacing:-0.12px;}
#ty_4758{left:538px;bottom:538px;letter-spacing:-0.11px;}
#tz_4758{left:189px;bottom:513px;letter-spacing:-0.12px;}
#t10_4758{left:538px;bottom:513px;letter-spacing:-0.12px;}
#t11_4758{left:538px;bottom:492px;letter-spacing:-0.12px;}
#t12_4758{left:538px;bottom:475px;letter-spacing:-0.12px;}
#t13_4758{left:538px;bottom:458px;letter-spacing:-0.12px;}
#t14_4758{left:538px;bottom:441px;letter-spacing:-0.11px;}
#t15_4758{left:189px;bottom:417px;letter-spacing:-0.14px;}
#t16_4758{left:538px;bottom:417px;letter-spacing:-0.12px;}
#t17_4758{left:189px;bottom:393px;letter-spacing:-0.14px;}
#t18_4758{left:538px;bottom:393px;letter-spacing:-0.13px;}
#t19_4758{left:538px;bottom:371px;letter-spacing:-0.12px;word-spacing:-0.37px;}
#t1a_4758{left:538px;bottom:354px;letter-spacing:-0.11px;}
#t1b_4758{left:538px;bottom:333px;letter-spacing:-0.11px;}
#t1c_4758{left:538px;bottom:316px;letter-spacing:-0.1px;}
#t1d_4758{left:189px;bottom:292px;letter-spacing:-0.18px;}
#t1e_4758{left:538px;bottom:292px;letter-spacing:-0.12px;}
#t1f_4758{left:538px;bottom:270px;letter-spacing:-0.11px;}
#t1g_4758{left:538px;bottom:254px;letter-spacing:-0.11px;}
#t1h_4758{left:538px;bottom:232px;letter-spacing:-0.11px;}
#t1i_4758{left:538px;bottom:215px;letter-spacing:-0.1px;}
#t1j_4758{left:189px;bottom:191px;letter-spacing:-0.14px;}
#t1k_4758{left:538px;bottom:191px;letter-spacing:-0.14px;}
#t1l_4758{left:90px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1m_4758{left:176px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1n_4758{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1o_4758{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t1p_4758{left:230px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1q_4758{left:467px;bottom:1046px;letter-spacing:-0.14px;}
#t1r_4758{left:647px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1s_4758{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t1t_4758{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4758{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4758{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4758{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4758{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4758{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4758" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4758Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4758" style="-webkit-user-select: none;"><object width="935" height="1210" data="4758/4758.svg" type="image/svg+xml" id="pdf4758" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4758" class="t s1_4758">2-236 </span><span id="t2_4758" class="t s1_4758">Vol. 4 </span>
<span id="t3_4758" class="t s2_4758">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4758" class="t s3_4758">6 </span><span id="t5_4758" class="t s3_4758">VR Therm Alert Status (R0) </span>
<span id="t6_4758" class="t s3_4758">When set, frequency is reduced below the operating </span>
<span id="t7_4758" class="t s3_4758">system request due to a thermal alert from the </span>
<span id="t8_4758" class="t s3_4758">Voltage Regulator. </span>
<span id="t9_4758" class="t s3_4758">7 </span><span id="ta_4758" class="t s3_4758">Reserved </span>
<span id="tb_4758" class="t s3_4758">8 </span><span id="tc_4758" class="t s3_4758">Electrical Design Point Status (R0) </span>
<span id="td_4758" class="t s3_4758">When set, frequency is reduced below the operating </span>
<span id="te_4758" class="t s3_4758">system request due to electrical design point </span>
<span id="tf_4758" class="t s3_4758">constraints (e.g., maximum electrical current </span>
<span id="tg_4758" class="t s3_4758">consumption). </span>
<span id="th_4758" class="t s3_4758">9 </span><span id="ti_4758" class="t s3_4758">Core Power Limiting Status (R0) </span>
<span id="tj_4758" class="t s3_4758">When set, frequency is reduced below the operating </span>
<span id="tk_4758" class="t s3_4758">system request due to domain-level power limiting. </span>
<span id="tl_4758" class="t s3_4758">10 </span><span id="tm_4758" class="t s3_4758">Package-Level Power Limiting PL1 Status (R0) </span>
<span id="tn_4758" class="t s3_4758">When set, frequency is reduced below the operating </span>
<span id="to_4758" class="t s3_4758">system request due to package-level power limiting </span>
<span id="tp_4758" class="t s3_4758">PL1. </span>
<span id="tq_4758" class="t s3_4758">11 </span><span id="tr_4758" class="t s3_4758">Package-Level PL2 Power Limiting Status (R0) </span>
<span id="ts_4758" class="t s3_4758">When set, frequency is reduced below the operating </span>
<span id="tt_4758" class="t s3_4758">system request due to package-level power limiting </span>
<span id="tu_4758" class="t s3_4758">PL2. </span>
<span id="tv_4758" class="t s3_4758">12 </span><span id="tw_4758" class="t s3_4758">Max Turbo Limit Status (R0) </span>
<span id="tx_4758" class="t s3_4758">When set, frequency is reduced below the operating </span>
<span id="ty_4758" class="t s3_4758">system request due to multi-core turbo limits. </span>
<span id="tz_4758" class="t s3_4758">13 </span><span id="t10_4758" class="t s3_4758">Turbo Transition Attenuation Status (R0) </span>
<span id="t11_4758" class="t s3_4758">When set, frequency is reduced below the operating </span>
<span id="t12_4758" class="t s3_4758">system request due to Turbo transition attenuation. </span>
<span id="t13_4758" class="t s3_4758">This prevents performance degradation due to </span>
<span id="t14_4758" class="t s3_4758">frequent operating ratio changes. </span>
<span id="t15_4758" class="t s3_4758">15:14 </span><span id="t16_4758" class="t s3_4758">Reserved </span>
<span id="t17_4758" class="t s3_4758">16 </span><span id="t18_4758" class="t s3_4758">PROCHOT Log </span>
<span id="t19_4758" class="t s3_4758">When set, indicates that the PROCHOT Status bit has </span>
<span id="t1a_4758" class="t s3_4758">asserted since the log bit was last cleared. </span>
<span id="t1b_4758" class="t s3_4758">This log bit will remain set until cleared by software </span>
<span id="t1c_4758" class="t s3_4758">writing 0. </span>
<span id="t1d_4758" class="t s3_4758">17 </span><span id="t1e_4758" class="t s3_4758">Thermal Log </span>
<span id="t1f_4758" class="t s3_4758">When set, indicates that the Thermal Status bit has </span>
<span id="t1g_4758" class="t s3_4758">asserted since the log bit was last cleared. </span>
<span id="t1h_4758" class="t s3_4758">This log bit will remain set until cleared by software </span>
<span id="t1i_4758" class="t s3_4758">writing 0. </span>
<span id="t1j_4758" class="t s3_4758">19:18 </span><span id="t1k_4758" class="t s3_4758">Reserved </span>
<span id="t1l_4758" class="t s4_4758">Table 2-30. </span><span id="t1m_4758" class="t s4_4758">MSRs Supported by 4th Generation Intel® Core™ Processors (Haswell Microarchitecture) (Contd.) </span>
<span id="t1n_4758" class="t s5_4758">Register </span>
<span id="t1o_4758" class="t s5_4758">Address </span><span id="t1p_4758" class="t s5_4758">Register Name / Bit Fields </span><span id="t1q_4758" class="t s5_4758">Scope </span><span id="t1r_4758" class="t s5_4758">Bit Description </span>
<span id="t1s_4758" class="t s5_4758">Hex </span><span id="t1t_4758" class="t s5_4758">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
