
InterruptsNIOS.elf:     file format elf32-littlenios2
InterruptsNIOS.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000248

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00004420 memsz 0x00004420 flags r-x
    LOAD off    0x00005440 vaddr 0x00004440 paddr 0x00005dd4 align 2**12
         filesz 0x00001994 memsz 0x00001994 flags rw-
    LOAD off    0x00007768 vaddr 0x00007768 paddr 0x00007768 align 2**12
         filesz 0x00000000 memsz 0x00000128 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000228  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004074  00000248  00000248  00001248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000184  000042bc  000042bc  000052bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001994  00004440  00005dd4  00005440  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000128  00007768  00007768  00007768  2**2
                  ALLOC, SMALL_DATA
  6 .SDRAM        00000000  00007890  00007890  00006dd4  2**0
                  CONTENTS
  7 .VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM 00000000  09000000  09000000  00006dd4  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00006dd4  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 000006f8  00000000  00000000  00006df8  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000099cd  00000000  00000000  000074f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000334b  00000000  00000000  00010ebd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000372a  00000000  00000000  00014208  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000013e0  00000000  00000000  00017934  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000257e  00000000  00000000  00018d14  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00000770  00000000  00000000  0001b292  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000020  00000000  00000000  0001ba04  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000178  00000000  00000000  0001ba28  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  0001e3a6  2**0
                  CONTENTS, READONLY
 19 .cpu          00000005  00000000  00000000  0001e3a9  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0001e3ae  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0001e3af  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  0001e3b0  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  0001e3b4  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  0001e3b8  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   00000009  00000000  00000000  0001e3bc  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    00000009  00000000  00000000  0001e3c5  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   00000009  00000000  00000000  0001e3ce  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 0000000b  00000000  00000000  0001e3d7  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 00000059  00000000  00000000  0001e3e2  2**0
                  CONTENTS, READONLY
 30 .jdi          0000abc5  00000000  00000000  0001e43b  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     001adce0  00000000  00000000  00029000  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000248 l    d  .text	00000000 .text
000042bc l    d  .rodata	00000000 .rodata
00004440 l    d  .rwdata	00000000 .rwdata
00007768 l    d  .bss	00000000 .bss
00007890 l    d  .SDRAM	00000000 .SDRAM
09000000 l    d  .VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM	00000000 .VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 C:/Users/psmith04/Documents/FPGA/InterruptsNIOS_bsp//obj/HAL/src/crt0.o
00000280 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 HexDisplay.c
00000000 l    df *ABS*	00000000 InterruptDemo.c
00007768 l     O .bss	00000004 count.1596
00000000 l    df *ABS*	00000000 buttonISR.c
00000000 l    df *ABS*	00000000 lcd.c
00000000 l    df *ABS*	00000000 seven_seg_bcd.c
00000000 l    df *ABS*	00000000 seven_seg_hex.c
00000000 l    df *ABS*	00000000 timerISR.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00000d5c l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00000ec4 l     F .text	00000038 alt_dev_reg
00004440 l     O .rwdata	00001060 JTAG_UART
000054a0 l     O .rwdata	00000030 AV_Config
000054d0 l     O .rwdata	00000030 Audio_Subsystem_Audio
00005500 l     O .rwdata	0000002c Char_LCD_16x2
0000552c l     O .rwdata	0000002c IrDA
00005558 l     O .rwdata	0000002c Expansion_JP5
00005584 l     O .rwdata	0000002c Green_LEDs
000055b0 l     O .rwdata	0000002c HEX3_HEX0
000055dc l     O .rwdata	0000002c HEX7_HEX4
00005608 l     O .rwdata	0000002c Pushbuttons
00005634 l     O .rwdata	0000002c Red_LEDs
00005660 l     O .rwdata	0000002c Slider_Switches
0000568c l     O .rwdata	00000038 PS2_Port
000056c4 l     O .rwdata	00000038 PS2_Port_Dual
000056fc l     O .rwdata	0000002c Serial_Port
00005728 l     O .rwdata	00000034 USB
0000575c l     O .rwdata	00000054 VGA_Subsystem_VGA_Pixel_DMA
000057b0 l     O .rwdata	0000002c SD_Card
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00001478 l     F .text	00000210 altera_avalon_jtag_uart_irq
00001688 l     F .text	000000a8 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00001cc8 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_up_avalon_character_lcd.c
00000000 l    df *ABS*	00000000 altera_up_avalon_irda.c
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_rs232.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
000031d8 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00003318 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00003344 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
000035bc l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
000036fc l     F .text	00000050 alt_get_errno
0000374c l     F .text	000000cc alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00005984 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00007788 g     O .bss	00000004 alt_instruction_exception_handler
00000e48 g     F .text	0000007c alt_main
0000289c g     F .text	00000060 alt_up_ps2_disable_read_interrupt
00007790 g     O .bss	00000100 alt_irq
000002c8 g     F .text	00000090 HexDisplay
00005dd4 g       *ABS*	00000000 __flash_rwdata_start
00001e3c g     F .text	00000040 alt_up_character_lcd_send_cmd
000026b4 g     F .text	00000034 read_CE_bit
00002a3c g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
00002f34 g     F .text	00000090 alt_up_rs232_read_fd
000004d4 g     F .text	0000006c LCD_cursor
00003b78 g     F .text	00000024 altera_nios2_gen2_irq_init
00001dc8 g     F .text	00000074 get_DDRAM_addr
00000000 g     F .entry	0000001c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
0000778c g     O .bss	00000004 errno
00007778 g     O .bss	00000004 alt_argv
0000dda8 g       *ABS*	00000000 _gp
00005804 g     O .rwdata	00000180 alt_fd_list
000034f8 g     F .text	00000090 alt_find_dev
00000a64 g     F .text	00000148 memcpy
00001fe8 g     F .text	00000050 alt_up_character_lcd_write_fd
00003680 g     F .text	0000007c alt_io_redirect
000042bc g       *ABS*	00000000 __DTOR_END__
00002580 g     F .text	00000090 alt_up_irda_write_fd
00002ec0 g     F .text	00000074 alt_up_rs232_read_data
00003df4 g     F .text	0000009c alt_exception_cause_generated_bad_addr
0000237c g     F .text	00000040 alt_up_irda_get_used_space_in_read_FIFO
00001888 g     F .text	0000021c altera_avalon_jtag_uart_read
00000540 g     F .text	0000006c LCD_text
0000231c g     F .text	00000060 alt_up_irda_disable_read_interrupt
00003d64 g     F .text	00000090 alt_icache_flush
00005dbc g     O .rwdata	00000004 alt_max_fd
00002e3c g     F .text	00000044 alt_up_rs232_check_parity
000026e8 g     F .text	00000030 read_num_bytes_available
00000bac g     F .text	000001b0 alt_irq_register
00002650 g     F .text	00000034 read_RI_bit
00005dcc g     O .rwdata	00000004 _global_impure_ptr
00007890 g       *ABS*	00000000 __bss_end
00003a70 g     F .text	00000108 alt_tick
0000274c g     F .text	0000002c read_data_byte
000039d4 g     F .text	0000009c alt_alarm_stop
00002684 g     F .text	00000030 read_RE_bit
00007770 g     O .bss	00000004 alt_irq_active
000023bc g     F .text	0000003c alt_up_irda_get_available_space_in_write_FIFO
000000fc g     F .exceptions	000000d8 alt_irq_handler
000057dc g     O .rwdata	00000028 alt_dev_null
00002288 g     F .text	00000038 alt_up_character_lcd_cursor_blink_on
000028fc g     F .text	00000074 alt_up_ps2_write_data_byte
000032f8 g     F .text	00000020 alt_dcache_flush_all
00005dd4 g       *ABS*	00000000 __ram_rwdata_end
00005db4 g     O .rwdata	00000008 alt_dev_list
00004440 g       *ABS*	00000000 __ram_rodata_end
00002fc4 g     F .text	00000094 alt_up_rs232_write_fd
00000000 g       *ABS*	00000000 __alt_mem_SDRAM
00007890 g       *ABS*	00000000 end
00002c2c g     F .text	00000098 alt_up_ps2_write_fd
000023f8 g     F .text	00000044 alt_up_irda_check_parity
000013bc g     F .text	000000bc altera_avalon_jtag_uart_init
00000284 g     F .text	00000044 toggleBCDHEX
000001d4 g     F .exceptions	00000074 alt_instruction_exception_entry
000042bc g       *ABS*	00000000 __CTOR_LIST__
04000000 g       *ABS*	00000000 __alt_stack_pointer
00001d44 g     F .text	00000084 alt_avalon_timer_sc_init
00001aa4 g     F .text	00000224 altera_avalon_jtag_uart_write
00001ef4 g     F .text	0000007c alt_up_character_lcd_write
00004108 g     F .text	00000180 __call_exitprocs
00000248 g     F .text	0000003c _start
00007780 g     O .bss	00000004 _alt_tick_rate
00007784 g     O .bss	00000004 _alt_nticks
00000f34 g     F .text	00000324 alt_sys_init
00002138 g     F .text	0000008c alt_up_character_lcd_shift_display
000005e4 g     F .text	000002bc seven_seg_bcd
00003ff0 g     F .text	00000118 __register_exitproc
00002b48 g     F .text	00000058 alt_up_ps2_clear_fifo
00002e00 g     F .text	0000003c alt_up_rs232_get_available_space_in_write_FIFO
000021c4 g     F .text	0000008c alt_up_character_lcd_erase_pos
00001730 g     F .text	00000068 altera_avalon_jtag_uart_close
00004440 g       *ABS*	00000000 __ram_rwdata_start
000042bc g       *ABS*	00000000 __ram_rodata_start
00001258 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00003cb0 g     F .text	000000b4 alt_get_fd
00003edc g     F .text	0000007c memcmp
00001318 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
00007890 g       *ABS*	00000000 __alt_stack_base
00001368 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
000022c0 g     F .text	0000005c alt_up_irda_enable_read_interrupt
00002d60 g     F .text	00000060 alt_up_rs232_disable_read_interrupt
00003b9c g     F .text	00000114 alt_find_file
00003394 g     F .text	000000a4 alt_dev_llist_insert
00007768 g       *ABS*	00000000 __bss_start
00000358 g     F .text	00000094 main
0000777c g     O .bss	00000004 alt_envp
000012b8 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
000005ac g     F .text	00000038 LCD_cursor_off
000020ac g     F .text	0000008c alt_up_character_lcd_shift_cursor
00002ad8 g     F .text	00000070 alt_up_ps2_read_data_byte
00005dc0 g     O .rwdata	00000004 alt_errno
0000243c g     F .text	00000040 alt_up_irda_write_data
00002cc4 g     F .text	00000040 alt_up_ps2_open_dev
00001eb4 g     F .text	00000040 alt_up_character_lcd_open_dev
00002840 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
000042bc g       *ABS*	00000000 __CTOR_END__
00001e7c g     F .text	00000038 alt_up_character_lcd_init
000042bc g       *ABS*	00000000 __flash_rodata_start
000042bc g       *ABS*	00000000 __DTOR_LIST__
00003058 g     F .text	00000040 alt_up_rs232_open_dev
00000efc g     F .text	00000038 alt_irq_init
00003970 g     F .text	00000064 alt_release_fd
00002718 g     F .text	00000034 read_data_valid
00002250 g     F .text	00000038 alt_up_character_lcd_cursor_off
000029d8 g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
00003e90 g     F .text	00000014 atexit
00005dd0 g     O .rwdata	00000004 _impure_ptr
00007774 g     O .bss	00000004 alt_argc
00003498 g     F .text	00000060 _do_dtors
09000000 g       *ABS*	00000000 __alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM
00000020 g       .exceptions	00000000 alt_irq_entry
00005dac g     O .rwdata	00000008 alt_fs_list
00002d04 g     F .text	0000005c alt_up_rs232_enable_read_interrupt
00002e80 g     F .text	00000040 alt_up_rs232_write_data
00000020 g       *ABS*	00000000 __ram_exceptions_start
000003ec g     F .text	000000e8 buttonISR
000009ec g     F .text	00000078 timerISR
00005dd4 g       *ABS*	00000000 _edata
00007890 g       *ABS*	00000000 _end
00000248 g       *ABS*	00000000 __ram_exceptions_end
00001798 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
00003ea4 g     F .text	00000038 exit
0000247c g     F .text	00000074 alt_up_irda_read_data
00002778 g     F .text	000000c8 alt_up_ps2_init
04000000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00001f70 g     F .text	00000078 alt_up_character_lcd_string
00002610 g     F .text	00000040 alt_up_irda_open_dev
00004288 g     F .text	00000034 _exit
00003098 g     F .text	00000140 alt_alarm_start
00002970 g     F .text	00000068 alt_up_ps2_wait_for_ack
000008a0 g     F .text	0000014c seven_seg_hex
00003f58 g     F .text	00000098 strlen
00003818 g     F .text	00000158 open
00003588 g     F .text	00000034 alt_icache_flush_all
00002038 g     F .text	00000074 alt_up_character_lcd_set_cursor_pos
00005da8 g     O .rwdata	00000004 alt_priority_mask
00002ba0 g     F .text	0000008c alt_up_ps2_read_fd
000024f0 g     F .text	00000090 alt_up_irda_read_fd
00005dc4 g     O .rwdata	00000008 alt_alarm_list
00003438 g     F .text	00000060 _do_ctors
00002dc0 g     F .text	00000040 alt_up_rs232_get_used_space_in_read_FIFO
00003228 g     F .text	000000d0 close
0000776c g     O .bss	00000001 display_as_bcd
00000dc4 g     F .text	00000084 alt_load



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08409214 	ori	at,at,584
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000fc0 	call	fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000706 	br	a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  8c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  94:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  98:	00001d40 	call	1d4 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  9c:	1000021e 	bne	r2,zero,a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  f8:	ef80083a 	eret

000000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  fc:	defff904 	addi	sp,sp,-28
 100:	dfc00615 	stw	ra,24(sp)
 104:	df000515 	stw	fp,20(sp)
 108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 10c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 110:	0005313a 	rdctl	r2,ipending
 114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 11c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 124:	00800044 	movi	r2,1
 128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 12c:	e0fffb17 	ldw	r3,-20(fp)
 130:	e0bffc17 	ldw	r2,-16(fp)
 134:	1884703a 	and	r2,r3,r2
 138:	10001526 	beq	r2,zero,190 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 13c:	00800034 	movhi	r2,0
 140:	109de404 	addi	r2,r2,30608
 144:	e0fffd17 	ldw	r3,-12(fp)
 148:	180690fa 	slli	r3,r3,3
 14c:	10c5883a 	add	r2,r2,r3
 150:	10c00017 	ldw	r3,0(r2)
 154:	00800034 	movhi	r2,0
 158:	109de404 	addi	r2,r2,30608
 15c:	e13ffd17 	ldw	r4,-12(fp)
 160:	200890fa 	slli	r4,r4,3
 164:	1105883a 	add	r2,r2,r4
 168:	10800104 	addi	r2,r2,4
 16c:	10800017 	ldw	r2,0(r2)
 170:	e17ffd17 	ldw	r5,-12(fp)
 174:	1009883a 	mov	r4,r2
 178:	183ee83a 	callr	r3
#endif
        break;
 17c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 180:	0005313a 	rdctl	r2,ipending
 184:	e0bfff15 	stw	r2,-4(fp)

  return active;
 188:	e0bfff17 	ldw	r2,-4(fp)
 18c:	00000706 	br	1ac <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 190:	e0bffc17 	ldw	r2,-16(fp)
 194:	1085883a 	add	r2,r2,r2
 198:	e0bffc15 	stw	r2,-16(fp)
      i++;
 19c:	e0bffd17 	ldw	r2,-12(fp)
 1a0:	10800044 	addi	r2,r2,1
 1a4:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 1a8:	003fe006 	br	12c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700012c>

    active = alt_irq_pending ();
 1ac:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 1b0:	e0bffb17 	ldw	r2,-20(fp)
 1b4:	103fda1e 	bne	r2,zero,120 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 1b8:	0001883a 	nop
}
 1bc:	0001883a 	nop
 1c0:	e037883a 	mov	sp,fp
 1c4:	dfc00117 	ldw	ra,4(sp)
 1c8:	df000017 	ldw	fp,0(sp)
 1cc:	dec00204 	addi	sp,sp,8
 1d0:	f800283a 	ret

000001d4 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 1d4:	defffb04 	addi	sp,sp,-20
 1d8:	dfc00415 	stw	ra,16(sp)
 1dc:	df000315 	stw	fp,12(sp)
 1e0:	df000304 	addi	fp,sp,12
 1e4:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
 1e8:	000531fa 	rdctl	r2,exception
 1ec:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
 1f0:	e0bffd17 	ldw	r2,-12(fp)
 1f4:	10801f0c 	andi	r2,r2,124
 1f8:	1004d0ba 	srli	r2,r2,2
 1fc:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
 200:	0005333a 	rdctl	r2,badaddr
 204:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 208:	d0a67817 	ldw	r2,-26144(gp)
 20c:	10000726 	beq	r2,zero,22c <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 210:	d0a67817 	ldw	r2,-26144(gp)
 214:	e0fffd17 	ldw	r3,-12(fp)
 218:	e1bffe17 	ldw	r6,-8(fp)
 21c:	e17fff17 	ldw	r5,-4(fp)
 220:	1809883a 	mov	r4,r3
 224:	103ee83a 	callr	r2
 228:	00000206 	br	234 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 22c:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 230:	0005883a 	mov	r2,zero
}
 234:	e037883a 	mov	sp,fp
 238:	dfc00117 	ldw	ra,4(sp)
 23c:	df000017 	ldw	fp,0(sp)
 240:	dec00204 	addi	sp,sp,8
 244:	f800283a 	ret

Disassembly of section .text:

00000248 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     248:	06c10034 	movhi	sp,1024
    ori sp, sp, %lo(__alt_stack_pointer)
     24c:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     250:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     254:	d6b76a14 	ori	gp,gp,56744
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     258:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     25c:	109dda14 	ori	r2,r2,30568

    movhi r3, %hi(__bss_end)
     260:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     264:	18de2414 	ori	r3,r3,30864

    beq r2, r3, 1f
     268:	10c00326 	beq	r2,r3,278 <_start+0x30>

0:
    stw zero, (r2)
     26c:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     270:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     274:	10fffd36 	bltu	r2,r3,26c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700026c>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     278:	0000dc40 	call	dc4 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     27c:	0000e480 	call	e48 <alt_main>

00000280 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     280:	003fff06 	br	280 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000280>

00000284 <toggleBCDHEX>:
#include "system.h"

extern volatile alt_u8 leading_zeros;
extern volatile alt_u8 display_as_bcd;

void toggleBCDHEX(){
     284:	deffff04 	addi	sp,sp,-4
     288:	df000015 	stw	fp,0(sp)
     28c:	d839883a 	mov	fp,sp
	display_as_bcd = !display_as_bcd;
     290:	00800034 	movhi	r2,0
     294:	109ddb04 	addi	r2,r2,30572
     298:	10800003 	ldbu	r2,0(r2)
     29c:	10803fcc 	andi	r2,r2,255
     2a0:	1005003a 	cmpeq	r2,r2,zero
     2a4:	1007883a 	mov	r3,r2
     2a8:	00800034 	movhi	r2,0
     2ac:	109ddb04 	addi	r2,r2,30572
     2b0:	10c00005 	stb	r3,0(r2)
}
     2b4:	0001883a 	nop
     2b8:	e037883a 	mov	sp,fp
     2bc:	df000017 	ldw	fp,0(sp)
     2c0:	dec00104 	addi	sp,sp,4
     2c4:	f800283a 	ret

000002c8 <HexDisplay>:

void HexDisplay(alt_u32 * base, alt_u16 num){
     2c8:	defffb04 	addi	sp,sp,-20
     2cc:	dfc00415 	stw	ra,16(sp)
     2d0:	df000315 	stw	fp,12(sp)
     2d4:	df000304 	addi	fp,sp,12
     2d8:	e13ffe15 	stw	r4,-8(fp)
     2dc:	2805883a 	mov	r2,r5
     2e0:	e0bfff0d 	sth	r2,-4(fp)

	alt_u8 leading_zeros = 0x01&IORD(SLIDER_SWITCHES_BASE, 0);
     2e4:	00840034 	movhi	r2,4096
     2e8:	10801004 	addi	r2,r2,64
     2ec:	10800037 	ldwio	r2,0(r2)
     2f0:	1080004c 	andi	r2,r2,1
     2f4:	e0bffd05 	stb	r2,-12(fp)
	if (display_as_bcd){
     2f8:	00800034 	movhi	r2,0
     2fc:	109ddb04 	addi	r2,r2,30572
     300:	10800003 	ldbu	r2,0(r2)
     304:	10803fcc 	andi	r2,r2,255
     308:	10000726 	beq	r2,zero,328 <HexDisplay+0x60>
		seven_seg_bcd(base, num, leading_zeros);
     30c:	e0bfff0b 	ldhu	r2,-4(fp)
     310:	e0fffd03 	ldbu	r3,-12(fp)
     314:	180d883a 	mov	r6,r3
     318:	100b883a 	mov	r5,r2
     31c:	e13ffe17 	ldw	r4,-8(fp)
     320:	00005e40 	call	5e4 <seven_seg_bcd>
	}
	else
	{
		seven_seg_hex(base, num, leading_zeros); // leading_zeros);
	}
}
     324:	00000606 	br	340 <HexDisplay+0x78>
	if (display_as_bcd){
		seven_seg_bcd(base, num, leading_zeros);
	}
	else
	{
		seven_seg_hex(base, num, leading_zeros); // leading_zeros);
     328:	e0bfff0b 	ldhu	r2,-4(fp)
     32c:	e0fffd03 	ldbu	r3,-12(fp)
     330:	180d883a 	mov	r6,r3
     334:	100b883a 	mov	r5,r2
     338:	e13ffe17 	ldw	r4,-8(fp)
     33c:	00008a00 	call	8a0 <seven_seg_hex>
	}
}
     340:	0001883a 	nop
     344:	e037883a 	mov	sp,fp
     348:	dfc00117 	ldw	ra,4(sp)
     34c:	df000017 	ldw	fp,0(sp)
     350:	dec00204 	addi	sp,sp,8
     354:	f800283a 	ret

00000358 <main>:
 ******************************************************************************/

volatile alt_u8 display_as_bcd;

int main(void)
{ 
     358:	defffd04 	addi	sp,sp,-12
     35c:	dfc00215 	stw	ra,8(sp)
     360:	df000115 	stw	fp,4(sp)
     364:	df000104 	addi	fp,sp,4
    alt_u32* pCount;
    static alt_u32 count = 0;
    pCount = &count;
     368:	d0a67004 	addi	r2,gp,-26176
     36c:	e0bfff15 	stw	r2,-4(fp)
    /* Initialize Variables */
    display_as_bcd = 1;
     370:	00800034 	movhi	r2,0
     374:	109ddb04 	addi	r2,r2,30572
     378:	00c00044 	movi	r3,1
     37c:	10c00005 	stb	r3,0(r2)
    /* Register ISRs */
    alt_irq_register(INTERVAL_TIMER_IRQ, (void*)pCount, timerISR);
     380:	01800034 	movhi	r6,0
     384:	31827b04 	addi	r6,r6,2540
     388:	e17fff17 	ldw	r5,-4(fp)
     38c:	0009883a 	mov	r4,zero
     390:	0000bac0 	call	bac <alt_irq_register>
    alt_irq_register(PUSHBUTTONS_IRQ, (void*)pCount, timerISR);
     394:	01800034 	movhi	r6,0
     398:	31827b04 	addi	r6,r6,2540
     39c:	e17fff17 	ldw	r5,-4(fp)
     3a0:	01000044 	movi	r4,1
     3a4:	0000bac0 	call	bac <alt_irq_register>
    IOWR(PUSHBUTTONS_BASE, 2, 0xE);
     3a8:	00c00384 	movi	r3,14
     3ac:	00840034 	movhi	r2,4096
     3b0:	10801604 	addi	r2,r2,88
     3b4:	10c00035 	stwio	r3,0(r2)
    /* Initialize Timer */
    IOWR(INTERVAL_TIMER_BASE, 2, 0x0000FFFF&INTERVAL_TIMER_FREQ);
     3b8:	00fc2014 	movui	r3,61568
     3bc:	00840034 	movhi	r2,4096
     3c0:	10880204 	addi	r2,r2,8200
     3c4:	10c00035 	stwio	r3,0(r2)
    IOWR(INTERVAL_TIMER_BASE, 3, 0xFFFF&(INTERVAL_TIMER_FREQ >> 16));
     3c8:	00c0be84 	movi	r3,762
     3cc:	00840034 	movhi	r2,4096
     3d0:	10880304 	addi	r2,r2,8204
     3d4:	10c00035 	stwio	r3,0(r2)
    IOWR(INTERVAL_TIMER_BASE, 1, 0x7); // STOP=0, START=1, CONT=1, ITO=1 => 0111b = 0x7
     3d8:	00c001c4 	movi	r3,7
     3dc:	00840034 	movhi	r2,4096
     3e0:	10880104 	addi	r2,r2,8196
     3e4:	10c00035 	stwio	r3,0(r2)

    /* Loop while processing interrupts */
    while( 1 ) 
    {

    }
     3e8:	003fff06 	br	3e8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70003e8>

000003ec <buttonISR>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
void buttonISR(void* context)
#else
void buttonISR(void* context, alt_u32 id)
#endif
{
     3ec:	defff904 	addi	sp,sp,-28
     3f0:	dfc00615 	stw	ra,24(sp)
     3f4:	df000515 	stw	fp,20(sp)
     3f8:	df000504 	addi	fp,sp,20
     3fc:	e13ffe15 	stw	r4,-8(fp)
     400:	e17fff15 	stw	r5,-4(fp)
    /* Cast context It is important that this be declared 
     * volatile to avoid unwanted compiler optimization.*/
	alt_u32 *pCount = (alt_u32*)context;
     404:	e0bffe17 	ldw	r2,-8(fp)
     408:	e0bffc15 	stw	r2,-16(fp)
	//volatile alt_u32 *keyPrs = (alt_u32*)context;
	alt_u8 timersetting;
	/* Store the value in the PUSHBUTTONS's edge capture register in *context. */
	alt_u8 buttonPress = IORD(PUSHBUTTONS_BASE, 3);
     40c:	00840034 	movhi	r2,4096
     410:	10801704 	addi	r2,r2,92
     414:	10800037 	ldwio	r2,0(r2)
     418:	e0bffd05 	stb	r2,-12(fp)
    /* Reset the PUSHBUTTONS's edge capture register. */
	IOWR_ALTERA_AVALON_PIO_EDGE_CAP(PUSHBUTTONS_BASE, 0);
     41c:	0007883a 	mov	r3,zero
     420:	00840034 	movhi	r2,4096
     424:	10801704 	addi	r2,r2,92
     428:	10c00035 	stwio	r3,0(r2)

    /* Act upon the interrupt */
	//0x2 is button 1 0x4 is button 2
	switch (buttonPress){
     42c:	e0bffd03 	ldbu	r2,-12(fp)
     430:	10c00120 	cmpeqi	r3,r2,4
     434:	1800161e 	bne	r3,zero,490 <buttonISR+0xa4>
     438:	10c00220 	cmpeqi	r3,r2,8
     43c:	18001d1e 	bne	r3,zero,4b4 <buttonISR+0xc8>
     440:	108000a0 	cmpeqi	r2,r2,2
     444:	1000011e 	bne	r2,zero,44c <buttonISR+0x60>
		break;
	case 8:
		toggleBCDHEX();
		break;
	default:
		break;
     448:	00001c06 	br	4bc <buttonISR+0xd0>

    /* Act upon the interrupt */
	//0x2 is button 1 0x4 is button 2
	switch (buttonPress){
	case 2:
		timersetting = IORD(INTERVAL_TIMER_BASE, 1);
     44c:	00840034 	movhi	r2,4096
     450:	10880104 	addi	r2,r2,8196
     454:	10800037 	ldwio	r2,0(r2)
     458:	e0bffb05 	stb	r2,-20(fp)
		if (timersetting&0x8)
     45c:	e0bffb03 	ldbu	r2,-20(fp)
     460:	1080020c 	andi	r2,r2,8
     464:	10000326 	beq	r2,zero,474 <buttonISR+0x88>
		{
		timersetting = 0x7;
     468:	008001c4 	movi	r2,7
     46c:	e0bffb05 	stb	r2,-20(fp)
     470:	00000206 	br	47c <buttonISR+0x90>
		}
		else
		{
		timersetting = 0xB;
     474:	008002c4 	movi	r2,11
     478:	e0bffb05 	stb	r2,-20(fp)
		}
		IOWR(INTERVAL_TIMER_BASE, 1 ,timersetting);
     47c:	e0fffb03 	ldbu	r3,-20(fp)
     480:	00840034 	movhi	r2,4096
     484:	10880104 	addi	r2,r2,8196
     488:	10c00035 	stwio	r3,0(r2)
		break;
     48c:	00000b06 	br	4bc <buttonISR+0xd0>
	case 4:
		*pCount = 0;
     490:	e0bffc17 	ldw	r2,-16(fp)
     494:	10000015 	stw	zero,0(r2)
		HexDisplay((alt_u32*)HEX3_HEX0_BASE, *pCount);
     498:	e0bffc17 	ldw	r2,-16(fp)
     49c:	10800017 	ldw	r2,0(r2)
     4a0:	100b883a 	mov	r5,r2
     4a4:	01040034 	movhi	r4,4096
     4a8:	21000804 	addi	r4,r4,32
     4ac:	00002c80 	call	2c8 <HexDisplay>
		break;
     4b0:	00000206 	br	4bc <buttonISR+0xd0>
	case 8:
		toggleBCDHEX();
     4b4:	00002840 	call	284 <toggleBCDHEX>
		break;
     4b8:	0001883a 	nop
     * Read the PIO to delay ISR exit. This is done to prevent a spurious
     * interrupt in systems with high processor -> pio latency and fast
     * interrupts.
     */
    //IORD_ALTERA_AVALON_PIO_EDGE_CAP(PUSHBUTTONS_BASE);
}
     4bc:	0001883a 	nop
     4c0:	e037883a 	mov	sp,fp
     4c4:	dfc00117 	ldw	ra,4(sp)
     4c8:	df000017 	ldw	fp,0(sp)
     4cc:	dec00204 	addi	sp,sp,8
     4d0:	f800283a 	ret

000004d4 <LCD_cursor>:
#include "lcd.h"
/****************************************************************************************
 * Subroutine to move the LCD cursor
****************************************************************************************/
void LCD_cursor(int x, int y)
{
     4d4:	defffb04 	addi	sp,sp,-20
     4d8:	df000415 	stw	fp,16(sp)
     4dc:	df000404 	addi	fp,sp,16
     4e0:	e13ffe15 	stw	r4,-8(fp)
     4e4:	e17fff15 	stw	r5,-4(fp)
  	volatile char * LCD_display_ptr = (char *) CHAR_LCD_16X2_BASE;	// 16x2 character display
     4e8:	00840034 	movhi	r2,4096
     4ec:	108c1404 	addi	r2,r2,12368
     4f0:	e0bffd15 	stw	r2,-12(fp)
	char instruction;

	instruction = x;
     4f4:	e0bffe17 	ldw	r2,-8(fp)
     4f8:	e0bffc05 	stb	r2,-16(fp)
	if (y != 0) instruction |= 0x40;				// set bit 6 for bottom row
     4fc:	e0bfff17 	ldw	r2,-4(fp)
     500:	10000326 	beq	r2,zero,510 <LCD_cursor+0x3c>
     504:	e0bffc03 	ldbu	r2,-16(fp)
     508:	10801014 	ori	r2,r2,64
     50c:	e0bffc05 	stb	r2,-16(fp)
	instruction |= 0x80;								// need to set bit 7 to set the cursor location
     510:	e0fffc03 	ldbu	r3,-16(fp)
     514:	00bfe004 	movi	r2,-128
     518:	1884b03a 	or	r2,r3,r2
     51c:	e0bffc05 	stb	r2,-16(fp)
	*(LCD_display_ptr) = instruction;			// write to the LCD instruction register
     520:	e0bffd17 	ldw	r2,-12(fp)
     524:	e0fffc03 	ldbu	r3,-16(fp)
     528:	10c00005 	stb	r3,0(r2)
}
     52c:	0001883a 	nop
     530:	e037883a 	mov	sp,fp
     534:	df000017 	ldw	fp,0(sp)
     538:	dec00104 	addi	sp,sp,4
     53c:	f800283a 	ret

00000540 <LCD_text>:

/****************************************************************************************
 * Subroutine to send a string of text to the LCD
****************************************************************************************/
void LCD_text(char * text_ptr)
{
     540:	defffd04 	addi	sp,sp,-12
     544:	df000215 	stw	fp,8(sp)
     548:	df000204 	addi	fp,sp,8
     54c:	e13fff15 	stw	r4,-4(fp)
  	volatile char * LCD_display_ptr = (char *) CHAR_LCD_16X2_BASE;	// 16x2 character display
     550:	00840034 	movhi	r2,4096
     554:	108c1404 	addi	r2,r2,12368
     558:	e0bffe15 	stw	r2,-8(fp)

	while ( *(text_ptr) )
     55c:	00000806 	br	580 <LCD_text+0x40>
	{
		*(LCD_display_ptr + 1) = *(text_ptr);	// write to the LCD data register
     560:	e0bffe17 	ldw	r2,-8(fp)
     564:	10800044 	addi	r2,r2,1
     568:	e0ffff17 	ldw	r3,-4(fp)
     56c:	18c00003 	ldbu	r3,0(r3)
     570:	10c00005 	stb	r3,0(r2)
		++text_ptr;
     574:	e0bfff17 	ldw	r2,-4(fp)
     578:	10800044 	addi	r2,r2,1
     57c:	e0bfff15 	stw	r2,-4(fp)
****************************************************************************************/
void LCD_text(char * text_ptr)
{
  	volatile char * LCD_display_ptr = (char *) CHAR_LCD_16X2_BASE;	// 16x2 character display

	while ( *(text_ptr) )
     580:	e0bfff17 	ldw	r2,-4(fp)
     584:	10800003 	ldbu	r2,0(r2)
     588:	10803fcc 	andi	r2,r2,255
     58c:	1080201c 	xori	r2,r2,128
     590:	10bfe004 	addi	r2,r2,-128
     594:	103ff21e 	bne	r2,zero,560 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000560>
	{
		*(LCD_display_ptr + 1) = *(text_ptr);	// write to the LCD data register
		++text_ptr;
	}
}
     598:	0001883a 	nop
     59c:	e037883a 	mov	sp,fp
     5a0:	df000017 	ldw	fp,0(sp)
     5a4:	dec00104 	addi	sp,sp,4
     5a8:	f800283a 	ret

000005ac <LCD_cursor_off>:

/****************************************************************************************
 * Subroutine to turn off the LCD cursor
****************************************************************************************/
void LCD_cursor_off(void)
{
     5ac:	defffe04 	addi	sp,sp,-8
     5b0:	df000115 	stw	fp,4(sp)
     5b4:	df000104 	addi	fp,sp,4
  	volatile char * LCD_display_ptr = (char *) CHAR_LCD_16X2_BASE;	// 16x2 character display
     5b8:	00840034 	movhi	r2,4096
     5bc:	108c1404 	addi	r2,r2,12368
     5c0:	e0bfff15 	stw	r2,-4(fp)
	*(LCD_display_ptr) = 0x0C;											// turn off the LCD cursor
     5c4:	e0bfff17 	ldw	r2,-4(fp)
     5c8:	00c00304 	movi	r3,12
     5cc:	10c00005 	stb	r3,0(r2)
}
     5d0:	0001883a 	nop
     5d4:	e037883a 	mov	sp,fp
     5d8:	df000017 	ldw	fp,0(sp)
     5dc:	dec00104 	addi	sp,sp,4
     5e0:	f800283a 	ret

000005e4 <seven_seg_bcd>:
 */
//#include "system.h"
//#include "io.h"
#include "alt_types.h"

void seven_seg_bcd(alt_u32* base, alt_u16 num, alt_u8 leading_zeros) {
     5e4:	defff304 	addi	sp,sp,-52
     5e8:	df000c15 	stw	fp,48(sp)
     5ec:	df000c04 	addi	fp,sp,48
     5f0:	e13ffd15 	stw	r4,-12(fp)
     5f4:	2807883a 	mov	r3,r5
     5f8:	3005883a 	mov	r2,r6
     5fc:	e0fffe0d 	sth	r3,-8(fp)
     600:	e0bfff05 	stb	r2,-4(fp)
	alt_u8 bcd[4];// = {0, 0, 0, 0};
	int i, j;

	alt_u8 BCD_CODES[10] = {0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x67};
     604:	00800fc4 	movi	r2,63
     608:	e0bffa05 	stb	r2,-24(fp)
     60c:	00800184 	movi	r2,6
     610:	e0bffa45 	stb	r2,-23(fp)
     614:	008016c4 	movi	r2,91
     618:	e0bffa85 	stb	r2,-22(fp)
     61c:	008013c4 	movi	r2,79
     620:	e0bffac5 	stb	r2,-21(fp)
     624:	00801984 	movi	r2,102
     628:	e0bffb05 	stb	r2,-20(fp)
     62c:	00801b44 	movi	r2,109
     630:	e0bffb45 	stb	r2,-19(fp)
     634:	00801f44 	movi	r2,125
     638:	e0bffb85 	stb	r2,-18(fp)
     63c:	008001c4 	movi	r2,7
     640:	e0bffbc5 	stb	r2,-17(fp)
     644:	00801fc4 	movi	r2,127
     648:	e0bffc05 	stb	r2,-16(fp)
     64c:	008019c4 	movi	r2,103
     650:	e0bffc45 	stb	r2,-15(fp)

	bcd[3] = 0;
     654:	e03ff9c5 	stb	zero,-25(fp)
	bcd[2] = 0;
     658:	e03ff985 	stb	zero,-26(fp)
	bcd[1] = 0;
     65c:	e03ff945 	stb	zero,-27(fp)
	bcd[0] = 0;
     660:	e03ff905 	stb	zero,-28(fp)

	for (i=0; i<8; i++) {
     664:	e03ff415 	stw	zero,-48(fp)
     668:	00005906 	br	7d0 <seven_seg_bcd+0x1ec>
		// check all columns for >= 5
		bcd[3] += (bcd[3] >= 5)?3:0;
     66c:	e0fff9c3 	ldbu	r3,-25(fp)
     670:	e0bff9c3 	ldbu	r2,-25(fp)
     674:	10803fcc 	andi	r2,r2,255
     678:	10800170 	cmpltui	r2,r2,5
     67c:	1000021e 	bne	r2,zero,688 <seven_seg_bcd+0xa4>
     680:	008000c4 	movi	r2,3
     684:	00000106 	br	68c <seven_seg_bcd+0xa8>
     688:	0005883a 	mov	r2,zero
     68c:	1885883a 	add	r2,r3,r2
     690:	e0bff9c5 	stb	r2,-25(fp)
		bcd[2] += (bcd[2] >= 5)?3:0;
     694:	e0fff983 	ldbu	r3,-26(fp)
     698:	e0bff983 	ldbu	r2,-26(fp)
     69c:	10803fcc 	andi	r2,r2,255
     6a0:	10800170 	cmpltui	r2,r2,5
     6a4:	1000021e 	bne	r2,zero,6b0 <seven_seg_bcd+0xcc>
     6a8:	008000c4 	movi	r2,3
     6ac:	00000106 	br	6b4 <seven_seg_bcd+0xd0>
     6b0:	0005883a 	mov	r2,zero
     6b4:	1885883a 	add	r2,r3,r2
     6b8:	e0bff985 	stb	r2,-26(fp)
		bcd[1] += (bcd[1] >= 5)?3:0;
     6bc:	e0fff943 	ldbu	r3,-27(fp)
     6c0:	e0bff943 	ldbu	r2,-27(fp)
     6c4:	10803fcc 	andi	r2,r2,255
     6c8:	10800170 	cmpltui	r2,r2,5
     6cc:	1000021e 	bne	r2,zero,6d8 <seven_seg_bcd+0xf4>
     6d0:	008000c4 	movi	r2,3
     6d4:	00000106 	br	6dc <seven_seg_bcd+0xf8>
     6d8:	0005883a 	mov	r2,zero
     6dc:	1885883a 	add	r2,r3,r2
     6e0:	e0bff945 	stb	r2,-27(fp)
		bcd[0] += (bcd[0] >= 5)?3:0;
     6e4:	e0fff903 	ldbu	r3,-28(fp)
     6e8:	e0bff903 	ldbu	r2,-28(fp)
     6ec:	10803fcc 	andi	r2,r2,255
     6f0:	10800170 	cmpltui	r2,r2,5
     6f4:	1000021e 	bne	r2,zero,700 <seven_seg_bcd+0x11c>
     6f8:	008000c4 	movi	r2,3
     6fc:	00000106 	br	704 <seven_seg_bcd+0x120>
     700:	0005883a 	mov	r2,zero
     704:	1885883a 	add	r2,r3,r2
     708:	e0bff905 	stb	r2,-28(fp)
		bcd[3] = ((bcd[3] << 1) & 0xE) + ((bcd[2] & 0x8) >> 3);
     70c:	e0bff9c3 	ldbu	r2,-25(fp)
     710:	10803fcc 	andi	r2,r2,255
     714:	1085883a 	add	r2,r2,r2
     718:	1080038c 	andi	r2,r2,14
     71c:	1007883a 	mov	r3,r2
     720:	e0bff983 	ldbu	r2,-26(fp)
     724:	10803fcc 	andi	r2,r2,255
     728:	1080020c 	andi	r2,r2,8
     72c:	1005d0fa 	srai	r2,r2,3
     730:	1885883a 	add	r2,r3,r2
     734:	e0bff9c5 	stb	r2,-25(fp)
		bcd[2] = ((bcd[2] << 1) & 0xE) + ((bcd[1] & 0x8) >> 3);
     738:	e0bff983 	ldbu	r2,-26(fp)
     73c:	10803fcc 	andi	r2,r2,255
     740:	1085883a 	add	r2,r2,r2
     744:	1080038c 	andi	r2,r2,14
     748:	1007883a 	mov	r3,r2
     74c:	e0bff943 	ldbu	r2,-27(fp)
     750:	10803fcc 	andi	r2,r2,255
     754:	1080020c 	andi	r2,r2,8
     758:	1005d0fa 	srai	r2,r2,3
     75c:	1885883a 	add	r2,r3,r2
     760:	e0bff985 	stb	r2,-26(fp)
		bcd[1] = ((bcd[1] << 1) & 0xE) + ((bcd[0] & 0x8) >> 3);
     764:	e0bff943 	ldbu	r2,-27(fp)
     768:	10803fcc 	andi	r2,r2,255
     76c:	1085883a 	add	r2,r2,r2
     770:	1080038c 	andi	r2,r2,14
     774:	1007883a 	mov	r3,r2
     778:	e0bff903 	ldbu	r2,-28(fp)
     77c:	10803fcc 	andi	r2,r2,255
     780:	1080020c 	andi	r2,r2,8
     784:	1005d0fa 	srai	r2,r2,3
     788:	1885883a 	add	r2,r3,r2
     78c:	e0bff945 	stb	r2,-27(fp)
		bcd[0] = ((bcd[0] << 1) & 0xE) + ((num & 0x80) >> 7);
     790:	e0bff903 	ldbu	r2,-28(fp)
     794:	10803fcc 	andi	r2,r2,255
     798:	1085883a 	add	r2,r2,r2
     79c:	1080038c 	andi	r2,r2,14
     7a0:	1007883a 	mov	r3,r2
     7a4:	e0bffe0b 	ldhu	r2,-8(fp)
     7a8:	1080200c 	andi	r2,r2,128
     7ac:	1005d1fa 	srai	r2,r2,7
     7b0:	1885883a 	add	r2,r3,r2
     7b4:	e0bff905 	stb	r2,-28(fp)
		num <<= 1;
     7b8:	e0bffe0b 	ldhu	r2,-8(fp)
     7bc:	1085883a 	add	r2,r2,r2
     7c0:	e0bffe0d 	sth	r2,-8(fp)
	bcd[3] = 0;
	bcd[2] = 0;
	bcd[1] = 0;
	bcd[0] = 0;

	for (i=0; i<8; i++) {
     7c4:	e0bff417 	ldw	r2,-48(fp)
     7c8:	10800044 	addi	r2,r2,1
     7cc:	e0bff415 	stw	r2,-48(fp)
     7d0:	e0bff417 	ldw	r2,-48(fp)
     7d4:	10800210 	cmplti	r2,r2,8
     7d8:	103fa41e 	bne	r2,zero,66c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700066c>
		bcd[2] = ((bcd[2] << 1) & 0xE) + ((bcd[1] & 0x8) >> 3);
		bcd[1] = ((bcd[1] << 1) & 0xE) + ((bcd[0] & 0x8) >> 3);
		bcd[0] = ((bcd[0] << 1) & 0xE) + ((num & 0x80) >> 7);
		num <<= 1;
	}
	alt_u8 trailing_zeros = 0;
     7dc:	e03ff605 	stb	zero,-40(fp)
	int bcd_total = 0;
     7e0:	e03ff715 	stw	zero,-36(fp)
	int k = 24;
     7e4:	00800604 	movi	r2,24
     7e8:	e0bff815 	stw	r2,-32(fp)
	for (j=3; j>=0; j--) {
     7ec:	008000c4 	movi	r2,3
     7f0:	e0bff515 	stw	r2,-44(fp)
     7f4:	00002006 	br	878 <seven_seg_bcd+0x294>
		if (leading_zeros || bcd[j] > 0 || trailing_zeros)
     7f8:	e0bfff03 	ldbu	r2,-4(fp)
     7fc:	1000081e 	bne	r2,zero,820 <seven_seg_bcd+0x23c>
     800:	e0fff904 	addi	r3,fp,-28
     804:	e0bff517 	ldw	r2,-44(fp)
     808:	1885883a 	add	r2,r3,r2
     80c:	10800003 	ldbu	r2,0(r2)
     810:	10803fcc 	andi	r2,r2,255
     814:	1000021e 	bne	r2,zero,820 <seven_seg_bcd+0x23c>
     818:	e0bff603 	ldbu	r2,-40(fp)
     81c:	10001026 	beq	r2,zero,860 <seven_seg_bcd+0x27c>
		{
			bcd_total += BCD_CODES[bcd[j]] << k;
     820:	e0fff904 	addi	r3,fp,-28
     824:	e0bff517 	ldw	r2,-44(fp)
     828:	1885883a 	add	r2,r3,r2
     82c:	10800003 	ldbu	r2,0(r2)
     830:	10803fcc 	andi	r2,r2,255
     834:	e0fffa04 	addi	r3,fp,-24
     838:	1885883a 	add	r2,r3,r2
     83c:	10800003 	ldbu	r2,0(r2)
     840:	10c03fcc 	andi	r3,r2,255
     844:	e0bff817 	ldw	r2,-32(fp)
     848:	1884983a 	sll	r2,r3,r2
     84c:	e0fff717 	ldw	r3,-36(fp)
     850:	1885883a 	add	r2,r3,r2
     854:	e0bff715 	stw	r2,-36(fp)
			trailing_zeros = 1;
     858:	00800044 	movi	r2,1
     85c:	e0bff605 	stb	r2,-40(fp)
		}
		k -= 8;
     860:	e0bff817 	ldw	r2,-32(fp)
     864:	10bffe04 	addi	r2,r2,-8
     868:	e0bff815 	stw	r2,-32(fp)
		num <<= 1;
	}
	alt_u8 trailing_zeros = 0;
	int bcd_total = 0;
	int k = 24;
	for (j=3; j>=0; j--) {
     86c:	e0bff517 	ldw	r2,-44(fp)
     870:	10bfffc4 	addi	r2,r2,-1
     874:	e0bff515 	stw	r2,-44(fp)
     878:	e0bff517 	ldw	r2,-44(fp)
     87c:	103fde0e 	bge	r2,zero,7f8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70007f8>
			trailing_zeros = 1;
		}
		k -= 8;
	}
	// Output the value by dereferencing the base address pointer
	*(base) = bcd_total;
     880:	e0fff717 	ldw	r3,-36(fp)
     884:	e0bffd17 	ldw	r2,-12(fp)
     888:	10c00015 	stw	r3,0(r2)
}
     88c:	0001883a 	nop
     890:	e037883a 	mov	sp,fp
     894:	df000017 	ldw	fp,0(sp)
     898:	dec00104 	addi	sp,sp,4
     89c:	f800283a 	ret

000008a0 <seven_seg_hex>:
 * Parameters:
 *     base          - base address of the display
 *     num           - number to display
 *     leading_zeros - if non-zero display leading zeros
 */
void seven_seg_hex(alt_u32 * base, alt_u16 num, alt_u8 leading_zeros) {
     8a0:	defff204 	addi	sp,sp,-56
     8a4:	dfc00d15 	stw	ra,52(sp)
     8a8:	df000c15 	stw	fp,48(sp)
     8ac:	df000c04 	addi	fp,sp,48
     8b0:	e13ffd15 	stw	r4,-12(fp)
     8b4:	2807883a 	mov	r3,r5
     8b8:	3005883a 	mov	r2,r6
     8bc:	e0fffe0d 	sth	r3,-8(fp)
     8c0:	e0bfff05 	stb	r2,-4(fp)
	// an array that holds the values for each nibble
	alt_u8 hex[4];
	// encodings for each digit for the 7 LEDs making up the display
	alt_u8 HEX_CODES[16] = {0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x67, 0x77, 0x7C, 0x39, 0x5E, 0x79, 0x71};
     8c4:	00800034 	movhi	r2,0
     8c8:	1090af04 	addi	r2,r2,17084
     8cc:	e0fff904 	addi	r3,fp,-28
     8d0:	1009883a 	mov	r4,r2
     8d4:	00800404 	movi	r2,16
     8d8:	100d883a 	mov	r6,r2
     8dc:	200b883a 	mov	r5,r4
     8e0:	1809883a 	mov	r4,r3
     8e4:	0000a640 	call	a64 <memcpy>

	hex[0] = num & 0xF;          // least significant digit
     8e8:	e0bffe0b 	ldhu	r2,-8(fp)
     8ec:	108003cc 	andi	r2,r2,15
     8f0:	e0bff805 	stb	r2,-32(fp)
	hex[1] = (num >> 4) & 0xF;
     8f4:	e0bffe0b 	ldhu	r2,-8(fp)
     8f8:	1004d13a 	srli	r2,r2,4
     8fc:	108003cc 	andi	r2,r2,15
     900:	e0bff845 	stb	r2,-31(fp)
	hex[2] = (num >> 8) & 0xF;
     904:	e0bffe0b 	ldhu	r2,-8(fp)
     908:	1004d23a 	srli	r2,r2,8
     90c:	108003cc 	andi	r2,r2,15
     910:	e0bff885 	stb	r2,-30(fp)
	hex[3] = (num >> 12) & 0xF;  // most significant digit
     914:	e0bffe0b 	ldhu	r2,-8(fp)
     918:	1004d33a 	srli	r2,r2,12
     91c:	108003cc 	andi	r2,r2,15
     920:	e0bff8c5 	stb	r2,-29(fp)

	// encode the digits
	// blank leading zeros if asked, but never other zeros
	alt_u8 trailing_zeros = 0;
     924:	e03ff405 	stb	zero,-48(fp)
	int i;
	int k = 24;
     928:	00800604 	movi	r2,24
     92c:	e0bff615 	stw	r2,-40(fp)
	int hex4 = 0; // The encoded value to write to the base register
     930:	e03ff715 	stw	zero,-36(fp)
	for (i=3; i>=0; i--) {
     934:	008000c4 	movi	r2,3
     938:	e0bff515 	stw	r2,-44(fp)
     93c:	00002006 	br	9c0 <seven_seg_hex+0x120>
		if (leading_zeros || hex[i] > 0 || trailing_zeros) {
     940:	e0bfff03 	ldbu	r2,-4(fp)
     944:	1000081e 	bne	r2,zero,968 <seven_seg_hex+0xc8>
     948:	e0fff804 	addi	r3,fp,-32
     94c:	e0bff517 	ldw	r2,-44(fp)
     950:	1885883a 	add	r2,r3,r2
     954:	10800003 	ldbu	r2,0(r2)
     958:	10803fcc 	andi	r2,r2,255
     95c:	1000021e 	bne	r2,zero,968 <seven_seg_hex+0xc8>
     960:	e0bff403 	ldbu	r2,-48(fp)
     964:	10001026 	beq	r2,zero,9a8 <seven_seg_hex+0x108>
			hex4 += HEX_CODES[hex[i]] << k;
     968:	e0fff804 	addi	r3,fp,-32
     96c:	e0bff517 	ldw	r2,-44(fp)
     970:	1885883a 	add	r2,r3,r2
     974:	10800003 	ldbu	r2,0(r2)
     978:	10803fcc 	andi	r2,r2,255
     97c:	e0fff904 	addi	r3,fp,-28
     980:	1885883a 	add	r2,r3,r2
     984:	10800003 	ldbu	r2,0(r2)
     988:	10c03fcc 	andi	r3,r2,255
     98c:	e0bff617 	ldw	r2,-40(fp)
     990:	1884983a 	sll	r2,r3,r2
     994:	e0fff717 	ldw	r3,-36(fp)
     998:	1885883a 	add	r2,r3,r2
     99c:	e0bff715 	stw	r2,-36(fp)
			trailing_zeros = 1;
     9a0:	00800044 	movi	r2,1
     9a4:	e0bff405 	stb	r2,-48(fp)
		}
		k -= 8;
     9a8:	e0bff617 	ldw	r2,-40(fp)
     9ac:	10bffe04 	addi	r2,r2,-8
     9b0:	e0bff615 	stw	r2,-40(fp)
	// blank leading zeros if asked, but never other zeros
	alt_u8 trailing_zeros = 0;
	int i;
	int k = 24;
	int hex4 = 0; // The encoded value to write to the base register
	for (i=3; i>=0; i--) {
     9b4:	e0bff517 	ldw	r2,-44(fp)
     9b8:	10bfffc4 	addi	r2,r2,-1
     9bc:	e0bff515 	stw	r2,-44(fp)
     9c0:	e0bff517 	ldw	r2,-44(fp)
     9c4:	103fde0e 	bge	r2,zero,940 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000940>
			hex4 += HEX_CODES[hex[i]] << k;
			trailing_zeros = 1;
		}
		k -= 8;
	}
	IOWR(base, 0, hex4);
     9c8:	e0bffd17 	ldw	r2,-12(fp)
     9cc:	e0fff717 	ldw	r3,-36(fp)
     9d0:	10c00035 	stwio	r3,0(r2)
}
     9d4:	0001883a 	nop
     9d8:	e037883a 	mov	sp,fp
     9dc:	dfc00117 	ldw	ra,4(sp)
     9e0:	df000017 	ldw	fp,0(sp)
     9e4:	dec00204 	addi	sp,sp,8
     9e8:	f800283a 	ret

000009ec <timerISR>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
void timerISR(void* context)
#else
void timerISR(void * context, alt_u32 id)
#endif
{
     9ec:	defffb04 	addi	sp,sp,-20
     9f0:	dfc00415 	stw	ra,16(sp)
     9f4:	df000315 	stw	fp,12(sp)
     9f8:	df000304 	addi	fp,sp,12
     9fc:	e13ffe15 	stw	r4,-8(fp)
     a00:	e17fff15 	stw	r5,-4(fp)
	/* Cast context. It is important that this be declared
	 * volatile to avoid unwanted compiler optimization.
	 */
	alt_u32* pCount = (alt_u32*)context;
     a04:	e0bffe17 	ldw	r2,-8(fp)
     a08:	e0bffd15 	stw	r2,-12(fp)
	/* clear the interrupt */
    IOWR(INTERVAL_TIMER_BASE, 0, 1);
     a0c:	00c00044 	movi	r3,1
     a10:	00840034 	movhi	r2,4096
     a14:	10880004 	addi	r2,r2,8192
     a18:	10c00035 	stwio	r3,0(r2)
	/* Act upon the interrupt */
    *pCount = *pCount + 1;
     a1c:	e0bffd17 	ldw	r2,-12(fp)
     a20:	10800017 	ldw	r2,0(r2)
     a24:	10c00044 	addi	r3,r2,1
     a28:	e0bffd17 	ldw	r2,-12(fp)
     a2c:	10c00015 	stw	r3,0(r2)
	/* Display count value 
	 * (Is this the best place to do this? 
	 * Why or why not?) 
	 */
	HexDisplay((alt_u32*)HEX3_HEX0_BASE, *pCount);
     a30:	e0bffd17 	ldw	r2,-12(fp)
     a34:	10800017 	ldw	r2,0(r2)
     a38:	10bfffcc 	andi	r2,r2,65535
     a3c:	100b883a 	mov	r5,r2
     a40:	01040034 	movhi	r4,4096
     a44:	21000804 	addi	r4,r4,32
     a48:	00002c80 	call	2c8 <HexDisplay>

	return;
     a4c:	0001883a 	nop
}
     a50:	e037883a 	mov	sp,fp
     a54:	dfc00117 	ldw	ra,4(sp)
     a58:	df000017 	ldw	fp,0(sp)
     a5c:	dec00204 	addi	sp,sp,8
     a60:	f800283a 	ret

00000a64 <memcpy>:
     a64:	defffd04 	addi	sp,sp,-12
     a68:	dfc00215 	stw	ra,8(sp)
     a6c:	dc400115 	stw	r17,4(sp)
     a70:	dc000015 	stw	r16,0(sp)
     a74:	00c003c4 	movi	r3,15
     a78:	2005883a 	mov	r2,r4
     a7c:	1980452e 	bgeu	r3,r6,b94 <memcpy+0x130>
     a80:	2906b03a 	or	r3,r5,r4
     a84:	18c000cc 	andi	r3,r3,3
     a88:	1800441e 	bne	r3,zero,b9c <memcpy+0x138>
     a8c:	347ffc04 	addi	r17,r6,-16
     a90:	8822d13a 	srli	r17,r17,4
     a94:	28c00104 	addi	r3,r5,4
     a98:	23400104 	addi	r13,r4,4
     a9c:	8820913a 	slli	r16,r17,4
     aa0:	2b000204 	addi	r12,r5,8
     aa4:	22c00204 	addi	r11,r4,8
     aa8:	84000504 	addi	r16,r16,20
     aac:	2a800304 	addi	r10,r5,12
     ab0:	22400304 	addi	r9,r4,12
     ab4:	2c21883a 	add	r16,r5,r16
     ab8:	2811883a 	mov	r8,r5
     abc:	200f883a 	mov	r7,r4
     ac0:	41000017 	ldw	r4,0(r8)
     ac4:	1fc00017 	ldw	ra,0(r3)
     ac8:	63c00017 	ldw	r15,0(r12)
     acc:	39000015 	stw	r4,0(r7)
     ad0:	53800017 	ldw	r14,0(r10)
     ad4:	6fc00015 	stw	ra,0(r13)
     ad8:	5bc00015 	stw	r15,0(r11)
     adc:	4b800015 	stw	r14,0(r9)
     ae0:	18c00404 	addi	r3,r3,16
     ae4:	39c00404 	addi	r7,r7,16
     ae8:	42000404 	addi	r8,r8,16
     aec:	6b400404 	addi	r13,r13,16
     af0:	63000404 	addi	r12,r12,16
     af4:	5ac00404 	addi	r11,r11,16
     af8:	52800404 	addi	r10,r10,16
     afc:	4a400404 	addi	r9,r9,16
     b00:	1c3fef1e 	bne	r3,r16,ac0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000ac0>
     b04:	89c00044 	addi	r7,r17,1
     b08:	380e913a 	slli	r7,r7,4
     b0c:	310003cc 	andi	r4,r6,15
     b10:	02c000c4 	movi	r11,3
     b14:	11c7883a 	add	r3,r2,r7
     b18:	29cb883a 	add	r5,r5,r7
     b1c:	5900212e 	bgeu	r11,r4,ba4 <memcpy+0x140>
     b20:	1813883a 	mov	r9,r3
     b24:	2811883a 	mov	r8,r5
     b28:	200f883a 	mov	r7,r4
     b2c:	42800017 	ldw	r10,0(r8)
     b30:	4a400104 	addi	r9,r9,4
     b34:	39ffff04 	addi	r7,r7,-4
     b38:	4abfff15 	stw	r10,-4(r9)
     b3c:	42000104 	addi	r8,r8,4
     b40:	59fffa36 	bltu	r11,r7,b2c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000b2c>
     b44:	213fff04 	addi	r4,r4,-4
     b48:	2008d0ba 	srli	r4,r4,2
     b4c:	318000cc 	andi	r6,r6,3
     b50:	21000044 	addi	r4,r4,1
     b54:	2109883a 	add	r4,r4,r4
     b58:	2109883a 	add	r4,r4,r4
     b5c:	1907883a 	add	r3,r3,r4
     b60:	290b883a 	add	r5,r5,r4
     b64:	30000626 	beq	r6,zero,b80 <memcpy+0x11c>
     b68:	198d883a 	add	r6,r3,r6
     b6c:	29c00003 	ldbu	r7,0(r5)
     b70:	18c00044 	addi	r3,r3,1
     b74:	29400044 	addi	r5,r5,1
     b78:	19ffffc5 	stb	r7,-1(r3)
     b7c:	19bffb1e 	bne	r3,r6,b6c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000b6c>
     b80:	dfc00217 	ldw	ra,8(sp)
     b84:	dc400117 	ldw	r17,4(sp)
     b88:	dc000017 	ldw	r16,0(sp)
     b8c:	dec00304 	addi	sp,sp,12
     b90:	f800283a 	ret
     b94:	2007883a 	mov	r3,r4
     b98:	003ff206 	br	b64 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000b64>
     b9c:	2007883a 	mov	r3,r4
     ba0:	003ff106 	br	b68 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000b68>
     ba4:	200d883a 	mov	r6,r4
     ba8:	003fee06 	br	b64 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000b64>

00000bac <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
     bac:	defff004 	addi	sp,sp,-64
     bb0:	df000f15 	stw	fp,60(sp)
     bb4:	df000f04 	addi	fp,sp,60
     bb8:	e13ffd15 	stw	r4,-12(fp)
     bbc:	e17ffe15 	stw	r5,-8(fp)
     bc0:	e1bfff15 	stw	r6,-4(fp)
  int rc = -EINVAL;  
     bc4:	00bffa84 	movi	r2,-22
     bc8:	e0bff115 	stw	r2,-60(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
     bcc:	e0bffd17 	ldw	r2,-12(fp)
     bd0:	10800828 	cmpgeui	r2,r2,32
     bd4:	10005c1e 	bne	r2,zero,d48 <alt_irq_register+0x19c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     bd8:	0005303a 	rdctl	r2,status
     bdc:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     be0:	e0fff617 	ldw	r3,-40(fp)
     be4:	00bfff84 	movi	r2,-2
     be8:	1884703a 	and	r2,r3,r2
     bec:	1001703a 	wrctl	status,r2
  
  return context;
     bf0:	e0bff617 	ldw	r2,-40(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
     bf4:	e0bff315 	stw	r2,-52(fp)

    alt_irq[id].handler = handler;
     bf8:	00800034 	movhi	r2,0
     bfc:	109de404 	addi	r2,r2,30608
     c00:	e0fffd17 	ldw	r3,-12(fp)
     c04:	180690fa 	slli	r3,r3,3
     c08:	10c5883a 	add	r2,r2,r3
     c0c:	e0ffff17 	ldw	r3,-4(fp)
     c10:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = context;
     c14:	00800034 	movhi	r2,0
     c18:	109de404 	addi	r2,r2,30608
     c1c:	e0fffd17 	ldw	r3,-12(fp)
     c20:	180690fa 	slli	r3,r3,3
     c24:	10c5883a 	add	r2,r2,r3
     c28:	10800104 	addi	r2,r2,4
     c2c:	e0fffe17 	ldw	r3,-8(fp)
     c30:	10c00015 	stw	r3,0(r2)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
     c34:	e0bfff17 	ldw	r2,-4(fp)
     c38:	10001f26 	beq	r2,zero,cb8 <alt_irq_register+0x10c>
     c3c:	e0bffd17 	ldw	r2,-12(fp)
     c40:	e0bff215 	stw	r2,-56(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     c44:	0005303a 	rdctl	r2,status
     c48:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     c4c:	e0fff717 	ldw	r3,-36(fp)
     c50:	00bfff84 	movi	r2,-2
     c54:	1884703a 	and	r2,r3,r2
     c58:	1001703a 	wrctl	status,r2
  
  return context;
     c5c:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
     c60:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
     c64:	00c00044 	movi	r3,1
     c68:	e0bff217 	ldw	r2,-56(fp)
     c6c:	1884983a 	sll	r2,r3,r2
     c70:	1007883a 	mov	r3,r2
     c74:	00800034 	movhi	r2,0
     c78:	109ddc04 	addi	r2,r2,30576
     c7c:	10800017 	ldw	r2,0(r2)
     c80:	1886b03a 	or	r3,r3,r2
     c84:	00800034 	movhi	r2,0
     c88:	109ddc04 	addi	r2,r2,30576
     c8c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
     c90:	00800034 	movhi	r2,0
     c94:	109ddc04 	addi	r2,r2,30576
     c98:	10800017 	ldw	r2,0(r2)
     c9c:	100170fa 	wrctl	ienable,r2
     ca0:	e0bff817 	ldw	r2,-32(fp)
     ca4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     ca8:	e0bff917 	ldw	r2,-28(fp)
     cac:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
     cb0:	0005883a 	mov	r2,zero
     cb4:	00001f06 	br	d34 <alt_irq_register+0x188>
     cb8:	e0bffd17 	ldw	r2,-12(fp)
     cbc:	e0bff415 	stw	r2,-48(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     cc0:	0005303a 	rdctl	r2,status
     cc4:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     cc8:	e0fffa17 	ldw	r3,-24(fp)
     ccc:	00bfff84 	movi	r2,-2
     cd0:	1884703a 	and	r2,r3,r2
     cd4:	1001703a 	wrctl	status,r2
  
  return context;
     cd8:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
     cdc:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
     ce0:	00c00044 	movi	r3,1
     ce4:	e0bff417 	ldw	r2,-48(fp)
     ce8:	1884983a 	sll	r2,r3,r2
     cec:	0084303a 	nor	r2,zero,r2
     cf0:	1007883a 	mov	r3,r2
     cf4:	00800034 	movhi	r2,0
     cf8:	109ddc04 	addi	r2,r2,30576
     cfc:	10800017 	ldw	r2,0(r2)
     d00:	1886703a 	and	r3,r3,r2
     d04:	00800034 	movhi	r2,0
     d08:	109ddc04 	addi	r2,r2,30576
     d0c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
     d10:	00800034 	movhi	r2,0
     d14:	109ddc04 	addi	r2,r2,30576
     d18:	10800017 	ldw	r2,0(r2)
     d1c:	100170fa 	wrctl	ienable,r2
     d20:	e0bffb17 	ldw	r2,-20(fp)
     d24:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     d28:	e0bffc17 	ldw	r2,-16(fp)
     d2c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
     d30:	0005883a 	mov	r2,zero
     d34:	e0bff115 	stw	r2,-60(fp)
     d38:	e0bff317 	ldw	r2,-52(fp)
     d3c:	e0bff515 	stw	r2,-44(fp)
     d40:	e0bff517 	ldw	r2,-44(fp)
     d44:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
     d48:	e0bff117 	ldw	r2,-60(fp)
}
     d4c:	e037883a 	mov	sp,fp
     d50:	df000017 	ldw	fp,0(sp)
     d54:	dec00104 	addi	sp,sp,4
     d58:	f800283a 	ret

00000d5c <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
     d5c:	defffc04 	addi	sp,sp,-16
     d60:	df000315 	stw	fp,12(sp)
     d64:	df000304 	addi	fp,sp,12
     d68:	e13ffd15 	stw	r4,-12(fp)
     d6c:	e17ffe15 	stw	r5,-8(fp)
     d70:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
     d74:	e0fffe17 	ldw	r3,-8(fp)
     d78:	e0bffd17 	ldw	r2,-12(fp)
     d7c:	18800c26 	beq	r3,r2,db0 <alt_load_section+0x54>
  {
    while( to != end )
     d80:	00000806 	br	da4 <alt_load_section+0x48>
    {
      *to++ = *from++;
     d84:	e0bffe17 	ldw	r2,-8(fp)
     d88:	10c00104 	addi	r3,r2,4
     d8c:	e0fffe15 	stw	r3,-8(fp)
     d90:	e0fffd17 	ldw	r3,-12(fp)
     d94:	19000104 	addi	r4,r3,4
     d98:	e13ffd15 	stw	r4,-12(fp)
     d9c:	18c00017 	ldw	r3,0(r3)
     da0:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
     da4:	e0fffe17 	ldw	r3,-8(fp)
     da8:	e0bfff17 	ldw	r2,-4(fp)
     dac:	18bff51e 	bne	r3,r2,d84 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7000d84>
    {
      *to++ = *from++;
    }
  }
}
     db0:	0001883a 	nop
     db4:	e037883a 	mov	sp,fp
     db8:	df000017 	ldw	fp,0(sp)
     dbc:	dec00104 	addi	sp,sp,4
     dc0:	f800283a 	ret

00000dc4 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
     dc4:	defffe04 	addi	sp,sp,-8
     dc8:	dfc00115 	stw	ra,4(sp)
     dcc:	df000015 	stw	fp,0(sp)
     dd0:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
     dd4:	01800034 	movhi	r6,0
     dd8:	31977504 	addi	r6,r6,24020
     ddc:	01400034 	movhi	r5,0
     de0:	29511004 	addi	r5,r5,17472
     de4:	01000034 	movhi	r4,0
     de8:	21177504 	addi	r4,r4,24020
     dec:	0000d5c0 	call	d5c <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
     df0:	01800034 	movhi	r6,0
     df4:	31809204 	addi	r6,r6,584
     df8:	01400034 	movhi	r5,0
     dfc:	29400804 	addi	r5,r5,32
     e00:	01000034 	movhi	r4,0
     e04:	21000804 	addi	r4,r4,32
     e08:	0000d5c0 	call	d5c <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
     e0c:	01800034 	movhi	r6,0
     e10:	31911004 	addi	r6,r6,17472
     e14:	01400034 	movhi	r5,0
     e18:	2950af04 	addi	r5,r5,17084
     e1c:	01000034 	movhi	r4,0
     e20:	2110af04 	addi	r4,r4,17084
     e24:	0000d5c0 	call	d5c <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
     e28:	00032f80 	call	32f8 <alt_dcache_flush_all>
  alt_icache_flush_all();
     e2c:	00035880 	call	3588 <alt_icache_flush_all>
}
     e30:	0001883a 	nop
     e34:	e037883a 	mov	sp,fp
     e38:	dfc00117 	ldw	ra,4(sp)
     e3c:	df000017 	ldw	fp,0(sp)
     e40:	dec00204 	addi	sp,sp,8
     e44:	f800283a 	ret

00000e48 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     e48:	defffd04 	addi	sp,sp,-12
     e4c:	dfc00215 	stw	ra,8(sp)
     e50:	df000115 	stw	fp,4(sp)
     e54:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     e58:	0009883a 	mov	r4,zero
     e5c:	0000efc0 	call	efc <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
     e60:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
     e64:	0000f340 	call	f34 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
     e68:	01800034 	movhi	r6,0
     e6c:	3190b304 	addi	r6,r6,17100
     e70:	01400034 	movhi	r5,0
     e74:	2950b304 	addi	r5,r5,17100
     e78:	01000034 	movhi	r4,0
     e7c:	2110b304 	addi	r4,r4,17100
     e80:	00036800 	call	3680 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
     e84:	00034380 	call	3438 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
     e88:	01000034 	movhi	r4,0
     e8c:	210d2604 	addi	r4,r4,13464
     e90:	0003e900 	call	3e90 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
     e94:	d0a67317 	ldw	r2,-26164(gp)
     e98:	d0e67417 	ldw	r3,-26160(gp)
     e9c:	d1267517 	ldw	r4,-26156(gp)
     ea0:	200d883a 	mov	r6,r4
     ea4:	180b883a 	mov	r5,r3
     ea8:	1009883a 	mov	r4,r2
     eac:	00003580 	call	358 <main>
     eb0:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
     eb4:	01000044 	movi	r4,1
     eb8:	00032280 	call	3228 <close>
  exit (result);
     ebc:	e13fff17 	ldw	r4,-4(fp)
     ec0:	0003ea40 	call	3ea4 <exit>

00000ec4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
     ec4:	defffd04 	addi	sp,sp,-12
     ec8:	dfc00215 	stw	ra,8(sp)
     ecc:	df000115 	stw	fp,4(sp)
     ed0:	df000104 	addi	fp,sp,4
     ed4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
     ed8:	01400034 	movhi	r5,0
     edc:	29576d04 	addi	r5,r5,23988
     ee0:	e13fff17 	ldw	r4,-4(fp)
     ee4:	00033940 	call	3394 <alt_dev_llist_insert>
}
     ee8:	e037883a 	mov	sp,fp
     eec:	dfc00117 	ldw	ra,4(sp)
     ef0:	df000017 	ldw	fp,0(sp)
     ef4:	dec00204 	addi	sp,sp,8
     ef8:	f800283a 	ret

00000efc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
     efc:	defffd04 	addi	sp,sp,-12
     f00:	dfc00215 	stw	ra,8(sp)
     f04:	df000115 	stw	fp,4(sp)
     f08:	df000104 	addi	fp,sp,4
     f0c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2, Nios2);
     f10:	0003b780 	call	3b78 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
     f14:	00800044 	movi	r2,1
     f18:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
     f1c:	0001883a 	nop
     f20:	e037883a 	mov	sp,fp
     f24:	dfc00117 	ldw	ra,4(sp)
     f28:	df000017 	ldw	fp,0(sp)
     f2c:	dec00204 	addi	sp,sp,8
     f30:	f800283a 	ret

00000f34 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     f34:	defffd04 	addi	sp,sp,-12
     f38:	dfc00215 	stw	ra,8(sp)
     f3c:	df000115 	stw	fp,4(sp)
     f40:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( INTERVAL_TIMER, Interval_Timer);
     f44:	01c00204 	movi	r7,8
     f48:	000d883a 	mov	r6,zero
     f4c:	000b883a 	mov	r5,zero
     f50:	01040034 	movhi	r4,4096
     f54:	21080004 	addi	r4,r4,8192
     f58:	0001d440 	call	1d44 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, JTAG_UART);
     f5c:	01800204 	movi	r6,8
     f60:	000b883a 	mov	r5,zero
     f64:	01000034 	movhi	r4,0
     f68:	21111a04 	addi	r4,r4,17512
     f6c:	00013bc0 	call	13bc <altera_avalon_jtag_uart_init>
     f70:	01000034 	movhi	r4,0
     f74:	21111004 	addi	r4,r4,17472
     f78:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, SysID);
     f7c:	0001883a 	nop
    ALTERA_UP_AVALON_AUDIO_AND_VIDEO_CONFIG_INIT ( AV_CONFIG, AV_Config);
     f80:	01000034 	movhi	r4,0
     f84:	21152804 	addi	r4,r4,21664
     f88:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_AUDIO_INIT ( AUDIO_SUBSYSTEM_AUDIO, Audio_Subsystem_Audio);
     f8c:	01000034 	movhi	r4,0
     f90:	21153404 	addi	r4,r4,21712
     f94:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_CHARACTER_LCD_INIT ( CHAR_LCD_16X2, Char_LCD_16x2);
     f98:	01000034 	movhi	r4,0
     f9c:	21154004 	addi	r4,r4,21760
     fa0:	0001e7c0 	call	1e7c <alt_up_character_lcd_init>
     fa4:	01000034 	movhi	r4,0
     fa8:	21154004 	addi	r4,r4,21760
     fac:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_IRDA_INIT ( IRDA, IrDA);
     fb0:	01000034 	movhi	r4,0
     fb4:	21154b04 	addi	r4,r4,21804
     fb8:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( EXPANSION_JP5, Expansion_JP5);
     fbc:	01000034 	movhi	r4,0
     fc0:	21155604 	addi	r4,r4,21848
     fc4:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( GREEN_LEDS, Green_LEDs);
     fc8:	01000034 	movhi	r4,0
     fcc:	21156104 	addi	r4,r4,21892
     fd0:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( HEX3_HEX0, HEX3_HEX0);
     fd4:	01000034 	movhi	r4,0
     fd8:	21156c04 	addi	r4,r4,21936
     fdc:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( HEX7_HEX4, HEX7_HEX4);
     fe0:	01000034 	movhi	r4,0
     fe4:	21157704 	addi	r4,r4,21980
     fe8:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( PUSHBUTTONS, Pushbuttons);
     fec:	01000034 	movhi	r4,0
     ff0:	21158204 	addi	r4,r4,22024
     ff4:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( RED_LEDS, Red_LEDs);
     ff8:	01000034 	movhi	r4,0
     ffc:	21158d04 	addi	r4,r4,22068
    1000:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( SLIDER_SWITCHES, Slider_Switches);
    1004:	01000034 	movhi	r4,0
    1008:	21159804 	addi	r4,r4,22112
    100c:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2_PORT, PS2_Port);
    1010:	01000034 	movhi	r4,0
    1014:	2115a304 	addi	r4,r4,22156
    1018:	00027780 	call	2778 <alt_up_ps2_init>
    101c:	01000034 	movhi	r4,0
    1020:	2115a304 	addi	r4,r4,22156
    1024:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2_PORT_DUAL, PS2_Port_Dual);
    1028:	01000034 	movhi	r4,0
    102c:	2115b104 	addi	r4,r4,22212
    1030:	00027780 	call	2778 <alt_up_ps2_init>
    1034:	01000034 	movhi	r4,0
    1038:	2115b104 	addi	r4,r4,22212
    103c:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_RS232_INIT ( SERIAL_PORT, Serial_Port);
    1040:	01000034 	movhi	r4,0
    1044:	2115bf04 	addi	r4,r4,22268
    1048:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_USB_INIT ( USB, USB);
    104c:	01000034 	movhi	r4,0
    1050:	2115ca04 	addi	r4,r4,22312
    1054:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VGA_SUBSYSTEM_VGA_PIXEL_DMA, VGA_Subsystem_VGA_Pixel_DMA);
    1058:	00800034 	movhi	r2,0
    105c:	1095d704 	addi	r2,r2,22364
    1060:	10800a17 	ldw	r2,40(r2)
    1064:	10800017 	ldw	r2,0(r2)
    1068:	1007883a 	mov	r3,r2
    106c:	00800034 	movhi	r2,0
    1070:	1095d704 	addi	r2,r2,22364
    1074:	10c00b15 	stw	r3,44(r2)
    1078:	00800034 	movhi	r2,0
    107c:	1095d704 	addi	r2,r2,22364
    1080:	10800a17 	ldw	r2,40(r2)
    1084:	10800104 	addi	r2,r2,4
    1088:	10800017 	ldw	r2,0(r2)
    108c:	1007883a 	mov	r3,r2
    1090:	00800034 	movhi	r2,0
    1094:	1095d704 	addi	r2,r2,22364
    1098:	10c00c15 	stw	r3,48(r2)
    109c:	00800034 	movhi	r2,0
    10a0:	1095d704 	addi	r2,r2,22364
    10a4:	10800a17 	ldw	r2,40(r2)
    10a8:	10800204 	addi	r2,r2,8
    10ac:	10800017 	ldw	r2,0(r2)
    10b0:	10ffffcc 	andi	r3,r2,65535
    10b4:	00800034 	movhi	r2,0
    10b8:	1095d704 	addi	r2,r2,22364
    10bc:	10c00f15 	stw	r3,60(r2)
    10c0:	00800034 	movhi	r2,0
    10c4:	1095d704 	addi	r2,r2,22364
    10c8:	10800a17 	ldw	r2,40(r2)
    10cc:	10800204 	addi	r2,r2,8
    10d0:	10800017 	ldw	r2,0(r2)
    10d4:	1006d43a 	srli	r3,r2,16
    10d8:	00800034 	movhi	r2,0
    10dc:	1095d704 	addi	r2,r2,22364
    10e0:	10c01015 	stw	r3,64(r2)
    10e4:	00800034 	movhi	r2,0
    10e8:	1095d704 	addi	r2,r2,22364
    10ec:	10800a17 	ldw	r2,40(r2)
    10f0:	10800304 	addi	r2,r2,12
    10f4:	10800017 	ldw	r2,0(r2)
    10f8:	1005d07a 	srai	r2,r2,1
    10fc:	10c0004c 	andi	r3,r2,1
    1100:	00800034 	movhi	r2,0
    1104:	1095d704 	addi	r2,r2,22364
    1108:	10c00d15 	stw	r3,52(r2)
    110c:	00800034 	movhi	r2,0
    1110:	1095d704 	addi	r2,r2,22364
    1114:	10800a17 	ldw	r2,40(r2)
    1118:	10800304 	addi	r2,r2,12
    111c:	10800017 	ldw	r2,0(r2)
    1120:	1005d13a 	srai	r2,r2,4
    1124:	10c003cc 	andi	r3,r2,15
    1128:	00800034 	movhi	r2,0
    112c:	1095d704 	addi	r2,r2,22364
    1130:	10c00e15 	stw	r3,56(r2)
    1134:	00800034 	movhi	r2,0
    1138:	1095d704 	addi	r2,r2,22364
    113c:	10800a17 	ldw	r2,40(r2)
    1140:	10800304 	addi	r2,r2,12
    1144:	10800017 	ldw	r2,0(r2)
    1148:	1005d43a 	srai	r2,r2,16
    114c:	e0bfff05 	stb	r2,-4(fp)
    1150:	00800034 	movhi	r2,0
    1154:	1095d704 	addi	r2,r2,22364
    1158:	10800a17 	ldw	r2,40(r2)
    115c:	10800304 	addi	r2,r2,12
    1160:	10800017 	ldw	r2,0(r2)
    1164:	1004d63a 	srli	r2,r2,24
    1168:	e0bfff45 	stb	r2,-3(fp)
    116c:	00800034 	movhi	r2,0
    1170:	1095d704 	addi	r2,r2,22364
    1174:	10800e17 	ldw	r2,56(r2)
    1178:	10800058 	cmpnei	r2,r2,1
    117c:	1000041e 	bne	r2,zero,1190 <alt_sys_init+0x25c>
    1180:	00800034 	movhi	r2,0
    1184:	1095d704 	addi	r2,r2,22364
    1188:	10001115 	stw	zero,68(r2)
    118c:	00000e06 	br	11c8 <alt_sys_init+0x294>
    1190:	00800034 	movhi	r2,0
    1194:	1095d704 	addi	r2,r2,22364
    1198:	10800e17 	ldw	r2,56(r2)
    119c:	10800098 	cmpnei	r2,r2,2
    11a0:	1000051e 	bne	r2,zero,11b8 <alt_sys_init+0x284>
    11a4:	00800034 	movhi	r2,0
    11a8:	1095d704 	addi	r2,r2,22364
    11ac:	00c00044 	movi	r3,1
    11b0:	10c01115 	stw	r3,68(r2)
    11b4:	00000406 	br	11c8 <alt_sys_init+0x294>
    11b8:	00800034 	movhi	r2,0
    11bc:	1095d704 	addi	r2,r2,22364
    11c0:	00c00084 	movi	r3,2
    11c4:	10c01115 	stw	r3,68(r2)
    11c8:	e0bfff03 	ldbu	r2,-4(fp)
    11cc:	00c00804 	movi	r3,32
    11d0:	1885c83a 	sub	r2,r3,r2
    11d4:	00ffffc4 	movi	r3,-1
    11d8:	1886d83a 	srl	r3,r3,r2
    11dc:	00800034 	movhi	r2,0
    11e0:	1095d704 	addi	r2,r2,22364
    11e4:	10c01215 	stw	r3,72(r2)
    11e8:	e0ffff03 	ldbu	r3,-4(fp)
    11ec:	00800034 	movhi	r2,0
    11f0:	1095d704 	addi	r2,r2,22364
    11f4:	10801117 	ldw	r2,68(r2)
    11f8:	1887883a 	add	r3,r3,r2
    11fc:	00800034 	movhi	r2,0
    1200:	1095d704 	addi	r2,r2,22364
    1204:	10c01315 	stw	r3,76(r2)
    1208:	e0bfff43 	ldbu	r2,-3(fp)
    120c:	00c00804 	movi	r3,32
    1210:	1885c83a 	sub	r2,r3,r2
    1214:	00ffffc4 	movi	r3,-1
    1218:	1886d83a 	srl	r3,r3,r2
    121c:	00800034 	movhi	r2,0
    1220:	1095d704 	addi	r2,r2,22364
    1224:	10c01415 	stw	r3,80(r2)
    1228:	01000034 	movhi	r4,0
    122c:	2115d704 	addi	r4,r4,22364
    1230:	0000ec40 	call	ec4 <alt_dev_reg>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( SD_CARD, SD_Card);
    1234:	01000034 	movhi	r4,0
    1238:	2115ec04 	addi	r4,r4,22448
    123c:	0000ec40 	call	ec4 <alt_dev_reg>
}
    1240:	0001883a 	nop
    1244:	e037883a 	mov	sp,fp
    1248:	dfc00117 	ldw	ra,4(sp)
    124c:	df000017 	ldw	fp,0(sp)
    1250:	dec00204 	addi	sp,sp,8
    1254:	f800283a 	ret

00001258 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    1258:	defffa04 	addi	sp,sp,-24
    125c:	dfc00515 	stw	ra,20(sp)
    1260:	df000415 	stw	fp,16(sp)
    1264:	df000404 	addi	fp,sp,16
    1268:	e13ffd15 	stw	r4,-12(fp)
    126c:	e17ffe15 	stw	r5,-8(fp)
    1270:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    1274:	e0bffd17 	ldw	r2,-12(fp)
    1278:	10800017 	ldw	r2,0(r2)
    127c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    1280:	e0bffc17 	ldw	r2,-16(fp)
    1284:	10c00a04 	addi	r3,r2,40
    1288:	e0bffd17 	ldw	r2,-12(fp)
    128c:	10800217 	ldw	r2,8(r2)
    1290:	100f883a 	mov	r7,r2
    1294:	e1bfff17 	ldw	r6,-4(fp)
    1298:	e17ffe17 	ldw	r5,-8(fp)
    129c:	1809883a 	mov	r4,r3
    12a0:	00018880 	call	1888 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
    12a4:	e037883a 	mov	sp,fp
    12a8:	dfc00117 	ldw	ra,4(sp)
    12ac:	df000017 	ldw	fp,0(sp)
    12b0:	dec00204 	addi	sp,sp,8
    12b4:	f800283a 	ret

000012b8 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    12b8:	defffa04 	addi	sp,sp,-24
    12bc:	dfc00515 	stw	ra,20(sp)
    12c0:	df000415 	stw	fp,16(sp)
    12c4:	df000404 	addi	fp,sp,16
    12c8:	e13ffd15 	stw	r4,-12(fp)
    12cc:	e17ffe15 	stw	r5,-8(fp)
    12d0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    12d4:	e0bffd17 	ldw	r2,-12(fp)
    12d8:	10800017 	ldw	r2,0(r2)
    12dc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    12e0:	e0bffc17 	ldw	r2,-16(fp)
    12e4:	10c00a04 	addi	r3,r2,40
    12e8:	e0bffd17 	ldw	r2,-12(fp)
    12ec:	10800217 	ldw	r2,8(r2)
    12f0:	100f883a 	mov	r7,r2
    12f4:	e1bfff17 	ldw	r6,-4(fp)
    12f8:	e17ffe17 	ldw	r5,-8(fp)
    12fc:	1809883a 	mov	r4,r3
    1300:	0001aa40 	call	1aa4 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
    1304:	e037883a 	mov	sp,fp
    1308:	dfc00117 	ldw	ra,4(sp)
    130c:	df000017 	ldw	fp,0(sp)
    1310:	dec00204 	addi	sp,sp,8
    1314:	f800283a 	ret

00001318 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
    1318:	defffc04 	addi	sp,sp,-16
    131c:	dfc00315 	stw	ra,12(sp)
    1320:	df000215 	stw	fp,8(sp)
    1324:	df000204 	addi	fp,sp,8
    1328:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    132c:	e0bfff17 	ldw	r2,-4(fp)
    1330:	10800017 	ldw	r2,0(r2)
    1334:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
    1338:	e0bffe17 	ldw	r2,-8(fp)
    133c:	10c00a04 	addi	r3,r2,40
    1340:	e0bfff17 	ldw	r2,-4(fp)
    1344:	10800217 	ldw	r2,8(r2)
    1348:	100b883a 	mov	r5,r2
    134c:	1809883a 	mov	r4,r3
    1350:	00017300 	call	1730 <altera_avalon_jtag_uart_close>
}
    1354:	e037883a 	mov	sp,fp
    1358:	dfc00117 	ldw	ra,4(sp)
    135c:	df000017 	ldw	fp,0(sp)
    1360:	dec00204 	addi	sp,sp,8
    1364:	f800283a 	ret

00001368 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
    1368:	defffa04 	addi	sp,sp,-24
    136c:	dfc00515 	stw	ra,20(sp)
    1370:	df000415 	stw	fp,16(sp)
    1374:	df000404 	addi	fp,sp,16
    1378:	e13ffd15 	stw	r4,-12(fp)
    137c:	e17ffe15 	stw	r5,-8(fp)
    1380:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
    1384:	e0bffd17 	ldw	r2,-12(fp)
    1388:	10800017 	ldw	r2,0(r2)
    138c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
    1390:	e0bffc17 	ldw	r2,-16(fp)
    1394:	10800a04 	addi	r2,r2,40
    1398:	e1bfff17 	ldw	r6,-4(fp)
    139c:	e17ffe17 	ldw	r5,-8(fp)
    13a0:	1009883a 	mov	r4,r2
    13a4:	00017980 	call	1798 <altera_avalon_jtag_uart_ioctl>
}
    13a8:	e037883a 	mov	sp,fp
    13ac:	dfc00117 	ldw	ra,4(sp)
    13b0:	df000017 	ldw	fp,0(sp)
    13b4:	dec00204 	addi	sp,sp,8
    13b8:	f800283a 	ret

000013bc <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
    13bc:	defffb04 	addi	sp,sp,-20
    13c0:	dfc00415 	stw	ra,16(sp)
    13c4:	df000315 	stw	fp,12(sp)
    13c8:	df000304 	addi	fp,sp,12
    13cc:	e13ffd15 	stw	r4,-12(fp)
    13d0:	e17ffe15 	stw	r5,-8(fp)
    13d4:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    13d8:	e0bffd17 	ldw	r2,-12(fp)
    13dc:	00c00044 	movi	r3,1
    13e0:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	10800017 	ldw	r2,0(r2)
    13ec:	10800104 	addi	r2,r2,4
    13f0:	1007883a 	mov	r3,r2
    13f4:	e0bffd17 	ldw	r2,-12(fp)
    13f8:	10800817 	ldw	r2,32(r2)
    13fc:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
    1400:	e0bfff17 	ldw	r2,-4(fp)
    1404:	01800034 	movhi	r6,0
    1408:	31851e04 	addi	r6,r6,5240
    140c:	e17ffd17 	ldw	r5,-12(fp)
    1410:	1009883a 	mov	r4,r2
    1414:	0000bac0 	call	bac <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
    1418:	e0bffd17 	ldw	r2,-12(fp)
    141c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
    1420:	e0bffd17 	ldw	r2,-12(fp)
    1424:	10c00204 	addi	r3,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    1428:	00800034 	movhi	r2,0
    142c:	109de004 	addi	r2,r2,30592
    1430:	10800017 	ldw	r2,0(r2)
    1434:	e1fffd17 	ldw	r7,-12(fp)
    1438:	01800034 	movhi	r6,0
    143c:	3185a204 	addi	r6,r6,5768
    1440:	100b883a 	mov	r5,r2
    1444:	1809883a 	mov	r4,r3
    1448:	00030980 	call	3098 <alt_alarm_start>
    144c:	1000040e 	bge	r2,zero,1460 <altera_avalon_jtag_uart_init+0xa4>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
    1450:	e0fffd17 	ldw	r3,-12(fp)
    1454:	00a00034 	movhi	r2,32768
    1458:	10bfffc4 	addi	r2,r2,-1
    145c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
    1460:	0001883a 	nop
    1464:	e037883a 	mov	sp,fp
    1468:	dfc00117 	ldw	ra,4(sp)
    146c:	df000017 	ldw	fp,0(sp)
    1470:	dec00204 	addi	sp,sp,8
    1474:	f800283a 	ret

00001478 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
    1478:	defff704 	addi	sp,sp,-36
    147c:	df000815 	stw	fp,32(sp)
    1480:	df000804 	addi	fp,sp,32
    1484:	e13ffe15 	stw	r4,-8(fp)
    1488:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
    148c:	e0bffe17 	ldw	r2,-8(fp)
    1490:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
    1494:	e0bffa17 	ldw	r2,-24(fp)
    1498:	10800017 	ldw	r2,0(r2)
    149c:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    14a0:	e0bffb17 	ldw	r2,-20(fp)
    14a4:	10800104 	addi	r2,r2,4
    14a8:	10800037 	ldwio	r2,0(r2)
    14ac:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
    14b0:	e0bffc17 	ldw	r2,-16(fp)
    14b4:	1080c00c 	andi	r2,r2,768
    14b8:	10006d26 	beq	r2,zero,1670 <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
    14bc:	e0bffc17 	ldw	r2,-16(fp)
    14c0:	1080400c 	andi	r2,r2,256
    14c4:	10003526 	beq	r2,zero,159c <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
    14c8:	00800074 	movhi	r2,1
    14cc:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    14d0:	e0bffa17 	ldw	r2,-24(fp)
    14d4:	10800a17 	ldw	r2,40(r2)
    14d8:	10800044 	addi	r2,r2,1
    14dc:	1081ffcc 	andi	r2,r2,2047
    14e0:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
    14e4:	e0bffa17 	ldw	r2,-24(fp)
    14e8:	10c00b17 	ldw	r3,44(r2)
    14ec:	e0bffd17 	ldw	r2,-12(fp)
    14f0:	18801526 	beq	r3,r2,1548 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
    14f4:	e0bffb17 	ldw	r2,-20(fp)
    14f8:	10800037 	ldwio	r2,0(r2)
    14fc:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
    1500:	e0bff817 	ldw	r2,-32(fp)
    1504:	10a0000c 	andi	r2,r2,32768
    1508:	10001126 	beq	r2,zero,1550 <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    150c:	e0bffa17 	ldw	r2,-24(fp)
    1510:	10800a17 	ldw	r2,40(r2)
    1514:	e0fff817 	ldw	r3,-32(fp)
    1518:	1809883a 	mov	r4,r3
    151c:	e0fffa17 	ldw	r3,-24(fp)
    1520:	1885883a 	add	r2,r3,r2
    1524:	10800e04 	addi	r2,r2,56
    1528:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    152c:	e0bffa17 	ldw	r2,-24(fp)
    1530:	10800a17 	ldw	r2,40(r2)
    1534:	10800044 	addi	r2,r2,1
    1538:	10c1ffcc 	andi	r3,r2,2047
    153c:	e0bffa17 	ldw	r2,-24(fp)
    1540:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
    1544:	003fe206 	br	14d0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70014d0>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
    1548:	0001883a 	nop
    154c:	00000106 	br	1554 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
    1550:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
    1554:	e0bff817 	ldw	r2,-32(fp)
    1558:	10bfffec 	andhi	r2,r2,65535
    155c:	10000f26 	beq	r2,zero,159c <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    1560:	e0bffa17 	ldw	r2,-24(fp)
    1564:	10c00817 	ldw	r3,32(r2)
    1568:	00bfff84 	movi	r2,-2
    156c:	1886703a 	and	r3,r3,r2
    1570:	e0bffa17 	ldw	r2,-24(fp)
    1574:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
    1578:	e0bffb17 	ldw	r2,-20(fp)
    157c:	10800104 	addi	r2,r2,4
    1580:	1007883a 	mov	r3,r2
    1584:	e0bffa17 	ldw	r2,-24(fp)
    1588:	10800817 	ldw	r2,32(r2)
    158c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    1590:	e0bffb17 	ldw	r2,-20(fp)
    1594:	10800104 	addi	r2,r2,4
    1598:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    159c:	e0bffc17 	ldw	r2,-16(fp)
    15a0:	1080800c 	andi	r2,r2,512
    15a4:	103fbe26 	beq	r2,zero,14a0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70014a0>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
    15a8:	e0bffc17 	ldw	r2,-16(fp)
    15ac:	1004d43a 	srli	r2,r2,16
    15b0:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
    15b4:	00001406 	br	1608 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
    15b8:	e0bffb17 	ldw	r2,-20(fp)
    15bc:	e0fffa17 	ldw	r3,-24(fp)
    15c0:	18c00d17 	ldw	r3,52(r3)
    15c4:	e13ffa17 	ldw	r4,-24(fp)
    15c8:	20c7883a 	add	r3,r4,r3
    15cc:	18c20e04 	addi	r3,r3,2104
    15d0:	18c00003 	ldbu	r3,0(r3)
    15d4:	18c03fcc 	andi	r3,r3,255
    15d8:	18c0201c 	xori	r3,r3,128
    15dc:	18ffe004 	addi	r3,r3,-128
    15e0:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    15e4:	e0bffa17 	ldw	r2,-24(fp)
    15e8:	10800d17 	ldw	r2,52(r2)
    15ec:	10800044 	addi	r2,r2,1
    15f0:	10c1ffcc 	andi	r3,r2,2047
    15f4:	e0bffa17 	ldw	r2,-24(fp)
    15f8:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
    15fc:	e0bff917 	ldw	r2,-28(fp)
    1600:	10bfffc4 	addi	r2,r2,-1
    1604:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
    1608:	e0bff917 	ldw	r2,-28(fp)
    160c:	10000526 	beq	r2,zero,1624 <altera_avalon_jtag_uart_irq+0x1ac>
    1610:	e0bffa17 	ldw	r2,-24(fp)
    1614:	10c00d17 	ldw	r3,52(r2)
    1618:	e0bffa17 	ldw	r2,-24(fp)
    161c:	10800c17 	ldw	r2,48(r2)
    1620:	18bfe51e 	bne	r3,r2,15b8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70015b8>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
    1624:	e0bff917 	ldw	r2,-28(fp)
    1628:	103f9d26 	beq	r2,zero,14a0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70014a0>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    162c:	e0bffa17 	ldw	r2,-24(fp)
    1630:	10c00817 	ldw	r3,32(r2)
    1634:	00bfff44 	movi	r2,-3
    1638:	1886703a 	and	r3,r3,r2
    163c:	e0bffa17 	ldw	r2,-24(fp)
    1640:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1644:	e0bffa17 	ldw	r2,-24(fp)
    1648:	10800017 	ldw	r2,0(r2)
    164c:	10800104 	addi	r2,r2,4
    1650:	1007883a 	mov	r3,r2
    1654:	e0bffa17 	ldw	r2,-24(fp)
    1658:	10800817 	ldw	r2,32(r2)
    165c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    1660:	e0bffb17 	ldw	r2,-20(fp)
    1664:	10800104 	addi	r2,r2,4
    1668:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
    166c:	003f8c06 	br	14a0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70014a0>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
    1670:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
    1674:	0001883a 	nop
    1678:	e037883a 	mov	sp,fp
    167c:	df000017 	ldw	fp,0(sp)
    1680:	dec00104 	addi	sp,sp,4
    1684:	f800283a 	ret

00001688 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
    1688:	defff804 	addi	sp,sp,-32
    168c:	df000715 	stw	fp,28(sp)
    1690:	df000704 	addi	fp,sp,28
    1694:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
    1698:	e0bffb17 	ldw	r2,-20(fp)
    169c:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
    16a0:	e0bff917 	ldw	r2,-28(fp)
    16a4:	10800017 	ldw	r2,0(r2)
    16a8:	10800104 	addi	r2,r2,4
    16ac:	10800037 	ldwio	r2,0(r2)
    16b0:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
    16b4:	e0bffa17 	ldw	r2,-24(fp)
    16b8:	1081000c 	andi	r2,r2,1024
    16bc:	10000b26 	beq	r2,zero,16ec <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    16c0:	e0bff917 	ldw	r2,-28(fp)
    16c4:	10800017 	ldw	r2,0(r2)
    16c8:	10800104 	addi	r2,r2,4
    16cc:	1007883a 	mov	r3,r2
    16d0:	e0bff917 	ldw	r2,-28(fp)
    16d4:	10800817 	ldw	r2,32(r2)
    16d8:	10810014 	ori	r2,r2,1024
    16dc:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
    16e0:	e0bff917 	ldw	r2,-28(fp)
    16e4:	10000915 	stw	zero,36(r2)
    16e8:	00000a06 	br	1714 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
    16ec:	e0bff917 	ldw	r2,-28(fp)
    16f0:	10c00917 	ldw	r3,36(r2)
    16f4:	00a00034 	movhi	r2,32768
    16f8:	10bfff04 	addi	r2,r2,-4
    16fc:	10c00536 	bltu	r2,r3,1714 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
    1700:	e0bff917 	ldw	r2,-28(fp)
    1704:	10800917 	ldw	r2,36(r2)
    1708:	10c00044 	addi	r3,r2,1
    170c:	e0bff917 	ldw	r2,-28(fp)
    1710:	10c00915 	stw	r3,36(r2)
    1714:	00800034 	movhi	r2,0
    1718:	109de004 	addi	r2,r2,30592
    171c:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
    1720:	e037883a 	mov	sp,fp
    1724:	df000017 	ldw	fp,0(sp)
    1728:	dec00104 	addi	sp,sp,4
    172c:	f800283a 	ret

00001730 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
    1730:	defffd04 	addi	sp,sp,-12
    1734:	df000215 	stw	fp,8(sp)
    1738:	df000204 	addi	fp,sp,8
    173c:	e13ffe15 	stw	r4,-8(fp)
    1740:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    1744:	00000506 	br	175c <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
    1748:	e0bfff17 	ldw	r2,-4(fp)
    174c:	1090000c 	andi	r2,r2,16384
    1750:	10000226 	beq	r2,zero,175c <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
    1754:	00bffd44 	movi	r2,-11
    1758:	00000b06 	br	1788 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    175c:	e0bffe17 	ldw	r2,-8(fp)
    1760:	10c00d17 	ldw	r3,52(r2)
    1764:	e0bffe17 	ldw	r2,-8(fp)
    1768:	10800c17 	ldw	r2,48(r2)
    176c:	18800526 	beq	r3,r2,1784 <altera_avalon_jtag_uart_close+0x54>
    1770:	e0bffe17 	ldw	r2,-8(fp)
    1774:	10c00917 	ldw	r3,36(r2)
    1778:	e0bffe17 	ldw	r2,-8(fp)
    177c:	10800117 	ldw	r2,4(r2)
    1780:	18bff136 	bltu	r3,r2,1748 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001748>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    1784:	0005883a 	mov	r2,zero
}
    1788:	e037883a 	mov	sp,fp
    178c:	df000017 	ldw	fp,0(sp)
    1790:	dec00104 	addi	sp,sp,4
    1794:	f800283a 	ret

00001798 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
    1798:	defffa04 	addi	sp,sp,-24
    179c:	df000515 	stw	fp,20(sp)
    17a0:	df000504 	addi	fp,sp,20
    17a4:	e13ffd15 	stw	r4,-12(fp)
    17a8:	e17ffe15 	stw	r5,-8(fp)
    17ac:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
    17b0:	00bff9c4 	movi	r2,-25
    17b4:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
    17b8:	e0bffe17 	ldw	r2,-8(fp)
    17bc:	10da8060 	cmpeqi	r3,r2,27137
    17c0:	1800031e 	bne	r3,zero,17d0 <altera_avalon_jtag_uart_ioctl+0x38>
    17c4:	109a80a0 	cmpeqi	r2,r2,27138
    17c8:	1000181e 	bne	r2,zero,182c <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
    17cc:	00002906 	br	1874 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
    17d0:	e0bffd17 	ldw	r2,-12(fp)
    17d4:	10c00117 	ldw	r3,4(r2)
    17d8:	00a00034 	movhi	r2,32768
    17dc:	10bfffc4 	addi	r2,r2,-1
    17e0:	18802126 	beq	r3,r2,1868 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
    17e4:	e0bfff17 	ldw	r2,-4(fp)
    17e8:	10800017 	ldw	r2,0(r2)
    17ec:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
    17f0:	e0bffc17 	ldw	r2,-16(fp)
    17f4:	10800090 	cmplti	r2,r2,2
    17f8:	1000061e 	bne	r2,zero,1814 <altera_avalon_jtag_uart_ioctl+0x7c>
    17fc:	e0fffc17 	ldw	r3,-16(fp)
    1800:	00a00034 	movhi	r2,32768
    1804:	10bfffc4 	addi	r2,r2,-1
    1808:	18800226 	beq	r3,r2,1814 <altera_avalon_jtag_uart_ioctl+0x7c>
    180c:	e0bffc17 	ldw	r2,-16(fp)
    1810:	00000206 	br	181c <altera_avalon_jtag_uart_ioctl+0x84>
    1814:	00a00034 	movhi	r2,32768
    1818:	10bfff84 	addi	r2,r2,-2
    181c:	e0fffd17 	ldw	r3,-12(fp)
    1820:	18800115 	stw	r2,4(r3)
      rc = 0;
    1824:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
    1828:	00000f06 	br	1868 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
    182c:	e0bffd17 	ldw	r2,-12(fp)
    1830:	10c00117 	ldw	r3,4(r2)
    1834:	00a00034 	movhi	r2,32768
    1838:	10bfffc4 	addi	r2,r2,-1
    183c:	18800c26 	beq	r3,r2,1870 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
    1840:	e0bffd17 	ldw	r2,-12(fp)
    1844:	10c00917 	ldw	r3,36(r2)
    1848:	e0bffd17 	ldw	r2,-12(fp)
    184c:	10800117 	ldw	r2,4(r2)
    1850:	1885803a 	cmpltu	r2,r3,r2
    1854:	10c03fcc 	andi	r3,r2,255
    1858:	e0bfff17 	ldw	r2,-4(fp)
    185c:	10c00015 	stw	r3,0(r2)
      rc = 0;
    1860:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
    1864:	00000206 	br	1870 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
    1868:	0001883a 	nop
    186c:	00000106 	br	1874 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
    1870:	0001883a 	nop

  default:
    break;
  }

  return rc;
    1874:	e0bffb17 	ldw	r2,-20(fp)
}
    1878:	e037883a 	mov	sp,fp
    187c:	df000017 	ldw	fp,0(sp)
    1880:	dec00104 	addi	sp,sp,4
    1884:	f800283a 	ret

00001888 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
    1888:	defff304 	addi	sp,sp,-52
    188c:	dfc00c15 	stw	ra,48(sp)
    1890:	df000b15 	stw	fp,44(sp)
    1894:	df000b04 	addi	fp,sp,44
    1898:	e13ffc15 	stw	r4,-16(fp)
    189c:	e17ffd15 	stw	r5,-12(fp)
    18a0:	e1bffe15 	stw	r6,-8(fp)
    18a4:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
    18a8:	e0bffd17 	ldw	r2,-12(fp)
    18ac:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    18b0:	00004706 	br	19d0 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
    18b4:	e0bffc17 	ldw	r2,-16(fp)
    18b8:	10800a17 	ldw	r2,40(r2)
    18bc:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
    18c0:	e0bffc17 	ldw	r2,-16(fp)
    18c4:	10800b17 	ldw	r2,44(r2)
    18c8:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
    18cc:	e0fff717 	ldw	r3,-36(fp)
    18d0:	e0bff817 	ldw	r2,-32(fp)
    18d4:	18800536 	bltu	r3,r2,18ec <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
    18d8:	e0fff717 	ldw	r3,-36(fp)
    18dc:	e0bff817 	ldw	r2,-32(fp)
    18e0:	1885c83a 	sub	r2,r3,r2
    18e4:	e0bff615 	stw	r2,-40(fp)
    18e8:	00000406 	br	18fc <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
    18ec:	00c20004 	movi	r3,2048
    18f0:	e0bff817 	ldw	r2,-32(fp)
    18f4:	1885c83a 	sub	r2,r3,r2
    18f8:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
    18fc:	e0bff617 	ldw	r2,-40(fp)
    1900:	10001e26 	beq	r2,zero,197c <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
    1904:	e0fffe17 	ldw	r3,-8(fp)
    1908:	e0bff617 	ldw	r2,-40(fp)
    190c:	1880022e 	bgeu	r3,r2,1918 <altera_avalon_jtag_uart_read+0x90>
        n = space;
    1910:	e0bffe17 	ldw	r2,-8(fp)
    1914:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
    1918:	e0bffc17 	ldw	r2,-16(fp)
    191c:	10c00e04 	addi	r3,r2,56
    1920:	e0bff817 	ldw	r2,-32(fp)
    1924:	1885883a 	add	r2,r3,r2
    1928:	e1bff617 	ldw	r6,-40(fp)
    192c:	100b883a 	mov	r5,r2
    1930:	e13ff517 	ldw	r4,-44(fp)
    1934:	0000a640 	call	a64 <memcpy>
      ptr   += n;
    1938:	e0fff517 	ldw	r3,-44(fp)
    193c:	e0bff617 	ldw	r2,-40(fp)
    1940:	1885883a 	add	r2,r3,r2
    1944:	e0bff515 	stw	r2,-44(fp)
      space -= n;
    1948:	e0fffe17 	ldw	r3,-8(fp)
    194c:	e0bff617 	ldw	r2,-40(fp)
    1950:	1885c83a 	sub	r2,r3,r2
    1954:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1958:	e0fff817 	ldw	r3,-32(fp)
    195c:	e0bff617 	ldw	r2,-40(fp)
    1960:	1885883a 	add	r2,r3,r2
    1964:	10c1ffcc 	andi	r3,r2,2047
    1968:	e0bffc17 	ldw	r2,-16(fp)
    196c:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
    1970:	e0bffe17 	ldw	r2,-8(fp)
    1974:	00bfcf16 	blt	zero,r2,18b4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70018b4>
    1978:	00000106 	br	1980 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
    197c:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
    1980:	e0fff517 	ldw	r3,-44(fp)
    1984:	e0bffd17 	ldw	r2,-12(fp)
    1988:	1880141e 	bne	r3,r2,19dc <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
    198c:	e0bfff17 	ldw	r2,-4(fp)
    1990:	1090000c 	andi	r2,r2,16384
    1994:	1000131e 	bne	r2,zero,19e4 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
    1998:	0001883a 	nop
    199c:	e0bffc17 	ldw	r2,-16(fp)
    19a0:	10c00a17 	ldw	r3,40(r2)
    19a4:	e0bff717 	ldw	r2,-36(fp)
    19a8:	1880051e 	bne	r3,r2,19c0 <altera_avalon_jtag_uart_read+0x138>
    19ac:	e0bffc17 	ldw	r2,-16(fp)
    19b0:	10c00917 	ldw	r3,36(r2)
    19b4:	e0bffc17 	ldw	r2,-16(fp)
    19b8:	10800117 	ldw	r2,4(r2)
    19bc:	18bff736 	bltu	r3,r2,199c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700199c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
    19c0:	e0bffc17 	ldw	r2,-16(fp)
    19c4:	10c00a17 	ldw	r3,40(r2)
    19c8:	e0bff717 	ldw	r2,-36(fp)
    19cc:	18800726 	beq	r3,r2,19ec <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    19d0:	e0bffe17 	ldw	r2,-8(fp)
    19d4:	00bfb716 	blt	zero,r2,18b4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70018b4>
    19d8:	00000506 	br	19f0 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
    19dc:	0001883a 	nop
    19e0:	00000306 	br	19f0 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
    19e4:	0001883a 	nop
    19e8:	00000106 	br	19f0 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
    19ec:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
    19f0:	e0fff517 	ldw	r3,-44(fp)
    19f4:	e0bffd17 	ldw	r2,-12(fp)
    19f8:	18801826 	beq	r3,r2,1a5c <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19fc:	0005303a 	rdctl	r2,status
    1a00:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a04:	e0fffb17 	ldw	r3,-20(fp)
    1a08:	00bfff84 	movi	r2,-2
    1a0c:	1884703a 	and	r2,r3,r2
    1a10:	1001703a 	wrctl	status,r2
  
  return context;
    1a14:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    1a18:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    1a1c:	e0bffc17 	ldw	r2,-16(fp)
    1a20:	10800817 	ldw	r2,32(r2)
    1a24:	10c00054 	ori	r3,r2,1
    1a28:	e0bffc17 	ldw	r2,-16(fp)
    1a2c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1a30:	e0bffc17 	ldw	r2,-16(fp)
    1a34:	10800017 	ldw	r2,0(r2)
    1a38:	10800104 	addi	r2,r2,4
    1a3c:	1007883a 	mov	r3,r2
    1a40:	e0bffc17 	ldw	r2,-16(fp)
    1a44:	10800817 	ldw	r2,32(r2)
    1a48:	18800035 	stwio	r2,0(r3)
    1a4c:	e0bffa17 	ldw	r2,-24(fp)
    1a50:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a54:	e0bff917 	ldw	r2,-28(fp)
    1a58:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    1a5c:	e0fff517 	ldw	r3,-44(fp)
    1a60:	e0bffd17 	ldw	r2,-12(fp)
    1a64:	18800426 	beq	r3,r2,1a78 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
    1a68:	e0fff517 	ldw	r3,-44(fp)
    1a6c:	e0bffd17 	ldw	r2,-12(fp)
    1a70:	1885c83a 	sub	r2,r3,r2
    1a74:	00000606 	br	1a90 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
    1a78:	e0bfff17 	ldw	r2,-4(fp)
    1a7c:	1090000c 	andi	r2,r2,16384
    1a80:	10000226 	beq	r2,zero,1a8c <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
    1a84:	00bffd44 	movi	r2,-11
    1a88:	00000106 	br	1a90 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
    1a8c:	00bffec4 	movi	r2,-5
}
    1a90:	e037883a 	mov	sp,fp
    1a94:	dfc00117 	ldw	ra,4(sp)
    1a98:	df000017 	ldw	fp,0(sp)
    1a9c:	dec00204 	addi	sp,sp,8
    1aa0:	f800283a 	ret

00001aa4 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    1aa4:	defff304 	addi	sp,sp,-52
    1aa8:	dfc00c15 	stw	ra,48(sp)
    1aac:	df000b15 	stw	fp,44(sp)
    1ab0:	df000b04 	addi	fp,sp,44
    1ab4:	e13ffc15 	stw	r4,-16(fp)
    1ab8:	e17ffd15 	stw	r5,-12(fp)
    1abc:	e1bffe15 	stw	r6,-8(fp)
    1ac0:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
    1ac4:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
    1ac8:	e0bffd17 	ldw	r2,-12(fp)
    1acc:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    1ad0:	00003706 	br	1bb0 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    1ad4:	e0bffc17 	ldw	r2,-16(fp)
    1ad8:	10800c17 	ldw	r2,48(r2)
    1adc:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
    1ae0:	e0bffc17 	ldw	r2,-16(fp)
    1ae4:	10800d17 	ldw	r2,52(r2)
    1ae8:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
    1aec:	e0fff917 	ldw	r3,-28(fp)
    1af0:	e0bff517 	ldw	r2,-44(fp)
    1af4:	1880062e 	bgeu	r3,r2,1b10 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    1af8:	e0fff517 	ldw	r3,-44(fp)
    1afc:	e0bff917 	ldw	r2,-28(fp)
    1b00:	1885c83a 	sub	r2,r3,r2
    1b04:	10bfffc4 	addi	r2,r2,-1
    1b08:	e0bff615 	stw	r2,-40(fp)
    1b0c:	00000b06 	br	1b3c <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
    1b10:	e0bff517 	ldw	r2,-44(fp)
    1b14:	10000526 	beq	r2,zero,1b2c <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    1b18:	00c20004 	movi	r3,2048
    1b1c:	e0bff917 	ldw	r2,-28(fp)
    1b20:	1885c83a 	sub	r2,r3,r2
    1b24:	e0bff615 	stw	r2,-40(fp)
    1b28:	00000406 	br	1b3c <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    1b2c:	00c1ffc4 	movi	r3,2047
    1b30:	e0bff917 	ldw	r2,-28(fp)
    1b34:	1885c83a 	sub	r2,r3,r2
    1b38:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
    1b3c:	e0bff617 	ldw	r2,-40(fp)
    1b40:	10001e26 	beq	r2,zero,1bbc <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
    1b44:	e0fffe17 	ldw	r3,-8(fp)
    1b48:	e0bff617 	ldw	r2,-40(fp)
    1b4c:	1880022e 	bgeu	r3,r2,1b58 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
    1b50:	e0bffe17 	ldw	r2,-8(fp)
    1b54:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
    1b58:	e0bffc17 	ldw	r2,-16(fp)
    1b5c:	10c20e04 	addi	r3,r2,2104
    1b60:	e0bff917 	ldw	r2,-28(fp)
    1b64:	1885883a 	add	r2,r3,r2
    1b68:	e1bff617 	ldw	r6,-40(fp)
    1b6c:	e17ffd17 	ldw	r5,-12(fp)
    1b70:	1009883a 	mov	r4,r2
    1b74:	0000a640 	call	a64 <memcpy>
      ptr   += n;
    1b78:	e0fffd17 	ldw	r3,-12(fp)
    1b7c:	e0bff617 	ldw	r2,-40(fp)
    1b80:	1885883a 	add	r2,r3,r2
    1b84:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
    1b88:	e0fffe17 	ldw	r3,-8(fp)
    1b8c:	e0bff617 	ldw	r2,-40(fp)
    1b90:	1885c83a 	sub	r2,r3,r2
    1b94:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    1b98:	e0fff917 	ldw	r3,-28(fp)
    1b9c:	e0bff617 	ldw	r2,-40(fp)
    1ba0:	1885883a 	add	r2,r3,r2
    1ba4:	10c1ffcc 	andi	r3,r2,2047
    1ba8:	e0bffc17 	ldw	r2,-16(fp)
    1bac:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    1bb0:	e0bffe17 	ldw	r2,-8(fp)
    1bb4:	00bfc716 	blt	zero,r2,1ad4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001ad4>
    1bb8:	00000106 	br	1bc0 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
    1bbc:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1bc0:	0005303a 	rdctl	r2,status
    1bc4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1bc8:	e0fffb17 	ldw	r3,-20(fp)
    1bcc:	00bfff84 	movi	r2,-2
    1bd0:	1884703a 	and	r2,r3,r2
    1bd4:	1001703a 	wrctl	status,r2
  
  return context;
    1bd8:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    1bdc:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    1be0:	e0bffc17 	ldw	r2,-16(fp)
    1be4:	10800817 	ldw	r2,32(r2)
    1be8:	10c00094 	ori	r3,r2,2
    1bec:	e0bffc17 	ldw	r2,-16(fp)
    1bf0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    1bf4:	e0bffc17 	ldw	r2,-16(fp)
    1bf8:	10800017 	ldw	r2,0(r2)
    1bfc:	10800104 	addi	r2,r2,4
    1c00:	1007883a 	mov	r3,r2
    1c04:	e0bffc17 	ldw	r2,-16(fp)
    1c08:	10800817 	ldw	r2,32(r2)
    1c0c:	18800035 	stwio	r2,0(r3)
    1c10:	e0bffa17 	ldw	r2,-24(fp)
    1c14:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1c18:	e0bff817 	ldw	r2,-32(fp)
    1c1c:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    1c20:	e0bffe17 	ldw	r2,-8(fp)
    1c24:	0080100e 	bge	zero,r2,1c68 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
    1c28:	e0bfff17 	ldw	r2,-4(fp)
    1c2c:	1090000c 	andi	r2,r2,16384
    1c30:	1000101e 	bne	r2,zero,1c74 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    1c34:	0001883a 	nop
    1c38:	e0bffc17 	ldw	r2,-16(fp)
    1c3c:	10c00d17 	ldw	r3,52(r2)
    1c40:	e0bff517 	ldw	r2,-44(fp)
    1c44:	1880051e 	bne	r3,r2,1c5c <altera_avalon_jtag_uart_write+0x1b8>
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	10c00917 	ldw	r3,36(r2)
    1c50:	e0bffc17 	ldw	r2,-16(fp)
    1c54:	10800117 	ldw	r2,4(r2)
    1c58:	18bff736 	bltu	r3,r2,1c38 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001c38>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
    1c5c:	e0bffc17 	ldw	r2,-16(fp)
    1c60:	10800917 	ldw	r2,36(r2)
    1c64:	1000051e 	bne	r2,zero,1c7c <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
    1c68:	e0bffe17 	ldw	r2,-8(fp)
    1c6c:	00bfd016 	blt	zero,r2,1bb0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001bb0>
    1c70:	00000306 	br	1c80 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
    1c74:	0001883a 	nop
    1c78:	00000106 	br	1c80 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
    1c7c:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    1c80:	e0fffd17 	ldw	r3,-12(fp)
    1c84:	e0bff717 	ldw	r2,-36(fp)
    1c88:	18800426 	beq	r3,r2,1c9c <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
    1c8c:	e0fffd17 	ldw	r3,-12(fp)
    1c90:	e0bff717 	ldw	r2,-36(fp)
    1c94:	1885c83a 	sub	r2,r3,r2
    1c98:	00000606 	br	1cb4 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
    1c9c:	e0bfff17 	ldw	r2,-4(fp)
    1ca0:	1090000c 	andi	r2,r2,16384
    1ca4:	10000226 	beq	r2,zero,1cb0 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
    1ca8:	00bffd44 	movi	r2,-11
    1cac:	00000106 	br	1cb4 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
    1cb0:	00bffec4 	movi	r2,-5
}
    1cb4:	e037883a 	mov	sp,fp
    1cb8:	dfc00117 	ldw	ra,4(sp)
    1cbc:	df000017 	ldw	fp,0(sp)
    1cc0:	dec00204 	addi	sp,sp,8
    1cc4:	f800283a 	ret

00001cc8 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    1cc8:	defff904 	addi	sp,sp,-28
    1ccc:	dfc00615 	stw	ra,24(sp)
    1cd0:	df000515 	stw	fp,20(sp)
    1cd4:	df000504 	addi	fp,sp,20
    1cd8:	e13ffe15 	stw	r4,-8(fp)
    1cdc:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    1ce0:	0007883a 	mov	r3,zero
    1ce4:	e0bffe17 	ldw	r2,-8(fp)
    1ce8:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    1cec:	e0bffe17 	ldw	r2,-8(fp)
    1cf0:	10800104 	addi	r2,r2,4
    1cf4:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1cf8:	0005303a 	rdctl	r2,status
    1cfc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1d00:	e0fffc17 	ldw	r3,-16(fp)
    1d04:	00bfff84 	movi	r2,-2
    1d08:	1884703a 	and	r2,r3,r2
    1d0c:	1001703a 	wrctl	status,r2
  
  return context;
    1d10:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    1d14:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
    1d18:	0003a700 	call	3a70 <alt_tick>
    1d1c:	e0bffb17 	ldw	r2,-20(fp)
    1d20:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1d24:	e0bffd17 	ldw	r2,-12(fp)
    1d28:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    1d2c:	0001883a 	nop
    1d30:	e037883a 	mov	sp,fp
    1d34:	dfc00117 	ldw	ra,4(sp)
    1d38:	df000017 	ldw	fp,0(sp)
    1d3c:	dec00204 	addi	sp,sp,8
    1d40:	f800283a 	ret

00001d44 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    1d44:	defff904 	addi	sp,sp,-28
    1d48:	dfc00615 	stw	ra,24(sp)
    1d4c:	df000515 	stw	fp,20(sp)
    1d50:	df000504 	addi	fp,sp,20
    1d54:	e13ffc15 	stw	r4,-16(fp)
    1d58:	e17ffd15 	stw	r5,-12(fp)
    1d5c:	e1bffe15 	stw	r6,-8(fp)
    1d60:	e1ffff15 	stw	r7,-4(fp)
    1d64:	e0bfff17 	ldw	r2,-4(fp)
    1d68:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    1d6c:	00800034 	movhi	r2,0
    1d70:	109de004 	addi	r2,r2,30592
    1d74:	10800017 	ldw	r2,0(r2)
    1d78:	1000041e 	bne	r2,zero,1d8c <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
    1d7c:	00800034 	movhi	r2,0
    1d80:	109de004 	addi	r2,r2,30592
    1d84:	e0fffb17 	ldw	r3,-20(fp)
    1d88:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    1d8c:	e0bffc17 	ldw	r2,-16(fp)
    1d90:	10800104 	addi	r2,r2,4
    1d94:	00c001c4 	movi	r3,7
    1d98:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
    1d9c:	01800034 	movhi	r6,0
    1da0:	31873204 	addi	r6,r6,7368
    1da4:	e17ffc17 	ldw	r5,-16(fp)
    1da8:	e13ffe17 	ldw	r4,-8(fp)
    1dac:	0000bac0 	call	bac <alt_irq_register>
#endif  
}
    1db0:	0001883a 	nop
    1db4:	e037883a 	mov	sp,fp
    1db8:	dfc00117 	ldw	ra,4(sp)
    1dbc:	df000017 	ldw	fp,0(sp)
    1dc0:	dec00204 	addi	sp,sp,8
    1dc4:	f800283a 	ret

00001dc8 <get_DDRAM_addr>:
 * @sa the datasheet for the LCD Display Controller on the DE2 Board
 * @note the function requires that the input are in the valid range
 *
 **/
unsigned char get_DDRAM_addr(unsigned x_pos, unsigned y_pos)
{
    1dc8:	defffc04 	addi	sp,sp,-16
    1dcc:	df000315 	stw	fp,12(sp)
    1dd0:	df000304 	addi	fp,sp,12
    1dd4:	e13ffe15 	stw	r4,-8(fp)
    1dd8:	e17fff15 	stw	r5,-4(fp)
	//assume valid inputs
	unsigned char addr = 0x00000000;
    1ddc:	e03ffd05 	stb	zero,-12(fp)
	if (y_pos == 0)
    1de0:	e0bfff17 	ldw	r2,-4(fp)
    1de4:	1000061e 	bne	r2,zero,1e00 <get_DDRAM_addr+0x38>
	{
		addr |= x_pos;
    1de8:	e0bffe17 	ldw	r2,-8(fp)
    1dec:	1007883a 	mov	r3,r2
    1df0:	e0bffd03 	ldbu	r2,-12(fp)
    1df4:	1884b03a 	or	r2,r3,r2
    1df8:	e0bffd05 	stb	r2,-12(fp)
    1dfc:	00000806 	br	1e20 <get_DDRAM_addr+0x58>
	}
	else
	{
		addr |= x_pos;
    1e00:	e0bffe17 	ldw	r2,-8(fp)
    1e04:	1007883a 	mov	r3,r2
    1e08:	e0bffd03 	ldbu	r2,-12(fp)
    1e0c:	1884b03a 	or	r2,r3,r2
    1e10:	e0bffd05 	stb	r2,-12(fp)
		addr |= 0x00000040;
    1e14:	e0bffd03 	ldbu	r2,-12(fp)
    1e18:	10801014 	ori	r2,r2,64
    1e1c:	e0bffd05 	stb	r2,-12(fp)
	}
	// b_7 is always 1 for DDRAM address, see datasheet
	return (addr | 0x00000080);
    1e20:	e0fffd03 	ldbu	r3,-12(fp)
    1e24:	00bfe004 	movi	r2,-128
    1e28:	1884b03a 	or	r2,r3,r2
}
    1e2c:	e037883a 	mov	sp,fp
    1e30:	df000017 	ldw	fp,0(sp)
    1e34:	dec00104 	addi	sp,sp,4
    1e38:	f800283a 	ret

00001e3c <alt_up_character_lcd_send_cmd>:
 * @param cmd -- the command bits 
 *
 * @return nothing
 **/
void alt_up_character_lcd_send_cmd(alt_up_character_lcd_dev *lcd, unsigned char cmd)
{
    1e3c:	defffd04 	addi	sp,sp,-12
    1e40:	df000215 	stw	fp,8(sp)
    1e44:	df000204 	addi	fp,sp,8
    1e48:	e13ffe15 	stw	r4,-8(fp)
    1e4c:	2805883a 	mov	r2,r5
    1e50:	e0bfff05 	stb	r2,-4(fp)
 	// NOTE: We use the term Instruction Register and Control Register interchangeably
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, cmd);
    1e54:	e0bffe17 	ldw	r2,-8(fp)
    1e58:	10800a17 	ldw	r2,40(r2)
    1e5c:	1007883a 	mov	r3,r2
    1e60:	e0bfff03 	ldbu	r2,-4(fp)
    1e64:	18800025 	stbio	r2,0(r3)
}
    1e68:	0001883a 	nop
    1e6c:	e037883a 	mov	sp,fp
    1e70:	df000017 	ldw	fp,0(sp)
    1e74:	dec00104 	addi	sp,sp,4
    1e78:	f800283a 	ret

00001e7c <alt_up_character_lcd_init>:
 * file for a detailed description of each function
 */
////////////////////////////////////////////////////////////////////////////

void alt_up_character_lcd_init(alt_up_character_lcd_dev *lcd)
{
    1e7c:	defffe04 	addi	sp,sp,-8
    1e80:	df000115 	stw	fp,4(sp)
    1e84:	df000104 	addi	fp,sp,4
    1e88:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, ALT_UP_CHARACTER_LCD_COMM_CLEAR_DISPLAY);
    1e8c:	e0bfff17 	ldw	r2,-4(fp)
    1e90:	10800a17 	ldw	r2,40(r2)
    1e94:	1007883a 	mov	r3,r2
    1e98:	00800044 	movi	r2,1
    1e9c:	18800025 	stbio	r2,0(r3)
	// register the device 
	// see "Developing Device Drivers for the HAL" in "Nios II Software Developer's Handbook"
}
    1ea0:	0001883a 	nop
    1ea4:	e037883a 	mov	sp,fp
    1ea8:	df000017 	ldw	fp,0(sp)
    1eac:	dec00104 	addi	sp,sp,4
    1eb0:	f800283a 	ret

00001eb4 <alt_up_character_lcd_open_dev>:

alt_up_character_lcd_dev* alt_up_character_lcd_open_dev(const char* name)
{
    1eb4:	defffc04 	addi	sp,sp,-16
    1eb8:	dfc00315 	stw	ra,12(sp)
    1ebc:	df000215 	stw	fp,8(sp)
    1ec0:	df000204 	addi	fp,sp,8
    1ec4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_character_lcd_dev *dev = (alt_up_character_lcd_dev*)alt_find_dev(name, &alt_dev_list);
    1ec8:	01400034 	movhi	r5,0
    1ecc:	29576d04 	addi	r5,r5,23988
    1ed0:	e13fff17 	ldw	r4,-4(fp)
    1ed4:	00034f80 	call	34f8 <alt_find_dev>
    1ed8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    1edc:	e0bffe17 	ldw	r2,-8(fp)
}
    1ee0:	e037883a 	mov	sp,fp
    1ee4:	dfc00117 	ldw	ra,4(sp)
    1ee8:	df000017 	ldw	fp,0(sp)
    1eec:	dec00204 	addi	sp,sp,8
    1ef0:	f800283a 	ret

00001ef4 <alt_up_character_lcd_write>:

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
    1ef4:	defffb04 	addi	sp,sp,-20
    1ef8:	df000415 	stw	fp,16(sp)
    1efc:	df000404 	addi	fp,sp,16
    1f00:	e13ffd15 	stw	r4,-12(fp)
    1f04:	e17ffe15 	stw	r5,-8(fp)
    1f08:	e1bfff15 	stw	r6,-4(fp)
	unsigned int i;
	for (i = 0; i < len; i++)
    1f0c:	e03ffc15 	stw	zero,-16(fp)
    1f10:	00000f06 	br	1f50 <alt_up_character_lcd_write+0x5c>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr+i));
    1f14:	e0bffd17 	ldw	r2,-12(fp)
    1f18:	10800a17 	ldw	r2,40(r2)
    1f1c:	10800044 	addi	r2,r2,1
    1f20:	1009883a 	mov	r4,r2
    1f24:	e0fffe17 	ldw	r3,-8(fp)
    1f28:	e0bffc17 	ldw	r2,-16(fp)
    1f2c:	1885883a 	add	r2,r3,r2
    1f30:	10800003 	ldbu	r2,0(r2)
    1f34:	10803fcc 	andi	r2,r2,255
    1f38:	1080201c 	xori	r2,r2,128
    1f3c:	10bfe004 	addi	r2,r2,-128
    1f40:	20800025 	stbio	r2,0(r4)
}

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
	unsigned int i;
	for (i = 0; i < len; i++)
    1f44:	e0bffc17 	ldw	r2,-16(fp)
    1f48:	10800044 	addi	r2,r2,1
    1f4c:	e0bffc15 	stw	r2,-16(fp)
    1f50:	e0fffc17 	ldw	r3,-16(fp)
    1f54:	e0bfff17 	ldw	r2,-4(fp)
    1f58:	18bfee36 	bltu	r3,r2,1f14 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001f14>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr+i));
	}
}
    1f5c:	0001883a 	nop
    1f60:	e037883a 	mov	sp,fp
    1f64:	df000017 	ldw	fp,0(sp)
    1f68:	dec00104 	addi	sp,sp,4
    1f6c:	f800283a 	ret

00001f70 <alt_up_character_lcd_string>:

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
    1f70:	defffd04 	addi	sp,sp,-12
    1f74:	df000215 	stw	fp,8(sp)
    1f78:	df000204 	addi	fp,sp,8
    1f7c:	e13ffe15 	stw	r4,-8(fp)
    1f80:	e17fff15 	stw	r5,-4(fp)
	while ( *ptr )
    1f84:	00000d06 	br	1fbc <alt_up_character_lcd_string+0x4c>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr));
    1f88:	e0bffe17 	ldw	r2,-8(fp)
    1f8c:	10800a17 	ldw	r2,40(r2)
    1f90:	10800044 	addi	r2,r2,1
    1f94:	1007883a 	mov	r3,r2
    1f98:	e0bfff17 	ldw	r2,-4(fp)
    1f9c:	10800003 	ldbu	r2,0(r2)
    1fa0:	10803fcc 	andi	r2,r2,255
    1fa4:	1080201c 	xori	r2,r2,128
    1fa8:	10bfe004 	addi	r2,r2,-128
    1fac:	18800025 	stbio	r2,0(r3)
		++ptr;
    1fb0:	e0bfff17 	ldw	r2,-4(fp)
    1fb4:	10800044 	addi	r2,r2,1
    1fb8:	e0bfff15 	stw	r2,-4(fp)
	}
}

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
	while ( *ptr )
    1fbc:	e0bfff17 	ldw	r2,-4(fp)
    1fc0:	10800003 	ldbu	r2,0(r2)
    1fc4:	10803fcc 	andi	r2,r2,255
    1fc8:	1080201c 	xori	r2,r2,128
    1fcc:	10bfe004 	addi	r2,r2,-128
    1fd0:	103fed1e 	bne	r2,zero,1f88 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7001f88>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr));
		++ptr;
	}
}
    1fd4:	0001883a 	nop
    1fd8:	e037883a 	mov	sp,fp
    1fdc:	df000017 	ldw	fp,0(sp)
    1fe0:	dec00104 	addi	sp,sp,4
    1fe4:	f800283a 	ret

00001fe8 <alt_up_character_lcd_write_fd>:

// this function isn't used, and is included for future upgrades
int alt_up_character_lcd_write_fd(alt_fd *fd, const char *ptr, int len)
{
    1fe8:	defffb04 	addi	sp,sp,-20
    1fec:	dfc00415 	stw	ra,16(sp)
    1ff0:	df000315 	stw	fp,12(sp)
    1ff4:	df000304 	addi	fp,sp,12
    1ff8:	e13ffd15 	stw	r4,-12(fp)
    1ffc:	e17ffe15 	stw	r5,-8(fp)
    2000:	e1bfff15 	stw	r6,-4(fp)
	alt_up_character_lcd_write( (alt_up_character_lcd_dev *) fd->dev, ptr, (unsigned int) len);
    2004:	e0bffd17 	ldw	r2,-12(fp)
    2008:	10800017 	ldw	r2,0(r2)
    200c:	e0ffff17 	ldw	r3,-4(fp)
    2010:	180d883a 	mov	r6,r3
    2014:	e17ffe17 	ldw	r5,-8(fp)
    2018:	1009883a 	mov	r4,r2
    201c:	0001ef40 	call	1ef4 <alt_up_character_lcd_write>
	return 0;
    2020:	0005883a 	mov	r2,zero
}
    2024:	e037883a 	mov	sp,fp
    2028:	dfc00117 	ldw	ra,4(sp)
    202c:	df000017 	ldw	fp,0(sp)
    2030:	dec00204 	addi	sp,sp,8
    2034:	f800283a 	ret

00002038 <alt_up_character_lcd_set_cursor_pos>:

int alt_up_character_lcd_set_cursor_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, 
	 unsigned y_pos)
{
    2038:	defffa04 	addi	sp,sp,-24
    203c:	dfc00515 	stw	ra,20(sp)
    2040:	df000415 	stw	fp,16(sp)
    2044:	df000404 	addi	fp,sp,16
    2048:	e13ffd15 	stw	r4,-12(fp)
    204c:	e17ffe15 	stw	r5,-8(fp)
    2050:	e1bfff15 	stw	r6,-4(fp)
	//boundary check
	if (x_pos > 39 || y_pos > 1 )
    2054:	e0bffe17 	ldw	r2,-8(fp)
    2058:	10800a28 	cmpgeui	r2,r2,40
    205c:	1000031e 	bne	r2,zero,206c <alt_up_character_lcd_set_cursor_pos+0x34>
    2060:	e0bfff17 	ldw	r2,-4(fp)
    2064:	108000b0 	cmpltui	r2,r2,2
    2068:	1000021e 	bne	r2,zero,2074 <alt_up_character_lcd_set_cursor_pos+0x3c>
		// invalid argument
		return -1;
    206c:	00bfffc4 	movi	r2,-1
    2070:	00000906 	br	2098 <alt_up_character_lcd_set_cursor_pos+0x60>
	// calculate address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
    2074:	e17fff17 	ldw	r5,-4(fp)
    2078:	e13ffe17 	ldw	r4,-8(fp)
    207c:	0001dc80 	call	1dc8 <get_DDRAM_addr>
    2080:	e0bffc05 	stb	r2,-16(fp)
	// set the cursor
	alt_up_character_lcd_send_cmd(lcd, addr);
    2084:	e0bffc03 	ldbu	r2,-16(fp)
    2088:	100b883a 	mov	r5,r2
    208c:	e13ffd17 	ldw	r4,-12(fp)
    2090:	0001e3c0 	call	1e3c <alt_up_character_lcd_send_cmd>
	return 0;
    2094:	0005883a 	mov	r2,zero
}
    2098:	e037883a 	mov	sp,fp
    209c:	dfc00117 	ldw	ra,4(sp)
    20a0:	df000017 	ldw	fp,0(sp)
    20a4:	dec00204 	addi	sp,sp,8
    20a8:	f800283a 	ret

000020ac <alt_up_character_lcd_shift_cursor>:

void alt_up_character_lcd_shift_cursor(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
    20ac:	defffb04 	addi	sp,sp,-20
    20b0:	dfc00415 	stw	ra,16(sp)
    20b4:	df000315 	stw	fp,12(sp)
    20b8:	df000304 	addi	fp,sp,12
    20bc:	e13ffe15 	stw	r4,-8(fp)
    20c0:	e17fff15 	stw	r5,-4(fp)
	if (x_right_shift_offset == 0) 
    20c4:	e0bfff17 	ldw	r2,-4(fp)
    20c8:	10001526 	beq	r2,zero,2120 <alt_up_character_lcd_shift_cursor+0x74>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
    20cc:	e0bfff17 	ldw	r2,-4(fp)
    20d0:	0080020e 	bge	zero,r2,20dc <alt_up_character_lcd_shift_cursor+0x30>
    20d4:	00800504 	movi	r2,20
    20d8:	00000106 	br	20e0 <alt_up_character_lcd_shift_cursor+0x34>
    20dc:	00800404 	movi	r2,16
    20e0:	e0bffd45 	stb	r2,-11(fp)
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
    20e4:	e0bfff17 	ldw	r2,-4(fp)
    20e8:	1000010e 	bge	r2,zero,20f0 <alt_up_character_lcd_shift_cursor+0x44>
    20ec:	0085c83a 	sub	r2,zero,r2
    20f0:	e0bffd05 	stb	r2,-12(fp)
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    20f4:	00000406 	br	2108 <alt_up_character_lcd_shift_cursor+0x5c>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
    20f8:	e0bffd43 	ldbu	r2,-11(fp)
    20fc:	100b883a 	mov	r5,r2
    2100:	e13ffe17 	ldw	r4,-8(fp)
    2104:	0001e3c0 	call	1e3c <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    2108:	e0bffd03 	ldbu	r2,-12(fp)
    210c:	10ffffc4 	addi	r3,r2,-1
    2110:	e0fffd05 	stb	r3,-12(fp)
    2114:	10803fcc 	andi	r2,r2,255
    2118:	103ff71e 	bne	r2,zero,20f8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70020f8>
    211c:	00000106 	br	2124 <alt_up_character_lcd_shift_cursor+0x78>

void alt_up_character_lcd_shift_cursor(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
	if (x_right_shift_offset == 0) 
		// don't ask me to do nothing 
		return;
    2120:	0001883a 	nop
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
    2124:	e037883a 	mov	sp,fp
    2128:	dfc00117 	ldw	ra,4(sp)
    212c:	df000017 	ldw	fp,0(sp)
    2130:	dec00204 	addi	sp,sp,8
    2134:	f800283a 	ret

00002138 <alt_up_character_lcd_shift_display>:

void alt_up_character_lcd_shift_display(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
    2138:	defffb04 	addi	sp,sp,-20
    213c:	dfc00415 	stw	ra,16(sp)
    2140:	df000315 	stw	fp,12(sp)
    2144:	df000304 	addi	fp,sp,12
    2148:	e13ffe15 	stw	r4,-8(fp)
    214c:	e17fff15 	stw	r5,-4(fp)
	if (x_right_shift_offset == 0) 
    2150:	e0bfff17 	ldw	r2,-4(fp)
    2154:	10001526 	beq	r2,zero,21ac <alt_up_character_lcd_shift_display+0x74>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
    2158:	e0bfff17 	ldw	r2,-4(fp)
    215c:	0080020e 	bge	zero,r2,2168 <alt_up_character_lcd_shift_display+0x30>
    2160:	00800704 	movi	r2,28
    2164:	00000106 	br	216c <alt_up_character_lcd_shift_display+0x34>
    2168:	00800604 	movi	r2,24
    216c:	e0bffd45 	stb	r2,-11(fp)
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
    2170:	e0bfff17 	ldw	r2,-4(fp)
    2174:	1000010e 	bge	r2,zero,217c <alt_up_character_lcd_shift_display+0x44>
    2178:	0085c83a 	sub	r2,zero,r2
    217c:	e0bffd05 	stb	r2,-12(fp)
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    2180:	00000406 	br	2194 <alt_up_character_lcd_shift_display+0x5c>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
    2184:	e0bffd43 	ldbu	r2,-11(fp)
    2188:	100b883a 	mov	r5,r2
    218c:	e13ffe17 	ldw	r4,-8(fp)
    2190:	0001e3c0 	call	1e3c <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
    2194:	e0bffd03 	ldbu	r2,-12(fp)
    2198:	10ffffc4 	addi	r3,r2,-1
    219c:	e0fffd05 	stb	r3,-12(fp)
    21a0:	10803fcc 	andi	r2,r2,255
    21a4:	103ff71e 	bne	r2,zero,2184 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002184>
    21a8:	00000106 	br	21b0 <alt_up_character_lcd_shift_display+0x78>

void alt_up_character_lcd_shift_display(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
	if (x_right_shift_offset == 0) 
		// don't ask me to do nothing 
		return;
    21ac:	0001883a 	nop
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
    21b0:	e037883a 	mov	sp,fp
    21b4:	dfc00117 	ldw	ra,4(sp)
    21b8:	df000017 	ldw	fp,0(sp)
    21bc:	dec00204 	addi	sp,sp,8
    21c0:	f800283a 	ret

000021c4 <alt_up_character_lcd_erase_pos>:

int alt_up_character_lcd_erase_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, unsigned y_pos)
{
    21c4:	defffa04 	addi	sp,sp,-24
    21c8:	dfc00515 	stw	ra,20(sp)
    21cc:	df000415 	stw	fp,16(sp)
    21d0:	df000404 	addi	fp,sp,16
    21d4:	e13ffd15 	stw	r4,-12(fp)
    21d8:	e17ffe15 	stw	r5,-8(fp)
    21dc:	e1bfff15 	stw	r6,-4(fp)
	// boundary check
	if (x_pos > 39 || y_pos > 1 )
    21e0:	e0bffe17 	ldw	r2,-8(fp)
    21e4:	10800a28 	cmpgeui	r2,r2,40
    21e8:	1000031e 	bne	r2,zero,21f8 <alt_up_character_lcd_erase_pos+0x34>
    21ec:	e0bfff17 	ldw	r2,-4(fp)
    21f0:	108000b0 	cmpltui	r2,r2,2
    21f4:	1000021e 	bne	r2,zero,2200 <alt_up_character_lcd_erase_pos+0x3c>
		return -1;
    21f8:	00bfffc4 	movi	r2,-1
    21fc:	00000f06 	br	223c <alt_up_character_lcd_erase_pos+0x78>

	// get address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
    2200:	e17fff17 	ldw	r5,-4(fp)
    2204:	e13ffe17 	ldw	r4,-8(fp)
    2208:	0001dc80 	call	1dc8 <get_DDRAM_addr>
    220c:	e0bffc05 	stb	r2,-16(fp)
	// set cursor to dest point
	alt_up_character_lcd_send_cmd(lcd, addr);
    2210:	e0bffc03 	ldbu	r2,-16(fp)
    2214:	100b883a 	mov	r5,r2
    2218:	e13ffd17 	ldw	r4,-12(fp)
    221c:	0001e3c0 	call	1e3c <alt_up_character_lcd_send_cmd>
	//send an empty char as erase (refer to the Character Generator ROM part of the Datasheet)
	IOWR_ALT_UP_CHARACTER_LCD_DATA(lcd->base, (0x00000002) );
    2220:	e0bffd17 	ldw	r2,-12(fp)
    2224:	10800a17 	ldw	r2,40(r2)
    2228:	10800044 	addi	r2,r2,1
    222c:	1007883a 	mov	r3,r2
    2230:	00800084 	movi	r2,2
    2234:	18800025 	stbio	r2,0(r3)
	return 0;
    2238:	0005883a 	mov	r2,zero
}
    223c:	e037883a 	mov	sp,fp
    2240:	dfc00117 	ldw	ra,4(sp)
    2244:	df000017 	ldw	fp,0(sp)
    2248:	dec00204 	addi	sp,sp,8
    224c:	f800283a 	ret

00002250 <alt_up_character_lcd_cursor_off>:

void alt_up_character_lcd_cursor_off(alt_up_character_lcd_dev *lcd)
{
    2250:	defffd04 	addi	sp,sp,-12
    2254:	dfc00215 	stw	ra,8(sp)
    2258:	df000115 	stw	fp,4(sp)
    225c:	df000104 	addi	fp,sp,4
    2260:	e13fff15 	stw	r4,-4(fp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_OFF);
    2264:	01400304 	movi	r5,12
    2268:	e13fff17 	ldw	r4,-4(fp)
    226c:	0001e3c0 	call	1e3c <alt_up_character_lcd_send_cmd>
}
    2270:	0001883a 	nop
    2274:	e037883a 	mov	sp,fp
    2278:	dfc00117 	ldw	ra,4(sp)
    227c:	df000017 	ldw	fp,0(sp)
    2280:	dec00204 	addi	sp,sp,8
    2284:	f800283a 	ret

00002288 <alt_up_character_lcd_cursor_blink_on>:

void alt_up_character_lcd_cursor_blink_on(alt_up_character_lcd_dev *lcd)
{
    2288:	defffd04 	addi	sp,sp,-12
    228c:	dfc00215 	stw	ra,8(sp)
    2290:	df000115 	stw	fp,4(sp)
    2294:	df000104 	addi	fp,sp,4
    2298:	e13fff15 	stw	r4,-4(fp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_BLINK_ON);
    229c:	014003c4 	movi	r5,15
    22a0:	e13fff17 	ldw	r4,-4(fp)
    22a4:	0001e3c0 	call	1e3c <alt_up_character_lcd_send_cmd>
}
    22a8:	0001883a 	nop
    22ac:	e037883a 	mov	sp,fp
    22b0:	dfc00117 	ldw	ra,4(sp)
    22b4:	df000017 	ldw	fp,0(sp)
    22b8:	dec00204 	addi	sp,sp,8
    22bc:	f800283a 	ret

000022c0 <alt_up_irda_enable_read_interrupt>:
#include "altera_up_avalon_irda.h"
#include "altera_up_avalon_irda_regs.h"


void alt_up_irda_enable_read_interrupt(alt_up_irda_dev *irda)
{
    22c0:	defffd04 	addi	sp,sp,-12
    22c4:	df000215 	stw	fp,8(sp)
    22c8:	df000204 	addi	fp,sp,8
    22cc:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
    22d0:	e0bfff17 	ldw	r2,-4(fp)
    22d4:	10800a17 	ldw	r2,40(r2)
    22d8:	10800104 	addi	r2,r2,4
    22dc:	10800037 	ldwio	r2,0(r2)
    22e0:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_IRDA_CONTROL_RE_MSK;
    22e4:	e0bffe17 	ldw	r2,-8(fp)
    22e8:	10800054 	ori	r2,r2,1
    22ec:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_IRDA_CONTROL(irda->base, ctrl_reg);
    22f0:	e0bfff17 	ldw	r2,-4(fp)
    22f4:	10800a17 	ldw	r2,40(r2)
    22f8:	10800104 	addi	r2,r2,4
    22fc:	1007883a 	mov	r3,r2
    2300:	e0bffe17 	ldw	r2,-8(fp)
    2304:	18800035 	stwio	r2,0(r3)
}
    2308:	0001883a 	nop
    230c:	e037883a 	mov	sp,fp
    2310:	df000017 	ldw	fp,0(sp)
    2314:	dec00104 	addi	sp,sp,4
    2318:	f800283a 	ret

0000231c <alt_up_irda_disable_read_interrupt>:

void alt_up_irda_disable_read_interrupt(alt_up_irda_dev *irda)
{
    231c:	defffd04 	addi	sp,sp,-12
    2320:	df000215 	stw	fp,8(sp)
    2324:	df000204 	addi	fp,sp,8
    2328:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
    232c:	e0bfff17 	ldw	r2,-4(fp)
    2330:	10800a17 	ldw	r2,40(r2)
    2334:	10800104 	addi	r2,r2,4
    2338:	10800037 	ldwio	r2,0(r2)
    233c:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_IRDA_CONTROL_RE_MSK;
    2340:	e0fffe17 	ldw	r3,-8(fp)
    2344:	00bfff84 	movi	r2,-2
    2348:	1884703a 	and	r2,r3,r2
    234c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_IRDA_CONTROL(irda->base, ctrl_reg);
    2350:	e0bfff17 	ldw	r2,-4(fp)
    2354:	10800a17 	ldw	r2,40(r2)
    2358:	10800104 	addi	r2,r2,4
    235c:	1007883a 	mov	r3,r2
    2360:	e0bffe17 	ldw	r2,-8(fp)
    2364:	18800035 	stwio	r2,0(r3)
}
    2368:	0001883a 	nop
    236c:	e037883a 	mov	sp,fp
    2370:	df000017 	ldw	fp,0(sp)
    2374:	dec00104 	addi	sp,sp,4
    2378:	f800283a 	ret

0000237c <alt_up_irda_get_used_space_in_read_FIFO>:

unsigned alt_up_irda_get_used_space_in_read_FIFO(alt_up_irda_dev *irda)
{
    237c:	defffd04 	addi	sp,sp,-12
    2380:	df000215 	stw	fp,8(sp)
    2384:	df000204 	addi	fp,sp,8
    2388:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = 0;
    238c:	e03ffe0d 	sth	zero,-8(fp)
	// we can only read the 16 bits for RAVAIL --- a read of DATA will discard the data
//	ravail = IORD_16DIRECT(IOADDR_ALT_UP_IRDA_DATA(irda->base), 2); 
//	return ravail;
	ravail = IORD_ALT_UP_IRDA_RAVAIL(irda->base); 
    2390:	e0bfff17 	ldw	r2,-4(fp)
    2394:	10800a17 	ldw	r2,40(r2)
    2398:	10800084 	addi	r2,r2,2
    239c:	1080002b 	ldhuio	r2,0(r2)
    23a0:	10bfffcc 	andi	r2,r2,65535
    23a4:	e0bffe0d 	sth	r2,-8(fp)
	return (ravail & ALT_UP_IRDA_RAVAIL_MSK) >> ALT_UP_IRDA_RAVAIL_OFST;
    23a8:	e0bffe0b 	ldhu	r2,-8(fp)
}
    23ac:	e037883a 	mov	sp,fp
    23b0:	df000017 	ldw	fp,0(sp)
    23b4:	dec00104 	addi	sp,sp,4
    23b8:	f800283a 	ret

000023bc <alt_up_irda_get_available_space_in_write_FIFO>:

unsigned alt_up_irda_get_available_space_in_write_FIFO(alt_up_irda_dev *irda)
{
    23bc:	defffd04 	addi	sp,sp,-12
    23c0:	df000215 	stw	fp,8(sp)
    23c4:	df000204 	addi	fp,sp,8
    23c8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
    23cc:	e0bfff17 	ldw	r2,-4(fp)
    23d0:	10800a17 	ldw	r2,40(r2)
    23d4:	10800104 	addi	r2,r2,4
    23d8:	10800037 	ldwio	r2,0(r2)
    23dc:	e0bffe15 	stw	r2,-8(fp)
	return (ctrl_reg & ALT_UP_IRDA_CONTROL_WSPACE_MSK) >> ALT_UP_IRDA_CONTROL_WSPACE_OFST;
    23e0:	e0bffe17 	ldw	r2,-8(fp)
    23e4:	1004d43a 	srli	r2,r2,16
}
    23e8:	e037883a 	mov	sp,fp
    23ec:	df000017 	ldw	fp,0(sp)
    23f0:	dec00104 	addi	sp,sp,4
    23f4:	f800283a 	ret

000023f8 <alt_up_irda_check_parity>:

int alt_up_irda_check_parity(alt_u32 data_reg)
{
    23f8:	defffd04 	addi	sp,sp,-12
    23fc:	df000215 	stw	fp,8(sp)
    2400:	df000204 	addi	fp,sp,8
    2404:	e13fff15 	stw	r4,-4(fp)
	unsigned parity_error = (data_reg & ALT_UP_IRDA_DATA_PE_MSK) >> ALT_UP_IRDA_DATA_PE_OFST;
    2408:	e0bfff17 	ldw	r2,-4(fp)
    240c:	1080800c 	andi	r2,r2,512
    2410:	1004d27a 	srli	r2,r2,9
    2414:	e0bffe15 	stw	r2,-8(fp)
	return (parity_error ? -1 : 0);
    2418:	e0bffe17 	ldw	r2,-8(fp)
    241c:	10000226 	beq	r2,zero,2428 <alt_up_irda_check_parity+0x30>
    2420:	00bfffc4 	movi	r2,-1
    2424:	00000106 	br	242c <alt_up_irda_check_parity+0x34>
    2428:	0005883a 	mov	r2,zero
}
    242c:	e037883a 	mov	sp,fp
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00104 	addi	sp,sp,4
    2438:	f800283a 	ret

0000243c <alt_up_irda_write_data>:

int alt_up_irda_write_data(alt_up_irda_dev *irda, alt_u8 data)
{
    243c:	defffd04 	addi	sp,sp,-12
    2440:	df000215 	stw	fp,8(sp)
    2444:	df000204 	addi	fp,sp,8
    2448:	e13ffe15 	stw	r4,-8(fp)
    244c:	2805883a 	mov	r2,r5
    2450:	e0bfff05 	stb	r2,-4(fp)
	data_reg = IORD_ALT_UP_IRDA_DATA(irda->base);
    */

	// we can write directly without thinking about other bit fields for this
	// case ONLY, because only DATA field of the data register is writable
	IOWR_ALT_UP_IRDA_DATA(irda->base, (data>>ALT_UP_IRDA_DATA_DATA_OFST) & ALT_UP_IRDA_DATA_DATA_MSK);
    2454:	e0bffe17 	ldw	r2,-8(fp)
    2458:	10800a17 	ldw	r2,40(r2)
    245c:	1007883a 	mov	r3,r2
    2460:	e0bfff03 	ldbu	r2,-4(fp)
    2464:	18800035 	stwio	r2,0(r3)
	return 0;
    2468:	0005883a 	mov	r2,zero
}
    246c:	e037883a 	mov	sp,fp
    2470:	df000017 	ldw	fp,0(sp)
    2474:	dec00104 	addi	sp,sp,4
    2478:	f800283a 	ret

0000247c <alt_up_irda_read_data>:

int alt_up_irda_read_data(alt_up_irda_dev *irda, alt_u8 *data, alt_u8 *parity_error)
{
    247c:	defffa04 	addi	sp,sp,-24
    2480:	dfc00515 	stw	ra,20(sp)
    2484:	df000415 	stw	fp,16(sp)
    2488:	df000404 	addi	fp,sp,16
    248c:	e13ffd15 	stw	r4,-12(fp)
    2490:	e17ffe15 	stw	r5,-8(fp)
    2494:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_IRDA_DATA(irda->base);
    2498:	e0bffd17 	ldw	r2,-12(fp)
    249c:	10800a17 	ldw	r2,40(r2)
    24a0:	10800037 	ldwio	r2,0(r2)
    24a4:	e0bffc15 	stw	r2,-16(fp)
	*data = (data_reg & ALT_UP_IRDA_DATA_DATA_MSK) >> ALT_UP_IRDA_DATA_DATA_OFST;
    24a8:	e0bffc17 	ldw	r2,-16(fp)
    24ac:	1007883a 	mov	r3,r2
    24b0:	e0bffe17 	ldw	r2,-8(fp)
    24b4:	10c00005 	stb	r3,0(r2)
	*parity_error = alt_up_irda_check_parity(data_reg);
    24b8:	e13ffc17 	ldw	r4,-16(fp)
    24bc:	00023f80 	call	23f8 <alt_up_irda_check_parity>
    24c0:	1007883a 	mov	r3,r2
    24c4:	e0bfff17 	ldw	r2,-4(fp)
    24c8:	10c00005 	stb	r3,0(r2)
	return (((data_reg & ALT_UP_IRDA_DATA_RVALID_MSK) >> ALT_UP_IRDA_DATA_RVALID_OFST) - 1);
    24cc:	e0bffc17 	ldw	r2,-16(fp)
    24d0:	10a0000c 	andi	r2,r2,32768
    24d4:	1004d3fa 	srli	r2,r2,15
    24d8:	10bfffc4 	addi	r2,r2,-1
}
    24dc:	e037883a 	mov	sp,fp
    24e0:	dfc00117 	ldw	ra,4(sp)
    24e4:	df000017 	ldw	fp,0(sp)
    24e8:	dec00204 	addi	sp,sp,8
    24ec:	f800283a 	ret

000024f0 <alt_up_irda_read_fd>:

int alt_up_irda_read_fd (alt_fd* fd, char* ptr, int len)
{
    24f0:	defff804 	addi	sp,sp,-32
    24f4:	dfc00715 	stw	ra,28(sp)
    24f8:	df000615 	stw	fp,24(sp)
    24fc:	df000604 	addi	fp,sp,24
    2500:	e13ffd15 	stw	r4,-12(fp)
    2504:	e17ffe15 	stw	r5,-8(fp)
    2508:	e1bfff15 	stw	r6,-4(fp)
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
    250c:	e0bffd17 	ldw	r2,-12(fp)
    2510:	10800017 	ldw	r2,0(r2)
    2514:	e0bffb15 	stw	r2,-20(fp)
	int count = 0;
    2518:	e03ffa15 	stw	zero,-24(fp)
	alt_u8 parity_error;
	while(len--)
    251c:	00000c06 	br	2550 <alt_up_irda_read_fd+0x60>
	{
		if (alt_up_irda_read_data(irda, (alt_u8 *)ptr++, &parity_error)==0)
    2520:	e0bffe17 	ldw	r2,-8(fp)
    2524:	10c00044 	addi	r3,r2,1
    2528:	e0fffe15 	stw	r3,-8(fp)
    252c:	e0fffc04 	addi	r3,fp,-16
    2530:	180d883a 	mov	r6,r3
    2534:	100b883a 	mov	r5,r2
    2538:	e13ffb17 	ldw	r4,-20(fp)
    253c:	000247c0 	call	247c <alt_up_irda_read_data>
    2540:	1000081e 	bne	r2,zero,2564 <alt_up_irda_read_fd+0x74>
			count++;
    2544:	e0bffa17 	ldw	r2,-24(fp)
    2548:	10800044 	addi	r2,r2,1
    254c:	e0bffa15 	stw	r2,-24(fp)
int alt_up_irda_read_fd (alt_fd* fd, char* ptr, int len)
{
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
	int count = 0;
	alt_u8 parity_error;
	while(len--)
    2550:	e0bfff17 	ldw	r2,-4(fp)
    2554:	10ffffc4 	addi	r3,r2,-1
    2558:	e0ffff15 	stw	r3,-4(fp)
    255c:	103ff01e 	bne	r2,zero,2520 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002520>
    2560:	00000106 	br	2568 <alt_up_irda_read_fd+0x78>
	{
		if (alt_up_irda_read_data(irda, (alt_u8 *)ptr++, &parity_error)==0)
			count++;
		else
			break;
    2564:	0001883a 	nop
	}
	return count;
    2568:	e0bffa17 	ldw	r2,-24(fp)
}
    256c:	e037883a 	mov	sp,fp
    2570:	dfc00117 	ldw	ra,4(sp)
    2574:	df000017 	ldw	fp,0(sp)
    2578:	dec00204 	addi	sp,sp,8
    257c:	f800283a 	ret

00002580 <alt_up_irda_write_fd>:

int alt_up_irda_write_fd (alt_fd* fd, const char* ptr, int len)
{
    2580:	defff904 	addi	sp,sp,-28
    2584:	dfc00615 	stw	ra,24(sp)
    2588:	df000515 	stw	fp,20(sp)
    258c:	df000504 	addi	fp,sp,20
    2590:	e13ffd15 	stw	r4,-12(fp)
    2594:	e17ffe15 	stw	r5,-8(fp)
    2598:	e1bfff15 	stw	r6,-4(fp)
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
    259c:	e0bffd17 	ldw	r2,-12(fp)
    25a0:	10800017 	ldw	r2,0(r2)
    25a4:	e0bffc15 	stw	r2,-16(fp)
	int count = 0;
    25a8:	e03ffb15 	stw	zero,-20(fp)
	while(len--)
    25ac:	00000c06 	br	25e0 <alt_up_irda_write_fd+0x60>
	{
		if (alt_up_irda_write_data(irda, (alt_u8) *ptr++)==0)
    25b0:	e0bffe17 	ldw	r2,-8(fp)
    25b4:	10c00044 	addi	r3,r2,1
    25b8:	e0fffe15 	stw	r3,-8(fp)
    25bc:	10800003 	ldbu	r2,0(r2)
    25c0:	10803fcc 	andi	r2,r2,255
    25c4:	100b883a 	mov	r5,r2
    25c8:	e13ffc17 	ldw	r4,-16(fp)
    25cc:	000243c0 	call	243c <alt_up_irda_write_data>
    25d0:	1000081e 	bne	r2,zero,25f4 <alt_up_irda_write_fd+0x74>
			count++;
    25d4:	e0bffb17 	ldw	r2,-20(fp)
    25d8:	10800044 	addi	r2,r2,1
    25dc:	e0bffb15 	stw	r2,-20(fp)

int alt_up_irda_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
	int count = 0;
	while(len--)
    25e0:	e0bfff17 	ldw	r2,-4(fp)
    25e4:	10ffffc4 	addi	r3,r2,-1
    25e8:	e0ffff15 	stw	r3,-4(fp)
    25ec:	103ff01e 	bne	r2,zero,25b0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70025b0>
    25f0:	00000106 	br	25f8 <alt_up_irda_write_fd+0x78>
	{
		if (alt_up_irda_write_data(irda, (alt_u8) *ptr++)==0)
			count++;
		else
			break;
    25f4:	0001883a 	nop
	}
	return count;
    25f8:	e0bffb17 	ldw	r2,-20(fp)
}
    25fc:	e037883a 	mov	sp,fp
    2600:	dfc00117 	ldw	ra,4(sp)
    2604:	df000017 	ldw	fp,0(sp)
    2608:	dec00204 	addi	sp,sp,8
    260c:	f800283a 	ret

00002610 <alt_up_irda_open_dev>:

alt_up_irda_dev* alt_up_irda_open_dev(const char* name)
{
    2610:	defffc04 	addi	sp,sp,-16
    2614:	dfc00315 	stw	ra,12(sp)
    2618:	df000215 	stw	fp,8(sp)
    261c:	df000204 	addi	fp,sp,8
    2620:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_irda_dev *dev = (alt_up_irda_dev*)alt_find_dev(name, &alt_dev_list);
    2624:	01400034 	movhi	r5,0
    2628:	29576d04 	addi	r5,r5,23988
    262c:	e13fff17 	ldw	r4,-4(fp)
    2630:	00034f80 	call	34f8 <alt_find_dev>
    2634:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    2638:	e0bffe17 	ldw	r2,-8(fp)
}
    263c:	e037883a 	mov	sp,fp
    2640:	dfc00117 	ldw	ra,4(sp)
    2644:	df000017 	ldw	fp,0(sp)
    2648:	dec00204 	addi	sp,sp,8
    264c:	f800283a 	ret

00002650 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
    2650:	defffd04 	addi	sp,sp,-12
    2654:	df000215 	stw	fp,8(sp)
    2658:	df000204 	addi	fp,sp,8
    265c:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
    2660:	e0bfff17 	ldw	r2,-4(fp)
    2664:	1080400c 	andi	r2,r2,256
    2668:	1004d23a 	srli	r2,r2,8
    266c:	e0bffe05 	stb	r2,-8(fp)
	return ri;
    2670:	e0bffe03 	ldbu	r2,-8(fp)
}
    2674:	e037883a 	mov	sp,fp
    2678:	df000017 	ldw	fp,0(sp)
    267c:	dec00104 	addi	sp,sp,4
    2680:	f800283a 	ret

00002684 <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
    2684:	defffd04 	addi	sp,sp,-12
    2688:	df000215 	stw	fp,8(sp)
    268c:	df000204 	addi	fp,sp,8
    2690:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
    2694:	e0bfff17 	ldw	r2,-4(fp)
    2698:	1080004c 	andi	r2,r2,1
    269c:	e0bffe05 	stb	r2,-8(fp)
	return re;
    26a0:	e0bffe03 	ldbu	r2,-8(fp)
}
    26a4:	e037883a 	mov	sp,fp
    26a8:	df000017 	ldw	fp,0(sp)
    26ac:	dec00104 	addi	sp,sp,4
    26b0:	f800283a 	ret

000026b4 <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
    26b4:	defffd04 	addi	sp,sp,-12
    26b8:	df000215 	stw	fp,8(sp)
    26bc:	df000204 	addi	fp,sp,8
    26c0:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
    26c4:	e0bfff17 	ldw	r2,-4(fp)
    26c8:	1081000c 	andi	r2,r2,1024
    26cc:	1004d2ba 	srli	r2,r2,10
    26d0:	e0bffe05 	stb	r2,-8(fp)
	return re;
    26d4:	e0bffe03 	ldbu	r2,-8(fp)
}
    26d8:	e037883a 	mov	sp,fp
    26dc:	df000017 	ldw	fp,0(sp)
    26e0:	dec00104 	addi	sp,sp,4
    26e4:	f800283a 	ret

000026e8 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
    26e8:	defffd04 	addi	sp,sp,-12
    26ec:	df000215 	stw	fp,8(sp)
    26f0:	df000204 	addi	fp,sp,8
    26f4:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
    26f8:	e0bfff17 	ldw	r2,-4(fp)
    26fc:	1004d43a 	srli	r2,r2,16
    2700:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
    2704:	e0bffe0b 	ldhu	r2,-8(fp)
}
    2708:	e037883a 	mov	sp,fp
    270c:	df000017 	ldw	fp,0(sp)
    2710:	dec00104 	addi	sp,sp,4
    2714:	f800283a 	ret

00002718 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
    2718:	defffd04 	addi	sp,sp,-12
    271c:	df000215 	stw	fp,8(sp)
    2720:	df000204 	addi	fp,sp,8
    2724:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
    2728:	e0bfff17 	ldw	r2,-4(fp)
    272c:	10a0000c 	andi	r2,r2,32768
    2730:	1004d3fa 	srli	r2,r2,15
    2734:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
    2738:	e0bffe03 	ldbu	r2,-8(fp)
}
    273c:	e037883a 	mov	sp,fp
    2740:	df000017 	ldw	fp,0(sp)
    2744:	dec00104 	addi	sp,sp,4
    2748:	f800283a 	ret

0000274c <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
    274c:	defffd04 	addi	sp,sp,-12
    2750:	df000215 	stw	fp,8(sp)
    2754:	df000204 	addi	fp,sp,8
    2758:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
    275c:	e0bfff17 	ldw	r2,-4(fp)
    2760:	e0bffe05 	stb	r2,-8(fp)
	return data;
    2764:	e0bffe03 	ldbu	r2,-8(fp)
}
    2768:	e037883a 	mov	sp,fp
    276c:	df000017 	ldw	fp,0(sp)
    2770:	dec00104 	addi	sp,sp,4
    2774:	f800283a 	ret

00002778 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
    2778:	defffb04 	addi	sp,sp,-20
    277c:	dfc00415 	stw	ra,16(sp)
    2780:	df000315 	stw	fp,12(sp)
    2784:	df000304 	addi	fp,sp,12
    2788:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
    278c:	01403fc4 	movi	r5,255
    2790:	e13fff17 	ldw	r4,-4(fp)
    2794:	00029d80 	call	29d8 <alt_up_ps2_write_data_byte_with_ack>
    2798:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	1000211e 	bne	r2,zero,2828 <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
    27a4:	e0bffe04 	addi	r2,fp,-8
    27a8:	100b883a 	mov	r5,r2
    27ac:	e13fff17 	ldw	r4,-4(fp)
    27b0:	0002a3c0 	call	2a3c <alt_up_ps2_read_data_byte_timeout>
    27b4:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
    27b8:	e0bffd17 	ldw	r2,-12(fp)
    27bc:	10001a1e 	bne	r2,zero,2828 <alt_up_ps2_init+0xb0>
    27c0:	e0bffe03 	ldbu	r2,-8(fp)
    27c4:	10803fcc 	andi	r2,r2,255
    27c8:	10802a98 	cmpnei	r2,r2,170
    27cc:	1000161e 	bne	r2,zero,2828 <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
    27d0:	e0bffe04 	addi	r2,fp,-8
    27d4:	100b883a 	mov	r5,r2
    27d8:	e13fff17 	ldw	r4,-4(fp)
    27dc:	0002a3c0 	call	2a3c <alt_up_ps2_read_data_byte_timeout>
    27e0:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
    27e4:	e0bffd17 	ldw	r2,-12(fp)
    27e8:	10bfe318 	cmpnei	r2,r2,-116
    27ec:	1000041e 	bne	r2,zero,2800 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
    27f0:	e0bfff17 	ldw	r2,-4(fp)
    27f4:	00c00044 	movi	r3,1
    27f8:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
    27fc:	00000a06 	br	2828 <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	1000081e 	bne	r2,zero,2828 <alt_up_ps2_init+0xb0>
    2808:	e0bffe03 	ldbu	r2,-8(fp)
    280c:	10803fcc 	andi	r2,r2,255
    2810:	1000051e 	bne	r2,zero,2828 <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
    2814:	e0bfff17 	ldw	r2,-4(fp)
    2818:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
    281c:	01403d04 	movi	r5,244
    2820:	e13fff17 	ldw	r4,-4(fp)
    2824:	00028fc0 	call	28fc <alt_up_ps2_write_data_byte>
			}
		}
	}
}
    2828:	0001883a 	nop
    282c:	e037883a 	mov	sp,fp
    2830:	dfc00117 	ldw	ra,4(sp)
    2834:	df000017 	ldw	fp,0(sp)
    2838:	dec00204 	addi	sp,sp,8
    283c:	f800283a 	ret

00002840 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
    2840:	defffd04 	addi	sp,sp,-12
    2844:	df000215 	stw	fp,8(sp)
    2848:	df000204 	addi	fp,sp,8
    284c:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
    2850:	e0bfff17 	ldw	r2,-4(fp)
    2854:	10800a17 	ldw	r2,40(r2)
    2858:	10800104 	addi	r2,r2,4
    285c:	10800037 	ldwio	r2,0(r2)
    2860:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
    2864:	e0bffe17 	ldw	r2,-8(fp)
    2868:	10800054 	ori	r2,r2,1
    286c:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
    2870:	e0bfff17 	ldw	r2,-4(fp)
    2874:	10800a17 	ldw	r2,40(r2)
    2878:	10800104 	addi	r2,r2,4
    287c:	1007883a 	mov	r3,r2
    2880:	e0bffe17 	ldw	r2,-8(fp)
    2884:	18800035 	stwio	r2,0(r3)
}
    2888:	0001883a 	nop
    288c:	e037883a 	mov	sp,fp
    2890:	df000017 	ldw	fp,0(sp)
    2894:	dec00104 	addi	sp,sp,4
    2898:	f800283a 	ret

0000289c <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
    289c:	defffd04 	addi	sp,sp,-12
    28a0:	df000215 	stw	fp,8(sp)
    28a4:	df000204 	addi	fp,sp,8
    28a8:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
    28ac:	e0bfff17 	ldw	r2,-4(fp)
    28b0:	10800a17 	ldw	r2,40(r2)
    28b4:	10800104 	addi	r2,r2,4
    28b8:	10800037 	ldwio	r2,0(r2)
    28bc:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
    28c0:	e0fffe17 	ldw	r3,-8(fp)
    28c4:	00bfff84 	movi	r2,-2
    28c8:	1884703a 	and	r2,r3,r2
    28cc:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
    28d0:	e0bfff17 	ldw	r2,-4(fp)
    28d4:	10800a17 	ldw	r2,40(r2)
    28d8:	10800104 	addi	r2,r2,4
    28dc:	1007883a 	mov	r3,r2
    28e0:	e0bffe17 	ldw	r2,-8(fp)
    28e4:	18800035 	stwio	r2,0(r3)
}
    28e8:	0001883a 	nop
    28ec:	e037883a 	mov	sp,fp
    28f0:	df000017 	ldw	fp,0(sp)
    28f4:	dec00104 	addi	sp,sp,4
    28f8:	f800283a 	ret

000028fc <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
    28fc:	defffb04 	addi	sp,sp,-20
    2900:	dfc00415 	stw	ra,16(sp)
    2904:	df000315 	stw	fp,12(sp)
    2908:	df000304 	addi	fp,sp,12
    290c:	e13ffe15 	stw	r4,-8(fp)
    2910:	2805883a 	mov	r2,r5
    2914:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
    2918:	e0bffe17 	ldw	r2,-8(fp)
    291c:	10800a17 	ldw	r2,40(r2)
    2920:	1007883a 	mov	r3,r2
    2924:	e0bfff03 	ldbu	r2,-4(fp)
    2928:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
    292c:	e0bffe17 	ldw	r2,-8(fp)
    2930:	10800a17 	ldw	r2,40(r2)
    2934:	10800104 	addi	r2,r2,4
    2938:	10800037 	ldwio	r2,0(r2)
    293c:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
    2940:	e13ffd17 	ldw	r4,-12(fp)
    2944:	00026b40 	call	26b4 <read_CE_bit>
    2948:	10803fcc 	andi	r2,r2,255
    294c:	10000226 	beq	r2,zero,2958 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
    2950:	00bffec4 	movi	r2,-5
    2954:	00000106 	br	295c <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
    2958:	0005883a 	mov	r2,zero
}
    295c:	e037883a 	mov	sp,fp
    2960:	dfc00117 	ldw	ra,4(sp)
    2964:	df000017 	ldw	fp,0(sp)
    2968:	dec00204 	addi	sp,sp,8
    296c:	f800283a 	ret

00002970 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
    2970:	defffc04 	addi	sp,sp,-16
    2974:	dfc00315 	stw	ra,12(sp)
    2978:	df000215 	stw	fp,8(sp)
    297c:	df000204 	addi	fp,sp,8
    2980:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
    2984:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
    2988:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
    298c:	e0bffe44 	addi	r2,fp,-7
    2990:	100b883a 	mov	r5,r2
    2994:	e13fff17 	ldw	r4,-4(fp)
    2998:	0002a3c0 	call	2a3c <alt_up_ps2_read_data_byte_timeout>
    299c:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
    29a0:	e0bffe03 	ldbu	r2,-8(fp)
    29a4:	1000061e 	bne	r2,zero,29c0 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
    29a8:	e0bffe43 	ldbu	r2,-7(fp)
    29ac:	10803fcc 	andi	r2,r2,255
    29b0:	10803e98 	cmpnei	r2,r2,250
    29b4:	103ff51e 	bne	r2,zero,298c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700298c>
				return 0;
    29b8:	0005883a 	mov	r2,zero
    29bc:	00000106 	br	29c4 <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
    29c0:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
    29c4:	e037883a 	mov	sp,fp
    29c8:	dfc00117 	ldw	ra,4(sp)
    29cc:	df000017 	ldw	fp,0(sp)
    29d0:	dec00204 	addi	sp,sp,8
    29d4:	f800283a 	ret

000029d8 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
    29d8:	defffa04 	addi	sp,sp,-24
    29dc:	dfc00515 	stw	ra,20(sp)
    29e0:	df000415 	stw	fp,16(sp)
    29e4:	df000404 	addi	fp,sp,16
    29e8:	e13ffe15 	stw	r4,-8(fp)
    29ec:	2805883a 	mov	r2,r5
    29f0:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
    29f4:	e0bfff03 	ldbu	r2,-4(fp)
    29f8:	100b883a 	mov	r5,r2
    29fc:	e13ffe17 	ldw	r4,-8(fp)
    2a00:	00028fc0 	call	28fc <alt_up_ps2_write_data_byte>
    2a04:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
    2a08:	e0bffc17 	ldw	r2,-16(fp)
    2a0c:	10000226 	beq	r2,zero,2a18 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
    2a10:	e0bffc17 	ldw	r2,-16(fp)
    2a14:	00000406 	br	2a28 <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
    2a18:	e13ffe17 	ldw	r4,-8(fp)
    2a1c:	00029700 	call	2970 <alt_up_ps2_wait_for_ack>
    2a20:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
    2a24:	e0bffd17 	ldw	r2,-12(fp)
}
    2a28:	e037883a 	mov	sp,fp
    2a2c:	dfc00117 	ldw	ra,4(sp)
    2a30:	df000017 	ldw	fp,0(sp)
    2a34:	dec00204 	addi	sp,sp,8
    2a38:	f800283a 	ret

00002a3c <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
    2a3c:	defffa04 	addi	sp,sp,-24
    2a40:	dfc00515 	stw	ra,20(sp)
    2a44:	df000415 	stw	fp,16(sp)
    2a48:	df000404 	addi	fp,sp,16
    2a4c:	e13ffe15 	stw	r4,-8(fp)
    2a50:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
    2a54:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
    2a58:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
    2a5c:	e0bffc17 	ldw	r2,-16(fp)
    2a60:	10800044 	addi	r2,r2,1
    2a64:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
    2a68:	e0bffe17 	ldw	r2,-8(fp)
    2a6c:	10800a17 	ldw	r2,40(r2)
    2a70:	10800037 	ldwio	r2,0(r2)
    2a74:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
    2a78:	e13ffd17 	ldw	r4,-12(fp)
    2a7c:	00027180 	call	2718 <read_data_valid>
    2a80:	10803fcc 	andi	r2,r2,255
    2a84:	10000726 	beq	r2,zero,2aa4 <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
    2a88:	e13ffd17 	ldw	r4,-12(fp)
    2a8c:	000274c0 	call	274c <read_data_byte>
    2a90:	1007883a 	mov	r3,r2
    2a94:	e0bfff17 	ldw	r2,-4(fp)
    2a98:	10c00005 	stb	r3,0(r2)
			return 0;
    2a9c:	0005883a 	mov	r2,zero
    2aa0:	00000806 	br	2ac4 <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
    2aa4:	e0bffe17 	ldw	r2,-8(fp)
    2aa8:	10800c17 	ldw	r2,48(r2)
    2aac:	103feb26 	beq	r2,zero,2a5c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002a5c>
    2ab0:	e0bffe17 	ldw	r2,-8(fp)
    2ab4:	10c00c17 	ldw	r3,48(r2)
    2ab8:	e0bffc17 	ldw	r2,-16(fp)
    2abc:	18bfe72e 	bgeu	r3,r2,2a5c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002a5c>
		{
			return -ETIMEDOUT;
    2ac0:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
    2ac4:	e037883a 	mov	sp,fp
    2ac8:	dfc00117 	ldw	ra,4(sp)
    2acc:	df000017 	ldw	fp,0(sp)
    2ad0:	dec00204 	addi	sp,sp,8
    2ad4:	f800283a 	ret

00002ad8 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
    2ad8:	defffb04 	addi	sp,sp,-20
    2adc:	dfc00415 	stw	ra,16(sp)
    2ae0:	df000315 	stw	fp,12(sp)
    2ae4:	df000304 	addi	fp,sp,12
    2ae8:	e13ffe15 	stw	r4,-8(fp)
    2aec:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
    2af0:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
    2af4:	e0bffe17 	ldw	r2,-8(fp)
    2af8:	10800a17 	ldw	r2,40(r2)
    2afc:	10800037 	ldwio	r2,0(r2)
    2b00:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
    2b04:	e13ffd17 	ldw	r4,-12(fp)
    2b08:	00027180 	call	2718 <read_data_valid>
    2b0c:	10803fcc 	andi	r2,r2,255
    2b10:	10000726 	beq	r2,zero,2b30 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
    2b14:	e13ffd17 	ldw	r4,-12(fp)
    2b18:	000274c0 	call	274c <read_data_byte>
    2b1c:	1007883a 	mov	r3,r2
    2b20:	e0bfff17 	ldw	r2,-4(fp)
    2b24:	10c00005 	stb	r3,0(r2)
		return 0;
    2b28:	0005883a 	mov	r2,zero
    2b2c:	00000106 	br	2b34 <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
    2b30:	00bfffc4 	movi	r2,-1
}
    2b34:	e037883a 	mov	sp,fp
    2b38:	dfc00117 	ldw	ra,4(sp)
    2b3c:	df000017 	ldw	fp,0(sp)
    2b40:	dec00204 	addi	sp,sp,8
    2b44:	f800283a 	ret

00002b48 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
    2b48:	defffb04 	addi	sp,sp,-20
    2b4c:	dfc00415 	stw	ra,16(sp)
    2b50:	df000315 	stw	fp,12(sp)
    2b54:	df000304 	addi	fp,sp,12
    2b58:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
    2b5c:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
    2b60:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
    2b64:	e0bfff17 	ldw	r2,-4(fp)
    2b68:	10800a17 	ldw	r2,40(r2)
    2b6c:	10800037 	ldwio	r2,0(r2)
    2b70:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
    2b74:	e13ffe17 	ldw	r4,-8(fp)
    2b78:	00026e80 	call	26e8 <read_num_bytes_available>
    2b7c:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
    2b80:	e0bffd0b 	ldhu	r2,-12(fp)
    2b84:	103ff71e 	bne	r2,zero,2b64 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002b64>
}
    2b88:	0001883a 	nop
    2b8c:	e037883a 	mov	sp,fp
    2b90:	dfc00117 	ldw	ra,4(sp)
    2b94:	df000017 	ldw	fp,0(sp)
    2b98:	dec00204 	addi	sp,sp,8
    2b9c:	f800283a 	ret

00002ba0 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
    2ba0:	defff804 	addi	sp,sp,-32
    2ba4:	dfc00715 	stw	ra,28(sp)
    2ba8:	df000615 	stw	fp,24(sp)
    2bac:	df000604 	addi	fp,sp,24
    2bb0:	e13ffd15 	stw	r4,-12(fp)
    2bb4:	e17ffe15 	stw	r5,-8(fp)
    2bb8:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
    2bbc:	e0bffd17 	ldw	r2,-12(fp)
    2bc0:	10800017 	ldw	r2,0(r2)
    2bc4:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
    2bc8:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
    2bcc:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
    2bd0:	e0fffc17 	ldw	r3,-16(fp)
    2bd4:	e0bfff17 	ldw	r2,-4(fp)
    2bd8:	18bffd16 	blt	r3,r2,2bd0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002bd0>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
    2bdc:	e0bffe17 	ldw	r2,-8(fp)
    2be0:	10c00044 	addi	r3,r2,1
    2be4:	e0fffe15 	stw	r3,-8(fp)
    2be8:	100b883a 	mov	r5,r2
    2bec:	e13ffa17 	ldw	r4,-24(fp)
    2bf0:	0002a3c0 	call	2a3c <alt_up_ps2_read_data_byte_timeout>
    2bf4:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
    2bf8:	e0bffb17 	ldw	r2,-20(fp)
    2bfc:	10000226 	beq	r2,zero,2c08 <alt_up_ps2_read_fd+0x68>
			return count;
    2c00:	e0bffc17 	ldw	r2,-16(fp)
    2c04:	00000406 	br	2c18 <alt_up_ps2_read_fd+0x78>
		count++;
    2c08:	e0bffc17 	ldw	r2,-16(fp)
    2c0c:	10800044 	addi	r2,r2,1
    2c10:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
    2c14:	e0bffc17 	ldw	r2,-16(fp)
}
    2c18:	e037883a 	mov	sp,fp
    2c1c:	dfc00117 	ldw	ra,4(sp)
    2c20:	df000017 	ldw	fp,0(sp)
    2c24:	dec00204 	addi	sp,sp,8
    2c28:	f800283a 	ret

00002c2c <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
    2c2c:	defff804 	addi	sp,sp,-32
    2c30:	dfc00715 	stw	ra,28(sp)
    2c34:	df000615 	stw	fp,24(sp)
    2c38:	df000604 	addi	fp,sp,24
    2c3c:	e13ffd15 	stw	r4,-12(fp)
    2c40:	e17ffe15 	stw	r5,-8(fp)
    2c44:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
    2c48:	e0bffd17 	ldw	r2,-12(fp)
    2c4c:	10800017 	ldw	r2,0(r2)
    2c50:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
    2c54:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
    2c58:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
    2c5c:	00001006 	br	2ca0 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
    2c60:	e0bffe17 	ldw	r2,-8(fp)
    2c64:	10c00044 	addi	r3,r2,1
    2c68:	e0fffe15 	stw	r3,-8(fp)
    2c6c:	10800003 	ldbu	r2,0(r2)
    2c70:	10803fcc 	andi	r2,r2,255
    2c74:	100b883a 	mov	r5,r2
    2c78:	e13ffb17 	ldw	r4,-20(fp)
    2c7c:	00028fc0 	call	28fc <alt_up_ps2_write_data_byte>
    2c80:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
    2c84:	e0bffc17 	ldw	r2,-16(fp)
    2c88:	10000226 	beq	r2,zero,2c94 <alt_up_ps2_write_fd+0x68>
			return count;
    2c8c:	e0bffa17 	ldw	r2,-24(fp)
    2c90:	00000706 	br	2cb0 <alt_up_ps2_write_fd+0x84>
		count++;
    2c94:	e0bffa17 	ldw	r2,-24(fp)
    2c98:	10800044 	addi	r2,r2,1
    2c9c:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
    2ca0:	e0fffa17 	ldw	r3,-24(fp)
    2ca4:	e0bfff17 	ldw	r2,-4(fp)
    2ca8:	18bfed16 	blt	r3,r2,2c60 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002c60>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
    2cac:	e0bffa17 	ldw	r2,-24(fp)
}
    2cb0:	e037883a 	mov	sp,fp
    2cb4:	dfc00117 	ldw	ra,4(sp)
    2cb8:	df000017 	ldw	fp,0(sp)
    2cbc:	dec00204 	addi	sp,sp,8
    2cc0:	f800283a 	ret

00002cc4 <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
    2cc4:	defffc04 	addi	sp,sp,-16
    2cc8:	dfc00315 	stw	ra,12(sp)
    2ccc:	df000215 	stw	fp,8(sp)
    2cd0:	df000204 	addi	fp,sp,8
    2cd4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
    2cd8:	01400034 	movhi	r5,0
    2cdc:	29576d04 	addi	r5,r5,23988
    2ce0:	e13fff17 	ldw	r4,-4(fp)
    2ce4:	00034f80 	call	34f8 <alt_find_dev>
    2ce8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    2cec:	e0bffe17 	ldw	r2,-8(fp)
}
    2cf0:	e037883a 	mov	sp,fp
    2cf4:	dfc00117 	ldw	ra,4(sp)
    2cf8:	df000017 	ldw	fp,0(sp)
    2cfc:	dec00204 	addi	sp,sp,8
    2d00:	f800283a 	ret

00002d04 <alt_up_rs232_enable_read_interrupt>:
#include "altera_up_avalon_rs232.h"
#include "altera_up_avalon_rs232_regs.h"


void alt_up_rs232_enable_read_interrupt(alt_up_rs232_dev *rs232)
{
    2d04:	defffd04 	addi	sp,sp,-12
    2d08:	df000215 	stw	fp,8(sp)
    2d0c:	df000204 	addi	fp,sp,8
    2d10:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
    2d14:	e0bfff17 	ldw	r2,-4(fp)
    2d18:	10800a17 	ldw	r2,40(r2)
    2d1c:	10800104 	addi	r2,r2,4
    2d20:	10800037 	ldwio	r2,0(r2)
    2d24:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_RS232_CONTROL_RE_MSK;
    2d28:	e0bffe17 	ldw	r2,-8(fp)
    2d2c:	10800054 	ori	r2,r2,1
    2d30:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_RS232_CONTROL(rs232->base, ctrl_reg);
    2d34:	e0bfff17 	ldw	r2,-4(fp)
    2d38:	10800a17 	ldw	r2,40(r2)
    2d3c:	10800104 	addi	r2,r2,4
    2d40:	1007883a 	mov	r3,r2
    2d44:	e0bffe17 	ldw	r2,-8(fp)
    2d48:	18800035 	stwio	r2,0(r3)
}
    2d4c:	0001883a 	nop
    2d50:	e037883a 	mov	sp,fp
    2d54:	df000017 	ldw	fp,0(sp)
    2d58:	dec00104 	addi	sp,sp,4
    2d5c:	f800283a 	ret

00002d60 <alt_up_rs232_disable_read_interrupt>:

void alt_up_rs232_disable_read_interrupt(alt_up_rs232_dev *rs232)
{
    2d60:	defffd04 	addi	sp,sp,-12
    2d64:	df000215 	stw	fp,8(sp)
    2d68:	df000204 	addi	fp,sp,8
    2d6c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
    2d70:	e0bfff17 	ldw	r2,-4(fp)
    2d74:	10800a17 	ldw	r2,40(r2)
    2d78:	10800104 	addi	r2,r2,4
    2d7c:	10800037 	ldwio	r2,0(r2)
    2d80:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_RS232_CONTROL_RE_MSK;
    2d84:	e0fffe17 	ldw	r3,-8(fp)
    2d88:	00bfff84 	movi	r2,-2
    2d8c:	1884703a 	and	r2,r3,r2
    2d90:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_RS232_CONTROL(rs232->base, ctrl_reg);
    2d94:	e0bfff17 	ldw	r2,-4(fp)
    2d98:	10800a17 	ldw	r2,40(r2)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	1007883a 	mov	r3,r2
    2da4:	e0bffe17 	ldw	r2,-8(fp)
    2da8:	18800035 	stwio	r2,0(r3)
}
    2dac:	0001883a 	nop
    2db0:	e037883a 	mov	sp,fp
    2db4:	df000017 	ldw	fp,0(sp)
    2db8:	dec00104 	addi	sp,sp,4
    2dbc:	f800283a 	ret

00002dc0 <alt_up_rs232_get_used_space_in_read_FIFO>:

unsigned alt_up_rs232_get_used_space_in_read_FIFO(alt_up_rs232_dev *rs232)
{
    2dc0:	defffd04 	addi	sp,sp,-12
    2dc4:	df000215 	stw	fp,8(sp)
    2dc8:	df000204 	addi	fp,sp,8
    2dcc:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = 0;
    2dd0:	e03ffe0d 	sth	zero,-8(fp)
	// we can only read the 16 bits for RAVAIL --- a read of DATA will discard the data
//	ravail = IORD_16DIRECT(IOADDR_ALT_UP_RS232_DATA(rs232->base), 2); 
	ravail = IORD_ALT_UP_RS232_RAVAIL(rs232->base); 
    2dd4:	e0bfff17 	ldw	r2,-4(fp)
    2dd8:	10800a17 	ldw	r2,40(r2)
    2ddc:	10800084 	addi	r2,r2,2
    2de0:	1080002b 	ldhuio	r2,0(r2)
    2de4:	10bfffcc 	andi	r2,r2,65535
    2de8:	e0bffe0d 	sth	r2,-8(fp)
//	return ravail;
	return (ravail & ALT_UP_RS232_RAVAIL_MSK) >> ALT_UP_RS232_RAVAIL_OFST;
    2dec:	e0bffe0b 	ldhu	r2,-8(fp)
}
    2df0:	e037883a 	mov	sp,fp
    2df4:	df000017 	ldw	fp,0(sp)
    2df8:	dec00104 	addi	sp,sp,4
    2dfc:	f800283a 	ret

00002e00 <alt_up_rs232_get_available_space_in_write_FIFO>:

unsigned alt_up_rs232_get_available_space_in_write_FIFO(alt_up_rs232_dev *rs232)
{
    2e00:	defffd04 	addi	sp,sp,-12
    2e04:	df000215 	stw	fp,8(sp)
    2e08:	df000204 	addi	fp,sp,8
    2e0c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
    2e10:	e0bfff17 	ldw	r2,-4(fp)
    2e14:	10800a17 	ldw	r2,40(r2)
    2e18:	10800104 	addi	r2,r2,4
    2e1c:	10800037 	ldwio	r2,0(r2)
    2e20:	e0bffe15 	stw	r2,-8(fp)
	return (ctrl_reg & ALT_UP_RS232_CONTROL_WSPACE_MSK) >> ALT_UP_RS232_CONTROL_WSPACE_OFST;
    2e24:	e0bffe17 	ldw	r2,-8(fp)
    2e28:	1004d43a 	srli	r2,r2,16
}
    2e2c:	e037883a 	mov	sp,fp
    2e30:	df000017 	ldw	fp,0(sp)
    2e34:	dec00104 	addi	sp,sp,4
    2e38:	f800283a 	ret

00002e3c <alt_up_rs232_check_parity>:

int alt_up_rs232_check_parity(alt_u32 data_reg)
{
    2e3c:	defffd04 	addi	sp,sp,-12
    2e40:	df000215 	stw	fp,8(sp)
    2e44:	df000204 	addi	fp,sp,8
    2e48:	e13fff15 	stw	r4,-4(fp)
	unsigned parity_error = (data_reg & ALT_UP_RS232_DATA_PE_MSK) >> ALT_UP_RS232_DATA_PE_OFST;
    2e4c:	e0bfff17 	ldw	r2,-4(fp)
    2e50:	1080800c 	andi	r2,r2,512
    2e54:	1004d27a 	srli	r2,r2,9
    2e58:	e0bffe15 	stw	r2,-8(fp)
	return (parity_error ? -1 : 0);
    2e5c:	e0bffe17 	ldw	r2,-8(fp)
    2e60:	10000226 	beq	r2,zero,2e6c <alt_up_rs232_check_parity+0x30>
    2e64:	00bfffc4 	movi	r2,-1
    2e68:	00000106 	br	2e70 <alt_up_rs232_check_parity+0x34>
    2e6c:	0005883a 	mov	r2,zero
}
    2e70:	e037883a 	mov	sp,fp
    2e74:	df000017 	ldw	fp,0(sp)
    2e78:	dec00104 	addi	sp,sp,4
    2e7c:	f800283a 	ret

00002e80 <alt_up_rs232_write_data>:

int alt_up_rs232_write_data(alt_up_rs232_dev *rs232, alt_u8 data)
{
    2e80:	defffd04 	addi	sp,sp,-12
    2e84:	df000215 	stw	fp,8(sp)
    2e88:	df000204 	addi	fp,sp,8
    2e8c:	e13ffe15 	stw	r4,-8(fp)
    2e90:	2805883a 	mov	r2,r5
    2e94:	e0bfff05 	stb	r2,-4(fp)
	/*alt_u32 data_reg;
	data_reg = IORD_ALT_UP_RS232_DATA(rs232->base);*/
    
	// we can write directly without thinking about other bit fields for this
	// case ONLY, because only DATA field of the data register is writable
	IOWR_ALT_UP_RS232_DATA(rs232->base, (data>>ALT_UP_RS232_DATA_DATA_OFST) & ALT_UP_RS232_DATA_DATA_MSK);
    2e98:	e0bffe17 	ldw	r2,-8(fp)
    2e9c:	10800a17 	ldw	r2,40(r2)
    2ea0:	1007883a 	mov	r3,r2
    2ea4:	e0bfff03 	ldbu	r2,-4(fp)
    2ea8:	18800035 	stwio	r2,0(r3)
	return 0;
    2eac:	0005883a 	mov	r2,zero
}
    2eb0:	e037883a 	mov	sp,fp
    2eb4:	df000017 	ldw	fp,0(sp)
    2eb8:	dec00104 	addi	sp,sp,4
    2ebc:	f800283a 	ret

00002ec0 <alt_up_rs232_read_data>:

int alt_up_rs232_read_data(alt_up_rs232_dev *rs232, alt_u8 *data, alt_u8 *parity_error)
{
    2ec0:	defffa04 	addi	sp,sp,-24
    2ec4:	dfc00515 	stw	ra,20(sp)
    2ec8:	df000415 	stw	fp,16(sp)
    2ecc:	df000404 	addi	fp,sp,16
    2ed0:	e13ffd15 	stw	r4,-12(fp)
    2ed4:	e17ffe15 	stw	r5,-8(fp)
    2ed8:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_RS232_DATA(rs232->base);
    2edc:	e0bffd17 	ldw	r2,-12(fp)
    2ee0:	10800a17 	ldw	r2,40(r2)
    2ee4:	10800037 	ldwio	r2,0(r2)
    2ee8:	e0bffc15 	stw	r2,-16(fp)
	*data = (data_reg & ALT_UP_RS232_DATA_DATA_MSK) >> ALT_UP_RS232_DATA_DATA_OFST;
    2eec:	e0bffc17 	ldw	r2,-16(fp)
    2ef0:	1007883a 	mov	r3,r2
    2ef4:	e0bffe17 	ldw	r2,-8(fp)
    2ef8:	10c00005 	stb	r3,0(r2)
	*parity_error = alt_up_rs232_check_parity(data_reg);
    2efc:	e13ffc17 	ldw	r4,-16(fp)
    2f00:	0002e3c0 	call	2e3c <alt_up_rs232_check_parity>
    2f04:	1007883a 	mov	r3,r2
    2f08:	e0bfff17 	ldw	r2,-4(fp)
    2f0c:	10c00005 	stb	r3,0(r2)
	return (((data_reg & ALT_UP_RS232_DATA_RVALID_MSK) >> ALT_UP_RS232_DATA_RVALID_OFST) - 1);
    2f10:	e0bffc17 	ldw	r2,-16(fp)
    2f14:	10a0000c 	andi	r2,r2,32768
    2f18:	1004d3fa 	srli	r2,r2,15
    2f1c:	10bfffc4 	addi	r2,r2,-1
}
    2f20:	e037883a 	mov	sp,fp
    2f24:	dfc00117 	ldw	ra,4(sp)
    2f28:	df000017 	ldw	fp,0(sp)
    2f2c:	dec00204 	addi	sp,sp,8
    2f30:	f800283a 	ret

00002f34 <alt_up_rs232_read_fd>:

int alt_up_rs232_read_fd (alt_fd* fd, char* ptr, int len)
{
    2f34:	defff804 	addi	sp,sp,-32
    2f38:	dfc00715 	stw	ra,28(sp)
    2f3c:	df000615 	stw	fp,24(sp)
    2f40:	df000604 	addi	fp,sp,24
    2f44:	e13ffd15 	stw	r4,-12(fp)
    2f48:	e17ffe15 	stw	r5,-8(fp)
    2f4c:	e1bfff15 	stw	r6,-4(fp)
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
    2f50:	e0bffd17 	ldw	r2,-12(fp)
    2f54:	10800017 	ldw	r2,0(r2)
    2f58:	e0bffb15 	stw	r2,-20(fp)
	int count = 0;
    2f5c:	e03ffa15 	stw	zero,-24(fp)
	alt_u8 parity_error;
	while(len--)
    2f60:	00000c06 	br	2f94 <alt_up_rs232_read_fd+0x60>
	{
		if (alt_up_rs232_read_data(rs232, (alt_u8 *)ptr++, &parity_error)==0)
    2f64:	e0bffe17 	ldw	r2,-8(fp)
    2f68:	10c00044 	addi	r3,r2,1
    2f6c:	e0fffe15 	stw	r3,-8(fp)
    2f70:	e0fffc04 	addi	r3,fp,-16
    2f74:	180d883a 	mov	r6,r3
    2f78:	100b883a 	mov	r5,r2
    2f7c:	e13ffb17 	ldw	r4,-20(fp)
    2f80:	0002ec00 	call	2ec0 <alt_up_rs232_read_data>
    2f84:	1000081e 	bne	r2,zero,2fa8 <alt_up_rs232_read_fd+0x74>
			count++;
    2f88:	e0bffa17 	ldw	r2,-24(fp)
    2f8c:	10800044 	addi	r2,r2,1
    2f90:	e0bffa15 	stw	r2,-24(fp)
int alt_up_rs232_read_fd (alt_fd* fd, char* ptr, int len)
{
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
	int count = 0;
	alt_u8 parity_error;
	while(len--)
    2f94:	e0bfff17 	ldw	r2,-4(fp)
    2f98:	10ffffc4 	addi	r3,r2,-1
    2f9c:	e0ffff15 	stw	r3,-4(fp)
    2fa0:	103ff01e 	bne	r2,zero,2f64 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002f64>
    2fa4:	00000106 	br	2fac <alt_up_rs232_read_fd+0x78>
	{
		if (alt_up_rs232_read_data(rs232, (alt_u8 *)ptr++, &parity_error)==0)
			count++;
		else
			break;
    2fa8:	0001883a 	nop
	}
	return count;
    2fac:	e0bffa17 	ldw	r2,-24(fp)
}
    2fb0:	e037883a 	mov	sp,fp
    2fb4:	dfc00117 	ldw	ra,4(sp)
    2fb8:	df000017 	ldw	fp,0(sp)
    2fbc:	dec00204 	addi	sp,sp,8
    2fc0:	f800283a 	ret

00002fc4 <alt_up_rs232_write_fd>:

int alt_up_rs232_write_fd (alt_fd* fd, const char* ptr, int len)
{
    2fc4:	defff904 	addi	sp,sp,-28
    2fc8:	dfc00615 	stw	ra,24(sp)
    2fcc:	df000515 	stw	fp,20(sp)
    2fd0:	df000504 	addi	fp,sp,20
    2fd4:	e13ffd15 	stw	r4,-12(fp)
    2fd8:	e17ffe15 	stw	r5,-8(fp)
    2fdc:	e1bfff15 	stw	r6,-4(fp)
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
    2fe0:	e0bffd17 	ldw	r2,-12(fp)
    2fe4:	10800017 	ldw	r2,0(r2)
    2fe8:	e0bffc15 	stw	r2,-16(fp)
	int count = 0;
    2fec:	e03ffb15 	stw	zero,-20(fp)
	while(len--)
    2ff0:	00000d06 	br	3028 <alt_up_rs232_write_fd+0x64>
	{
		if (alt_up_rs232_write_data(rs232, *ptr)==0)
    2ff4:	e0bffe17 	ldw	r2,-8(fp)
    2ff8:	10800003 	ldbu	r2,0(r2)
    2ffc:	10803fcc 	andi	r2,r2,255
    3000:	100b883a 	mov	r5,r2
    3004:	e13ffc17 	ldw	r4,-16(fp)
    3008:	0002e800 	call	2e80 <alt_up_rs232_write_data>
    300c:	10000b1e 	bne	r2,zero,303c <alt_up_rs232_write_fd+0x78>
		{
			count++;
    3010:	e0bffb17 	ldw	r2,-20(fp)
    3014:	10800044 	addi	r2,r2,1
    3018:	e0bffb15 	stw	r2,-20(fp)
			ptr++;
    301c:	e0bffe17 	ldw	r2,-8(fp)
    3020:	10800044 	addi	r2,r2,1
    3024:	e0bffe15 	stw	r2,-8(fp)

int alt_up_rs232_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
	int count = 0;
	while(len--)
    3028:	e0bfff17 	ldw	r2,-4(fp)
    302c:	10ffffc4 	addi	r3,r2,-1
    3030:	e0ffff15 	stw	r3,-4(fp)
    3034:	103fef1e 	bne	r2,zero,2ff4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7002ff4>
    3038:	00000106 	br	3040 <alt_up_rs232_write_fd+0x7c>
		{
			count++;
			ptr++;
		}
		else
			break;
    303c:	0001883a 	nop
	}
	return count;
    3040:	e0bffb17 	ldw	r2,-20(fp)
}
    3044:	e037883a 	mov	sp,fp
    3048:	dfc00117 	ldw	ra,4(sp)
    304c:	df000017 	ldw	fp,0(sp)
    3050:	dec00204 	addi	sp,sp,8
    3054:	f800283a 	ret

00003058 <alt_up_rs232_open_dev>:

alt_up_rs232_dev* alt_up_rs232_open_dev(const char* name)
{
    3058:	defffc04 	addi	sp,sp,-16
    305c:	dfc00315 	stw	ra,12(sp)
    3060:	df000215 	stw	fp,8(sp)
    3064:	df000204 	addi	fp,sp,8
    3068:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_rs232_dev *dev = (alt_up_rs232_dev*)alt_find_dev(name, &alt_dev_list);
    306c:	01400034 	movhi	r5,0
    3070:	29576d04 	addi	r5,r5,23988
    3074:	e13fff17 	ldw	r4,-4(fp)
    3078:	00034f80 	call	34f8 <alt_find_dev>
    307c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
    3080:	e0bffe17 	ldw	r2,-8(fp)
}
    3084:	e037883a 	mov	sp,fp
    3088:	dfc00117 	ldw	ra,4(sp)
    308c:	df000017 	ldw	fp,0(sp)
    3090:	dec00204 	addi	sp,sp,8
    3094:	f800283a 	ret

00003098 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    3098:	defff504 	addi	sp,sp,-44
    309c:	df000a15 	stw	fp,40(sp)
    30a0:	df000a04 	addi	fp,sp,40
    30a4:	e13ffc15 	stw	r4,-16(fp)
    30a8:	e17ffd15 	stw	r5,-12(fp)
    30ac:	e1bffe15 	stw	r6,-8(fp)
    30b0:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    30b4:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    30b8:	00800034 	movhi	r2,0
    30bc:	109de004 	addi	r2,r2,30592
    30c0:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
    30c4:	10003f26 	beq	r2,zero,31c4 <alt_alarm_start+0x12c>
  {
    if (alarm)
    30c8:	e0bffc17 	ldw	r2,-16(fp)
    30cc:	10003b26 	beq	r2,zero,31bc <alt_alarm_start+0x124>
    {
      alarm->callback = callback;
    30d0:	e0bffc17 	ldw	r2,-16(fp)
    30d4:	e0fffe17 	ldw	r3,-8(fp)
    30d8:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
    30dc:	e0bffc17 	ldw	r2,-16(fp)
    30e0:	e0ffff17 	ldw	r3,-4(fp)
    30e4:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    30e8:	0005303a 	rdctl	r2,status
    30ec:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    30f0:	e0fff917 	ldw	r3,-28(fp)
    30f4:	00bfff84 	movi	r2,-2
    30f8:	1884703a 	and	r2,r3,r2
    30fc:	1001703a 	wrctl	status,r2
  
  return context;
    3100:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
    3104:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    3108:	00800034 	movhi	r2,0
    310c:	109de104 	addi	r2,r2,30596
    3110:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
    3114:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    3118:	e0fffd17 	ldw	r3,-12(fp)
    311c:	e0bff617 	ldw	r2,-40(fp)
    3120:	1885883a 	add	r2,r3,r2
    3124:	10c00044 	addi	r3,r2,1
    3128:	e0bffc17 	ldw	r2,-16(fp)
    312c:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    3130:	e0bffc17 	ldw	r2,-16(fp)
    3134:	10c00217 	ldw	r3,8(r2)
    3138:	e0bff617 	ldw	r2,-40(fp)
    313c:	1880042e 	bgeu	r3,r2,3150 <alt_alarm_start+0xb8>
      {
        alarm->rollover = 1;
    3140:	e0bffc17 	ldw	r2,-16(fp)
    3144:	00c00044 	movi	r3,1
    3148:	10c00405 	stb	r3,16(r2)
    314c:	00000206 	br	3158 <alt_alarm_start+0xc0>
      }
      else
      {
        alarm->rollover = 0;
    3150:	e0bffc17 	ldw	r2,-16(fp)
    3154:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    3158:	e0fffc17 	ldw	r3,-16(fp)
    315c:	00800034 	movhi	r2,0
    3160:	10977104 	addi	r2,r2,24004
    3164:	e0bffa15 	stw	r2,-24(fp)
    3168:	e0fffb15 	stw	r3,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    316c:	e0bffb17 	ldw	r2,-20(fp)
    3170:	e0fffa17 	ldw	r3,-24(fp)
    3174:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    3178:	e0bffa17 	ldw	r2,-24(fp)
    317c:	10c00017 	ldw	r3,0(r2)
    3180:	e0bffb17 	ldw	r2,-20(fp)
    3184:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    3188:	e0bffa17 	ldw	r2,-24(fp)
    318c:	10800017 	ldw	r2,0(r2)
    3190:	e0fffb17 	ldw	r3,-20(fp)
    3194:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    3198:	e0bffa17 	ldw	r2,-24(fp)
    319c:	e0fffb17 	ldw	r3,-20(fp)
    31a0:	10c00015 	stw	r3,0(r2)
    31a4:	e0bff817 	ldw	r2,-32(fp)
    31a8:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    31ac:	e0bff717 	ldw	r2,-36(fp)
    31b0:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    31b4:	0005883a 	mov	r2,zero
    31b8:	00000306 	br	31c8 <alt_alarm_start+0x130>
    }
    else
    {
      return -EINVAL;
    31bc:	00bffa84 	movi	r2,-22
    31c0:	00000106 	br	31c8 <alt_alarm_start+0x130>
    }
  }
  else
  {
    return -ENOTSUP;
    31c4:	00bfde84 	movi	r2,-134
  }
}
    31c8:	e037883a 	mov	sp,fp
    31cc:	df000017 	ldw	fp,0(sp)
    31d0:	dec00104 	addi	sp,sp,4
    31d4:	f800283a 	ret

000031d8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    31d8:	defffe04 	addi	sp,sp,-8
    31dc:	dfc00115 	stw	ra,4(sp)
    31e0:	df000015 	stw	fp,0(sp)
    31e4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    31e8:	00800034 	movhi	r2,0
    31ec:	10977004 	addi	r2,r2,24000
    31f0:	10800017 	ldw	r2,0(r2)
    31f4:	10000526 	beq	r2,zero,320c <alt_get_errno+0x34>
    31f8:	00800034 	movhi	r2,0
    31fc:	10977004 	addi	r2,r2,24000
    3200:	10800017 	ldw	r2,0(r2)
    3204:	103ee83a 	callr	r2
    3208:	00000206 	br	3214 <alt_get_errno+0x3c>
    320c:	00800034 	movhi	r2,0
    3210:	109de304 	addi	r2,r2,30604
}
    3214:	e037883a 	mov	sp,fp
    3218:	dfc00117 	ldw	ra,4(sp)
    321c:	df000017 	ldw	fp,0(sp)
    3220:	dec00204 	addi	sp,sp,8
    3224:	f800283a 	ret

00003228 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    3228:	defffb04 	addi	sp,sp,-20
    322c:	dfc00415 	stw	ra,16(sp)
    3230:	df000315 	stw	fp,12(sp)
    3234:	df000304 	addi	fp,sp,12
    3238:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    323c:	e0bfff17 	ldw	r2,-4(fp)
    3240:	10000616 	blt	r2,zero,325c <close+0x34>
    3244:	e0bfff17 	ldw	r2,-4(fp)
    3248:	10c00324 	muli	r3,r2,12
    324c:	00800034 	movhi	r2,0
    3250:	10960104 	addi	r2,r2,22532
    3254:	1885883a 	add	r2,r3,r2
    3258:	00000106 	br	3260 <close+0x38>
    325c:	0005883a 	mov	r2,zero
    3260:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    3264:	e0bffd17 	ldw	r2,-12(fp)
    3268:	10001926 	beq	r2,zero,32d0 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    326c:	e0bffd17 	ldw	r2,-12(fp)
    3270:	10800017 	ldw	r2,0(r2)
    3274:	10800417 	ldw	r2,16(r2)
    3278:	10000626 	beq	r2,zero,3294 <close+0x6c>
    327c:	e0bffd17 	ldw	r2,-12(fp)
    3280:	10800017 	ldw	r2,0(r2)
    3284:	10800417 	ldw	r2,16(r2)
    3288:	e13ffd17 	ldw	r4,-12(fp)
    328c:	103ee83a 	callr	r2
    3290:	00000106 	br	3298 <close+0x70>
    3294:	0005883a 	mov	r2,zero
    3298:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    329c:	e13fff17 	ldw	r4,-4(fp)
    32a0:	00039700 	call	3970 <alt_release_fd>
    if (rval < 0)
    32a4:	e0bffe17 	ldw	r2,-8(fp)
    32a8:	1000070e 	bge	r2,zero,32c8 <close+0xa0>
    {
      ALT_ERRNO = -rval;
    32ac:	00031d80 	call	31d8 <alt_get_errno>
    32b0:	1007883a 	mov	r3,r2
    32b4:	e0bffe17 	ldw	r2,-8(fp)
    32b8:	0085c83a 	sub	r2,zero,r2
    32bc:	18800015 	stw	r2,0(r3)
      return -1;
    32c0:	00bfffc4 	movi	r2,-1
    32c4:	00000706 	br	32e4 <close+0xbc>
    }
    return 0;
    32c8:	0005883a 	mov	r2,zero
    32cc:	00000506 	br	32e4 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    32d0:	00031d80 	call	31d8 <alt_get_errno>
    32d4:	1007883a 	mov	r3,r2
    32d8:	00801444 	movi	r2,81
    32dc:	18800015 	stw	r2,0(r3)
    return -1;
    32e0:	00bfffc4 	movi	r2,-1
  }
}
    32e4:	e037883a 	mov	sp,fp
    32e8:	dfc00117 	ldw	ra,4(sp)
    32ec:	df000017 	ldw	fp,0(sp)
    32f0:	dec00204 	addi	sp,sp,8
    32f4:	f800283a 	ret

000032f8 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    32f8:	deffff04 	addi	sp,sp,-4
    32fc:	df000015 	stw	fp,0(sp)
    3300:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    3304:	0001883a 	nop
    3308:	e037883a 	mov	sp,fp
    330c:	df000017 	ldw	fp,0(sp)
    3310:	dec00104 	addi	sp,sp,4
    3314:	f800283a 	ret

00003318 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    3318:	defffc04 	addi	sp,sp,-16
    331c:	df000315 	stw	fp,12(sp)
    3320:	df000304 	addi	fp,sp,12
    3324:	e13ffd15 	stw	r4,-12(fp)
    3328:	e17ffe15 	stw	r5,-8(fp)
    332c:	e1bfff15 	stw	r6,-4(fp)
  return len;
    3330:	e0bfff17 	ldw	r2,-4(fp)
}
    3334:	e037883a 	mov	sp,fp
    3338:	df000017 	ldw	fp,0(sp)
    333c:	dec00104 	addi	sp,sp,4
    3340:	f800283a 	ret

00003344 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3344:	defffe04 	addi	sp,sp,-8
    3348:	dfc00115 	stw	ra,4(sp)
    334c:	df000015 	stw	fp,0(sp)
    3350:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3354:	00800034 	movhi	r2,0
    3358:	10977004 	addi	r2,r2,24000
    335c:	10800017 	ldw	r2,0(r2)
    3360:	10000526 	beq	r2,zero,3378 <alt_get_errno+0x34>
    3364:	00800034 	movhi	r2,0
    3368:	10977004 	addi	r2,r2,24000
    336c:	10800017 	ldw	r2,0(r2)
    3370:	103ee83a 	callr	r2
    3374:	00000206 	br	3380 <alt_get_errno+0x3c>
    3378:	00800034 	movhi	r2,0
    337c:	109de304 	addi	r2,r2,30604
}
    3380:	e037883a 	mov	sp,fp
    3384:	dfc00117 	ldw	ra,4(sp)
    3388:	df000017 	ldw	fp,0(sp)
    338c:	dec00204 	addi	sp,sp,8
    3390:	f800283a 	ret

00003394 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    3394:	defffa04 	addi	sp,sp,-24
    3398:	dfc00515 	stw	ra,20(sp)
    339c:	df000415 	stw	fp,16(sp)
    33a0:	df000404 	addi	fp,sp,16
    33a4:	e13ffe15 	stw	r4,-8(fp)
    33a8:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    33ac:	e0bffe17 	ldw	r2,-8(fp)
    33b0:	10000326 	beq	r2,zero,33c0 <alt_dev_llist_insert+0x2c>
    33b4:	e0bffe17 	ldw	r2,-8(fp)
    33b8:	10800217 	ldw	r2,8(r2)
    33bc:	1000061e 	bne	r2,zero,33d8 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
    33c0:	00033440 	call	3344 <alt_get_errno>
    33c4:	1007883a 	mov	r3,r2
    33c8:	00800584 	movi	r2,22
    33cc:	18800015 	stw	r2,0(r3)
    return -EINVAL;
    33d0:	00bffa84 	movi	r2,-22
    33d4:	00001306 	br	3424 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    33d8:	e0bffe17 	ldw	r2,-8(fp)
    33dc:	e0ffff17 	ldw	r3,-4(fp)
    33e0:	e0fffc15 	stw	r3,-16(fp)
    33e4:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    33e8:	e0bffd17 	ldw	r2,-12(fp)
    33ec:	e0fffc17 	ldw	r3,-16(fp)
    33f0:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    33f4:	e0bffc17 	ldw	r2,-16(fp)
    33f8:	10c00017 	ldw	r3,0(r2)
    33fc:	e0bffd17 	ldw	r2,-12(fp)
    3400:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    3404:	e0bffc17 	ldw	r2,-16(fp)
    3408:	10800017 	ldw	r2,0(r2)
    340c:	e0fffd17 	ldw	r3,-12(fp)
    3410:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    3414:	e0bffc17 	ldw	r2,-16(fp)
    3418:	e0fffd17 	ldw	r3,-12(fp)
    341c:	10c00015 	stw	r3,0(r2)

  return 0;  
    3420:	0005883a 	mov	r2,zero
}
    3424:	e037883a 	mov	sp,fp
    3428:	dfc00117 	ldw	ra,4(sp)
    342c:	df000017 	ldw	fp,0(sp)
    3430:	dec00204 	addi	sp,sp,8
    3434:	f800283a 	ret

00003438 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    3438:	defffd04 	addi	sp,sp,-12
    343c:	dfc00215 	stw	ra,8(sp)
    3440:	df000115 	stw	fp,4(sp)
    3444:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    3448:	00800034 	movhi	r2,0
    344c:	1090ae04 	addi	r2,r2,17080
    3450:	e0bfff15 	stw	r2,-4(fp)
    3454:	00000606 	br	3470 <_do_ctors+0x38>
        (*ctor) (); 
    3458:	e0bfff17 	ldw	r2,-4(fp)
    345c:	10800017 	ldw	r2,0(r2)
    3460:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    3464:	e0bfff17 	ldw	r2,-4(fp)
    3468:	10bfff04 	addi	r2,r2,-4
    346c:	e0bfff15 	stw	r2,-4(fp)
    3470:	e0ffff17 	ldw	r3,-4(fp)
    3474:	00800034 	movhi	r2,0
    3478:	1090af04 	addi	r2,r2,17084
    347c:	18bff62e 	bgeu	r3,r2,3458 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003458>
        (*ctor) (); 
}
    3480:	0001883a 	nop
    3484:	e037883a 	mov	sp,fp
    3488:	dfc00117 	ldw	ra,4(sp)
    348c:	df000017 	ldw	fp,0(sp)
    3490:	dec00204 	addi	sp,sp,8
    3494:	f800283a 	ret

00003498 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    3498:	defffd04 	addi	sp,sp,-12
    349c:	dfc00215 	stw	ra,8(sp)
    34a0:	df000115 	stw	fp,4(sp)
    34a4:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    34a8:	00800034 	movhi	r2,0
    34ac:	1090ae04 	addi	r2,r2,17080
    34b0:	e0bfff15 	stw	r2,-4(fp)
    34b4:	00000606 	br	34d0 <_do_dtors+0x38>
        (*dtor) (); 
    34b8:	e0bfff17 	ldw	r2,-4(fp)
    34bc:	10800017 	ldw	r2,0(r2)
    34c0:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    34c4:	e0bfff17 	ldw	r2,-4(fp)
    34c8:	10bfff04 	addi	r2,r2,-4
    34cc:	e0bfff15 	stw	r2,-4(fp)
    34d0:	e0ffff17 	ldw	r3,-4(fp)
    34d4:	00800034 	movhi	r2,0
    34d8:	1090af04 	addi	r2,r2,17084
    34dc:	18bff62e 	bgeu	r3,r2,34b8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70034b8>
        (*dtor) (); 
}
    34e0:	0001883a 	nop
    34e4:	e037883a 	mov	sp,fp
    34e8:	dfc00117 	ldw	ra,4(sp)
    34ec:	df000017 	ldw	fp,0(sp)
    34f0:	dec00204 	addi	sp,sp,8
    34f4:	f800283a 	ret

000034f8 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    34f8:	defffa04 	addi	sp,sp,-24
    34fc:	dfc00515 	stw	ra,20(sp)
    3500:	df000415 	stw	fp,16(sp)
    3504:	df000404 	addi	fp,sp,16
    3508:	e13ffe15 	stw	r4,-8(fp)
    350c:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    3510:	e0bfff17 	ldw	r2,-4(fp)
    3514:	10800017 	ldw	r2,0(r2)
    3518:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    351c:	e13ffe17 	ldw	r4,-8(fp)
    3520:	0003f580 	call	3f58 <strlen>
    3524:	10800044 	addi	r2,r2,1
    3528:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    352c:	00000d06 	br	3564 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    3530:	e0bffc17 	ldw	r2,-16(fp)
    3534:	10800217 	ldw	r2,8(r2)
    3538:	e0fffd17 	ldw	r3,-12(fp)
    353c:	180d883a 	mov	r6,r3
    3540:	e17ffe17 	ldw	r5,-8(fp)
    3544:	1009883a 	mov	r4,r2
    3548:	0003edc0 	call	3edc <memcmp>
    354c:	1000021e 	bne	r2,zero,3558 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    3550:	e0bffc17 	ldw	r2,-16(fp)
    3554:	00000706 	br	3574 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    3558:	e0bffc17 	ldw	r2,-16(fp)
    355c:	10800017 	ldw	r2,0(r2)
    3560:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    3564:	e0fffc17 	ldw	r3,-16(fp)
    3568:	e0bfff17 	ldw	r2,-4(fp)
    356c:	18bff01e 	bne	r3,r2,3530 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003530>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    3570:	0005883a 	mov	r2,zero
}
    3574:	e037883a 	mov	sp,fp
    3578:	dfc00117 	ldw	ra,4(sp)
    357c:	df000017 	ldw	fp,0(sp)
    3580:	dec00204 	addi	sp,sp,8
    3584:	f800283a 	ret

00003588 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    3588:	defffe04 	addi	sp,sp,-8
    358c:	dfc00115 	stw	ra,4(sp)
    3590:	df000015 	stw	fp,0(sp)
    3594:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    3598:	01440004 	movi	r5,4096
    359c:	0009883a 	mov	r4,zero
    35a0:	0003d640 	call	3d64 <alt_icache_flush>
#endif
}
    35a4:	0001883a 	nop
    35a8:	e037883a 	mov	sp,fp
    35ac:	dfc00117 	ldw	ra,4(sp)
    35b0:	df000017 	ldw	fp,0(sp)
    35b4:	dec00204 	addi	sp,sp,8
    35b8:	f800283a 	ret

000035bc <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    35bc:	defff904 	addi	sp,sp,-28
    35c0:	dfc00615 	stw	ra,24(sp)
    35c4:	df000515 	stw	fp,20(sp)
    35c8:	df000504 	addi	fp,sp,20
    35cc:	e13ffc15 	stw	r4,-16(fp)
    35d0:	e17ffd15 	stw	r5,-12(fp)
    35d4:	e1bffe15 	stw	r6,-8(fp)
    35d8:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    35dc:	e1bfff17 	ldw	r6,-4(fp)
    35e0:	e17ffe17 	ldw	r5,-8(fp)
    35e4:	e13ffd17 	ldw	r4,-12(fp)
    35e8:	00038180 	call	3818 <open>
    35ec:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    35f0:	e0bffb17 	ldw	r2,-20(fp)
    35f4:	10001c16 	blt	r2,zero,3668 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
    35f8:	00800034 	movhi	r2,0
    35fc:	10960104 	addi	r2,r2,22532
    3600:	e0fffb17 	ldw	r3,-20(fp)
    3604:	18c00324 	muli	r3,r3,12
    3608:	10c5883a 	add	r2,r2,r3
    360c:	10c00017 	ldw	r3,0(r2)
    3610:	e0bffc17 	ldw	r2,-16(fp)
    3614:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    3618:	00800034 	movhi	r2,0
    361c:	10960104 	addi	r2,r2,22532
    3620:	e0fffb17 	ldw	r3,-20(fp)
    3624:	18c00324 	muli	r3,r3,12
    3628:	10c5883a 	add	r2,r2,r3
    362c:	10800104 	addi	r2,r2,4
    3630:	10c00017 	ldw	r3,0(r2)
    3634:	e0bffc17 	ldw	r2,-16(fp)
    3638:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    363c:	00800034 	movhi	r2,0
    3640:	10960104 	addi	r2,r2,22532
    3644:	e0fffb17 	ldw	r3,-20(fp)
    3648:	18c00324 	muli	r3,r3,12
    364c:	10c5883a 	add	r2,r2,r3
    3650:	10800204 	addi	r2,r2,8
    3654:	10c00017 	ldw	r3,0(r2)
    3658:	e0bffc17 	ldw	r2,-16(fp)
    365c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    3660:	e13ffb17 	ldw	r4,-20(fp)
    3664:	00039700 	call	3970 <alt_release_fd>
  }
} 
    3668:	0001883a 	nop
    366c:	e037883a 	mov	sp,fp
    3670:	dfc00117 	ldw	ra,4(sp)
    3674:	df000017 	ldw	fp,0(sp)
    3678:	dec00204 	addi	sp,sp,8
    367c:	f800283a 	ret

00003680 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    3680:	defffb04 	addi	sp,sp,-20
    3684:	dfc00415 	stw	ra,16(sp)
    3688:	df000315 	stw	fp,12(sp)
    368c:	df000304 	addi	fp,sp,12
    3690:	e13ffd15 	stw	r4,-12(fp)
    3694:	e17ffe15 	stw	r5,-8(fp)
    3698:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    369c:	01c07fc4 	movi	r7,511
    36a0:	01800044 	movi	r6,1
    36a4:	e17ffd17 	ldw	r5,-12(fp)
    36a8:	01000034 	movhi	r4,0
    36ac:	21160404 	addi	r4,r4,22544
    36b0:	00035bc0 	call	35bc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    36b4:	01c07fc4 	movi	r7,511
    36b8:	000d883a 	mov	r6,zero
    36bc:	e17ffe17 	ldw	r5,-8(fp)
    36c0:	01000034 	movhi	r4,0
    36c4:	21160104 	addi	r4,r4,22532
    36c8:	00035bc0 	call	35bc <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    36cc:	01c07fc4 	movi	r7,511
    36d0:	01800044 	movi	r6,1
    36d4:	e17fff17 	ldw	r5,-4(fp)
    36d8:	01000034 	movhi	r4,0
    36dc:	21160704 	addi	r4,r4,22556
    36e0:	00035bc0 	call	35bc <alt_open_fd>
}  
    36e4:	0001883a 	nop
    36e8:	e037883a 	mov	sp,fp
    36ec:	dfc00117 	ldw	ra,4(sp)
    36f0:	df000017 	ldw	fp,0(sp)
    36f4:	dec00204 	addi	sp,sp,8
    36f8:	f800283a 	ret

000036fc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    36fc:	defffe04 	addi	sp,sp,-8
    3700:	dfc00115 	stw	ra,4(sp)
    3704:	df000015 	stw	fp,0(sp)
    3708:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    370c:	00800034 	movhi	r2,0
    3710:	10977004 	addi	r2,r2,24000
    3714:	10800017 	ldw	r2,0(r2)
    3718:	10000526 	beq	r2,zero,3730 <alt_get_errno+0x34>
    371c:	00800034 	movhi	r2,0
    3720:	10977004 	addi	r2,r2,24000
    3724:	10800017 	ldw	r2,0(r2)
    3728:	103ee83a 	callr	r2
    372c:	00000206 	br	3738 <alt_get_errno+0x3c>
    3730:	00800034 	movhi	r2,0
    3734:	109de304 	addi	r2,r2,30604
}
    3738:	e037883a 	mov	sp,fp
    373c:	dfc00117 	ldw	ra,4(sp)
    3740:	df000017 	ldw	fp,0(sp)
    3744:	dec00204 	addi	sp,sp,8
    3748:	f800283a 	ret

0000374c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    374c:	defffd04 	addi	sp,sp,-12
    3750:	df000215 	stw	fp,8(sp)
    3754:	df000204 	addi	fp,sp,8
    3758:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    375c:	e0bfff17 	ldw	r2,-4(fp)
    3760:	10800217 	ldw	r2,8(r2)
    3764:	10d00034 	orhi	r3,r2,16384
    3768:	e0bfff17 	ldw	r2,-4(fp)
    376c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    3770:	e03ffe15 	stw	zero,-8(fp)
    3774:	00001d06 	br	37ec <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    3778:	00800034 	movhi	r2,0
    377c:	10960104 	addi	r2,r2,22532
    3780:	e0fffe17 	ldw	r3,-8(fp)
    3784:	18c00324 	muli	r3,r3,12
    3788:	10c5883a 	add	r2,r2,r3
    378c:	10c00017 	ldw	r3,0(r2)
    3790:	e0bfff17 	ldw	r2,-4(fp)
    3794:	10800017 	ldw	r2,0(r2)
    3798:	1880111e 	bne	r3,r2,37e0 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    379c:	00800034 	movhi	r2,0
    37a0:	10960104 	addi	r2,r2,22532
    37a4:	e0fffe17 	ldw	r3,-8(fp)
    37a8:	18c00324 	muli	r3,r3,12
    37ac:	10c5883a 	add	r2,r2,r3
    37b0:	10800204 	addi	r2,r2,8
    37b4:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    37b8:	1000090e 	bge	r2,zero,37e0 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    37bc:	e0bffe17 	ldw	r2,-8(fp)
    37c0:	10c00324 	muli	r3,r2,12
    37c4:	00800034 	movhi	r2,0
    37c8:	10960104 	addi	r2,r2,22532
    37cc:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    37d0:	e0bfff17 	ldw	r2,-4(fp)
    37d4:	18800226 	beq	r3,r2,37e0 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    37d8:	00bffcc4 	movi	r2,-13
    37dc:	00000a06 	br	3808 <alt_file_locked+0xbc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    37e0:	e0bffe17 	ldw	r2,-8(fp)
    37e4:	10800044 	addi	r2,r2,1
    37e8:	e0bffe15 	stw	r2,-8(fp)
    37ec:	00800034 	movhi	r2,0
    37f0:	10976f04 	addi	r2,r2,23996
    37f4:	10800017 	ldw	r2,0(r2)
    37f8:	1007883a 	mov	r3,r2
    37fc:	e0bffe17 	ldw	r2,-8(fp)
    3800:	18bfdd2e 	bgeu	r3,r2,3778 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003778>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    3804:	0005883a 	mov	r2,zero
}
    3808:	e037883a 	mov	sp,fp
    380c:	df000017 	ldw	fp,0(sp)
    3810:	dec00104 	addi	sp,sp,4
    3814:	f800283a 	ret

00003818 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    3818:	defff604 	addi	sp,sp,-40
    381c:	dfc00915 	stw	ra,36(sp)
    3820:	df000815 	stw	fp,32(sp)
    3824:	df000804 	addi	fp,sp,32
    3828:	e13ffd15 	stw	r4,-12(fp)
    382c:	e17ffe15 	stw	r5,-8(fp)
    3830:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    3834:	00bfffc4 	movi	r2,-1
    3838:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    383c:	00bffb44 	movi	r2,-19
    3840:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    3844:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    3848:	01400034 	movhi	r5,0
    384c:	29576d04 	addi	r5,r5,23988
    3850:	e13ffd17 	ldw	r4,-12(fp)
    3854:	00034f80 	call	34f8 <alt_find_dev>
    3858:	e0bff815 	stw	r2,-32(fp)
    385c:	e0bff817 	ldw	r2,-32(fp)
    3860:	1000051e 	bne	r2,zero,3878 <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    3864:	e13ffd17 	ldw	r4,-12(fp)
    3868:	0003b9c0 	call	3b9c <alt_find_file>
    386c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    3870:	00800044 	movi	r2,1
    3874:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    3878:	e0bff817 	ldw	r2,-32(fp)
    387c:	10002926 	beq	r2,zero,3924 <open+0x10c>
  {
    if ((index = alt_get_fd (dev)) < 0)
    3880:	e13ff817 	ldw	r4,-32(fp)
    3884:	0003cb00 	call	3cb0 <alt_get_fd>
    3888:	e0bff915 	stw	r2,-28(fp)
    388c:	e0bff917 	ldw	r2,-28(fp)
    3890:	1000030e 	bge	r2,zero,38a0 <open+0x88>
    {
      status = index;
    3894:	e0bff917 	ldw	r2,-28(fp)
    3898:	e0bffa15 	stw	r2,-24(fp)
    389c:	00002306 	br	392c <open+0x114>
    }
    else
    {
      fd = &alt_fd_list[index];
    38a0:	e0bff917 	ldw	r2,-28(fp)
    38a4:	10c00324 	muli	r3,r2,12
    38a8:	00800034 	movhi	r2,0
    38ac:	10960104 	addi	r2,r2,22532
    38b0:	1885883a 	add	r2,r3,r2
    38b4:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    38b8:	e0fffe17 	ldw	r3,-8(fp)
    38bc:	00900034 	movhi	r2,16384
    38c0:	10bfffc4 	addi	r2,r2,-1
    38c4:	1886703a 	and	r3,r3,r2
    38c8:	e0bffc17 	ldw	r2,-16(fp)
    38cc:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    38d0:	e0bffb17 	ldw	r2,-20(fp)
    38d4:	1000051e 	bne	r2,zero,38ec <open+0xd4>
    38d8:	e13ffc17 	ldw	r4,-16(fp)
    38dc:	000374c0 	call	374c <alt_file_locked>
    38e0:	e0bffa15 	stw	r2,-24(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	10001016 	blt	r2,zero,392c <open+0x114>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    38ec:	e0bff817 	ldw	r2,-32(fp)
    38f0:	10800317 	ldw	r2,12(r2)
    38f4:	10000826 	beq	r2,zero,3918 <open+0x100>
    38f8:	e0bff817 	ldw	r2,-32(fp)
    38fc:	10800317 	ldw	r2,12(r2)
    3900:	e1ffff17 	ldw	r7,-4(fp)
    3904:	e1bffe17 	ldw	r6,-8(fp)
    3908:	e17ffd17 	ldw	r5,-12(fp)
    390c:	e13ffc17 	ldw	r4,-16(fp)
    3910:	103ee83a 	callr	r2
    3914:	00000106 	br	391c <open+0x104>
    3918:	0005883a 	mov	r2,zero
    391c:	e0bffa15 	stw	r2,-24(fp)
    3920:	00000206 	br	392c <open+0x114>
      }
    }
  }
  else
  {
    status = -ENODEV;
    3924:	00bffb44 	movi	r2,-19
    3928:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    392c:	e0bffa17 	ldw	r2,-24(fp)
    3930:	1000090e 	bge	r2,zero,3958 <open+0x140>
  {
    alt_release_fd (index);  
    3934:	e13ff917 	ldw	r4,-28(fp)
    3938:	00039700 	call	3970 <alt_release_fd>
    ALT_ERRNO = -status;
    393c:	00036fc0 	call	36fc <alt_get_errno>
    3940:	1007883a 	mov	r3,r2
    3944:	e0bffa17 	ldw	r2,-24(fp)
    3948:	0085c83a 	sub	r2,zero,r2
    394c:	18800015 	stw	r2,0(r3)
    return -1;
    3950:	00bfffc4 	movi	r2,-1
    3954:	00000106 	br	395c <open+0x144>
  }
  
  /* return the reference upon success */

  return index;
    3958:	e0bff917 	ldw	r2,-28(fp)
}
    395c:	e037883a 	mov	sp,fp
    3960:	dfc00117 	ldw	ra,4(sp)
    3964:	df000017 	ldw	fp,0(sp)
    3968:	dec00204 	addi	sp,sp,8
    396c:	f800283a 	ret

00003970 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    3970:	defffe04 	addi	sp,sp,-8
    3974:	df000115 	stw	fp,4(sp)
    3978:	df000104 	addi	fp,sp,4
    397c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    3980:	e0bfff17 	ldw	r2,-4(fp)
    3984:	108000d0 	cmplti	r2,r2,3
    3988:	10000d1e 	bne	r2,zero,39c0 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    398c:	00800034 	movhi	r2,0
    3990:	10960104 	addi	r2,r2,22532
    3994:	e0ffff17 	ldw	r3,-4(fp)
    3998:	18c00324 	muli	r3,r3,12
    399c:	10c5883a 	add	r2,r2,r3
    39a0:	10800204 	addi	r2,r2,8
    39a4:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    39a8:	00800034 	movhi	r2,0
    39ac:	10960104 	addi	r2,r2,22532
    39b0:	e0ffff17 	ldw	r3,-4(fp)
    39b4:	18c00324 	muli	r3,r3,12
    39b8:	10c5883a 	add	r2,r2,r3
    39bc:	10000015 	stw	zero,0(r2)
  }
}
    39c0:	0001883a 	nop
    39c4:	e037883a 	mov	sp,fp
    39c8:	df000017 	ldw	fp,0(sp)
    39cc:	dec00104 	addi	sp,sp,4
    39d0:	f800283a 	ret

000039d4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    39d4:	defffa04 	addi	sp,sp,-24
    39d8:	df000515 	stw	fp,20(sp)
    39dc:	df000504 	addi	fp,sp,20
    39e0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    39e4:	0005303a 	rdctl	r2,status
    39e8:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    39ec:	e0fffc17 	ldw	r3,-16(fp)
    39f0:	00bfff84 	movi	r2,-2
    39f4:	1884703a 	and	r2,r3,r2
    39f8:	1001703a 	wrctl	status,r2
  
  return context;
    39fc:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    3a00:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    3a04:	e0bfff17 	ldw	r2,-4(fp)
    3a08:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    3a0c:	e0bffd17 	ldw	r2,-12(fp)
    3a10:	10800017 	ldw	r2,0(r2)
    3a14:	e0fffd17 	ldw	r3,-12(fp)
    3a18:	18c00117 	ldw	r3,4(r3)
    3a1c:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    3a20:	e0bffd17 	ldw	r2,-12(fp)
    3a24:	10800117 	ldw	r2,4(r2)
    3a28:	e0fffd17 	ldw	r3,-12(fp)
    3a2c:	18c00017 	ldw	r3,0(r3)
    3a30:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    3a34:	e0bffd17 	ldw	r2,-12(fp)
    3a38:	e0fffd17 	ldw	r3,-12(fp)
    3a3c:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    3a40:	e0bffd17 	ldw	r2,-12(fp)
    3a44:	e0fffd17 	ldw	r3,-12(fp)
    3a48:	10c00015 	stw	r3,0(r2)
    3a4c:	e0bffb17 	ldw	r2,-20(fp)
    3a50:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3a54:	e0bffe17 	ldw	r2,-8(fp)
    3a58:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    3a5c:	0001883a 	nop
    3a60:	e037883a 	mov	sp,fp
    3a64:	df000017 	ldw	fp,0(sp)
    3a68:	dec00104 	addi	sp,sp,4
    3a6c:	f800283a 	ret

00003a70 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    3a70:	defffb04 	addi	sp,sp,-20
    3a74:	dfc00415 	stw	ra,16(sp)
    3a78:	df000315 	stw	fp,12(sp)
    3a7c:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    3a80:	d0a00717 	ldw	r2,-32740(gp)
    3a84:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    3a88:	d0a67717 	ldw	r2,-26148(gp)
    3a8c:	10800044 	addi	r2,r2,1
    3a90:	d0a67715 	stw	r2,-26148(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    3a94:	00002e06 	br	3b50 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    3a98:	e0bffd17 	ldw	r2,-12(fp)
    3a9c:	10800017 	ldw	r2,0(r2)
    3aa0:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    3aa4:	e0bffd17 	ldw	r2,-12(fp)
    3aa8:	10800403 	ldbu	r2,16(r2)
    3aac:	10803fcc 	andi	r2,r2,255
    3ab0:	10000426 	beq	r2,zero,3ac4 <alt_tick+0x54>
    3ab4:	d0a67717 	ldw	r2,-26148(gp)
    3ab8:	1000021e 	bne	r2,zero,3ac4 <alt_tick+0x54>
    {
      alarm->rollover = 0;
    3abc:	e0bffd17 	ldw	r2,-12(fp)
    3ac0:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    3ac4:	e0bffd17 	ldw	r2,-12(fp)
    3ac8:	10800217 	ldw	r2,8(r2)
    3acc:	d0e67717 	ldw	r3,-26148(gp)
    3ad0:	18801d36 	bltu	r3,r2,3b48 <alt_tick+0xd8>
    3ad4:	e0bffd17 	ldw	r2,-12(fp)
    3ad8:	10800403 	ldbu	r2,16(r2)
    3adc:	10803fcc 	andi	r2,r2,255
    3ae0:	1000191e 	bne	r2,zero,3b48 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    3ae4:	e0bffd17 	ldw	r2,-12(fp)
    3ae8:	10800317 	ldw	r2,12(r2)
    3aec:	e0fffd17 	ldw	r3,-12(fp)
    3af0:	18c00517 	ldw	r3,20(r3)
    3af4:	1809883a 	mov	r4,r3
    3af8:	103ee83a 	callr	r2
    3afc:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    3b00:	e0bfff17 	ldw	r2,-4(fp)
    3b04:	1000031e 	bne	r2,zero,3b14 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    3b08:	e13ffd17 	ldw	r4,-12(fp)
    3b0c:	00039d40 	call	39d4 <alt_alarm_stop>
    3b10:	00000d06 	br	3b48 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    3b14:	e0bffd17 	ldw	r2,-12(fp)
    3b18:	10c00217 	ldw	r3,8(r2)
    3b1c:	e0bfff17 	ldw	r2,-4(fp)
    3b20:	1887883a 	add	r3,r3,r2
    3b24:	e0bffd17 	ldw	r2,-12(fp)
    3b28:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    3b2c:	e0bffd17 	ldw	r2,-12(fp)
    3b30:	10c00217 	ldw	r3,8(r2)
    3b34:	d0a67717 	ldw	r2,-26148(gp)
    3b38:	1880032e 	bgeu	r3,r2,3b48 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    3b3c:	e0bffd17 	ldw	r2,-12(fp)
    3b40:	00c00044 	movi	r3,1
    3b44:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    3b48:	e0bffe17 	ldw	r2,-8(fp)
    3b4c:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    3b50:	e0fffd17 	ldw	r3,-12(fp)
    3b54:	d0a00704 	addi	r2,gp,-32740
    3b58:	18bfcf1e 	bne	r3,r2,3a98 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003a98>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    3b5c:	0001883a 	nop
}
    3b60:	0001883a 	nop
    3b64:	e037883a 	mov	sp,fp
    3b68:	dfc00117 	ldw	ra,4(sp)
    3b6c:	df000017 	ldw	fp,0(sp)
    3b70:	dec00204 	addi	sp,sp,8
    3b74:	f800283a 	ret

00003b78 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    3b78:	deffff04 	addi	sp,sp,-4
    3b7c:	df000015 	stw	fp,0(sp)
    3b80:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    3b84:	000170fa 	wrctl	ienable,zero
}
    3b88:	0001883a 	nop
    3b8c:	e037883a 	mov	sp,fp
    3b90:	df000017 	ldw	fp,0(sp)
    3b94:	dec00104 	addi	sp,sp,4
    3b98:	f800283a 	ret

00003b9c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    3b9c:	defffb04 	addi	sp,sp,-20
    3ba0:	dfc00415 	stw	ra,16(sp)
    3ba4:	df000315 	stw	fp,12(sp)
    3ba8:	df000304 	addi	fp,sp,12
    3bac:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    3bb0:	00800034 	movhi	r2,0
    3bb4:	10976b04 	addi	r2,r2,23980
    3bb8:	10800017 	ldw	r2,0(r2)
    3bbc:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    3bc0:	00003106 	br	3c88 <alt_find_file+0xec>
  {
    len = strlen(next->name);
    3bc4:	e0bffd17 	ldw	r2,-12(fp)
    3bc8:	10800217 	ldw	r2,8(r2)
    3bcc:	1009883a 	mov	r4,r2
    3bd0:	0003f580 	call	3f58 <strlen>
    3bd4:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    3bd8:	e0bffd17 	ldw	r2,-12(fp)
    3bdc:	10c00217 	ldw	r3,8(r2)
    3be0:	e0bffe17 	ldw	r2,-8(fp)
    3be4:	10bfffc4 	addi	r2,r2,-1
    3be8:	1885883a 	add	r2,r3,r2
    3bec:	10800003 	ldbu	r2,0(r2)
    3bf0:	10803fcc 	andi	r2,r2,255
    3bf4:	1080201c 	xori	r2,r2,128
    3bf8:	10bfe004 	addi	r2,r2,-128
    3bfc:	10800bd8 	cmpnei	r2,r2,47
    3c00:	1000031e 	bne	r2,zero,3c10 <alt_find_file+0x74>
    {
      len -= 1;
    3c04:	e0bffe17 	ldw	r2,-8(fp)
    3c08:	10bfffc4 	addi	r2,r2,-1
    3c0c:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    3c10:	e0bffe17 	ldw	r2,-8(fp)
    3c14:	e0ffff17 	ldw	r3,-4(fp)
    3c18:	1885883a 	add	r2,r3,r2
    3c1c:	10800003 	ldbu	r2,0(r2)
    3c20:	10803fcc 	andi	r2,r2,255
    3c24:	1080201c 	xori	r2,r2,128
    3c28:	10bfe004 	addi	r2,r2,-128
    3c2c:	10800be0 	cmpeqi	r2,r2,47
    3c30:	1000081e 	bne	r2,zero,3c54 <alt_find_file+0xb8>
    3c34:	e0bffe17 	ldw	r2,-8(fp)
    3c38:	e0ffff17 	ldw	r3,-4(fp)
    3c3c:	1885883a 	add	r2,r3,r2
    3c40:	10800003 	ldbu	r2,0(r2)
    3c44:	10803fcc 	andi	r2,r2,255
    3c48:	1080201c 	xori	r2,r2,128
    3c4c:	10bfe004 	addi	r2,r2,-128
    3c50:	10000a1e 	bne	r2,zero,3c7c <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    3c54:	e0bffd17 	ldw	r2,-12(fp)
    3c58:	10800217 	ldw	r2,8(r2)
    3c5c:	e0fffe17 	ldw	r3,-8(fp)
    3c60:	180d883a 	mov	r6,r3
    3c64:	e17fff17 	ldw	r5,-4(fp)
    3c68:	1009883a 	mov	r4,r2
    3c6c:	0003edc0 	call	3edc <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    3c70:	1000021e 	bne	r2,zero,3c7c <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    3c74:	e0bffd17 	ldw	r2,-12(fp)
    3c78:	00000806 	br	3c9c <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
    3c7c:	e0bffd17 	ldw	r2,-12(fp)
    3c80:	10800017 	ldw	r2,0(r2)
    3c84:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    3c88:	e0fffd17 	ldw	r3,-12(fp)
    3c8c:	00800034 	movhi	r2,0
    3c90:	10976b04 	addi	r2,r2,23980
    3c94:	18bfcb1e 	bne	r3,r2,3bc4 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003bc4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    3c98:	0005883a 	mov	r2,zero
}
    3c9c:	e037883a 	mov	sp,fp
    3ca0:	dfc00117 	ldw	ra,4(sp)
    3ca4:	df000017 	ldw	fp,0(sp)
    3ca8:	dec00204 	addi	sp,sp,8
    3cac:	f800283a 	ret

00003cb0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    3cb0:	defffc04 	addi	sp,sp,-16
    3cb4:	df000315 	stw	fp,12(sp)
    3cb8:	df000304 	addi	fp,sp,12
    3cbc:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    3cc0:	00bffa04 	movi	r2,-24
    3cc4:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    3cc8:	e03ffd15 	stw	zero,-12(fp)
    3ccc:	00001d06 	br	3d44 <alt_get_fd+0x94>
  {
    if (!alt_fd_list[i].dev)
    3cd0:	00800034 	movhi	r2,0
    3cd4:	10960104 	addi	r2,r2,22532
    3cd8:	e0fffd17 	ldw	r3,-12(fp)
    3cdc:	18c00324 	muli	r3,r3,12
    3ce0:	10c5883a 	add	r2,r2,r3
    3ce4:	10800017 	ldw	r2,0(r2)
    3ce8:	1000131e 	bne	r2,zero,3d38 <alt_get_fd+0x88>
    {
      alt_fd_list[i].dev = dev;
    3cec:	00800034 	movhi	r2,0
    3cf0:	10960104 	addi	r2,r2,22532
    3cf4:	e0fffd17 	ldw	r3,-12(fp)
    3cf8:	18c00324 	muli	r3,r3,12
    3cfc:	10c5883a 	add	r2,r2,r3
    3d00:	e0ffff17 	ldw	r3,-4(fp)
    3d04:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    3d08:	00800034 	movhi	r2,0
    3d0c:	10976f04 	addi	r2,r2,23996
    3d10:	10c00017 	ldw	r3,0(r2)
    3d14:	e0bffd17 	ldw	r2,-12(fp)
    3d18:	1880040e 	bge	r3,r2,3d2c <alt_get_fd+0x7c>
      {
        alt_max_fd = i;
    3d1c:	00800034 	movhi	r2,0
    3d20:	10976f04 	addi	r2,r2,23996
    3d24:	e0fffd17 	ldw	r3,-12(fp)
    3d28:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
    3d2c:	e0bffd17 	ldw	r2,-12(fp)
    3d30:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
    3d34:	00000606 	br	3d50 <alt_get_fd+0xa0>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    3d38:	e0bffd17 	ldw	r2,-12(fp)
    3d3c:	10800044 	addi	r2,r2,1
    3d40:	e0bffd15 	stw	r2,-12(fp)
    3d44:	e0bffd17 	ldw	r2,-12(fp)
    3d48:	10800810 	cmplti	r2,r2,32
    3d4c:	103fe01e 	bne	r2,zero,3cd0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003cd0>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    3d50:	e0bffe17 	ldw	r2,-8(fp)
}
    3d54:	e037883a 	mov	sp,fp
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00104 	addi	sp,sp,4
    3d60:	f800283a 	ret

00003d64 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    3d64:	defffb04 	addi	sp,sp,-20
    3d68:	df000415 	stw	fp,16(sp)
    3d6c:	df000404 	addi	fp,sp,16
    3d70:	e13ffe15 	stw	r4,-8(fp)
    3d74:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10840070 	cmpltui	r2,r2,4097
    3d80:	1000021e 	bne	r2,zero,3d8c <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    3d84:	00840004 	movi	r2,4096
    3d88:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    3d8c:	e0fffe17 	ldw	r3,-8(fp)
    3d90:	e0bfff17 	ldw	r2,-4(fp)
    3d94:	1885883a 	add	r2,r3,r2
    3d98:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    3d9c:	e0bffe17 	ldw	r2,-8(fp)
    3da0:	e0bffc15 	stw	r2,-16(fp)
    3da4:	00000506 	br	3dbc <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    3da8:	e0bffc17 	ldw	r2,-16(fp)
    3dac:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    3db0:	e0bffc17 	ldw	r2,-16(fp)
    3db4:	10800804 	addi	r2,r2,32
    3db8:	e0bffc15 	stw	r2,-16(fp)
    3dbc:	e0fffc17 	ldw	r3,-16(fp)
    3dc0:	e0bffd17 	ldw	r2,-12(fp)
    3dc4:	18bff836 	bltu	r3,r2,3da8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003da8>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    3dc8:	e0bffe17 	ldw	r2,-8(fp)
    3dcc:	108007cc 	andi	r2,r2,31
    3dd0:	10000226 	beq	r2,zero,3ddc <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    3dd4:	e0bffc17 	ldw	r2,-16(fp)
    3dd8:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    3ddc:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    3de0:	0001883a 	nop
    3de4:	e037883a 	mov	sp,fp
    3de8:	df000017 	ldw	fp,0(sp)
    3dec:	dec00104 	addi	sp,sp,4
    3df0:	f800283a 	ret

00003df4 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
    3df4:	defffe04 	addi	sp,sp,-8
    3df8:	df000115 	stw	fp,4(sp)
    3dfc:	df000104 	addi	fp,sp,4
    3e00:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
    3e04:	e0bfff17 	ldw	r2,-4(fp)
    3e08:	10bffe84 	addi	r2,r2,-6
    3e0c:	10c00428 	cmpgeui	r3,r2,16
    3e10:	18001a1e 	bne	r3,zero,3e7c <alt_exception_cause_generated_bad_addr+0x88>
    3e14:	100690ba 	slli	r3,r2,2
    3e18:	00800034 	movhi	r2,0
    3e1c:	108f8b04 	addi	r2,r2,15916
    3e20:	1885883a 	add	r2,r3,r2
    3e24:	10800017 	ldw	r2,0(r2)
    3e28:	1000683a 	jmp	r2
    3e2c:	00003e6c 	andhi	zero,zero,249
    3e30:	00003e6c 	andhi	zero,zero,249
    3e34:	00003e7c 	xorhi	zero,zero,249
    3e38:	00003e7c 	xorhi	zero,zero,249
    3e3c:	00003e7c 	xorhi	zero,zero,249
    3e40:	00003e6c 	andhi	zero,zero,249
    3e44:	00003e74 	movhi	zero,249
    3e48:	00003e7c 	xorhi	zero,zero,249
    3e4c:	00003e6c 	andhi	zero,zero,249
    3e50:	00003e6c 	andhi	zero,zero,249
    3e54:	00003e7c 	xorhi	zero,zero,249
    3e58:	00003e6c 	andhi	zero,zero,249
    3e5c:	00003e74 	movhi	zero,249
    3e60:	00003e7c 	xorhi	zero,zero,249
    3e64:	00003e7c 	xorhi	zero,zero,249
    3e68:	00003e6c 	andhi	zero,zero,249
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
    3e6c:	00800044 	movi	r2,1
    3e70:	00000306 	br	3e80 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
    3e74:	0005883a 	mov	r2,zero
    3e78:	00000106 	br	3e80 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
    3e7c:	0005883a 	mov	r2,zero
  }
}
    3e80:	e037883a 	mov	sp,fp
    3e84:	df000017 	ldw	fp,0(sp)
    3e88:	dec00104 	addi	sp,sp,4
    3e8c:	f800283a 	ret

00003e90 <atexit>:
    3e90:	200b883a 	mov	r5,r4
    3e94:	000f883a 	mov	r7,zero
    3e98:	000d883a 	mov	r6,zero
    3e9c:	0009883a 	mov	r4,zero
    3ea0:	0003ff01 	jmpi	3ff0 <__register_exitproc>

00003ea4 <exit>:
    3ea4:	defffe04 	addi	sp,sp,-8
    3ea8:	000b883a 	mov	r5,zero
    3eac:	dc000015 	stw	r16,0(sp)
    3eb0:	dfc00115 	stw	ra,4(sp)
    3eb4:	2021883a 	mov	r16,r4
    3eb8:	00041080 	call	4108 <__call_exitprocs>
    3ebc:	00800034 	movhi	r2,0
    3ec0:	10977304 	addi	r2,r2,24012
    3ec4:	11000017 	ldw	r4,0(r2)
    3ec8:	20800f17 	ldw	r2,60(r4)
    3ecc:	10000126 	beq	r2,zero,3ed4 <exit+0x30>
    3ed0:	103ee83a 	callr	r2
    3ed4:	8009883a 	mov	r4,r16
    3ed8:	00042880 	call	4288 <_exit>

00003edc <memcmp>:
    3edc:	01c000c4 	movi	r7,3
    3ee0:	3980192e 	bgeu	r7,r6,3f48 <memcmp+0x6c>
    3ee4:	2144b03a 	or	r2,r4,r5
    3ee8:	11c4703a 	and	r2,r2,r7
    3eec:	10000f26 	beq	r2,zero,3f2c <memcmp+0x50>
    3ef0:	20800003 	ldbu	r2,0(r4)
    3ef4:	28c00003 	ldbu	r3,0(r5)
    3ef8:	10c0151e 	bne	r2,r3,3f50 <memcmp+0x74>
    3efc:	31bfff84 	addi	r6,r6,-2
    3f00:	01ffffc4 	movi	r7,-1
    3f04:	00000406 	br	3f18 <memcmp+0x3c>
    3f08:	20800003 	ldbu	r2,0(r4)
    3f0c:	28c00003 	ldbu	r3,0(r5)
    3f10:	31bfffc4 	addi	r6,r6,-1
    3f14:	10c00e1e 	bne	r2,r3,3f50 <memcmp+0x74>
    3f18:	21000044 	addi	r4,r4,1
    3f1c:	29400044 	addi	r5,r5,1
    3f20:	31fff91e 	bne	r6,r7,3f08 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003f08>
    3f24:	0005883a 	mov	r2,zero
    3f28:	f800283a 	ret
    3f2c:	20c00017 	ldw	r3,0(r4)
    3f30:	28800017 	ldw	r2,0(r5)
    3f34:	18bfee1e 	bne	r3,r2,3ef0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003ef0>
    3f38:	31bfff04 	addi	r6,r6,-4
    3f3c:	21000104 	addi	r4,r4,4
    3f40:	29400104 	addi	r5,r5,4
    3f44:	39bff936 	bltu	r7,r6,3f2c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003f2c>
    3f48:	303fe91e 	bne	r6,zero,3ef0 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003ef0>
    3f4c:	003ff506 	br	3f24 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003f24>
    3f50:	10c5c83a 	sub	r2,r2,r3
    3f54:	f800283a 	ret

00003f58 <strlen>:
    3f58:	208000cc 	andi	r2,r4,3
    3f5c:	10002026 	beq	r2,zero,3fe0 <strlen+0x88>
    3f60:	20800007 	ldb	r2,0(r4)
    3f64:	10002026 	beq	r2,zero,3fe8 <strlen+0x90>
    3f68:	2005883a 	mov	r2,r4
    3f6c:	00000206 	br	3f78 <strlen+0x20>
    3f70:	10c00007 	ldb	r3,0(r2)
    3f74:	18001826 	beq	r3,zero,3fd8 <strlen+0x80>
    3f78:	10800044 	addi	r2,r2,1
    3f7c:	10c000cc 	andi	r3,r2,3
    3f80:	183ffb1e 	bne	r3,zero,3f70 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003f70>
    3f84:	10c00017 	ldw	r3,0(r2)
    3f88:	01ffbff4 	movhi	r7,65279
    3f8c:	39ffbfc4 	addi	r7,r7,-257
    3f90:	00ca303a 	nor	r5,zero,r3
    3f94:	01a02074 	movhi	r6,32897
    3f98:	19c7883a 	add	r3,r3,r7
    3f9c:	31a02004 	addi	r6,r6,-32640
    3fa0:	1946703a 	and	r3,r3,r5
    3fa4:	1986703a 	and	r3,r3,r6
    3fa8:	1800091e 	bne	r3,zero,3fd0 <strlen+0x78>
    3fac:	10800104 	addi	r2,r2,4
    3fb0:	10c00017 	ldw	r3,0(r2)
    3fb4:	19cb883a 	add	r5,r3,r7
    3fb8:	00c6303a 	nor	r3,zero,r3
    3fbc:	28c6703a 	and	r3,r5,r3
    3fc0:	1986703a 	and	r3,r3,r6
    3fc4:	183ff926 	beq	r3,zero,3fac <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003fac>
    3fc8:	00000106 	br	3fd0 <strlen+0x78>
    3fcc:	10800044 	addi	r2,r2,1
    3fd0:	10c00007 	ldb	r3,0(r2)
    3fd4:	183ffd1e 	bne	r3,zero,3fcc <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003fcc>
    3fd8:	1105c83a 	sub	r2,r2,r4
    3fdc:	f800283a 	ret
    3fe0:	2005883a 	mov	r2,r4
    3fe4:	003fe706 	br	3f84 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7003f84>
    3fe8:	0005883a 	mov	r2,zero
    3fec:	f800283a 	ret

00003ff0 <__register_exitproc>:
    3ff0:	defffa04 	addi	sp,sp,-24
    3ff4:	dc000315 	stw	r16,12(sp)
    3ff8:	04000034 	movhi	r16,0
    3ffc:	84177304 	addi	r16,r16,24012
    4000:	80c00017 	ldw	r3,0(r16)
    4004:	dc400415 	stw	r17,16(sp)
    4008:	dfc00515 	stw	ra,20(sp)
    400c:	18805217 	ldw	r2,328(r3)
    4010:	2023883a 	mov	r17,r4
    4014:	10003726 	beq	r2,zero,40f4 <__register_exitproc+0x104>
    4018:	10c00117 	ldw	r3,4(r2)
    401c:	010007c4 	movi	r4,31
    4020:	20c00e16 	blt	r4,r3,405c <__register_exitproc+0x6c>
    4024:	1a000044 	addi	r8,r3,1
    4028:	8800221e 	bne	r17,zero,40b4 <__register_exitproc+0xc4>
    402c:	18c00084 	addi	r3,r3,2
    4030:	18c7883a 	add	r3,r3,r3
    4034:	18c7883a 	add	r3,r3,r3
    4038:	12000115 	stw	r8,4(r2)
    403c:	10c7883a 	add	r3,r2,r3
    4040:	19400015 	stw	r5,0(r3)
    4044:	0005883a 	mov	r2,zero
    4048:	dfc00517 	ldw	ra,20(sp)
    404c:	dc400417 	ldw	r17,16(sp)
    4050:	dc000317 	ldw	r16,12(sp)
    4054:	dec00604 	addi	sp,sp,24
    4058:	f800283a 	ret
    405c:	00800034 	movhi	r2,0
    4060:	10800004 	addi	r2,r2,0
    4064:	10002626 	beq	r2,zero,4100 <__register_exitproc+0x110>
    4068:	01006404 	movi	r4,400
    406c:	d9400015 	stw	r5,0(sp)
    4070:	d9800115 	stw	r6,4(sp)
    4074:	d9c00215 	stw	r7,8(sp)
    4078:	00000000 	call	0 <__reset>
    407c:	d9400017 	ldw	r5,0(sp)
    4080:	d9800117 	ldw	r6,4(sp)
    4084:	d9c00217 	ldw	r7,8(sp)
    4088:	10001d26 	beq	r2,zero,4100 <__register_exitproc+0x110>
    408c:	81000017 	ldw	r4,0(r16)
    4090:	10000115 	stw	zero,4(r2)
    4094:	02000044 	movi	r8,1
    4098:	22405217 	ldw	r9,328(r4)
    409c:	0007883a 	mov	r3,zero
    40a0:	12400015 	stw	r9,0(r2)
    40a4:	20805215 	stw	r2,328(r4)
    40a8:	10006215 	stw	zero,392(r2)
    40ac:	10006315 	stw	zero,396(r2)
    40b0:	883fde26 	beq	r17,zero,402c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700402c>
    40b4:	18c9883a 	add	r4,r3,r3
    40b8:	2109883a 	add	r4,r4,r4
    40bc:	1109883a 	add	r4,r2,r4
    40c0:	21802215 	stw	r6,136(r4)
    40c4:	01800044 	movi	r6,1
    40c8:	12406217 	ldw	r9,392(r2)
    40cc:	30cc983a 	sll	r6,r6,r3
    40d0:	4992b03a 	or	r9,r9,r6
    40d4:	12406215 	stw	r9,392(r2)
    40d8:	21c04215 	stw	r7,264(r4)
    40dc:	01000084 	movi	r4,2
    40e0:	893fd21e 	bne	r17,r4,402c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700402c>
    40e4:	11006317 	ldw	r4,396(r2)
    40e8:	218cb03a 	or	r6,r4,r6
    40ec:	11806315 	stw	r6,396(r2)
    40f0:	003fce06 	br	402c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700402c>
    40f4:	18805304 	addi	r2,r3,332
    40f8:	18805215 	stw	r2,328(r3)
    40fc:	003fc606 	br	4018 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7004018>
    4100:	00bfffc4 	movi	r2,-1
    4104:	003fd006 	br	4048 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7004048>

00004108 <__call_exitprocs>:
    4108:	defff504 	addi	sp,sp,-44
    410c:	df000915 	stw	fp,36(sp)
    4110:	dd400615 	stw	r21,24(sp)
    4114:	dc800315 	stw	r18,12(sp)
    4118:	dfc00a15 	stw	ra,40(sp)
    411c:	ddc00815 	stw	r23,32(sp)
    4120:	dd800715 	stw	r22,28(sp)
    4124:	dd000515 	stw	r20,20(sp)
    4128:	dcc00415 	stw	r19,16(sp)
    412c:	dc400215 	stw	r17,8(sp)
    4130:	dc000115 	stw	r16,4(sp)
    4134:	d9000015 	stw	r4,0(sp)
    4138:	2839883a 	mov	fp,r5
    413c:	04800044 	movi	r18,1
    4140:	057fffc4 	movi	r21,-1
    4144:	00800034 	movhi	r2,0
    4148:	10977304 	addi	r2,r2,24012
    414c:	12000017 	ldw	r8,0(r2)
    4150:	45005217 	ldw	r20,328(r8)
    4154:	44c05204 	addi	r19,r8,328
    4158:	a0001c26 	beq	r20,zero,41cc <__call_exitprocs+0xc4>
    415c:	a0800117 	ldw	r2,4(r20)
    4160:	15ffffc4 	addi	r23,r2,-1
    4164:	b8000d16 	blt	r23,zero,419c <__call_exitprocs+0x94>
    4168:	14000044 	addi	r16,r2,1
    416c:	8421883a 	add	r16,r16,r16
    4170:	8421883a 	add	r16,r16,r16
    4174:	84402004 	addi	r17,r16,128
    4178:	a463883a 	add	r17,r20,r17
    417c:	a421883a 	add	r16,r20,r16
    4180:	e0001e26 	beq	fp,zero,41fc <__call_exitprocs+0xf4>
    4184:	80804017 	ldw	r2,256(r16)
    4188:	e0801c26 	beq	fp,r2,41fc <__call_exitprocs+0xf4>
    418c:	bdffffc4 	addi	r23,r23,-1
    4190:	843fff04 	addi	r16,r16,-4
    4194:	8c7fff04 	addi	r17,r17,-4
    4198:	bd7ff91e 	bne	r23,r21,4180 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7004180>
    419c:	00800034 	movhi	r2,0
    41a0:	10800004 	addi	r2,r2,0
    41a4:	10000926 	beq	r2,zero,41cc <__call_exitprocs+0xc4>
    41a8:	a0800117 	ldw	r2,4(r20)
    41ac:	1000301e 	bne	r2,zero,4270 <__call_exitprocs+0x168>
    41b0:	a0800017 	ldw	r2,0(r20)
    41b4:	10003226 	beq	r2,zero,4280 <__call_exitprocs+0x178>
    41b8:	a009883a 	mov	r4,r20
    41bc:	98800015 	stw	r2,0(r19)
    41c0:	00000000 	call	0 <__reset>
    41c4:	9d000017 	ldw	r20,0(r19)
    41c8:	a03fe41e 	bne	r20,zero,415c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700415c>
    41cc:	dfc00a17 	ldw	ra,40(sp)
    41d0:	df000917 	ldw	fp,36(sp)
    41d4:	ddc00817 	ldw	r23,32(sp)
    41d8:	dd800717 	ldw	r22,28(sp)
    41dc:	dd400617 	ldw	r21,24(sp)
    41e0:	dd000517 	ldw	r20,20(sp)
    41e4:	dcc00417 	ldw	r19,16(sp)
    41e8:	dc800317 	ldw	r18,12(sp)
    41ec:	dc400217 	ldw	r17,8(sp)
    41f0:	dc000117 	ldw	r16,4(sp)
    41f4:	dec00b04 	addi	sp,sp,44
    41f8:	f800283a 	ret
    41fc:	a0800117 	ldw	r2,4(r20)
    4200:	80c00017 	ldw	r3,0(r16)
    4204:	10bfffc4 	addi	r2,r2,-1
    4208:	15c01426 	beq	r2,r23,425c <__call_exitprocs+0x154>
    420c:	80000015 	stw	zero,0(r16)
    4210:	183fde26 	beq	r3,zero,418c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700418c>
    4214:	95c8983a 	sll	r4,r18,r23
    4218:	a0806217 	ldw	r2,392(r20)
    421c:	a5800117 	ldw	r22,4(r20)
    4220:	2084703a 	and	r2,r4,r2
    4224:	10000b26 	beq	r2,zero,4254 <__call_exitprocs+0x14c>
    4228:	a0806317 	ldw	r2,396(r20)
    422c:	2088703a 	and	r4,r4,r2
    4230:	20000c1e 	bne	r4,zero,4264 <__call_exitprocs+0x15c>
    4234:	89400017 	ldw	r5,0(r17)
    4238:	d9000017 	ldw	r4,0(sp)
    423c:	183ee83a 	callr	r3
    4240:	a0800117 	ldw	r2,4(r20)
    4244:	15bfbf1e 	bne	r2,r22,4144 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7004144>
    4248:	98800017 	ldw	r2,0(r19)
    424c:	153fcf26 	beq	r2,r20,418c <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf700418c>
    4250:	003fbc06 	br	4144 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7004144>
    4254:	183ee83a 	callr	r3
    4258:	003ff906 	br	4240 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7004240>
    425c:	a5c00115 	stw	r23,4(r20)
    4260:	003feb06 	br	4210 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7004210>
    4264:	89000017 	ldw	r4,0(r17)
    4268:	183ee83a 	callr	r3
    426c:	003ff406 	br	4240 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7004240>
    4270:	a0800017 	ldw	r2,0(r20)
    4274:	a027883a 	mov	r19,r20
    4278:	1029883a 	mov	r20,r2
    427c:	003fb606 	br	4158 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7004158>
    4280:	0005883a 	mov	r2,zero
    4284:	003ffb06 	br	4274 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf7004274>

00004288 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    4288:	defffd04 	addi	sp,sp,-12
    428c:	df000215 	stw	fp,8(sp)
    4290:	df000204 	addi	fp,sp,8
    4294:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    4298:	0001883a 	nop
    429c:	e0bfff17 	ldw	r2,-4(fp)
    42a0:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
    42a4:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    42a8:	10000226 	beq	r2,zero,42b4 <_exit+0x2c>
    ALT_SIM_FAIL();
    42ac:	002af070 	cmpltui	zero,zero,43969
    42b0:	00000106 	br	42b8 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
    42b4:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    42b8:	003fff06 	br	42b8 <__alt_mem_VGA_Subsystem_Char_Buf_Subsystem_Onchip_SRAM+0xf70042b8>
