
WB_AWEAR_proj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001173c  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000181c  08011880  08011880  00021880  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801309c  0801309c  0002309c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080130a4  080130a4  000230a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080130a8  080130a8  000230a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001ec  20000008  080130ac  00030008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 MB_MEM2       00000883  200001f4  08013298  000301f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 BLE_DRIVER_CONTEXT 00000035  20000a78  08013b1b  00030a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 SYSTEM_DRIVER_CONTEXT 00000011  20000ab0  08013b50  00030ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00001888  20000ac4  08013b61  00030ac4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000234c  08013b61  0003234c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030ac1  2**0
                  CONTENTS, READONLY
 13 MAPPING_TABLE 00000028  20030000  20030000  00040000  2**2
                  ALLOC
 14 MB_MEM1       000001bb  20030028  20030028  00040000  2**2
                  ALLOC
 15 .debug_info   00037d62  00000000  00000000  00030af1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00006fee  00000000  00000000  00068853  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003048  00000000  00000000  0006f848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_ranges 00002d48  00000000  00000000  00072890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002f9d8  00000000  00000000  000755d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   000380bd  00000000  00000000  000a4fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00100d22  00000000  00000000  000dd06d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000050  00000000  00000000  001ddd8f  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000dc08  00000000  00000000  001ddde0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000ac4 	.word	0x20000ac4
 800015c:	00000000 	.word	0x00000000
 8000160:	08011864 	.word	0x08011864

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000ac8 	.word	0x20000ac8
 800017c:	08011864 	.word	0x08011864

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b6c:	f000 b974 	b.w	8000e58 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	4604      	mov	r4, r0
 8000b90:	468e      	mov	lr, r1
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d14d      	bne.n	8000c32 <__udivmoddi4+0xaa>
 8000b96:	428a      	cmp	r2, r1
 8000b98:	4694      	mov	ip, r2
 8000b9a:	d969      	bls.n	8000c70 <__udivmoddi4+0xe8>
 8000b9c:	fab2 f282 	clz	r2, r2
 8000ba0:	b152      	cbz	r2, 8000bb8 <__udivmoddi4+0x30>
 8000ba2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ba6:	f1c2 0120 	rsb	r1, r2, #32
 8000baa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000bb6:	4094      	lsls	r4, r2
 8000bb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bbc:	0c21      	lsrs	r1, r4, #16
 8000bbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000bc2:	fa1f f78c 	uxth.w	r7, ip
 8000bc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000bca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bce:	fb06 f107 	mul.w	r1, r6, r7
 8000bd2:	4299      	cmp	r1, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x64>
 8000bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bda:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000bde:	f080 811f 	bcs.w	8000e20 <__udivmoddi4+0x298>
 8000be2:	4299      	cmp	r1, r3
 8000be4:	f240 811c 	bls.w	8000e20 <__udivmoddi4+0x298>
 8000be8:	3e02      	subs	r6, #2
 8000bea:	4463      	add	r3, ip
 8000bec:	1a5b      	subs	r3, r3, r1
 8000bee:	b2a4      	uxth	r4, r4
 8000bf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000bf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bfc:	fb00 f707 	mul.w	r7, r0, r7
 8000c00:	42a7      	cmp	r7, r4
 8000c02:	d90a      	bls.n	8000c1a <__udivmoddi4+0x92>
 8000c04:	eb1c 0404 	adds.w	r4, ip, r4
 8000c08:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c0c:	f080 810a 	bcs.w	8000e24 <__udivmoddi4+0x29c>
 8000c10:	42a7      	cmp	r7, r4
 8000c12:	f240 8107 	bls.w	8000e24 <__udivmoddi4+0x29c>
 8000c16:	4464      	add	r4, ip
 8000c18:	3802      	subs	r0, #2
 8000c1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c1e:	1be4      	subs	r4, r4, r7
 8000c20:	2600      	movs	r6, #0
 8000c22:	b11d      	cbz	r5, 8000c2c <__udivmoddi4+0xa4>
 8000c24:	40d4      	lsrs	r4, r2
 8000c26:	2300      	movs	r3, #0
 8000c28:	e9c5 4300 	strd	r4, r3, [r5]
 8000c2c:	4631      	mov	r1, r6
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0xc2>
 8000c36:	2d00      	cmp	r5, #0
 8000c38:	f000 80ef 	beq.w	8000e1a <__udivmoddi4+0x292>
 8000c3c:	2600      	movs	r6, #0
 8000c3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c42:	4630      	mov	r0, r6
 8000c44:	4631      	mov	r1, r6
 8000c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4a:	fab3 f683 	clz	r6, r3
 8000c4e:	2e00      	cmp	r6, #0
 8000c50:	d14a      	bne.n	8000ce8 <__udivmoddi4+0x160>
 8000c52:	428b      	cmp	r3, r1
 8000c54:	d302      	bcc.n	8000c5c <__udivmoddi4+0xd4>
 8000c56:	4282      	cmp	r2, r0
 8000c58:	f200 80f9 	bhi.w	8000e4e <__udivmoddi4+0x2c6>
 8000c5c:	1a84      	subs	r4, r0, r2
 8000c5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000c62:	2001      	movs	r0, #1
 8000c64:	469e      	mov	lr, r3
 8000c66:	2d00      	cmp	r5, #0
 8000c68:	d0e0      	beq.n	8000c2c <__udivmoddi4+0xa4>
 8000c6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c6e:	e7dd      	b.n	8000c2c <__udivmoddi4+0xa4>
 8000c70:	b902      	cbnz	r2, 8000c74 <__udivmoddi4+0xec>
 8000c72:	deff      	udf	#255	; 0xff
 8000c74:	fab2 f282 	clz	r2, r2
 8000c78:	2a00      	cmp	r2, #0
 8000c7a:	f040 8092 	bne.w	8000da2 <__udivmoddi4+0x21a>
 8000c7e:	eba1 010c 	sub.w	r1, r1, ip
 8000c82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c86:	fa1f fe8c 	uxth.w	lr, ip
 8000c8a:	2601      	movs	r6, #1
 8000c8c:	0c20      	lsrs	r0, r4, #16
 8000c8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c92:	fb07 1113 	mls	r1, r7, r3, r1
 8000c96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c9a:	fb0e f003 	mul.w	r0, lr, r3
 8000c9e:	4288      	cmp	r0, r1
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0x12c>
 8000ca2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ca6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000caa:	d202      	bcs.n	8000cb2 <__udivmoddi4+0x12a>
 8000cac:	4288      	cmp	r0, r1
 8000cae:	f200 80cb 	bhi.w	8000e48 <__udivmoddi4+0x2c0>
 8000cb2:	4643      	mov	r3, r8
 8000cb4:	1a09      	subs	r1, r1, r0
 8000cb6:	b2a4      	uxth	r4, r4
 8000cb8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000cc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000cc8:	45a6      	cmp	lr, r4
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x156>
 8000ccc:	eb1c 0404 	adds.w	r4, ip, r4
 8000cd0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000cd4:	d202      	bcs.n	8000cdc <__udivmoddi4+0x154>
 8000cd6:	45a6      	cmp	lr, r4
 8000cd8:	f200 80bb 	bhi.w	8000e52 <__udivmoddi4+0x2ca>
 8000cdc:	4608      	mov	r0, r1
 8000cde:	eba4 040e 	sub.w	r4, r4, lr
 8000ce2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ce6:	e79c      	b.n	8000c22 <__udivmoddi4+0x9a>
 8000ce8:	f1c6 0720 	rsb	r7, r6, #32
 8000cec:	40b3      	lsls	r3, r6
 8000cee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cf2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cf6:	fa20 f407 	lsr.w	r4, r0, r7
 8000cfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000cfe:	431c      	orrs	r4, r3
 8000d00:	40f9      	lsrs	r1, r7
 8000d02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d06:	fa00 f306 	lsl.w	r3, r0, r6
 8000d0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d0e:	0c20      	lsrs	r0, r4, #16
 8000d10:	fa1f fe8c 	uxth.w	lr, ip
 8000d14:	fb09 1118 	mls	r1, r9, r8, r1
 8000d18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d20:	4288      	cmp	r0, r1
 8000d22:	fa02 f206 	lsl.w	r2, r2, r6
 8000d26:	d90b      	bls.n	8000d40 <__udivmoddi4+0x1b8>
 8000d28:	eb1c 0101 	adds.w	r1, ip, r1
 8000d2c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d30:	f080 8088 	bcs.w	8000e44 <__udivmoddi4+0x2bc>
 8000d34:	4288      	cmp	r0, r1
 8000d36:	f240 8085 	bls.w	8000e44 <__udivmoddi4+0x2bc>
 8000d3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d3e:	4461      	add	r1, ip
 8000d40:	1a09      	subs	r1, r1, r0
 8000d42:	b2a4      	uxth	r4, r4
 8000d44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d48:	fb09 1110 	mls	r1, r9, r0, r1
 8000d4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d54:	458e      	cmp	lr, r1
 8000d56:	d908      	bls.n	8000d6a <__udivmoddi4+0x1e2>
 8000d58:	eb1c 0101 	adds.w	r1, ip, r1
 8000d5c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000d60:	d26c      	bcs.n	8000e3c <__udivmoddi4+0x2b4>
 8000d62:	458e      	cmp	lr, r1
 8000d64:	d96a      	bls.n	8000e3c <__udivmoddi4+0x2b4>
 8000d66:	3802      	subs	r0, #2
 8000d68:	4461      	add	r1, ip
 8000d6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000d72:	eba1 010e 	sub.w	r1, r1, lr
 8000d76:	42a1      	cmp	r1, r4
 8000d78:	46c8      	mov	r8, r9
 8000d7a:	46a6      	mov	lr, r4
 8000d7c:	d356      	bcc.n	8000e2c <__udivmoddi4+0x2a4>
 8000d7e:	d053      	beq.n	8000e28 <__udivmoddi4+0x2a0>
 8000d80:	b15d      	cbz	r5, 8000d9a <__udivmoddi4+0x212>
 8000d82:	ebb3 0208 	subs.w	r2, r3, r8
 8000d86:	eb61 010e 	sbc.w	r1, r1, lr
 8000d8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000d8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000d92:	40f1      	lsrs	r1, r6
 8000d94:	431f      	orrs	r7, r3
 8000d96:	e9c5 7100 	strd	r7, r1, [r5]
 8000d9a:	2600      	movs	r6, #0
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	f1c2 0320 	rsb	r3, r2, #32
 8000da6:	40d8      	lsrs	r0, r3
 8000da8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dac:	fa21 f303 	lsr.w	r3, r1, r3
 8000db0:	4091      	lsls	r1, r2
 8000db2:	4301      	orrs	r1, r0
 8000db4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db8:	fa1f fe8c 	uxth.w	lr, ip
 8000dbc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000dc0:	fb07 3610 	mls	r6, r7, r0, r3
 8000dc4:	0c0b      	lsrs	r3, r1, #16
 8000dc6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000dca:	fb00 f60e 	mul.w	r6, r0, lr
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	fa04 f402 	lsl.w	r4, r4, r2
 8000dd4:	d908      	bls.n	8000de8 <__udivmoddi4+0x260>
 8000dd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000dda:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000dde:	d22f      	bcs.n	8000e40 <__udivmoddi4+0x2b8>
 8000de0:	429e      	cmp	r6, r3
 8000de2:	d92d      	bls.n	8000e40 <__udivmoddi4+0x2b8>
 8000de4:	3802      	subs	r0, #2
 8000de6:	4463      	add	r3, ip
 8000de8:	1b9b      	subs	r3, r3, r6
 8000dea:	b289      	uxth	r1, r1
 8000dec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000df0:	fb07 3316 	mls	r3, r7, r6, r3
 8000df4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df8:	fb06 f30e 	mul.w	r3, r6, lr
 8000dfc:	428b      	cmp	r3, r1
 8000dfe:	d908      	bls.n	8000e12 <__udivmoddi4+0x28a>
 8000e00:	eb1c 0101 	adds.w	r1, ip, r1
 8000e04:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e08:	d216      	bcs.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d914      	bls.n	8000e38 <__udivmoddi4+0x2b0>
 8000e0e:	3e02      	subs	r6, #2
 8000e10:	4461      	add	r1, ip
 8000e12:	1ac9      	subs	r1, r1, r3
 8000e14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e18:	e738      	b.n	8000c8c <__udivmoddi4+0x104>
 8000e1a:	462e      	mov	r6, r5
 8000e1c:	4628      	mov	r0, r5
 8000e1e:	e705      	b.n	8000c2c <__udivmoddi4+0xa4>
 8000e20:	4606      	mov	r6, r0
 8000e22:	e6e3      	b.n	8000bec <__udivmoddi4+0x64>
 8000e24:	4618      	mov	r0, r3
 8000e26:	e6f8      	b.n	8000c1a <__udivmoddi4+0x92>
 8000e28:	454b      	cmp	r3, r9
 8000e2a:	d2a9      	bcs.n	8000d80 <__udivmoddi4+0x1f8>
 8000e2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e34:	3801      	subs	r0, #1
 8000e36:	e7a3      	b.n	8000d80 <__udivmoddi4+0x1f8>
 8000e38:	4646      	mov	r6, r8
 8000e3a:	e7ea      	b.n	8000e12 <__udivmoddi4+0x28a>
 8000e3c:	4620      	mov	r0, r4
 8000e3e:	e794      	b.n	8000d6a <__udivmoddi4+0x1e2>
 8000e40:	4640      	mov	r0, r8
 8000e42:	e7d1      	b.n	8000de8 <__udivmoddi4+0x260>
 8000e44:	46d0      	mov	r8, sl
 8000e46:	e77b      	b.n	8000d40 <__udivmoddi4+0x1b8>
 8000e48:	3b02      	subs	r3, #2
 8000e4a:	4461      	add	r1, ip
 8000e4c:	e732      	b.n	8000cb4 <__udivmoddi4+0x12c>
 8000e4e:	4630      	mov	r0, r6
 8000e50:	e709      	b.n	8000c66 <__udivmoddi4+0xde>
 8000e52:	4464      	add	r4, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	e742      	b.n	8000cde <__udivmoddi4+0x156>

08000e58 <__aeabi_idiv0>:
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <BH1790GLC_init>:

/*****************************************************************************
INIT FUNCTION
******************************************************************************/
uint8_t BH1790GLC_init( BH1790GLC *dev, I2C_HandleTypeDef *i2cHandle )
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	6039      	str	r1, [r7, #0]
	/* Set struct parameters */
	dev->i2cHandle = i2cHandle;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	683a      	ldr	r2, [r7, #0]
 8000e6a:	601a      	str	r2, [r3, #0]
	dev->ppg_data[0] = 0;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	2200      	movs	r2, #0
 8000e70:	809a      	strh	r2, [r3, #4]
	dev->ppg_data[1] = 0;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	2200      	movs	r2, #0
 8000e76:	80da      	strh	r2, [r3, #6]

	dev->samples_index = 0;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f8a3 2260 	strh.w	r2, [r3, #608]	; 0x260
	/* Keep count of errors */
	HAL_StatusTypeDef status;

	/* Take initial reads to make sure I2C is working */
	uint8_t regData;
	status = read(dev, BH1790GLC_MANUFACTURER_ID, &regData);	//get manufacturer id
 8000e80:	f107 030e 	add.w	r3, r7, #14
 8000e84:	461a      	mov	r2, r3
 8000e86:	210f      	movs	r1, #15
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f000 fbd5 	bl	8001638 <read>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK){
 8000e92:	7bfb      	ldrb	r3, [r7, #15]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <BH1790GLC_init+0x40>
		return ERR_MID_VAL;
 8000e98:	230a      	movs	r3, #10
 8000e9a:	e04a      	b.n	8000f32 <BH1790GLC_init+0xd6>
	}
	if(regData != BH1790GLC_MID_VAL){
 8000e9c:	7bbb      	ldrb	r3, [r7, #14]
 8000e9e:	2be0      	cmp	r3, #224	; 0xe0
 8000ea0:	d001      	beq.n	8000ea6 <BH1790GLC_init+0x4a>
		return ERR_MID_VAL;
 8000ea2:	230a      	movs	r3, #10
 8000ea4:	e045      	b.n	8000f32 <BH1790GLC_init+0xd6>
	}

	status = read(dev, BH1790GLC_PART_ID, &regData);	//get part id
 8000ea6:	f107 030e 	add.w	r3, r7, #14
 8000eaa:	461a      	mov	r2, r3
 8000eac:	2110      	movs	r1, #16
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f000 fbc2 	bl	8001638 <read>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK){
 8000eb8:	7bfb      	ldrb	r3, [r7, #15]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d001      	beq.n	8000ec2 <BH1790GLC_init+0x66>
		return ERR_PID_VAL;
 8000ebe:	230b      	movs	r3, #11
 8000ec0:	e037      	b.n	8000f32 <BH1790GLC_init+0xd6>
	}
	if(regData != BH1790GLC_PID_VAL){
 8000ec2:	7bbb      	ldrb	r3, [r7, #14]
 8000ec4:	2b0d      	cmp	r3, #13
 8000ec6:	d001      	beq.n	8000ecc <BH1790GLC_init+0x70>
		return ERR_PID_VAL;
 8000ec8:	230b      	movs	r3, #11
 8000eca:	e032      	b.n	8000f32 <BH1790GLC_init+0xd6>
	}

	/* Configure the 3 registers needed to start taking measurements */
	uint8_t configData[3];
	configData[0] = BH1790GLC_MEAS_CONTROL1_VAL;	//to BH1790GLC_MEAS_CONTROL1 (0x41)
 8000ecc:	2382      	movs	r3, #130	; 0x82
 8000ece:	723b      	strb	r3, [r7, #8]
	configData[1] = BH1790GLC_MEAS_CONTROL2_VAL;	//to BH1790GLC_MEAS_CONTROL2 (0x42)
 8000ed0:	230c      	movs	r3, #12
 8000ed2:	727b      	strb	r3, [r7, #9]
	configData[2] = BH1790GLC_MEAS_START_VAL;		//to BH1790GLC_MEAS_START (0x43)
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	72bb      	strb	r3, [r7, #10]

	status = write(dev, BH1790GLC_MEAS_CONTROL1, &configData[0]);
 8000ed8:	f107 0308 	add.w	r3, r7, #8
 8000edc:	461a      	mov	r2, r3
 8000ede:	2141      	movs	r1, #65	; 0x41
 8000ee0:	6878      	ldr	r0, [r7, #4]
 8000ee2:	f000 fb87 	bl	80015f4 <write>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK){
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <BH1790GLC_init+0x98>
		return ERR_MEAS_CONTROL1;
 8000ef0:	2314      	movs	r3, #20
 8000ef2:	e01e      	b.n	8000f32 <BH1790GLC_init+0xd6>
	}
	status = write(dev, BH1790GLC_MEAS_CONTROL2, &configData[1]);
 8000ef4:	f107 0308 	add.w	r3, r7, #8
 8000ef8:	3301      	adds	r3, #1
 8000efa:	461a      	mov	r2, r3
 8000efc:	2142      	movs	r1, #66	; 0x42
 8000efe:	6878      	ldr	r0, [r7, #4]
 8000f00:	f000 fb78 	bl	80015f4 <write>
 8000f04:	4603      	mov	r3, r0
 8000f06:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK){
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <BH1790GLC_init+0xb6>
		return ERR_MEAS_CONTROL2;
 8000f0e:	2315      	movs	r3, #21
 8000f10:	e00f      	b.n	8000f32 <BH1790GLC_init+0xd6>
	}
	status = write(dev, BH1790GLC_MEAS_START, &configData[2]);
 8000f12:	f107 0308 	add.w	r3, r7, #8
 8000f16:	3302      	adds	r3, #2
 8000f18:	461a      	mov	r2, r3
 8000f1a:	2143      	movs	r1, #67	; 0x43
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f000 fb69 	bl	80015f4 <write>
 8000f22:	4603      	mov	r3, r0
 8000f24:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK){
 8000f26:	7bfb      	ldrb	r3, [r7, #15]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <BH1790GLC_init+0xd4>
		return ERR_MEAS_START;
 8000f2c:	2316      	movs	r3, #22
 8000f2e:	e000      	b.n	8000f32 <BH1790GLC_init+0xd6>
	}

	return SUCCESS;
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	3710      	adds	r7, #16
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <get_val>:
******************************************************************************/
/*
 * Puts the ppg readings into the ppg_data struct variable
 */
uint8_t get_val( BH1790GLC *dev )
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b084      	sub	sp, #16
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	uint8_t sensorData[4];

	status = many_reads(dev, BH1790GLC_DATAOUT_LEDOFF, sensorData, 4);
 8000f42:	f107 0208 	add.w	r2, r7, #8
 8000f46:	2304      	movs	r3, #4
 8000f48:	2154      	movs	r1, #84	; 0x54
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f000 fb96 	bl	800167c <many_reads>
 8000f50:	4603      	mov	r3, r0
 8000f52:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK){
 8000f54:	7bfb      	ldrb	r3, [r7, #15]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <get_val+0x24>
		return ERR_DATA_OUT;		//error check
 8000f5a:	231e      	movs	r3, #30
 8000f5c:	e014      	b.n	8000f88 <get_val+0x4e>
	}

	//convert the sensorData values to useful data
	dev->ppg_data[0] = ((uint16_t)sensorData[1]<<8)|(sensorData[0]);	//LED OFF
 8000f5e:	7a7b      	ldrb	r3, [r7, #9]
 8000f60:	021b      	lsls	r3, r3, #8
 8000f62:	b21a      	sxth	r2, r3
 8000f64:	7a3b      	ldrb	r3, [r7, #8]
 8000f66:	b21b      	sxth	r3, r3
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	b21b      	sxth	r3, r3
 8000f6c:	b29a      	uxth	r2, r3
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	809a      	strh	r2, [r3, #4]
	dev->ppg_data[1] = ((uint16_t)sensorData[3]<<8)|(sensorData[2]);	//LED ON
 8000f72:	7afb      	ldrb	r3, [r7, #11]
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	b21a      	sxth	r2, r3
 8000f78:	7abb      	ldrb	r3, [r7, #10]
 8000f7a:	b21b      	sxth	r3, r3
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	b29a      	uxth	r2, r3
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	80da      	strh	r2, [r3, #6]

	return SUCCESS;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <add_sample>:
	}

	return SUCCESS;
}

uint8_t add_sample( BH1790GLC *dev ){
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]


	dev->ppg_samples[dev->samples_index] = dev->ppg_data[1];
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f8b3 3260 	ldrh.w	r3, [r3, #608]	; 0x260
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	88d9      	ldrh	r1, [r3, #6]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3204      	adds	r2, #4
 8000fa8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	dev->samples_index++;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	f8b3 3260 	ldrh.w	r3, [r3, #608]	; 0x260
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	b29a      	uxth	r2, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	f8a3 2260 	strh.w	r2, [r3, #608]	; 0x260


	if(dev->samples_index==NUM_SAMPLES){
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	f8b3 3260 	ldrh.w	r3, [r3, #608]	; 0x260
 8000fc2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000fc6:	d105      	bne.n	8000fd4 <add_sample+0x44>

		dev->samples_index = 0;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2200      	movs	r2, #0
 8000fcc:	f8a3 2260 	strh.w	r2, [r3, #608]	; 0x260
		return 1;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	e008      	b.n	8000fe6 <add_sample+0x56>
	}
	else if(dev->ppg_data[0] > led_off_threshold) {
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	889b      	ldrh	r3, [r3, #4]
 8000fd8:	2b64      	cmp	r3, #100	; 0x64
 8000fda:	d903      	bls.n	8000fe4 <add_sample+0x54>
		dev->samples_index = 0;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f8a3 2260 	strh.w	r2, [r3, #608]	; 0x260
	}

	return 0;
 8000fe4:	2300      	movs	r3, #0
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	0000      	movs	r0, r0
 8000ff4:	0000      	movs	r0, r0
	...

08000ff8 <ppg_calculate>:

uint8_t ppg_calculate( BH1790GLC *dev ){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	f6ad 0d48 	subw	sp, sp, #2120	; 0x848
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	f607 0348 	addw	r3, r7, #2120	; 0x848
 8001004:	f6a3 0344 	subw	r3, r3, #2116	; 0x844
 8001008:	6018      	str	r0, [r3, #0]

	  uint16_t smooth_array[NUM_SAMPLES];
	  int deriv_array[NUM_SAMPLES-1];

	  uint16_t raw_data_1;
	  float smooth_data_1 = 0;
 800100a:	f04f 0300 	mov.w	r3, #0
 800100e:	f607 0244 	addw	r2, r7, #2116	; 0x844
 8001012:	6013      	str	r3, [r2, #0]
	  float lpf_beta = 0.03;
 8001014:	4bbc      	ldr	r3, [pc, #752]	; (8001308 <ppg_calculate+0x310>)
 8001016:	f507 62ff 	add.w	r2, r7, #2040	; 0x7f8
 800101a:	6013      	str	r3, [r2, #0]

	  for(int i = 0; i < NUM_SAMPLES; i++){
 800101c:	2300      	movs	r3, #0
 800101e:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
 8001022:	e07b      	b.n	800111c <ppg_calculate+0x124>

		  raw_data_1 = dev->ppg_samples[i];
 8001024:	f607 0348 	addw	r3, r7, #2120	; 0x848
 8001028:	f6a3 0344 	subw	r3, r3, #2116	; 0x844
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f8d7 2840 	ldr.w	r2, [r7, #2112]	; 0x840
 8001032:	3204      	adds	r2, #4
 8001034:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001038:	f8a7 37b6 	strh.w	r3, [r7, #1974]	; 0x7b6
		  smooth_data_1 = smooth_data_1 - (lpf_beta*(smooth_data_1 - raw_data_1));
 800103c:	f8b7 37b6 	ldrh.w	r3, [r7, #1974]	; 0x7b6
 8001040:	ee07 3a90 	vmov	s15, r3
 8001044:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001048:	f607 0344 	addw	r3, r7, #2116	; 0x844
 800104c:	ed93 7a00 	vldr	s14, [r3]
 8001050:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001054:	f507 63ff 	add.w	r3, r7, #2040	; 0x7f8
 8001058:	edd3 7a00 	vldr	s15, [r3]
 800105c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001060:	f607 0344 	addw	r3, r7, #2116	; 0x844
 8001064:	ed93 7a00 	vldr	s14, [r3]
 8001068:	ee77 7a67 	vsub.f32	s15, s14, s15
 800106c:	f607 0344 	addw	r3, r7, #2116	; 0x844
 8001070:	edc3 7a00 	vstr	s15, [r3]
		  smooth_array[i] = smooth_data_1;
 8001074:	f607 0344 	addw	r3, r7, #2116	; 0x844
 8001078:	edd3 7a00 	vldr	s15, [r3]
 800107c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001080:	ee17 3a90 	vmov	r3, s15
 8001084:	b299      	uxth	r1, r3
 8001086:	f607 0348 	addw	r3, r7, #2120	; 0x848
 800108a:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 800108e:	f8d7 2840 	ldr.w	r2, [r7, #2112]	; 0x840
 8001092:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		  if(i!=0){
 8001096:	f8d7 3840 	ldr.w	r3, [r7, #2112]	; 0x840
 800109a:	2b00      	cmp	r3, #0
 800109c:	d039      	beq.n	8001112 <ppg_calculate+0x11a>


			  int deriv = (int)smooth_array[i] - (int)smooth_array[i-1];
 800109e:	f607 0348 	addw	r3, r7, #2120	; 0x848
 80010a2:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 80010a6:	f8d7 2840 	ldr.w	r2, [r7, #2112]	; 0x840
 80010aa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80010ae:	4619      	mov	r1, r3
 80010b0:	f8d7 3840 	ldr.w	r3, [r7, #2112]	; 0x840
 80010b4:	1e5a      	subs	r2, r3, #1
 80010b6:	f607 0348 	addw	r3, r7, #2120	; 0x848
 80010ba:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 80010be:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80010c2:	1acb      	subs	r3, r1, r3
 80010c4:	f8c7 37b0 	str.w	r3, [r7, #1968]	; 0x7b0
			  if(deriv<255 || deriv>-255){ // check 255 value later
 80010c8:	f8d7 37b0 	ldr.w	r3, [r7, #1968]	; 0x7b0
 80010cc:	2bfe      	cmp	r3, #254	; 0xfe
 80010ce:	dd04      	ble.n	80010da <ppg_calculate+0xe2>
 80010d0:	f8d7 37b0 	ldr.w	r3, [r7, #1968]	; 0x7b0
 80010d4:	f113 0ffe 	cmn.w	r3, #254	; 0xfe
 80010d8:	db0a      	blt.n	80010f0 <ppg_calculate+0xf8>

				 deriv_array[i] = deriv;
 80010da:	f607 0348 	addw	r3, r7, #2120	; 0x848
 80010de:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 80010e2:	f8d7 2840 	ldr.w	r2, [r7, #2112]	; 0x840
 80010e6:	f8d7 17b0 	ldr.w	r1, [r7, #1968]	; 0x7b0
 80010ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80010ee:	e010      	b.n	8001112 <ppg_calculate+0x11a>

			  } else {

				 deriv_array[i] = deriv_array[i-1];
 80010f0:	f8d7 3840 	ldr.w	r3, [r7, #2112]	; 0x840
 80010f4:	1e5a      	subs	r2, r3, #1
 80010f6:	f607 0348 	addw	r3, r7, #2120	; 0x848
 80010fa:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 80010fe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001102:	f607 0348 	addw	r3, r7, #2120	; 0x848
 8001106:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 800110a:	f8d7 2840 	ldr.w	r2, [r7, #2112]	; 0x840
 800110e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	  for(int i = 0; i < NUM_SAMPLES; i++){
 8001112:	f8d7 3840 	ldr.w	r3, [r7, #2112]	; 0x840
 8001116:	3301      	adds	r3, #1
 8001118:	f8c7 3840 	str.w	r3, [r7, #2112]	; 0x840
 800111c:	f8d7 3840 	ldr.w	r3, [r7, #2112]	; 0x840
 8001120:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001124:	f6ff af7e 	blt.w	8001024 <ppg_calculate+0x2c>

		  }

	  }

	  int pos = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
	  int neg = 0;
 800112e:	2300      	movs	r3, #0
 8001130:	f8c7 3838 	str.w	r3, [r7, #2104]	; 0x838

	  int pos_check = 0;
 8001134:	2300      	movs	r3, #0
 8001136:	f8c7 3834 	str.w	r3, [r7, #2100]	; 0x834
	  int neg_check = 0;
 800113a:	2300      	movs	r3, #0
 800113c:	f8c7 37f4 	str.w	r3, [r7, #2036]	; 0x7f4

	  int peak_vals[40] = {};
 8001140:	f607 0348 	addw	r3, r7, #2120	; 0x848
 8001144:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 8001148:	4618      	mov	r0, r3
 800114a:	23a0      	movs	r3, #160	; 0xa0
 800114c:	461a      	mov	r2, r3
 800114e:	2100      	movs	r1, #0
 8001150:	f00d fcae 	bl	800eab0 <memset>
	  int peak_count = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	f8c7 3830 	str.w	r3, [r7, #2096]	; 0x830


	  for(int j = 0; j < NUM_SAMPLES-1; j++){
 800115a:	2300      	movs	r3, #0
 800115c:	f8c7 382c 	str.w	r3, [r7, #2092]	; 0x82c
 8001160:	e066      	b.n	8001230 <ppg_calculate+0x238>



		  if(deriv_array[j]>0 && pos_check==0){
 8001162:	f607 0348 	addw	r3, r7, #2120	; 0x848
 8001166:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 800116a:	f8d7 282c 	ldr.w	r2, [r7, #2092]	; 0x82c
 800116e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001172:	2b00      	cmp	r3, #0
 8001174:	dd13      	ble.n	800119e <ppg_calculate+0x1a6>
 8001176:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 800117a:	2b00      	cmp	r3, #0
 800117c:	d10f      	bne.n	800119e <ppg_calculate+0x1a6>

			  neg = 0;
 800117e:	2300      	movs	r3, #0
 8001180:	f8c7 3838 	str.w	r3, [r7, #2104]	; 0x838
			  pos++;
 8001184:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
 8001188:	3301      	adds	r3, #1
 800118a:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c

			  if(pos==3){
 800118e:	f8d7 383c 	ldr.w	r3, [r7, #2108]	; 0x83c
 8001192:	2b03      	cmp	r3, #3
 8001194:	d147      	bne.n	8001226 <ppg_calculate+0x22e>

				  pos_check = 1;
 8001196:	2301      	movs	r3, #1
 8001198:	f8c7 3834 	str.w	r3, [r7, #2100]	; 0x834
			  if(pos==3){
 800119c:	e043      	b.n	8001226 <ppg_calculate+0x22e>

			  }

		  } else if (deriv_array[j]<0 && pos_check==1) {
 800119e:	f607 0348 	addw	r3, r7, #2120	; 0x848
 80011a2:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 80011a6:	f8d7 282c 	ldr.w	r2, [r7, #2092]	; 0x82c
 80011aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	da28      	bge.n	8001204 <ppg_calculate+0x20c>
 80011b2:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d124      	bne.n	8001204 <ppg_calculate+0x20c>

			  pos = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
			  neg++;
 80011c0:	f8d7 3838 	ldr.w	r3, [r7, #2104]	; 0x838
 80011c4:	3301      	adds	r3, #1
 80011c6:	f8c7 3838 	str.w	r3, [r7, #2104]	; 0x838

			  if(neg==3){
 80011ca:	f8d7 3838 	ldr.w	r3, [r7, #2104]	; 0x838
 80011ce:	2b03      	cmp	r3, #3
 80011d0:	d129      	bne.n	8001226 <ppg_calculate+0x22e>

				  neg_check = 1;
 80011d2:	2301      	movs	r3, #1
 80011d4:	f8c7 37f4 	str.w	r3, [r7, #2036]	; 0x7f4
				  peak_vals[peak_count] = j;
 80011d8:	f607 0348 	addw	r3, r7, #2120	; 0x848
 80011dc:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 80011e0:	f8d7 2830 	ldr.w	r2, [r7, #2096]	; 0x830
 80011e4:	f8d7 182c 	ldr.w	r1, [r7, #2092]	; 0x82c
 80011e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				  peak_count++;
 80011ec:	f8d7 3830 	ldr.w	r3, [r7, #2096]	; 0x830
 80011f0:	3301      	adds	r3, #1
 80011f2:	f8c7 3830 	str.w	r3, [r7, #2096]	; 0x830

				  pos_check = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	f8c7 3834 	str.w	r3, [r7, #2100]	; 0x834
				  neg_check = 0;
 80011fc:	2300      	movs	r3, #0
 80011fe:	f8c7 37f4 	str.w	r3, [r7, #2036]	; 0x7f4
			  if(neg==3){
 8001202:	e010      	b.n	8001226 <ppg_calculate+0x22e>

			  }


		  } else if (deriv_array[j]<0 && pos_check==0){
 8001204:	f607 0348 	addw	r3, r7, #2120	; 0x848
 8001208:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 800120c:	f8d7 282c 	ldr.w	r2, [r7, #2092]	; 0x82c
 8001210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001214:	2b00      	cmp	r3, #0
 8001216:	da06      	bge.n	8001226 <ppg_calculate+0x22e>
 8001218:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 800121c:	2b00      	cmp	r3, #0
 800121e:	d102      	bne.n	8001226 <ppg_calculate+0x22e>
			  pos = 0;
 8001220:	2300      	movs	r3, #0
 8001222:	f8c7 383c 	str.w	r3, [r7, #2108]	; 0x83c
	  for(int j = 0; j < NUM_SAMPLES-1; j++){
 8001226:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 800122a:	3301      	adds	r3, #1
 800122c:	f8c7 382c 	str.w	r3, [r7, #2092]	; 0x82c
 8001230:	f8d7 382c 	ldr.w	r3, [r7, #2092]	; 0x82c
 8001234:	f5b3 7f95 	cmp.w	r3, #298	; 0x12a
 8001238:	dd93      	ble.n	8001162 <ppg_calculate+0x16a>

	  }

	  //printf("{");

	  for(int k = 0; k<40; k++){
 800123a:	2300      	movs	r3, #0
 800123c:	f8c7 3828 	str.w	r3, [r7, #2088]	; 0x828
 8001240:	e004      	b.n	800124c <ppg_calculate+0x254>
 8001242:	f8d7 3828 	ldr.w	r3, [r7, #2088]	; 0x828
 8001246:	3301      	adds	r3, #1
 8001248:	f8c7 3828 	str.w	r3, [r7, #2088]	; 0x828
 800124c:	f8d7 3828 	ldr.w	r3, [r7, #2088]	; 0x828
 8001250:	2b27      	cmp	r3, #39	; 0x27
 8001252:	ddf6      	ble.n	8001242 <ppg_calculate+0x24a>
		  //printf("[%d],", peak_vals[k]);

	  }
	  //printf("}\n");

	  double sum = 0;
 8001254:	f04f 0200 	mov.w	r2, #0
 8001258:	f04f 0300 	mov.w	r3, #0
 800125c:	f507 6102 	add.w	r1, r7, #2080	; 0x820
 8001260:	e9c1 2300 	strd	r2, r3, [r1]

	  for (int k = 1; k < peak_count; k++) {
 8001264:	2301      	movs	r3, #1
 8001266:	f8c7 381c 	str.w	r3, [r7, #2076]	; 0x81c
 800126a:	e027      	b.n	80012bc <ppg_calculate+0x2c4>
	    sum += peak_vals[k] - peak_vals[k - 1];
 800126c:	f607 0348 	addw	r3, r7, #2120	; 0x848
 8001270:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 8001274:	f8d7 281c 	ldr.w	r2, [r7, #2076]	; 0x81c
 8001278:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800127c:	f8d7 381c 	ldr.w	r3, [r7, #2076]	; 0x81c
 8001280:	1e59      	subs	r1, r3, #1
 8001282:	f607 0348 	addw	r3, r7, #2120	; 0x848
 8001286:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 800128a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f91f 	bl	80004d4 <__aeabi_i2d>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	f507 6102 	add.w	r1, r7, #2080	; 0x820
 800129e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012a2:	f7fe ffcb 	bl	800023c <__adddf3>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	f507 6102 	add.w	r1, r7, #2080	; 0x820
 80012ae:	e9c1 2300 	strd	r2, r3, [r1]
	  for (int k = 1; k < peak_count; k++) {
 80012b2:	f8d7 381c 	ldr.w	r3, [r7, #2076]	; 0x81c
 80012b6:	3301      	adds	r3, #1
 80012b8:	f8c7 381c 	str.w	r3, [r7, #2076]	; 0x81c
 80012bc:	f8d7 281c 	ldr.w	r2, [r7, #2076]	; 0x81c
 80012c0:	f8d7 3830 	ldr.w	r3, [r7, #2096]	; 0x830
 80012c4:	429a      	cmp	r2, r3
 80012c6:	dbd1      	blt.n	800126c <ppg_calculate+0x274>
	  }

	  double mean_interval = sum / (peak_count - 1);
 80012c8:	f8d7 3830 	ldr.w	r3, [r7, #2096]	; 0x830
 80012cc:	3b01      	subs	r3, #1
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff f900 	bl	80004d4 <__aeabi_i2d>
 80012d4:	4602      	mov	r2, r0
 80012d6:	460b      	mov	r3, r1
 80012d8:	f507 6102 	add.w	r1, r7, #2080	; 0x820
 80012dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012e0:	f7ff fa8c 	bl	80007fc <__aeabi_ddiv>
 80012e4:	4602      	mov	r2, r0
 80012e6:	460b      	mov	r3, r1
 80012e8:	f507 61fd 	add.w	r1, r7, #2024	; 0x7e8
 80012ec:	e9c1 2300 	strd	r2, r3, [r1]

	  double squared_diff_sum = 0;
 80012f0:	f04f 0200 	mov.w	r2, #0
 80012f4:	f04f 0300 	mov.w	r3, #0
 80012f8:	f507 6101 	add.w	r1, r7, #2064	; 0x810
 80012fc:	e9c1 2300 	strd	r2, r3, [r1]
	  for (int k = 1; k < peak_count; k++) {
 8001300:	2301      	movs	r3, #1
 8001302:	f8c7 380c 	str.w	r3, [r7, #2060]	; 0x80c
 8001306:	e03f      	b.n	8001388 <ppg_calculate+0x390>
 8001308:	3cf5c28f 	.word	0x3cf5c28f
	    double diff = peak_vals[k] - peak_vals[k - 1] - mean_interval;
 800130c:	f607 0348 	addw	r3, r7, #2120	; 0x848
 8001310:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 8001314:	f8d7 280c 	ldr.w	r2, [r7, #2060]	; 0x80c
 8001318:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800131c:	f8d7 380c 	ldr.w	r3, [r7, #2060]	; 0x80c
 8001320:	1e59      	subs	r1, r3, #1
 8001322:	f607 0348 	addw	r3, r7, #2120	; 0x848
 8001326:	f6a3 033c 	subw	r3, r3, #2108	; 0x83c
 800132a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800132e:	1ad3      	subs	r3, r2, r3
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff f8cf 	bl	80004d4 <__aeabi_i2d>
 8001336:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 800133a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133e:	f7fe ff7b 	bl	8000238 <__aeabi_dsub>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	f507 61f7 	add.w	r1, r7, #1976	; 0x7b8
 800134a:	e9c1 2300 	strd	r2, r3, [r1]
	    squared_diff_sum += diff * diff;
 800134e:	f507 63f7 	add.w	r3, r7, #1976	; 0x7b8
 8001352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001356:	f507 61f7 	add.w	r1, r7, #1976	; 0x7b8
 800135a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800135e:	f7ff f923 	bl	80005a8 <__aeabi_dmul>
 8001362:	4602      	mov	r2, r0
 8001364:	460b      	mov	r3, r1
 8001366:	f507 6101 	add.w	r1, r7, #2064	; 0x810
 800136a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800136e:	f7fe ff65 	bl	800023c <__adddf3>
 8001372:	4602      	mov	r2, r0
 8001374:	460b      	mov	r3, r1
 8001376:	f507 6101 	add.w	r1, r7, #2064	; 0x810
 800137a:	e9c1 2300 	strd	r2, r3, [r1]
	  for (int k = 1; k < peak_count; k++) {
 800137e:	f8d7 380c 	ldr.w	r3, [r7, #2060]	; 0x80c
 8001382:	3301      	adds	r3, #1
 8001384:	f8c7 380c 	str.w	r3, [r7, #2060]	; 0x80c
 8001388:	f8d7 280c 	ldr.w	r2, [r7, #2060]	; 0x80c
 800138c:	f8d7 3830 	ldr.w	r3, [r7, #2096]	; 0x830
 8001390:	429a      	cmp	r2, r3
 8001392:	dbbb      	blt.n	800130c <ppg_calculate+0x314>
	  }

	  double std_deviation = sqrt(squared_diff_sum / (peak_count - 1));  // Calculate the standard deviation of the intervals
 8001394:	f8d7 3830 	ldr.w	r3, [r7, #2096]	; 0x830
 8001398:	3b01      	subs	r3, #1
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff f89a 	bl	80004d4 <__aeabi_i2d>
 80013a0:	4602      	mov	r2, r0
 80013a2:	460b      	mov	r3, r1
 80013a4:	f507 6101 	add.w	r1, r7, #2064	; 0x810
 80013a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013ac:	f7ff fa26 	bl	80007fc <__aeabi_ddiv>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	ec43 2b17 	vmov	d7, r2, r3
 80013b8:	eeb0 0a47 	vmov.f32	s0, s14
 80013bc:	eef0 0a67 	vmov.f32	s1, s15
 80013c0:	f010 f972 	bl	80116a8 <sqrt>
 80013c4:	f507 63fc 	add.w	r3, r7, #2016	; 0x7e0
 80013c8:	ed83 0b00 	vstr	d0, [r3]
	  double cv = std_deviation / mean_interval; // Calculate the coefficient of variation (CV)
 80013cc:	f507 63fd 	add.w	r3, r7, #2024	; 0x7e8
 80013d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d4:	f507 61fc 	add.w	r1, r7, #2016	; 0x7e0
 80013d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013dc:	f7ff fa0e 	bl	80007fc <__aeabi_ddiv>
 80013e0:	4602      	mov	r2, r0
 80013e2:	460b      	mov	r3, r1
 80013e4:	f507 61fb 	add.w	r1, r7, #2008	; 0x7d8
 80013e8:	e9c1 2300 	strd	r2, r3, [r1]

	  double cv_threshold;
	     int af_detected_cv = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f8c7 3808 	str.w	r3, [r7, #2056]	; 0x808
	     int af_detected_tpr = 0;
 80013f2:	2300      	movs	r3, #0
 80013f4:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804

	     // Check for atrial fibrillation using cv threshold
	     if (peak_count >= 3 && peak_count <= 40)
 80013f8:	f8d7 3830 	ldr.w	r3, [r7, #2096]	; 0x830
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	dd34      	ble.n	800146a <ppg_calculate+0x472>
 8001400:	f8d7 3830 	ldr.w	r3, [r7, #2096]	; 0x830
 8001404:	2b28      	cmp	r3, #40	; 0x28
 8001406:	dc30      	bgt.n	800146a <ppg_calculate+0x472>
	     {
	         cv_threshold = 0.312 - (0.156 * (peak_count - 3)) / (40 - 3);
 8001408:	f8d7 3830 	ldr.w	r3, [r7, #2096]	; 0x830
 800140c:	3b03      	subs	r3, #3
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff f860 	bl	80004d4 <__aeabi_i2d>
 8001414:	a375      	add	r3, pc, #468	; (adr r3, 80015ec <ppg_calculate+0x5f4>)
 8001416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800141a:	f7ff f8c5 	bl	80005a8 <__aeabi_dmul>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4610      	mov	r0, r2
 8001424:	4619      	mov	r1, r3
 8001426:	f04f 0200 	mov.w	r2, #0
 800142a:	4b6b      	ldr	r3, [pc, #428]	; (80015d8 <ppg_calculate+0x5e0>)
 800142c:	f7ff f9e6 	bl	80007fc <__aeabi_ddiv>
 8001430:	4602      	mov	r2, r0
 8001432:	460b      	mov	r3, r1
 8001434:	a162      	add	r1, pc, #392	; (adr r1, 80015c0 <ppg_calculate+0x5c8>)
 8001436:	e9d1 0100 	ldrd	r0, r1, [r1]
 800143a:	f7fe fefd 	bl	8000238 <__aeabi_dsub>
 800143e:	4602      	mov	r2, r0
 8001440:	460b      	mov	r3, r1
 8001442:	f507 61fa 	add.w	r1, r7, #2000	; 0x7d0
 8001446:	e9c1 2300 	strd	r2, r3, [r1]

	         if (cv > cv_threshold)
 800144a:	f507 63fa 	add.w	r3, r7, #2000	; 0x7d0
 800144e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001452:	f507 61fb 	add.w	r1, r7, #2008	; 0x7d8
 8001456:	e9d1 0100 	ldrd	r0, r1, [r1]
 800145a:	f7ff fb35 	bl	8000ac8 <__aeabi_dcmpgt>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d002      	beq.n	800146a <ppg_calculate+0x472>
	         {
	             af_detected_cv = 1;
 8001464:	2301      	movs	r3, #1
 8001466:	f8c7 3808 	str.w	r3, [r7, #2056]	; 0x808
	         }
	     }

	     // Calculate turning point ratio
	     int turning_points = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	f8c7 3800 	str.w	r3, [r7, #2048]	; 0x800

	     for (int j = 1; j < NUM_SAMPLES-2; j++)
 8001470:	2301      	movs	r3, #1
 8001472:	f8c7 37fc 	str.w	r3, [r7, #2044]	; 0x7fc
 8001476:	e055      	b.n	8001524 <ppg_calculate+0x52c>
	     {
	         if ((deriv_array[j] > deriv_array[j - 1] && deriv_array[j] > deriv_array[j + 1]) ||
 8001478:	f607 0348 	addw	r3, r7, #2120	; 0x848
 800147c:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 8001480:	f8d7 27fc 	ldr.w	r2, [r7, #2044]	; 0x7fc
 8001484:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001488:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	; 0x7fc
 800148c:	1e59      	subs	r1, r3, #1
 800148e:	f607 0348 	addw	r3, r7, #2120	; 0x848
 8001492:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 8001496:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800149a:	429a      	cmp	r2, r3
 800149c:	dd12      	ble.n	80014c4 <ppg_calculate+0x4cc>
 800149e:	f607 0348 	addw	r3, r7, #2120	; 0x848
 80014a2:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 80014a6:	f8d7 27fc 	ldr.w	r2, [r7, #2044]	; 0x7fc
 80014aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80014ae:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	; 0x7fc
 80014b2:	1c59      	adds	r1, r3, #1
 80014b4:	f607 0348 	addw	r3, r7, #2120	; 0x848
 80014b8:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 80014bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	dc25      	bgt.n	8001510 <ppg_calculate+0x518>
	             (deriv_array[j] < deriv_array[j - 1] && deriv_array[j] < deriv_array[j + 1]))
 80014c4:	f607 0348 	addw	r3, r7, #2120	; 0x848
 80014c8:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 80014cc:	f8d7 27fc 	ldr.w	r2, [r7, #2044]	; 0x7fc
 80014d0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80014d4:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	; 0x7fc
 80014d8:	1e59      	subs	r1, r3, #1
 80014da:	f607 0348 	addw	r3, r7, #2120	; 0x848
 80014de:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 80014e2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
	         if ((deriv_array[j] > deriv_array[j - 1] && deriv_array[j] > deriv_array[j + 1]) ||
 80014e6:	429a      	cmp	r2, r3
 80014e8:	da17      	bge.n	800151a <ppg_calculate+0x522>
	             (deriv_array[j] < deriv_array[j - 1] && deriv_array[j] < deriv_array[j + 1]))
 80014ea:	f607 0348 	addw	r3, r7, #2120	; 0x848
 80014ee:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 80014f2:	f8d7 27fc 	ldr.w	r2, [r7, #2044]	; 0x7fc
 80014f6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80014fa:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	; 0x7fc
 80014fe:	1c59      	adds	r1, r3, #1
 8001500:	f607 0348 	addw	r3, r7, #2120	; 0x848
 8001504:	f2a3 739c 	subw	r3, r3, #1948	; 0x79c
 8001508:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800150c:	429a      	cmp	r2, r3
 800150e:	da04      	bge.n	800151a <ppg_calculate+0x522>
	         {
	             turning_points++;
 8001510:	f8d7 3800 	ldr.w	r3, [r7, #2048]	; 0x800
 8001514:	3301      	adds	r3, #1
 8001516:	f8c7 3800 	str.w	r3, [r7, #2048]	; 0x800
	     for (int j = 1; j < NUM_SAMPLES-2; j++)
 800151a:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	; 0x7fc
 800151e:	3301      	adds	r3, #1
 8001520:	f8c7 37fc 	str.w	r3, [r7, #2044]	; 0x7fc
 8001524:	f8d7 37fc 	ldr.w	r3, [r7, #2044]	; 0x7fc
 8001528:	f5b3 7f95 	cmp.w	r3, #298	; 0x12a
 800152c:	dba4      	blt.n	8001478 <ppg_calculate+0x480>
	         }
	     }

	     double turning_point_ratio = (double)turning_points / (double)(NUM_SAMPLES-2);
 800152e:	f8d7 0800 	ldr.w	r0, [r7, #2048]	; 0x800
 8001532:	f7fe ffcf 	bl	80004d4 <__aeabi_i2d>
 8001536:	a324      	add	r3, pc, #144	; (adr r3, 80015c8 <ppg_calculate+0x5d0>)
 8001538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153c:	f7ff f95e 	bl	80007fc <__aeabi_ddiv>
 8001540:	4602      	mov	r2, r0
 8001542:	460b      	mov	r3, r1
 8001544:	f507 61f9 	add.w	r1, r7, #1992	; 0x7c8
 8001548:	e9c1 2300 	strd	r2, r3, [r1]

	     printf("Turning Point Ratio: %f\n", turning_point_ratio);
 800154c:	f507 63f9 	add.w	r3, r7, #1992	; 0x7c8
 8001550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001554:	4821      	ldr	r0, [pc, #132]	; (80015dc <ppg_calculate+0x5e4>)
 8001556:	f00d ff1d 	bl	800f394 <iprintf>

	     // Check for atrial fibrillation using turning point ratio threshold
	     double tpr_threshold = 0.175;
 800155a:	a31d      	add	r3, pc, #116	; (adr r3, 80015d0 <ppg_calculate+0x5d8>)
 800155c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001560:	f507 61f8 	add.w	r1, r7, #1984	; 0x7c0
 8001564:	e9c1 2300 	strd	r2, r3, [r1]
	     if (turning_point_ratio >= tpr_threshold)
 8001568:	f507 63f8 	add.w	r3, r7, #1984	; 0x7c0
 800156c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001570:	f507 61f9 	add.w	r1, r7, #1992	; 0x7c8
 8001574:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001578:	f7ff fa9c 	bl	8000ab4 <__aeabi_dcmpge>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d002      	beq.n	8001588 <ppg_calculate+0x590>
	     {
	         af_detected_tpr = 1;
 8001582:	2301      	movs	r3, #1
 8001584:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804
	     }

	     // Check if both CV and Turning Point Ratio conditions are met
	     if (af_detected_cv && af_detected_tpr)
 8001588:	f8d7 3808 	ldr.w	r3, [r7, #2056]	; 0x808
 800158c:	2b00      	cmp	r3, #0
 800158e:	d007      	beq.n	80015a0 <ppg_calculate+0x5a8>
 8001590:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
 8001594:	2b00      	cmp	r3, #0
 8001596:	d003      	beq.n	80015a0 <ppg_calculate+0x5a8>
	     {
	         printf("Atrial fibrillation detected.\n");
 8001598:	4811      	ldr	r0, [pc, #68]	; (80015e0 <ppg_calculate+0x5e8>)
 800159a:	f00d ff97 	bl	800f4cc <puts>
 800159e:	e002      	b.n	80015a6 <ppg_calculate+0x5ae>
	     }
	     else
	     {
	         printf("Atrial fibrillation not detected.\n");
 80015a0:	4810      	ldr	r0, [pc, #64]	; (80015e4 <ppg_calculate+0x5ec>)
 80015a2:	f00d ff93 	bl	800f4cc <puts>
	     }

	     printf("Coefficient of Variation: %f\n", cv);
 80015a6:	f507 63fb 	add.w	r3, r7, #2008	; 0x7d8
 80015aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ae:	480e      	ldr	r0, [pc, #56]	; (80015e8 <ppg_calculate+0x5f0>)
 80015b0:	f00d fef0 	bl	800f394 <iprintf>


	 }
 80015b4:	bf00      	nop
 80015b6:	4618      	mov	r0, r3
 80015b8:	f607 0748 	addw	r7, r7, #2120	; 0x848
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	d916872b 	.word	0xd916872b
 80015c4:	3fd3f7ce 	.word	0x3fd3f7ce
 80015c8:	00000000 	.word	0x00000000
 80015cc:	4072a000 	.word	0x4072a000
 80015d0:	66666666 	.word	0x66666666
 80015d4:	3fc66666 	.word	0x3fc66666
 80015d8:	40428000 	.word	0x40428000
 80015dc:	08011880 	.word	0x08011880
 80015e0:	0801189c 	.word	0x0801189c
 80015e4:	080118bc 	.word	0x080118bc
 80015e8:	080118e0 	.word	0x080118e0
 80015ec:	d916872b 	.word	0xd916872b
 80015f0:	3fc3f7ce 	.word	0x3fc3f7ce

080015f4 <write>:
 * dev : device
 * reg : register to write to
 * data : what to write
 */
HAL_StatusTypeDef write( BH1790GLC *dev, uint8_t reg, uint8_t *data)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b08a      	sub	sp, #40	; 0x28
 80015f8:	af04      	add	r7, sp, #16
 80015fa:	60f8      	str	r0, [r7, #12]
 80015fc:	460b      	mov	r3, r1
 80015fe:	607a      	str	r2, [r7, #4]
 8001600:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;

	//passing my handle, read from peripheral, get from this register, size of that register,
	// where to put the data, 1 byte of data, max delay
	ret = HAL_I2C_Mem_Write(dev->i2cHandle, (BH1790GLC_DEVICE_ADDRESS<<1), reg, 1, data, 1, HAL_MAX_DELAY);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	6818      	ldr	r0, [r3, #0]
 8001606:	7afb      	ldrb	r3, [r7, #11]
 8001608:	b29a      	uxth	r2, r3
 800160a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800160e:	9302      	str	r3, [sp, #8]
 8001610:	2301      	movs	r3, #1
 8001612:	9301      	str	r3, [sp, #4]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	9300      	str	r3, [sp, #0]
 8001618:	2301      	movs	r3, #1
 800161a:	21b6      	movs	r1, #182	; 0xb6
 800161c:	f003 fd72 	bl	8005104 <HAL_I2C_Mem_Write>
 8001620:	4603      	mov	r3, r0
 8001622:	75fb      	strb	r3, [r7, #23]
	if(ret != HAL_OK){
 8001624:	7dfb      	ldrb	r3, [r7, #23]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <write+0x3a>
		return ret;			//error check
 800162a:	7dfb      	ldrb	r3, [r7, #23]
 800162c:	e000      	b.n	8001630 <write+0x3c>
	}

	return HAL_OK;
 800162e:	2300      	movs	r3, #0
}
 8001630:	4618      	mov	r0, r3
 8001632:	3718      	adds	r7, #24
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <read>:
 * dev : device
 * reg : register to read from
 * data : stores what was read
 */
HAL_StatusTypeDef read( BH1790GLC *dev, uint8_t reg, uint8_t *data)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b08a      	sub	sp, #40	; 0x28
 800163c:	af04      	add	r7, sp, #16
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	460b      	mov	r3, r1
 8001642:	607a      	str	r2, [r7, #4]
 8001644:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;

	ret = HAL_I2C_Mem_Read(dev->i2cHandle, (BH1790GLC_DEVICE_ADDRESS<<1), reg, 1, data, 1, HAL_MAX_DELAY);
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	6818      	ldr	r0, [r3, #0]
 800164a:	7afb      	ldrb	r3, [r7, #11]
 800164c:	b29a      	uxth	r2, r3
 800164e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001652:	9302      	str	r3, [sp, #8]
 8001654:	2301      	movs	r3, #1
 8001656:	9301      	str	r3, [sp, #4]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	9300      	str	r3, [sp, #0]
 800165c:	2301      	movs	r3, #1
 800165e:	21b6      	movs	r1, #182	; 0xb6
 8001660:	f003 fe64 	bl	800532c <HAL_I2C_Mem_Read>
 8001664:	4603      	mov	r3, r0
 8001666:	75fb      	strb	r3, [r7, #23]
	if(ret != HAL_OK){
 8001668:	7dfb      	ldrb	r3, [r7, #23]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d001      	beq.n	8001672 <read+0x3a>
		return ret;			//error check
 800166e:	7dfb      	ldrb	r3, [r7, #23]
 8001670:	e000      	b.n	8001674 <read+0x3c>
	}


	return HAL_OK;
 8001672:	2300      	movs	r3, #0
}
 8001674:	4618      	mov	r0, r3
 8001676:	3718      	adds	r7, #24
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}

0800167c <many_reads>:
 * reg : register to read from
 * data : stores what was read
 * length : number of registers to read (in bytes)
 */
HAL_StatusTypeDef many_reads( BH1790GLC *dev, uint8_t reg, uint8_t *data, uint8_t length )
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b08a      	sub	sp, #40	; 0x28
 8001680:	af04      	add	r7, sp, #16
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	607a      	str	r2, [r7, #4]
 8001686:	461a      	mov	r2, r3
 8001688:	460b      	mov	r3, r1
 800168a:	72fb      	strb	r3, [r7, #11]
 800168c:	4613      	mov	r3, r2
 800168e:	72bb      	strb	r3, [r7, #10]
	HAL_StatusTypeDef ret;

	ret = HAL_I2C_Mem_Read(dev->i2cHandle, (BH1790GLC_DEVICE_ADDRESS<<1), reg, 1, data, length, HAL_MAX_DELAY);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	6818      	ldr	r0, [r3, #0]
 8001694:	7afb      	ldrb	r3, [r7, #11]
 8001696:	b29a      	uxth	r2, r3
 8001698:	7abb      	ldrb	r3, [r7, #10]
 800169a:	b29b      	uxth	r3, r3
 800169c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016a0:	9102      	str	r1, [sp, #8]
 80016a2:	9301      	str	r3, [sp, #4]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	9300      	str	r3, [sp, #0]
 80016a8:	2301      	movs	r3, #1
 80016aa:	21b6      	movs	r1, #182	; 0xb6
 80016ac:	f003 fe3e 	bl	800532c <HAL_I2C_Mem_Read>
 80016b0:	4603      	mov	r3, r0
 80016b2:	75fb      	strb	r3, [r7, #23]
	if(ret != HAL_OK){
 80016b4:	7dfb      	ldrb	r3, [r7, #23]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <many_reads+0x42>
		return ret;			//error check
 80016ba:	7dfb      	ldrb	r3, [r7, #23]
 80016bc:	e000      	b.n	80016c0 <many_reads+0x44>
	}

	return HAL_OK;
 80016be:	2300      	movs	r3, #0
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3718      	adds	r7, #24
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <ICM_PowerOn>:
INIT FUNCTIONS
******************************************************************************/
/*
 * Sequence to setup ICM290948 as early as possible after power on
 */
uint8_t ICM_PowerOn(ICM20948 *dev, SPI_HandleTypeDef *spiHandle) {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b084      	sub	sp, #16
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
	dev->spiHandle = spiHandle;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	683a      	ldr	r2, [r7, #0]
 80016d6:	601a      	str	r2, [r3, #0]

	dev->accel_data[0] = 0;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2200      	movs	r2, #0
 80016dc:	809a      	strh	r2, [r3, #4]
	dev->accel_data[1] = 0;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2200      	movs	r2, #0
 80016e2:	80da      	strh	r2, [r3, #6]
	dev->accel_data[2] = 0;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	811a      	strh	r2, [r3, #8]

	dev->gyro_data[0] = 0;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2200      	movs	r2, #0
 80016ee:	815a      	strh	r2, [r3, #10]
	dev->gyro_data[1] = 0;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2200      	movs	r2, #0
 80016f4:	819a      	strh	r2, [r3, #12]
	dev->gyro_data[2] = 0;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	81da      	strh	r2, [r3, #14]

	dev->mag_data[0] = 0;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2200      	movs	r2, #0
 8001700:	821a      	strh	r2, [r3, #16]
	dev->mag_data[1] = 0;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2200      	movs	r2, #0
 8001706:	825a      	strh	r2, [r3, #18]
	dev->mag_data[2] = 0;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	2200      	movs	r2, #0
 800170c:	829a      	strh	r2, [r3, #20]

	/* Take initial reads to make sure SPI is working */
	uint8_t ret;
	ret = ICM_WHOAMI(dev);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f000 f8f4 	bl	80018fc <ICM_WHOAMI>
 8001714:	4603      	mov	r3, r0
 8001716:	73fb      	strb	r3, [r7, #15]
	if (ret != WHO_AM_I){
 8001718:	7bfb      	ldrb	r3, [r7, #15]
 800171a:	2bea      	cmp	r3, #234	; 0xea
 800171c:	d001      	beq.n	8001722 <ICM_PowerOn+0x5a>
		return ERR_WHO_AM_I;
 800171e:	230a      	movs	r3, #10
 8001720:	e028      	b.n	8001774 <ICM_PowerOn+0xac>
	}

	/* SPI is working -> start setting up the sensor */
	ICM_CSHigh();
 8001722:	f000 f91b 	bl	800195c <ICM_CSHigh>
	HAL_Delay(10);
 8001726:	200a      	movs	r0, #10
 8001728:	f000 fea8 	bl	800247c <HAL_Delay>
	ICM_SelectBank(dev, USER_BANK_0);
 800172c:	2100      	movs	r1, #0
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f000 f8f6 	bl	8001920 <ICM_SelectBank>
	HAL_Delay(10);
 8001734:	200a      	movs	r0, #10
 8001736:	f000 fea1 	bl	800247c <HAL_Delay>
	ICM_Disable_I2C(dev);
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f000 f900 	bl	8001940 <ICM_Disable_I2C>
	HAL_Delay(10);
 8001740:	200a      	movs	r0, #10
 8001742:	f000 fe9b 	bl	800247c <HAL_Delay>
	ICM_SetClock(dev, (uint8_t)CLK_BEST_AVAIL);
 8001746:	2101      	movs	r1, #1
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f000 f913 	bl	8001974 <ICM_SetClock>
	HAL_Delay(10);
 800174e:	200a      	movs	r0, #10
 8001750:	f000 fe94 	bl	800247c <HAL_Delay>
	ICM_AccelGyroOff(dev);
 8001754:	6878      	ldr	r0, [r7, #4]
 8001756:	f000 f91d 	bl	8001994 <ICM_AccelGyroOff>
	HAL_Delay(20);
 800175a:	2014      	movs	r0, #20
 800175c:	f000 fe8e 	bl	800247c <HAL_Delay>
	ICM_AccelGyroOn(dev);
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f000 f924 	bl	80019ae <ICM_AccelGyroOn>
	HAL_Delay(10);
 8001766:	200a      	movs	r0, #10
 8001768:	f000 fe88 	bl	800247c <HAL_Delay>
	ICM_Initialize(dev);
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f000 f805 	bl	800177c <ICM_Initialize>

	return SUCCESS;
 8001772:	2300      	movs	r3, #0
}
 8001774:	4618      	mov	r0, r3
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <ICM_Initialize>:

uint8_t ICM_Initialize(ICM20948 *dev) {
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
	ICM_SelectBank(dev, USER_BANK_2);
 8001784:	2120      	movs	r1, #32
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f000 f8ca 	bl	8001920 <ICM_SelectBank>
	HAL_Delay(20);
 800178c:	2014      	movs	r0, #20
 800178e:	f000 fe75 	bl	800247c <HAL_Delay>
	ICM_SetGyroRateLPF(dev, GYRO_RATE_250, GYRO_LPF_17HZ);
 8001792:	2229      	movs	r2, #41	; 0x29
 8001794:	2100      	movs	r1, #0
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	f000 f916 	bl	80019c8 <ICM_SetGyroRateLPF>
	HAL_Delay(10);
 800179c:	200a      	movs	r0, #10
 800179e:	f000 fe6d 	bl	800247c <HAL_Delay>

	// Set gyroscope sample rate to 100hz (0x0A) in GYRO_SMPLRT_DIV register (0x00)
	ICM_WriteOneByte(dev, 0x00, 0x0A);
 80017a2:	220a      	movs	r2, #10
 80017a4:	2100      	movs	r1, #0
 80017a6:	6878      	ldr	r0, [r7, #4]
 80017a8:	f000 f982 	bl	8001ab0 <ICM_WriteOneByte>
	HAL_Delay(10);
 80017ac:	200a      	movs	r0, #10
 80017ae:	f000 fe65 	bl	800247c <HAL_Delay>

	// Set accelerometer low pass filter to 136hz (0x11) and the rate to 16G (0x0C) in register ACCEL_CONFIG (0x14)
	ICM_WriteOneByte(dev, 0x14, (0x0C | 0x11));	// 8G --> 0x04
 80017b2:	221d      	movs	r2, #29
 80017b4:	2114      	movs	r1, #20
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f000 f97a 	bl	8001ab0 <ICM_WriteOneByte>

	// Set accelerometer sample rate to 225hz (0x00) in ACCEL_SMPLRT_DIV_1 register (0x10)
	ICM_WriteOneByte(dev, 0x10, 0x00);
 80017bc:	2200      	movs	r2, #0
 80017be:	2110      	movs	r1, #16
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f000 f975 	bl	8001ab0 <ICM_WriteOneByte>
	HAL_Delay(10);
 80017c6:	200a      	movs	r0, #10
 80017c8:	f000 fe58 	bl	800247c <HAL_Delay>

	// Set accelerometer sample rate to 100 hz (0x0A) in ACCEL_SMPLRT_DIV_2 register (0x11)
	ICM_WriteOneByte(dev, 0x11, 0x0A);
 80017cc:	220a      	movs	r2, #10
 80017ce:	2111      	movs	r1, #17
 80017d0:	6878      	ldr	r0, [r7, #4]
 80017d2:	f000 f96d 	bl	8001ab0 <ICM_WriteOneByte>
	HAL_Delay(10);
 80017d6:	200a      	movs	r0, #10
 80017d8:	f000 fe50 	bl	800247c <HAL_Delay>

	ICM_SelectBank(dev, USER_BANK_2);
 80017dc:	2120      	movs	r1, #32
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f000 f89e 	bl	8001920 <ICM_SelectBank>
	HAL_Delay(20);
 80017e4:	2014      	movs	r0, #20
 80017e6:	f000 fe49 	bl	800247c <HAL_Delay>
//	// Initialize magnetometer
//	ICM_Mag_Write(dev, 0x32, 0x01); // Reset AK8963
//	HAL_Delay(1000);
//	ICM_Mag_Write(dev, 0x31, 0x02); // use i2c to set AK8963 working on Continuous measurement mode1 & 16-bit output

	return SUCCESS;
 80017ea:	2300      	movs	r3, #0
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <ICM_ReadAccelGyroData>:
DATA ACQUISITION FUNCTIONS
******************************************************************************/
/*
 * Read Accelerometer and Gyro data
 */
void ICM_ReadAccelGyroData(ICM20948 *dev) {
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b086      	sub	sp, #24
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
	uint8_t raw_data[12];
	ICM_readBytes(dev, 0x2D, raw_data, 12);
 80017fc:	f107 020c 	add.w	r2, r7, #12
 8001800:	230c      	movs	r3, #12
 8001802:	212d      	movs	r1, #45	; 0x2d
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f000 f8f5 	bl	80019f4 <ICM_readBytes>

	dev->accel_data[0] = (raw_data[0] << 8) | raw_data[1];
 800180a:	7b3b      	ldrb	r3, [r7, #12]
 800180c:	021b      	lsls	r3, r3, #8
 800180e:	b21a      	sxth	r2, r3
 8001810:	7b7b      	ldrb	r3, [r7, #13]
 8001812:	b21b      	sxth	r3, r3
 8001814:	4313      	orrs	r3, r2
 8001816:	b21a      	sxth	r2, r3
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	809a      	strh	r2, [r3, #4]
	dev->accel_data[1] = (raw_data[2] << 8) | raw_data[3];
 800181c:	7bbb      	ldrb	r3, [r7, #14]
 800181e:	021b      	lsls	r3, r3, #8
 8001820:	b21a      	sxth	r2, r3
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	b21b      	sxth	r3, r3
 8001826:	4313      	orrs	r3, r2
 8001828:	b21a      	sxth	r2, r3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	80da      	strh	r2, [r3, #6]
	dev->accel_data[2] = (raw_data[4] << 8) | raw_data[5];
 800182e:	7c3b      	ldrb	r3, [r7, #16]
 8001830:	021b      	lsls	r3, r3, #8
 8001832:	b21a      	sxth	r2, r3
 8001834:	7c7b      	ldrb	r3, [r7, #17]
 8001836:	b21b      	sxth	r3, r3
 8001838:	4313      	orrs	r3, r2
 800183a:	b21a      	sxth	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	811a      	strh	r2, [r3, #8]

	dev->gyro_data[0] = (raw_data[6] << 8) | raw_data[7];
 8001840:	7cbb      	ldrb	r3, [r7, #18]
 8001842:	021b      	lsls	r3, r3, #8
 8001844:	b21a      	sxth	r2, r3
 8001846:	7cfb      	ldrb	r3, [r7, #19]
 8001848:	b21b      	sxth	r3, r3
 800184a:	4313      	orrs	r3, r2
 800184c:	b21b      	sxth	r3, r3
 800184e:	b29a      	uxth	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	815a      	strh	r2, [r3, #10]
	dev->gyro_data[1] = (raw_data[8] << 8) | raw_data[9];
 8001854:	7d3b      	ldrb	r3, [r7, #20]
 8001856:	021b      	lsls	r3, r3, #8
 8001858:	b21a      	sxth	r2, r3
 800185a:	7d7b      	ldrb	r3, [r7, #21]
 800185c:	b21b      	sxth	r3, r3
 800185e:	4313      	orrs	r3, r2
 8001860:	b21b      	sxth	r3, r3
 8001862:	b29a      	uxth	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	819a      	strh	r2, [r3, #12]
	dev->gyro_data[2] = (raw_data[10] << 8) | raw_data[11];
 8001868:	7dbb      	ldrb	r3, [r7, #22]
 800186a:	021b      	lsls	r3, r3, #8
 800186c:	b21a      	sxth	r2, r3
 800186e:	7dfb      	ldrb	r3, [r7, #23]
 8001870:	b21b      	sxth	r3, r3
 8001872:	4313      	orrs	r3, r2
 8001874:	b21b      	sxth	r3, r3
 8001876:	b29a      	uxth	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	81da      	strh	r2, [r3, #14]

	dev->accel_data[0] = dev->accel_data[0] / 8;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	da00      	bge.n	8001888 <ICM_ReadAccelGyroData+0x94>
 8001886:	3307      	adds	r3, #7
 8001888:	10db      	asrs	r3, r3, #3
 800188a:	b21a      	sxth	r2, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	809a      	strh	r2, [r3, #4]
	dev->accel_data[1] = dev->accel_data[1] / 8;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001896:	2b00      	cmp	r3, #0
 8001898:	da00      	bge.n	800189c <ICM_ReadAccelGyroData+0xa8>
 800189a:	3307      	adds	r3, #7
 800189c:	10db      	asrs	r3, r3, #3
 800189e:	b21a      	sxth	r2, r3
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	80da      	strh	r2, [r3, #6]
	dev->accel_data[2] = dev->accel_data[2] / 8;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	da00      	bge.n	80018b0 <ICM_ReadAccelGyroData+0xbc>
 80018ae:	3307      	adds	r3, #7
 80018b0:	10db      	asrs	r3, r3, #3
 80018b2:	b21a      	sxth	r2, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	811a      	strh	r2, [r3, #8]

	dev->gyro_data[0] = dev->gyro_data[0] / 250;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	895b      	ldrh	r3, [r3, #10]
 80018bc:	4a0e      	ldr	r2, [pc, #56]	; (80018f8 <ICM_ReadAccelGyroData+0x104>)
 80018be:	fba2 2303 	umull	r2, r3, r2, r3
 80018c2:	091b      	lsrs	r3, r3, #4
 80018c4:	b29a      	uxth	r2, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	815a      	strh	r2, [r3, #10]
	dev->gyro_data[1] = dev->gyro_data[1] / 250;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	899b      	ldrh	r3, [r3, #12]
 80018ce:	4a0a      	ldr	r2, [pc, #40]	; (80018f8 <ICM_ReadAccelGyroData+0x104>)
 80018d0:	fba2 2303 	umull	r2, r3, r2, r3
 80018d4:	091b      	lsrs	r3, r3, #4
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	819a      	strh	r2, [r3, #12]
	dev->gyro_data[2] = dev->gyro_data[2] / 250;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	89db      	ldrh	r3, [r3, #14]
 80018e0:	4a05      	ldr	r2, [pc, #20]	; (80018f8 <ICM_ReadAccelGyroData+0x104>)
 80018e2:	fba2 2303 	umull	r2, r3, r2, r3
 80018e6:	091b      	lsrs	r3, r3, #4
 80018e8:	b29a      	uxth	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	81da      	strh	r2, [r3, #14]
}
 80018ee:	bf00      	nop
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	10624dd3 	.word	0x10624dd3

080018fc <ICM_WHOAMI>:


/*****************************************************************************
CONFIG HELPERS
******************************************************************************/
uint8_t ICM_WHOAMI(ICM20948 *dev) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
	uint8_t spiData = 0x01;
 8001904:	2301      	movs	r3, #1
 8001906:	73fb      	strb	r3, [r7, #15]
	ICM_ReadOneByte(dev, 0x00, &spiData);
 8001908:	f107 030f 	add.w	r3, r7, #15
 800190c:	461a      	mov	r2, r3
 800190e:	2100      	movs	r1, #0
 8001910:	6878      	ldr	r0, [r7, #4]
 8001912:	f000 f89d 	bl	8001a50 <ICM_ReadOneByte>
	return spiData;
 8001916:	7bfb      	ldrb	r3, [r7, #15]
}
 8001918:	4618      	mov	r0, r3
 800191a:	3710      	adds	r7, #16
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <ICM_SelectBank>:

void ICM_SelectBank(ICM20948 *dev, uint8_t bank) {
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	460b      	mov	r3, r1
 800192a:	70fb      	strb	r3, [r7, #3]
	ICM_WriteOneByte(dev, USER_BANK_SEL, bank);
 800192c:	78fb      	ldrb	r3, [r7, #3]
 800192e:	461a      	mov	r2, r3
 8001930:	217f      	movs	r1, #127	; 0x7f
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f000 f8bc 	bl	8001ab0 <ICM_WriteOneByte>
}
 8001938:	bf00      	nop
 800193a:	3708      	adds	r7, #8
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <ICM_Disable_I2C>:

void ICM_Disable_I2C(ICM20948 *dev) {
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
	ICM_WriteOneByte(dev, 0x03, 0x78);
 8001948:	2278      	movs	r2, #120	; 0x78
 800194a:	2103      	movs	r1, #3
 800194c:	6878      	ldr	r0, [r7, #4]
 800194e:	f000 f8af 	bl	8001ab0 <ICM_WriteOneByte>
}
 8001952:	bf00      	nop
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
	...

0800195c <ICM_CSHigh>:

void ICM_CSHigh(void) {
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, SET);
 8001960:	2201      	movs	r2, #1
 8001962:	2110      	movs	r1, #16
 8001964:	4802      	ldr	r0, [pc, #8]	; (8001970 <ICM_CSHigh+0x14>)
 8001966:	f003 fb01 	bl	8004f6c <HAL_GPIO_WritePin>
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	48000400 	.word	0x48000400

08001974 <ICM_SetClock>:

void ICM_CSLow(void) {
	HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, RESET);
}

void ICM_SetClock(ICM20948 *dev, uint8_t clk) {
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	460b      	mov	r3, r1
 800197e:	70fb      	strb	r3, [r7, #3]
	ICM_WriteOneByte(dev, PWR_MGMT_1, clk);
 8001980:	78fb      	ldrb	r3, [r7, #3]
 8001982:	461a      	mov	r2, r3
 8001984:	2106      	movs	r1, #6
 8001986:	6878      	ldr	r0, [r7, #4]
 8001988:	f000 f892 	bl	8001ab0 <ICM_WriteOneByte>
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}

08001994 <ICM_AccelGyroOff>:

void ICM_AccelGyroOff(ICM20948 *dev) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
	ICM_WriteOneByte(dev, PWR_MGMT_2, (0x38 | 0x07));
 800199c:	223f      	movs	r2, #63	; 0x3f
 800199e:	2107      	movs	r1, #7
 80019a0:	6878      	ldr	r0, [r7, #4]
 80019a2:	f000 f885 	bl	8001ab0 <ICM_WriteOneByte>
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <ICM_AccelGyroOn>:

void ICM_AccelGyroOn(ICM20948 *dev) {
 80019ae:	b580      	push	{r7, lr}
 80019b0:	b082      	sub	sp, #8
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
	ICM_WriteOneByte(dev, 0x07, (0x00 | 0x00));
 80019b6:	2200      	movs	r2, #0
 80019b8:	2107      	movs	r1, #7
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f000 f878 	bl	8001ab0 <ICM_WriteOneByte>
}
 80019c0:	bf00      	nop
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <ICM_SetGyroRateLPF>:

void ICM_SetGyroRateLPF(ICM20948 *dev, uint8_t rate, uint8_t lpf) {
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	460b      	mov	r3, r1
 80019d2:	70fb      	strb	r3, [r7, #3]
 80019d4:	4613      	mov	r3, r2
 80019d6:	70bb      	strb	r3, [r7, #2]
	ICM_WriteOneByte(dev, GYRO_CONFIG_1, (rate|lpf));
 80019d8:	78fa      	ldrb	r2, [r7, #3]
 80019da:	78bb      	ldrb	r3, [r7, #2]
 80019dc:	4313      	orrs	r3, r2
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	461a      	mov	r2, r3
 80019e2:	2101      	movs	r1, #1
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f000 f863 	bl	8001ab0 <ICM_WriteOneByte>
}
 80019ea:	bf00      	nop
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
	...

080019f4 <ICM_readBytes>:

/*****************************************************************************
LOW-LEVEL FUNCTIONS
******************************************************************************/
void ICM_readBytes(ICM20948 *dev, uint8_t reg, uint8_t *pData, uint16_t Size)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b084      	sub	sp, #16
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	60f8      	str	r0, [r7, #12]
 80019fc:	607a      	str	r2, [r7, #4]
 80019fe:	461a      	mov	r2, r3
 8001a00:	460b      	mov	r3, r1
 8001a02:	72fb      	strb	r3, [r7, #11]
 8001a04:	4613      	mov	r3, r2
 8001a06:	813b      	strh	r3, [r7, #8]
	reg = reg | 0x80;
 8001a08:	7afb      	ldrb	r3, [r7, #11]
 8001a0a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001a0e:	b2db      	uxtb	r3, r3
 8001a10:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_RESET);
 8001a12:	2200      	movs	r2, #0
 8001a14:	2110      	movs	r1, #16
 8001a16:	480d      	ldr	r0, [pc, #52]	; (8001a4c <ICM_readBytes+0x58>)
 8001a18:	f003 faa8 	bl	8004f6c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->spiHandle, &reg, 1, 100);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	6818      	ldr	r0, [r3, #0]
 8001a20:	f107 010b 	add.w	r1, r7, #11
 8001a24:	2364      	movs	r3, #100	; 0x64
 8001a26:	2201      	movs	r2, #1
 8001a28:	f006 fd43 	bl	80084b2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(dev->spiHandle, pData, Size, 100);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6818      	ldr	r0, [r3, #0]
 8001a30:	893a      	ldrh	r2, [r7, #8]
 8001a32:	2364      	movs	r3, #100	; 0x64
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	f006 feaa 	bl	800878e <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_SET);
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	2110      	movs	r1, #16
 8001a3e:	4803      	ldr	r0, [pc, #12]	; (8001a4c <ICM_readBytes+0x58>)
 8001a40:	f003 fa94 	bl	8004f6c <HAL_GPIO_WritePin>
}
 8001a44:	bf00      	nop
 8001a46:	3710      	adds	r7, #16
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	48000400 	.word	0x48000400

08001a50 <ICM_ReadOneByte>:
	HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_SET);

}

void ICM_ReadOneByte(ICM20948 *dev, uint8_t reg, uint8_t* pData)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	607a      	str	r2, [r7, #4]
 8001a5c:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef status;

	reg = reg | 0x80;													//first bit 1 indicates read
 8001a5e:	7afb      	ldrb	r3, [r7, #11]
 8001a60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_RESET);	//enable SPI
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2110      	movs	r1, #16
 8001a6c:	480f      	ldr	r0, [pc, #60]	; (8001aac <ICM_ReadOneByte+0x5c>)
 8001a6e:	f003 fa7d 	bl	8004f6c <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);			//turn off green LED

	status = HAL_SPI_Transmit(dev->spiHandle, &reg, 1, 100);
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	6818      	ldr	r0, [r3, #0]
 8001a76:	f107 010b 	add.w	r1, r7, #11
 8001a7a:	2364      	movs	r3, #100	; 0x64
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	f006 fd18 	bl	80084b2 <HAL_SPI_Transmit>
 8001a82:	4603      	mov	r3, r0
 8001a84:	75fb      	strb	r3, [r7, #23]
	status = HAL_SPI_Receive(dev->spiHandle, pData, 1, 100);
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	6818      	ldr	r0, [r3, #0]
 8001a8a:	2364      	movs	r3, #100	; 0x64
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	6879      	ldr	r1, [r7, #4]
 8001a90:	f006 fe7d 	bl	800878e <HAL_SPI_Receive>
 8001a94:	4603      	mov	r3, r0
 8001a96:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_SET);		//disable SPI
 8001a98:	2201      	movs	r2, #1
 8001a9a:	2110      	movs	r1, #16
 8001a9c:	4803      	ldr	r0, [pc, #12]	; (8001aac <ICM_ReadOneByte+0x5c>)
 8001a9e:	f003 fa65 	bl	8004f6c <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);			//turn on green LED
}
 8001aa2:	bf00      	nop
 8001aa4:	3718      	adds	r7, #24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	48000400 	.word	0x48000400

08001ab0 <ICM_WriteOneByte>:

void ICM_WriteOneByte(ICM20948 *dev, uint8_t reg, uint8_t Data)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	460b      	mov	r3, r1
 8001aba:	70fb      	strb	r3, [r7, #3]
 8001abc:	4613      	mov	r3, r2
 8001abe:	70bb      	strb	r3, [r7, #2]
	HAL_StatusTypeDef status;

	reg = reg & 0x7F;													//first bit 0 indicates write
 8001ac0:	78fb      	ldrb	r3, [r7, #3]
 8001ac2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_RESET);	//set CS pin low
 8001aca:	2200      	movs	r2, #0
 8001acc:	2110      	movs	r1, #16
 8001ace:	480f      	ldr	r0, [pc, #60]	; (8001b0c <ICM_WriteOneByte+0x5c>)
 8001ad0:	f003 fa4c 	bl	8004f6c <HAL_GPIO_WritePin>
	status = HAL_SPI_Transmit(dev->spiHandle, &reg, 1, 100);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6818      	ldr	r0, [r3, #0]
 8001ad8:	1cf9      	adds	r1, r7, #3
 8001ada:	2364      	movs	r3, #100	; 0x64
 8001adc:	2201      	movs	r2, #1
 8001ade:	f006 fce8 	bl	80084b2 <HAL_SPI_Transmit>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	73fb      	strb	r3, [r7, #15]
	status = HAL_SPI_Transmit(dev->spiHandle, &Data, 1, 100);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6818      	ldr	r0, [r3, #0]
 8001aea:	1cb9      	adds	r1, r7, #2
 8001aec:	2364      	movs	r3, #100	; 0x64
 8001aee:	2201      	movs	r2, #1
 8001af0:	f006 fcdf 	bl	80084b2 <HAL_SPI_Transmit>
 8001af4:	4603      	mov	r3, r0
 8001af6:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(ICM_CS_GPIO_Port, ICM_CS_Pin, GPIO_PIN_SET);		//set CS pin high
 8001af8:	2201      	movs	r2, #1
 8001afa:	2110      	movs	r1, #16
 8001afc:	4803      	ldr	r0, [pc, #12]	; (8001b0c <ICM_WriteOneByte+0x5c>)
 8001afe:	f003 fa35 	bl	8004f6c <HAL_GPIO_WritePin>
}
 8001b02:	bf00      	nop
 8001b04:	3710      	adds	r7, #16
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	48000400 	.word	0x48000400

08001b10 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001b18:	4b06      	ldr	r3, [pc, #24]	; (8001b34 <LL_EXTI_EnableIT_32_63+0x24>)
 8001b1a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001b1e:	4905      	ldr	r1, [pc, #20]	; (8001b34 <LL_EXTI_EnableIT_32_63+0x24>)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4313      	orrs	r3, r2
 8001b24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001b28:	bf00      	nop
 8001b2a:	370c      	adds	r7, #12
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	58000800 	.word	0x58000800

08001b38 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4313      	orrs	r3, r2
 8001b4e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4013      	ands	r3, r2
 8001b5a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
}
 8001b5e:	bf00      	nop
 8001b60:	3714      	adds	r7, #20
 8001b62:	46bd      	mov	sp, r7
 8001b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b68:	4770      	bx	lr

08001b6a <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001b6a:	b480      	push	{r7}
 8001b6c:	b085      	sub	sp, #20
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8001b72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b76:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 8001b7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4313      	orrs	r3, r2
 8001b82:	f8c1 314c 	str.w	r3, [r1, #332]	; 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8001b86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b8a:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4013      	ands	r3, r2
 8001b92:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b94:	68fb      	ldr	r3, [r7, #12]
}
 8001b96:	bf00      	nop
 8001b98:	3714      	adds	r7, #20
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8001ba6:	f002 fb99 	bl	80042dc <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8001baa:	f002 fb9d 	bl	80042e8 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8001bae:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001bb2:	f7ff ffad 	bl	8001b10 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8001bb6:	f00a ff0b 	bl	800c9d0 <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8001bba:	f000 f821 	bl	8001c00 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8001bbe:	f000 f8c3 	bl	8001d48 <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8001bc2:	bf00      	nop
}
 8001bc4:	bd80      	pop	{r7, pc}
	...

08001bc8 <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8001bc8:	b5b0      	push	{r4, r5, r7, lr}
 8001bca:	b088      	sub	sp, #32
 8001bcc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8001bce:	4b0b      	ldr	r3, [pc, #44]	; (8001bfc <APPD_EnableCPU2+0x34>)
 8001bd0:	1d3c      	adds	r4, r7, #4
 8001bd2:	461d      	mov	r5, r3
 8001bd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bd8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001bdc:	c403      	stmia	r4!, {r0, r1}
 8001bde:	8022      	strh	r2, [r4, #0]
 8001be0:	3402      	adds	r4, #2
 8001be2:	0c13      	lsrs	r3, r2, #16
 8001be4:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8001be6:	f00a fe2f 	bl	800c848 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8001bea:	1d3b      	adds	r3, r7, #4
 8001bec:	4618      	mov	r0, r3
 8001bee:	f00a f8ca 	bl	800bd86 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8001bf2:	bf00      	nop
}
 8001bf4:	3720      	adds	r7, #32
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bdb0      	pop	{r4, r5, r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	08011900 	.word	0x08011900

08001c00 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b088      	sub	sp, #32
 8001c04:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 8001c06:	1d3b      	adds	r3, r7, #4
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;
  gpioa_pin_list = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001c20:	2300      	movs	r3, #0
 8001c22:	77fb      	strb	r3, [r7, #31]
 8001c24:	e038      	b.n	8001c98 <APPD_SetCPU2GpioConfig+0x98>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 8001c26:	7ffb      	ldrb	r3, [r7, #31]
 8001c28:	4a44      	ldr	r2, [pc, #272]	; (8001d3c <APPD_SetCPU2GpioConfig+0x13c>)
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	4413      	add	r3, r2
 8001c2e:	799b      	ldrb	r3, [r3, #6]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d02b      	beq.n	8001c8c <APPD_SetCPU2GpioConfig+0x8c>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8001c34:	7ffb      	ldrb	r3, [r7, #31]
 8001c36:	4a41      	ldr	r2, [pc, #260]	; (8001d3c <APPD_SetCPU2GpioConfig+0x13c>)
 8001c38:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8001c3c:	4a40      	ldr	r2, [pc, #256]	; (8001d40 <APPD_SetCPU2GpioConfig+0x140>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d01b      	beq.n	8001c7a <APPD_SetCPU2GpioConfig+0x7a>
 8001c42:	4a3f      	ldr	r2, [pc, #252]	; (8001d40 <APPD_SetCPU2GpioConfig+0x140>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d823      	bhi.n	8001c90 <APPD_SetCPU2GpioConfig+0x90>
 8001c48:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001c4c:	d003      	beq.n	8001c56 <APPD_SetCPU2GpioConfig+0x56>
 8001c4e:	4a3d      	ldr	r2, [pc, #244]	; (8001d44 <APPD_SetCPU2GpioConfig+0x144>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d009      	beq.n	8001c68 <APPD_SetCPU2GpioConfig+0x68>
          break;
        case (uint32_t)GPIOC:
          gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;
        default:
          break;
 8001c54:	e01c      	b.n	8001c90 <APPD_SetCPU2GpioConfig+0x90>
          gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8001c56:	7ffb      	ldrb	r3, [r7, #31]
 8001c58:	4a38      	ldr	r2, [pc, #224]	; (8001d3c <APPD_SetCPU2GpioConfig+0x13c>)
 8001c5a:	00db      	lsls	r3, r3, #3
 8001c5c:	4413      	add	r3, r2
 8001c5e:	889a      	ldrh	r2, [r3, #4]
 8001c60:	8bbb      	ldrh	r3, [r7, #28]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	83bb      	strh	r3, [r7, #28]
          break;
 8001c66:	e014      	b.n	8001c92 <APPD_SetCPU2GpioConfig+0x92>
          gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8001c68:	7ffb      	ldrb	r3, [r7, #31]
 8001c6a:	4a34      	ldr	r2, [pc, #208]	; (8001d3c <APPD_SetCPU2GpioConfig+0x13c>)
 8001c6c:	00db      	lsls	r3, r3, #3
 8001c6e:	4413      	add	r3, r2
 8001c70:	889a      	ldrh	r2, [r3, #4]
 8001c72:	8b7b      	ldrh	r3, [r7, #26]
 8001c74:	4313      	orrs	r3, r2
 8001c76:	837b      	strh	r3, [r7, #26]
          break;
 8001c78:	e00b      	b.n	8001c92 <APPD_SetCPU2GpioConfig+0x92>
          gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 8001c7a:	7ffb      	ldrb	r3, [r7, #31]
 8001c7c:	4a2f      	ldr	r2, [pc, #188]	; (8001d3c <APPD_SetCPU2GpioConfig+0x13c>)
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	4413      	add	r3, r2
 8001c82:	889a      	ldrh	r2, [r3, #4]
 8001c84:	8b3b      	ldrh	r3, [r7, #24]
 8001c86:	4313      	orrs	r3, r2
 8001c88:	833b      	strh	r3, [r7, #24]
          break;
 8001c8a:	e002      	b.n	8001c92 <APPD_SetCPU2GpioConfig+0x92>
      }
    }
 8001c8c:	bf00      	nop
 8001c8e:	e000      	b.n	8001c92 <APPD_SetCPU2GpioConfig+0x92>
          break;
 8001c90:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001c92:	7ffb      	ldrb	r3, [r7, #31]
 8001c94:	3301      	adds	r3, #1
 8001c96:	77fb      	strb	r3, [r7, #31]
 8001c98:	7ffb      	ldrb	r3, [r7, #31]
 8001c9a:	2b25      	cmp	r3, #37	; 0x25
 8001c9c:	d9c3      	bls.n	8001c26 <APPD_SetCPU2GpioConfig+0x26>
  }

  gpio_config.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 8001caa:	8bbb      	ldrh	r3, [r7, #28]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d014      	beq.n	8001cda <APPD_SetCPU2GpioConfig+0xda>
  {
    gpio_config.Pin = gpioa_pin_list;
 8001cb0:	8bbb      	ldrh	r3, [r7, #28]
 8001cb2:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb4:	2001      	movs	r0, #1
 8001cb6:	f7ff ff3f 	bl	8001b38 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 8001cba:	2001      	movs	r0, #1
 8001cbc:	f7ff ff55 	bl	8001b6a <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8001cc0:	1d3b      	adds	r3, r7, #4
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cc8:	f002 ffe0 	bl	8004c8c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 8001ccc:	8bbb      	ldrh	r3, [r7, #28]
 8001cce:	2200      	movs	r2, #0
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cd6:	f003 f949 	bl	8004f6c <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 8001cda:	8b7b      	ldrh	r3, [r7, #26]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d012      	beq.n	8001d06 <APPD_SetCPU2GpioConfig+0x106>
  {
    gpio_config.Pin = gpiob_pin_list;
 8001ce0:	8b7b      	ldrh	r3, [r7, #26]
 8001ce2:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce4:	2002      	movs	r0, #2
 8001ce6:	f7ff ff27 	bl	8001b38 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 8001cea:	2002      	movs	r0, #2
 8001cec:	f7ff ff3d 	bl	8001b6a <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8001cf0:	1d3b      	adds	r3, r7, #4
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4813      	ldr	r0, [pc, #76]	; (8001d44 <APPD_SetCPU2GpioConfig+0x144>)
 8001cf6:	f002 ffc9 	bl	8004c8c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 8001cfa:	8b7b      	ldrh	r3, [r7, #26]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4810      	ldr	r0, [pc, #64]	; (8001d44 <APPD_SetCPU2GpioConfig+0x144>)
 8001d02:	f003 f933 	bl	8004f6c <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 8001d06:	8b3b      	ldrh	r3, [r7, #24]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d013      	beq.n	8001d34 <APPD_SetCPU2GpioConfig+0x134>
  {
    gpio_config.Pin = gpioc_pin_list;
 8001d0c:	8b3b      	ldrh	r3, [r7, #24]
 8001d0e:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d10:	2004      	movs	r0, #4
 8001d12:	f7ff ff11 	bl	8001b38 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 8001d16:	2004      	movs	r0, #4
 8001d18:	f7ff ff27 	bl	8001b6a <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 8001d1c:	1d3b      	adds	r3, r7, #4
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4807      	ldr	r0, [pc, #28]	; (8001d40 <APPD_SetCPU2GpioConfig+0x140>)
 8001d22:	f002 ffb3 	bl	8004c8c <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 8001d26:	8b3b      	ldrh	r3, [r7, #24]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4804      	ldr	r0, [pc, #16]	; (8001d40 <APPD_SetCPU2GpioConfig+0x140>)
 8001d2e:	f003 f91d 	bl	8004f6c <HAL_GPIO_WritePin>
  }

/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 8001d32:	bf00      	nop
 8001d34:	bf00      	nop
}
 8001d36:	3720      	adds	r7, #32
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	08012a94 	.word	0x08012a94
 8001d40:	48000800 	.word	0x48000800
 8001d44:	48000400 	.word	0x48000400

08001d48 <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 8001d4c:	bf00      	nop
}
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	af00      	add	r7, sp, #0
#endif
}
else if (CFG_DEBUG_TRACE_UART == hw_uart1)
{
#if(CFG_HW_USART1_ENABLED == 1)
    MX_USART1_UART_Init();
 8001d5a:	f001 fcc5 	bl	80036e8 <MX_USART1_UART_Init>
#endif
}
#endif

/* USER CODE END DbgOutputInit */
  return;
 8001d5e:	bf00      	nop
}
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b084      	sub	sp, #16
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	60f8      	str	r0, [r7, #12]
 8001d6a:	460b      	mov	r3, r1
 8001d6c:	607a      	str	r2, [r7, #4]
 8001d6e:	817b      	strh	r3, [r7, #10]
/* USER CODE END DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8001d70:	897a      	ldrh	r2, [r7, #10]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	68f9      	ldr	r1, [r7, #12]
 8001d76:	2000      	movs	r0, #0
 8001d78:	f001 f9ea 	bl	8003150 <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 8001d7c:	bf00      	nop
}
 8001d7e:	3710      	adds	r7, #16
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8001d8c:	4b07      	ldr	r3, [pc, #28]	; (8001dac <LL_C2_PWR_SetPowerMode+0x28>)
 8001d8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001d92:	f023 0207 	bic.w	r2, r3, #7
 8001d96:	4905      	ldr	r1, [pc, #20]	; (8001dac <LL_C2_PWR_SetPowerMode+0x28>)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	58000400 	.word	0x58000400

08001db0 <LL_EXTI_EnableIT_32_63>:
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001db8:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <LL_EXTI_EnableIT_32_63+0x24>)
 8001dba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8001dbe:	4905      	ldr	r1, [pc, #20]	; (8001dd4 <LL_EXTI_EnableIT_32_63+0x24>)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr
 8001dd4:	58000800 	.word	0x58000800

08001dd8 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b083      	sub	sp, #12
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001de0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001de4:	4a0a      	ldr	r2, [pc, #40]	; (8001e10 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8001de6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8001dea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dee:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001df2:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	021b      	lsls	r3, r3, #8
 8001dfa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
}
 8001e04:	bf00      	nop
 8001e06:	370c      	adds	r7, #12
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0e:	4770      	bx	lr
 8001e10:	cafecafe 	.word	0xcafecafe

08001e14 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001e1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e20:	689b      	ldr	r3, [r3, #8]
 8001e22:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001e26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	608b      	str	r3, [r1, #8]
}
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <LL_RCC_ForceBackupDomainReset>:
  * @brief  Force the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8001e40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e50:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001e54:	bf00      	nop
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <LL_RCC_ReleaseBackupDomainReset>:
  * @brief  Release the Backup domain reset
  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8001e62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e6a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001e76:	bf00      	nop
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <LL_RCC_IsActiveFlag_PINRST>:
  * @brief  Check if RCC flag Pin reset is set or not.
  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL);
 8001e84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e8c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001e94:	d101      	bne.n	8001e9a <LL_RCC_IsActiveFlag_PINRST+0x1a>
 8001e96:	2301      	movs	r3, #1
 8001e98:	e000      	b.n	8001e9c <LL_RCC_IsActiveFlag_PINRST+0x1c>
 8001e9a:	2300      	movs	r3, #0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <LL_RCC_IsActiveFlag_SFTRST>:
  * @brief  Check if RCC flag Software reset is set or not.
  * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
{
 8001ea6:	b480      	push	{r7}
 8001ea8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL);
 8001eaa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001eba:	d101      	bne.n	8001ec0 <LL_RCC_IsActiveFlag_SFTRST+0x1a>
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e000      	b.n	8001ec2 <LL_RCC_IsActiveFlag_SFTRST+0x1c>
 8001ec0:	2300      	movs	r3, #0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <LL_AHB3_GRP1_EnableClock>:
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b085      	sub	sp, #20
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8001ed4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ed8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eda:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8001ee4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ee8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4013      	ands	r3, r2
 8001eee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
}
 8001ef2:	bf00      	nop
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
	...

08001f00 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8001f04:	4b04      	ldr	r3, [pc, #16]	; (8001f18 <LL_DBGMCU_GetDeviceID+0x18>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	e0042000 	.word	0xe0042000

08001f1c <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8001f20:	4b04      	ldr	r3, [pc, #16]	; (8001f34 <LL_DBGMCU_GetRevisionID+0x18>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	0c1b      	lsrs	r3, r3, #16
 8001f26:	b29b      	uxth	r3, r3
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	e0042000 	.word	0xe0042000

08001f38 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685a      	ldr	r2, [r3, #4]
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	041b      	lsls	r3, r3, #16
 8001f4a:	431a      	orrs	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	605a      	str	r2, [r3, #4]
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	605a      	str	r2, [r3, #4]
}
 8001f72:	bf00      	nop
 8001f74:	370c      	adds	r7, #12
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr

08001f7e <LL_C2_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b083      	sub	sp, #12
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]
 8001f86:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel << (IPCC_C2MR_CH1FM_Pos));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	695a      	ldr	r2, [r3, #20]
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	041b      	lsls	r3, r3, #16
 8001f90:	431a      	orrs	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	615a      	str	r2, [r3, #20]
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <LL_C2_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
 8001faa:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C2MR, Channel);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	695a      	ldr	r2, [r3, #20]
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	615a      	str	r2, [r3, #20]
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	683a      	ldr	r2, [r7, #0]
 8001fd2:	609a      	str	r2, [r3, #8]
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <LL_C2_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C2_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C2SCR, Channel);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	619a      	str	r2, [r3, #24]
}
 8001ff0:	bf00      	nop
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002000:	4b05      	ldr	r3, [pc, #20]	; (8002018 <LL_LPM_EnableSleep+0x1c>)
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	4a04      	ldr	r2, [pc, #16]	; (8002018 <LL_LPM_EnableSleep+0x1c>)
 8002006:	f023 0304 	bic.w	r3, r3, #4
 800200a:	6113      	str	r3, [r2, #16]
}
 800200c:	bf00      	nop
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	e000ed00 	.word	0xe000ed00

0800201c <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	22ff      	movs	r2, #255	; 0xff
 8002028:	625a      	str	r2, [r3, #36]	; 0x24
}
 800202a:	bf00      	nop
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr

08002036 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8002036:	b480      	push	{r7}
 8002038:	b083      	sub	sp, #12
 800203a:	af00      	add	r7, sp, #0
 800203c:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	22ca      	movs	r2, #202	; 0xca
 8002042:	625a      	str	r2, [r3, #36]	; 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2253      	movs	r2, #83	; 0x53
 8002048:	625a      	str	r2, [r3, #36]	; 0x24
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8002056:	b480      	push	{r7}
 8002058:	b083      	sub	sp, #12
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
 800205e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	f023 0207 	bic.w	r2, r3, #7
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	431a      	orrs	r2, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	609a      	str	r2, [r3, #8]
}
 8002070:	bf00      	nop
 8002072:	370c      	adds	r7, #12
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <MX_APPE_Config>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002080:	4b04      	ldr	r3, [pc, #16]	; (8002094 <MX_APPE_Config+0x18>)
 8002082:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002086:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8002088:	f000 f826 	bl	80020d8 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 800208c:	f000 f866 	bl	800215c <Config_HSE>

  return;
 8002090:	bf00      	nop
}
 8002092:	bd80      	pop	{r7, pc}
 8002094:	58004000 	.word	0x58004000

08002098 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 800209c:	f000 f872 	bl	8002184 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 80020a0:	f000 f88a 	bl	80021b8 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80020a4:	4904      	ldr	r1, [pc, #16]	; (80020b8 <MX_APPE_Init+0x20>)
 80020a6:	2000      	movs	r0, #0
 80020a8:	f000 fe60 	bl	8002d6c <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();		//For BLE
 80020ac:	f7ff fd79 	bl	8001ba2 <APPD_Init>
/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 80020b0:	f000 f890 	bl	80021d4 <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 80020b4:	bf00      	nop
}
 80020b6:	bd80      	pop	{r7, pc}
 80020b8:	20000c4c 	.word	0x20000c4c

080020bc <Init_Smps>:

void Init_Smps(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 80020c0:	bf00      	nop
}
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr

080020ca <Init_Exti>:

void Init_Exti(void)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 80020ce:	2050      	movs	r0, #80	; 0x50
 80020d0:	f7ff fe6e 	bl	8001db0 <LL_EXTI_EnableIT_32_63>

  return;
 80020d4:	bf00      	nop
}
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
#if (CFG_HW_RESET_BY_FW == 1)
  Reset_BackupDomain();
 80020dc:	f000 f804 	bl	80020e8 <Reset_BackupDomain>

  Reset_IPCC();
 80020e0:	f000 f81a 	bl	8002118 <Reset_IPCC>
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 80020e4:	bf00      	nop
}
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <Reset_BackupDomain>:

#if (CFG_HW_RESET_BY_FW == 1)
static void Reset_BackupDomain(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE))
 80020ec:	f7ff fec8 	bl	8001e80 <LL_RCC_IsActiveFlag_PINRST>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d00d      	beq.n	8002112 <Reset_BackupDomain+0x2a>
 80020f6:	f7ff fed6 	bl	8001ea6 <LL_RCC_IsActiveFlag_SFTRST>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d108      	bne.n	8002112 <Reset_BackupDomain+0x2a>
  {
    HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8002100:	f004 f9ac 	bl	800645c <HAL_PWR_EnableBkUpAccess>

    /**
     *  Write twice the value to flush the APB-AHB bridge
     *  This bit shall be written in the register before writing the next one
     */
    HAL_PWR_EnableBkUpAccess();
 8002104:	f004 f9aa 	bl	800645c <HAL_PWR_EnableBkUpAccess>

    __HAL_RCC_BACKUPRESET_FORCE();
 8002108:	f7ff fe98 	bl	8001e3c <LL_RCC_ForceBackupDomainReset>
    __HAL_RCC_BACKUPRESET_RELEASE();
 800210c:	f7ff fea7 	bl	8001e5e <LL_RCC_ReleaseBackupDomainReset>
  }

  return;
 8002110:	bf00      	nop
 8002112:	bf00      	nop
}
 8002114:	bd80      	pop	{r7, pc}
	...

08002118 <Reset_IPCC>:

static void Reset_IPCC(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC);
 800211c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002120:	f7ff fed4 	bl	8001ecc <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_ClearFlag_CHx(
 8002124:	213f      	movs	r1, #63	; 0x3f
 8002126:	480c      	ldr	r0, [pc, #48]	; (8002158 <Reset_IPCC+0x40>)
 8002128:	f7ff ff4c 	bl	8001fc4 <LL_C1_IPCC_ClearFlag_CHx>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_ClearFlag_CHx(
 800212c:	213f      	movs	r1, #63	; 0x3f
 800212e:	480a      	ldr	r0, [pc, #40]	; (8002158 <Reset_IPCC+0x40>)
 8002130:	f7ff ff56 	bl	8001fe0 <LL_C2_IPCC_ClearFlag_CHx>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C1_IPCC_DisableTransmitChannel(
 8002134:	213f      	movs	r1, #63	; 0x3f
 8002136:	4808      	ldr	r0, [pc, #32]	; (8002158 <Reset_IPCC+0x40>)
 8002138:	f7ff fefe 	bl	8001f38 <LL_C1_IPCC_DisableTransmitChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_DisableTransmitChannel(
 800213c:	213f      	movs	r1, #63	; 0x3f
 800213e:	4806      	ldr	r0, [pc, #24]	; (8002158 <Reset_IPCC+0x40>)
 8002140:	f7ff ff1d 	bl	8001f7e <LL_C2_IPCC_DisableTransmitChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C1_IPCC_DisableReceiveChannel(
 8002144:	213f      	movs	r1, #63	; 0x3f
 8002146:	4804      	ldr	r0, [pc, #16]	; (8002158 <Reset_IPCC+0x40>)
 8002148:	f7ff ff08 	bl	8001f5c <LL_C1_IPCC_DisableReceiveChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  LL_C2_IPCC_DisableReceiveChannel(
 800214c:	213f      	movs	r1, #63	; 0x3f
 800214e:	4802      	ldr	r0, [pc, #8]	; (8002158 <Reset_IPCC+0x40>)
 8002150:	f7ff ff27 	bl	8001fa2 <LL_C2_IPCC_DisableReceiveChannel>
      IPCC,
      LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4
      | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6);

  return;
 8002154:	bf00      	nop
}
 8002156:	bd80      	pop	{r7, pc}
 8002158:	58000c00 	.word	0x58000c00

0800215c <Config_HSE>:
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8002162:	2000      	movs	r0, #0
 8002164:	f00a fcb2 	bl	800cacc <OTP_Read>
 8002168:	6078      	str	r0, [r7, #4]
  if (p_otp)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d005      	beq.n	800217c <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	799b      	ldrb	r3, [r3, #6]
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff fe2f 	bl	8001dd8 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 800217a:	bf00      	nop
 800217c:	bf00      	nop
}
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}

08002184 <System_Init>:

static void System_Init(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  Init_Smps();
 8002188:	f7ff ff98 	bl	80020bc <Init_Smps>

  Init_Exti();
 800218c:	f7ff ff9d 	bl	80020ca <Init_Exti>

  Init_Rtc();
 8002190:	f000 f802 	bl	8002198 <Init_Rtc>

  return;
 8002194:	bf00      	nop
}
 8002196:	bd80      	pop	{r7, pc}

08002198 <Init_Rtc>:

static void Init_Rtc(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 800219c:	4805      	ldr	r0, [pc, #20]	; (80021b4 <Init_Rtc+0x1c>)
 800219e:	f7ff ff4a 	bl	8002036 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80021a2:	2100      	movs	r1, #0
 80021a4:	4803      	ldr	r0, [pc, #12]	; (80021b4 <Init_Rtc+0x1c>)
 80021a6:	f7ff ff56 	bl	8002056 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80021aa:	4802      	ldr	r0, [pc, #8]	; (80021b4 <Init_Rtc+0x1c>)
 80021ac:	f7ff ff36 	bl	800201c <LL_RTC_EnableWriteProtection>

  return;
 80021b0:	bf00      	nop
}
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40002800 	.word	0x40002800

080021b8 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80021bc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80021c0:	f7ff fe28 	bl	8001e14 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80021c4:	f00c f9bc 	bl	800e540 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80021c8:	2004      	movs	r0, #4
 80021ca:	f7ff fddb 	bl	8001d84 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80021ce:	bf00      	nop
}
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b088      	sub	sp, #32
 80021d8:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80021da:	f00a f97f 	bl	800c4dc <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80021de:	4a11      	ldr	r2, [pc, #68]	; (8002224 <appe_Tl_Init+0x50>)
 80021e0:	2100      	movs	r1, #0
 80021e2:	2004      	movs	r0, #4
 80021e4:	f00c faea 	bl	800e7bc <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80021e8:	4b0f      	ldr	r3, [pc, #60]	; (8002228 <appe_Tl_Init+0x54>)
 80021ea:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80021ec:	4b0f      	ldr	r3, [pc, #60]	; (800222c <appe_Tl_Init+0x58>)
 80021ee:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80021f0:	463b      	mov	r3, r7
 80021f2:	4619      	mov	r1, r3
 80021f4:	480e      	ldr	r0, [pc, #56]	; (8002230 <appe_Tl_Init+0x5c>)
 80021f6:	f00a f837 	bl	800c268 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 80021fa:	4b0e      	ldr	r3, [pc, #56]	; (8002234 <appe_Tl_Init+0x60>)
 80021fc:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80021fe:	4b0e      	ldr	r3, [pc, #56]	; (8002238 <appe_Tl_Init+0x64>)
 8002200:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8002202:	4b0e      	ldr	r3, [pc, #56]	; (800223c <appe_Tl_Init+0x68>)
 8002204:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8002206:	f240 533c 	movw	r3, #1340	; 0x53c
 800220a:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 800220c:	f107 0308 	add.w	r3, r7, #8
 8002210:	4618      	mov	r0, r3
 8002212:	f00a faa5 	bl	800c760 <TL_MM_Init>

  TL_Enable();
 8002216:	f00a f95b 	bl	800c4d0 <TL_Enable>

  return;
 800221a:	bf00      	nop
}
 800221c:	3720      	adds	r7, #32
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	0800c2a1 	.word	0x0800c2a1
 8002228:	20000744 	.word	0x20000744
 800222c:	08002241 	.word	0x08002241
 8002230:	08002259 	.word	0x08002259
 8002234:	2000095c 	.word	0x2000095c
 8002238:	20000850 	.word	0x20000850
 800223c:	20000208 	.word	0x20000208

08002240 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	4603      	mov	r3, r0
 8002248:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 800224a:	bf00      	nop
}
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
	...

08002258 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b088      	sub	sp, #32
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	330b      	adds	r3, #11
 8002266:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8002268:	69fb      	ldr	r3, [r7, #28]
 800226a:	881b      	ldrh	r3, [r3, #0]
 800226c:	b29b      	uxth	r3, r3
 800226e:	f5a3 4312 	sub.w	r3, r3, #37376	; 0x9200
 8002272:	2b07      	cmp	r3, #7
 8002274:	d860      	bhi.n	8002338 <APPE_SysUserEvtRx+0xe0>
 8002276:	a201      	add	r2, pc, #4	; (adr r2, 800227c <APPE_SysUserEvtRx+0x24>)
 8002278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800227c:	0800229d 	.word	0x0800229d
 8002280:	080022df 	.word	0x080022df
 8002284:	080022ed 	.word	0x080022ed
 8002288:	08002339 	.word	0x08002339
 800228c:	08002309 	.word	0x08002309
 8002290:	08002319 	.word	0x08002319
 8002294:	08002321 	.word	0x08002321
 8002298:	08002331 	.word	0x08002331
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 800229c:	f107 030c 	add.w	r3, r7, #12
 80022a0:	4618      	mov	r0, r3
 80022a2:	f009 fd9d 	bl	800bde0 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 80022a6:	7b3b      	ldrb	r3, [r7, #12]
 80022a8:	4619      	mov	r1, r3
 80022aa:	7b7b      	ldrb	r3, [r7, #13]
 80022ac:	461a      	mov	r2, r3
 80022ae:	7bbb      	ldrb	r3, [r7, #14]
 80022b0:	4824      	ldr	r0, [pc, #144]	; (8002344 <APPE_SysUserEvtRx+0xec>)
 80022b2:	f00d f86f 	bl	800f394 <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 80022b6:	7c3b      	ldrb	r3, [r7, #16]
 80022b8:	4619      	mov	r1, r3
 80022ba:	4823      	ldr	r0, [pc, #140]	; (8002348 <APPE_SysUserEvtRx+0xf0>)
 80022bc:	f00d f86a 	bl	800f394 <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 80022c0:	7dbb      	ldrb	r3, [r7, #22]
 80022c2:	4619      	mov	r1, r3
 80022c4:	7dfb      	ldrb	r3, [r7, #23]
 80022c6:	461a      	mov	r2, r3
 80022c8:	7e3b      	ldrb	r3, [r7, #24]
 80022ca:	4820      	ldr	r0, [pc, #128]	; (800234c <APPE_SysUserEvtRx+0xf4>)
 80022cc:	f00d f862 	bl	800f394 <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 80022d0:	481f      	ldr	r0, [pc, #124]	; (8002350 <APPE_SysUserEvtRx+0xf8>)
 80022d2:	f00d f85f 	bl	800f394 <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f000 f870 	bl	80023bc <APPE_SysEvtReadyProcessing>
    break;
 80022dc:	e02d      	b.n	800233a <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 80022de:	481d      	ldr	r0, [pc, #116]	; (8002354 <APPE_SysUserEvtRx+0xfc>)
 80022e0:	f00d f858 	bl	800f394 <iprintf>
    APPE_SysEvtError(pPayload);
 80022e4:	6878      	ldr	r0, [r7, #4]
 80022e6:	f000 f843 	bl	8002370 <APPE_SysEvtError>
    break;
 80022ea:	e026      	b.n	800233a <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 80022ec:	481a      	ldr	r0, [pc, #104]	; (8002358 <APPE_SysUserEvtRx+0x100>)
 80022ee:	f00d f8ed 	bl	800f4cc <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 80022f6:	6819      	ldr	r1, [r3, #0]
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	461a      	mov	r2, r3
 8002300:	4816      	ldr	r0, [pc, #88]	; (800235c <APPE_SysUserEvtRx+0x104>)
 8002302:	f00d f847 	bl	800f394 <iprintf>
    break;
 8002306:	e018      	b.n	800233a <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	3302      	adds	r3, #2
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4619      	mov	r1, r3
 8002310:	4813      	ldr	r0, [pc, #76]	; (8002360 <APPE_SysUserEvtRx+0x108>)
 8002312:	f00d f83f 	bl	800f394 <iprintf>
    break;
 8002316:	e010      	b.n	800233a <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 8002318:	4812      	ldr	r0, [pc, #72]	; (8002364 <APPE_SysUserEvtRx+0x10c>)
 800231a:	f00d f83b 	bl	800f394 <iprintf>
    break;
 800231e:	e00c      	b.n	800233a <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	3302      	adds	r3, #2
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4619      	mov	r1, r3
 8002328:	480f      	ldr	r0, [pc, #60]	; (8002368 <APPE_SysUserEvtRx+0x110>)
 800232a:	f00d f833 	bl	800f394 <iprintf>
    break;
 800232e:	e004      	b.n	800233a <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 8002330:	480e      	ldr	r0, [pc, #56]	; (800236c <APPE_SysUserEvtRx+0x114>)
 8002332:	f00d f82f 	bl	800f394 <iprintf>
    break;
 8002336:	e000      	b.n	800233a <APPE_SysUserEvtRx+0xe2>

  default:
    break;
 8002338:	bf00      	nop
  }

  return;
 800233a:	bf00      	nop
}
 800233c:	3720      	adds	r7, #32
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	0801191c 	.word	0x0801191c
 8002348:	08011940 	.word	0x08011940
 800234c:	0801195c 	.word	0x0801195c
 8002350:	08011974 	.word	0x08011974
 8002354:	08011994 	.word	0x08011994
 8002358:	080119b8 	.word	0x080119b8
 800235c:	08011a08 	.word	0x08011a08
 8002360:	08011a30 	.word	0x08011a30
 8002364:	08011a6c 	.word	0x08011a6c
 8002368:	08011a90 	.word	0x08011a90
 800236c:	08011acc 	.word	0x08011acc

08002370 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	330b      	adds	r3, #11
 800237e:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	3302      	adds	r3, #2
 8002384:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	4619      	mov	r1, r3
 800238c:	4808      	ldr	r0, [pc, #32]	; (80023b0 <APPE_SysEvtError+0x40>)
 800238e:	f00d f801 	bl	800f394 <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d103      	bne.n	80023a2 <APPE_SysEvtError+0x32>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 800239a:	4806      	ldr	r0, [pc, #24]	; (80023b4 <APPE_SysEvtError+0x44>)
 800239c:	f00d f896 	bl	800f4cc <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80023a0:	e003      	b.n	80023aa <APPE_SysEvtError+0x3a>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 80023a2:	4805      	ldr	r0, [pc, #20]	; (80023b8 <APPE_SysEvtError+0x48>)
 80023a4:	f00d f892 	bl	800f4cc <puts>
  return;
 80023a8:	bf00      	nop
}
 80023aa:	3710      	adds	r7, #16
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	08011af0 	.word	0x08011af0
 80023b4:	08011b20 	.word	0x08011b20
 80023b8:	08011b5c 	.word	0x08011b5c

080023bc <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b08a      	sub	sp, #40	; 0x28
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80023c4:	f107 0308 	add.w	r3, r7, #8
 80023c8:	2200      	movs	r2, #0
 80023ca:	601a      	str	r2, [r3, #0]
 80023cc:	605a      	str	r2, [r3, #4]
 80023ce:	609a      	str	r2, [r3, #8]
 80023d0:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 80023d2:	2300      	movs	r3, #0
 80023d4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t DeviceID=0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	330b      	adds	r3, #11
 80023e0:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	3302      	adds	r3, #2
 80023e6:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d128      	bne.n	8002442 <APPE_SysEvtReadyProcessing+0x86>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 80023f0:	481d      	ldr	r0, [pc, #116]	; (8002468 <APPE_SysEvtReadyProcessing+0xac>)
 80023f2:	f00d f86b 	bl	800f4cc <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 80023f6:	f7ff fbe7 	bl	8001bc8 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 80023fa:	230f      	movs	r3, #15
 80023fc:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 80023fe:	237f      	movs	r3, #127	; 0x7f
 8002400:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8002402:	f7ff fd8b 	bl	8001f1c <LL_DBGMCU_GetRevisionID>
 8002406:	6278      	str	r0, [r7, #36]	; 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 8002408:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800240a:	4818      	ldr	r0, [pc, #96]	; (800246c <APPE_SysEvtReadyProcessing+0xb0>)
 800240c:	f00c ffc2 	bl	800f394 <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 8002410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002412:	b29b      	uxth	r3, r3
 8002414:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 8002416:	f7ff fd73 	bl	8001f00 <LL_DBGMCU_GetDeviceID>
 800241a:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 800241c:	6a39      	ldr	r1, [r7, #32]
 800241e:	4814      	ldr	r0, [pc, #80]	; (8002470 <APPE_SysEvtReadyProcessing+0xb4>)
 8002420:	f00c ffb8 	bl	800f394 <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 8002424:	6a3b      	ldr	r3, [r7, #32]
 8002426:	b29b      	uxth	r3, r3
 8002428:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 800242a:	f107 0308 	add.w	r3, r7, #8
 800242e:	4618      	mov	r0, r3
 8002430:	f009 fcc0 	bl	800bdb4 <SHCI_C2_Config>

    APP_BLE_Init();
 8002434:	f00b f856 	bl	800d4e4 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8002438:	2100      	movs	r1, #0
 800243a:	2001      	movs	r0, #1
 800243c:	f00c f892 	bl	800e564 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8002440:	e00e      	b.n	8002460 <APPE_SysEvtReadyProcessing+0xa4>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	2b01      	cmp	r3, #1
 8002448:	d106      	bne.n	8002458 <APPE_SysEvtReadyProcessing+0x9c>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 800244a:	480a      	ldr	r0, [pc, #40]	; (8002474 <APPE_SysEvtReadyProcessing+0xb8>)
 800244c:	f00c ffa2 	bl	800f394 <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	701a      	strb	r2, [r3, #0]
  return;
 8002456:	e003      	b.n	8002460 <APPE_SysEvtReadyProcessing+0xa4>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 8002458:	4807      	ldr	r0, [pc, #28]	; (8002478 <APPE_SysEvtReadyProcessing+0xbc>)
 800245a:	f00c ff9b 	bl	800f394 <iprintf>
  return;
 800245e:	bf00      	nop
}
 8002460:	3728      	adds	r7, #40	; 0x28
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}
 8002466:	bf00      	nop
 8002468:	08011b94 	.word	0x08011b94
 800246c:	08011bb0 	.word	0x08011bb0
 8002470:	08011bd4 	.word	0x08011bd4
 8002474:	08011bf4 	.word	0x08011bf4
 8002478:	08011c28 	.word	0x08011c28

0800247c <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002484:	f001 ff06 	bl	8004294 <HAL_GetTick>
 8002488:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002494:	d00a      	beq.n	80024ac <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 8002496:	f001 ff15 	bl	80042c4 <HAL_GetTickFreq>
 800249a:	4603      	mov	r3, r0
 800249c:	461a      	mov	r2, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	4413      	add	r3, r2
 80024a2:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024a4:	e002      	b.n	80024ac <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80024a6:	f7ff fda9 	bl	8001ffc <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM)
    __force_stores();
  #endif /* __CC_ARM */

    __WFI();
 80024aa:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80024ac:	f001 fef2 	bl	8004294 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	68fa      	ldr	r2, [r7, #12]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d8f4      	bhi.n	80024a6 <HAL_Delay+0x2a>
  }
}
 80024bc:	bf00      	nop
 80024be:	bf00      	nop
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80024ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024ce:	f00c f879 	bl	800e5c4 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 80024d6:	b480      	push	{r7}
 80024d8:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 80024da:	bf00      	nop
}
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80024ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024f2:	f00c f867 	bl	800e5c4 <UTIL_SEQ_Run>

  return;
 80024f6:	bf00      	nop
}
 80024f8:	3708      	adds	r7, #8
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}

080024fe <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80024fe:	b580      	push	{r7, lr}
 8002500:	b082      	sub	sp, #8
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8002506:	2100      	movs	r1, #0
 8002508:	2004      	movs	r0, #4
 800250a:	f00c f979 	bl	800e800 <UTIL_SEQ_SetTask>
  return;
 800250e:	bf00      	nop
}
 8002510:	3708      	adds	r7, #8
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}

08002516 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b082      	sub	sp, #8
 800251a:	af00      	add	r7, sp, #0
 800251c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 800251e:	2002      	movs	r0, #2
 8002520:	f00c f9da 	bl	800e8d8 <UTIL_SEQ_SetEvt>
  return;
 8002524:	bf00      	nop
}
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}

0800252c <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8002534:	2002      	movs	r0, #2
 8002536:	f00c f9ef 	bl	800e918 <UTIL_SEQ_WaitEvt>
  return;
 800253a:	bf00      	nop
}
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
	...

08002544 <LL_EXTI_EnableIT_0_31>:
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800254c:	4b06      	ldr	r3, [pc, #24]	; (8002568 <LL_EXTI_EnableIT_0_31+0x24>)
 800254e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002552:	4905      	ldr	r1, [pc, #20]	; (8002568 <LL_EXTI_EnableIT_0_31+0x24>)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4313      	orrs	r3, r2
 8002558:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr
 8002568:	58000800 	.word	0x58000800

0800256c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002574:	4b05      	ldr	r3, [pc, #20]	; (800258c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	4904      	ldr	r1, [pc, #16]	; (800258c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4313      	orrs	r3, r2
 800257e:	600b      	str	r3, [r1, #0]

}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	58000800 	.word	0x58000800

08002590 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8002590:	b480      	push	{r7}
 8002592:	b083      	sub	sp, #12
 8002594:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8002596:	4b0d      	ldr	r3, [pc, #52]	; (80025cc <ReadRtcSsrValue+0x3c>)
 8002598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800259a:	b29b      	uxth	r3, r3
 800259c:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800259e:	4b0b      	ldr	r3, [pc, #44]	; (80025cc <ReadRtcSsrValue+0x3c>)
 80025a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80025a6:	e005      	b.n	80025b4 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80025ac:	4b07      	ldr	r3, [pc, #28]	; (80025cc <ReadRtcSsrValue+0x3c>)
 80025ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 80025b4:	687a      	ldr	r2, [r7, #4]
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d1f5      	bne.n	80025a8 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 80025bc:	683b      	ldr	r3, [r7, #0]
}
 80025be:	4618      	mov	r0, r3
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	40002800 	.word	0x40002800

080025d0 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	460a      	mov	r2, r1
 80025da:	71fb      	strb	r3, [r7, #7]
 80025dc:	4613      	mov	r3, r2
 80025de:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80025e0:	79ba      	ldrb	r2, [r7, #6]
 80025e2:	491d      	ldr	r1, [pc, #116]	; (8002658 <LinkTimerAfter+0x88>)
 80025e4:	4613      	mov	r3, r2
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	4413      	add	r3, r2
 80025ea:	00db      	lsls	r3, r3, #3
 80025ec:	440b      	add	r3, r1
 80025ee:	3315      	adds	r3, #21
 80025f0:	781b      	ldrb	r3, [r3, #0]
 80025f2:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80025f4:	7bfb      	ldrb	r3, [r7, #15]
 80025f6:	2b06      	cmp	r3, #6
 80025f8:	d009      	beq.n	800260e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80025fa:	7bfa      	ldrb	r2, [r7, #15]
 80025fc:	4916      	ldr	r1, [pc, #88]	; (8002658 <LinkTimerAfter+0x88>)
 80025fe:	4613      	mov	r3, r2
 8002600:	005b      	lsls	r3, r3, #1
 8002602:	4413      	add	r3, r2
 8002604:	00db      	lsls	r3, r3, #3
 8002606:	440b      	add	r3, r1
 8002608:	3314      	adds	r3, #20
 800260a:	79fa      	ldrb	r2, [r7, #7]
 800260c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 800260e:	79fa      	ldrb	r2, [r7, #7]
 8002610:	4911      	ldr	r1, [pc, #68]	; (8002658 <LinkTimerAfter+0x88>)
 8002612:	4613      	mov	r3, r2
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	4413      	add	r3, r2
 8002618:	00db      	lsls	r3, r3, #3
 800261a:	440b      	add	r3, r1
 800261c:	3315      	adds	r3, #21
 800261e:	7bfa      	ldrb	r2, [r7, #15]
 8002620:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8002622:	79fa      	ldrb	r2, [r7, #7]
 8002624:	490c      	ldr	r1, [pc, #48]	; (8002658 <LinkTimerAfter+0x88>)
 8002626:	4613      	mov	r3, r2
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	4413      	add	r3, r2
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	440b      	add	r3, r1
 8002630:	3314      	adds	r3, #20
 8002632:	79ba      	ldrb	r2, [r7, #6]
 8002634:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8002636:	79ba      	ldrb	r2, [r7, #6]
 8002638:	4907      	ldr	r1, [pc, #28]	; (8002658 <LinkTimerAfter+0x88>)
 800263a:	4613      	mov	r3, r2
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	4413      	add	r3, r2
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	440b      	add	r3, r1
 8002644:	3315      	adds	r3, #21
 8002646:	79fa      	ldrb	r2, [r7, #7]
 8002648:	701a      	strb	r2, [r3, #0]

  return;
 800264a:	bf00      	nop
}
 800264c:	3714      	adds	r7, #20
 800264e:	46bd      	mov	sp, r7
 8002650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	20000ae0 	.word	0x20000ae0

0800265c <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	460a      	mov	r2, r1
 8002666:	71fb      	strb	r3, [r7, #7]
 8002668:	4613      	mov	r3, r2
 800266a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 800266c:	4b29      	ldr	r3, [pc, #164]	; (8002714 <LinkTimerBefore+0xb8>)
 800266e:	781b      	ldrb	r3, [r3, #0]
 8002670:	b2db      	uxtb	r3, r3
 8002672:	79ba      	ldrb	r2, [r7, #6]
 8002674:	429a      	cmp	r2, r3
 8002676:	d032      	beq.n	80026de <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8002678:	79ba      	ldrb	r2, [r7, #6]
 800267a:	4927      	ldr	r1, [pc, #156]	; (8002718 <LinkTimerBefore+0xbc>)
 800267c:	4613      	mov	r3, r2
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	4413      	add	r3, r2
 8002682:	00db      	lsls	r3, r3, #3
 8002684:	440b      	add	r3, r1
 8002686:	3314      	adds	r3, #20
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 800268c:	7bfa      	ldrb	r2, [r7, #15]
 800268e:	4922      	ldr	r1, [pc, #136]	; (8002718 <LinkTimerBefore+0xbc>)
 8002690:	4613      	mov	r3, r2
 8002692:	005b      	lsls	r3, r3, #1
 8002694:	4413      	add	r3, r2
 8002696:	00db      	lsls	r3, r3, #3
 8002698:	440b      	add	r3, r1
 800269a:	3315      	adds	r3, #21
 800269c:	79fa      	ldrb	r2, [r7, #7]
 800269e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 80026a0:	79fa      	ldrb	r2, [r7, #7]
 80026a2:	491d      	ldr	r1, [pc, #116]	; (8002718 <LinkTimerBefore+0xbc>)
 80026a4:	4613      	mov	r3, r2
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	4413      	add	r3, r2
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	440b      	add	r3, r1
 80026ae:	3315      	adds	r3, #21
 80026b0:	79ba      	ldrb	r2, [r7, #6]
 80026b2:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 80026b4:	79fa      	ldrb	r2, [r7, #7]
 80026b6:	4918      	ldr	r1, [pc, #96]	; (8002718 <LinkTimerBefore+0xbc>)
 80026b8:	4613      	mov	r3, r2
 80026ba:	005b      	lsls	r3, r3, #1
 80026bc:	4413      	add	r3, r2
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	440b      	add	r3, r1
 80026c2:	3314      	adds	r3, #20
 80026c4:	7bfa      	ldrb	r2, [r7, #15]
 80026c6:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80026c8:	79ba      	ldrb	r2, [r7, #6]
 80026ca:	4913      	ldr	r1, [pc, #76]	; (8002718 <LinkTimerBefore+0xbc>)
 80026cc:	4613      	mov	r3, r2
 80026ce:	005b      	lsls	r3, r3, #1
 80026d0:	4413      	add	r3, r2
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	440b      	add	r3, r1
 80026d6:	3314      	adds	r3, #20
 80026d8:	79fa      	ldrb	r2, [r7, #7]
 80026da:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 80026dc:	e014      	b.n	8002708 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 80026de:	79fa      	ldrb	r2, [r7, #7]
 80026e0:	490d      	ldr	r1, [pc, #52]	; (8002718 <LinkTimerBefore+0xbc>)
 80026e2:	4613      	mov	r3, r2
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	4413      	add	r3, r2
 80026e8:	00db      	lsls	r3, r3, #3
 80026ea:	440b      	add	r3, r1
 80026ec:	3315      	adds	r3, #21
 80026ee:	79ba      	ldrb	r2, [r7, #6]
 80026f0:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80026f2:	79ba      	ldrb	r2, [r7, #6]
 80026f4:	4908      	ldr	r1, [pc, #32]	; (8002718 <LinkTimerBefore+0xbc>)
 80026f6:	4613      	mov	r3, r2
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	4413      	add	r3, r2
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	440b      	add	r3, r1
 8002700:	3314      	adds	r3, #20
 8002702:	79fa      	ldrb	r2, [r7, #7]
 8002704:	701a      	strb	r2, [r3, #0]
  return;
 8002706:	bf00      	nop
}
 8002708:	3714      	adds	r7, #20
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	20000b70 	.word	0x20000b70
 8002718:	20000ae0 	.word	0x20000ae0

0800271c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b084      	sub	sp, #16
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002726:	4b4e      	ldr	r3, [pc, #312]	; (8002860 <linkTimer+0x144>)
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b06      	cmp	r3, #6
 800272e:	d118      	bne.n	8002762 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8002730:	4b4b      	ldr	r3, [pc, #300]	; (8002860 <linkTimer+0x144>)
 8002732:	781b      	ldrb	r3, [r3, #0]
 8002734:	b2da      	uxtb	r2, r3
 8002736:	4b4b      	ldr	r3, [pc, #300]	; (8002864 <linkTimer+0x148>)
 8002738:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 800273a:	4a49      	ldr	r2, [pc, #292]	; (8002860 <linkTimer+0x144>)
 800273c:	79fb      	ldrb	r3, [r7, #7]
 800273e:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8002740:	79fa      	ldrb	r2, [r7, #7]
 8002742:	4949      	ldr	r1, [pc, #292]	; (8002868 <linkTimer+0x14c>)
 8002744:	4613      	mov	r3, r2
 8002746:	005b      	lsls	r3, r3, #1
 8002748:	4413      	add	r3, r2
 800274a:	00db      	lsls	r3, r3, #3
 800274c:	440b      	add	r3, r1
 800274e:	3315      	adds	r3, #21
 8002750:	2206      	movs	r2, #6
 8002752:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002754:	4b45      	ldr	r3, [pc, #276]	; (800286c <linkTimer+0x150>)
 8002756:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800275a:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 800275c:	2300      	movs	r3, #0
 800275e:	81fb      	strh	r3, [r7, #14]
 8002760:	e078      	b.n	8002854 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8002762:	f000 f909 	bl	8002978 <ReturnTimeElapsed>
 8002766:	4603      	mov	r3, r0
 8002768:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 800276a:	79fa      	ldrb	r2, [r7, #7]
 800276c:	493e      	ldr	r1, [pc, #248]	; (8002868 <linkTimer+0x14c>)
 800276e:	4613      	mov	r3, r2
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	4413      	add	r3, r2
 8002774:	00db      	lsls	r3, r3, #3
 8002776:	440b      	add	r3, r1
 8002778:	3308      	adds	r3, #8
 800277a:	6819      	ldr	r1, [r3, #0]
 800277c:	89fb      	ldrh	r3, [r7, #14]
 800277e:	79fa      	ldrb	r2, [r7, #7]
 8002780:	4419      	add	r1, r3
 8002782:	4839      	ldr	r0, [pc, #228]	; (8002868 <linkTimer+0x14c>)
 8002784:	4613      	mov	r3, r2
 8002786:	005b      	lsls	r3, r3, #1
 8002788:	4413      	add	r3, r2
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	4403      	add	r3, r0
 800278e:	3308      	adds	r3, #8
 8002790:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8002792:	79fa      	ldrb	r2, [r7, #7]
 8002794:	4934      	ldr	r1, [pc, #208]	; (8002868 <linkTimer+0x14c>)
 8002796:	4613      	mov	r3, r2
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	4413      	add	r3, r2
 800279c:	00db      	lsls	r3, r3, #3
 800279e:	440b      	add	r3, r1
 80027a0:	3308      	adds	r3, #8
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 80027a6:	4b2e      	ldr	r3, [pc, #184]	; (8002860 <linkTimer+0x144>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	4619      	mov	r1, r3
 80027ae:	4a2e      	ldr	r2, [pc, #184]	; (8002868 <linkTimer+0x14c>)
 80027b0:	460b      	mov	r3, r1
 80027b2:	005b      	lsls	r3, r3, #1
 80027b4:	440b      	add	r3, r1
 80027b6:	00db      	lsls	r3, r3, #3
 80027b8:	4413      	add	r3, r2
 80027ba:	3308      	adds	r3, #8
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68ba      	ldr	r2, [r7, #8]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d337      	bcc.n	8002834 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 80027c4:	4b26      	ldr	r3, [pc, #152]	; (8002860 <linkTimer+0x144>)
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 80027ca:	7b7a      	ldrb	r2, [r7, #13]
 80027cc:	4926      	ldr	r1, [pc, #152]	; (8002868 <linkTimer+0x14c>)
 80027ce:	4613      	mov	r3, r2
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	4413      	add	r3, r2
 80027d4:	00db      	lsls	r3, r3, #3
 80027d6:	440b      	add	r3, r1
 80027d8:	3315      	adds	r3, #21
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80027de:	e013      	b.n	8002808 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 80027e0:	7b7a      	ldrb	r2, [r7, #13]
 80027e2:	4921      	ldr	r1, [pc, #132]	; (8002868 <linkTimer+0x14c>)
 80027e4:	4613      	mov	r3, r2
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	4413      	add	r3, r2
 80027ea:	00db      	lsls	r3, r3, #3
 80027ec:	440b      	add	r3, r1
 80027ee:	3315      	adds	r3, #21
 80027f0:	781b      	ldrb	r3, [r3, #0]
 80027f2:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 80027f4:	7b7a      	ldrb	r2, [r7, #13]
 80027f6:	491c      	ldr	r1, [pc, #112]	; (8002868 <linkTimer+0x14c>)
 80027f8:	4613      	mov	r3, r2
 80027fa:	005b      	lsls	r3, r3, #1
 80027fc:	4413      	add	r3, r2
 80027fe:	00db      	lsls	r3, r3, #3
 8002800:	440b      	add	r3, r1
 8002802:	3315      	adds	r3, #21
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8002808:	7b3b      	ldrb	r3, [r7, #12]
 800280a:	2b06      	cmp	r3, #6
 800280c:	d00b      	beq.n	8002826 <linkTimer+0x10a>
 800280e:	7b3a      	ldrb	r2, [r7, #12]
 8002810:	4915      	ldr	r1, [pc, #84]	; (8002868 <linkTimer+0x14c>)
 8002812:	4613      	mov	r3, r2
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	4413      	add	r3, r2
 8002818:	00db      	lsls	r3, r3, #3
 800281a:	440b      	add	r3, r1
 800281c:	3308      	adds	r3, #8
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	68ba      	ldr	r2, [r7, #8]
 8002822:	429a      	cmp	r2, r3
 8002824:	d2dc      	bcs.n	80027e0 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8002826:	7b7a      	ldrb	r2, [r7, #13]
 8002828:	79fb      	ldrb	r3, [r7, #7]
 800282a:	4611      	mov	r1, r2
 800282c:	4618      	mov	r0, r3
 800282e:	f7ff fecf 	bl	80025d0 <LinkTimerAfter>
 8002832:	e00f      	b.n	8002854 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8002834:	4b0a      	ldr	r3, [pc, #40]	; (8002860 <linkTimer+0x144>)
 8002836:	781b      	ldrb	r3, [r3, #0]
 8002838:	b2da      	uxtb	r2, r3
 800283a:	79fb      	ldrb	r3, [r7, #7]
 800283c:	4611      	mov	r1, r2
 800283e:	4618      	mov	r0, r3
 8002840:	f7ff ff0c 	bl	800265c <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8002844:	4b06      	ldr	r3, [pc, #24]	; (8002860 <linkTimer+0x144>)
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	b2da      	uxtb	r2, r3
 800284a:	4b06      	ldr	r3, [pc, #24]	; (8002864 <linkTimer+0x148>)
 800284c:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 800284e:	4a04      	ldr	r2, [pc, #16]	; (8002860 <linkTimer+0x144>)
 8002850:	79fb      	ldrb	r3, [r7, #7]
 8002852:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8002854:	89fb      	ldrh	r3, [r7, #14]
}
 8002856:	4618      	mov	r0, r3
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	20000b70 	.word	0x20000b70
 8002864:	20000b71 	.word	0x20000b71
 8002868:	20000ae0 	.word	0x20000ae0
 800286c:	20000b74 	.word	0x20000b74

08002870 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	4603      	mov	r3, r0
 8002878:	460a      	mov	r2, r1
 800287a:	71fb      	strb	r3, [r7, #7]
 800287c:	4613      	mov	r3, r2
 800287e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8002880:	4b39      	ldr	r3, [pc, #228]	; (8002968 <UnlinkTimer+0xf8>)
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	b2db      	uxtb	r3, r3
 8002886:	79fa      	ldrb	r2, [r7, #7]
 8002888:	429a      	cmp	r2, r3
 800288a:	d111      	bne.n	80028b0 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 800288c:	4b36      	ldr	r3, [pc, #216]	; (8002968 <UnlinkTimer+0xf8>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	b2da      	uxtb	r2, r3
 8002892:	4b36      	ldr	r3, [pc, #216]	; (800296c <UnlinkTimer+0xfc>)
 8002894:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8002896:	79fa      	ldrb	r2, [r7, #7]
 8002898:	4935      	ldr	r1, [pc, #212]	; (8002970 <UnlinkTimer+0x100>)
 800289a:	4613      	mov	r3, r2
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	4413      	add	r3, r2
 80028a0:	00db      	lsls	r3, r3, #3
 80028a2:	440b      	add	r3, r1
 80028a4:	3315      	adds	r3, #21
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	b2da      	uxtb	r2, r3
 80028aa:	4b2f      	ldr	r3, [pc, #188]	; (8002968 <UnlinkTimer+0xf8>)
 80028ac:	701a      	strb	r2, [r3, #0]
 80028ae:	e03e      	b.n	800292e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 80028b0:	79fa      	ldrb	r2, [r7, #7]
 80028b2:	492f      	ldr	r1, [pc, #188]	; (8002970 <UnlinkTimer+0x100>)
 80028b4:	4613      	mov	r3, r2
 80028b6:	005b      	lsls	r3, r3, #1
 80028b8:	4413      	add	r3, r2
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	440b      	add	r3, r1
 80028be:	3314      	adds	r3, #20
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 80028c4:	79fa      	ldrb	r2, [r7, #7]
 80028c6:	492a      	ldr	r1, [pc, #168]	; (8002970 <UnlinkTimer+0x100>)
 80028c8:	4613      	mov	r3, r2
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	4413      	add	r3, r2
 80028ce:	00db      	lsls	r3, r3, #3
 80028d0:	440b      	add	r3, r1
 80028d2:	3315      	adds	r3, #21
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 80028d8:	79f9      	ldrb	r1, [r7, #7]
 80028da:	7bfa      	ldrb	r2, [r7, #15]
 80028dc:	4824      	ldr	r0, [pc, #144]	; (8002970 <UnlinkTimer+0x100>)
 80028de:	460b      	mov	r3, r1
 80028e0:	005b      	lsls	r3, r3, #1
 80028e2:	440b      	add	r3, r1
 80028e4:	00db      	lsls	r3, r3, #3
 80028e6:	4403      	add	r3, r0
 80028e8:	3315      	adds	r3, #21
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	b2d8      	uxtb	r0, r3
 80028ee:	4920      	ldr	r1, [pc, #128]	; (8002970 <UnlinkTimer+0x100>)
 80028f0:	4613      	mov	r3, r2
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	4413      	add	r3, r2
 80028f6:	00db      	lsls	r3, r3, #3
 80028f8:	440b      	add	r3, r1
 80028fa:	3315      	adds	r3, #21
 80028fc:	4602      	mov	r2, r0
 80028fe:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002900:	7bbb      	ldrb	r3, [r7, #14]
 8002902:	2b06      	cmp	r3, #6
 8002904:	d013      	beq.n	800292e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8002906:	79f9      	ldrb	r1, [r7, #7]
 8002908:	7bba      	ldrb	r2, [r7, #14]
 800290a:	4819      	ldr	r0, [pc, #100]	; (8002970 <UnlinkTimer+0x100>)
 800290c:	460b      	mov	r3, r1
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	440b      	add	r3, r1
 8002912:	00db      	lsls	r3, r3, #3
 8002914:	4403      	add	r3, r0
 8002916:	3314      	adds	r3, #20
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	b2d8      	uxtb	r0, r3
 800291c:	4914      	ldr	r1, [pc, #80]	; (8002970 <UnlinkTimer+0x100>)
 800291e:	4613      	mov	r3, r2
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	4413      	add	r3, r2
 8002924:	00db      	lsls	r3, r3, #3
 8002926:	440b      	add	r3, r1
 8002928:	3314      	adds	r3, #20
 800292a:	4602      	mov	r2, r0
 800292c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 800292e:	79fa      	ldrb	r2, [r7, #7]
 8002930:	490f      	ldr	r1, [pc, #60]	; (8002970 <UnlinkTimer+0x100>)
 8002932:	4613      	mov	r3, r2
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	4413      	add	r3, r2
 8002938:	00db      	lsls	r3, r3, #3
 800293a:	440b      	add	r3, r1
 800293c:	330c      	adds	r3, #12
 800293e:	2201      	movs	r2, #1
 8002940:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8002942:	4b09      	ldr	r3, [pc, #36]	; (8002968 <UnlinkTimer+0xf8>)
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b06      	cmp	r3, #6
 800294a:	d107      	bne.n	800295c <UnlinkTimer+0xec>
 800294c:	79bb      	ldrb	r3, [r7, #6]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d104      	bne.n	800295c <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002952:	4b08      	ldr	r3, [pc, #32]	; (8002974 <UnlinkTimer+0x104>)
 8002954:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002958:	601a      	str	r2, [r3, #0]
  }

  return;
 800295a:	bf00      	nop
 800295c:	bf00      	nop
}
 800295e:	3714      	adds	r7, #20
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	20000b70 	.word	0x20000b70
 800296c:	20000b71 	.word	0x20000b71
 8002970:	20000ae0 	.word	0x20000ae0
 8002974:	20000b74 	.word	0x20000b74

08002978 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 800297e:	4b1a      	ldr	r3, [pc, #104]	; (80029e8 <ReturnTimeElapsed+0x70>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002986:	d026      	beq.n	80029d6 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8002988:	f7ff fe02 	bl	8002590 <ReadRtcSsrValue>
 800298c:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 800298e:	4b16      	ldr	r3, [pc, #88]	; (80029e8 <ReturnTimeElapsed+0x70>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	429a      	cmp	r2, r3
 8002996:	d805      	bhi.n	80029a4 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8002998:	4b13      	ldr	r3, [pc, #76]	; (80029e8 <ReturnTimeElapsed+0x70>)
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	1ad3      	subs	r3, r2, r3
 80029a0:	607b      	str	r3, [r7, #4]
 80029a2:	e00a      	b.n	80029ba <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 80029a4:	4b11      	ldr	r3, [pc, #68]	; (80029ec <ReturnTimeElapsed+0x74>)
 80029a6:	881b      	ldrh	r3, [r3, #0]
 80029a8:	461a      	mov	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	1ad3      	subs	r3, r2, r3
 80029ae:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 80029b0:	4b0d      	ldr	r3, [pc, #52]	; (80029e8 <ReturnTimeElapsed+0x70>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	683a      	ldr	r2, [r7, #0]
 80029b6:	4413      	add	r3, r2
 80029b8:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 80029ba:	4b0d      	ldr	r3, [pc, #52]	; (80029f0 <ReturnTimeElapsed+0x78>)
 80029bc:	781b      	ldrb	r3, [r3, #0]
 80029be:	461a      	mov	r2, r3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	fb02 f303 	mul.w	r3, r2, r3
 80029c6:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 80029c8:	4b0a      	ldr	r3, [pc, #40]	; (80029f4 <ReturnTimeElapsed+0x7c>)
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	461a      	mov	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	40d3      	lsrs	r3, r2
 80029d2:	607b      	str	r3, [r7, #4]
 80029d4:	e001      	b.n	80029da <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 80029d6:	2300      	movs	r3, #0
 80029d8:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	b29b      	uxth	r3, r3
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	20000b74 	.word	0x20000b74
 80029ec:	20000b7c 	.word	0x20000b7c
 80029f0:	20000b7a 	.word	0x20000b7a
 80029f4:	20000b79 	.word	0x20000b79

080029f8 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b082      	sub	sp, #8
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	4603      	mov	r3, r0
 8002a00:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8002a02:	88fb      	ldrh	r3, [r7, #6]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d108      	bne.n	8002a1a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002a08:	f7ff fdc2 	bl	8002590 <ReadRtcSsrValue>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	4a21      	ldr	r2, [pc, #132]	; (8002a94 <RestartWakeupCounter+0x9c>)
 8002a10:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002a12:	2003      	movs	r0, #3
 8002a14:	f001 fdeb 	bl	80045ee <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8002a18:	e039      	b.n	8002a8e <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8002a1a:	88fb      	ldrh	r3, [r7, #6]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d803      	bhi.n	8002a28 <RestartWakeupCounter+0x30>
 8002a20:	4b1d      	ldr	r3, [pc, #116]	; (8002a98 <RestartWakeupCounter+0xa0>)
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d002      	beq.n	8002a2e <RestartWakeupCounter+0x36>
      Value -= 1;
 8002a28:	88fb      	ldrh	r3, [r7, #6]
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002a2e:	bf00      	nop
 8002a30:	4b1a      	ldr	r3, [pc, #104]	; (8002a9c <RestartWakeupCounter+0xa4>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	68db      	ldr	r3, [r3, #12]
 8002a36:	f003 0304 	and.w	r3, r3, #4
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d0f8      	beq.n	8002a30 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002a3e:	4b17      	ldr	r3, [pc, #92]	; (8002a9c <RestartWakeupCounter+0xa4>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	68db      	ldr	r3, [r3, #12]
 8002a44:	b2da      	uxtb	r2, r3
 8002a46:	4b15      	ldr	r3, [pc, #84]	; (8002a9c <RestartWakeupCounter+0xa4>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002a4e:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002a50:	4b13      	ldr	r3, [pc, #76]	; (8002aa0 <RestartWakeupCounter+0xa8>)
 8002a52:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002a56:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002a58:	2003      	movs	r0, #3
 8002a5a:	f001 fdd6 	bl	800460a <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8002a5e:	4b11      	ldr	r3, [pc, #68]	; (8002aa4 <RestartWakeupCounter+0xac>)
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	0c1b      	lsrs	r3, r3, #16
 8002a64:	041b      	lsls	r3, r3, #16
 8002a66:	88fa      	ldrh	r2, [r7, #6]
 8002a68:	490e      	ldr	r1, [pc, #56]	; (8002aa4 <RestartWakeupCounter+0xac>)
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002a6e:	f7ff fd8f 	bl	8002590 <ReadRtcSsrValue>
 8002a72:	4603      	mov	r3, r0
 8002a74:	4a07      	ldr	r2, [pc, #28]	; (8002a94 <RestartWakeupCounter+0x9c>)
 8002a76:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8002a78:	4b08      	ldr	r3, [pc, #32]	; (8002a9c <RestartWakeupCounter+0xa4>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	689a      	ldr	r2, [r3, #8]
 8002a7e:	4b07      	ldr	r3, [pc, #28]	; (8002a9c <RestartWakeupCounter+0xa4>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002a86:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8002a88:	f3af 8000 	nop.w
  return ;
 8002a8c:	bf00      	nop
}
 8002a8e:	3708      	adds	r7, #8
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	20000b74 	.word	0x20000b74
 8002a98:	20000b79 	.word	0x20000b79
 8002a9c:	20000c4c 	.word	0x20000c4c
 8002aa0:	58000800 	.word	0x58000800
 8002aa4:	40002800 	.word	0x40002800

08002aa8 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002aae:	4b45      	ldr	r3, [pc, #276]	; (8002bc4 <RescheduleTimerList+0x11c>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ab6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002aba:	d107      	bne.n	8002acc <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8002abc:	bf00      	nop
 8002abe:	4b42      	ldr	r3, [pc, #264]	; (8002bc8 <RescheduleTimerList+0x120>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	f003 0304 	and.w	r3, r3, #4
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d1f8      	bne.n	8002abe <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002acc:	4b3e      	ldr	r3, [pc, #248]	; (8002bc8 <RescheduleTimerList+0x120>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689a      	ldr	r2, [r3, #8]
 8002ad2:	4b3d      	ldr	r3, [pc, #244]	; (8002bc8 <RescheduleTimerList+0x120>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ada:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8002adc:	4b3b      	ldr	r3, [pc, #236]	; (8002bcc <RescheduleTimerList+0x124>)
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8002ae2:	7bfa      	ldrb	r2, [r7, #15]
 8002ae4:	493a      	ldr	r1, [pc, #232]	; (8002bd0 <RescheduleTimerList+0x128>)
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	005b      	lsls	r3, r3, #1
 8002aea:	4413      	add	r3, r2
 8002aec:	00db      	lsls	r3, r3, #3
 8002aee:	440b      	add	r3, r1
 8002af0:	3308      	adds	r3, #8
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8002af6:	f7ff ff3f 	bl	8002978 <ReturnTimeElapsed>
 8002afa:	4603      	mov	r3, r0
 8002afc:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8002afe:	88fb      	ldrh	r3, [r7, #6]
 8002b00:	68ba      	ldr	r2, [r7, #8]
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d205      	bcs.n	8002b12 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8002b06:	2300      	movs	r3, #0
 8002b08:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002b0a:	4b32      	ldr	r3, [pc, #200]	; (8002bd4 <RescheduleTimerList+0x12c>)
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	701a      	strb	r2, [r3, #0]
 8002b10:	e04d      	b.n	8002bae <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8002b12:	88fb      	ldrh	r3, [r7, #6]
 8002b14:	4a30      	ldr	r2, [pc, #192]	; (8002bd8 <RescheduleTimerList+0x130>)
 8002b16:	8812      	ldrh	r2, [r2, #0]
 8002b18:	b292      	uxth	r2, r2
 8002b1a:	4413      	add	r3, r2
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d906      	bls.n	8002b32 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8002b24:	4b2c      	ldr	r3, [pc, #176]	; (8002bd8 <RescheduleTimerList+0x130>)
 8002b26:	881b      	ldrh	r3, [r3, #0]
 8002b28:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8002b2a:	4b2a      	ldr	r3, [pc, #168]	; (8002bd4 <RescheduleTimerList+0x12c>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	701a      	strb	r2, [r3, #0]
 8002b30:	e03d      	b.n	8002bae <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	88fb      	ldrh	r3, [r7, #6]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002b3c:	4b25      	ldr	r3, [pc, #148]	; (8002bd4 <RescheduleTimerList+0x12c>)
 8002b3e:	2201      	movs	r2, #1
 8002b40:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002b42:	e034      	b.n	8002bae <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8002b44:	7bfa      	ldrb	r2, [r7, #15]
 8002b46:	4922      	ldr	r1, [pc, #136]	; (8002bd0 <RescheduleTimerList+0x128>)
 8002b48:	4613      	mov	r3, r2
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4413      	add	r3, r2
 8002b4e:	00db      	lsls	r3, r3, #3
 8002b50:	440b      	add	r3, r1
 8002b52:	3308      	adds	r3, #8
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	88fb      	ldrh	r3, [r7, #6]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d20a      	bcs.n	8002b72 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8002b5c:	7bfa      	ldrb	r2, [r7, #15]
 8002b5e:	491c      	ldr	r1, [pc, #112]	; (8002bd0 <RescheduleTimerList+0x128>)
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	00db      	lsls	r3, r3, #3
 8002b68:	440b      	add	r3, r1
 8002b6a:	3308      	adds	r3, #8
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	e013      	b.n	8002b9a <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8002b72:	7bfa      	ldrb	r2, [r7, #15]
 8002b74:	4916      	ldr	r1, [pc, #88]	; (8002bd0 <RescheduleTimerList+0x128>)
 8002b76:	4613      	mov	r3, r2
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	4413      	add	r3, r2
 8002b7c:	00db      	lsls	r3, r3, #3
 8002b7e:	440b      	add	r3, r1
 8002b80:	3308      	adds	r3, #8
 8002b82:	6819      	ldr	r1, [r3, #0]
 8002b84:	88fb      	ldrh	r3, [r7, #6]
 8002b86:	7bfa      	ldrb	r2, [r7, #15]
 8002b88:	1ac9      	subs	r1, r1, r3
 8002b8a:	4811      	ldr	r0, [pc, #68]	; (8002bd0 <RescheduleTimerList+0x128>)
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	4413      	add	r3, r2
 8002b92:	00db      	lsls	r3, r3, #3
 8002b94:	4403      	add	r3, r0
 8002b96:	3308      	adds	r3, #8
 8002b98:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8002b9a:	7bfa      	ldrb	r2, [r7, #15]
 8002b9c:	490c      	ldr	r1, [pc, #48]	; (8002bd0 <RescheduleTimerList+0x128>)
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	005b      	lsls	r3, r3, #1
 8002ba2:	4413      	add	r3, r2
 8002ba4:	00db      	lsls	r3, r3, #3
 8002ba6:	440b      	add	r3, r1
 8002ba8:	3315      	adds	r3, #21
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002bae:	7bfb      	ldrb	r3, [r7, #15]
 8002bb0:	2b06      	cmp	r3, #6
 8002bb2:	d1c7      	bne.n	8002b44 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8002bb4:	89bb      	ldrh	r3, [r7, #12]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff ff1e 	bl	80029f8 <RestartWakeupCounter>

  return ;
 8002bbc:	bf00      	nop
}
 8002bbe:	3710      	adds	r7, #16
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bd80      	pop	{r7, pc}
 8002bc4:	40002800 	.word	0x40002800
 8002bc8:	20000c4c 	.word	0x20000c4c
 8002bcc:	20000b70 	.word	0x20000b70
 8002bd0:	20000ae0 	.word	0x20000ae0
 8002bd4:	20000b78 	.word	0x20000b78
 8002bd8:	20000b7e 	.word	0x20000b7e

08002bdc <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08a      	sub	sp, #40	; 0x28
 8002be0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002be2:	f3ef 8310 	mrs	r3, PRIMASK
 8002be6:	617b      	str	r3, [r7, #20]
  return(result);
 8002be8:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002bea:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8002bec:	b672      	cpsid	i
}
 8002bee:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002bf0:	4b59      	ldr	r3, [pc, #356]	; (8002d58 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	22ca      	movs	r2, #202	; 0xca
 8002bf6:	625a      	str	r2, [r3, #36]	; 0x24
 8002bf8:	4b57      	ldr	r3, [pc, #348]	; (8002d58 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2253      	movs	r2, #83	; 0x53
 8002bfe:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8002c00:	4b55      	ldr	r3, [pc, #340]	; (8002d58 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	689a      	ldr	r2, [r3, #8]
 8002c06:	4b54      	ldr	r3, [pc, #336]	; (8002d58 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c0e:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8002c10:	4b52      	ldr	r3, [pc, #328]	; (8002d5c <HW_TS_RTC_Wakeup_Handler+0x180>)
 8002c12:	781b      	ldrb	r3, [r3, #0]
 8002c14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8002c18:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002c1c:	4950      	ldr	r1, [pc, #320]	; (8002d60 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002c1e:	4613      	mov	r3, r2
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	4413      	add	r3, r2
 8002c24:	00db      	lsls	r3, r3, #3
 8002c26:	440b      	add	r3, r1
 8002c28:	330c      	adds	r3, #12
 8002c2a:	781b      	ldrb	r3, [r3, #0]
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d16e      	bne.n	8002d10 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002c32:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002c36:	494a      	ldr	r1, [pc, #296]	; (8002d60 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002c38:	4613      	mov	r3, r2
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	4413      	add	r3, r2
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	440b      	add	r3, r1
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8002c46:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002c4a:	4945      	ldr	r1, [pc, #276]	; (8002d60 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	4413      	add	r3, r2
 8002c52:	00db      	lsls	r3, r3, #3
 8002c54:	440b      	add	r3, r1
 8002c56:	3310      	adds	r3, #16
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002c5c:	4b41      	ldr	r3, [pc, #260]	; (8002d64 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d04c      	beq.n	8002d00 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8002c66:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002c6a:	493d      	ldr	r1, [pc, #244]	; (8002d60 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	4413      	add	r3, r2
 8002c72:	00db      	lsls	r3, r3, #3
 8002c74:	440b      	add	r3, r1
 8002c76:	330d      	adds	r3, #13
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d124      	bne.n	8002cca <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8002c80:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002c84:	2101      	movs	r1, #1
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff fdf2 	bl	8002870 <UnlinkTimer>
 8002c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8e:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	f383 8810 	msr	PRIMASK, r3
}
 8002c96:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8002c98:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002c9c:	4930      	ldr	r1, [pc, #192]	; (8002d60 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	4413      	add	r3, r2
 8002ca4:	00db      	lsls	r3, r3, #3
 8002ca6:	440b      	add	r3, r1
 8002ca8:	3304      	adds	r3, #4
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002cb0:	4611      	mov	r1, r2
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f000 f9b8 	bl	8003028 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002cb8:	4b27      	ldr	r3, [pc, #156]	; (8002d58 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	22ca      	movs	r2, #202	; 0xca
 8002cbe:	625a      	str	r2, [r3, #36]	; 0x24
 8002cc0:	4b25      	ldr	r3, [pc, #148]	; (8002d58 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2253      	movs	r2, #83	; 0x53
 8002cc6:	625a      	str	r2, [r3, #36]	; 0x24
 8002cc8:	e012      	b.n	8002cf0 <HW_TS_RTC_Wakeup_Handler+0x114>
 8002cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ccc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	f383 8810 	msr	PRIMASK, r3
}
 8002cd4:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8002cd6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f000 f920 	bl	8002f20 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002ce0:	4b1d      	ldr	r3, [pc, #116]	; (8002d58 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	22ca      	movs	r2, #202	; 0xca
 8002ce6:	625a      	str	r2, [r3, #36]	; 0x24
 8002ce8:	4b1b      	ldr	r3, [pc, #108]	; (8002d58 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2253      	movs	r2, #83	; 0x53
 8002cee:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002cf0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002cf4:	69fa      	ldr	r2, [r7, #28]
 8002cf6:	4619      	mov	r1, r3
 8002cf8:	69b8      	ldr	r0, [r7, #24]
 8002cfa:	f000 fa1b 	bl	8003134 <HW_TS_RTC_Int_AppNot>
 8002cfe:	e022      	b.n	8002d46 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8002d00:	f7ff fed2 	bl	8002aa8 <RescheduleTimerList>
 8002d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d06:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	f383 8810 	msr	PRIMASK, r3
}
 8002d0e:	e01a      	b.n	8002d46 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002d10:	bf00      	nop
 8002d12:	4b11      	ldr	r3, [pc, #68]	; (8002d58 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68db      	ldr	r3, [r3, #12]
 8002d18:	f003 0304 	and.w	r3, r3, #4
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d0f8      	beq.n	8002d12 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002d20:	4b0d      	ldr	r3, [pc, #52]	; (8002d58 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	b2da      	uxtb	r2, r3
 8002d28:	4b0b      	ldr	r3, [pc, #44]	; (8002d58 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002d30:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002d32:	4b0d      	ldr	r3, [pc, #52]	; (8002d68 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002d34:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002d38:	60da      	str	r2, [r3, #12]
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d3c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f383 8810 	msr	PRIMASK, r3
}
 8002d44:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002d46:	4b04      	ldr	r3, [pc, #16]	; (8002d58 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	22ff      	movs	r2, #255	; 0xff
 8002d4c:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 8002d4e:	bf00      	nop
}
 8002d50:	3728      	adds	r7, #40	; 0x28
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	20000c4c 	.word	0x20000c4c
 8002d5c:	20000b70 	.word	0x20000b70
 8002d60:	20000ae0 	.word	0x20000ae0
 8002d64:	20000b78 	.word	0x20000b78
 8002d68:	58000800 	.word	0x58000800

08002d6c <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b088      	sub	sp, #32
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	4603      	mov	r3, r0
 8002d74:	6039      	str	r1, [r7, #0]
 8002d76:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002d78:	4b5e      	ldr	r3, [pc, #376]	; (8002ef4 <HW_TS_Init+0x188>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	22ca      	movs	r2, #202	; 0xca
 8002d7e:	625a      	str	r2, [r3, #36]	; 0x24
 8002d80:	4b5c      	ldr	r3, [pc, #368]	; (8002ef4 <HW_TS_Init+0x188>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	2253      	movs	r2, #83	; 0x53
 8002d86:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8002d88:	4b5b      	ldr	r3, [pc, #364]	; (8002ef8 <HW_TS_Init+0x18c>)
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	4a5a      	ldr	r2, [pc, #360]	; (8002ef8 <HW_TS_Init+0x18c>)
 8002d8e:	f043 0320 	orr.w	r3, r3, #32
 8002d92:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8002d94:	4b58      	ldr	r3, [pc, #352]	; (8002ef8 <HW_TS_Init+0x18c>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	b2db      	uxtb	r3, r3
 8002d9a:	f003 0307 	and.w	r3, r3, #7
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	f1c3 0304 	rsb	r3, r3, #4
 8002da4:	b2da      	uxtb	r2, r3
 8002da6:	4b55      	ldr	r3, [pc, #340]	; (8002efc <HW_TS_Init+0x190>)
 8002da8:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8002daa:	4b53      	ldr	r3, [pc, #332]	; (8002ef8 <HW_TS_Init+0x18c>)
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002db2:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8002db6:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db8:	693a      	ldr	r2, [r7, #16]
 8002dba:	fa92 f2a2 	rbit	r2, r2
 8002dbe:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002dc0:	68fa      	ldr	r2, [r7, #12]
 8002dc2:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002dc4:	697a      	ldr	r2, [r7, #20]
 8002dc6:	2a00      	cmp	r2, #0
 8002dc8:	d101      	bne.n	8002dce <HW_TS_Init+0x62>
  {
    return 32U;
 8002dca:	2220      	movs	r2, #32
 8002dcc:	e003      	b.n	8002dd6 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8002dce:	697a      	ldr	r2, [r7, #20]
 8002dd0:	fab2 f282 	clz	r2, r2
 8002dd4:	b2d2      	uxtb	r2, r2
 8002dd6:	40d3      	lsrs	r3, r2
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	3301      	adds	r3, #1
 8002ddc:	b2da      	uxtb	r2, r3
 8002dde:	4b48      	ldr	r3, [pc, #288]	; (8002f00 <HW_TS_Init+0x194>)
 8002de0:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8002de2:	4b45      	ldr	r3, [pc, #276]	; (8002ef8 <HW_TS_Init+0x18c>)
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	b29b      	uxth	r3, r3
 8002de8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	3301      	adds	r3, #1
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	4b44      	ldr	r3, [pc, #272]	; (8002f04 <HW_TS_Init+0x198>)
 8002df4:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8002df6:	4b43      	ldr	r3, [pc, #268]	; (8002f04 <HW_TS_Init+0x198>)
 8002df8:	881b      	ldrh	r3, [r3, #0]
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	4a40      	ldr	r2, [pc, #256]	; (8002f00 <HW_TS_Init+0x194>)
 8002dfe:	7812      	ldrb	r2, [r2, #0]
 8002e00:	fb02 f303 	mul.w	r3, r2, r3
 8002e04:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002e08:	4a3c      	ldr	r2, [pc, #240]	; (8002efc <HW_TS_Init+0x190>)
 8002e0a:	7812      	ldrb	r2, [r2, #0]
 8002e0c:	40d3      	lsrs	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002e10:	69bb      	ldr	r3, [r7, #24]
 8002e12:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d904      	bls.n	8002e24 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8002e1a:	4b3b      	ldr	r3, [pc, #236]	; (8002f08 <HW_TS_Init+0x19c>)
 8002e1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002e20:	801a      	strh	r2, [r3, #0]
 8002e22:	e003      	b.n	8002e2c <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	4b37      	ldr	r3, [pc, #220]	; (8002f08 <HW_TS_Init+0x19c>)
 8002e2a:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002e2c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002e30:	f7ff fb9c 	bl	800256c <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002e34:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002e38:	f7ff fb84 	bl	8002544 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8002e3c:	79fb      	ldrb	r3, [r7, #7]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d13d      	bne.n	8002ebe <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002e42:	4b32      	ldr	r3, [pc, #200]	; (8002f0c <HW_TS_Init+0x1a0>)
 8002e44:	2201      	movs	r2, #1
 8002e46:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002e48:	4b31      	ldr	r3, [pc, #196]	; (8002f10 <HW_TS_Init+0x1a4>)
 8002e4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e4e:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002e50:	2300      	movs	r3, #0
 8002e52:	77fb      	strb	r3, [r7, #31]
 8002e54:	e00c      	b.n	8002e70 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8002e56:	7ffa      	ldrb	r2, [r7, #31]
 8002e58:	492e      	ldr	r1, [pc, #184]	; (8002f14 <HW_TS_Init+0x1a8>)
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	005b      	lsls	r3, r3, #1
 8002e5e:	4413      	add	r3, r2
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	440b      	add	r3, r1
 8002e64:	330c      	adds	r3, #12
 8002e66:	2200      	movs	r2, #0
 8002e68:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002e6a:	7ffb      	ldrb	r3, [r7, #31]
 8002e6c:	3301      	adds	r3, #1
 8002e6e:	77fb      	strb	r3, [r7, #31]
 8002e70:	7ffb      	ldrb	r3, [r7, #31]
 8002e72:	2b05      	cmp	r3, #5
 8002e74:	d9ef      	bls.n	8002e56 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8002e76:	4b28      	ldr	r3, [pc, #160]	; (8002f18 <HW_TS_Init+0x1ac>)
 8002e78:	2206      	movs	r2, #6
 8002e7a:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8002e7c:	4b1d      	ldr	r3, [pc, #116]	; (8002ef4 <HW_TS_Init+0x188>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689a      	ldr	r2, [r3, #8]
 8002e82:	4b1c      	ldr	r3, [pc, #112]	; (8002ef4 <HW_TS_Init+0x188>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e8a:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8002e8c:	4b19      	ldr	r3, [pc, #100]	; (8002ef4 <HW_TS_Init+0x188>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	b2da      	uxtb	r2, r3
 8002e94:	4b17      	ldr	r3, [pc, #92]	; (8002ef4 <HW_TS_Init+0x188>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002e9c:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8002e9e:	4b1f      	ldr	r3, [pc, #124]	; (8002f1c <HW_TS_Init+0x1b0>)
 8002ea0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002ea4:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8002ea6:	2003      	movs	r0, #3
 8002ea8:	f001 fbaf 	bl	800460a <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8002eac:	4b11      	ldr	r3, [pc, #68]	; (8002ef4 <HW_TS_Init+0x188>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	4b10      	ldr	r3, [pc, #64]	; (8002ef4 <HW_TS_Init+0x188>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002eba:	609a      	str	r2, [r3, #8]
 8002ebc:	e009      	b.n	8002ed2 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8002ebe:	4b0d      	ldr	r3, [pc, #52]	; (8002ef4 <HW_TS_Init+0x188>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d002      	beq.n	8002ed2 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002ecc:	2003      	movs	r0, #3
 8002ece:	f001 fb8e 	bl	80045ee <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002ed2:	4b08      	ldr	r3, [pc, #32]	; (8002ef4 <HW_TS_Init+0x188>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	22ff      	movs	r2, #255	; 0xff
 8002ed8:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8002eda:	2200      	movs	r2, #0
 8002edc:	2103      	movs	r1, #3
 8002ede:	2003      	movs	r0, #3
 8002ee0:	f001 fb43 	bl	800456a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002ee4:	2003      	movs	r0, #3
 8002ee6:	f001 fb5a 	bl	800459e <HAL_NVIC_EnableIRQ>

  return;
 8002eea:	bf00      	nop
}
 8002eec:	3720      	adds	r7, #32
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	20000c4c 	.word	0x20000c4c
 8002ef8:	40002800 	.word	0x40002800
 8002efc:	20000b79 	.word	0x20000b79
 8002f00:	20000b7a 	.word	0x20000b7a
 8002f04:	20000b7c 	.word	0x20000b7c
 8002f08:	20000b7e 	.word	0x20000b7e
 8002f0c:	20000b78 	.word	0x20000b78
 8002f10:	20000b74 	.word	0x20000b74
 8002f14:	20000ae0 	.word	0x20000ae0
 8002f18:	20000b70 	.word	0x20000b70
 8002f1c:	58000800 	.word	0x58000800

08002f20 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b086      	sub	sp, #24
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	4603      	mov	r3, r0
 8002f28:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f2a:	f3ef 8310 	mrs	r3, PRIMASK
 8002f2e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002f30:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002f32:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f34:	b672      	cpsid	i
}
 8002f36:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002f38:	2003      	movs	r0, #3
 8002f3a:	f001 fb3e 	bl	80045ba <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002f3e:	4b34      	ldr	r3, [pc, #208]	; (8003010 <HW_TS_Stop+0xf0>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	22ca      	movs	r2, #202	; 0xca
 8002f44:	625a      	str	r2, [r3, #36]	; 0x24
 8002f46:	4b32      	ldr	r3, [pc, #200]	; (8003010 <HW_TS_Stop+0xf0>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	2253      	movs	r2, #83	; 0x53
 8002f4c:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002f4e:	79fa      	ldrb	r2, [r7, #7]
 8002f50:	4930      	ldr	r1, [pc, #192]	; (8003014 <HW_TS_Stop+0xf4>)
 8002f52:	4613      	mov	r3, r2
 8002f54:	005b      	lsls	r3, r3, #1
 8002f56:	4413      	add	r3, r2
 8002f58:	00db      	lsls	r3, r3, #3
 8002f5a:	440b      	add	r3, r1
 8002f5c:	330c      	adds	r3, #12
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	b2db      	uxtb	r3, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d142      	bne.n	8002fec <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8002f66:	79fb      	ldrb	r3, [r7, #7]
 8002f68:	2100      	movs	r1, #0
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff fc80 	bl	8002870 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002f70:	4b29      	ldr	r3, [pc, #164]	; (8003018 <HW_TS_Stop+0xf8>)
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002f76:	7cfb      	ldrb	r3, [r7, #19]
 8002f78:	2b06      	cmp	r3, #6
 8002f7a:	d12f      	bne.n	8002fdc <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002f7c:	4b27      	ldr	r3, [pc, #156]	; (800301c <HW_TS_Stop+0xfc>)
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f88:	d107      	bne.n	8002f9a <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8002f8a:	bf00      	nop
 8002f8c:	4b20      	ldr	r3, [pc, #128]	; (8003010 <HW_TS_Stop+0xf0>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	f003 0304 	and.w	r3, r3, #4
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1f8      	bne.n	8002f8c <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002f9a:	4b1d      	ldr	r3, [pc, #116]	; (8003010 <HW_TS_Stop+0xf0>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	689a      	ldr	r2, [r3, #8]
 8002fa0:	4b1b      	ldr	r3, [pc, #108]	; (8003010 <HW_TS_Stop+0xf0>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fa8:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002faa:	bf00      	nop
 8002fac:	4b18      	ldr	r3, [pc, #96]	; (8003010 <HW_TS_Stop+0xf0>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	f003 0304 	and.w	r3, r3, #4
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d0f8      	beq.n	8002fac <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002fba:	4b15      	ldr	r3, [pc, #84]	; (8003010 <HW_TS_Stop+0xf0>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	4b13      	ldr	r3, [pc, #76]	; (8003010 <HW_TS_Stop+0xf0>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8002fca:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002fcc:	4b14      	ldr	r3, [pc, #80]	; (8003020 <HW_TS_Stop+0x100>)
 8002fce:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8002fd2:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002fd4:	2003      	movs	r0, #3
 8002fd6:	f001 fb18 	bl	800460a <HAL_NVIC_ClearPendingIRQ>
 8002fda:	e007      	b.n	8002fec <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002fdc:	4b11      	ldr	r3, [pc, #68]	; (8003024 <HW_TS_Stop+0x104>)
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	7cfa      	ldrb	r2, [r7, #19]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d001      	beq.n	8002fec <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8002fe8:	f7ff fd5e 	bl	8002aa8 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002fec:	4b08      	ldr	r3, [pc, #32]	; (8003010 <HW_TS_Stop+0xf0>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	22ff      	movs	r2, #255	; 0xff
 8002ff2:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002ff4:	2003      	movs	r0, #3
 8002ff6:	f001 fad2 	bl	800459e <HAL_NVIC_EnableIRQ>
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ffe:	68bb      	ldr	r3, [r7, #8]
 8003000:	f383 8810 	msr	PRIMASK, r3
}
 8003004:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8003006:	bf00      	nop
}
 8003008:	3718      	adds	r7, #24
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	20000c4c 	.word	0x20000c4c
 8003014:	20000ae0 	.word	0x20000ae0
 8003018:	20000b70 	.word	0x20000b70
 800301c:	40002800 	.word	0x40002800
 8003020:	58000800 	.word	0x58000800
 8003024:	20000b71 	.word	0x20000b71

08003028 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b086      	sub	sp, #24
 800302c:	af00      	add	r7, sp, #0
 800302e:	4603      	mov	r3, r0
 8003030:	6039      	str	r1, [r7, #0]
 8003032:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8003034:	79fa      	ldrb	r2, [r7, #7]
 8003036:	493b      	ldr	r1, [pc, #236]	; (8003124 <HW_TS_Start+0xfc>)
 8003038:	4613      	mov	r3, r2
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	4413      	add	r3, r2
 800303e:	00db      	lsls	r3, r3, #3
 8003040:	440b      	add	r3, r1
 8003042:	330c      	adds	r3, #12
 8003044:	781b      	ldrb	r3, [r3, #0]
 8003046:	b2db      	uxtb	r3, r3
 8003048:	2b02      	cmp	r3, #2
 800304a:	d103      	bne.n	8003054 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 800304c:	79fb      	ldrb	r3, [r7, #7]
 800304e:	4618      	mov	r0, r3
 8003050:	f7ff ff66 	bl	8002f20 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003054:	f3ef 8310 	mrs	r3, PRIMASK
 8003058:	60fb      	str	r3, [r7, #12]
  return(result);
 800305a:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800305c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800305e:	b672      	cpsid	i
}
 8003060:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8003062:	2003      	movs	r0, #3
 8003064:	f001 faa9 	bl	80045ba <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8003068:	4b2f      	ldr	r3, [pc, #188]	; (8003128 <HW_TS_Start+0x100>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	22ca      	movs	r2, #202	; 0xca
 800306e:	625a      	str	r2, [r3, #36]	; 0x24
 8003070:	4b2d      	ldr	r3, [pc, #180]	; (8003128 <HW_TS_Start+0x100>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2253      	movs	r2, #83	; 0x53
 8003076:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8003078:	79fa      	ldrb	r2, [r7, #7]
 800307a:	492a      	ldr	r1, [pc, #168]	; (8003124 <HW_TS_Start+0xfc>)
 800307c:	4613      	mov	r3, r2
 800307e:	005b      	lsls	r3, r3, #1
 8003080:	4413      	add	r3, r2
 8003082:	00db      	lsls	r3, r3, #3
 8003084:	440b      	add	r3, r1
 8003086:	330c      	adds	r3, #12
 8003088:	2202      	movs	r2, #2
 800308a:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 800308c:	79fa      	ldrb	r2, [r7, #7]
 800308e:	4925      	ldr	r1, [pc, #148]	; (8003124 <HW_TS_Start+0xfc>)
 8003090:	4613      	mov	r3, r2
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	4413      	add	r3, r2
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	440b      	add	r3, r1
 800309a:	3308      	adds	r3, #8
 800309c:	683a      	ldr	r2, [r7, #0]
 800309e:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80030a0:	79fa      	ldrb	r2, [r7, #7]
 80030a2:	4920      	ldr	r1, [pc, #128]	; (8003124 <HW_TS_Start+0xfc>)
 80030a4:	4613      	mov	r3, r2
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	4413      	add	r3, r2
 80030aa:	00db      	lsls	r3, r3, #3
 80030ac:	440b      	add	r3, r1
 80030ae:	3304      	adds	r3, #4
 80030b0:	683a      	ldr	r2, [r7, #0]
 80030b2:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 80030b4:	79fb      	ldrb	r3, [r7, #7]
 80030b6:	4618      	mov	r0, r3
 80030b8:	f7ff fb30 	bl	800271c <linkTimer>
 80030bc:	4603      	mov	r3, r0
 80030be:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80030c0:	4b1a      	ldr	r3, [pc, #104]	; (800312c <HW_TS_Start+0x104>)
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80030c6:	4b1a      	ldr	r3, [pc, #104]	; (8003130 <HW_TS_Start+0x108>)
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	7c7a      	ldrb	r2, [r7, #17]
 80030ce:	429a      	cmp	r2, r3
 80030d0:	d002      	beq.n	80030d8 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80030d2:	f7ff fce9 	bl	8002aa8 <RescheduleTimerList>
 80030d6:	e013      	b.n	8003100 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80030d8:	79fa      	ldrb	r2, [r7, #7]
 80030da:	4912      	ldr	r1, [pc, #72]	; (8003124 <HW_TS_Start+0xfc>)
 80030dc:	4613      	mov	r3, r2
 80030de:	005b      	lsls	r3, r3, #1
 80030e0:	4413      	add	r3, r2
 80030e2:	00db      	lsls	r3, r3, #3
 80030e4:	440b      	add	r3, r1
 80030e6:	3308      	adds	r3, #8
 80030e8:	6819      	ldr	r1, [r3, #0]
 80030ea:	8a7b      	ldrh	r3, [r7, #18]
 80030ec:	79fa      	ldrb	r2, [r7, #7]
 80030ee:	1ac9      	subs	r1, r1, r3
 80030f0:	480c      	ldr	r0, [pc, #48]	; (8003124 <HW_TS_Start+0xfc>)
 80030f2:	4613      	mov	r3, r2
 80030f4:	005b      	lsls	r3, r3, #1
 80030f6:	4413      	add	r3, r2
 80030f8:	00db      	lsls	r3, r3, #3
 80030fa:	4403      	add	r3, r0
 80030fc:	3308      	adds	r3, #8
 80030fe:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8003100:	4b09      	ldr	r3, [pc, #36]	; (8003128 <HW_TS_Start+0x100>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	22ff      	movs	r2, #255	; 0xff
 8003106:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8003108:	2003      	movs	r0, #3
 800310a:	f001 fa48 	bl	800459e <HAL_NVIC_EnableIRQ>
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	f383 8810 	msr	PRIMASK, r3
}
 8003118:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800311a:	bf00      	nop
}
 800311c:	3718      	adds	r7, #24
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20000ae0 	.word	0x20000ae0
 8003128:	20000c4c 	.word	0x20000c4c
 800312c:	20000b70 	.word	0x20000b70
 8003130:	20000b71 	.word	0x20000b71

08003134 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	60f8      	str	r0, [r7, #12]
 800313c:	460b      	mov	r3, r1
 800313e:	607a      	str	r2, [r7, #4]
 8003140:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	4798      	blx	r3

  return;
 8003146:	bf00      	nop
}
 8003148:	3710      	adds	r7, #16
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
	...

08003150 <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af00      	add	r7, sp, #0
 8003156:	60b9      	str	r1, [r7, #8]
 8003158:	607b      	str	r3, [r7, #4]
 800315a:	4603      	mov	r3, r0
 800315c:	73fb      	strb	r3, [r7, #15]
 800315e:	4613      	mov	r3, r2
 8003160:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 8003162:	2300      	movs	r3, #0
 8003164:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 8003166:	2300      	movs	r3, #0
 8003168:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 800316a:	7bfb      	ldrb	r3, [r7, #15]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d10e      	bne.n	800318e <HW_UART_Transmit_DMA+0x3e>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_huart1TxCb = cb;
 8003170:	4a17      	ldr	r2, [pc, #92]	; (80031d0 <HW_UART_Transmit_DMA+0x80>)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 8003176:	4b17      	ldr	r3, [pc, #92]	; (80031d4 <HW_UART_Transmit_DMA+0x84>)
 8003178:	4a17      	ldr	r2, [pc, #92]	; (80031d8 <HW_UART_Transmit_DMA+0x88>)
 800317a:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 800317c:	89bb      	ldrh	r3, [r7, #12]
 800317e:	461a      	mov	r2, r3
 8003180:	68b9      	ldr	r1, [r7, #8]
 8003182:	4814      	ldr	r0, [pc, #80]	; (80031d4 <HW_UART_Transmit_DMA+0x84>)
 8003184:	f006 f992 	bl	80094ac <HAL_UART_Transmit_DMA>
 8003188:	4603      	mov	r3, r0
 800318a:	75fb      	strb	r3, [r7, #23]
            break;
 800318c:	e000      	b.n	8003190 <HW_UART_Transmit_DMA+0x40>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 800318e:	bf00      	nop
    }

    switch (hal_status)
 8003190:	7dfb      	ldrb	r3, [r7, #23]
 8003192:	2b03      	cmp	r3, #3
 8003194:	d816      	bhi.n	80031c4 <HW_UART_Transmit_DMA+0x74>
 8003196:	a201      	add	r2, pc, #4	; (adr r2, 800319c <HW_UART_Transmit_DMA+0x4c>)
 8003198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319c:	080031ad 	.word	0x080031ad
 80031a0:	080031b3 	.word	0x080031b3
 80031a4:	080031b9 	.word	0x080031b9
 80031a8:	080031bf 	.word	0x080031bf
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 80031ac:	2300      	movs	r3, #0
 80031ae:	75bb      	strb	r3, [r7, #22]
            break;
 80031b0:	e009      	b.n	80031c6 <HW_UART_Transmit_DMA+0x76>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 80031b2:	2301      	movs	r3, #1
 80031b4:	75bb      	strb	r3, [r7, #22]
            break;
 80031b6:	e006      	b.n	80031c6 <HW_UART_Transmit_DMA+0x76>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 80031b8:	2302      	movs	r3, #2
 80031ba:	75bb      	strb	r3, [r7, #22]
            break;
 80031bc:	e003      	b.n	80031c6 <HW_UART_Transmit_DMA+0x76>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 80031be:	2303      	movs	r3, #3
 80031c0:	75bb      	strb	r3, [r7, #22]
            break;
 80031c2:	e000      	b.n	80031c6 <HW_UART_Transmit_DMA+0x76>

        default:
            break;
 80031c4:	bf00      	nop
    }

    return hw_status;
 80031c6:	7dbb      	ldrb	r3, [r7, #22]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3718      	adds	r7, #24
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	20000b80 	.word	0x20000b80
 80031d4:	20000d94 	.word	0x20000d94
 80031d8:	40013800 	.word	0x40013800

080031dc <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	461a      	mov	r2, r3
 80031ea:	4b09      	ldr	r3, [pc, #36]	; (8003210 <HAL_UART_TxCpltCallback+0x34>)
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d107      	bne.n	8003200 <HAL_UART_TxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 80031f0:	4b08      	ldr	r3, [pc, #32]	; (8003214 <HAL_UART_TxCpltCallback+0x38>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d005      	beq.n	8003204 <HAL_UART_TxCpltCallback+0x28>
            {
                HW_huart1TxCb();
 80031f8:	4b06      	ldr	r3, [pc, #24]	; (8003214 <HAL_UART_TxCpltCallback+0x38>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4798      	blx	r3
            }
            break;
 80031fe:	e001      	b.n	8003204 <HAL_UART_TxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 8003200:	bf00      	nop
 8003202:	e000      	b.n	8003206 <HAL_UART_TxCpltCallback+0x2a>
            break;
 8003204:	bf00      	nop
    }

    return;
 8003206:	bf00      	nop
}
 8003208:	3708      	adds	r7, #8
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}
 800320e:	bf00      	nop
 8003210:	40013800 	.word	0x40013800
 8003214:	20000b80 	.word	0x20000b80

08003218 <LL_RCC_LSE_SetDriveCapability>:
{
 8003218:	b480      	push	{r7}
 800321a:	b083      	sub	sp, #12
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8003220:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003228:	f023 0218 	bic.w	r2, r3, #24
 800322c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4313      	orrs	r3, r2
 8003234:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr

08003244 <LL_AHB1_GRP1_EnableClock>:
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800324c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003250:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003252:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	4313      	orrs	r3, r2
 800325a:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800325c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003260:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4013      	ands	r3, r2
 8003266:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003268:	68fb      	ldr	r3, [r7, #12]
}
 800326a:	bf00      	nop
 800326c:	3714      	adds	r7, #20
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr

08003276 <LL_AHB2_GRP1_EnableClock>:
{
 8003276:	b480      	push	{r7}
 8003278:	b085      	sub	sp, #20
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800327e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003282:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003284:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4313      	orrs	r3, r2
 800328c:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800328e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003292:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4013      	ands	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800329a:	68fb      	ldr	r3, [r7, #12]
}
 800329c:	bf00      	nop
 800329e:	3714      	adds	r7, #20
 80032a0:	46bd      	mov	sp, r7
 80032a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a6:	4770      	bx	lr

080032a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b082      	sub	sp, #8
 80032ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80032ae:	f000 ff83 	bl	80041b8 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 80032b2:	f7fe fee3 	bl	800207c <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80032b6:	f000 f89b 	bl	80033f0 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80032ba:	f000 f8fb 	bl	80034b4 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80032be:	f000 f959 	bl	8003574 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80032c2:	f000 fa89 	bl	80037d8 <MX_GPIO_Init>
  MX_DMA_Init();
 80032c6:	f000 fa5d 	bl	8003784 <MX_DMA_Init>
  MX_RTC_Init();
 80032ca:	f000 f99b 	bl	8003604 <MX_RTC_Init>
  MX_I2C1_Init();
 80032ce:	f000 f911 	bl	80034f4 <MX_I2C1_Init>
  MX_LPTIM1_Init();
 80032d2:	f000 f963 	bl	800359c <MX_LPTIM1_Init>
  MX_SPI1_Init();
 80032d6:	f000 f9c9 	bl	800366c <MX_SPI1_Init>
  MX_RF_Init();
 80032da:	f000 f98b 	bl	80035f4 <MX_RF_Init>
  /* USER CODE BEGIN 2 */

  /* Set up heart rate sensor */
  uint8_t status;									//see BH1780GLC.h for err codes

  printf("Configuring PPG sensor...");
 80032de:	4839      	ldr	r0, [pc, #228]	; (80033c4 <main+0x11c>)
 80032e0:	f00c f858 	bl	800f394 <iprintf>
  HAL_Delay(10);									//wait as a precaution
 80032e4:	200a      	movs	r0, #10
 80032e6:	f7ff f8c9 	bl	800247c <HAL_Delay>
  status = BH1790GLC_init(&hrm, &hi2c1);			//configure sensor
 80032ea:	4937      	ldr	r1, [pc, #220]	; (80033c8 <main+0x120>)
 80032ec:	4837      	ldr	r0, [pc, #220]	; (80033cc <main+0x124>)
 80032ee:	f7fd fdb5 	bl	8000e5c <BH1790GLC_init>
 80032f2:	4603      	mov	r3, r0
 80032f4:	71fb      	strb	r3, [r7, #7]
  if(status != 0){
 80032f6:	79fb      	ldrb	r3, [r7, #7]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d008      	beq.n	800330e <main+0x66>
	  printf("Error configuring sensor. Status code: %d\n\r", status);
 80032fc:	79fb      	ldrb	r3, [r7, #7]
 80032fe:	4619      	mov	r1, r3
 8003300:	4833      	ldr	r0, [pc, #204]	; (80033d0 <main+0x128>)
 8003302:	f00c f847 	bl	800f394 <iprintf>
	  sensorReady = 0;
 8003306:	4b33      	ldr	r3, [pc, #204]	; (80033d4 <main+0x12c>)
 8003308:	2200      	movs	r2, #0
 800330a:	701a      	strb	r2, [r3, #0]
 800330c:	e007      	b.n	800331e <main+0x76>
  }else{
	  printf("Sensor configured successfully. Status code: %d\n\r", status);
 800330e:	79fb      	ldrb	r3, [r7, #7]
 8003310:	4619      	mov	r1, r3
 8003312:	4831      	ldr	r0, [pc, #196]	; (80033d8 <main+0x130>)
 8003314:	f00c f83e 	bl	800f394 <iprintf>
	  sensorReady = 1;
 8003318:	4b2e      	ldr	r3, [pc, #184]	; (80033d4 <main+0x12c>)
 800331a:	2201      	movs	r2, #1
 800331c:	701a      	strb	r2, [r3, #0]
  }

  /* Set up timer */
  if(HAL_LPTIM_TimeOut_Start_IT(&hlptim1, PERIOD, TIMEOUT) != HAL_OK){  //pointer to the handler, period, timeout val to start the timer
 800331e:	2200      	movs	r2, #0
 8003320:	f44f 6183 	mov.w	r1, #1048	; 0x418
 8003324:	482d      	ldr	r0, [pc, #180]	; (80033dc <main+0x134>)
 8003326:	f002 fe25 	bl	8005f74 <HAL_LPTIM_TimeOut_Start_IT>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d001      	beq.n	8003334 <main+0x8c>
	  Error_Handler();
 8003330:	f000 fabc 	bl	80038ac <Error_Handler>
  }

  /* Set up IMU */
  printf("Configuring IMU...");
 8003334:	482a      	ldr	r0, [pc, #168]	; (80033e0 <main+0x138>)
 8003336:	f00c f82d 	bl	800f394 <iprintf>
  HAL_Delay(10);									//wait as a precaution
 800333a:	200a      	movs	r0, #10
 800333c:	f7ff f89e 	bl	800247c <HAL_Delay>
  ICM_SelectBank(&imu, USER_BANK_0);				//specify register bank
 8003340:	2100      	movs	r1, #0
 8003342:	4828      	ldr	r0, [pc, #160]	; (80033e4 <main+0x13c>)
 8003344:	f7fe faec 	bl	8001920 <ICM_SelectBank>
  HAL_Delay(10);									//wait as a precaution
 8003348:	200a      	movs	r0, #10
 800334a:	f7ff f897 	bl	800247c <HAL_Delay>
  ICM_PowerOn(&imu, &hspi1);						//configure sensor
 800334e:	4926      	ldr	r1, [pc, #152]	; (80033e8 <main+0x140>)
 8003350:	4824      	ldr	r0, [pc, #144]	; (80033e4 <main+0x13c>)
 8003352:	f7fe f9b9 	bl	80016c8 <ICM_PowerOn>
  HAL_Delay(10);									//wait as a precaution
 8003356:	200a      	movs	r0, #10
 8003358:	f7ff f890 	bl	800247c <HAL_Delay>


  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 800335c:	f7fe fe9c 	bl	8002098 <MX_APPE_Init>


  while (1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8003360:	f7ff f8b1 	bl	80024c6 <MX_APPE_Process>

    /* USER CODE BEGIN 3 */

    if(sensorReady){
 8003364:	4b1b      	ldr	r3, [pc, #108]	; (80033d4 <main+0x12c>)
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d01c      	beq.n	80033a6 <main+0xfe>
    	sensorReady = BUSY;		//flag set back to READY in interrupt every 32 ms
 800336c:	4b19      	ldr	r3, [pc, #100]	; (80033d4 <main+0x12c>)
 800336e:	2200      	movs	r2, #0
 8003370:	701a      	strb	r2, [r3, #0]

        uint8_t err;

        err = get_val(&hrm);
 8003372:	4816      	ldr	r0, [pc, #88]	; (80033cc <main+0x124>)
 8003374:	f7fd fde1 	bl	8000f3a <get_val>
 8003378:	4603      	mov	r3, r0
 800337a:	71bb      	strb	r3, [r7, #6]
        if(err != 0){
 800337c:	79bb      	ldrb	r3, [r7, #6]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d111      	bne.n	80033a6 <main+0xfe>
        	//printf("Could not read sensor. Error code: %d\n\r", err);
        }else{
        	if(add_sample(&hrm)==1){
 8003382:	4812      	ldr	r0, [pc, #72]	; (80033cc <main+0x124>)
 8003384:	f7fd fe04 	bl	8000f90 <add_sample>
 8003388:	4603      	mov	r3, r0
 800338a:	2b01      	cmp	r3, #1
 800338c:	d102      	bne.n	8003394 <main+0xec>
        		ppg_calculate(&hrm);
 800338e:	480f      	ldr	r0, [pc, #60]	; (80033cc <main+0x124>)
 8003390:	f7fd fe32 	bl	8000ff8 <ppg_calculate>
        	}
        	printf("ppg_data[0]: %d, ppg_data[1]: %d\n\r", hrm.ppg_data[0], hrm.ppg_data[1]);
 8003394:	4b0d      	ldr	r3, [pc, #52]	; (80033cc <main+0x124>)
 8003396:	889b      	ldrh	r3, [r3, #4]
 8003398:	4619      	mov	r1, r3
 800339a:	4b0c      	ldr	r3, [pc, #48]	; (80033cc <main+0x124>)
 800339c:	88db      	ldrh	r3, [r3, #6]
 800339e:	461a      	mov	r2, r3
 80033a0:	4812      	ldr	r0, [pc, #72]	; (80033ec <main+0x144>)
 80033a2:	f00b fff7 	bl	800f394 <iprintf>
    }else{
    	//not ready
    }

	// Select User Bank 0
	ICM_SelectBank(&imu, USER_BANK_0);
 80033a6:	2100      	movs	r1, #0
 80033a8:	480e      	ldr	r0, [pc, #56]	; (80033e4 <main+0x13c>)
 80033aa:	f7fe fab9 	bl	8001920 <ICM_SelectBank>
	//HAL_Delay(10);

	// Obtain accelerometer and gyro data
	ICM_ReadAccelGyroData(&imu);
 80033ae:	480d      	ldr	r0, [pc, #52]	; (80033e4 <main+0x13c>)
 80033b0:	f7fe fa20 	bl	80017f4 <ICM_ReadAccelGyroData>
	// Obtain magnetometer data
//	ICM_ReadMagData(&imu, imu.mag_data);

	// Print raw axis data values to screen
	//printf("X: %i, Y: %i, Z: %i\n", imu.accel_data[0], imu.accel_data[1], imu.accel_data[2]);
	HAL_Delay(5);
 80033b4:	2005      	movs	r0, #5
 80033b6:	f7ff f861 	bl	800247c <HAL_Delay>

	UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);			//for BLE
 80033ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80033be:	f00b f901 	bl	800e5c4 <UTIL_SEQ_Run>
    MX_APPE_Process();
 80033c2:	e7cd      	b.n	8003360 <main+0xb8>
 80033c4:	08011c5c 	.word	0x08011c5c
 80033c8:	20000b84 	.word	0x20000b84
 80033cc:	20000ee8 	.word	0x20000ee8
 80033d0:	08011c78 	.word	0x08011c78
 80033d4:	20001164 	.word	0x20001164
 80033d8:	08011ca4 	.word	0x08011ca4
 80033dc:	20000c14 	.word	0x20000c14
 80033e0:	08011cd8 	.word	0x08011cd8
 80033e4:	2000114c 	.word	0x2000114c
 80033e8:	20000c70 	.word	0x20000c70
 80033ec:	08011cec 	.word	0x08011cec

080033f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b09a      	sub	sp, #104	; 0x68
 80033f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033f6:	f107 0320 	add.w	r3, r7, #32
 80033fa:	2248      	movs	r2, #72	; 0x48
 80033fc:	2100      	movs	r1, #0
 80033fe:	4618      	mov	r0, r3
 8003400:	f00b fb56 	bl	800eab0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003404:	1d3b      	adds	r3, r7, #4
 8003406:	2200      	movs	r2, #0
 8003408:	601a      	str	r2, [r3, #0]
 800340a:	605a      	str	r2, [r3, #4]
 800340c:	609a      	str	r2, [r3, #8]
 800340e:	60da      	str	r2, [r3, #12]
 8003410:	611a      	str	r2, [r3, #16]
 8003412:	615a      	str	r2, [r3, #20]
 8003414:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003416:	f003 f821 	bl	800645c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 800341a:	2010      	movs	r0, #16
 800341c:	f7ff fefc 	bl	8003218 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003420:	4b23      	ldr	r3, [pc, #140]	; (80034b0 <SystemClock_Config+0xc0>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003428:	4a21      	ldr	r2, [pc, #132]	; (80034b0 <SystemClock_Config+0xc0>)
 800342a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800342e:	6013      	str	r3, [r2, #0]
 8003430:	4b1f      	ldr	r3, [pc, #124]	; (80034b0 <SystemClock_Config+0xc0>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003438:	603b      	str	r3, [r7, #0]
 800343a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 800343c:	2327      	movs	r3, #39	; 0x27
 800343e:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003440:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003444:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003446:	2301      	movs	r3, #1
 8003448:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800344a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800344e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003450:	2301      	movs	r3, #1
 8003452:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003454:	2340      	movs	r3, #64	; 0x40
 8003456:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003458:	2300      	movs	r3, #0
 800345a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 800345c:	23a0      	movs	r3, #160	; 0xa0
 800345e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003460:	2300      	movs	r3, #0
 8003462:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003464:	f107 0320 	add.w	r3, r7, #32
 8003468:	4618      	mov	r0, r3
 800346a:	f003 fb8b 	bl	8006b84 <HAL_RCC_OscConfig>
 800346e:	4603      	mov	r3, r0
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8003474:	f000 fa1a 	bl	80038ac <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8003478:	236f      	movs	r3, #111	; 0x6f
 800347a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800347c:	2300      	movs	r3, #0
 800347e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003480:	2300      	movs	r3, #0
 8003482:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003484:	2300      	movs	r3, #0
 8003486:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003488:	2300      	movs	r3, #0
 800348a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 800348c:	2300      	movs	r3, #0
 800348e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8003490:	2300      	movs	r3, #0
 8003492:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003494:	1d3b      	adds	r3, r7, #4
 8003496:	2101      	movs	r1, #1
 8003498:	4618      	mov	r0, r3
 800349a:	f003 fee7 	bl	800726c <HAL_RCC_ClockConfig>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d001      	beq.n	80034a8 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80034a4:	f000 fa02 	bl	80038ac <Error_Handler>
  }
}
 80034a8:	bf00      	nop
 80034aa:	3768      	adds	r7, #104	; 0x68
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	58000400 	.word	0x58000400

080034b4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b094      	sub	sp, #80	; 0x50
 80034b8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80034ba:	463b      	mov	r3, r7
 80034bc:	2250      	movs	r2, #80	; 0x50
 80034be:	2100      	movs	r1, #0
 80034c0:	4618      	mov	r0, r3
 80034c2:	f00b faf5 	bl	800eab0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 80034c6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80034ca:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80034cc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80034d0:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80034d2:	2300      	movs	r3, #0
 80034d4:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80034d6:	2300      	movs	r3, #0
 80034d8:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80034da:	463b      	mov	r3, r7
 80034dc:	4618      	mov	r0, r3
 80034de:	f004 fb02 	bl	8007ae6 <HAL_RCCEx_PeriphCLKConfig>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d001      	beq.n	80034ec <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80034e8:	f000 f9e0 	bl	80038ac <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80034ec:	bf00      	nop
 80034ee:	3750      	adds	r7, #80	; 0x50
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}

080034f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80034f8:	4b1b      	ldr	r3, [pc, #108]	; (8003568 <MX_I2C1_Init+0x74>)
 80034fa:	4a1c      	ldr	r2, [pc, #112]	; (800356c <MX_I2C1_Init+0x78>)
 80034fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00707CBB;
 80034fe:	4b1a      	ldr	r3, [pc, #104]	; (8003568 <MX_I2C1_Init+0x74>)
 8003500:	4a1b      	ldr	r2, [pc, #108]	; (8003570 <MX_I2C1_Init+0x7c>)
 8003502:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003504:	4b18      	ldr	r3, [pc, #96]	; (8003568 <MX_I2C1_Init+0x74>)
 8003506:	2200      	movs	r2, #0
 8003508:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800350a:	4b17      	ldr	r3, [pc, #92]	; (8003568 <MX_I2C1_Init+0x74>)
 800350c:	2201      	movs	r2, #1
 800350e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003510:	4b15      	ldr	r3, [pc, #84]	; (8003568 <MX_I2C1_Init+0x74>)
 8003512:	2200      	movs	r2, #0
 8003514:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003516:	4b14      	ldr	r3, [pc, #80]	; (8003568 <MX_I2C1_Init+0x74>)
 8003518:	2200      	movs	r2, #0
 800351a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800351c:	4b12      	ldr	r3, [pc, #72]	; (8003568 <MX_I2C1_Init+0x74>)
 800351e:	2200      	movs	r2, #0
 8003520:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003522:	4b11      	ldr	r3, [pc, #68]	; (8003568 <MX_I2C1_Init+0x74>)
 8003524:	2200      	movs	r2, #0
 8003526:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003528:	4b0f      	ldr	r3, [pc, #60]	; (8003568 <MX_I2C1_Init+0x74>)
 800352a:	2200      	movs	r2, #0
 800352c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800352e:	480e      	ldr	r0, [pc, #56]	; (8003568 <MX_I2C1_Init+0x74>)
 8003530:	f001 fd58 	bl	8004fe4 <HAL_I2C_Init>
 8003534:	4603      	mov	r3, r0
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800353a:	f000 f9b7 	bl	80038ac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800353e:	2100      	movs	r1, #0
 8003540:	4809      	ldr	r0, [pc, #36]	; (8003568 <MX_I2C1_Init+0x74>)
 8003542:	f002 fadf 	bl	8005b04 <HAL_I2CEx_ConfigAnalogFilter>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d001      	beq.n	8003550 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800354c:	f000 f9ae 	bl	80038ac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003550:	2100      	movs	r1, #0
 8003552:	4805      	ldr	r0, [pc, #20]	; (8003568 <MX_I2C1_Init+0x74>)
 8003554:	f002 fb21 	bl	8005b9a <HAL_I2CEx_ConfigDigitalFilter>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800355e:	f000 f9a5 	bl	80038ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	20000b84 	.word	0x20000b84
 800356c:	40005400 	.word	0x40005400
 8003570:	00707cbb 	.word	0x00707cbb

08003574 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8003578:	4b06      	ldr	r3, [pc, #24]	; (8003594 <MX_IPCC_Init+0x20>)
 800357a:	4a07      	ldr	r2, [pc, #28]	; (8003598 <MX_IPCC_Init+0x24>)
 800357c:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 800357e:	4805      	ldr	r0, [pc, #20]	; (8003594 <MX_IPCC_Init+0x20>)
 8003580:	f002 fb58 	bl	8005c34 <HAL_IPCC_Init>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d001      	beq.n	800358e <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 800358a:	f000 f98f 	bl	80038ac <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 800358e:	bf00      	nop
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	20000bd8 	.word	0x20000bd8
 8003598:	58000c00 	.word	0x58000c00

0800359c <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 80035a0:	4b12      	ldr	r3, [pc, #72]	; (80035ec <MX_LPTIM1_Init+0x50>)
 80035a2:	4a13      	ldr	r2, [pc, #76]	; (80035f0 <MX_LPTIM1_Init+0x54>)
 80035a4:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80035a6:	4b11      	ldr	r3, [pc, #68]	; (80035ec <MX_LPTIM1_Init+0x50>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 80035ac:	4b0f      	ldr	r3, [pc, #60]	; (80035ec <MX_LPTIM1_Init+0x50>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80035b2:	4b0e      	ldr	r3, [pc, #56]	; (80035ec <MX_LPTIM1_Init+0x50>)
 80035b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80035b8:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 80035ba:	4b0c      	ldr	r3, [pc, #48]	; (80035ec <MX_LPTIM1_Init+0x50>)
 80035bc:	2200      	movs	r2, #0
 80035be:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 80035c0:	4b0a      	ldr	r3, [pc, #40]	; (80035ec <MX_LPTIM1_Init+0x50>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	625a      	str	r2, [r3, #36]	; 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80035c6:	4b09      	ldr	r3, [pc, #36]	; (80035ec <MX_LPTIM1_Init+0x50>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	629a      	str	r2, [r3, #40]	; 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80035cc:	4b07      	ldr	r3, [pc, #28]	; (80035ec <MX_LPTIM1_Init+0x50>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 80035d2:	4b06      	ldr	r3, [pc, #24]	; (80035ec <MX_LPTIM1_Init+0x50>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 80035d8:	4804      	ldr	r0, [pc, #16]	; (80035ec <MX_LPTIM1_Init+0x50>)
 80035da:	f002 fc29 	bl	8005e30 <HAL_LPTIM_Init>
 80035de:	4603      	mov	r3, r0
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d001      	beq.n	80035e8 <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 80035e4:	f000 f962 	bl	80038ac <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 80035e8:	bf00      	nop
 80035ea:	bd80      	pop	{r7, pc}
 80035ec:	20000c14 	.word	0x20000c14
 80035f0:	40007c00 	.word	0x40007c00

080035f4 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 80035f4:	b480      	push	{r7}
 80035f6:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 80035f8:	bf00      	nop
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
	...

08003604 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8003608:	4b16      	ldr	r3, [pc, #88]	; (8003664 <MX_RTC_Init+0x60>)
 800360a:	4a17      	ldr	r2, [pc, #92]	; (8003668 <MX_RTC_Init+0x64>)
 800360c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800360e:	4b15      	ldr	r3, [pc, #84]	; (8003664 <MX_RTC_Init+0x60>)
 8003610:	2200      	movs	r2, #0
 8003612:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8003614:	4b13      	ldr	r3, [pc, #76]	; (8003664 <MX_RTC_Init+0x60>)
 8003616:	220f      	movs	r2, #15
 8003618:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 800361a:	4b12      	ldr	r3, [pc, #72]	; (8003664 <MX_RTC_Init+0x60>)
 800361c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8003620:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003622:	4b10      	ldr	r3, [pc, #64]	; (8003664 <MX_RTC_Init+0x60>)
 8003624:	2200      	movs	r2, #0
 8003626:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003628:	4b0e      	ldr	r3, [pc, #56]	; (8003664 <MX_RTC_Init+0x60>)
 800362a:	2200      	movs	r2, #0
 800362c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800362e:	4b0d      	ldr	r3, [pc, #52]	; (8003664 <MX_RTC_Init+0x60>)
 8003630:	2200      	movs	r2, #0
 8003632:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8003634:	4b0b      	ldr	r3, [pc, #44]	; (8003664 <MX_RTC_Init+0x60>)
 8003636:	2200      	movs	r2, #0
 8003638:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800363a:	480a      	ldr	r0, [pc, #40]	; (8003664 <MX_RTC_Init+0x60>)
 800363c:	f004 fcda 	bl	8007ff4 <HAL_RTC_Init>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d001      	beq.n	800364a <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8003646:	f000 f931 	bl	80038ac <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 800364a:	2200      	movs	r2, #0
 800364c:	2100      	movs	r1, #0
 800364e:	4805      	ldr	r0, [pc, #20]	; (8003664 <MX_RTC_Init+0x60>)
 8003650:	f004 fdd0 	bl	80081f4 <HAL_RTCEx_SetWakeUpTimer_IT>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d001      	beq.n	800365e <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 800365a:	f000 f927 	bl	80038ac <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800365e:	bf00      	nop
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	20000c4c 	.word	0x20000c4c
 8003668:	40002800 	.word	0x40002800

0800366c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003670:	4b1b      	ldr	r3, [pc, #108]	; (80036e0 <MX_SPI1_Init+0x74>)
 8003672:	4a1c      	ldr	r2, [pc, #112]	; (80036e4 <MX_SPI1_Init+0x78>)
 8003674:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003676:	4b1a      	ldr	r3, [pc, #104]	; (80036e0 <MX_SPI1_Init+0x74>)
 8003678:	f44f 7282 	mov.w	r2, #260	; 0x104
 800367c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800367e:	4b18      	ldr	r3, [pc, #96]	; (80036e0 <MX_SPI1_Init+0x74>)
 8003680:	2200      	movs	r2, #0
 8003682:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003684:	4b16      	ldr	r3, [pc, #88]	; (80036e0 <MX_SPI1_Init+0x74>)
 8003686:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800368a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800368c:	4b14      	ldr	r3, [pc, #80]	; (80036e0 <MX_SPI1_Init+0x74>)
 800368e:	2202      	movs	r2, #2
 8003690:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003692:	4b13      	ldr	r3, [pc, #76]	; (80036e0 <MX_SPI1_Init+0x74>)
 8003694:	2201      	movs	r2, #1
 8003696:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003698:	4b11      	ldr	r3, [pc, #68]	; (80036e0 <MX_SPI1_Init+0x74>)
 800369a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800369e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80036a0:	4b0f      	ldr	r3, [pc, #60]	; (80036e0 <MX_SPI1_Init+0x74>)
 80036a2:	2218      	movs	r2, #24
 80036a4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80036a6:	4b0e      	ldr	r3, [pc, #56]	; (80036e0 <MX_SPI1_Init+0x74>)
 80036a8:	2200      	movs	r2, #0
 80036aa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80036ac:	4b0c      	ldr	r3, [pc, #48]	; (80036e0 <MX_SPI1_Init+0x74>)
 80036ae:	2200      	movs	r2, #0
 80036b0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036b2:	4b0b      	ldr	r3, [pc, #44]	; (80036e0 <MX_SPI1_Init+0x74>)
 80036b4:	2200      	movs	r2, #0
 80036b6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80036b8:	4b09      	ldr	r3, [pc, #36]	; (80036e0 <MX_SPI1_Init+0x74>)
 80036ba:	2207      	movs	r2, #7
 80036bc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80036be:	4b08      	ldr	r3, [pc, #32]	; (80036e0 <MX_SPI1_Init+0x74>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80036c4:	4b06      	ldr	r3, [pc, #24]	; (80036e0 <MX_SPI1_Init+0x74>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80036ca:	4805      	ldr	r0, [pc, #20]	; (80036e0 <MX_SPI1_Init+0x74>)
 80036cc:	f004 fe4e 	bl	800836c <HAL_SPI_Init>
 80036d0:	4603      	mov	r3, r0
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d001      	beq.n	80036da <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80036d6:	f000 f8e9 	bl	80038ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80036da:	bf00      	nop
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	20000c70 	.word	0x20000c70
 80036e4:	40013000 	.word	0x40013000

080036e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80036ec:	4b23      	ldr	r3, [pc, #140]	; (800377c <MX_USART1_UART_Init+0x94>)
 80036ee:	4a24      	ldr	r2, [pc, #144]	; (8003780 <MX_USART1_UART_Init+0x98>)
 80036f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80036f2:	4b22      	ldr	r3, [pc, #136]	; (800377c <MX_USART1_UART_Init+0x94>)
 80036f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80036f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80036fa:	4b20      	ldr	r3, [pc, #128]	; (800377c <MX_USART1_UART_Init+0x94>)
 80036fc:	2200      	movs	r2, #0
 80036fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003700:	4b1e      	ldr	r3, [pc, #120]	; (800377c <MX_USART1_UART_Init+0x94>)
 8003702:	2200      	movs	r2, #0
 8003704:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_ODD;
 8003706:	4b1d      	ldr	r3, [pc, #116]	; (800377c <MX_USART1_UART_Init+0x94>)
 8003708:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800370c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800370e:	4b1b      	ldr	r3, [pc, #108]	; (800377c <MX_USART1_UART_Init+0x94>)
 8003710:	220c      	movs	r2, #12
 8003712:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003714:	4b19      	ldr	r3, [pc, #100]	; (800377c <MX_USART1_UART_Init+0x94>)
 8003716:	2200      	movs	r2, #0
 8003718:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 800371a:	4b18      	ldr	r3, [pc, #96]	; (800377c <MX_USART1_UART_Init+0x94>)
 800371c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003720:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003722:	4b16      	ldr	r3, [pc, #88]	; (800377c <MX_USART1_UART_Init+0x94>)
 8003724:	2200      	movs	r2, #0
 8003726:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003728:	4b14      	ldr	r3, [pc, #80]	; (800377c <MX_USART1_UART_Init+0x94>)
 800372a:	2200      	movs	r2, #0
 800372c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800372e:	4b13      	ldr	r3, [pc, #76]	; (800377c <MX_USART1_UART_Init+0x94>)
 8003730:	2200      	movs	r2, #0
 8003732:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003734:	4811      	ldr	r0, [pc, #68]	; (800377c <MX_USART1_UART_Init+0x94>)
 8003736:	f005 fe69 	bl	800940c <HAL_UART_Init>
 800373a:	4603      	mov	r3, r0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d001      	beq.n	8003744 <MX_USART1_UART_Init+0x5c>
  {
    Error_Handler();
 8003740:	f000 f8b4 	bl	80038ac <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003744:	2100      	movs	r1, #0
 8003746:	480d      	ldr	r0, [pc, #52]	; (800377c <MX_USART1_UART_Init+0x94>)
 8003748:	f007 f829 	bl	800a79e <HAL_UARTEx_SetTxFifoThreshold>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d001      	beq.n	8003756 <MX_USART1_UART_Init+0x6e>
  {
    Error_Handler();
 8003752:	f000 f8ab 	bl	80038ac <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003756:	2100      	movs	r1, #0
 8003758:	4808      	ldr	r0, [pc, #32]	; (800377c <MX_USART1_UART_Init+0x94>)
 800375a:	f007 f85e 	bl	800a81a <HAL_UARTEx_SetRxFifoThreshold>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <MX_USART1_UART_Init+0x80>
  {
    Error_Handler();
 8003764:	f000 f8a2 	bl	80038ac <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003768:	4804      	ldr	r0, [pc, #16]	; (800377c <MX_USART1_UART_Init+0x94>)
 800376a:	f006 ffdf 	bl	800a72c <HAL_UARTEx_DisableFifoMode>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <MX_USART1_UART_Init+0x90>
  {
    Error_Handler();
 8003774:	f000 f89a 	bl	80038ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003778:	bf00      	nop
 800377a:	bd80      	pop	{r7, pc}
 800377c:	20000d94 	.word	0x20000d94
 8003780:	40013800 	.word	0x40013800

08003784 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003788:	2004      	movs	r0, #4
 800378a:	f7ff fd5b 	bl	8003244 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800378e:	2001      	movs	r0, #1
 8003790:	f7ff fd58 	bl	8003244 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003794:	2200      	movs	r2, #0
 8003796:	2100      	movs	r1, #0
 8003798:	200b      	movs	r0, #11
 800379a:	f000 fee6 	bl	800456a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800379e:	200b      	movs	r0, #11
 80037a0:	f000 fefd 	bl	800459e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80037a4:	2200      	movs	r2, #0
 80037a6:	2100      	movs	r1, #0
 80037a8:	200c      	movs	r0, #12
 80037aa:	f000 fede 	bl	800456a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80037ae:	200c      	movs	r0, #12
 80037b0:	f000 fef5 	bl	800459e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80037b4:	2200      	movs	r2, #0
 80037b6:	2100      	movs	r1, #0
 80037b8:	200d      	movs	r0, #13
 80037ba:	f000 fed6 	bl	800456a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80037be:	200d      	movs	r0, #13
 80037c0:	f000 feed 	bl	800459e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80037c4:	2200      	movs	r2, #0
 80037c6:	2100      	movs	r1, #0
 80037c8:	200e      	movs	r0, #14
 80037ca:	f000 fece 	bl	800456a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80037ce:	200e      	movs	r0, #14
 80037d0:	f000 fee5 	bl	800459e <HAL_NVIC_EnableIRQ>

}
 80037d4:	bf00      	nop
 80037d6:	bd80      	pop	{r7, pc}

080037d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037de:	1d3b      	adds	r3, r7, #4
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]
 80037e4:	605a      	str	r2, [r3, #4]
 80037e6:	609a      	str	r2, [r3, #8]
 80037e8:	60da      	str	r2, [r3, #12]
 80037ea:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80037ec:	2004      	movs	r0, #4
 80037ee:	f7ff fd42 	bl	8003276 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80037f2:	2002      	movs	r0, #2
 80037f4:	f7ff fd3f 	bl	8003276 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037f8:	2001      	movs	r0, #1
 80037fa:	f7ff fd3c 	bl	8003276 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80037fe:	2008      	movs	r0, #8
 8003800:	f7ff fd39 	bl	8003276 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|GPIO_PIN_3|GPIO_PIN_4
 8003804:	2200      	movs	r2, #0
 8003806:	213b      	movs	r1, #59	; 0x3b
 8003808:	481d      	ldr	r0, [pc, #116]	; (8003880 <MX_GPIO_Init+0xa8>)
 800380a:	f001 fbaf 	bl	8004f6c <HAL_GPIO_WritePin>
                          |LD1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800380e:	2310      	movs	r3, #16
 8003810:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003812:	2300      	movs	r3, #0
 8003814:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003816:	2301      	movs	r3, #1
 8003818:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800381a:	1d3b      	adds	r3, r7, #4
 800381c:	4619      	mov	r1, r3
 800381e:	4819      	ldr	r0, [pc, #100]	; (8003884 <MX_GPIO_Init+0xac>)
 8003820:	f001 fa34 	bl	8004c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin PB3 PB4
                           LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|GPIO_PIN_3|GPIO_PIN_4
 8003824:	233b      	movs	r3, #59	; 0x3b
 8003826:	607b      	str	r3, [r7, #4]
                          |LD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003828:	2301      	movs	r3, #1
 800382a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800382c:	2300      	movs	r3, #0
 800382e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003830:	2300      	movs	r3, #0
 8003832:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003834:	1d3b      	adds	r3, r7, #4
 8003836:	4619      	mov	r1, r3
 8003838:	4811      	ldr	r0, [pc, #68]	; (8003880 <MX_GPIO_Init+0xa8>)
 800383a:	f001 fa27 	bl	8004c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800383e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003842:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003844:	2302      	movs	r3, #2
 8003846:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003848:	2300      	movs	r3, #0
 800384a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800384c:	2300      	movs	r3, #0
 800384e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8003850:	230a      	movs	r3, #10
 8003852:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003854:	1d3b      	adds	r3, r7, #4
 8003856:	4619      	mov	r1, r3
 8003858:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800385c:	f001 fa16 	bl	8004c8c <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 8003860:	2303      	movs	r3, #3
 8003862:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003864:	2300      	movs	r3, #0
 8003866:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003868:	2300      	movs	r3, #0
 800386a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800386c:	1d3b      	adds	r3, r7, #4
 800386e:	4619      	mov	r1, r3
 8003870:	4805      	ldr	r0, [pc, #20]	; (8003888 <MX_GPIO_Init+0xb0>)
 8003872:	f001 fa0b 	bl	8004c8c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003876:	bf00      	nop
 8003878:	3718      	adds	r7, #24
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	48000400 	.word	0x48000400
 8003884:	48000800 	.word	0x48000800
 8003888:	48000c00 	.word	0x48000c00

0800388c <HAL_LPTIM_CompareMatchCallback>:
/* USER CODE BEGIN 4 */

/*
 * Redefinition of the low power timer interrupt
 */
void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim){
 800388c:	b480      	push	{r7}
 800388e:	b083      	sub	sp, #12
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
	sensorReady = READY;
 8003894:	4b04      	ldr	r3, [pc, #16]	; (80038a8 <HAL_LPTIM_CompareMatchCallback+0x1c>)
 8003896:	2201      	movs	r2, #1
 8003898:	701a      	strb	r2, [r3, #0]
}
 800389a:	bf00      	nop
 800389c:	370c      	adds	r7, #12
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	20001164 	.word	0x20001164

080038ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80038b0:	b672      	cpsid	i
}
 80038b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80038b4:	e7fe      	b.n	80038b4 <Error_Handler+0x8>

080038b6 <LL_RCC_EnableRTC>:
{
 80038b6:	b480      	push	{r7}
 80038b8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80038ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80038c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80038ce:	bf00      	nop
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <LL_AHB2_GRP1_EnableClock>:
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80038e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80038f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80038f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4013      	ands	r3, r2
 80038fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80038fc:	68fb      	ldr	r3, [r7, #12]
}
 80038fe:	bf00      	nop
 8003900:	3714      	adds	r7, #20
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr

0800390a <LL_AHB3_GRP1_EnableClock>:
{
 800390a:	b480      	push	{r7}
 800390c:	b085      	sub	sp, #20
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003912:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003916:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003918:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4313      	orrs	r3, r2
 8003920:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003922:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003926:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4013      	ands	r3, r2
 800392c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800392e:	68fb      	ldr	r3, [r7, #12]
}
 8003930:	bf00      	nop
 8003932:	3714      	adds	r7, #20
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <LL_APB1_GRP1_EnableClock>:
{
 800393c:	b480      	push	{r7}
 800393e:	b085      	sub	sp, #20
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003944:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003948:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800394a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4313      	orrs	r3, r2
 8003952:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003954:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003958:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4013      	ands	r3, r2
 800395e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003960:	68fb      	ldr	r3, [r7, #12]
}
 8003962:	bf00      	nop
 8003964:	3714      	adds	r7, #20
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <LL_APB2_GRP1_EnableClock>:
{
 800396e:	b480      	push	{r7}
 8003970:	b085      	sub	sp, #20
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003976:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800397a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800397c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4313      	orrs	r3, r2
 8003984:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003986:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800398a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	4013      	ands	r3, r2
 8003990:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003992:	68fb      	ldr	r3, [r7, #12]
}
 8003994:	bf00      	nop
 8003996:	3714      	adds	r7, #20
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr

080039a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80039a4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80039a8:	f7ff ffaf 	bl	800390a <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80039ac:	2200      	movs	r2, #0
 80039ae:	2100      	movs	r1, #0
 80039b0:	202e      	movs	r0, #46	; 0x2e
 80039b2:	f000 fdda 	bl	800456a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80039b6:	202e      	movs	r0, #46	; 0x2e
 80039b8:	f000 fdf1 	bl	800459e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80039bc:	bf00      	nop
 80039be:	bd80      	pop	{r7, pc}

080039c0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b09c      	sub	sp, #112	; 0x70
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039c8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80039cc:	2200      	movs	r2, #0
 80039ce:	601a      	str	r2, [r3, #0]
 80039d0:	605a      	str	r2, [r3, #4]
 80039d2:	609a      	str	r2, [r3, #8]
 80039d4:	60da      	str	r2, [r3, #12]
 80039d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80039d8:	f107 030c 	add.w	r3, r7, #12
 80039dc:	2250      	movs	r2, #80	; 0x50
 80039de:	2100      	movs	r1, #0
 80039e0:	4618      	mov	r0, r3
 80039e2:	f00b f865 	bl	800eab0 <memset>
  if(hi2c->Instance==I2C1)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a1b      	ldr	r2, [pc, #108]	; (8003a58 <HAL_I2C_MspInit+0x98>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d12e      	bne.n	8003a4e <HAL_I2C_MspInit+0x8e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80039f0:	2304      	movs	r3, #4
 80039f2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80039f4:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80039f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80039fa:	f107 030c 	add.w	r3, r7, #12
 80039fe:	4618      	mov	r0, r3
 8003a00:	f004 f871 	bl	8007ae6 <HAL_RCCEx_PeriphCLKConfig>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003a0a:	f7ff ff4f 	bl	80038ac <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a0e:	2002      	movs	r0, #2
 8003a10:	f7ff ff62 	bl	80038d8 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003a14:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003a18:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a1a:	2312      	movs	r3, #18
 8003a1c:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a22:	2300      	movs	r3, #0
 8003a24:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a26:	2304      	movs	r3, #4
 8003a28:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a2a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003a2e:	4619      	mov	r1, r3
 8003a30:	480a      	ldr	r0, [pc, #40]	; (8003a5c <HAL_I2C_MspInit+0x9c>)
 8003a32:	f001 f92b 	bl	8004c8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a36:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003a3a:	f7ff ff7f 	bl	800393c <LL_APB1_GRP1_EnableClock>
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003a3e:	2200      	movs	r2, #0
 8003a40:	2100      	movs	r1, #0
 8003a42:	201e      	movs	r0, #30
 8003a44:	f000 fd91 	bl	800456a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003a48:	201e      	movs	r0, #30
 8003a4a:	f000 fda8 	bl	800459e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003a4e:	bf00      	nop
 8003a50:	3770      	adds	r7, #112	; 0x70
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}
 8003a56:	bf00      	nop
 8003a58:	40005400 	.word	0x40005400
 8003a5c:	48000400 	.word	0x48000400

08003a60 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a0d      	ldr	r2, [pc, #52]	; (8003aa4 <HAL_IPCC_MspInit+0x44>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d113      	bne.n	8003a9a <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8003a72:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003a76:	f7ff ff48 	bl	800390a <LL_AHB3_GRP1_EnableClock>
    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	2100      	movs	r1, #0
 8003a7e:	202c      	movs	r0, #44	; 0x2c
 8003a80:	f000 fd73 	bl	800456a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8003a84:	202c      	movs	r0, #44	; 0x2c
 8003a86:	f000 fd8a 	bl	800459e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	2100      	movs	r1, #0
 8003a8e:	202d      	movs	r0, #45	; 0x2d
 8003a90:	f000 fd6b 	bl	800456a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8003a94:	202d      	movs	r0, #45	; 0x2d
 8003a96:	f000 fd82 	bl	800459e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8003a9a:	bf00      	nop
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	58000c00 	.word	0x58000c00

08003aa8 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	b096      	sub	sp, #88	; 0x58
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003ab0:	f107 0308 	add.w	r3, r7, #8
 8003ab4:	2250      	movs	r2, #80	; 0x50
 8003ab6:	2100      	movs	r1, #0
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f00a fff9 	bl	800eab0 <memset>
  if(hlptim->Instance==LPTIM1)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a11      	ldr	r2, [pc, #68]	; (8003b08 <HAL_LPTIM_MspInit+0x60>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d11a      	bne.n	8003afe <HAL_LPTIM_MspInit+0x56>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8003ac8:	2310      	movs	r3, #16
 8003aca:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_LSE;
 8003acc:	f04f 130c 	mov.w	r3, #786444	; 0xc000c
 8003ad0:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ad2:	f107 0308 	add.w	r3, r7, #8
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f004 f805 	bl	8007ae6 <HAL_RCCEx_PeriphCLKConfig>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d001      	beq.n	8003ae6 <HAL_LPTIM_MspInit+0x3e>
    {
      Error_Handler();
 8003ae2:	f7ff fee3 	bl	80038ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8003ae6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003aea:	f7ff ff27 	bl	800393c <LL_APB1_GRP1_EnableClock>
    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8003aee:	2200      	movs	r2, #0
 8003af0:	2100      	movs	r1, #0
 8003af2:	202f      	movs	r0, #47	; 0x2f
 8003af4:	f000 fd39 	bl	800456a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8003af8:	202f      	movs	r0, #47	; 0x2f
 8003afa:	f000 fd50 	bl	800459e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 8003afe:	bf00      	nop
 8003b00:	3758      	adds	r7, #88	; 0x58
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	40007c00 	.word	0x40007c00

08003b0c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b096      	sub	sp, #88	; 0x58
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003b14:	f107 0308 	add.w	r3, r7, #8
 8003b18:	2250      	movs	r2, #80	; 0x50
 8003b1a:	2100      	movs	r1, #0
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f00a ffc7 	bl	800eab0 <memset>
  if(hrtc->Instance==RTC)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4a12      	ldr	r2, [pc, #72]	; (8003b70 <HAL_RTC_MspInit+0x64>)
 8003b28:	4293      	cmp	r3, r2
 8003b2a:	d11d      	bne.n	8003b68 <HAL_RTC_MspInit+0x5c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003b2c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003b30:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003b32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b36:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b38:	f107 0308 	add.w	r3, r7, #8
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f003 ffd2 	bl	8007ae6 <HAL_RCCEx_PeriphCLKConfig>
 8003b42:	4603      	mov	r3, r0
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d001      	beq.n	8003b4c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8003b48:	f7ff feb0 	bl	80038ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003b4c:	f7ff feb3 	bl	80038b6 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003b50:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003b54:	f7ff fef2 	bl	800393c <LL_APB1_GRP1_EnableClock>
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 8003b58:	2200      	movs	r2, #0
 8003b5a:	2100      	movs	r1, #0
 8003b5c:	2003      	movs	r0, #3
 8003b5e:	f000 fd04 	bl	800456a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8003b62:	2003      	movs	r0, #3
 8003b64:	f000 fd1b 	bl	800459e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003b68:	bf00      	nop
 8003b6a:	3758      	adds	r7, #88	; 0x58
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}
 8003b70:	40002800 	.word	0x40002800

08003b74 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b088      	sub	sp, #32
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b7c:	f107 030c 	add.w	r3, r7, #12
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	605a      	str	r2, [r3, #4]
 8003b86:	609a      	str	r2, [r3, #8]
 8003b88:	60da      	str	r2, [r3, #12]
 8003b8a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a3c      	ldr	r2, [pc, #240]	; (8003c84 <HAL_SPI_MspInit+0x110>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d171      	bne.n	8003c7a <HAL_SPI_MspInit+0x106>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b96:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003b9a:	f7ff fee8 	bl	800396e <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b9e:	2001      	movs	r0, #1
 8003ba0:	f7ff fe9a 	bl	80038d8 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8003ba4:	23c2      	movs	r3, #194	; 0xc2
 8003ba6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ba8:	2302      	movs	r3, #2
 8003baa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bac:	2300      	movs	r3, #0
 8003bae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003bb4:	2305      	movs	r3, #5
 8003bb6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bb8:	f107 030c 	add.w	r3, r7, #12
 8003bbc:	4619      	mov	r1, r3
 8003bbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003bc2:	f001 f863 	bl	8004c8c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel1;
 8003bc6:	4b30      	ldr	r3, [pc, #192]	; (8003c88 <HAL_SPI_MspInit+0x114>)
 8003bc8:	4a30      	ldr	r2, [pc, #192]	; (8003c8c <HAL_SPI_MspInit+0x118>)
 8003bca:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8003bcc:	4b2e      	ldr	r3, [pc, #184]	; (8003c88 <HAL_SPI_MspInit+0x114>)
 8003bce:	2206      	movs	r2, #6
 8003bd0:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003bd2:	4b2d      	ldr	r3, [pc, #180]	; (8003c88 <HAL_SPI_MspInit+0x114>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bd8:	4b2b      	ldr	r3, [pc, #172]	; (8003c88 <HAL_SPI_MspInit+0x114>)
 8003bda:	2200      	movs	r2, #0
 8003bdc:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003bde:	4b2a      	ldr	r3, [pc, #168]	; (8003c88 <HAL_SPI_MspInit+0x114>)
 8003be0:	2280      	movs	r2, #128	; 0x80
 8003be2:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003be4:	4b28      	ldr	r3, [pc, #160]	; (8003c88 <HAL_SPI_MspInit+0x114>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bea:	4b27      	ldr	r3, [pc, #156]	; (8003c88 <HAL_SPI_MspInit+0x114>)
 8003bec:	2200      	movs	r2, #0
 8003bee:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003bf0:	4b25      	ldr	r3, [pc, #148]	; (8003c88 <HAL_SPI_MspInit+0x114>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003bf6:	4b24      	ldr	r3, [pc, #144]	; (8003c88 <HAL_SPI_MspInit+0x114>)
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003bfc:	4822      	ldr	r0, [pc, #136]	; (8003c88 <HAL_SPI_MspInit+0x114>)
 8003bfe:	f000 fd13 	bl	8004628 <HAL_DMA_Init>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d001      	beq.n	8003c0c <HAL_SPI_MspInit+0x98>
    {
      Error_Handler();
 8003c08:	f7ff fe50 	bl	80038ac <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	4a1e      	ldr	r2, [pc, #120]	; (8003c88 <HAL_SPI_MspInit+0x114>)
 8003c10:	659a      	str	r2, [r3, #88]	; 0x58
 8003c12:	4a1d      	ldr	r2, [pc, #116]	; (8003c88 <HAL_SPI_MspInit+0x114>)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel2;
 8003c18:	4b1d      	ldr	r3, [pc, #116]	; (8003c90 <HAL_SPI_MspInit+0x11c>)
 8003c1a:	4a1e      	ldr	r2, [pc, #120]	; (8003c94 <HAL_SPI_MspInit+0x120>)
 8003c1c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8003c1e:	4b1c      	ldr	r3, [pc, #112]	; (8003c90 <HAL_SPI_MspInit+0x11c>)
 8003c20:	2207      	movs	r2, #7
 8003c22:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c24:	4b1a      	ldr	r3, [pc, #104]	; (8003c90 <HAL_SPI_MspInit+0x11c>)
 8003c26:	2210      	movs	r2, #16
 8003c28:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c2a:	4b19      	ldr	r3, [pc, #100]	; (8003c90 <HAL_SPI_MspInit+0x11c>)
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c30:	4b17      	ldr	r3, [pc, #92]	; (8003c90 <HAL_SPI_MspInit+0x11c>)
 8003c32:	2280      	movs	r2, #128	; 0x80
 8003c34:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c36:	4b16      	ldr	r3, [pc, #88]	; (8003c90 <HAL_SPI_MspInit+0x11c>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c3c:	4b14      	ldr	r3, [pc, #80]	; (8003c90 <HAL_SPI_MspInit+0x11c>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003c42:	4b13      	ldr	r3, [pc, #76]	; (8003c90 <HAL_SPI_MspInit+0x11c>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003c48:	4b11      	ldr	r3, [pc, #68]	; (8003c90 <HAL_SPI_MspInit+0x11c>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003c4e:	4810      	ldr	r0, [pc, #64]	; (8003c90 <HAL_SPI_MspInit+0x11c>)
 8003c50:	f000 fcea 	bl	8004628 <HAL_DMA_Init>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <HAL_SPI_MspInit+0xea>
    {
      Error_Handler();
 8003c5a:	f7ff fe27 	bl	80038ac <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a0b      	ldr	r2, [pc, #44]	; (8003c90 <HAL_SPI_MspInit+0x11c>)
 8003c62:	655a      	str	r2, [r3, #84]	; 0x54
 8003c64:	4a0a      	ldr	r2, [pc, #40]	; (8003c90 <HAL_SPI_MspInit+0x11c>)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	2022      	movs	r0, #34	; 0x22
 8003c70:	f000 fc7b 	bl	800456a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003c74:	2022      	movs	r0, #34	; 0x22
 8003c76:	f000 fc92 	bl	800459e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003c7a:	bf00      	nop
 8003c7c:	3720      	adds	r7, #32
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
 8003c82:	bf00      	nop
 8003c84:	40013000 	.word	0x40013000
 8003c88:	20000cd4 	.word	0x20000cd4
 8003c8c:	40020008 	.word	0x40020008
 8003c90:	20000d34 	.word	0x20000d34
 8003c94:	4002001c 	.word	0x4002001c

08003c98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b09c      	sub	sp, #112	; 0x70
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ca0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	601a      	str	r2, [r3, #0]
 8003ca8:	605a      	str	r2, [r3, #4]
 8003caa:	609a      	str	r2, [r3, #8]
 8003cac:	60da      	str	r2, [r3, #12]
 8003cae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003cb0:	f107 030c 	add.w	r3, r7, #12
 8003cb4:	2250      	movs	r2, #80	; 0x50
 8003cb6:	2100      	movs	r1, #0
 8003cb8:	4618      	mov	r0, r3
 8003cba:	f00a fef9 	bl	800eab0 <memset>
  if(huart->Instance==USART1)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a43      	ldr	r2, [pc, #268]	; (8003dd0 <HAL_UART_MspInit+0x138>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d17f      	bne.n	8003dc8 <HAL_UART_MspInit+0x130>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003cd0:	f107 030c 	add.w	r3, r7, #12
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f003 ff06 	bl	8007ae6 <HAL_RCCEx_PeriphCLKConfig>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003ce0:	f7ff fde4 	bl	80038ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003ce4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003ce8:	f7ff fe41 	bl	800396e <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cec:	2002      	movs	r0, #2
 8003cee:	f7ff fdf3 	bl	80038d8 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8003cf2:	23c0      	movs	r3, #192	; 0xc0
 8003cf4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cf6:	2302      	movs	r3, #2
 8003cf8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003d02:	2307      	movs	r3, #7
 8003d04:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d06:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003d0a:	4619      	mov	r1, r3
 8003d0c:	4831      	ldr	r0, [pc, #196]	; (8003dd4 <HAL_UART_MspInit+0x13c>)
 8003d0e:	f000 ffbd 	bl	8004c8c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8003d12:	4b31      	ldr	r3, [pc, #196]	; (8003dd8 <HAL_UART_MspInit+0x140>)
 8003d14:	4a31      	ldr	r2, [pc, #196]	; (8003ddc <HAL_UART_MspInit+0x144>)
 8003d16:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003d18:	4b2f      	ldr	r3, [pc, #188]	; (8003dd8 <HAL_UART_MspInit+0x140>)
 8003d1a:	220e      	movs	r2, #14
 8003d1c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d1e:	4b2e      	ldr	r3, [pc, #184]	; (8003dd8 <HAL_UART_MspInit+0x140>)
 8003d20:	2200      	movs	r2, #0
 8003d22:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d24:	4b2c      	ldr	r3, [pc, #176]	; (8003dd8 <HAL_UART_MspInit+0x140>)
 8003d26:	2200      	movs	r2, #0
 8003d28:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003d2a:	4b2b      	ldr	r3, [pc, #172]	; (8003dd8 <HAL_UART_MspInit+0x140>)
 8003d2c:	2280      	movs	r2, #128	; 0x80
 8003d2e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d30:	4b29      	ldr	r3, [pc, #164]	; (8003dd8 <HAL_UART_MspInit+0x140>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d36:	4b28      	ldr	r3, [pc, #160]	; (8003dd8 <HAL_UART_MspInit+0x140>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003d3c:	4b26      	ldr	r3, [pc, #152]	; (8003dd8 <HAL_UART_MspInit+0x140>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003d42:	4b25      	ldr	r3, [pc, #148]	; (8003dd8 <HAL_UART_MspInit+0x140>)
 8003d44:	2200      	movs	r2, #0
 8003d46:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003d48:	4823      	ldr	r0, [pc, #140]	; (8003dd8 <HAL_UART_MspInit+0x140>)
 8003d4a:	f000 fc6d 	bl	8004628 <HAL_DMA_Init>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d001      	beq.n	8003d58 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8003d54:	f7ff fdaa 	bl	80038ac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a1f      	ldr	r2, [pc, #124]	; (8003dd8 <HAL_UART_MspInit+0x140>)
 8003d5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8003d60:	4a1d      	ldr	r2, [pc, #116]	; (8003dd8 <HAL_UART_MspInit+0x140>)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8003d66:	4b1e      	ldr	r3, [pc, #120]	; (8003de0 <HAL_UART_MspInit+0x148>)
 8003d68:	4a1e      	ldr	r2, [pc, #120]	; (8003de4 <HAL_UART_MspInit+0x14c>)
 8003d6a:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003d6c:	4b1c      	ldr	r3, [pc, #112]	; (8003de0 <HAL_UART_MspInit+0x148>)
 8003d6e:	220f      	movs	r2, #15
 8003d70:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d72:	4b1b      	ldr	r3, [pc, #108]	; (8003de0 <HAL_UART_MspInit+0x148>)
 8003d74:	2210      	movs	r2, #16
 8003d76:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d78:	4b19      	ldr	r3, [pc, #100]	; (8003de0 <HAL_UART_MspInit+0x148>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003d7e:	4b18      	ldr	r3, [pc, #96]	; (8003de0 <HAL_UART_MspInit+0x148>)
 8003d80:	2280      	movs	r2, #128	; 0x80
 8003d82:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d84:	4b16      	ldr	r3, [pc, #88]	; (8003de0 <HAL_UART_MspInit+0x148>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d8a:	4b15      	ldr	r3, [pc, #84]	; (8003de0 <HAL_UART_MspInit+0x148>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003d90:	4b13      	ldr	r3, [pc, #76]	; (8003de0 <HAL_UART_MspInit+0x148>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003d96:	4b12      	ldr	r3, [pc, #72]	; (8003de0 <HAL_UART_MspInit+0x148>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003d9c:	4810      	ldr	r0, [pc, #64]	; (8003de0 <HAL_UART_MspInit+0x148>)
 8003d9e:	f000 fc43 	bl	8004628 <HAL_DMA_Init>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d001      	beq.n	8003dac <HAL_UART_MspInit+0x114>
    {
      Error_Handler();
 8003da8:	f7ff fd80 	bl	80038ac <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a0c      	ldr	r2, [pc, #48]	; (8003de0 <HAL_UART_MspInit+0x148>)
 8003db0:	67da      	str	r2, [r3, #124]	; 0x7c
 8003db2:	4a0b      	ldr	r2, [pc, #44]	; (8003de0 <HAL_UART_MspInit+0x148>)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003db8:	2200      	movs	r2, #0
 8003dba:	2100      	movs	r1, #0
 8003dbc:	2024      	movs	r0, #36	; 0x24
 8003dbe:	f000 fbd4 	bl	800456a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003dc2:	2024      	movs	r0, #36	; 0x24
 8003dc4:	f000 fbeb 	bl	800459e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003dc8:	bf00      	nop
 8003dca:	3770      	adds	r7, #112	; 0x70
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	40013800 	.word	0x40013800
 8003dd4:	48000400 	.word	0x48000400
 8003dd8:	20000e28 	.word	0x20000e28
 8003ddc:	40020030 	.word	0x40020030
 8003de0:	20000e88 	.word	0x20000e88
 8003de4:	40020044 	.word	0x40020044

08003de8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003de8:	b480      	push	{r7}
 8003dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003dec:	e7fe      	b.n	8003dec <NMI_Handler+0x4>

08003dee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003dee:	b480      	push	{r7}
 8003df0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003df2:	e7fe      	b.n	8003df2 <HardFault_Handler+0x4>

08003df4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003df4:	b480      	push	{r7}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003df8:	e7fe      	b.n	8003df8 <MemManage_Handler+0x4>

08003dfa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003dfe:	e7fe      	b.n	8003dfe <BusFault_Handler+0x4>

08003e00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e04:	e7fe      	b.n	8003e04 <UsageFault_Handler+0x4>

08003e06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e06:	b480      	push	{r7}
 8003e08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e0a:	bf00      	nop
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e18:	bf00      	nop
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003e22:	b480      	push	{r7}
 8003e24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003e26:	bf00      	nop
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e34:	f000 fa1a 	bl	800426c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e38:	bf00      	nop
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 19.
  */
void RTC_WKUP_IRQHandler(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8003e40:	f7fe fecc 	bl	8002bdc <HW_TS_RTC_Wakeup_Handler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8003e44:	bf00      	nop
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003e4c:	4802      	ldr	r0, [pc, #8]	; (8003e58 <DMA1_Channel1_IRQHandler+0x10>)
 8003e4e:	f000 fdcc 	bl	80049ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003e52:	bf00      	nop
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	20000cd4 	.word	0x20000cd4

08003e5c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003e60:	4802      	ldr	r0, [pc, #8]	; (8003e6c <DMA1_Channel2_IRQHandler+0x10>)
 8003e62:	f000 fdc2 	bl	80049ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003e66:	bf00      	nop
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	20000d34 	.word	0x20000d34

08003e70 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003e74:	4802      	ldr	r0, [pc, #8]	; (8003e80 <DMA1_Channel3_IRQHandler+0x10>)
 8003e76:	f000 fdb8 	bl	80049ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003e7a:	bf00      	nop
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	20000e28 	.word	0x20000e28

08003e84 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003e88:	4802      	ldr	r0, [pc, #8]	; (8003e94 <DMA1_Channel4_IRQHandler+0x10>)
 8003e8a:	f000 fdae 	bl	80049ea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003e8e:	bf00      	nop
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	20000e88 	.word	0x20000e88

08003e98 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003e9c:	4802      	ldr	r0, [pc, #8]	; (8003ea8 <I2C1_EV_IRQHandler+0x10>)
 8003e9e:	f001 fb5f 	bl	8005560 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003ea2:	bf00      	nop
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	20000b84 	.word	0x20000b84

08003eac <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003eb0:	4802      	ldr	r0, [pc, #8]	; (8003ebc <SPI1_IRQHandler+0x10>)
 8003eb2:	f004 ffaf 	bl	8008e14 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003eb6:	bf00      	nop
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	20000c70 	.word	0x20000c70

08003ec0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003ec4:	4802      	ldr	r0, [pc, #8]	; (8003ed0 <USART1_IRQHandler+0x10>)
 8003ec6:	f005 fb71 	bl	80095ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003eca:	bf00      	nop
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	20000d94 	.word	0x20000d94

08003ed4 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003ed8:	f00a f9ee 	bl	800e2b8 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8003edc:	bf00      	nop
 8003ede:	bd80      	pop	{r7, pc}

08003ee0 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8003ee4:	f00a fa20 	bl	800e328 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003ee8:	bf00      	nop
 8003eea:	bd80      	pop	{r7, pc}

08003eec <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003ef0:	f001 f854 	bl	8004f9c <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8003ef4:	bf00      	nop
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8003efc:	4802      	ldr	r0, [pc, #8]	; (8003f08 <LPTIM1_IRQHandler+0x10>)
 8003efe:	f002 f8bb 	bl	8006078 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 8003f02:	bf00      	nop
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	20000c14 	.word	0x20000c14

08003f0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  return 1;
 8003f10:	2301      	movs	r3, #1
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr

08003f1c <_kill>:

int _kill(int pid, int sig)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f26:	f00a fd8b 	bl	800ea40 <__errno>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2216      	movs	r2, #22
 8003f2e:	601a      	str	r2, [r3, #0]
  return -1;
 8003f30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	3708      	adds	r7, #8
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	bd80      	pop	{r7, pc}

08003f3c <_exit>:

void _exit (int status)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b082      	sub	sp, #8
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003f44:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f7ff ffe7 	bl	8003f1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8003f4e:	e7fe      	b.n	8003f4e <_exit+0x12>

08003f50 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b086      	sub	sp, #24
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	617b      	str	r3, [r7, #20]
 8003f60:	e00a      	b.n	8003f78 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003f62:	f3af 8000 	nop.w
 8003f66:	4601      	mov	r1, r0
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	1c5a      	adds	r2, r3, #1
 8003f6c:	60ba      	str	r2, [r7, #8]
 8003f6e:	b2ca      	uxtb	r2, r1
 8003f70:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	3301      	adds	r3, #1
 8003f76:	617b      	str	r3, [r7, #20]
 8003f78:	697a      	ldr	r2, [r7, #20]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	dbf0      	blt.n	8003f62 <_read+0x12>
  }

  return len;
 8003f80:	687b      	ldr	r3, [r7, #4]
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3718      	adds	r7, #24
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <_close>:
  }
  return len;
}

int _close(int file)
{
 8003f8a:	b480      	push	{r7}
 8003f8c:	b083      	sub	sp, #12
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003f92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	370c      	adds	r7, #12
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa0:	4770      	bx	lr

08003fa2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003fa2:	b480      	push	{r7}
 8003fa4:	b083      	sub	sp, #12
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
 8003faa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003fb2:	605a      	str	r2, [r3, #4]
  return 0;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr

08003fc2 <_isatty>:

int _isatty(int file)
{
 8003fc2:	b480      	push	{r7}
 8003fc4:	b083      	sub	sp, #12
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003fca:	2301      	movs	r3, #1
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	370c      	adds	r7, #12
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd6:	4770      	bx	lr

08003fd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3714      	adds	r7, #20
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr
	...

08003ff4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b086      	sub	sp, #24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ffc:	4a14      	ldr	r2, [pc, #80]	; (8004050 <_sbrk+0x5c>)
 8003ffe:	4b15      	ldr	r3, [pc, #84]	; (8004054 <_sbrk+0x60>)
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004008:	4b13      	ldr	r3, [pc, #76]	; (8004058 <_sbrk+0x64>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d102      	bne.n	8004016 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004010:	4b11      	ldr	r3, [pc, #68]	; (8004058 <_sbrk+0x64>)
 8004012:	4a12      	ldr	r2, [pc, #72]	; (800405c <_sbrk+0x68>)
 8004014:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004016:	4b10      	ldr	r3, [pc, #64]	; (8004058 <_sbrk+0x64>)
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4413      	add	r3, r2
 800401e:	693a      	ldr	r2, [r7, #16]
 8004020:	429a      	cmp	r2, r3
 8004022:	d207      	bcs.n	8004034 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004024:	f00a fd0c 	bl	800ea40 <__errno>
 8004028:	4603      	mov	r3, r0
 800402a:	220c      	movs	r2, #12
 800402c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800402e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004032:	e009      	b.n	8004048 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004034:	4b08      	ldr	r3, [pc, #32]	; (8004058 <_sbrk+0x64>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800403a:	4b07      	ldr	r3, [pc, #28]	; (8004058 <_sbrk+0x64>)
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4413      	add	r3, r2
 8004042:	4a05      	ldr	r2, [pc, #20]	; (8004058 <_sbrk+0x64>)
 8004044:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004046:	68fb      	ldr	r3, [r7, #12]
}
 8004048:	4618      	mov	r0, r3
 800404a:	3718      	adds	r7, #24
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	20030000 	.word	0x20030000
 8004054:	00000400 	.word	0x00000400
 8004058:	20001168 	.word	0x20001168
 800405c:	20002350 	.word	0x20002350

08004060 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004060:	b480      	push	{r7}
 8004062:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8004064:	4b24      	ldr	r3, [pc, #144]	; (80040f8 <SystemInit+0x98>)
 8004066:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800406a:	4a23      	ldr	r2, [pc, #140]	; (80040f8 <SystemInit+0x98>)
 800406c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004070:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004074:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800407e:	f043 0301 	orr.w	r3, r3, #1
 8004082:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8004084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004088:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 800408c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 800408e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004092:	681a      	ldr	r2, [r3, #0]
 8004094:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004098:	4b18      	ldr	r3, [pc, #96]	; (80040fc <SystemInit+0x9c>)
 800409a:	4013      	ands	r3, r2
 800409c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 800409e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80040aa:	f023 0305 	bic.w	r3, r3, #5
 80040ae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80040b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040ba:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80040be:	f023 0301 	bic.w	r3, r3, #1
 80040c2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80040c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040ca:	4a0d      	ldr	r2, [pc, #52]	; (8004100 <SystemInit+0xa0>)
 80040cc:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80040ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040d2:	4a0b      	ldr	r2, [pc, #44]	; (8004100 <SystemInit+0xa0>)
 80040d4:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80040d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80040e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040e4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80040e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040ea:	2200      	movs	r2, #0
 80040ec:	619a      	str	r2, [r3, #24]
}
 80040ee:	bf00      	nop
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr
 80040f8:	e000ed00 	.word	0xe000ed00
 80040fc:	faf6fefb 	.word	0xfaf6fefb
 8004100:	22041000 	.word	0x22041000

08004104 <CopyDataInit>:
 8004104:	58d4      	ldr	r4, [r2, r3]
 8004106:	50c4      	str	r4, [r0, r3]
 8004108:	3304      	adds	r3, #4

0800410a <LoopCopyDataInit>:
 800410a:	18c4      	adds	r4, r0, r3
 800410c:	428c      	cmp	r4, r1
 800410e:	d3f9      	bcc.n	8004104 <CopyDataInit>
 8004110:	4770      	bx	lr

08004112 <FillZerobss>:
 8004112:	6003      	str	r3, [r0, #0]
 8004114:	3004      	adds	r0, #4

08004116 <LoopFillZerobss>:
 8004116:	4288      	cmp	r0, r1
 8004118:	d3fb      	bcc.n	8004112 <FillZerobss>
 800411a:	4770      	bx	lr

0800411c <Reset_Handler>:
 800411c:	480c      	ldr	r0, [pc, #48]	; (8004150 <LoopForever+0x2>)
 800411e:	4685      	mov	sp, r0
 8004120:	f7ff ff9e 	bl	8004060 <SystemInit>
 8004124:	480b      	ldr	r0, [pc, #44]	; (8004154 <LoopForever+0x6>)
 8004126:	490c      	ldr	r1, [pc, #48]	; (8004158 <LoopForever+0xa>)
 8004128:	4a0c      	ldr	r2, [pc, #48]	; (800415c <LoopForever+0xe>)
 800412a:	2300      	movs	r3, #0
 800412c:	f7ff ffed 	bl	800410a <LoopCopyDataInit>
 8004130:	480b      	ldr	r0, [pc, #44]	; (8004160 <LoopForever+0x12>)
 8004132:	490c      	ldr	r1, [pc, #48]	; (8004164 <LoopForever+0x16>)
 8004134:	4a0c      	ldr	r2, [pc, #48]	; (8004168 <LoopForever+0x1a>)
 8004136:	2300      	movs	r3, #0
 8004138:	f7ff ffe7 	bl	800410a <LoopCopyDataInit>
 800413c:	480b      	ldr	r0, [pc, #44]	; (800416c <LoopForever+0x1e>)
 800413e:	490c      	ldr	r1, [pc, #48]	; (8004170 <LoopForever+0x22>)
 8004140:	2300      	movs	r3, #0
 8004142:	f7ff ffe8 	bl	8004116 <LoopFillZerobss>
 8004146:	f00a fc81 	bl	800ea4c <__libc_init_array>
 800414a:	f7ff f8ad 	bl	80032a8 <main>

0800414e <LoopForever>:
 800414e:	e7fe      	b.n	800414e <LoopForever>
 8004150:	20030000 	.word	0x20030000
 8004154:	20000008 	.word	0x20000008
 8004158:	200001f4 	.word	0x200001f4
 800415c:	080130ac 	.word	0x080130ac
 8004160:	200301e3 	.word	0x200301e3
 8004164:	200301e3 	.word	0x200301e3
 8004168:	08013b61 	.word	0x08013b61
 800416c:	20000ac4 	.word	0x20000ac4
 8004170:	2000234c 	.word	0x2000234c

08004174 <ADC1_IRQHandler>:
 8004174:	e7fe      	b.n	8004174 <ADC1_IRQHandler>
	...

08004178 <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800417c:	4b05      	ldr	r3, [pc, #20]	; (8004194 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	4a04      	ldr	r2, [pc, #16]	; (8004194 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8004182:	f043 0301 	orr.w	r3, r3, #1
 8004186:	6053      	str	r3, [r2, #4]
}
 8004188:	bf00      	nop
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	e0042000 	.word	0xe0042000

08004198 <LL_DBGMCU_EnableDBGStopMode>:
  * @brief  Enable the Debug Module during STOP mode
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 8004198:	b480      	push	{r7}
 800419a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800419c:	4b05      	ldr	r3, [pc, #20]	; (80041b4 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	4a04      	ldr	r2, [pc, #16]	; (80041b4 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 80041a2:	f043 0302 	orr.w	r3, r3, #2
 80041a6:	6053      	str	r3, [r2, #4]
}
 80041a8:	bf00      	nop
 80041aa:	46bd      	mov	sp, r7
 80041ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b0:	4770      	bx	lr
 80041b2:	bf00      	nop
 80041b4:	e0042000 	.word	0xe0042000

080041b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b082      	sub	sp, #8
 80041bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80041be:	2300      	movs	r3, #0
 80041c0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041c2:	4b0c      	ldr	r3, [pc, #48]	; (80041f4 <HAL_Init+0x3c>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a0b      	ldr	r2, [pc, #44]	; (80041f4 <HAL_Init+0x3c>)
 80041c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041cc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80041ce:	2003      	movs	r0, #3
 80041d0:	f000 f9c0 	bl	8004554 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80041d4:	2000      	movs	r0, #0
 80041d6:	f000 f80f 	bl	80041f8 <HAL_InitTick>
 80041da:	4603      	mov	r3, r0
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d002      	beq.n	80041e6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	71fb      	strb	r3, [r7, #7]
 80041e4:	e001      	b.n	80041ea <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80041e6:	f7ff fbdb 	bl	80039a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80041ea:	79fb      	ldrb	r3, [r7, #7]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3708      	adds	r7, #8
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	58004000 	.word	0x58004000

080041f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b084      	sub	sp, #16
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004200:	2300      	movs	r3, #0
 8004202:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8004204:	4b17      	ldr	r3, [pc, #92]	; (8004264 <HAL_InitTick+0x6c>)
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d024      	beq.n	8004256 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800420c:	f003 f9da 	bl	80075c4 <HAL_RCC_GetHCLKFreq>
 8004210:	4602      	mov	r2, r0
 8004212:	4b14      	ldr	r3, [pc, #80]	; (8004264 <HAL_InitTick+0x6c>)
 8004214:	781b      	ldrb	r3, [r3, #0]
 8004216:	4619      	mov	r1, r3
 8004218:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800421c:	fbb3 f3f1 	udiv	r3, r3, r1
 8004220:	fbb2 f3f3 	udiv	r3, r2, r3
 8004224:	4618      	mov	r0, r3
 8004226:	f000 f9d6 	bl	80045d6 <HAL_SYSTICK_Config>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10f      	bne.n	8004250 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2b0f      	cmp	r3, #15
 8004234:	d809      	bhi.n	800424a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004236:	2200      	movs	r2, #0
 8004238:	6879      	ldr	r1, [r7, #4]
 800423a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800423e:	f000 f994 	bl	800456a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004242:	4a09      	ldr	r2, [pc, #36]	; (8004268 <HAL_InitTick+0x70>)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6013      	str	r3, [r2, #0]
 8004248:	e007      	b.n	800425a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	73fb      	strb	r3, [r7, #15]
 800424e:	e004      	b.n	800425a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	73fb      	strb	r3, [r7, #15]
 8004254:	e001      	b.n	800425a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800425a:	7bfb      	ldrb	r3, [r7, #15]
}
 800425c:	4618      	mov	r0, r3
 800425e:	3710      	adds	r7, #16
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}
 8004264:	20000010 	.word	0x20000010
 8004268:	2000000c 	.word	0x2000000c

0800426c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800426c:	b480      	push	{r7}
 800426e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004270:	4b06      	ldr	r3, [pc, #24]	; (800428c <HAL_IncTick+0x20>)
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	461a      	mov	r2, r3
 8004276:	4b06      	ldr	r3, [pc, #24]	; (8004290 <HAL_IncTick+0x24>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4413      	add	r3, r2
 800427c:	4a04      	ldr	r2, [pc, #16]	; (8004290 <HAL_IncTick+0x24>)
 800427e:	6013      	str	r3, [r2, #0]
}
 8004280:	bf00      	nop
 8004282:	46bd      	mov	sp, r7
 8004284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop
 800428c:	20000010 	.word	0x20000010
 8004290:	2000116c 	.word	0x2000116c

08004294 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004294:	b480      	push	{r7}
 8004296:	af00      	add	r7, sp, #0
  return uwTick;
 8004298:	4b03      	ldr	r3, [pc, #12]	; (80042a8 <HAL_GetTick+0x14>)
 800429a:	681b      	ldr	r3, [r3, #0]
}
 800429c:	4618      	mov	r0, r3
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	2000116c 	.word	0x2000116c

080042ac <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80042ac:	b480      	push	{r7}
 80042ae:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80042b0:	4b03      	ldr	r3, [pc, #12]	; (80042c0 <HAL_GetTickPrio+0x14>)
 80042b2:	681b      	ldr	r3, [r3, #0]
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop
 80042c0:	2000000c 	.word	0x2000000c

080042c4 <HAL_GetTickFreq>:
/**
  * @brief Return tick frequency.
  * @retval tick period in Hz
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 80042c4:	b480      	push	{r7}
 80042c6:	af00      	add	r7, sp, #0
  return uwTickFreq;
 80042c8:	4b03      	ldr	r3, [pc, #12]	; (80042d8 <HAL_GetTickFreq+0x14>)
 80042ca:	781b      	ldrb	r3, [r3, #0]
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	46bd      	mov	sp, r7
 80042d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d4:	4770      	bx	lr
 80042d6:	bf00      	nop
 80042d8:	20000010 	.word	0x20000010

080042dc <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 80042e0:	f7ff ff4a 	bl	8004178 <LL_DBGMCU_EnableDBGSleepMode>
}
 80042e4:	bf00      	nop
 80042e6:	bd80      	pop	{r7, pc}

080042e8 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 80042ec:	f7ff ff54 	bl	8004198 <LL_DBGMCU_EnableDBGStopMode>
}
 80042f0:	bf00      	nop
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f003 0307 	and.w	r3, r3, #7
 8004302:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004304:	4b0c      	ldr	r3, [pc, #48]	; (8004338 <__NVIC_SetPriorityGrouping+0x44>)
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004310:	4013      	ands	r3, r2
 8004312:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800431c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004320:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004324:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004326:	4a04      	ldr	r2, [pc, #16]	; (8004338 <__NVIC_SetPriorityGrouping+0x44>)
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	60d3      	str	r3, [r2, #12]
}
 800432c:	bf00      	nop
 800432e:	3714      	adds	r7, #20
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr
 8004338:	e000ed00 	.word	0xe000ed00

0800433c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800433c:	b480      	push	{r7}
 800433e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004340:	4b04      	ldr	r3, [pc, #16]	; (8004354 <__NVIC_GetPriorityGrouping+0x18>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	0a1b      	lsrs	r3, r3, #8
 8004346:	f003 0307 	and.w	r3, r3, #7
}
 800434a:	4618      	mov	r0, r3
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr
 8004354:	e000ed00 	.word	0xe000ed00

08004358 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	4603      	mov	r3, r0
 8004360:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004366:	2b00      	cmp	r3, #0
 8004368:	db0b      	blt.n	8004382 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800436a:	79fb      	ldrb	r3, [r7, #7]
 800436c:	f003 021f 	and.w	r2, r3, #31
 8004370:	4907      	ldr	r1, [pc, #28]	; (8004390 <__NVIC_EnableIRQ+0x38>)
 8004372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004376:	095b      	lsrs	r3, r3, #5
 8004378:	2001      	movs	r0, #1
 800437a:	fa00 f202 	lsl.w	r2, r0, r2
 800437e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	e000e100 	.word	0xe000e100

08004394 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	4603      	mov	r3, r0
 800439c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800439e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	db12      	blt.n	80043cc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043a6:	79fb      	ldrb	r3, [r7, #7]
 80043a8:	f003 021f 	and.w	r2, r3, #31
 80043ac:	490a      	ldr	r1, [pc, #40]	; (80043d8 <__NVIC_DisableIRQ+0x44>)
 80043ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b2:	095b      	lsrs	r3, r3, #5
 80043b4:	2001      	movs	r0, #1
 80043b6:	fa00 f202 	lsl.w	r2, r0, r2
 80043ba:	3320      	adds	r3, #32
 80043bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80043c0:	f3bf 8f4f 	dsb	sy
}
 80043c4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80043c6:	f3bf 8f6f 	isb	sy
}
 80043ca:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80043cc:	bf00      	nop
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr
 80043d8:	e000e100 	.word	0xe000e100

080043dc <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80043dc:	b480      	push	{r7}
 80043de:	b083      	sub	sp, #12
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	4603      	mov	r3, r0
 80043e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	db0c      	blt.n	8004408 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043ee:	79fb      	ldrb	r3, [r7, #7]
 80043f0:	f003 021f 	and.w	r2, r3, #31
 80043f4:	4907      	ldr	r1, [pc, #28]	; (8004414 <__NVIC_SetPendingIRQ+0x38>)
 80043f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043fa:	095b      	lsrs	r3, r3, #5
 80043fc:	2001      	movs	r0, #1
 80043fe:	fa00 f202 	lsl.w	r2, r0, r2
 8004402:	3340      	adds	r3, #64	; 0x40
 8004404:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004408:	bf00      	nop
 800440a:	370c      	adds	r7, #12
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr
 8004414:	e000e100 	.word	0xe000e100

08004418 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8004418:	b480      	push	{r7}
 800441a:	b083      	sub	sp, #12
 800441c:	af00      	add	r7, sp, #0
 800441e:	4603      	mov	r3, r0
 8004420:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004426:	2b00      	cmp	r3, #0
 8004428:	db0c      	blt.n	8004444 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800442a:	79fb      	ldrb	r3, [r7, #7]
 800442c:	f003 021f 	and.w	r2, r3, #31
 8004430:	4907      	ldr	r1, [pc, #28]	; (8004450 <__NVIC_ClearPendingIRQ+0x38>)
 8004432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004436:	095b      	lsrs	r3, r3, #5
 8004438:	2001      	movs	r0, #1
 800443a:	fa00 f202 	lsl.w	r2, r0, r2
 800443e:	3360      	adds	r3, #96	; 0x60
 8004440:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004444:	bf00      	nop
 8004446:	370c      	adds	r7, #12
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr
 8004450:	e000e100 	.word	0xe000e100

08004454 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	4603      	mov	r3, r0
 800445c:	6039      	str	r1, [r7, #0]
 800445e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004464:	2b00      	cmp	r3, #0
 8004466:	db0a      	blt.n	800447e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	b2da      	uxtb	r2, r3
 800446c:	490c      	ldr	r1, [pc, #48]	; (80044a0 <__NVIC_SetPriority+0x4c>)
 800446e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004472:	0112      	lsls	r2, r2, #4
 8004474:	b2d2      	uxtb	r2, r2
 8004476:	440b      	add	r3, r1
 8004478:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800447c:	e00a      	b.n	8004494 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	b2da      	uxtb	r2, r3
 8004482:	4908      	ldr	r1, [pc, #32]	; (80044a4 <__NVIC_SetPriority+0x50>)
 8004484:	79fb      	ldrb	r3, [r7, #7]
 8004486:	f003 030f 	and.w	r3, r3, #15
 800448a:	3b04      	subs	r3, #4
 800448c:	0112      	lsls	r2, r2, #4
 800448e:	b2d2      	uxtb	r2, r2
 8004490:	440b      	add	r3, r1
 8004492:	761a      	strb	r2, [r3, #24]
}
 8004494:	bf00      	nop
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	e000e100 	.word	0xe000e100
 80044a4:	e000ed00 	.word	0xe000ed00

080044a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b089      	sub	sp, #36	; 0x24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f003 0307 	and.w	r3, r3, #7
 80044ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	f1c3 0307 	rsb	r3, r3, #7
 80044c2:	2b04      	cmp	r3, #4
 80044c4:	bf28      	it	cs
 80044c6:	2304      	movcs	r3, #4
 80044c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	3304      	adds	r3, #4
 80044ce:	2b06      	cmp	r3, #6
 80044d0:	d902      	bls.n	80044d8 <NVIC_EncodePriority+0x30>
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	3b03      	subs	r3, #3
 80044d6:	e000      	b.n	80044da <NVIC_EncodePriority+0x32>
 80044d8:	2300      	movs	r3, #0
 80044da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	fa02 f303 	lsl.w	r3, r2, r3
 80044e6:	43da      	mvns	r2, r3
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	401a      	ands	r2, r3
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80044f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	fa01 f303 	lsl.w	r3, r1, r3
 80044fa:	43d9      	mvns	r1, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004500:	4313      	orrs	r3, r2
         );
}
 8004502:	4618      	mov	r0, r3
 8004504:	3724      	adds	r7, #36	; 0x24
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr
	...

08004510 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b082      	sub	sp, #8
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	3b01      	subs	r3, #1
 800451c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004520:	d301      	bcc.n	8004526 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004522:	2301      	movs	r3, #1
 8004524:	e00f      	b.n	8004546 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004526:	4a0a      	ldr	r2, [pc, #40]	; (8004550 <SysTick_Config+0x40>)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	3b01      	subs	r3, #1
 800452c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800452e:	210f      	movs	r1, #15
 8004530:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004534:	f7ff ff8e 	bl	8004454 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004538:	4b05      	ldr	r3, [pc, #20]	; (8004550 <SysTick_Config+0x40>)
 800453a:	2200      	movs	r2, #0
 800453c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800453e:	4b04      	ldr	r3, [pc, #16]	; (8004550 <SysTick_Config+0x40>)
 8004540:	2207      	movs	r2, #7
 8004542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004544:	2300      	movs	r3, #0
}
 8004546:	4618      	mov	r0, r3
 8004548:	3708      	adds	r7, #8
 800454a:	46bd      	mov	sp, r7
 800454c:	bd80      	pop	{r7, pc}
 800454e:	bf00      	nop
 8004550:	e000e010 	.word	0xe000e010

08004554 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b082      	sub	sp, #8
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800455c:	6878      	ldr	r0, [r7, #4]
 800455e:	f7ff fec9 	bl	80042f4 <__NVIC_SetPriorityGrouping>
}
 8004562:	bf00      	nop
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b086      	sub	sp, #24
 800456e:	af00      	add	r7, sp, #0
 8004570:	4603      	mov	r3, r0
 8004572:	60b9      	str	r1, [r7, #8]
 8004574:	607a      	str	r2, [r7, #4]
 8004576:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004578:	f7ff fee0 	bl	800433c <__NVIC_GetPriorityGrouping>
 800457c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	68b9      	ldr	r1, [r7, #8]
 8004582:	6978      	ldr	r0, [r7, #20]
 8004584:	f7ff ff90 	bl	80044a8 <NVIC_EncodePriority>
 8004588:	4602      	mov	r2, r0
 800458a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800458e:	4611      	mov	r1, r2
 8004590:	4618      	mov	r0, r3
 8004592:	f7ff ff5f 	bl	8004454 <__NVIC_SetPriority>
}
 8004596:	bf00      	nop
 8004598:	3718      	adds	r7, #24
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800459e:	b580      	push	{r7, lr}
 80045a0:	b082      	sub	sp, #8
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	4603      	mov	r3, r0
 80045a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ac:	4618      	mov	r0, r3
 80045ae:	f7ff fed3 	bl	8004358 <__NVIC_EnableIRQ>
}
 80045b2:	bf00      	nop
 80045b4:	3708      	adds	r7, #8
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}

080045ba <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b082      	sub	sp, #8
 80045be:	af00      	add	r7, sp, #0
 80045c0:	4603      	mov	r3, r0
 80045c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80045c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c8:	4618      	mov	r0, r3
 80045ca:	f7ff fee3 	bl	8004394 <__NVIC_DisableIRQ>
}
 80045ce:	bf00      	nop
 80045d0:	3708      	adds	r7, #8
 80045d2:	46bd      	mov	sp, r7
 80045d4:	bd80      	pop	{r7, pc}

080045d6 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045d6:	b580      	push	{r7, lr}
 80045d8:	b082      	sub	sp, #8
 80045da:	af00      	add	r7, sp, #0
 80045dc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7ff ff96 	bl	8004510 <SysTick_Config>
 80045e4:	4603      	mov	r3, r0
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	3708      	adds	r7, #8
 80045ea:	46bd      	mov	sp, r7
 80045ec:	bd80      	pop	{r7, pc}

080045ee <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80045ee:	b580      	push	{r7, lr}
 80045f0:	b082      	sub	sp, #8
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	4603      	mov	r3, r0
 80045f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80045f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045fc:	4618      	mov	r0, r3
 80045fe:	f7ff feed 	bl	80043dc <__NVIC_SetPendingIRQ>
}
 8004602:	bf00      	nop
 8004604:	3708      	adds	r7, #8
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}

0800460a <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800460a:	b580      	push	{r7, lr}
 800460c:	b082      	sub	sp, #8
 800460e:	af00      	add	r7, sp, #0
 8004610:	4603      	mov	r3, r0
 8004612:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8004614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004618:	4618      	mov	r0, r3
 800461a:	f7ff fefd 	bl	8004418 <__NVIC_ClearPendingIRQ>
}
 800461e:	bf00      	nop
 8004620:	3708      	adds	r7, #8
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
	...

08004628 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b084      	sub	sp, #16
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e08e      	b.n	8004758 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	461a      	mov	r2, r3
 8004640:	4b47      	ldr	r3, [pc, #284]	; (8004760 <HAL_DMA_Init+0x138>)
 8004642:	429a      	cmp	r2, r3
 8004644:	d80f      	bhi.n	8004666 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	461a      	mov	r2, r3
 800464c:	4b45      	ldr	r3, [pc, #276]	; (8004764 <HAL_DMA_Init+0x13c>)
 800464e:	4413      	add	r3, r2
 8004650:	4a45      	ldr	r2, [pc, #276]	; (8004768 <HAL_DMA_Init+0x140>)
 8004652:	fba2 2303 	umull	r2, r3, r2, r3
 8004656:	091b      	lsrs	r3, r3, #4
 8004658:	009a      	lsls	r2, r3, #2
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a42      	ldr	r2, [pc, #264]	; (800476c <HAL_DMA_Init+0x144>)
 8004662:	641a      	str	r2, [r3, #64]	; 0x40
 8004664:	e00e      	b.n	8004684 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	461a      	mov	r2, r3
 800466c:	4b40      	ldr	r3, [pc, #256]	; (8004770 <HAL_DMA_Init+0x148>)
 800466e:	4413      	add	r3, r2
 8004670:	4a3d      	ldr	r2, [pc, #244]	; (8004768 <HAL_DMA_Init+0x140>)
 8004672:	fba2 2303 	umull	r2, r3, r2, r3
 8004676:	091b      	lsrs	r3, r3, #4
 8004678:	009a      	lsls	r2, r3, #2
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a3c      	ldr	r2, [pc, #240]	; (8004774 <HAL_DMA_Init+0x14c>)
 8004682:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2202      	movs	r2, #2
 8004688:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800469a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800469e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80046a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	691b      	ldr	r3, [r3, #16]
 80046ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	699b      	ldr	r3, [r3, #24]
 80046ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80046c8:	68fa      	ldr	r2, [r7, #12]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 fa74 	bl	8004bc4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046e4:	d102      	bne.n	80046ec <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	685a      	ldr	r2, [r3, #4]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046f4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80046f8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004702:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d010      	beq.n	800472e <HAL_DMA_Init+0x106>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	2b04      	cmp	r3, #4
 8004712:	d80c      	bhi.n	800472e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 fa93 	bl	8004c40 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800471e:	2200      	movs	r2, #0
 8004720:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800472a:	605a      	str	r2, [r3, #4]
 800472c:	e008      	b.n	8004740 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2201      	movs	r2, #1
 800474a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2200      	movs	r2, #0
 8004752:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004756:	2300      	movs	r3, #0
}
 8004758:	4618      	mov	r0, r3
 800475a:	3710      	adds	r7, #16
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	40020407 	.word	0x40020407
 8004764:	bffdfff8 	.word	0xbffdfff8
 8004768:	cccccccd 	.word	0xcccccccd
 800476c:	40020000 	.word	0x40020000
 8004770:	bffdfbf8 	.word	0xbffdfbf8
 8004774:	40020400 	.word	0x40020400

08004778 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	60f8      	str	r0, [r7, #12]
 8004780:	60b9      	str	r1, [r7, #8]
 8004782:	607a      	str	r2, [r7, #4]
 8004784:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004786:	2300      	movs	r3, #0
 8004788:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004790:	2b01      	cmp	r3, #1
 8004792:	d101      	bne.n	8004798 <HAL_DMA_Start_IT+0x20>
 8004794:	2302      	movs	r3, #2
 8004796:	e066      	b.n	8004866 <HAL_DMA_Start_IT+0xee>
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d155      	bne.n	8004858 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2202      	movs	r2, #2
 80047b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f022 0201 	bic.w	r2, r2, #1
 80047c8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	687a      	ldr	r2, [r7, #4]
 80047ce:	68b9      	ldr	r1, [r7, #8]
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f000 f9b9 	bl	8004b48 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d008      	beq.n	80047f0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f042 020e 	orr.w	r2, r2, #14
 80047ec:	601a      	str	r2, [r3, #0]
 80047ee:	e00f      	b.n	8004810 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f022 0204 	bic.w	r2, r2, #4
 80047fe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f042 020a 	orr.w	r2, r2, #10
 800480e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d007      	beq.n	800482e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004828:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800482c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004832:	2b00      	cmp	r3, #0
 8004834:	d007      	beq.n	8004846 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004840:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004844:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 0201 	orr.w	r2, r2, #1
 8004854:	601a      	str	r2, [r3, #0]
 8004856:	e005      	b.n	8004864 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2200      	movs	r2, #0
 800485c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004860:	2302      	movs	r3, #2
 8004862:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004864:	7dfb      	ldrb	r3, [r7, #23]
}
 8004866:	4618      	mov	r0, r3
 8004868:	3718      	adds	r7, #24
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}

0800486e <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800486e:	b480      	push	{r7}
 8004870:	b083      	sub	sp, #12
 8004872:	af00      	add	r7, sp, #0
 8004874:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d101      	bne.n	8004880 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e04f      	b.n	8004920 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b02      	cmp	r3, #2
 800488a:	d008      	beq.n	800489e <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2204      	movs	r2, #4
 8004890:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e040      	b.n	8004920 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f022 020e 	bic.w	r2, r2, #14
 80048ac:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048bc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f022 0201 	bic.w	r2, r2, #1
 80048cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d2:	f003 021c 	and.w	r2, r3, #28
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048da:	2101      	movs	r1, #1
 80048dc:	fa01 f202 	lsl.w	r2, r1, r2
 80048e0:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80048ea:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00c      	beq.n	800490e <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004902:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800490c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b084      	sub	sp, #16
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004934:	2300      	movs	r3, #0
 8004936:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800493e:	b2db      	uxtb	r3, r3
 8004940:	2b02      	cmp	r3, #2
 8004942:	d005      	beq.n	8004950 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2204      	movs	r2, #4
 8004948:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	73fb      	strb	r3, [r7, #15]
 800494e:	e047      	b.n	80049e0 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f022 020e 	bic.w	r2, r2, #14
 800495e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f022 0201 	bic.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800497a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800497e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004984:	f003 021c 	and.w	r2, r3, #28
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498c:	2101      	movs	r1, #1
 800498e:	fa01 f202 	lsl.w	r2, r1, r2
 8004992:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800499c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00c      	beq.n	80049c0 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049b4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80049be:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d003      	beq.n	80049e0 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	4798      	blx	r3
    }
  }
  return status;
 80049e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	3710      	adds	r7, #16
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049ea:	b580      	push	{r7, lr}
 80049ec:	b084      	sub	sp, #16
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a06:	f003 031c 	and.w	r3, r3, #28
 8004a0a:	2204      	movs	r2, #4
 8004a0c:	409a      	lsls	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	4013      	ands	r3, r2
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d026      	beq.n	8004a64 <HAL_DMA_IRQHandler+0x7a>
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	f003 0304 	and.w	r3, r3, #4
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d021      	beq.n	8004a64 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0320 	and.w	r3, r3, #32
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d107      	bne.n	8004a3e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f022 0204 	bic.w	r2, r2, #4
 8004a3c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a42:	f003 021c 	and.w	r2, r3, #28
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a4a:	2104      	movs	r1, #4
 8004a4c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a50:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d071      	beq.n	8004b3e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5e:	6878      	ldr	r0, [r7, #4]
 8004a60:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004a62:	e06c      	b.n	8004b3e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a68:	f003 031c 	and.w	r3, r3, #28
 8004a6c:	2202      	movs	r2, #2
 8004a6e:	409a      	lsls	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	4013      	ands	r3, r2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d02e      	beq.n	8004ad6 <HAL_DMA_IRQHandler+0xec>
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d029      	beq.n	8004ad6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0320 	and.w	r3, r3, #32
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d10b      	bne.n	8004aa8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f022 020a 	bic.w	r2, r2, #10
 8004a9e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aac:	f003 021c 	and.w	r2, r3, #28
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab4:	2102      	movs	r1, #2
 8004ab6:	fa01 f202 	lsl.w	r2, r1, r2
 8004aba:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d038      	beq.n	8004b3e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004ad4:	e033      	b.n	8004b3e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ada:	f003 031c 	and.w	r3, r3, #28
 8004ade:	2208      	movs	r2, #8
 8004ae0:	409a      	lsls	r2, r3
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d02a      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x156>
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	f003 0308 	and.w	r3, r3, #8
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d025      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f022 020e 	bic.w	r2, r2, #14
 8004b02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b08:	f003 021c 	and.w	r2, r3, #28
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b10:	2101      	movs	r1, #1
 8004b12:	fa01 f202 	lsl.w	r2, r1, r2
 8004b16:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2201      	movs	r2, #1
 8004b22:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d004      	beq.n	8004b40 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004b3e:	bf00      	nop
 8004b40:	bf00      	nop
}
 8004b42:	3710      	adds	r7, #16
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b085      	sub	sp, #20
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	60b9      	str	r1, [r7, #8]
 8004b52:	607a      	str	r2, [r7, #4]
 8004b54:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004b5e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d004      	beq.n	8004b72 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004b70:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b76:	f003 021c 	and.w	r2, r3, #28
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7e:	2101      	movs	r1, #1
 8004b80:	fa01 f202 	lsl.w	r2, r1, r2
 8004b84:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	683a      	ldr	r2, [r7, #0]
 8004b8c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	2b10      	cmp	r3, #16
 8004b94:	d108      	bne.n	8004ba8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	68ba      	ldr	r2, [r7, #8]
 8004ba4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004ba6:	e007      	b.n	8004bb8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	68ba      	ldr	r2, [r7, #8]
 8004bae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	60da      	str	r2, [r3, #12]
}
 8004bb8:	bf00      	nop
 8004bba:	3714      	adds	r7, #20
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	461a      	mov	r2, r3
 8004bd2:	4b17      	ldr	r3, [pc, #92]	; (8004c30 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d80a      	bhi.n	8004bee <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bdc:	089b      	lsrs	r3, r3, #2
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004be4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	6493      	str	r3, [r2, #72]	; 0x48
 8004bec:	e007      	b.n	8004bfe <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bf2:	089b      	lsrs	r3, r3, #2
 8004bf4:	009a      	lsls	r2, r3, #2
 8004bf6:	4b0f      	ldr	r3, [pc, #60]	; (8004c34 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004bf8:	4413      	add	r3, r2
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	6493      	str	r3, [r2, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	3b08      	subs	r3, #8
 8004c06:	4a0c      	ldr	r2, [pc, #48]	; (8004c38 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004c08:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0c:	091b      	lsrs	r3, r3, #4
 8004c0e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a0a      	ldr	r2, [pc, #40]	; (8004c3c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004c14:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f003 031f 	and.w	r3, r3, #31
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	409a      	lsls	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004c24:	bf00      	nop
 8004c26:	3714      	adds	r7, #20
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2e:	4770      	bx	lr
 8004c30:	40020407 	.word	0x40020407
 8004c34:	4002081c 	.word	0x4002081c
 8004c38:	cccccccd 	.word	0xcccccccd
 8004c3c:	40020880 	.word	0x40020880

08004c40 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c50:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c52:	68fa      	ldr	r2, [r7, #12]
 8004c54:	4b0b      	ldr	r3, [pc, #44]	; (8004c84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004c56:	4413      	add	r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a09      	ldr	r2, [pc, #36]	; (8004c88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8004c64:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	f003 0303 	and.w	r3, r3, #3
 8004c6e:	2201      	movs	r2, #1
 8004c70:	409a      	lsls	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004c76:	bf00      	nop
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr
 8004c82:	bf00      	nop
 8004c84:	1000823f 	.word	0x1000823f
 8004c88:	40020940 	.word	0x40020940

08004c8c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b087      	sub	sp, #28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c96:	2300      	movs	r3, #0
 8004c98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c9a:	e14c      	b.n	8004f36 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ca8:	4013      	ands	r3, r2
 8004caa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	f000 813e 	beq.w	8004f30 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	685b      	ldr	r3, [r3, #4]
 8004cb8:	f003 0303 	and.w	r3, r3, #3
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d005      	beq.n	8004ccc <HAL_GPIO_Init+0x40>
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	f003 0303 	and.w	r3, r3, #3
 8004cc8:	2b02      	cmp	r3, #2
 8004cca:	d130      	bne.n	8004d2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	689b      	ldr	r3, [r3, #8]
 8004cd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	005b      	lsls	r3, r3, #1
 8004cd6:	2203      	movs	r2, #3
 8004cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cdc:	43db      	mvns	r3, r3
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	68da      	ldr	r2, [r3, #12]
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	005b      	lsls	r3, r3, #1
 8004cec:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	693a      	ldr	r2, [r7, #16]
 8004cfa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004d02:	2201      	movs	r2, #1
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0a:	43db      	mvns	r3, r3
 8004d0c:	693a      	ldr	r2, [r7, #16]
 8004d0e:	4013      	ands	r3, r2
 8004d10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	091b      	lsrs	r3, r3, #4
 8004d18:	f003 0201 	and.w	r2, r3, #1
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f003 0303 	and.w	r3, r3, #3
 8004d36:	2b03      	cmp	r3, #3
 8004d38:	d017      	beq.n	8004d6a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	005b      	lsls	r3, r3, #1
 8004d44:	2203      	movs	r2, #3
 8004d46:	fa02 f303 	lsl.w	r3, r2, r3
 8004d4a:	43db      	mvns	r3, r3
 8004d4c:	693a      	ldr	r2, [r7, #16]
 8004d4e:	4013      	ands	r3, r2
 8004d50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	689a      	ldr	r2, [r3, #8]
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	005b      	lsls	r3, r3, #1
 8004d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	693a      	ldr	r2, [r7, #16]
 8004d68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	f003 0303 	and.w	r3, r3, #3
 8004d72:	2b02      	cmp	r3, #2
 8004d74:	d123      	bne.n	8004dbe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	08da      	lsrs	r2, r3, #3
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	3208      	adds	r2, #8
 8004d7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	f003 0307 	and.w	r3, r3, #7
 8004d8a:	009b      	lsls	r3, r3, #2
 8004d8c:	220f      	movs	r2, #15
 8004d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d92:	43db      	mvns	r3, r3
 8004d94:	693a      	ldr	r2, [r7, #16]
 8004d96:	4013      	ands	r3, r2
 8004d98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	691a      	ldr	r2, [r3, #16]
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	f003 0307 	and.w	r3, r3, #7
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	fa02 f303 	lsl.w	r3, r2, r3
 8004daa:	693a      	ldr	r2, [r7, #16]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	08da      	lsrs	r2, r3, #3
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	3208      	adds	r2, #8
 8004db8:	6939      	ldr	r1, [r7, #16]
 8004dba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	005b      	lsls	r3, r3, #1
 8004dc8:	2203      	movs	r2, #3
 8004dca:	fa02 f303 	lsl.w	r3, r2, r3
 8004dce:	43db      	mvns	r3, r3
 8004dd0:	693a      	ldr	r2, [r7, #16]
 8004dd2:	4013      	ands	r3, r2
 8004dd4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	f003 0203 	and.w	r2, r3, #3
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	005b      	lsls	r3, r3, #1
 8004de2:	fa02 f303 	lsl.w	r3, r2, r3
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	f000 8098 	beq.w	8004f30 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004e00:	4a54      	ldr	r2, [pc, #336]	; (8004f54 <HAL_GPIO_Init+0x2c8>)
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	089b      	lsrs	r3, r3, #2
 8004e06:	3302      	adds	r3, #2
 8004e08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f003 0303 	and.w	r3, r3, #3
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	220f      	movs	r2, #15
 8004e18:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1c:	43db      	mvns	r3, r3
 8004e1e:	693a      	ldr	r2, [r7, #16]
 8004e20:	4013      	ands	r3, r2
 8004e22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004e2a:	d019      	beq.n	8004e60 <HAL_GPIO_Init+0x1d4>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	4a4a      	ldr	r2, [pc, #296]	; (8004f58 <HAL_GPIO_Init+0x2cc>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d013      	beq.n	8004e5c <HAL_GPIO_Init+0x1d0>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	4a49      	ldr	r2, [pc, #292]	; (8004f5c <HAL_GPIO_Init+0x2d0>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d00d      	beq.n	8004e58 <HAL_GPIO_Init+0x1cc>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a48      	ldr	r2, [pc, #288]	; (8004f60 <HAL_GPIO_Init+0x2d4>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d007      	beq.n	8004e54 <HAL_GPIO_Init+0x1c8>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a47      	ldr	r2, [pc, #284]	; (8004f64 <HAL_GPIO_Init+0x2d8>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d101      	bne.n	8004e50 <HAL_GPIO_Init+0x1c4>
 8004e4c:	2304      	movs	r3, #4
 8004e4e:	e008      	b.n	8004e62 <HAL_GPIO_Init+0x1d6>
 8004e50:	2307      	movs	r3, #7
 8004e52:	e006      	b.n	8004e62 <HAL_GPIO_Init+0x1d6>
 8004e54:	2303      	movs	r3, #3
 8004e56:	e004      	b.n	8004e62 <HAL_GPIO_Init+0x1d6>
 8004e58:	2302      	movs	r3, #2
 8004e5a:	e002      	b.n	8004e62 <HAL_GPIO_Init+0x1d6>
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e000      	b.n	8004e62 <HAL_GPIO_Init+0x1d6>
 8004e60:	2300      	movs	r3, #0
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	f002 0203 	and.w	r2, r2, #3
 8004e68:	0092      	lsls	r2, r2, #2
 8004e6a:	4093      	lsls	r3, r2
 8004e6c:	693a      	ldr	r2, [r7, #16]
 8004e6e:	4313      	orrs	r3, r2
 8004e70:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e72:	4938      	ldr	r1, [pc, #224]	; (8004f54 <HAL_GPIO_Init+0x2c8>)
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	089b      	lsrs	r3, r3, #2
 8004e78:	3302      	adds	r3, #2
 8004e7a:	693a      	ldr	r2, [r7, #16]
 8004e7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e80:	4b39      	ldr	r3, [pc, #228]	; (8004f68 <HAL_GPIO_Init+0x2dc>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	43db      	mvns	r3, r3
 8004e8a:	693a      	ldr	r2, [r7, #16]
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d003      	beq.n	8004ea4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004e9c:	693a      	ldr	r2, [r7, #16]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004ea4:	4a30      	ldr	r2, [pc, #192]	; (8004f68 <HAL_GPIO_Init+0x2dc>)
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004eaa:	4b2f      	ldr	r3, [pc, #188]	; (8004f68 <HAL_GPIO_Init+0x2dc>)
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	43db      	mvns	r3, r3
 8004eb4:	693a      	ldr	r2, [r7, #16]
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d003      	beq.n	8004ece <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004ec6:	693a      	ldr	r2, [r7, #16]
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004ece:	4a26      	ldr	r2, [pc, #152]	; (8004f68 <HAL_GPIO_Init+0x2dc>)
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004ed4:	4b24      	ldr	r3, [pc, #144]	; (8004f68 <HAL_GPIO_Init+0x2dc>)
 8004ed6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004eda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	43db      	mvns	r3, r3
 8004ee0:	693a      	ldr	r2, [r7, #16]
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d003      	beq.n	8004efa <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8004ef2:	693a      	ldr	r2, [r7, #16]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004efa:	4a1b      	ldr	r2, [pc, #108]	; (8004f68 <HAL_GPIO_Init+0x2dc>)
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8004f02:	4b19      	ldr	r3, [pc, #100]	; (8004f68 <HAL_GPIO_Init+0x2dc>)
 8004f04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	43db      	mvns	r3, r3
 8004f0e:	693a      	ldr	r2, [r7, #16]
 8004f10:	4013      	ands	r3, r2
 8004f12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d003      	beq.n	8004f28 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8004f20:	693a      	ldr	r2, [r7, #16]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004f28:	4a0f      	ldr	r2, [pc, #60]	; (8004f68 <HAL_GPIO_Init+0x2dc>)
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	3301      	adds	r3, #1
 8004f34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f47f aeab 	bne.w	8004c9c <HAL_GPIO_Init+0x10>
  }
}
 8004f46:	bf00      	nop
 8004f48:	bf00      	nop
 8004f4a:	371c      	adds	r7, #28
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr
 8004f54:	40010000 	.word	0x40010000
 8004f58:	48000400 	.word	0x48000400
 8004f5c:	48000800 	.word	0x48000800
 8004f60:	48000c00 	.word	0x48000c00
 8004f64:	48001000 	.word	0x48001000
 8004f68:	58000800 	.word	0x58000800

08004f6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	460b      	mov	r3, r1
 8004f76:	807b      	strh	r3, [r7, #2]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004f7c:	787b      	ldrb	r3, [r7, #1]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d003      	beq.n	8004f8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f82:	887a      	ldrh	r2, [r7, #2]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f88:	e002      	b.n	8004f90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f8a:	887a      	ldrh	r2, [r7, #2]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004f90:	bf00      	nop
 8004f92:	370c      	adds	r7, #12
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr

08004f9c <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8004fa2:	4b0a      	ldr	r3, [pc, #40]	; (8004fcc <HAL_HSEM_IRQHandler+0x30>)
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8004fa8:	4b08      	ldr	r3, [pc, #32]	; (8004fcc <HAL_HSEM_IRQHandler+0x30>)
 8004faa:	681a      	ldr	r2, [r3, #0]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	43db      	mvns	r3, r3
 8004fb0:	4906      	ldr	r1, [pc, #24]	; (8004fcc <HAL_HSEM_IRQHandler+0x30>)
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8004fb6:	4a05      	ldr	r2, [pc, #20]	; (8004fcc <HAL_HSEM_IRQHandler+0x30>)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f000 f807 	bl	8004fd0 <HAL_HSEM_FreeCallback>
}
 8004fc2:	bf00      	nop
 8004fc4:	3708      	adds	r7, #8
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	58001500 	.word	0x58001500

08004fd0 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr

08004fe4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b082      	sub	sp, #8
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e081      	b.n	80050fa <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d106      	bne.n	8005010 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800500a:	6878      	ldr	r0, [r7, #4]
 800500c:	f7fe fcd8 	bl	80039c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2224      	movs	r2, #36	; 0x24
 8005014:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f022 0201 	bic.w	r2, r2, #1
 8005026:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685a      	ldr	r2, [r3, #4]
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005034:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	689a      	ldr	r2, [r3, #8]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005044:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	68db      	ldr	r3, [r3, #12]
 800504a:	2b01      	cmp	r3, #1
 800504c:	d107      	bne.n	800505e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	689a      	ldr	r2, [r3, #8]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800505a:	609a      	str	r2, [r3, #8]
 800505c:	e006      	b.n	800506c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	689a      	ldr	r2, [r3, #8]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800506a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	2b02      	cmp	r3, #2
 8005072:	d104      	bne.n	800507e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800507c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	6812      	ldr	r2, [r2, #0]
 8005088:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800508c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005090:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68da      	ldr	r2, [r3, #12]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80050a0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	691a      	ldr	r2, [r3, #16]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	430a      	orrs	r2, r1
 80050ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	69d9      	ldr	r1, [r3, #28]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a1a      	ldr	r2, [r3, #32]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	430a      	orrs	r2, r1
 80050ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f042 0201 	orr.w	r2, r2, #1
 80050da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2220      	movs	r2, #32
 80050e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80050f8:	2300      	movs	r3, #0
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3708      	adds	r7, #8
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
	...

08005104 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b088      	sub	sp, #32
 8005108:	af02      	add	r7, sp, #8
 800510a:	60f8      	str	r0, [r7, #12]
 800510c:	4608      	mov	r0, r1
 800510e:	4611      	mov	r1, r2
 8005110:	461a      	mov	r2, r3
 8005112:	4603      	mov	r3, r0
 8005114:	817b      	strh	r3, [r7, #10]
 8005116:	460b      	mov	r3, r1
 8005118:	813b      	strh	r3, [r7, #8]
 800511a:	4613      	mov	r3, r2
 800511c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005124:	b2db      	uxtb	r3, r3
 8005126:	2b20      	cmp	r3, #32
 8005128:	f040 80f9 	bne.w	800531e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800512c:	6a3b      	ldr	r3, [r7, #32]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d002      	beq.n	8005138 <HAL_I2C_Mem_Write+0x34>
 8005132:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005134:	2b00      	cmp	r3, #0
 8005136:	d105      	bne.n	8005144 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800513e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e0ed      	b.n	8005320 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800514a:	2b01      	cmp	r3, #1
 800514c:	d101      	bne.n	8005152 <HAL_I2C_Mem_Write+0x4e>
 800514e:	2302      	movs	r3, #2
 8005150:	e0e6      	b.n	8005320 <HAL_I2C_Mem_Write+0x21c>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800515a:	f7ff f89b 	bl	8004294 <HAL_GetTick>
 800515e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	9300      	str	r3, [sp, #0]
 8005164:	2319      	movs	r3, #25
 8005166:	2201      	movs	r2, #1
 8005168:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800516c:	68f8      	ldr	r0, [r7, #12]
 800516e:	f000 fadd 	bl	800572c <I2C_WaitOnFlagUntilTimeout>
 8005172:	4603      	mov	r3, r0
 8005174:	2b00      	cmp	r3, #0
 8005176:	d001      	beq.n	800517c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e0d1      	b.n	8005320 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2221      	movs	r2, #33	; 0x21
 8005180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2240      	movs	r2, #64	; 0x40
 8005188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2200      	movs	r2, #0
 8005190:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	6a3a      	ldr	r2, [r7, #32]
 8005196:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800519c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80051a4:	88f8      	ldrh	r0, [r7, #6]
 80051a6:	893a      	ldrh	r2, [r7, #8]
 80051a8:	8979      	ldrh	r1, [r7, #10]
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	9301      	str	r3, [sp, #4]
 80051ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051b0:	9300      	str	r3, [sp, #0]
 80051b2:	4603      	mov	r3, r0
 80051b4:	68f8      	ldr	r0, [r7, #12]
 80051b6:	f000 f9ed 	bl	8005594 <I2C_RequestMemoryWrite>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d005      	beq.n	80051cc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2200      	movs	r2, #0
 80051c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e0a9      	b.n	8005320 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	2bff      	cmp	r3, #255	; 0xff
 80051d4:	d90e      	bls.n	80051f4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	22ff      	movs	r2, #255	; 0xff
 80051da:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051e0:	b2da      	uxtb	r2, r3
 80051e2:	8979      	ldrh	r1, [r7, #10]
 80051e4:	2300      	movs	r3, #0
 80051e6:	9300      	str	r3, [sp, #0]
 80051e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80051ec:	68f8      	ldr	r0, [r7, #12]
 80051ee:	f000 fc57 	bl	8005aa0 <I2C_TransferConfig>
 80051f2:	e00f      	b.n	8005214 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051f8:	b29a      	uxth	r2, r3
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005202:	b2da      	uxtb	r2, r3
 8005204:	8979      	ldrh	r1, [r7, #10]
 8005206:	2300      	movs	r3, #0
 8005208:	9300      	str	r3, [sp, #0]
 800520a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f000 fc46 	bl	8005aa0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005214:	697a      	ldr	r2, [r7, #20]
 8005216:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f000 fad6 	bl	80057ca <I2C_WaitOnTXISFlagUntilTimeout>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	e07b      	b.n	8005320 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800522c:	781a      	ldrb	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005238:	1c5a      	adds	r2, r3, #1
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005242:	b29b      	uxth	r3, r3
 8005244:	3b01      	subs	r3, #1
 8005246:	b29a      	uxth	r2, r3
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005250:	3b01      	subs	r3, #1
 8005252:	b29a      	uxth	r2, r3
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800525c:	b29b      	uxth	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d034      	beq.n	80052cc <HAL_I2C_Mem_Write+0x1c8>
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005266:	2b00      	cmp	r3, #0
 8005268:	d130      	bne.n	80052cc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005270:	2200      	movs	r2, #0
 8005272:	2180      	movs	r1, #128	; 0x80
 8005274:	68f8      	ldr	r0, [r7, #12]
 8005276:	f000 fa59 	bl	800572c <I2C_WaitOnFlagUntilTimeout>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	d001      	beq.n	8005284 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e04d      	b.n	8005320 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005288:	b29b      	uxth	r3, r3
 800528a:	2bff      	cmp	r3, #255	; 0xff
 800528c:	d90e      	bls.n	80052ac <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	22ff      	movs	r2, #255	; 0xff
 8005292:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005298:	b2da      	uxtb	r2, r3
 800529a:	8979      	ldrh	r1, [r7, #10]
 800529c:	2300      	movs	r3, #0
 800529e:	9300      	str	r3, [sp, #0]
 80052a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80052a4:	68f8      	ldr	r0, [r7, #12]
 80052a6:	f000 fbfb 	bl	8005aa0 <I2C_TransferConfig>
 80052aa:	e00f      	b.n	80052cc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	8979      	ldrh	r1, [r7, #10]
 80052be:	2300      	movs	r3, #0
 80052c0:	9300      	str	r3, [sp, #0]
 80052c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80052c6:	68f8      	ldr	r0, [r7, #12]
 80052c8:	f000 fbea 	bl	8005aa0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d0:	b29b      	uxth	r3, r3
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d19e      	bne.n	8005214 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052d6:	697a      	ldr	r2, [r7, #20]
 80052d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80052da:	68f8      	ldr	r0, [r7, #12]
 80052dc:	f000 fabc 	bl	8005858 <I2C_WaitOnSTOPFlagUntilTimeout>
 80052e0:	4603      	mov	r3, r0
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d001      	beq.n	80052ea <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e01a      	b.n	8005320 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2220      	movs	r2, #32
 80052f0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	6859      	ldr	r1, [r3, #4]
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	4b0a      	ldr	r3, [pc, #40]	; (8005328 <HAL_I2C_Mem_Write+0x224>)
 80052fe:	400b      	ands	r3, r1
 8005300:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2220      	movs	r2, #32
 8005306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2200      	movs	r2, #0
 8005316:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800531a:	2300      	movs	r3, #0
 800531c:	e000      	b.n	8005320 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800531e:	2302      	movs	r3, #2
  }
}
 8005320:	4618      	mov	r0, r3
 8005322:	3718      	adds	r7, #24
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	fe00e800 	.word	0xfe00e800

0800532c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b088      	sub	sp, #32
 8005330:	af02      	add	r7, sp, #8
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	4608      	mov	r0, r1
 8005336:	4611      	mov	r1, r2
 8005338:	461a      	mov	r2, r3
 800533a:	4603      	mov	r3, r0
 800533c:	817b      	strh	r3, [r7, #10]
 800533e:	460b      	mov	r3, r1
 8005340:	813b      	strh	r3, [r7, #8]
 8005342:	4613      	mov	r3, r2
 8005344:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800534c:	b2db      	uxtb	r3, r3
 800534e:	2b20      	cmp	r3, #32
 8005350:	f040 80fd 	bne.w	800554e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005354:	6a3b      	ldr	r3, [r7, #32]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d002      	beq.n	8005360 <HAL_I2C_Mem_Read+0x34>
 800535a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800535c:	2b00      	cmp	r3, #0
 800535e:	d105      	bne.n	800536c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005366:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005368:	2301      	movs	r3, #1
 800536a:	e0f1      	b.n	8005550 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005372:	2b01      	cmp	r3, #1
 8005374:	d101      	bne.n	800537a <HAL_I2C_Mem_Read+0x4e>
 8005376:	2302      	movs	r3, #2
 8005378:	e0ea      	b.n	8005550 <HAL_I2C_Mem_Read+0x224>
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005382:	f7fe ff87 	bl	8004294 <HAL_GetTick>
 8005386:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	9300      	str	r3, [sp, #0]
 800538c:	2319      	movs	r3, #25
 800538e:	2201      	movs	r2, #1
 8005390:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 f9c9 	bl	800572c <I2C_WaitOnFlagUntilTimeout>
 800539a:	4603      	mov	r3, r0
 800539c:	2b00      	cmp	r3, #0
 800539e:	d001      	beq.n	80053a4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	e0d5      	b.n	8005550 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2222      	movs	r2, #34	; 0x22
 80053a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2240      	movs	r2, #64	; 0x40
 80053b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	2200      	movs	r2, #0
 80053b8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6a3a      	ldr	r2, [r7, #32]
 80053be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80053c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2200      	movs	r2, #0
 80053ca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80053cc:	88f8      	ldrh	r0, [r7, #6]
 80053ce:	893a      	ldrh	r2, [r7, #8]
 80053d0:	8979      	ldrh	r1, [r7, #10]
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	9301      	str	r3, [sp, #4]
 80053d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053d8:	9300      	str	r3, [sp, #0]
 80053da:	4603      	mov	r3, r0
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f000 f92d 	bl	800563c <I2C_RequestMemoryRead>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d005      	beq.n	80053f4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e0ad      	b.n	8005550 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053f8:	b29b      	uxth	r3, r3
 80053fa:	2bff      	cmp	r3, #255	; 0xff
 80053fc:	d90e      	bls.n	800541c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	22ff      	movs	r2, #255	; 0xff
 8005402:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005408:	b2da      	uxtb	r2, r3
 800540a:	8979      	ldrh	r1, [r7, #10]
 800540c:	4b52      	ldr	r3, [pc, #328]	; (8005558 <HAL_I2C_Mem_Read+0x22c>)
 800540e:	9300      	str	r3, [sp, #0]
 8005410:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f000 fb43 	bl	8005aa0 <I2C_TransferConfig>
 800541a:	e00f      	b.n	800543c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005420:	b29a      	uxth	r2, r3
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800542a:	b2da      	uxtb	r2, r3
 800542c:	8979      	ldrh	r1, [r7, #10]
 800542e:	4b4a      	ldr	r3, [pc, #296]	; (8005558 <HAL_I2C_Mem_Read+0x22c>)
 8005430:	9300      	str	r3, [sp, #0]
 8005432:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005436:	68f8      	ldr	r0, [r7, #12]
 8005438:	f000 fb32 	bl	8005aa0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	9300      	str	r3, [sp, #0]
 8005440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005442:	2200      	movs	r2, #0
 8005444:	2104      	movs	r1, #4
 8005446:	68f8      	ldr	r0, [r7, #12]
 8005448:	f000 f970 	bl	800572c <I2C_WaitOnFlagUntilTimeout>
 800544c:	4603      	mov	r3, r0
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	e07c      	b.n	8005550 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005460:	b2d2      	uxtb	r2, r2
 8005462:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005468:	1c5a      	adds	r2, r3, #1
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005472:	3b01      	subs	r3, #1
 8005474:	b29a      	uxth	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800547e:	b29b      	uxth	r3, r3
 8005480:	3b01      	subs	r3, #1
 8005482:	b29a      	uxth	r2, r3
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800548c:	b29b      	uxth	r3, r3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d034      	beq.n	80054fc <HAL_I2C_Mem_Read+0x1d0>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005496:	2b00      	cmp	r3, #0
 8005498:	d130      	bne.n	80054fc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	9300      	str	r3, [sp, #0]
 800549e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054a0:	2200      	movs	r2, #0
 80054a2:	2180      	movs	r1, #128	; 0x80
 80054a4:	68f8      	ldr	r0, [r7, #12]
 80054a6:	f000 f941 	bl	800572c <I2C_WaitOnFlagUntilTimeout>
 80054aa:	4603      	mov	r3, r0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d001      	beq.n	80054b4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80054b0:	2301      	movs	r3, #1
 80054b2:	e04d      	b.n	8005550 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	2bff      	cmp	r3, #255	; 0xff
 80054bc:	d90e      	bls.n	80054dc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	22ff      	movs	r2, #255	; 0xff
 80054c2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054c8:	b2da      	uxtb	r2, r3
 80054ca:	8979      	ldrh	r1, [r7, #10]
 80054cc:	2300      	movs	r3, #0
 80054ce:	9300      	str	r3, [sp, #0]
 80054d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80054d4:	68f8      	ldr	r0, [r7, #12]
 80054d6:	f000 fae3 	bl	8005aa0 <I2C_TransferConfig>
 80054da:	e00f      	b.n	80054fc <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054e0:	b29a      	uxth	r2, r3
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054ea:	b2da      	uxtb	r2, r3
 80054ec:	8979      	ldrh	r1, [r7, #10]
 80054ee:	2300      	movs	r3, #0
 80054f0:	9300      	str	r3, [sp, #0]
 80054f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80054f6:	68f8      	ldr	r0, [r7, #12]
 80054f8:	f000 fad2 	bl	8005aa0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005500:	b29b      	uxth	r3, r3
 8005502:	2b00      	cmp	r3, #0
 8005504:	d19a      	bne.n	800543c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005506:	697a      	ldr	r2, [r7, #20]
 8005508:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800550a:	68f8      	ldr	r0, [r7, #12]
 800550c:	f000 f9a4 	bl	8005858 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005510:	4603      	mov	r3, r0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d001      	beq.n	800551a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	e01a      	b.n	8005550 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	2220      	movs	r2, #32
 8005520:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	6859      	ldr	r1, [r3, #4]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	4b0b      	ldr	r3, [pc, #44]	; (800555c <HAL_I2C_Mem_Read+0x230>)
 800552e:	400b      	ands	r3, r1
 8005530:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2220      	movs	r2, #32
 8005536:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	2200      	movs	r2, #0
 8005546:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800554a:	2300      	movs	r3, #0
 800554c:	e000      	b.n	8005550 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800554e:	2302      	movs	r3, #2
  }
}
 8005550:	4618      	mov	r0, r3
 8005552:	3718      	adds	r7, #24
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}
 8005558:	80002400 	.word	0x80002400
 800555c:	fe00e800 	.word	0xfe00e800

08005560 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	699b      	ldr	r3, [r3, #24]
 800556e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800557c:	2b00      	cmp	r3, #0
 800557e:	d005      	beq.n	800558c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005584:	68ba      	ldr	r2, [r7, #8]
 8005586:	68f9      	ldr	r1, [r7, #12]
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	4798      	blx	r3
  }
}
 800558c:	bf00      	nop
 800558e:	3710      	adds	r7, #16
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b086      	sub	sp, #24
 8005598:	af02      	add	r7, sp, #8
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	4608      	mov	r0, r1
 800559e:	4611      	mov	r1, r2
 80055a0:	461a      	mov	r2, r3
 80055a2:	4603      	mov	r3, r0
 80055a4:	817b      	strh	r3, [r7, #10]
 80055a6:	460b      	mov	r3, r1
 80055a8:	813b      	strh	r3, [r7, #8]
 80055aa:	4613      	mov	r3, r2
 80055ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80055ae:	88fb      	ldrh	r3, [r7, #6]
 80055b0:	b2da      	uxtb	r2, r3
 80055b2:	8979      	ldrh	r1, [r7, #10]
 80055b4:	4b20      	ldr	r3, [pc, #128]	; (8005638 <I2C_RequestMemoryWrite+0xa4>)
 80055b6:	9300      	str	r3, [sp, #0]
 80055b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055bc:	68f8      	ldr	r0, [r7, #12]
 80055be:	f000 fa6f 	bl	8005aa0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055c2:	69fa      	ldr	r2, [r7, #28]
 80055c4:	69b9      	ldr	r1, [r7, #24]
 80055c6:	68f8      	ldr	r0, [r7, #12]
 80055c8:	f000 f8ff 	bl	80057ca <I2C_WaitOnTXISFlagUntilTimeout>
 80055cc:	4603      	mov	r3, r0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e02c      	b.n	8005630 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80055d6:	88fb      	ldrh	r3, [r7, #6]
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d105      	bne.n	80055e8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80055dc:	893b      	ldrh	r3, [r7, #8]
 80055de:	b2da      	uxtb	r2, r3
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	629a      	str	r2, [r3, #40]	; 0x28
 80055e6:	e015      	b.n	8005614 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80055e8:	893b      	ldrh	r3, [r7, #8]
 80055ea:	0a1b      	lsrs	r3, r3, #8
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	b2da      	uxtb	r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055f6:	69fa      	ldr	r2, [r7, #28]
 80055f8:	69b9      	ldr	r1, [r7, #24]
 80055fa:	68f8      	ldr	r0, [r7, #12]
 80055fc:	f000 f8e5 	bl	80057ca <I2C_WaitOnTXISFlagUntilTimeout>
 8005600:	4603      	mov	r3, r0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d001      	beq.n	800560a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e012      	b.n	8005630 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800560a:	893b      	ldrh	r3, [r7, #8]
 800560c:	b2da      	uxtb	r2, r3
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005614:	69fb      	ldr	r3, [r7, #28]
 8005616:	9300      	str	r3, [sp, #0]
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	2200      	movs	r2, #0
 800561c:	2180      	movs	r1, #128	; 0x80
 800561e:	68f8      	ldr	r0, [r7, #12]
 8005620:	f000 f884 	bl	800572c <I2C_WaitOnFlagUntilTimeout>
 8005624:	4603      	mov	r3, r0
 8005626:	2b00      	cmp	r3, #0
 8005628:	d001      	beq.n	800562e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e000      	b.n	8005630 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800562e:	2300      	movs	r3, #0
}
 8005630:	4618      	mov	r0, r3
 8005632:	3710      	adds	r7, #16
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}
 8005638:	80002000 	.word	0x80002000

0800563c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b086      	sub	sp, #24
 8005640:	af02      	add	r7, sp, #8
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	4608      	mov	r0, r1
 8005646:	4611      	mov	r1, r2
 8005648:	461a      	mov	r2, r3
 800564a:	4603      	mov	r3, r0
 800564c:	817b      	strh	r3, [r7, #10]
 800564e:	460b      	mov	r3, r1
 8005650:	813b      	strh	r3, [r7, #8]
 8005652:	4613      	mov	r3, r2
 8005654:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005656:	88fb      	ldrh	r3, [r7, #6]
 8005658:	b2da      	uxtb	r2, r3
 800565a:	8979      	ldrh	r1, [r7, #10]
 800565c:	4b20      	ldr	r3, [pc, #128]	; (80056e0 <I2C_RequestMemoryRead+0xa4>)
 800565e:	9300      	str	r3, [sp, #0]
 8005660:	2300      	movs	r3, #0
 8005662:	68f8      	ldr	r0, [r7, #12]
 8005664:	f000 fa1c 	bl	8005aa0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005668:	69fa      	ldr	r2, [r7, #28]
 800566a:	69b9      	ldr	r1, [r7, #24]
 800566c:	68f8      	ldr	r0, [r7, #12]
 800566e:	f000 f8ac 	bl	80057ca <I2C_WaitOnTXISFlagUntilTimeout>
 8005672:	4603      	mov	r3, r0
 8005674:	2b00      	cmp	r3, #0
 8005676:	d001      	beq.n	800567c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	e02c      	b.n	80056d6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800567c:	88fb      	ldrh	r3, [r7, #6]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d105      	bne.n	800568e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005682:	893b      	ldrh	r3, [r7, #8]
 8005684:	b2da      	uxtb	r2, r3
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	629a      	str	r2, [r3, #40]	; 0x28
 800568c:	e015      	b.n	80056ba <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800568e:	893b      	ldrh	r3, [r7, #8]
 8005690:	0a1b      	lsrs	r3, r3, #8
 8005692:	b29b      	uxth	r3, r3
 8005694:	b2da      	uxtb	r2, r3
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800569c:	69fa      	ldr	r2, [r7, #28]
 800569e:	69b9      	ldr	r1, [r7, #24]
 80056a0:	68f8      	ldr	r0, [r7, #12]
 80056a2:	f000 f892 	bl	80057ca <I2C_WaitOnTXISFlagUntilTimeout>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d001      	beq.n	80056b0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
 80056ae:	e012      	b.n	80056d6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80056b0:	893b      	ldrh	r3, [r7, #8]
 80056b2:	b2da      	uxtb	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80056ba:	69fb      	ldr	r3, [r7, #28]
 80056bc:	9300      	str	r3, [sp, #0]
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	2200      	movs	r2, #0
 80056c2:	2140      	movs	r1, #64	; 0x40
 80056c4:	68f8      	ldr	r0, [r7, #12]
 80056c6:	f000 f831 	bl	800572c <I2C_WaitOnFlagUntilTimeout>
 80056ca:	4603      	mov	r3, r0
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d001      	beq.n	80056d4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e000      	b.n	80056d6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}
 80056de:	bf00      	nop
 80056e0:	80002000 	.word	0x80002000

080056e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	699b      	ldr	r3, [r3, #24]
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	2b02      	cmp	r3, #2
 80056f8:	d103      	bne.n	8005702 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	2200      	movs	r2, #0
 8005700:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	699b      	ldr	r3, [r3, #24]
 8005708:	f003 0301 	and.w	r3, r3, #1
 800570c:	2b01      	cmp	r3, #1
 800570e:	d007      	beq.n	8005720 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	699a      	ldr	r2, [r3, #24]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f042 0201 	orr.w	r2, r2, #1
 800571e:	619a      	str	r2, [r3, #24]
  }
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b084      	sub	sp, #16
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	603b      	str	r3, [r7, #0]
 8005738:	4613      	mov	r3, r2
 800573a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800573c:	e031      	b.n	80057a2 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005744:	d02d      	beq.n	80057a2 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005746:	f7fe fda5 	bl	8004294 <HAL_GetTick>
 800574a:	4602      	mov	r2, r0
 800574c:	69bb      	ldr	r3, [r7, #24]
 800574e:	1ad3      	subs	r3, r2, r3
 8005750:	683a      	ldr	r2, [r7, #0]
 8005752:	429a      	cmp	r2, r3
 8005754:	d302      	bcc.n	800575c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d122      	bne.n	80057a2 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	699a      	ldr	r2, [r3, #24]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	4013      	ands	r3, r2
 8005766:	68ba      	ldr	r2, [r7, #8]
 8005768:	429a      	cmp	r2, r3
 800576a:	bf0c      	ite	eq
 800576c:	2301      	moveq	r3, #1
 800576e:	2300      	movne	r3, #0
 8005770:	b2db      	uxtb	r3, r3
 8005772:	461a      	mov	r2, r3
 8005774:	79fb      	ldrb	r3, [r7, #7]
 8005776:	429a      	cmp	r2, r3
 8005778:	d113      	bne.n	80057a2 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800577e:	f043 0220 	orr.w	r2, r3, #32
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2220      	movs	r2, #32
 800578a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2200      	movs	r2, #0
 8005792:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e00f      	b.n	80057c2 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	699a      	ldr	r2, [r3, #24]
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	4013      	ands	r3, r2
 80057ac:	68ba      	ldr	r2, [r7, #8]
 80057ae:	429a      	cmp	r2, r3
 80057b0:	bf0c      	ite	eq
 80057b2:	2301      	moveq	r3, #1
 80057b4:	2300      	movne	r3, #0
 80057b6:	b2db      	uxtb	r3, r3
 80057b8:	461a      	mov	r2, r3
 80057ba:	79fb      	ldrb	r3, [r7, #7]
 80057bc:	429a      	cmp	r2, r3
 80057be:	d0be      	beq.n	800573e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}

080057ca <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80057ca:	b580      	push	{r7, lr}
 80057cc:	b084      	sub	sp, #16
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	60f8      	str	r0, [r7, #12]
 80057d2:	60b9      	str	r1, [r7, #8]
 80057d4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80057d6:	e033      	b.n	8005840 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	68b9      	ldr	r1, [r7, #8]
 80057dc:	68f8      	ldr	r0, [r7, #12]
 80057de:	f000 f87f 	bl	80058e0 <I2C_IsErrorOccurred>
 80057e2:	4603      	mov	r3, r0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d001      	beq.n	80057ec <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80057e8:	2301      	movs	r3, #1
 80057ea:	e031      	b.n	8005850 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80057f2:	d025      	beq.n	8005840 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057f4:	f7fe fd4e 	bl	8004294 <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	68ba      	ldr	r2, [r7, #8]
 8005800:	429a      	cmp	r2, r3
 8005802:	d302      	bcc.n	800580a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d11a      	bne.n	8005840 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	699b      	ldr	r3, [r3, #24]
 8005810:	f003 0302 	and.w	r3, r3, #2
 8005814:	2b02      	cmp	r3, #2
 8005816:	d013      	beq.n	8005840 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800581c:	f043 0220 	orr.w	r2, r3, #32
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2220      	movs	r2, #32
 8005828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	2200      	movs	r2, #0
 8005830:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2200      	movs	r2, #0
 8005838:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800583c:	2301      	movs	r3, #1
 800583e:	e007      	b.n	8005850 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	699b      	ldr	r3, [r3, #24]
 8005846:	f003 0302 	and.w	r3, r3, #2
 800584a:	2b02      	cmp	r3, #2
 800584c:	d1c4      	bne.n	80057d8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	3710      	adds	r7, #16
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005864:	e02f      	b.n	80058c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005866:	687a      	ldr	r2, [r7, #4]
 8005868:	68b9      	ldr	r1, [r7, #8]
 800586a:	68f8      	ldr	r0, [r7, #12]
 800586c:	f000 f838 	bl	80058e0 <I2C_IsErrorOccurred>
 8005870:	4603      	mov	r3, r0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d001      	beq.n	800587a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005876:	2301      	movs	r3, #1
 8005878:	e02d      	b.n	80058d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800587a:	f7fe fd0b 	bl	8004294 <HAL_GetTick>
 800587e:	4602      	mov	r2, r0
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	1ad3      	subs	r3, r2, r3
 8005884:	68ba      	ldr	r2, [r7, #8]
 8005886:	429a      	cmp	r2, r3
 8005888:	d302      	bcc.n	8005890 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d11a      	bne.n	80058c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	699b      	ldr	r3, [r3, #24]
 8005896:	f003 0320 	and.w	r3, r3, #32
 800589a:	2b20      	cmp	r3, #32
 800589c:	d013      	beq.n	80058c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058a2:	f043 0220 	orr.w	r2, r3, #32
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2220      	movs	r2, #32
 80058ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80058c2:	2301      	movs	r3, #1
 80058c4:	e007      	b.n	80058d6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	699b      	ldr	r3, [r3, #24]
 80058cc:	f003 0320 	and.w	r3, r3, #32
 80058d0:	2b20      	cmp	r3, #32
 80058d2:	d1c8      	bne.n	8005866 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
	...

080058e0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058e0:	b580      	push	{r7, lr}
 80058e2:	b08a      	sub	sp, #40	; 0x28
 80058e4:	af00      	add	r7, sp, #0
 80058e6:	60f8      	str	r0, [r7, #12]
 80058e8:	60b9      	str	r1, [r7, #8]
 80058ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80058ec:	2300      	movs	r3, #0
 80058ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	699b      	ldr	r3, [r3, #24]
 80058f8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80058fa:	2300      	movs	r3, #0
 80058fc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005902:	69bb      	ldr	r3, [r7, #24]
 8005904:	f003 0310 	and.w	r3, r3, #16
 8005908:	2b00      	cmp	r3, #0
 800590a:	d068      	beq.n	80059de <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2210      	movs	r2, #16
 8005912:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005914:	e049      	b.n	80059aa <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800591c:	d045      	beq.n	80059aa <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800591e:	f7fe fcb9 	bl	8004294 <HAL_GetTick>
 8005922:	4602      	mov	r2, r0
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	68ba      	ldr	r2, [r7, #8]
 800592a:	429a      	cmp	r2, r3
 800592c:	d302      	bcc.n	8005934 <I2C_IsErrorOccurred+0x54>
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d13a      	bne.n	80059aa <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800593e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005946:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	699b      	ldr	r3, [r3, #24]
 800594e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005952:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005956:	d121      	bne.n	800599c <I2C_IsErrorOccurred+0xbc>
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800595e:	d01d      	beq.n	800599c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005960:	7cfb      	ldrb	r3, [r7, #19]
 8005962:	2b20      	cmp	r3, #32
 8005964:	d01a      	beq.n	800599c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	685a      	ldr	r2, [r3, #4]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005974:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005976:	f7fe fc8d 	bl	8004294 <HAL_GetTick>
 800597a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800597c:	e00e      	b.n	800599c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800597e:	f7fe fc89 	bl	8004294 <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	69fb      	ldr	r3, [r7, #28]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	2b19      	cmp	r3, #25
 800598a:	d907      	bls.n	800599c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800598c:	6a3b      	ldr	r3, [r7, #32]
 800598e:	f043 0320 	orr.w	r3, r3, #32
 8005992:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005994:	2301      	movs	r3, #1
 8005996:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800599a:	e006      	b.n	80059aa <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	699b      	ldr	r3, [r3, #24]
 80059a2:	f003 0320 	and.w	r3, r3, #32
 80059a6:	2b20      	cmp	r3, #32
 80059a8:	d1e9      	bne.n	800597e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	699b      	ldr	r3, [r3, #24]
 80059b0:	f003 0320 	and.w	r3, r3, #32
 80059b4:	2b20      	cmp	r3, #32
 80059b6:	d003      	beq.n	80059c0 <I2C_IsErrorOccurred+0xe0>
 80059b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d0aa      	beq.n	8005916 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80059c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d103      	bne.n	80059d0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2220      	movs	r2, #32
 80059ce:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80059d0:	6a3b      	ldr	r3, [r7, #32]
 80059d2:	f043 0304 	orr.w	r3, r3, #4
 80059d6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	699b      	ldr	r3, [r3, #24]
 80059e4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00b      	beq.n	8005a08 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80059f0:	6a3b      	ldr	r3, [r7, #32]
 80059f2:	f043 0301 	orr.w	r3, r3, #1
 80059f6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d00b      	beq.n	8005a2a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005a12:	6a3b      	ldr	r3, [r7, #32]
 8005a14:	f043 0308 	orr.w	r3, r3, #8
 8005a18:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a22:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005a24:	2301      	movs	r3, #1
 8005a26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d00b      	beq.n	8005a4c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005a34:	6a3b      	ldr	r3, [r7, #32]
 8005a36:	f043 0302 	orr.w	r3, r3, #2
 8005a3a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a44:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d01c      	beq.n	8005a8e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005a54:	68f8      	ldr	r0, [r7, #12]
 8005a56:	f7ff fe45 	bl	80056e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	6859      	ldr	r1, [r3, #4]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	4b0d      	ldr	r3, [pc, #52]	; (8005a9c <I2C_IsErrorOccurred+0x1bc>)
 8005a66:	400b      	ands	r3, r1
 8005a68:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a6e:	6a3b      	ldr	r3, [r7, #32]
 8005a70:	431a      	orrs	r2, r3
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2220      	movs	r2, #32
 8005a7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005a8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3728      	adds	r7, #40	; 0x28
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}
 8005a9a:	bf00      	nop
 8005a9c:	fe00e800 	.word	0xfe00e800

08005aa0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b087      	sub	sp, #28
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	60f8      	str	r0, [r7, #12]
 8005aa8:	607b      	str	r3, [r7, #4]
 8005aaa:	460b      	mov	r3, r1
 8005aac:	817b      	strh	r3, [r7, #10]
 8005aae:	4613      	mov	r3, r2
 8005ab0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ab2:	897b      	ldrh	r3, [r7, #10]
 8005ab4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005ab8:	7a7b      	ldrb	r3, [r7, #9]
 8005aba:	041b      	lsls	r3, r3, #16
 8005abc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ac0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ac6:	6a3b      	ldr	r3, [r7, #32]
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ace:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	685a      	ldr	r2, [r3, #4]
 8005ad6:	6a3b      	ldr	r3, [r7, #32]
 8005ad8:	0d5b      	lsrs	r3, r3, #21
 8005ada:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005ade:	4b08      	ldr	r3, [pc, #32]	; (8005b00 <I2C_TransferConfig+0x60>)
 8005ae0:	430b      	orrs	r3, r1
 8005ae2:	43db      	mvns	r3, r3
 8005ae4:	ea02 0103 	and.w	r1, r2, r3
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	697a      	ldr	r2, [r7, #20]
 8005aee:	430a      	orrs	r2, r1
 8005af0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005af2:	bf00      	nop
 8005af4:	371c      	adds	r7, #28
 8005af6:	46bd      	mov	sp, r7
 8005af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afc:	4770      	bx	lr
 8005afe:	bf00      	nop
 8005b00:	03ff63ff 	.word	0x03ff63ff

08005b04 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
 8005b0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	2b20      	cmp	r3, #32
 8005b18:	d138      	bne.n	8005b8c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d101      	bne.n	8005b28 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005b24:	2302      	movs	r3, #2
 8005b26:	e032      	b.n	8005b8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2224      	movs	r2, #36	; 0x24
 8005b34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	681a      	ldr	r2, [r3, #0]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f022 0201 	bic.w	r2, r2, #1
 8005b46:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005b56:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	6819      	ldr	r1, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	683a      	ldr	r2, [r7, #0]
 8005b64:	430a      	orrs	r2, r1
 8005b66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f042 0201 	orr.w	r2, r2, #1
 8005b76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2220      	movs	r2, #32
 8005b7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2200      	movs	r2, #0
 8005b84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	e000      	b.n	8005b8e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005b8c:	2302      	movs	r3, #2
  }
}
 8005b8e:	4618      	mov	r0, r3
 8005b90:	370c      	adds	r7, #12
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr

08005b9a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b085      	sub	sp, #20
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
 8005ba2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	2b20      	cmp	r3, #32
 8005bae:	d139      	bne.n	8005c24 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d101      	bne.n	8005bbe <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005bba:	2302      	movs	r3, #2
 8005bbc:	e033      	b.n	8005c26 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2224      	movs	r2, #36	; 0x24
 8005bca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f022 0201 	bic.w	r2, r2, #1
 8005bdc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005bec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	021b      	lsls	r3, r3, #8
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f042 0201 	orr.w	r2, r2, #1
 8005c0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2220      	movs	r2, #32
 8005c14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005c20:	2300      	movs	r3, #0
 8005c22:	e000      	b.n	8005c26 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005c24:	2302      	movs	r3, #2
  }
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3714      	adds	r7, #20
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
	...

08005c34 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d01e      	beq.n	8005c84 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8005c46:	4b13      	ldr	r3, [pc, #76]	; (8005c94 <HAL_IPCC_Init+0x60>)
 8005c48:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005c50:	b2db      	uxtb	r3, r3
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d102      	bne.n	8005c5c <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f7fd ff02 	bl	8003a60 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8005c5c:	68b8      	ldr	r0, [r7, #8]
 8005c5e:	f000 f85b 	bl	8005d18 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 8005c6a:	68bb      	ldr	r3, [r7, #8]
 8005c6c:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 f82c 	bl	8005ccc <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2200      	movs	r2, #0
 8005c78:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 8005c82:	e001      	b.n	8005c88 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8005c84:	2301      	movs	r3, #1
 8005c86:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8005c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3710      	adds	r7, #16
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	58000c00 	.word	0x58000c00

08005c98 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b085      	sub	sp, #20
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	60f8      	str	r0, [r7, #12]
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	4613      	mov	r3, r2
 8005ca4:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8005ca6:	bf00      	nop
 8005ca8:	3714      	adds	r7, #20
 8005caa:	46bd      	mov	sp, r7
 8005cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb0:	4770      	bx	lr

08005cb2 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8005cb2:	b480      	push	{r7}
 8005cb4:	b085      	sub	sp, #20
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	60f8      	str	r0, [r7, #12]
 8005cba:	60b9      	str	r1, [r7, #8]
 8005cbc:	4613      	mov	r3, r2
 8005cbe:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8005cc0:	bf00      	nop
 8005cc2:	3714      	adds	r7, #20
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b085      	sub	sp, #20
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	60fb      	str	r3, [r7, #12]
 8005cd8:	e00f      	b.n	8005cfa <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8005cda:	687a      	ldr	r2, [r7, #4]
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	4413      	add	r3, r2
 8005ce2:	4a0b      	ldr	r2, [pc, #44]	; (8005d10 <IPCC_SetDefaultCallbacks+0x44>)
 8005ce4:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8005ce6:	687a      	ldr	r2, [r7, #4]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	3306      	adds	r3, #6
 8005cec:	009b      	lsls	r3, r3, #2
 8005cee:	4413      	add	r3, r2
 8005cf0:	4a08      	ldr	r2, [pc, #32]	; (8005d14 <IPCC_SetDefaultCallbacks+0x48>)
 8005cf2:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	60fb      	str	r3, [r7, #12]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2b05      	cmp	r3, #5
 8005cfe:	d9ec      	bls.n	8005cda <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8005d00:	bf00      	nop
 8005d02:	bf00      	nop
 8005d04:	3714      	adds	r7, #20
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	08005c99 	.word	0x08005c99
 8005d14:	08005cb3 	.word	0x08005cb3

08005d18 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 8005d2c:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	223f      	movs	r2, #63	; 0x3f
 8005d32:	609a      	str	r2, [r3, #8]
}
 8005d34:	bf00      	nop
 8005d36:	370c      	adds	r7, #12
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3e:	4770      	bx	lr

08005d40 <LL_RCC_SetLPTIMClockSource>:
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005d48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d4c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	0c1b      	lsrs	r3, r3, #16
 8005d54:	041b      	lsls	r3, r3, #16
 8005d56:	43db      	mvns	r3, r3
 8005d58:	401a      	ands	r2, r3
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	041b      	lsls	r3, r3, #16
 8005d5e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005d62:	4313      	orrs	r3, r2
 8005d64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <LL_RCC_GetLPTIMClockSource>:
{
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
 8005d7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d80:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4013      	ands	r3, r2
 8005d88:	0c1a      	lsrs	r2, r3, #16
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4313      	orrs	r3, r2
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	370c      	adds	r7, #12
 8005d92:	46bd      	mov	sp, r7
 8005d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d98:	4770      	bx	lr

08005d9a <LL_APB1_GRP1_ForceReset>:
{
 8005d9a:	b480      	push	{r7}
 8005d9c:	b083      	sub	sp, #12
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8005da2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005da6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005da8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	638b      	str	r3, [r1, #56]	; 0x38
}
 8005db2:	bf00      	nop
 8005db4:	370c      	adds	r7, #12
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr

08005dbe <LL_APB1_GRP2_ForceReset>:
{
 8005dbe:	b480      	push	{r7}
 8005dc0:	b083      	sub	sp, #12
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 8005dc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005dcc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8005dd6:	bf00      	nop
 8005dd8:	370c      	adds	r7, #12
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr

08005de2 <LL_APB1_GRP1_ReleaseReset>:
{
 8005de2:	b480      	push	{r7}
 8005de4:	b083      	sub	sp, #12
 8005de6:	af00      	add	r7, sp, #0
 8005de8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8005dea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	43db      	mvns	r3, r3
 8005df4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005df8:	4013      	ands	r3, r2
 8005dfa:	638b      	str	r3, [r1, #56]	; 0x38
}
 8005dfc:	bf00      	nop
 8005dfe:	370c      	adds	r7, #12
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <LL_APB1_GRP2_ReleaseReset>:
{
 8005e08:	b480      	push	{r7}
 8005e0a:	b083      	sub	sp, #12
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8005e10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	43db      	mvns	r3, r3
 8005e1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e1e:	4013      	ands	r3, r2
 8005e20:	63cb      	str	r3, [r1, #60]	; 0x3c
}
 8005e22:	bf00      	nop
 8005e24:	370c      	adds	r7, #12
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
	...

08005e30 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b084      	sub	sp, #16
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d101      	bne.n	8005e42 <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e08f      	b.n	8005f62 <HAL_LPTIM_Init+0x132>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d106      	bne.n	8005e62 <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f7fd fe23 	bl	8003aa8 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2202      	movs	r2, #2
 8005e66:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	68db      	ldr	r3, [r3, #12]
 8005e70:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	2b01      	cmp	r3, #1
 8005e78:	d004      	beq.n	8005e84 <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e7e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005e82:	d103      	bne.n	8005e8c <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	f023 031e 	bic.w	r3, r3, #30
 8005e8a:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	695b      	ldr	r3, [r3, #20]
 8005e90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d005      	beq.n	8005ea4 <HAL_LPTIM_Init+0x74>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005e9e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005ea2:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8005ea4:	68fa      	ldr	r2, [r7, #12]
 8005ea6:	4b31      	ldr	r3, [pc, #196]	; (8005f6c <HAL_LPTIM_Init+0x13c>)
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005eb4:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8005eba:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              hlptim->Init.OutputPolarity  |
 8005ec0:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              hlptim->Init.UpdateMode      |
 8005ec6:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d107      	bne.n	8005ee6 <HAL_LPTIM_Init+0xb6>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	2b01      	cmp	r3, #1
 8005eec:	d004      	beq.n	8005ef8 <HAL_LPTIM_Init+0xc8>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ef2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005ef6:	d107      	bne.n	8005f08 <HAL_LPTIM_Init+0xd8>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8005f00:	4313      	orrs	r3, r2
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	695b      	ldr	r3, [r3, #20]
 8005f0c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d00a      	beq.n	8005f2a <HAL_LPTIM_Init+0xfa>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8005f1c:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8005f22:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68fa      	ldr	r2, [r7, #12]
 8005f30:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)

  /* Configure LPTIM input sources */
  if (hlptim->Instance == LPTIM1)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a0e      	ldr	r2, [pc, #56]	; (8005f70 <HAL_LPTIM_Init+0x140>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d108      	bne.n	8005f4e <HAL_LPTIM_Init+0x11e>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	430a      	orrs	r2, r1
 8005f4a:	621a      	str	r2, [r3, #32]
 8005f4c:	e004      	b.n	8005f58 <HAL_LPTIM_Init+0x128>
  {
    /* Check LPTIM2 Input1 source */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

    /* Configure LPTIM2 Input1 source */
    hlptim->Instance->OR = hlptim->Init.Input1Source;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	687a      	ldr	r2, [r7, #4]
 8005f54:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005f56:	621a      	str	r2, [r3, #32]
  }
#endif /* LPTIM_OR_OR */

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8005f60:	2300      	movs	r3, #0
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3710      	adds	r7, #16
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	ff19f1fe 	.word	0xff19f1fe
 8005f70:	40007c00 	.word	0x40007c00

08005f74 <HAL_LPTIM_TimeOut_Start_IT>:
  * @param  Timeout Specifies the TimeOut value to reset the counter.
  *         This parameter must be a value between 0x0000 and 0xFFFF.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Timeout)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b084      	sub	sp, #16
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	60f8      	str	r0, [r7, #12]
 8005f7c:	60b9      	str	r1, [r7, #8]
 8005f7e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));
  assert_param(IS_LPTIM_PERIOD(Period));
  assert_param(IS_LPTIM_PULSE(Timeout));

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	2202      	movs	r2, #2
 8005f84:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */
  __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a38      	ldr	r2, [pc, #224]	; (8006070 <HAL_LPTIM_TimeOut_Start_IT+0xfc>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d108      	bne.n	8005fa4 <HAL_LPTIM_TimeOut_Start_IT+0x30>
 8005f92:	4b38      	ldr	r3, [pc, #224]	; (8006074 <HAL_LPTIM_TimeOut_Start_IT+0x100>)
 8005f94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f98:	4a36      	ldr	r2, [pc, #216]	; (8006074 <HAL_LPTIM_TimeOut_Start_IT+0x100>)
 8005f9a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005f9e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005fa2:	e007      	b.n	8005fb4 <HAL_LPTIM_TimeOut_Start_IT+0x40>
 8005fa4:	4b33      	ldr	r3, [pc, #204]	; (8006074 <HAL_LPTIM_TimeOut_Start_IT+0x100>)
 8005fa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005faa:	4a32      	ldr	r2, [pc, #200]	; (8006074 <HAL_LPTIM_TimeOut_Start_IT+0x100>)
 8005fac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005fb0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Set TIMOUT bit to enable the timeout function */
  hlptim->Instance->CFGR |= LPTIM_CFGR_TIMOUT;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68da      	ldr	r2, [r3, #12]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8005fc2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	691a      	ldr	r2, [r3, #16]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f042 0201 	orr.w	r2, r2, #1
 8005fd2:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2210      	movs	r2, #16
 8005fda:	605a      	str	r2, [r3, #4]

  /* Load the period value in the autoreload register */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	68ba      	ldr	r2, [r7, #8]
 8005fe2:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8005fe4:	2110      	movs	r1, #16
 8005fe6:	68f8      	ldr	r0, [r7, #12]
 8005fe8:	f000 f92c 	bl	8006244 <LPTIM_WaitForFlag>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b03      	cmp	r3, #3
 8005ff0:	d101      	bne.n	8005ff6 <HAL_LPTIM_TimeOut_Start_IT+0x82>
  {
    return HAL_TIMEOUT;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e038      	b.n	8006068 <HAL_LPTIM_TimeOut_Start_IT+0xf4>
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	2208      	movs	r2, #8
 8005ffc:	605a      	str	r2, [r3, #4]

  /* Load the Timeout value in the compare register */
  __HAL_LPTIM_COMPARE_SET(hlptim, Timeout);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	687a      	ldr	r2, [r7, #4]
 8006004:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CMP register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 8006006:	2108      	movs	r1, #8
 8006008:	68f8      	ldr	r0, [r7, #12]
 800600a:	f000 f91b 	bl	8006244 <LPTIM_WaitForFlag>
 800600e:	4603      	mov	r3, r0
 8006010:	2b03      	cmp	r3, #3
 8006012:	d101      	bne.n	8006018 <HAL_LPTIM_TimeOut_Start_IT+0xa4>
  {
    return HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	e027      	b.n	8006068 <HAL_LPTIM_TimeOut_Start_IT+0xf4>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f000 f943 	bl	80062a4 <LPTIM_Disable>

  if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT)
 800601e:	68f8      	ldr	r0, [r7, #12]
 8006020:	f000 f901 	bl	8006226 <HAL_LPTIM_GetState>
 8006024:	4603      	mov	r3, r0
 8006026:	2b03      	cmp	r3, #3
 8006028:	d101      	bne.n	800602e <HAL_LPTIM_TimeOut_Start_IT+0xba>
  {
    return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e01c      	b.n	8006068 <HAL_LPTIM_TimeOut_Start_IT+0xf4>
  }

  /* Enable Compare match interrupt */
  __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	689a      	ldr	r2, [r3, #8]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f042 0201 	orr.w	r2, r2, #1
 800603c:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	691a      	ldr	r2, [r3, #16]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f042 0201 	orr.w	r2, r2, #1
 800604c:	611a      	str	r2, [r3, #16]

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	691a      	ldr	r2, [r3, #16]
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f042 0204 	orr.w	r2, r2, #4
 800605c:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  /* Return function status */
  return HAL_OK;
 8006066:	2300      	movs	r3, #0
}
 8006068:	4618      	mov	r0, r3
 800606a:	3710      	adds	r7, #16
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}
 8006070:	40007c00 	.word	0x40007c00
 8006074:	58000800 	.word	0x58000800

08006078 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0301 	and.w	r3, r3, #1
 800608a:	2b01      	cmp	r3, #1
 800608c:	d10d      	bne.n	80060aa <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f003 0301 	and.w	r3, r3, #1
 8006098:	2b01      	cmp	r3, #1
 800609a:	d106      	bne.n	80060aa <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2201      	movs	r2, #1
 80060a2:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 80060a4:	6878      	ldr	r0, [r7, #4]
 80060a6:	f7fd fbf1 	bl	800388c <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0302 	and.w	r3, r3, #2
 80060b4:	2b02      	cmp	r3, #2
 80060b6:	d10d      	bne.n	80060d4 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	f003 0302 	and.w	r3, r3, #2
 80060c2:	2b02      	cmp	r3, #2
 80060c4:	d106      	bne.n	80060d4 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	2202      	movs	r2, #2
 80060cc:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 80060ce:	6878      	ldr	r0, [r7, #4]
 80060d0:	f000 f86d 	bl	80061ae <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 0304 	and.w	r3, r3, #4
 80060de:	2b04      	cmp	r3, #4
 80060e0:	d10d      	bne.n	80060fe <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	f003 0304 	and.w	r3, r3, #4
 80060ec:	2b04      	cmp	r3, #4
 80060ee:	d106      	bne.n	80060fe <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	2204      	movs	r2, #4
 80060f6:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 80060f8:	6878      	ldr	r0, [r7, #4]
 80060fa:	f000 f862 	bl	80061c2 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f003 0308 	and.w	r3, r3, #8
 8006108:	2b08      	cmp	r3, #8
 800610a:	d10d      	bne.n	8006128 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f003 0308 	and.w	r3, r3, #8
 8006116:	2b08      	cmp	r3, #8
 8006118:	d106      	bne.n	8006128 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2208      	movs	r2, #8
 8006120:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f000 f857 	bl	80061d6 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0310 	and.w	r3, r3, #16
 8006132:	2b10      	cmp	r3, #16
 8006134:	d10d      	bne.n	8006152 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	f003 0310 	and.w	r3, r3, #16
 8006140:	2b10      	cmp	r3, #16
 8006142:	d106      	bne.n	8006152 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2210      	movs	r2, #16
 800614a:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 800614c:	6878      	ldr	r0, [r7, #4]
 800614e:	f000 f84c 	bl	80061ea <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0320 	and.w	r3, r3, #32
 800615c:	2b20      	cmp	r3, #32
 800615e:	d10d      	bne.n	800617c <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	f003 0320 	and.w	r3, r3, #32
 800616a:	2b20      	cmp	r3, #32
 800616c:	d106      	bne.n	800617c <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	2220      	movs	r2, #32
 8006174:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 f841 	bl	80061fe <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006186:	2b40      	cmp	r3, #64	; 0x40
 8006188:	d10d      	bne.n	80061a6 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006194:	2b40      	cmp	r3, #64	; 0x40
 8006196:	d106      	bne.n	80061a6 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	2240      	movs	r2, #64	; 0x40
 800619e:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f000 f836 	bl	8006212 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 80061a6:	bf00      	nop
 80061a8:	3708      	adds	r7, #8
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}

080061ae <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 80061ae:	b480      	push	{r7}
 80061b0:	b083      	sub	sp, #12
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 80061b6:	bf00      	nop
 80061b8:	370c      	adds	r7, #12
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr

080061c2 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 80061c2:	b480      	push	{r7}
 80061c4:	b083      	sub	sp, #12
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 80061ca:	bf00      	nop
 80061cc:	370c      	adds	r7, #12
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr

080061d6 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80061d6:	b480      	push	{r7}
 80061d8:	b083      	sub	sp, #12
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 80061de:	bf00      	nop
 80061e0:	370c      	adds	r7, #12
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr

080061ea <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 80061ea:	b480      	push	{r7}
 80061ec:	b083      	sub	sp, #12
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 80061f2:	bf00      	nop
 80061f4:	370c      	adds	r7, #12
 80061f6:	46bd      	mov	sp, r7
 80061f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fc:	4770      	bx	lr

080061fe <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 80061fe:	b480      	push	{r7}
 8006200:	b083      	sub	sp, #12
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8006206:	bf00      	nop
 8006208:	370c      	adds	r7, #12
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr

08006212 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8006212:	b480      	push	{r7}
 8006214:	b083      	sub	sp, #12
 8006216:	af00      	add	r7, sp, #0
 8006218:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 800621a:	bf00      	nop
 800621c:	370c      	adds	r7, #12
 800621e:	46bd      	mov	sp, r7
 8006220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006224:	4770      	bx	lr

08006226 <HAL_LPTIM_GetState>:
  * @brief  Return the LPTIM handle state.
  * @param  hlptim LPTIM handle
  * @retval HAL state
  */
HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim)
{
 8006226:	b480      	push	{r7}
 8006228:	b083      	sub	sp, #12
 800622a:	af00      	add	r7, sp, #0
 800622c:	6078      	str	r0, [r7, #4]
  /* Return LPTIM handle state */
  return hlptim->State;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006234:	b2db      	uxtb	r3, r3
}
 8006236:	4618      	mov	r0, r3
 8006238:	370c      	adds	r7, #12
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr
	...

08006244 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8006244:	b480      	push	{r7}
 8006246:	b085      	sub	sp, #20
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 800624e:	2300      	movs	r3, #0
 8006250:	73fb      	strb	r3, [r7, #15]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8006252:	4b12      	ldr	r3, [pc, #72]	; (800629c <LPTIM_WaitForFlag+0x58>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a12      	ldr	r2, [pc, #72]	; (80062a0 <LPTIM_WaitForFlag+0x5c>)
 8006258:	fba2 2303 	umull	r2, r3, r2, r3
 800625c:	0b9b      	lsrs	r3, r3, #14
 800625e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006262:	fb02 f303 	mul.w	r3, r2, r3
 8006266:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	3b01      	subs	r3, #1
 800626c:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 800626e:	68bb      	ldr	r3, [r7, #8]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d101      	bne.n	8006278 <LPTIM_WaitForFlag+0x34>
    {
      result = HAL_TIMEOUT;
 8006274:	2303      	movs	r3, #3
 8006276:	73fb      	strb	r3, [r7, #15]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	4013      	ands	r3, r2
 8006282:	683a      	ldr	r2, [r7, #0]
 8006284:	429a      	cmp	r2, r3
 8006286:	d002      	beq.n	800628e <LPTIM_WaitForFlag+0x4a>
 8006288:	68bb      	ldr	r3, [r7, #8]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d1ec      	bne.n	8006268 <LPTIM_WaitForFlag+0x24>

  return result;
 800628e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006290:	4618      	mov	r0, r3
 8006292:	3714      	adds	r7, #20
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr
 800629c:	20000008 	.word	0x20000008
 80062a0:	d1b71759 	.word	0xd1b71759

080062a4 <LPTIM_Disable>:
  *         Please check Errata Sheet ES0335 for more details under "MCU may remain
  *         stuck in LPTIM interrupt when entering Stop mode" section.
  * @retval None
  */
void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b08c      	sub	sp, #48	; 0x30
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpclksource = 0;
 80062ac:	2300      	movs	r3, #0
 80062ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062b0:	f3ef 8310 	mrs	r3, PRIMASK
 80062b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80062b6:	68fb      	ldr	r3, [r7, #12]
#if defined(LPTIM_OR_OR)
  uint32_t tmpOR;
#endif /* LPTIM_OR_OR */

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80062b8:	62bb      	str	r3, [r7, #40]	; 0x28
 80062ba:	2301      	movs	r3, #1
 80062bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	f383 8810 	msr	PRIMASK, r3
}
 80062c4:	bf00      	nop
  __set_PRIMASK(1) ;

  /*********** Save LPTIM Config ***********/
  /* Save LPTIM source clock */
  switch ((uint32_t)hlptim->Instance)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a62      	ldr	r2, [pc, #392]	; (8006454 <LPTIM_Disable+0x1b0>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d003      	beq.n	80062d8 <LPTIM_Disable+0x34>
 80062d0:	4a61      	ldr	r2, [pc, #388]	; (8006458 <LPTIM_Disable+0x1b4>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d006      	beq.n	80062e4 <LPTIM_Disable+0x40>
    case LPTIM2_BASE:
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
      break;
#endif /* LPTIM2 */
    default:
      break;
 80062d6:	e00b      	b.n	80062f0 <LPTIM_Disable+0x4c>
      tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 80062d8:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 80062dc:	f7ff fd4a 	bl	8005d74 <LL_RCC_GetLPTIMClockSource>
 80062e0:	62f8      	str	r0, [r7, #44]	; 0x2c
      break;
 80062e2:	e005      	b.n	80062f0 <LPTIM_Disable+0x4c>
      tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE();
 80062e4:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 80062e8:	f7ff fd44 	bl	8005d74 <LL_RCC_GetLPTIMClockSource>
 80062ec:	62f8      	str	r0, [r7, #44]	; 0x2c
      break;
 80062ee:	bf00      	nop
  }

  /* Save LPTIM configuration registers */
  tmpIER = hlptim->Instance->IER;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	689b      	ldr	r3, [r3, #8]
 80062f6:	627b      	str	r3, [r7, #36]	; 0x24
  tmpCFGR = hlptim->Instance->CFGR;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	623b      	str	r3, [r7, #32]
  tmpCMP = hlptim->Instance->CMP;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	695b      	ldr	r3, [r3, #20]
 8006306:	61fb      	str	r3, [r7, #28]
  tmpARR = hlptim->Instance->ARR;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	699b      	ldr	r3, [r3, #24]
 800630e:	61bb      	str	r3, [r7, #24]
#if defined(LPTIM_OR_OR)
  tmpOR = hlptim->Instance->OR;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	6a1b      	ldr	r3, [r3, #32]
 8006316:	617b      	str	r3, [r7, #20]
#endif /* LPTIM_OR_OR */

  /*********** Reset LPTIM ***********/
  switch ((uint32_t)hlptim->Instance)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a4d      	ldr	r2, [pc, #308]	; (8006454 <LPTIM_Disable+0x1b0>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d003      	beq.n	800632a <LPTIM_Disable+0x86>
 8006322:	4a4d      	ldr	r2, [pc, #308]	; (8006458 <LPTIM_Disable+0x1b4>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d009      	beq.n	800633c <LPTIM_Disable+0x98>
      __HAL_RCC_LPTIM2_FORCE_RESET();
      __HAL_RCC_LPTIM2_RELEASE_RESET();
      break;
#endif /* LPTIM2 */
    default:
      break;
 8006328:	e00f      	b.n	800634a <LPTIM_Disable+0xa6>
      __HAL_RCC_LPTIM1_FORCE_RESET();
 800632a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800632e:	f7ff fd34 	bl	8005d9a <LL_APB1_GRP1_ForceReset>
      __HAL_RCC_LPTIM1_RELEASE_RESET();
 8006332:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8006336:	f7ff fd54 	bl	8005de2 <LL_APB1_GRP1_ReleaseReset>
      break;
 800633a:	e006      	b.n	800634a <LPTIM_Disable+0xa6>
      __HAL_RCC_LPTIM2_FORCE_RESET();
 800633c:	2020      	movs	r0, #32
 800633e:	f7ff fd3e 	bl	8005dbe <LL_APB1_GRP2_ForceReset>
      __HAL_RCC_LPTIM2_RELEASE_RESET();
 8006342:	2020      	movs	r0, #32
 8006344:	f7ff fd60 	bl	8005e08 <LL_APB1_GRP2_ReleaseReset>
      break;
 8006348:	bf00      	nop
  }

  /*********** Restore LPTIM Config ***********/
  if ((tmpCMP != 0UL) || (tmpARR != 0UL))
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d102      	bne.n	8006356 <LPTIM_Disable+0xb2>
 8006350:	69bb      	ldr	r3, [r7, #24]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d05f      	beq.n	8006416 <LPTIM_Disable+0x172>
  {
    /* Force LPTIM source kernel clock from APB */
    switch ((uint32_t)hlptim->Instance)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a3e      	ldr	r2, [pc, #248]	; (8006454 <LPTIM_Disable+0x1b0>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d003      	beq.n	8006368 <LPTIM_Disable+0xc4>
 8006360:	4a3d      	ldr	r2, [pc, #244]	; (8006458 <LPTIM_Disable+0x1b4>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d005      	beq.n	8006372 <LPTIM_Disable+0xce>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8006366:	e009      	b.n	800637c <LPTIM_Disable+0xd8>
        __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1);
 8006368:	f44f 2040 	mov.w	r0, #786432	; 0xc0000
 800636c:	f7ff fce8 	bl	8005d40 <LL_RCC_SetLPTIMClockSource>
        break;
 8006370:	e004      	b.n	800637c <LPTIM_Disable+0xd8>
        __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1);
 8006372:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8006376:	f7ff fce3 	bl	8005d40 <LL_RCC_SetLPTIMClockSource>
        break;
 800637a:	bf00      	nop
    }

    if (tmpCMP != 0UL)
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d01a      	beq.n	80063b8 <LPTIM_Disable+0x114>
    {
      /* Restore CMP register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	691a      	ldr	r2, [r3, #16]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f042 0201 	orr.w	r2, r2, #1
 8006390:	611a      	str	r2, [r3, #16]
      hlptim->Instance->CMP = tmpCMP;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	69fa      	ldr	r2, [r7, #28]
 8006398:	615a      	str	r2, [r3, #20]

      /* Wait for the completion of the write operation to the LPTIM_CMP register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT)
 800639a:	2108      	movs	r1, #8
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	f7ff ff51 	bl	8006244 <LPTIM_WaitForFlag>
 80063a2:	4603      	mov	r3, r0
 80063a4:	2b03      	cmp	r3, #3
 80063a6:	d103      	bne.n	80063b0 <LPTIM_Disable+0x10c>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2203      	movs	r2, #3
 80063ac:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
      }
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2208      	movs	r2, #8
 80063b6:	605a      	str	r2, [r3, #4]
    }

    if (tmpARR != 0UL)
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d01a      	beq.n	80063f4 <LPTIM_Disable+0x150>
    {
      /* Restore ARR register (LPTIM should be enabled first) */
      hlptim->Instance->CR |= LPTIM_CR_ENABLE;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	691a      	ldr	r2, [r3, #16]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f042 0201 	orr.w	r2, r2, #1
 80063cc:	611a      	str	r2, [r3, #16]
      hlptim->Instance->ARR = tmpARR;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	69ba      	ldr	r2, [r7, #24]
 80063d4:	619a      	str	r2, [r3, #24]

      /* Wait for the completion of the write operation to the LPTIM_ARR register */
      if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80063d6:	2110      	movs	r1, #16
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f7ff ff33 	bl	8006244 <LPTIM_WaitForFlag>
 80063de:	4603      	mov	r3, r0
 80063e0:	2b03      	cmp	r3, #3
 80063e2:	d103      	bne.n	80063ec <LPTIM_Disable+0x148>
      {
        hlptim->State = HAL_LPTIM_STATE_TIMEOUT;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2203      	movs	r2, #3
 80063e8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
      }

      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	2210      	movs	r2, #16
 80063f2:	605a      	str	r2, [r3, #4]
    }

    /* Restore LPTIM source kernel clock */
    switch ((uint32_t)hlptim->Instance)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a16      	ldr	r2, [pc, #88]	; (8006454 <LPTIM_Disable+0x1b0>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d003      	beq.n	8006406 <LPTIM_Disable+0x162>
 80063fe:	4a16      	ldr	r2, [pc, #88]	; (8006458 <LPTIM_Disable+0x1b4>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d004      	beq.n	800640e <LPTIM_Disable+0x16a>
      case LPTIM2_BASE:
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
        break;
#endif /* LPTIM2 */
      default:
        break;
 8006404:	e008      	b.n	8006418 <LPTIM_Disable+0x174>
        __HAL_RCC_LPTIM1_CONFIG(tmpclksource);
 8006406:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006408:	f7ff fc9a 	bl	8005d40 <LL_RCC_SetLPTIMClockSource>
        break;
 800640c:	e004      	b.n	8006418 <LPTIM_Disable+0x174>
        __HAL_RCC_LPTIM2_CONFIG(tmpclksource);
 800640e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8006410:	f7ff fc96 	bl	8005d40 <LL_RCC_SetLPTIMClockSource>
        break;
 8006414:	e000      	b.n	8006418 <LPTIM_Disable+0x174>
    }
  }
 8006416:	bf00      	nop

  /* Restore configuration registers (LPTIM should be disabled first) */
  hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	691a      	ldr	r2, [r3, #16]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f022 0201 	bic.w	r2, r2, #1
 8006426:	611a      	str	r2, [r3, #16]
  hlptim->Instance->IER = tmpIER;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800642e:	609a      	str	r2, [r3, #8]
  hlptim->Instance->CFGR = tmpCFGR;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	6a3a      	ldr	r2, [r7, #32]
 8006436:	60da      	str	r2, [r3, #12]
#if defined(LPTIM_OR_OR)
  hlptim->Instance->OR = tmpOR;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	697a      	ldr	r2, [r7, #20]
 800643e:	621a      	str	r2, [r3, #32]
 8006440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006442:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	f383 8810 	msr	PRIMASK, r3
}
 800644a:	bf00      	nop
#endif /* LPTIM_OR_OR */

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800644c:	bf00      	nop
 800644e:	3730      	adds	r7, #48	; 0x30
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}
 8006454:	40007c00 	.word	0x40007c00
 8006458:	40009400 	.word	0x40009400

0800645c <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800645c:	b480      	push	{r7}
 800645e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006460:	4b05      	ldr	r3, [pc, #20]	; (8006478 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a04      	ldr	r2, [pc, #16]	; (8006478 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8006466:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800646a:	6013      	str	r3, [r2, #0]
}
 800646c:	bf00      	nop
 800646e:	46bd      	mov	sp, r7
 8006470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006474:	4770      	bx	lr
 8006476:	bf00      	nop
 8006478:	58000400 	.word	0x58000400

0800647c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800647c:	b480      	push	{r7}
 800647e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8006480:	4b04      	ldr	r3, [pc, #16]	; (8006494 <HAL_PWREx_GetVoltageRange+0x18>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8006488:	4618      	mov	r0, r3
 800648a:	46bd      	mov	sp, r7
 800648c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006490:	4770      	bx	lr
 8006492:	bf00      	nop
 8006494:	58000400 	.word	0x58000400

08006498 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8006498:	b480      	push	{r7}
 800649a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800649c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80064a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064aa:	d101      	bne.n	80064b0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80064ac:	2301      	movs	r3, #1
 80064ae:	e000      	b.n	80064b2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	46bd      	mov	sp, r7
 80064b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ba:	4770      	bx	lr

080064bc <LL_RCC_HSE_Enable>:
{
 80064bc:	b480      	push	{r7}
 80064be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80064c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80064ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064ce:	6013      	str	r3, [r2, #0]
}
 80064d0:	bf00      	nop
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr

080064da <LL_RCC_HSE_Disable>:
{
 80064da:	b480      	push	{r7}
 80064dc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80064de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80064e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064ec:	6013      	str	r3, [r2, #0]
}
 80064ee:	bf00      	nop
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <LL_RCC_HSE_IsReady>:
{
 80064f8:	b480      	push	{r7}
 80064fa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80064fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006506:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800650a:	d101      	bne.n	8006510 <LL_RCC_HSE_IsReady+0x18>
 800650c:	2301      	movs	r3, #1
 800650e:	e000      	b.n	8006512 <LL_RCC_HSE_IsReady+0x1a>
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	46bd      	mov	sp, r7
 8006516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651a:	4770      	bx	lr

0800651c <LL_RCC_HSI_Enable>:
{
 800651c:	b480      	push	{r7}
 800651e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8006520:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800652a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800652e:	6013      	str	r3, [r2, #0]
}
 8006530:	bf00      	nop
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr

0800653a <LL_RCC_HSI_Disable>:
{
 800653a:	b480      	push	{r7}
 800653c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800653e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006548:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800654c:	6013      	str	r3, [r2, #0]
}
 800654e:	bf00      	nop
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <LL_RCC_HSI_IsReady>:
{
 8006558:	b480      	push	{r7}
 800655a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800655c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006566:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800656a:	d101      	bne.n	8006570 <LL_RCC_HSI_IsReady+0x18>
 800656c:	2301      	movs	r3, #1
 800656e:	e000      	b.n	8006572 <LL_RCC_HSI_IsReady+0x1a>
 8006570:	2300      	movs	r3, #0
}
 8006572:	4618      	mov	r0, r3
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <LL_RCC_HSI_SetCalibTrimming>:
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8006584:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	061b      	lsls	r3, r3, #24
 8006592:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006596:	4313      	orrs	r3, r2
 8006598:	604b      	str	r3, [r1, #4]
}
 800659a:	bf00      	nop
 800659c:	370c      	adds	r7, #12
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr

080065a6 <LL_RCC_HSI48_Enable>:
{
 80065a6:	b480      	push	{r7}
 80065a8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80065aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80065b2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80065b6:	f043 0301 	orr.w	r3, r3, #1
 80065ba:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80065be:	bf00      	nop
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <LL_RCC_HSI48_Disable>:
{
 80065c8:	b480      	push	{r7}
 80065ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80065cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80065d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80065d8:	f023 0301 	bic.w	r3, r3, #1
 80065dc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 80065e0:	bf00      	nop
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr

080065ea <LL_RCC_HSI48_IsReady>:
{
 80065ea:	b480      	push	{r7}
 80065ec:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80065ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80065f6:	f003 0302 	and.w	r3, r3, #2
 80065fa:	2b02      	cmp	r3, #2
 80065fc:	d101      	bne.n	8006602 <LL_RCC_HSI48_IsReady+0x18>
 80065fe:	2301      	movs	r3, #1
 8006600:	e000      	b.n	8006604 <LL_RCC_HSI48_IsReady+0x1a>
 8006602:	2300      	movs	r3, #0
}
 8006604:	4618      	mov	r0, r3
 8006606:	46bd      	mov	sp, r7
 8006608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800660c:	4770      	bx	lr

0800660e <LL_RCC_LSE_Enable>:
{
 800660e:	b480      	push	{r7}
 8006610:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006612:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006616:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800661a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800661e:	f043 0301 	orr.w	r3, r3, #1
 8006622:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006626:	bf00      	nop
 8006628:	46bd      	mov	sp, r7
 800662a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662e:	4770      	bx	lr

08006630 <LL_RCC_LSE_Disable>:
{
 8006630:	b480      	push	{r7}
 8006632:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006634:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006638:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800663c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006640:	f023 0301 	bic.w	r3, r3, #1
 8006644:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006648:	bf00      	nop
 800664a:	46bd      	mov	sp, r7
 800664c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006650:	4770      	bx	lr

08006652 <LL_RCC_LSE_EnableBypass>:
{
 8006652:	b480      	push	{r7}
 8006654:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006656:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800665a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800665e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006662:	f043 0304 	orr.w	r3, r3, #4
 8006666:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800666a:	bf00      	nop
 800666c:	46bd      	mov	sp, r7
 800666e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006672:	4770      	bx	lr

08006674 <LL_RCC_LSE_DisableBypass>:
{
 8006674:	b480      	push	{r7}
 8006676:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8006678:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800667c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006680:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006684:	f023 0304 	bic.w	r3, r3, #4
 8006688:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800668c:	bf00      	nop
 800668e:	46bd      	mov	sp, r7
 8006690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006694:	4770      	bx	lr

08006696 <LL_RCC_LSE_IsReady>:
{
 8006696:	b480      	push	{r7}
 8006698:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800669a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800669e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80066a2:	f003 0302 	and.w	r3, r3, #2
 80066a6:	2b02      	cmp	r3, #2
 80066a8:	d101      	bne.n	80066ae <LL_RCC_LSE_IsReady+0x18>
 80066aa:	2301      	movs	r3, #1
 80066ac:	e000      	b.n	80066b0 <LL_RCC_LSE_IsReady+0x1a>
 80066ae:	2300      	movs	r3, #0
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	46bd      	mov	sp, r7
 80066b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b8:	4770      	bx	lr

080066ba <LL_RCC_LSI1_Enable>:
{
 80066ba:	b480      	push	{r7}
 80066bc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80066be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066c6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066ca:	f043 0301 	orr.w	r3, r3, #1
 80066ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80066d2:	bf00      	nop
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <LL_RCC_LSI1_Disable>:
{
 80066dc:	b480      	push	{r7}
 80066de:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80066e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066e8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066ec:	f023 0301 	bic.w	r3, r3, #1
 80066f0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80066f4:	bf00      	nop
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr

080066fe <LL_RCC_LSI1_IsReady>:
{
 80066fe:	b480      	push	{r7}
 8006700:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8006702:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006706:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800670a:	f003 0302 	and.w	r3, r3, #2
 800670e:	2b02      	cmp	r3, #2
 8006710:	d101      	bne.n	8006716 <LL_RCC_LSI1_IsReady+0x18>
 8006712:	2301      	movs	r3, #1
 8006714:	e000      	b.n	8006718 <LL_RCC_LSI1_IsReady+0x1a>
 8006716:	2300      	movs	r3, #0
}
 8006718:	4618      	mov	r0, r3
 800671a:	46bd      	mov	sp, r7
 800671c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006720:	4770      	bx	lr

08006722 <LL_RCC_LSI2_Enable>:
{
 8006722:	b480      	push	{r7}
 8006724:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006726:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800672a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800672e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006732:	f043 0304 	orr.w	r3, r3, #4
 8006736:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800673a:	bf00      	nop
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr

08006744 <LL_RCC_LSI2_Disable>:
{
 8006744:	b480      	push	{r7}
 8006746:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8006748:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800674c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006750:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006754:	f023 0304 	bic.w	r3, r3, #4
 8006758:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800675c:	bf00      	nop
 800675e:	46bd      	mov	sp, r7
 8006760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006764:	4770      	bx	lr

08006766 <LL_RCC_LSI2_IsReady>:
{
 8006766:	b480      	push	{r7}
 8006768:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800676a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800676e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006772:	f003 0308 	and.w	r3, r3, #8
 8006776:	2b08      	cmp	r3, #8
 8006778:	d101      	bne.n	800677e <LL_RCC_LSI2_IsReady+0x18>
 800677a:	2301      	movs	r3, #1
 800677c:	e000      	b.n	8006780 <LL_RCC_LSI2_IsReady+0x1a>
 800677e:	2300      	movs	r3, #0
}
 8006780:	4618      	mov	r0, r3
 8006782:	46bd      	mov	sp, r7
 8006784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006788:	4770      	bx	lr

0800678a <LL_RCC_LSI2_SetTrimming>:
{
 800678a:	b480      	push	{r7}
 800678c:	b083      	sub	sp, #12
 800678e:	af00      	add	r7, sp, #0
 8006790:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8006792:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006796:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800679a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	021b      	lsls	r3, r3, #8
 80067a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80067a6:	4313      	orrs	r3, r2
 80067a8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 80067ac:	bf00      	nop
 80067ae:	370c      	adds	r7, #12
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <LL_RCC_MSI_Enable>:
{
 80067b8:	b480      	push	{r7}
 80067ba:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80067bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80067c6:	f043 0301 	orr.w	r3, r3, #1
 80067ca:	6013      	str	r3, [r2, #0]
}
 80067cc:	bf00      	nop
 80067ce:	46bd      	mov	sp, r7
 80067d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067d4:	4770      	bx	lr

080067d6 <LL_RCC_MSI_Disable>:
{
 80067d6:	b480      	push	{r7}
 80067d8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80067da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80067e4:	f023 0301 	bic.w	r3, r3, #1
 80067e8:	6013      	str	r3, [r2, #0]
}
 80067ea:	bf00      	nop
 80067ec:	46bd      	mov	sp, r7
 80067ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f2:	4770      	bx	lr

080067f4 <LL_RCC_MSI_IsReady>:
{
 80067f4:	b480      	push	{r7}
 80067f6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80067f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0302 	and.w	r3, r3, #2
 8006802:	2b02      	cmp	r3, #2
 8006804:	d101      	bne.n	800680a <LL_RCC_MSI_IsReady+0x16>
 8006806:	2301      	movs	r3, #1
 8006808:	e000      	b.n	800680c <LL_RCC_MSI_IsReady+0x18>
 800680a:	2300      	movs	r3, #0
}
 800680c:	4618      	mov	r0, r3
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr

08006816 <LL_RCC_MSI_SetRange>:
{
 8006816:	b480      	push	{r7}
 8006818:	b083      	sub	sp, #12
 800681a:	af00      	add	r7, sp, #0
 800681c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800681e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006828:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4313      	orrs	r3, r2
 8006830:	600b      	str	r3, [r1, #0]
}
 8006832:	bf00      	nop
 8006834:	370c      	adds	r7, #12
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr

0800683e <LL_RCC_MSI_GetRange>:
{
 800683e:	b480      	push	{r7}
 8006840:	b083      	sub	sp, #12
 8006842:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8006844:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800684e:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2bb0      	cmp	r3, #176	; 0xb0
 8006854:	d901      	bls.n	800685a <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8006856:	23b0      	movs	r3, #176	; 0xb0
 8006858:	607b      	str	r3, [r7, #4]
  return msiRange;
 800685a:	687b      	ldr	r3, [r7, #4]
}
 800685c:	4618      	mov	r0, r3
 800685e:	370c      	adds	r7, #12
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <LL_RCC_MSI_SetCalibTrimming>:
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8006870:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	021b      	lsls	r3, r3, #8
 800687e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006882:	4313      	orrs	r3, r2
 8006884:	604b      	str	r3, [r1, #4]
}
 8006886:	bf00      	nop
 8006888:	370c      	adds	r7, #12
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr

08006892 <LL_RCC_SetSysClkSource>:
{
 8006892:	b480      	push	{r7}
 8006894:	b083      	sub	sp, #12
 8006896:	af00      	add	r7, sp, #0
 8006898:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800689a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	f023 0203 	bic.w	r2, r3, #3
 80068a4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	608b      	str	r3, [r1, #8]
}
 80068ae:	bf00      	nop
 80068b0:	370c      	adds	r7, #12
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr

080068ba <LL_RCC_GetSysClkSource>:
{
 80068ba:	b480      	push	{r7}
 80068bc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80068be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	f003 030c 	and.w	r3, r3, #12
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr

080068d2 <LL_RCC_SetAHBPrescaler>:
{
 80068d2:	b480      	push	{r7}
 80068d4:	b083      	sub	sp, #12
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80068da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	608b      	str	r3, [r1, #8]
}
 80068ee:	bf00      	nop
 80068f0:	370c      	adds	r7, #12
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr

080068fa <LL_C2_RCC_SetAHBPrescaler>:
{
 80068fa:	b480      	push	{r7}
 80068fc:	b083      	sub	sp, #12
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8006902:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006906:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800690a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800690e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4313      	orrs	r3, r2
 8006916:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 800691a:	bf00      	nop
 800691c:	370c      	adds	r7, #12
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr

08006926 <LL_RCC_SetAHB4Prescaler>:
{
 8006926:	b480      	push	{r7}
 8006928:	b083      	sub	sp, #12
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800692e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006932:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006936:	f023 020f 	bic.w	r2, r3, #15
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	091b      	lsrs	r3, r3, #4
 800693e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006942:	4313      	orrs	r3, r2
 8006944:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8006948:	bf00      	nop
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <LL_RCC_SetAPB1Prescaler>:
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800695c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006966:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4313      	orrs	r3, r2
 800696e:	608b      	str	r3, [r1, #8]
}
 8006970:	bf00      	nop
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <LL_RCC_SetAPB2Prescaler>:
{
 800697c:	b480      	push	{r7}
 800697e:	b083      	sub	sp, #12
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8006984:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800698e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	4313      	orrs	r3, r2
 8006996:	608b      	str	r3, [r1, #8]
}
 8006998:	bf00      	nop
 800699a:	370c      	adds	r7, #12
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr

080069a4 <LL_RCC_GetAHBPrescaler>:
{
 80069a4:	b480      	push	{r7}
 80069a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80069a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80069b2:	4618      	mov	r0, r3
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr

080069bc <LL_RCC_GetAHB4Prescaler>:
{
 80069bc:	b480      	push	{r7}
 80069be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80069c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069c4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 80069c8:	011b      	lsls	r3, r3, #4
 80069ca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <LL_RCC_GetAPB1Prescaler>:
{
 80069d8:	b480      	push	{r7}
 80069da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80069dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <LL_RCC_GetAPB2Prescaler>:
{
 80069f0:	b480      	push	{r7}
 80069f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80069f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr

08006a08 <LL_RCC_PLL_Enable>:
{
 8006a08:	b480      	push	{r7}
 8006a0a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8006a0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006a16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006a1a:	6013      	str	r3, [r2, #0]
}
 8006a1c:	bf00      	nop
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr

08006a26 <LL_RCC_PLL_Disable>:
{
 8006a26:	b480      	push	{r7}
 8006a28:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8006a2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006a34:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a38:	6013      	str	r3, [r2, #0]
}
 8006a3a:	bf00      	nop
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a42:	4770      	bx	lr

08006a44 <LL_RCC_PLL_IsReady>:
{
 8006a44:	b480      	push	{r7}
 8006a46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8006a48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a52:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006a56:	d101      	bne.n	8006a5c <LL_RCC_PLL_IsReady+0x18>
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e000      	b.n	8006a5e <LL_RCC_PLL_IsReady+0x1a>
 8006a5c:	2300      	movs	r3, #0
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr

08006a68 <LL_RCC_PLL_GetN>:
{
 8006a68:	b480      	push	{r7}
 8006a6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8006a6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a70:	68db      	ldr	r3, [r3, #12]
 8006a72:	0a1b      	lsrs	r3, r3, #8
 8006a74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr

08006a82 <LL_RCC_PLL_GetR>:
{
 8006a82:	b480      	push	{r7}
 8006a84:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8006a86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006a8a:	68db      	ldr	r3, [r3, #12]
 8006a8c:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	46bd      	mov	sp, r7
 8006a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a98:	4770      	bx	lr

08006a9a <LL_RCC_PLL_GetDivider>:
{
 8006a9a:	b480      	push	{r7}
 8006a9c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8006a9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006aa2:	68db      	ldr	r3, [r3, #12]
 8006aa4:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab0:	4770      	bx	lr

08006ab2 <LL_RCC_PLL_GetMainSource>:
{
 8006ab2:	b480      	push	{r7}
 8006ab4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8006ab6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	f003 0303 	and.w	r3, r3, #3
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr

08006aca <LL_RCC_IsActiveFlag_HPRE>:
{
 8006aca:	b480      	push	{r7}
 8006acc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8006ace:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ad8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006adc:	d101      	bne.n	8006ae2 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e000      	b.n	8006ae4 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr

08006aee <LL_RCC_IsActiveFlag_C2HPRE>:
{
 8006aee:	b480      	push	{r7}
 8006af0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8006af2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006af6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006afe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b02:	d101      	bne.n	8006b08 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8006b04:	2301      	movs	r3, #1
 8006b06:	e000      	b.n	8006b0a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8006b08:	2300      	movs	r3, #0
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <LL_RCC_IsActiveFlag_SHDHPRE>:
{
 8006b14:	b480      	push	{r7}
 8006b16:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8006b18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b1c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8006b20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b28:	d101      	bne.n	8006b2e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e000      	b.n	8006b30 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	46bd      	mov	sp, r7
 8006b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b38:	4770      	bx	lr

08006b3a <LL_RCC_IsActiveFlag_PPRE1>:
{
 8006b3a:	b480      	push	{r7}
 8006b3c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8006b3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b48:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006b4c:	d101      	bne.n	8006b52 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8006b4e:	2301      	movs	r3, #1
 8006b50:	e000      	b.n	8006b54 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8006b52:	2300      	movs	r3, #0
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr

08006b5e <LL_RCC_IsActiveFlag_PPRE2>:
{
 8006b5e:	b480      	push	{r7}
 8006b60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8006b62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b6c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b70:	d101      	bne.n	8006b76 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8006b72:	2301      	movs	r3, #1
 8006b74:	e000      	b.n	8006b78 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8006b76:	2300      	movs	r3, #0
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
	...

08006b84 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b84:	b590      	push	{r4, r7, lr}
 8006b86:	b08d      	sub	sp, #52	; 0x34
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d101      	bne.n	8006b96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e363      	b.n	800725e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f003 0320 	and.w	r3, r3, #32
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	f000 808d 	beq.w	8006cbe <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ba4:	f7ff fe89 	bl	80068ba <LL_RCC_GetSysClkSource>
 8006ba8:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006baa:	f7ff ff82 	bl	8006ab2 <LL_RCC_PLL_GetMainSource>
 8006bae:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d005      	beq.n	8006bc2 <HAL_RCC_OscConfig+0x3e>
 8006bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bb8:	2b0c      	cmp	r3, #12
 8006bba:	d147      	bne.n	8006c4c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8006bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	d144      	bne.n	8006c4c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	69db      	ldr	r3, [r3, #28]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e347      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8006bd2:	f7ff fe34 	bl	800683e <LL_RCC_MSI_GetRange>
 8006bd6:	4603      	mov	r3, r0
 8006bd8:	429c      	cmp	r4, r3
 8006bda:	d914      	bls.n	8006c06 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be0:	4618      	mov	r0, r3
 8006be2:	f000 fd2f 	bl	8007644 <RCC_SetFlashLatencyFromMSIRange>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d001      	beq.n	8006bf0 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	e336      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f7ff fe0e 	bl	8006816 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a1b      	ldr	r3, [r3, #32]
 8006bfe:	4618      	mov	r0, r3
 8006c00:	f7ff fe32 	bl	8006868 <LL_RCC_MSI_SetCalibTrimming>
 8006c04:	e013      	b.n	8006c2e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f7ff fe03 	bl	8006816 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6a1b      	ldr	r3, [r3, #32]
 8006c14:	4618      	mov	r0, r3
 8006c16:	f7ff fe27 	bl	8006868 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c1e:	4618      	mov	r0, r3
 8006c20:	f000 fd10 	bl	8007644 <RCC_SetFlashLatencyFromMSIRange>
 8006c24:	4603      	mov	r3, r0
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d001      	beq.n	8006c2e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	e317      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8006c2e:	f000 fcc9 	bl	80075c4 <HAL_RCC_GetHCLKFreq>
 8006c32:	4603      	mov	r3, r0
 8006c34:	4aa4      	ldr	r2, [pc, #656]	; (8006ec8 <HAL_RCC_OscConfig+0x344>)
 8006c36:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006c38:	4ba4      	ldr	r3, [pc, #656]	; (8006ecc <HAL_RCC_OscConfig+0x348>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f7fd fadb 	bl	80041f8 <HAL_InitTick>
 8006c42:	4603      	mov	r3, r0
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d039      	beq.n	8006cbc <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	e308      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	69db      	ldr	r3, [r3, #28]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d01e      	beq.n	8006c92 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006c54:	f7ff fdb0 	bl	80067b8 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006c58:	f7fd fb1c 	bl	8004294 <HAL_GetTick>
 8006c5c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8006c5e:	e008      	b.n	8006c72 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006c60:	f7fd fb18 	bl	8004294 <HAL_GetTick>
 8006c64:	4602      	mov	r2, r0
 8006c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c68:	1ad3      	subs	r3, r2, r3
 8006c6a:	2b02      	cmp	r3, #2
 8006c6c:	d901      	bls.n	8006c72 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006c6e:	2303      	movs	r3, #3
 8006c70:	e2f5      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006c72:	f7ff fdbf 	bl	80067f4 <LL_RCC_MSI_IsReady>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d0f1      	beq.n	8006c60 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c80:	4618      	mov	r0, r3
 8006c82:	f7ff fdc8 	bl	8006816 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a1b      	ldr	r3, [r3, #32]
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7ff fdec 	bl	8006868 <LL_RCC_MSI_SetCalibTrimming>
 8006c90:	e015      	b.n	8006cbe <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006c92:	f7ff fda0 	bl	80067d6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006c96:	f7fd fafd 	bl	8004294 <HAL_GetTick>
 8006c9a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8006c9c:	e008      	b.n	8006cb0 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006c9e:	f7fd faf9 	bl	8004294 <HAL_GetTick>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	2b02      	cmp	r3, #2
 8006caa:	d901      	bls.n	8006cb0 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006cac:	2303      	movs	r3, #3
 8006cae:	e2d6      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8006cb0:	f7ff fda0 	bl	80067f4 <LL_RCC_MSI_IsReady>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d1f1      	bne.n	8006c9e <HAL_RCC_OscConfig+0x11a>
 8006cba:	e000      	b.n	8006cbe <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8006cbc:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f003 0301 	and.w	r3, r3, #1
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d047      	beq.n	8006d5a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006cca:	f7ff fdf6 	bl	80068ba <LL_RCC_GetSysClkSource>
 8006cce:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006cd0:	f7ff feef 	bl	8006ab2 <LL_RCC_PLL_GetMainSource>
 8006cd4:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8006cd6:	6a3b      	ldr	r3, [r7, #32]
 8006cd8:	2b08      	cmp	r3, #8
 8006cda:	d005      	beq.n	8006ce8 <HAL_RCC_OscConfig+0x164>
 8006cdc:	6a3b      	ldr	r3, [r7, #32]
 8006cde:	2b0c      	cmp	r3, #12
 8006ce0:	d108      	bne.n	8006cf4 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8006ce2:	69fb      	ldr	r3, [r7, #28]
 8006ce4:	2b03      	cmp	r3, #3
 8006ce6:	d105      	bne.n	8006cf4 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	685b      	ldr	r3, [r3, #4]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d134      	bne.n	8006d5a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e2b4      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cfc:	d102      	bne.n	8006d04 <HAL_RCC_OscConfig+0x180>
 8006cfe:	f7ff fbdd 	bl	80064bc <LL_RCC_HSE_Enable>
 8006d02:	e001      	b.n	8006d08 <HAL_RCC_OscConfig+0x184>
 8006d04:	f7ff fbe9 	bl	80064da <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d012      	beq.n	8006d36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d10:	f7fd fac0 	bl	8004294 <HAL_GetTick>
 8006d14:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8006d16:	e008      	b.n	8006d2a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d18:	f7fd fabc 	bl	8004294 <HAL_GetTick>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	2b64      	cmp	r3, #100	; 0x64
 8006d24:	d901      	bls.n	8006d2a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8006d26:	2303      	movs	r3, #3
 8006d28:	e299      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8006d2a:	f7ff fbe5 	bl	80064f8 <LL_RCC_HSE_IsReady>
 8006d2e:	4603      	mov	r3, r0
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d0f1      	beq.n	8006d18 <HAL_RCC_OscConfig+0x194>
 8006d34:	e011      	b.n	8006d5a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d36:	f7fd faad 	bl	8004294 <HAL_GetTick>
 8006d3a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006d3c:	e008      	b.n	8006d50 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d3e:	f7fd faa9 	bl	8004294 <HAL_GetTick>
 8006d42:	4602      	mov	r2, r0
 8006d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d46:	1ad3      	subs	r3, r2, r3
 8006d48:	2b64      	cmp	r3, #100	; 0x64
 8006d4a:	d901      	bls.n	8006d50 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8006d4c:	2303      	movs	r3, #3
 8006d4e:	e286      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8006d50:	f7ff fbd2 	bl	80064f8 <LL_RCC_HSE_IsReady>
 8006d54:	4603      	mov	r3, r0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1f1      	bne.n	8006d3e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f003 0302 	and.w	r3, r3, #2
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d04c      	beq.n	8006e00 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006d66:	f7ff fda8 	bl	80068ba <LL_RCC_GetSysClkSource>
 8006d6a:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006d6c:	f7ff fea1 	bl	8006ab2 <LL_RCC_PLL_GetMainSource>
 8006d70:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	2b04      	cmp	r3, #4
 8006d76:	d005      	beq.n	8006d84 <HAL_RCC_OscConfig+0x200>
 8006d78:	69bb      	ldr	r3, [r7, #24]
 8006d7a:	2b0c      	cmp	r3, #12
 8006d7c:	d10e      	bne.n	8006d9c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	2b02      	cmp	r3, #2
 8006d82:	d10b      	bne.n	8006d9c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	68db      	ldr	r3, [r3, #12]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d101      	bne.n	8006d90 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e266      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	691b      	ldr	r3, [r3, #16]
 8006d94:	4618      	mov	r0, r3
 8006d96:	f7ff fbf1 	bl	800657c <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006d9a:	e031      	b.n	8006e00 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d019      	beq.n	8006dd8 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006da4:	f7ff fbba 	bl	800651c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006da8:	f7fd fa74 	bl	8004294 <HAL_GetTick>
 8006dac:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006dae:	e008      	b.n	8006dc2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006db0:	f7fd fa70 	bl	8004294 <HAL_GetTick>
 8006db4:	4602      	mov	r2, r0
 8006db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	d901      	bls.n	8006dc2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8006dbe:	2303      	movs	r3, #3
 8006dc0:	e24d      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8006dc2:	f7ff fbc9 	bl	8006558 <LL_RCC_HSI_IsReady>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d0f1      	beq.n	8006db0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	691b      	ldr	r3, [r3, #16]
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f7ff fbd3 	bl	800657c <LL_RCC_HSI_SetCalibTrimming>
 8006dd6:	e013      	b.n	8006e00 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006dd8:	f7ff fbaf 	bl	800653a <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ddc:	f7fd fa5a 	bl	8004294 <HAL_GetTick>
 8006de0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8006de2:	e008      	b.n	8006df6 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006de4:	f7fd fa56 	bl	8004294 <HAL_GetTick>
 8006de8:	4602      	mov	r2, r0
 8006dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dec:	1ad3      	subs	r3, r2, r3
 8006dee:	2b02      	cmp	r3, #2
 8006df0:	d901      	bls.n	8006df6 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8006df2:	2303      	movs	r3, #3
 8006df4:	e233      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006df6:	f7ff fbaf 	bl	8006558 <LL_RCC_HSI_IsReady>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d1f1      	bne.n	8006de4 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 0308 	and.w	r3, r3, #8
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d106      	bne.n	8006e1a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	f000 80a3 	beq.w	8006f60 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	695b      	ldr	r3, [r3, #20]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d076      	beq.n	8006f10 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 0310 	and.w	r3, r3, #16
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d046      	beq.n	8006ebc <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8006e2e:	f7ff fc66 	bl	80066fe <LL_RCC_LSI1_IsReady>
 8006e32:	4603      	mov	r3, r0
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d113      	bne.n	8006e60 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8006e38:	f7ff fc3f 	bl	80066ba <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006e3c:	f7fd fa2a 	bl	8004294 <HAL_GetTick>
 8006e40:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8006e42:	e008      	b.n	8006e56 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006e44:	f7fd fa26 	bl	8004294 <HAL_GetTick>
 8006e48:	4602      	mov	r2, r0
 8006e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e4c:	1ad3      	subs	r3, r2, r3
 8006e4e:	2b02      	cmp	r3, #2
 8006e50:	d901      	bls.n	8006e56 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8006e52:	2303      	movs	r3, #3
 8006e54:	e203      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 8006e56:	f7ff fc52 	bl	80066fe <LL_RCC_LSI1_IsReady>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d0f1      	beq.n	8006e44 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8006e60:	f7ff fc5f 	bl	8006722 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e64:	f7fd fa16 	bl	8004294 <HAL_GetTick>
 8006e68:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 8006e6a:	e008      	b.n	8006e7e <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006e6c:	f7fd fa12 	bl	8004294 <HAL_GetTick>
 8006e70:	4602      	mov	r2, r0
 8006e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e74:	1ad3      	subs	r3, r2, r3
 8006e76:	2b03      	cmp	r3, #3
 8006e78:	d901      	bls.n	8006e7e <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 8006e7a:	2303      	movs	r3, #3
 8006e7c:	e1ef      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8006e7e:	f7ff fc72 	bl	8006766 <LL_RCC_LSI2_IsReady>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d0f1      	beq.n	8006e6c <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	699b      	ldr	r3, [r3, #24]
 8006e8c:	4618      	mov	r0, r3
 8006e8e:	f7ff fc7c 	bl	800678a <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8006e92:	f7ff fc23 	bl	80066dc <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e96:	f7fd f9fd 	bl	8004294 <HAL_GetTick>
 8006e9a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006e9c:	e008      	b.n	8006eb0 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006e9e:	f7fd f9f9 	bl	8004294 <HAL_GetTick>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ea6:	1ad3      	subs	r3, r2, r3
 8006ea8:	2b02      	cmp	r3, #2
 8006eaa:	d901      	bls.n	8006eb0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 8006eac:	2303      	movs	r3, #3
 8006eae:	e1d6      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8006eb0:	f7ff fc25 	bl	80066fe <LL_RCC_LSI1_IsReady>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d1f1      	bne.n	8006e9e <HAL_RCC_OscConfig+0x31a>
 8006eba:	e051      	b.n	8006f60 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8006ebc:	f7ff fbfd 	bl	80066ba <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ec0:	f7fd f9e8 	bl	8004294 <HAL_GetTick>
 8006ec4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8006ec6:	e00c      	b.n	8006ee2 <HAL_RCC_OscConfig+0x35e>
 8006ec8:	20000008 	.word	0x20000008
 8006ecc:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006ed0:	f7fd f9e0 	bl	8004294 <HAL_GetTick>
 8006ed4:	4602      	mov	r2, r0
 8006ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ed8:	1ad3      	subs	r3, r2, r3
 8006eda:	2b02      	cmp	r3, #2
 8006edc:	d901      	bls.n	8006ee2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8006ede:	2303      	movs	r3, #3
 8006ee0:	e1bd      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8006ee2:	f7ff fc0c 	bl	80066fe <LL_RCC_LSI1_IsReady>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d0f1      	beq.n	8006ed0 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8006eec:	f7ff fc2a 	bl	8006744 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8006ef0:	e008      	b.n	8006f04 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006ef2:	f7fd f9cf 	bl	8004294 <HAL_GetTick>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006efa:	1ad3      	subs	r3, r2, r3
 8006efc:	2b03      	cmp	r3, #3
 8006efe:	d901      	bls.n	8006f04 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8006f00:	2303      	movs	r3, #3
 8006f02:	e1ac      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8006f04:	f7ff fc2f 	bl	8006766 <LL_RCC_LSI2_IsReady>
 8006f08:	4603      	mov	r3, r0
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d1f1      	bne.n	8006ef2 <HAL_RCC_OscConfig+0x36e>
 8006f0e:	e027      	b.n	8006f60 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8006f10:	f7ff fc18 	bl	8006744 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f14:	f7fd f9be 	bl	8004294 <HAL_GetTick>
 8006f18:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8006f1a:	e008      	b.n	8006f2e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8006f1c:	f7fd f9ba 	bl	8004294 <HAL_GetTick>
 8006f20:	4602      	mov	r2, r0
 8006f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f24:	1ad3      	subs	r3, r2, r3
 8006f26:	2b03      	cmp	r3, #3
 8006f28:	d901      	bls.n	8006f2e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006f2a:	2303      	movs	r3, #3
 8006f2c:	e197      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8006f2e:	f7ff fc1a 	bl	8006766 <LL_RCC_LSI2_IsReady>
 8006f32:	4603      	mov	r3, r0
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1f1      	bne.n	8006f1c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8006f38:	f7ff fbd0 	bl	80066dc <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f3c:	f7fd f9aa 	bl	8004294 <HAL_GetTick>
 8006f40:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8006f42:	e008      	b.n	8006f56 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8006f44:	f7fd f9a6 	bl	8004294 <HAL_GetTick>
 8006f48:	4602      	mov	r2, r0
 8006f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f4c:	1ad3      	subs	r3, r2, r3
 8006f4e:	2b02      	cmp	r3, #2
 8006f50:	d901      	bls.n	8006f56 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8006f52:	2303      	movs	r3, #3
 8006f54:	e183      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8006f56:	f7ff fbd2 	bl	80066fe <LL_RCC_LSI1_IsReady>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d1f1      	bne.n	8006f44 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f003 0304 	and.w	r3, r3, #4
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d05b      	beq.n	8007024 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f6c:	4ba7      	ldr	r3, [pc, #668]	; (800720c <HAL_RCC_OscConfig+0x688>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d114      	bne.n	8006fa2 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8006f78:	f7ff fa70 	bl	800645c <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f7c:	f7fd f98a 	bl	8004294 <HAL_GetTick>
 8006f80:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f82:	e008      	b.n	8006f96 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f84:	f7fd f986 	bl	8004294 <HAL_GetTick>
 8006f88:	4602      	mov	r2, r0
 8006f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f8c:	1ad3      	subs	r3, r2, r3
 8006f8e:	2b02      	cmp	r3, #2
 8006f90:	d901      	bls.n	8006f96 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8006f92:	2303      	movs	r3, #3
 8006f94:	e163      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006f96:	4b9d      	ldr	r3, [pc, #628]	; (800720c <HAL_RCC_OscConfig+0x688>)
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d0f0      	beq.n	8006f84 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	689b      	ldr	r3, [r3, #8]
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d102      	bne.n	8006fb0 <HAL_RCC_OscConfig+0x42c>
 8006faa:	f7ff fb30 	bl	800660e <LL_RCC_LSE_Enable>
 8006fae:	e00c      	b.n	8006fca <HAL_RCC_OscConfig+0x446>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	2b05      	cmp	r3, #5
 8006fb6:	d104      	bne.n	8006fc2 <HAL_RCC_OscConfig+0x43e>
 8006fb8:	f7ff fb4b 	bl	8006652 <LL_RCC_LSE_EnableBypass>
 8006fbc:	f7ff fb27 	bl	800660e <LL_RCC_LSE_Enable>
 8006fc0:	e003      	b.n	8006fca <HAL_RCC_OscConfig+0x446>
 8006fc2:	f7ff fb35 	bl	8006630 <LL_RCC_LSE_Disable>
 8006fc6:	f7ff fb55 	bl	8006674 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d014      	beq.n	8006ffc <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fd2:	f7fd f95f 	bl	8004294 <HAL_GetTick>
 8006fd6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006fd8:	e00a      	b.n	8006ff0 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fda:	f7fd f95b 	bl	8004294 <HAL_GetTick>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fe2:	1ad3      	subs	r3, r2, r3
 8006fe4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d901      	bls.n	8006ff0 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8006fec:	2303      	movs	r3, #3
 8006fee:	e136      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006ff0:	f7ff fb51 	bl	8006696 <LL_RCC_LSE_IsReady>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d0ef      	beq.n	8006fda <HAL_RCC_OscConfig+0x456>
 8006ffa:	e013      	b.n	8007024 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ffc:	f7fd f94a 	bl	8004294 <HAL_GetTick>
 8007000:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8007002:	e00a      	b.n	800701a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007004:	f7fd f946 	bl	8004294 <HAL_GetTick>
 8007008:	4602      	mov	r2, r0
 800700a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800700c:	1ad3      	subs	r3, r2, r3
 800700e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007012:	4293      	cmp	r3, r2
 8007014:	d901      	bls.n	800701a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8007016:	2303      	movs	r3, #3
 8007018:	e121      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800701a:	f7ff fb3c 	bl	8006696 <LL_RCC_LSE_IsReady>
 800701e:	4603      	mov	r3, r0
 8007020:	2b00      	cmp	r3, #0
 8007022:	d1ef      	bne.n	8007004 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800702c:	2b00      	cmp	r3, #0
 800702e:	d02c      	beq.n	800708a <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007034:	2b00      	cmp	r3, #0
 8007036:	d014      	beq.n	8007062 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007038:	f7ff fab5 	bl	80065a6 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800703c:	f7fd f92a 	bl	8004294 <HAL_GetTick>
 8007040:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8007042:	e008      	b.n	8007056 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007044:	f7fd f926 	bl	8004294 <HAL_GetTick>
 8007048:	4602      	mov	r2, r0
 800704a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800704c:	1ad3      	subs	r3, r2, r3
 800704e:	2b02      	cmp	r3, #2
 8007050:	d901      	bls.n	8007056 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8007052:	2303      	movs	r3, #3
 8007054:	e103      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 8007056:	f7ff fac8 	bl	80065ea <LL_RCC_HSI48_IsReady>
 800705a:	4603      	mov	r3, r0
 800705c:	2b00      	cmp	r3, #0
 800705e:	d0f1      	beq.n	8007044 <HAL_RCC_OscConfig+0x4c0>
 8007060:	e013      	b.n	800708a <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007062:	f7ff fab1 	bl	80065c8 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007066:	f7fd f915 	bl	8004294 <HAL_GetTick>
 800706a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800706c:	e008      	b.n	8007080 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800706e:	f7fd f911 	bl	8004294 <HAL_GetTick>
 8007072:	4602      	mov	r2, r0
 8007074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007076:	1ad3      	subs	r3, r2, r3
 8007078:	2b02      	cmp	r3, #2
 800707a:	d901      	bls.n	8007080 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800707c:	2303      	movs	r3, #3
 800707e:	e0ee      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8007080:	f7ff fab3 	bl	80065ea <LL_RCC_HSI48_IsReady>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d1f1      	bne.n	800706e <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800708e:	2b00      	cmp	r3, #0
 8007090:	f000 80e4 	beq.w	800725c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007094:	f7ff fc11 	bl	80068ba <LL_RCC_GetSysClkSource>
 8007098:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800709a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070a6:	2b02      	cmp	r3, #2
 80070a8:	f040 80b4 	bne.w	8007214 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f003 0203 	and.w	r2, r3, #3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d123      	bne.n	8007102 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d11c      	bne.n	8007102 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	0a1b      	lsrs	r3, r3, #8
 80070cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d114      	bne.n	8007102 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d10d      	bne.n	8007102 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d106      	bne.n	8007102 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80070fe:	429a      	cmp	r2, r3
 8007100:	d05d      	beq.n	80071be <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	2b0c      	cmp	r3, #12
 8007106:	d058      	beq.n	80071ba <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8007108:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007112:	2b00      	cmp	r3, #0
 8007114:	d001      	beq.n	800711a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	e0a1      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800711a:	f7ff fc84 	bl	8006a26 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800711e:	f7fd f8b9 	bl	8004294 <HAL_GetTick>
 8007122:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007124:	e008      	b.n	8007138 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007126:	f7fd f8b5 	bl	8004294 <HAL_GetTick>
 800712a:	4602      	mov	r2, r0
 800712c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800712e:	1ad3      	subs	r3, r2, r3
 8007130:	2b02      	cmp	r3, #2
 8007132:	d901      	bls.n	8007138 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8007134:	2303      	movs	r3, #3
 8007136:	e092      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007138:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007142:	2b00      	cmp	r3, #0
 8007144:	d1ef      	bne.n	8007126 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007146:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800714a:	68da      	ldr	r2, [r3, #12]
 800714c:	4b30      	ldr	r3, [pc, #192]	; (8007210 <HAL_RCC_OscConfig+0x68c>)
 800714e:	4013      	ands	r3, r2
 8007150:	687a      	ldr	r2, [r7, #4]
 8007152:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007158:	4311      	orrs	r1, r2
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800715e:	0212      	lsls	r2, r2, #8
 8007160:	4311      	orrs	r1, r2
 8007162:	687a      	ldr	r2, [r7, #4]
 8007164:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007166:	4311      	orrs	r1, r2
 8007168:	687a      	ldr	r2, [r7, #4]
 800716a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800716c:	4311      	orrs	r1, r2
 800716e:	687a      	ldr	r2, [r7, #4]
 8007170:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007172:	430a      	orrs	r2, r1
 8007174:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007178:	4313      	orrs	r3, r2
 800717a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800717c:	f7ff fc44 	bl	8006a08 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007180:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800718a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800718e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007190:	f7fd f880 	bl	8004294 <HAL_GetTick>
 8007194:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007196:	e008      	b.n	80071aa <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007198:	f7fd f87c 	bl	8004294 <HAL_GetTick>
 800719c:	4602      	mov	r2, r0
 800719e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071a0:	1ad3      	subs	r3, r2, r3
 80071a2:	2b02      	cmp	r3, #2
 80071a4:	d901      	bls.n	80071aa <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80071a6:	2303      	movs	r3, #3
 80071a8:	e059      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d0ef      	beq.n	8007198 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80071b8:	e050      	b.n	800725c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80071ba:	2301      	movs	r3, #1
 80071bc:	e04f      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d147      	bne.n	800725c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80071cc:	f7ff fc1c 	bl	8006a08 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80071d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80071da:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80071e0:	f7fd f858 	bl	8004294 <HAL_GetTick>
 80071e4:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071e6:	e008      	b.n	80071fa <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071e8:	f7fd f854 	bl	8004294 <HAL_GetTick>
 80071ec:	4602      	mov	r2, r0
 80071ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f0:	1ad3      	subs	r3, r2, r3
 80071f2:	2b02      	cmp	r3, #2
 80071f4:	d901      	bls.n	80071fa <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80071f6:	2303      	movs	r3, #3
 80071f8:	e031      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007204:	2b00      	cmp	r3, #0
 8007206:	d0ef      	beq.n	80071e8 <HAL_RCC_OscConfig+0x664>
 8007208:	e028      	b.n	800725c <HAL_RCC_OscConfig+0x6d8>
 800720a:	bf00      	nop
 800720c:	58000400 	.word	0x58000400
 8007210:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	2b0c      	cmp	r3, #12
 8007218:	d01e      	beq.n	8007258 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800721a:	f7ff fc04 	bl	8006a26 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800721e:	f7fd f839 	bl	8004294 <HAL_GetTick>
 8007222:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007224:	e008      	b.n	8007238 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007226:	f7fd f835 	bl	8004294 <HAL_GetTick>
 800722a:	4602      	mov	r2, r0
 800722c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800722e:	1ad3      	subs	r3, r2, r3
 8007230:	2b02      	cmp	r3, #2
 8007232:	d901      	bls.n	8007238 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8007234:	2303      	movs	r3, #3
 8007236:	e012      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007238:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d1ef      	bne.n	8007226 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8007246:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800724a:	68da      	ldr	r2, [r3, #12]
 800724c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007250:	4b05      	ldr	r3, [pc, #20]	; (8007268 <HAL_RCC_OscConfig+0x6e4>)
 8007252:	4013      	ands	r3, r2
 8007254:	60cb      	str	r3, [r1, #12]
 8007256:	e001      	b.n	800725c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	e000      	b.n	800725e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800725c:	2300      	movs	r3, #0
}
 800725e:	4618      	mov	r0, r3
 8007260:	3734      	adds	r7, #52	; 0x34
 8007262:	46bd      	mov	sp, r7
 8007264:	bd90      	pop	{r4, r7, pc}
 8007266:	bf00      	nop
 8007268:	eefefffc 	.word	0xeefefffc

0800726c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b084      	sub	sp, #16
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d101      	bne.n	8007280 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800727c:	2301      	movs	r3, #1
 800727e:	e12d      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007280:	4b98      	ldr	r3, [pc, #608]	; (80074e4 <HAL_RCC_ClockConfig+0x278>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f003 0307 	and.w	r3, r3, #7
 8007288:	683a      	ldr	r2, [r7, #0]
 800728a:	429a      	cmp	r2, r3
 800728c:	d91b      	bls.n	80072c6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800728e:	4b95      	ldr	r3, [pc, #596]	; (80074e4 <HAL_RCC_ClockConfig+0x278>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f023 0207 	bic.w	r2, r3, #7
 8007296:	4993      	ldr	r1, [pc, #588]	; (80074e4 <HAL_RCC_ClockConfig+0x278>)
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	4313      	orrs	r3, r2
 800729c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800729e:	f7fc fff9 	bl	8004294 <HAL_GetTick>
 80072a2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072a4:	e008      	b.n	80072b8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80072a6:	f7fc fff5 	bl	8004294 <HAL_GetTick>
 80072aa:	4602      	mov	r2, r0
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	1ad3      	subs	r3, r2, r3
 80072b0:	2b02      	cmp	r3, #2
 80072b2:	d901      	bls.n	80072b8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80072b4:	2303      	movs	r3, #3
 80072b6:	e111      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072b8:	4b8a      	ldr	r3, [pc, #552]	; (80074e4 <HAL_RCC_ClockConfig+0x278>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 0307 	and.w	r3, r3, #7
 80072c0:	683a      	ldr	r2, [r7, #0]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d1ef      	bne.n	80072a6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	f003 0302 	and.w	r3, r3, #2
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d016      	beq.n	8007300 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	4618      	mov	r0, r3
 80072d8:	f7ff fafb 	bl	80068d2 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80072dc:	f7fc ffda 	bl	8004294 <HAL_GetTick>
 80072e0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80072e2:	e008      	b.n	80072f6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80072e4:	f7fc ffd6 	bl	8004294 <HAL_GetTick>
 80072e8:	4602      	mov	r2, r0
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	1ad3      	subs	r3, r2, r3
 80072ee:	2b02      	cmp	r3, #2
 80072f0:	d901      	bls.n	80072f6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80072f2:	2303      	movs	r3, #3
 80072f4:	e0f2      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80072f6:	f7ff fbe8 	bl	8006aca <LL_RCC_IsActiveFlag_HPRE>
 80072fa:	4603      	mov	r3, r0
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d0f1      	beq.n	80072e4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f003 0320 	and.w	r3, r3, #32
 8007308:	2b00      	cmp	r3, #0
 800730a:	d016      	beq.n	800733a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	695b      	ldr	r3, [r3, #20]
 8007310:	4618      	mov	r0, r3
 8007312:	f7ff faf2 	bl	80068fa <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007316:	f7fc ffbd 	bl	8004294 <HAL_GetTick>
 800731a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800731c:	e008      	b.n	8007330 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800731e:	f7fc ffb9 	bl	8004294 <HAL_GetTick>
 8007322:	4602      	mov	r2, r0
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	1ad3      	subs	r3, r2, r3
 8007328:	2b02      	cmp	r3, #2
 800732a:	d901      	bls.n	8007330 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800732c:	2303      	movs	r3, #3
 800732e:	e0d5      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8007330:	f7ff fbdd 	bl	8006aee <LL_RCC_IsActiveFlag_C2HPRE>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d0f1      	beq.n	800731e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007342:	2b00      	cmp	r3, #0
 8007344:	d016      	beq.n	8007374 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	699b      	ldr	r3, [r3, #24]
 800734a:	4618      	mov	r0, r3
 800734c:	f7ff faeb 	bl	8006926 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8007350:	f7fc ffa0 	bl	8004294 <HAL_GetTick>
 8007354:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8007356:	e008      	b.n	800736a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007358:	f7fc ff9c 	bl	8004294 <HAL_GetTick>
 800735c:	4602      	mov	r2, r0
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	1ad3      	subs	r3, r2, r3
 8007362:	2b02      	cmp	r3, #2
 8007364:	d901      	bls.n	800736a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8007366:	2303      	movs	r3, #3
 8007368:	e0b8      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800736a:	f7ff fbd3 	bl	8006b14 <LL_RCC_IsActiveFlag_SHDHPRE>
 800736e:	4603      	mov	r3, r0
 8007370:	2b00      	cmp	r3, #0
 8007372:	d0f1      	beq.n	8007358 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 0304 	and.w	r3, r3, #4
 800737c:	2b00      	cmp	r3, #0
 800737e:	d016      	beq.n	80073ae <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	68db      	ldr	r3, [r3, #12]
 8007384:	4618      	mov	r0, r3
 8007386:	f7ff fae5 	bl	8006954 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800738a:	f7fc ff83 	bl	8004294 <HAL_GetTick>
 800738e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8007390:	e008      	b.n	80073a4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8007392:	f7fc ff7f 	bl	8004294 <HAL_GetTick>
 8007396:	4602      	mov	r2, r0
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	1ad3      	subs	r3, r2, r3
 800739c:	2b02      	cmp	r3, #2
 800739e:	d901      	bls.n	80073a4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80073a0:	2303      	movs	r3, #3
 80073a2:	e09b      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80073a4:	f7ff fbc9 	bl	8006b3a <LL_RCC_IsActiveFlag_PPRE1>
 80073a8:	4603      	mov	r3, r0
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d0f1      	beq.n	8007392 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f003 0308 	and.w	r3, r3, #8
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d017      	beq.n	80073ea <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	691b      	ldr	r3, [r3, #16]
 80073be:	00db      	lsls	r3, r3, #3
 80073c0:	4618      	mov	r0, r3
 80073c2:	f7ff fadb 	bl	800697c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80073c6:	f7fc ff65 	bl	8004294 <HAL_GetTick>
 80073ca:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80073cc:	e008      	b.n	80073e0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80073ce:	f7fc ff61 	bl	8004294 <HAL_GetTick>
 80073d2:	4602      	mov	r2, r0
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	1ad3      	subs	r3, r2, r3
 80073d8:	2b02      	cmp	r3, #2
 80073da:	d901      	bls.n	80073e0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80073dc:	2303      	movs	r3, #3
 80073de:	e07d      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80073e0:	f7ff fbbd 	bl	8006b5e <LL_RCC_IsActiveFlag_PPRE2>
 80073e4:	4603      	mov	r3, r0
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d0f1      	beq.n	80073ce <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f003 0301 	and.w	r3, r3, #1
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d043      	beq.n	800747e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d106      	bne.n	800740c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80073fe:	f7ff f87b 	bl	80064f8 <LL_RCC_HSE_IsReady>
 8007402:	4603      	mov	r3, r0
 8007404:	2b00      	cmp	r3, #0
 8007406:	d11e      	bne.n	8007446 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007408:	2301      	movs	r3, #1
 800740a:	e067      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	2b03      	cmp	r3, #3
 8007412:	d106      	bne.n	8007422 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8007414:	f7ff fb16 	bl	8006a44 <LL_RCC_PLL_IsReady>
 8007418:	4603      	mov	r3, r0
 800741a:	2b00      	cmp	r3, #0
 800741c:	d113      	bne.n	8007446 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	e05c      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d106      	bne.n	8007438 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800742a:	f7ff f9e3 	bl	80067f4 <LL_RCC_MSI_IsReady>
 800742e:	4603      	mov	r3, r0
 8007430:	2b00      	cmp	r3, #0
 8007432:	d108      	bne.n	8007446 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007434:	2301      	movs	r3, #1
 8007436:	e051      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8007438:	f7ff f88e 	bl	8006558 <LL_RCC_HSI_IsReady>
 800743c:	4603      	mov	r3, r0
 800743e:	2b00      	cmp	r3, #0
 8007440:	d101      	bne.n	8007446 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	e04a      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	685b      	ldr	r3, [r3, #4]
 800744a:	4618      	mov	r0, r3
 800744c:	f7ff fa21 	bl	8006892 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007450:	f7fc ff20 	bl	8004294 <HAL_GetTick>
 8007454:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007456:	e00a      	b.n	800746e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007458:	f7fc ff1c 	bl	8004294 <HAL_GetTick>
 800745c:	4602      	mov	r2, r0
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	f241 3288 	movw	r2, #5000	; 0x1388
 8007466:	4293      	cmp	r3, r2
 8007468:	d901      	bls.n	800746e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800746a:	2303      	movs	r3, #3
 800746c:	e036      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800746e:	f7ff fa24 	bl	80068ba <LL_RCC_GetSysClkSource>
 8007472:	4602      	mov	r2, r0
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	685b      	ldr	r3, [r3, #4]
 8007478:	009b      	lsls	r3, r3, #2
 800747a:	429a      	cmp	r2, r3
 800747c:	d1ec      	bne.n	8007458 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800747e:	4b19      	ldr	r3, [pc, #100]	; (80074e4 <HAL_RCC_ClockConfig+0x278>)
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f003 0307 	and.w	r3, r3, #7
 8007486:	683a      	ldr	r2, [r7, #0]
 8007488:	429a      	cmp	r2, r3
 800748a:	d21b      	bcs.n	80074c4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800748c:	4b15      	ldr	r3, [pc, #84]	; (80074e4 <HAL_RCC_ClockConfig+0x278>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f023 0207 	bic.w	r2, r3, #7
 8007494:	4913      	ldr	r1, [pc, #76]	; (80074e4 <HAL_RCC_ClockConfig+0x278>)
 8007496:	683b      	ldr	r3, [r7, #0]
 8007498:	4313      	orrs	r3, r2
 800749a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800749c:	f7fc fefa 	bl	8004294 <HAL_GetTick>
 80074a0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074a2:	e008      	b.n	80074b6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80074a4:	f7fc fef6 	bl	8004294 <HAL_GetTick>
 80074a8:	4602      	mov	r2, r0
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	2b02      	cmp	r3, #2
 80074b0:	d901      	bls.n	80074b6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80074b2:	2303      	movs	r3, #3
 80074b4:	e012      	b.n	80074dc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074b6:	4b0b      	ldr	r3, [pc, #44]	; (80074e4 <HAL_RCC_ClockConfig+0x278>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0307 	and.w	r3, r3, #7
 80074be:	683a      	ldr	r2, [r7, #0]
 80074c0:	429a      	cmp	r2, r3
 80074c2:	d1ef      	bne.n	80074a4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80074c4:	f000 f87e 	bl	80075c4 <HAL_RCC_GetHCLKFreq>
 80074c8:	4603      	mov	r3, r0
 80074ca:	4a07      	ldr	r2, [pc, #28]	; (80074e8 <HAL_RCC_ClockConfig+0x27c>)
 80074cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80074ce:	f7fc feed 	bl	80042ac <HAL_GetTickPrio>
 80074d2:	4603      	mov	r3, r0
 80074d4:	4618      	mov	r0, r3
 80074d6:	f7fc fe8f 	bl	80041f8 <HAL_InitTick>
 80074da:	4603      	mov	r3, r0
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3710      	adds	r7, #16
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}
 80074e4:	58004000 	.word	0x58004000
 80074e8:	20000008 	.word	0x20000008

080074ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80074ec:	b590      	push	{r4, r7, lr}
 80074ee:	b085      	sub	sp, #20
 80074f0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80074f2:	f7ff f9e2 	bl	80068ba <LL_RCC_GetSysClkSource>
 80074f6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d10a      	bne.n	8007514 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80074fe:	f7ff f99e 	bl	800683e <LL_RCC_MSI_GetRange>
 8007502:	4603      	mov	r3, r0
 8007504:	091b      	lsrs	r3, r3, #4
 8007506:	f003 030f 	and.w	r3, r3, #15
 800750a:	4a2b      	ldr	r2, [pc, #172]	; (80075b8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800750c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007510:	60fb      	str	r3, [r7, #12]
 8007512:	e04b      	b.n	80075ac <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2b04      	cmp	r3, #4
 8007518:	d102      	bne.n	8007520 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800751a:	4b28      	ldr	r3, [pc, #160]	; (80075bc <HAL_RCC_GetSysClockFreq+0xd0>)
 800751c:	60fb      	str	r3, [r7, #12]
 800751e:	e045      	b.n	80075ac <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2b08      	cmp	r3, #8
 8007524:	d10a      	bne.n	800753c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007526:	f7fe ffb7 	bl	8006498 <LL_RCC_HSE_IsEnabledDiv2>
 800752a:	4603      	mov	r3, r0
 800752c:	2b01      	cmp	r3, #1
 800752e:	d102      	bne.n	8007536 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8007530:	4b22      	ldr	r3, [pc, #136]	; (80075bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8007532:	60fb      	str	r3, [r7, #12]
 8007534:	e03a      	b.n	80075ac <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8007536:	4b22      	ldr	r3, [pc, #136]	; (80075c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8007538:	60fb      	str	r3, [r7, #12]
 800753a:	e037      	b.n	80075ac <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800753c:	f7ff fab9 	bl	8006ab2 <LL_RCC_PLL_GetMainSource>
 8007540:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	2b02      	cmp	r3, #2
 8007546:	d003      	beq.n	8007550 <HAL_RCC_GetSysClockFreq+0x64>
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	2b03      	cmp	r3, #3
 800754c:	d003      	beq.n	8007556 <HAL_RCC_GetSysClockFreq+0x6a>
 800754e:	e00d      	b.n	800756c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8007550:	4b1a      	ldr	r3, [pc, #104]	; (80075bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8007552:	60bb      	str	r3, [r7, #8]
        break;
 8007554:	e015      	b.n	8007582 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8007556:	f7fe ff9f 	bl	8006498 <LL_RCC_HSE_IsEnabledDiv2>
 800755a:	4603      	mov	r3, r0
 800755c:	2b01      	cmp	r3, #1
 800755e:	d102      	bne.n	8007566 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8007560:	4b16      	ldr	r3, [pc, #88]	; (80075bc <HAL_RCC_GetSysClockFreq+0xd0>)
 8007562:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8007564:	e00d      	b.n	8007582 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8007566:	4b16      	ldr	r3, [pc, #88]	; (80075c0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8007568:	60bb      	str	r3, [r7, #8]
        break;
 800756a:	e00a      	b.n	8007582 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800756c:	f7ff f967 	bl	800683e <LL_RCC_MSI_GetRange>
 8007570:	4603      	mov	r3, r0
 8007572:	091b      	lsrs	r3, r3, #4
 8007574:	f003 030f 	and.w	r3, r3, #15
 8007578:	4a0f      	ldr	r2, [pc, #60]	; (80075b8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800757a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800757e:	60bb      	str	r3, [r7, #8]
        break;
 8007580:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8007582:	f7ff fa71 	bl	8006a68 <LL_RCC_PLL_GetN>
 8007586:	4602      	mov	r2, r0
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	fb03 f402 	mul.w	r4, r3, r2
 800758e:	f7ff fa84 	bl	8006a9a <LL_RCC_PLL_GetDivider>
 8007592:	4603      	mov	r3, r0
 8007594:	091b      	lsrs	r3, r3, #4
 8007596:	3301      	adds	r3, #1
 8007598:	fbb4 f4f3 	udiv	r4, r4, r3
 800759c:	f7ff fa71 	bl	8006a82 <LL_RCC_PLL_GetR>
 80075a0:	4603      	mov	r3, r0
 80075a2:	0f5b      	lsrs	r3, r3, #29
 80075a4:	3301      	adds	r3, #1
 80075a6:	fbb4 f3f3 	udiv	r3, r4, r3
 80075aa:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80075ac:	68fb      	ldr	r3, [r7, #12]
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3714      	adds	r7, #20
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd90      	pop	{r4, r7, pc}
 80075b6:	bf00      	nop
 80075b8:	08012c24 	.word	0x08012c24
 80075bc:	00f42400 	.word	0x00f42400
 80075c0:	01e84800 	.word	0x01e84800

080075c4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075c4:	b598      	push	{r3, r4, r7, lr}
 80075c6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80075c8:	f7ff ff90 	bl	80074ec <HAL_RCC_GetSysClockFreq>
 80075cc:	4604      	mov	r4, r0
 80075ce:	f7ff f9e9 	bl	80069a4 <LL_RCC_GetAHBPrescaler>
 80075d2:	4603      	mov	r3, r0
 80075d4:	091b      	lsrs	r3, r3, #4
 80075d6:	f003 030f 	and.w	r3, r3, #15
 80075da:	4a03      	ldr	r2, [pc, #12]	; (80075e8 <HAL_RCC_GetHCLKFreq+0x24>)
 80075dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075e0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	bd98      	pop	{r3, r4, r7, pc}
 80075e8:	08012bc4 	.word	0x08012bc4

080075ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80075ec:	b598      	push	{r3, r4, r7, lr}
 80075ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80075f0:	f7ff ffe8 	bl	80075c4 <HAL_RCC_GetHCLKFreq>
 80075f4:	4604      	mov	r4, r0
 80075f6:	f7ff f9ef 	bl	80069d8 <LL_RCC_GetAPB1Prescaler>
 80075fa:	4603      	mov	r3, r0
 80075fc:	0a1b      	lsrs	r3, r3, #8
 80075fe:	f003 0307 	and.w	r3, r3, #7
 8007602:	4a04      	ldr	r2, [pc, #16]	; (8007614 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007608:	f003 031f 	and.w	r3, r3, #31
 800760c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8007610:	4618      	mov	r0, r3
 8007612:	bd98      	pop	{r3, r4, r7, pc}
 8007614:	08012c04 	.word	0x08012c04

08007618 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007618:	b598      	push	{r3, r4, r7, lr}
 800761a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800761c:	f7ff ffd2 	bl	80075c4 <HAL_RCC_GetHCLKFreq>
 8007620:	4604      	mov	r4, r0
 8007622:	f7ff f9e5 	bl	80069f0 <LL_RCC_GetAPB2Prescaler>
 8007626:	4603      	mov	r3, r0
 8007628:	0adb      	lsrs	r3, r3, #11
 800762a:	f003 0307 	and.w	r3, r3, #7
 800762e:	4a04      	ldr	r2, [pc, #16]	; (8007640 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007630:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007634:	f003 031f 	and.w	r3, r3, #31
 8007638:	fa24 f303 	lsr.w	r3, r4, r3
}
 800763c:	4618      	mov	r0, r3
 800763e:	bd98      	pop	{r3, r4, r7, pc}
 8007640:	08012c04 	.word	0x08012c04

08007644 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8007644:	b590      	push	{r4, r7, lr}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2bb0      	cmp	r3, #176	; 0xb0
 8007650:	d903      	bls.n	800765a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8007652:	4b15      	ldr	r3, [pc, #84]	; (80076a8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8007654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007656:	60fb      	str	r3, [r7, #12]
 8007658:	e007      	b.n	800766a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	091b      	lsrs	r3, r3, #4
 800765e:	f003 030f 	and.w	r3, r3, #15
 8007662:	4a11      	ldr	r2, [pc, #68]	; (80076a8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8007664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007668:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800766a:	f7ff f9a7 	bl	80069bc <LL_RCC_GetAHB4Prescaler>
 800766e:	4603      	mov	r3, r0
 8007670:	091b      	lsrs	r3, r3, #4
 8007672:	f003 030f 	and.w	r3, r3, #15
 8007676:	4a0d      	ldr	r2, [pc, #52]	; (80076ac <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8007678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800767c:	68fa      	ldr	r2, [r7, #12]
 800767e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007682:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	4a0a      	ldr	r2, [pc, #40]	; (80076b0 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8007688:	fba2 2303 	umull	r2, r3, r2, r3
 800768c:	0c9c      	lsrs	r4, r3, #18
 800768e:	f7fe fef5 	bl	800647c <HAL_PWREx_GetVoltageRange>
 8007692:	4603      	mov	r3, r0
 8007694:	4619      	mov	r1, r3
 8007696:	4620      	mov	r0, r4
 8007698:	f000 f80c 	bl	80076b4 <RCC_SetFlashLatency>
 800769c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800769e:	4618      	mov	r0, r3
 80076a0:	3714      	adds	r7, #20
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd90      	pop	{r4, r7, pc}
 80076a6:	bf00      	nop
 80076a8:	08012c24 	.word	0x08012c24
 80076ac:	08012bc4 	.word	0x08012bc4
 80076b0:	431bde83 	.word	0x431bde83

080076b4 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80076b4:	b590      	push	{r4, r7, lr}
 80076b6:	b093      	sub	sp, #76	; 0x4c
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80076be:	4b37      	ldr	r3, [pc, #220]	; (800779c <RCC_SetFlashLatency+0xe8>)
 80076c0:	f107 0428 	add.w	r4, r7, #40	; 0x28
 80076c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80076c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80076ca:	4a35      	ldr	r2, [pc, #212]	; (80077a0 <RCC_SetFlashLatency+0xec>)
 80076cc:	f107 031c 	add.w	r3, r7, #28
 80076d0:	ca07      	ldmia	r2, {r0, r1, r2}
 80076d2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80076d6:	4b33      	ldr	r3, [pc, #204]	; (80077a4 <RCC_SetFlashLatency+0xf0>)
 80076d8:	f107 040c 	add.w	r4, r7, #12
 80076dc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80076de:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80076e2:	2300      	movs	r3, #0
 80076e4:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80076ec:	d11a      	bne.n	8007724 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80076ee:	2300      	movs	r3, #0
 80076f0:	643b      	str	r3, [r7, #64]	; 0x40
 80076f2:	e013      	b.n	800771c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80076f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076f6:	009b      	lsls	r3, r3, #2
 80076f8:	3348      	adds	r3, #72	; 0x48
 80076fa:	443b      	add	r3, r7
 80076fc:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8007700:	687a      	ldr	r2, [r7, #4]
 8007702:	429a      	cmp	r2, r3
 8007704:	d807      	bhi.n	8007716 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8007706:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007708:	009b      	lsls	r3, r3, #2
 800770a:	3348      	adds	r3, #72	; 0x48
 800770c:	443b      	add	r3, r7
 800770e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8007712:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8007714:	e020      	b.n	8007758 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8007716:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007718:	3301      	adds	r3, #1
 800771a:	643b      	str	r3, [r7, #64]	; 0x40
 800771c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800771e:	2b03      	cmp	r3, #3
 8007720:	d9e8      	bls.n	80076f4 <RCC_SetFlashLatency+0x40>
 8007722:	e019      	b.n	8007758 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8007724:	2300      	movs	r3, #0
 8007726:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007728:	e013      	b.n	8007752 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800772a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800772c:	009b      	lsls	r3, r3, #2
 800772e:	3348      	adds	r3, #72	; 0x48
 8007730:	443b      	add	r3, r7
 8007732:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8007736:	687a      	ldr	r2, [r7, #4]
 8007738:	429a      	cmp	r2, r3
 800773a:	d807      	bhi.n	800774c <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800773c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	3348      	adds	r3, #72	; 0x48
 8007742:	443b      	add	r3, r7
 8007744:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8007748:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 800774a:	e005      	b.n	8007758 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800774c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800774e:	3301      	adds	r3, #1
 8007750:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007752:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007754:	2b02      	cmp	r3, #2
 8007756:	d9e8      	bls.n	800772a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8007758:	4b13      	ldr	r3, [pc, #76]	; (80077a8 <RCC_SetFlashLatency+0xf4>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f023 0207 	bic.w	r2, r3, #7
 8007760:	4911      	ldr	r1, [pc, #68]	; (80077a8 <RCC_SetFlashLatency+0xf4>)
 8007762:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007764:	4313      	orrs	r3, r2
 8007766:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007768:	f7fc fd94 	bl	8004294 <HAL_GetTick>
 800776c:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800776e:	e008      	b.n	8007782 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8007770:	f7fc fd90 	bl	8004294 <HAL_GetTick>
 8007774:	4602      	mov	r2, r0
 8007776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007778:	1ad3      	subs	r3, r2, r3
 800777a:	2b02      	cmp	r3, #2
 800777c:	d901      	bls.n	8007782 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800777e:	2303      	movs	r3, #3
 8007780:	e007      	b.n	8007792 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8007782:	4b09      	ldr	r3, [pc, #36]	; (80077a8 <RCC_SetFlashLatency+0xf4>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f003 0307 	and.w	r3, r3, #7
 800778a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800778c:	429a      	cmp	r2, r3
 800778e:	d1ef      	bne.n	8007770 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8007790:	2300      	movs	r3, #0
}
 8007792:	4618      	mov	r0, r3
 8007794:	374c      	adds	r7, #76	; 0x4c
 8007796:	46bd      	mov	sp, r7
 8007798:	bd90      	pop	{r4, r7, pc}
 800779a:	bf00      	nop
 800779c:	08011d10 	.word	0x08011d10
 80077a0:	08011d20 	.word	0x08011d20
 80077a4:	08011d2c 	.word	0x08011d2c
 80077a8:	58004000 	.word	0x58004000

080077ac <LL_RCC_LSE_IsEnabled>:
{
 80077ac:	b480      	push	{r7}
 80077ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80077b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80077b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077b8:	f003 0301 	and.w	r3, r3, #1
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d101      	bne.n	80077c4 <LL_RCC_LSE_IsEnabled+0x18>
 80077c0:	2301      	movs	r3, #1
 80077c2:	e000      	b.n	80077c6 <LL_RCC_LSE_IsEnabled+0x1a>
 80077c4:	2300      	movs	r3, #0
}
 80077c6:	4618      	mov	r0, r3
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <LL_RCC_LSE_IsReady>:
{
 80077d0:	b480      	push	{r7}
 80077d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80077d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80077d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077dc:	f003 0302 	and.w	r3, r3, #2
 80077e0:	2b02      	cmp	r3, #2
 80077e2:	d101      	bne.n	80077e8 <LL_RCC_LSE_IsReady+0x18>
 80077e4:	2301      	movs	r3, #1
 80077e6:	e000      	b.n	80077ea <LL_RCC_LSE_IsReady+0x1a>
 80077e8:	2300      	movs	r3, #0
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr

080077f4 <LL_RCC_SetRFWKPClockSource>:
{
 80077f4:	b480      	push	{r7}
 80077f6:	b083      	sub	sp, #12
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80077fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007800:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007804:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007808:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4313      	orrs	r3, r2
 8007810:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8007814:	bf00      	nop
 8007816:	370c      	adds	r7, #12
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr

08007820 <LL_RCC_SetSMPSClockSource>:
{
 8007820:	b480      	push	{r7}
 8007822:	b083      	sub	sp, #12
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8007828:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800782c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782e:	f023 0203 	bic.w	r2, r3, #3
 8007832:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	4313      	orrs	r3, r2
 800783a:	624b      	str	r3, [r1, #36]	; 0x24
}
 800783c:	bf00      	nop
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <LL_RCC_SetSMPSPrescaler>:
{
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8007850:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007856:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800785a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4313      	orrs	r3, r2
 8007862:	624b      	str	r3, [r1, #36]	; 0x24
}
 8007864:	bf00      	nop
 8007866:	370c      	adds	r7, #12
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr

08007870 <LL_RCC_SetUSARTClockSource>:
{
 8007870:	b480      	push	{r7}
 8007872:	b083      	sub	sp, #12
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8007878:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800787c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007880:	f023 0203 	bic.w	r2, r3, #3
 8007884:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	4313      	orrs	r3, r2
 800788c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007890:	bf00      	nop
 8007892:	370c      	adds	r7, #12
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr

0800789c <LL_RCC_SetLPUARTClockSource>:
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80078a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80078a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078ac:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80078b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80078bc:	bf00      	nop
 80078be:	370c      	adds	r7, #12
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr

080078c8 <LL_RCC_SetI2CClockSource>:
{
 80078c8:	b480      	push	{r7}
 80078ca:	b083      	sub	sp, #12
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80078d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80078d4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	091b      	lsrs	r3, r3, #4
 80078dc:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80078e0:	43db      	mvns	r3, r3
 80078e2:	401a      	ands	r2, r3
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	011b      	lsls	r3, r3, #4
 80078e8:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80078ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80078f0:	4313      	orrs	r3, r2
 80078f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80078f6:	bf00      	nop
 80078f8:	370c      	adds	r7, #12
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr

08007902 <LL_RCC_SetLPTIMClockSource>:
{
 8007902:	b480      	push	{r7}
 8007904:	b083      	sub	sp, #12
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800790a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800790e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	0c1b      	lsrs	r3, r3, #16
 8007916:	041b      	lsls	r3, r3, #16
 8007918:	43db      	mvns	r3, r3
 800791a:	401a      	ands	r2, r3
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	041b      	lsls	r3, r3, #16
 8007920:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007924:	4313      	orrs	r3, r2
 8007926:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800792a:	bf00      	nop
 800792c:	370c      	adds	r7, #12
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr

08007936 <LL_RCC_SetSAIClockSource>:
{
 8007936:	b480      	push	{r7}
 8007938:	b083      	sub	sp, #12
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800793e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007946:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800794a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4313      	orrs	r3, r2
 8007952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007956:	bf00      	nop
 8007958:	370c      	adds	r7, #12
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr

08007962 <LL_RCC_SetRNGClockSource>:
{
 8007962:	b480      	push	{r7}
 8007964:	b083      	sub	sp, #12
 8007966:	af00      	add	r7, sp, #0
 8007968:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800796a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800796e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007972:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8007976:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	4313      	orrs	r3, r2
 800797e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8007982:	bf00      	nop
 8007984:	370c      	adds	r7, #12
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr

0800798e <LL_RCC_SetCLK48ClockSource>:
{
 800798e:	b480      	push	{r7}
 8007990:	b083      	sub	sp, #12
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8007996:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800799a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800799e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80079a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	4313      	orrs	r3, r2
 80079aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80079ae:	bf00      	nop
 80079b0:	370c      	adds	r7, #12
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr

080079ba <LL_RCC_SetUSBClockSource>:
{
 80079ba:	b580      	push	{r7, lr}
 80079bc:	b082      	sub	sp, #8
 80079be:	af00      	add	r7, sp, #0
 80079c0:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f7ff ffe3 	bl	800798e <LL_RCC_SetCLK48ClockSource>
}
 80079c8:	bf00      	nop
 80079ca:	3708      	adds	r7, #8
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bd80      	pop	{r7, pc}

080079d0 <LL_RCC_SetADCClockSource>:
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80079d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80079dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079e0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80079e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80079f0:	bf00      	nop
 80079f2:	370c      	adds	r7, #12
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr

080079fc <LL_RCC_SetRTCClockSource>:
{
 80079fc:	b480      	push	{r7}
 80079fe:	b083      	sub	sp, #12
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8007a04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a10:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	4313      	orrs	r3, r2
 8007a18:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8007a1c:	bf00      	nop
 8007a1e:	370c      	adds	r7, #12
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <LL_RCC_GetRTCClockSource>:
{
 8007a28:	b480      	push	{r7}
 8007a2a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8007a2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a34:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr

08007a42 <LL_RCC_ForceBackupDomainReset>:
{
 8007a42:	b480      	push	{r7}
 8007a44:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007a46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a4e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a56:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007a5a:	bf00      	nop
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a62:	4770      	bx	lr

08007a64 <LL_RCC_ReleaseBackupDomainReset>:
{
 8007a64:	b480      	push	{r7}
 8007a66:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8007a68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8007a7c:	bf00      	nop
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr

08007a86 <LL_RCC_PLLSAI1_Enable>:
{
 8007a86:	b480      	push	{r7}
 8007a88:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007a8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007a94:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007a98:	6013      	str	r3, [r2, #0]
}
 8007a9a:	bf00      	nop
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr

08007aa4 <LL_RCC_PLLSAI1_Disable>:
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8007aa8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007ab2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007ab6:	6013      	str	r3, [r2, #0]
}
 8007ab8:	bf00      	nop
 8007aba:	46bd      	mov	sp, r7
 8007abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac0:	4770      	bx	lr

08007ac2 <LL_RCC_PLLSAI1_IsReady>:
{
 8007ac2:	b480      	push	{r7}
 8007ac4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8007ac6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ad0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007ad4:	d101      	bne.n	8007ada <LL_RCC_PLLSAI1_IsReady+0x18>
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	e000      	b.n	8007adc <LL_RCC_PLLSAI1_IsReady+0x1a>
 8007ada:	2300      	movs	r3, #0
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae4:	4770      	bx	lr

08007ae6 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007ae6:	b580      	push	{r7, lr}
 8007ae8:	b088      	sub	sp, #32
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8007aee:	2300      	movs	r3, #0
 8007af0:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8007af2:	2300      	movs	r3, #0
 8007af4:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d034      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b06:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007b0a:	d021      	beq.n	8007b50 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8007b0c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007b10:	d81b      	bhi.n	8007b4a <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007b12:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007b16:	d01d      	beq.n	8007b54 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8007b18:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007b1c:	d815      	bhi.n	8007b4a <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d00b      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0x54>
 8007b22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007b26:	d110      	bne.n	8007b4a <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8007b28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007b2c:	68db      	ldr	r3, [r3, #12]
 8007b2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007b32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007b36:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8007b38:	e00d      	b.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	3304      	adds	r3, #4
 8007b3e:	4618      	mov	r0, r3
 8007b40:	f000 f947 	bl	8007dd2 <RCCEx_PLLSAI1_ConfigNP>
 8007b44:	4603      	mov	r3, r0
 8007b46:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007b48:	e005      	b.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	77fb      	strb	r3, [r7, #31]
        break;
 8007b4e:	e002      	b.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8007b50:	bf00      	nop
 8007b52:	e000      	b.n	8007b56 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8007b54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b56:	7ffb      	ldrb	r3, [r7, #31]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d105      	bne.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b60:	4618      	mov	r0, r3
 8007b62:	f7ff fee8 	bl	8007936 <LL_RCC_SetSAIClockSource>
 8007b66:	e001      	b.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b68:	7ffb      	ldrb	r3, [r7, #31]
 8007b6a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d046      	beq.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8007b78:	f7ff ff56 	bl	8007a28 <LL_RCC_GetRTCClockSource>
 8007b7c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b82:	69ba      	ldr	r2, [r7, #24]
 8007b84:	429a      	cmp	r2, r3
 8007b86:	d03c      	beq.n	8007c02 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8007b88:	f7fe fc68 	bl	800645c <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d105      	bne.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b96:	4618      	mov	r0, r3
 8007b98:	f7ff ff30 	bl	80079fc <LL_RCC_SetRTCClockSource>
 8007b9c:	e02e      	b.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8007b9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ba6:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8007ba8:	f7ff ff4b 	bl	8007a42 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8007bac:	f7ff ff5a 	bl	8007a64 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8007bbe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8007bc8:	f7ff fdf0 	bl	80077ac <LL_RCC_LSE_IsEnabled>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b01      	cmp	r3, #1
 8007bd0:	d114      	bne.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8007bd2:	f7fc fb5f 	bl	8004294 <HAL_GetTick>
 8007bd6:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8007bd8:	e00b      	b.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bda:	f7fc fb5b 	bl	8004294 <HAL_GetTick>
 8007bde:	4602      	mov	r2, r0
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	1ad3      	subs	r3, r2, r3
 8007be4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007be8:	4293      	cmp	r3, r2
 8007bea:	d902      	bls.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8007bec:	2303      	movs	r3, #3
 8007bee:	77fb      	strb	r3, [r7, #31]
              break;
 8007bf0:	e004      	b.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8007bf2:	f7ff fded 	bl	80077d0 <LL_RCC_LSE_IsReady>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	d1ee      	bne.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8007bfc:	7ffb      	ldrb	r3, [r7, #31]
 8007bfe:	77bb      	strb	r3, [r7, #30]
 8007c00:	e001      	b.n	8007c06 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c02:	7ffb      	ldrb	r3, [r7, #31]
 8007c04:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f003 0301 	and.w	r3, r3, #1
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d004      	beq.n	8007c1c <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	699b      	ldr	r3, [r3, #24]
 8007c16:	4618      	mov	r0, r3
 8007c18:	f7ff fe2a 	bl	8007870 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f003 0302 	and.w	r3, r3, #2
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d004      	beq.n	8007c32 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	69db      	ldr	r3, [r3, #28]
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	f7ff fe35 	bl	800789c <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f003 0310 	and.w	r3, r3, #16
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d004      	beq.n	8007c48 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c42:	4618      	mov	r0, r3
 8007c44:	f7ff fe5d 	bl	8007902 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f003 0320 	and.w	r3, r3, #32
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d004      	beq.n	8007c5e <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f7ff fe52 	bl	8007902 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f003 0304 	and.w	r3, r3, #4
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d004      	beq.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	6a1b      	ldr	r3, [r3, #32]
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f7ff fe2a 	bl	80078c8 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f003 0308 	and.w	r3, r3, #8
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d004      	beq.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c84:	4618      	mov	r0, r3
 8007c86:	f7ff fe1f 	bl	80078c8 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d022      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f7ff fe8d 	bl	80079ba <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ca4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007ca8:	d107      	bne.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8007caa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007cae:	68db      	ldr	r3, [r3, #12]
 8007cb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007cb4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007cb8:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007cbe:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007cc2:	d10b      	bne.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	3304      	adds	r3, #4
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f000 f8dd 	bl	8007e88 <RCCEx_PLLSAI1_ConfigNQ>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007cd2:	7ffb      	ldrb	r3, [r7, #31]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d001      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8007cd8:	7ffb      	ldrb	r3, [r7, #31]
 8007cda:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d02b      	beq.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007cf0:	d008      	beq.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cf6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007cfa:	d003      	beq.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d105      	bne.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d08:	4618      	mov	r0, r3
 8007d0a:	f7ff fe2a 	bl	8007962 <LL_RCC_SetRNGClockSource>
 8007d0e:	e00a      	b.n	8007d26 <HAL_RCCEx_PeriphCLKConfig+0x240>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d14:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007d18:	60fb      	str	r3, [r7, #12]
 8007d1a:	2000      	movs	r0, #0
 8007d1c:	f7ff fe21 	bl	8007962 <LL_RCC_SetRNGClockSource>
 8007d20:	68f8      	ldr	r0, [r7, #12]
 8007d22:	f7ff fe34 	bl	800798e <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d2a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8007d2e:	d107      	bne.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8007d30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007d34:	68db      	ldr	r3, [r3, #12]
 8007d36:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007d3a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007d3e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d022      	beq.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d50:	4618      	mov	r0, r3
 8007d52:	f7ff fe3d 	bl	80079d0 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007d5e:	d107      	bne.n	8007d70 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007d60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007d64:	68db      	ldr	r3, [r3, #12]
 8007d66:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007d6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d6e:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d78:	d10b      	bne.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	3304      	adds	r3, #4
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f000 f8dd 	bl	8007f3e <RCCEx_PLLSAI1_ConfigNR>
 8007d84:	4603      	mov	r3, r0
 8007d86:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8007d88:	7ffb      	ldrb	r3, [r7, #31]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d001      	beq.n	8007d92 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 8007d8e:	7ffb      	ldrb	r3, [r7, #31]
 8007d90:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d004      	beq.n	8007da8 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007da2:	4618      	mov	r0, r3
 8007da4:	f7ff fd26 	bl	80077f4 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d009      	beq.n	8007dc8 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007db8:	4618      	mov	r0, r3
 8007dba:	f7ff fd45 	bl	8007848 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7ff fd2c 	bl	8007820 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8007dc8:	7fbb      	ldrb	r3, [r7, #30]
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	3720      	adds	r7, #32
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd80      	pop	{r7, pc}

08007dd2 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007dd2:	b580      	push	{r7, lr}
 8007dd4:	b084      	sub	sp, #16
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007dde:	f7ff fe61 	bl	8007aa4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007de2:	f7fc fa57 	bl	8004294 <HAL_GetTick>
 8007de6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007de8:	e009      	b.n	8007dfe <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007dea:	f7fc fa53 	bl	8004294 <HAL_GetTick>
 8007dee:	4602      	mov	r2, r0
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	1ad3      	subs	r3, r2, r3
 8007df4:	2b02      	cmp	r3, #2
 8007df6:	d902      	bls.n	8007dfe <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8007df8:	2303      	movs	r3, #3
 8007dfa:	73fb      	strb	r3, [r7, #15]
      break;
 8007dfc:	e004      	b.n	8007e08 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007dfe:	f7ff fe60 	bl	8007ac2 <LL_RCC_PLLSAI1_IsReady>
 8007e02:	4603      	mov	r3, r0
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d1f0      	bne.n	8007dea <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8007e08:	7bfb      	ldrb	r3, [r7, #15]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d137      	bne.n	8007e7e <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007e0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007e12:	691b      	ldr	r3, [r3, #16]
 8007e14:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	021b      	lsls	r3, r3, #8
 8007e1e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007e22:	4313      	orrs	r3, r2
 8007e24:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8007e26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007e2a:	691b      	ldr	r3, [r3, #16]
 8007e2c:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007e38:	4313      	orrs	r3, r2
 8007e3a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007e3c:	f7ff fe23 	bl	8007a86 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e40:	f7fc fa28 	bl	8004294 <HAL_GetTick>
 8007e44:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007e46:	e009      	b.n	8007e5c <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007e48:	f7fc fa24 	bl	8004294 <HAL_GetTick>
 8007e4c:	4602      	mov	r2, r0
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	1ad3      	subs	r3, r2, r3
 8007e52:	2b02      	cmp	r3, #2
 8007e54:	d902      	bls.n	8007e5c <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8007e56:	2303      	movs	r3, #3
 8007e58:	73fb      	strb	r3, [r7, #15]
        break;
 8007e5a:	e004      	b.n	8007e66 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007e5c:	f7ff fe31 	bl	8007ac2 <LL_RCC_PLLSAI1_IsReady>
 8007e60:	4603      	mov	r3, r0
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d1f0      	bne.n	8007e48 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8007e66:	7bfb      	ldrb	r3, [r7, #15]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d108      	bne.n	8007e7e <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007e6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007e70:	691a      	ldr	r2, [r3, #16]
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	691b      	ldr	r3, [r3, #16]
 8007e76:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8007e7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e80:	4618      	mov	r0, r3
 8007e82:	3710      	adds	r7, #16
 8007e84:	46bd      	mov	sp, r7
 8007e86:	bd80      	pop	{r7, pc}

08007e88 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b084      	sub	sp, #16
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e90:	2300      	movs	r3, #0
 8007e92:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007e94:	f7ff fe06 	bl	8007aa4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007e98:	f7fc f9fc 	bl	8004294 <HAL_GetTick>
 8007e9c:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007e9e:	e009      	b.n	8007eb4 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007ea0:	f7fc f9f8 	bl	8004294 <HAL_GetTick>
 8007ea4:	4602      	mov	r2, r0
 8007ea6:	68bb      	ldr	r3, [r7, #8]
 8007ea8:	1ad3      	subs	r3, r2, r3
 8007eaa:	2b02      	cmp	r3, #2
 8007eac:	d902      	bls.n	8007eb4 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8007eae:	2303      	movs	r3, #3
 8007eb0:	73fb      	strb	r3, [r7, #15]
      break;
 8007eb2:	e004      	b.n	8007ebe <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007eb4:	f7ff fe05 	bl	8007ac2 <LL_RCC_PLLSAI1_IsReady>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d1f0      	bne.n	8007ea0 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8007ebe:	7bfb      	ldrb	r3, [r7, #15]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d137      	bne.n	8007f34 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007ec4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ec8:	691b      	ldr	r3, [r3, #16]
 8007eca:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	021b      	lsls	r3, r3, #8
 8007ed4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8007edc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007ee0:	691b      	ldr	r3, [r3, #16]
 8007ee2:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	689b      	ldr	r3, [r3, #8]
 8007eea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007ef2:	f7ff fdc8 	bl	8007a86 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ef6:	f7fc f9cd 	bl	8004294 <HAL_GetTick>
 8007efa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007efc:	e009      	b.n	8007f12 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007efe:	f7fc f9c9 	bl	8004294 <HAL_GetTick>
 8007f02:	4602      	mov	r2, r0
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	1ad3      	subs	r3, r2, r3
 8007f08:	2b02      	cmp	r3, #2
 8007f0a:	d902      	bls.n	8007f12 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8007f0c:	2303      	movs	r3, #3
 8007f0e:	73fb      	strb	r3, [r7, #15]
        break;
 8007f10:	e004      	b.n	8007f1c <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007f12:	f7ff fdd6 	bl	8007ac2 <LL_RCC_PLLSAI1_IsReady>
 8007f16:	4603      	mov	r3, r0
 8007f18:	2b01      	cmp	r3, #1
 8007f1a:	d1f0      	bne.n	8007efe <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8007f1c:	7bfb      	ldrb	r3, [r7, #15]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d108      	bne.n	8007f34 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007f22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f26:	691a      	ldr	r2, [r3, #16]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	691b      	ldr	r3, [r3, #16]
 8007f2c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007f30:	4313      	orrs	r3, r2
 8007f32:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8007f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3710      	adds	r7, #16
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}

08007f3e <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8007f3e:	b580      	push	{r7, lr}
 8007f40:	b084      	sub	sp, #16
 8007f42:	af00      	add	r7, sp, #0
 8007f44:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f46:	2300      	movs	r3, #0
 8007f48:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8007f4a:	f7ff fdab 	bl	8007aa4 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007f4e:	f7fc f9a1 	bl	8004294 <HAL_GetTick>
 8007f52:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007f54:	e009      	b.n	8007f6a <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007f56:	f7fc f99d 	bl	8004294 <HAL_GetTick>
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	1ad3      	subs	r3, r2, r3
 8007f60:	2b02      	cmp	r3, #2
 8007f62:	d902      	bls.n	8007f6a <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8007f64:	2303      	movs	r3, #3
 8007f66:	73fb      	strb	r3, [r7, #15]
      break;
 8007f68:	e004      	b.n	8007f74 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8007f6a:	f7ff fdaa 	bl	8007ac2 <LL_RCC_PLLSAI1_IsReady>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d1f0      	bne.n	8007f56 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8007f74:	7bfb      	ldrb	r3, [r7, #15]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d137      	bne.n	8007fea <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8007f7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f7e:	691b      	ldr	r3, [r3, #16]
 8007f80:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	021b      	lsls	r3, r3, #8
 8007f8a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8007f92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f96:	691b      	ldr	r3, [r3, #16]
 8007f98:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8007fa8:	f7ff fd6d 	bl	8007a86 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007fac:	f7fc f972 	bl	8004294 <HAL_GetTick>
 8007fb0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007fb2:	e009      	b.n	8007fc8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007fb4:	f7fc f96e 	bl	8004294 <HAL_GetTick>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	68bb      	ldr	r3, [r7, #8]
 8007fbc:	1ad3      	subs	r3, r2, r3
 8007fbe:	2b02      	cmp	r3, #2
 8007fc0:	d902      	bls.n	8007fc8 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8007fc2:	2303      	movs	r3, #3
 8007fc4:	73fb      	strb	r3, [r7, #15]
        break;
 8007fc6:	e004      	b.n	8007fd2 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8007fc8:	f7ff fd7b 	bl	8007ac2 <LL_RCC_PLLSAI1_IsReady>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	d1f0      	bne.n	8007fb4 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8007fd2:	7bfb      	ldrb	r3, [r7, #15]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d108      	bne.n	8007fea <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8007fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007fdc:	691a      	ldr	r2, [r3, #16]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	691b      	ldr	r3, [r3, #16]
 8007fe2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8007fea:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3710      	adds	r7, #16
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	bd80      	pop	{r7, pc}

08007ff4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d101      	bne.n	8008006 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	e09f      	b.n	8008146 <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800800c:	b2db      	uxtb	r3, r3
 800800e:	2b00      	cmp	r3, #0
 8008010:	d106      	bne.n	8008020 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2200      	movs	r2, #0
 8008016:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800801a:	6878      	ldr	r0, [r7, #4]
 800801c:	f7fb fd76 	bl	8003b0c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	2202      	movs	r2, #2
 8008024:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8008028:	4b49      	ldr	r3, [pc, #292]	; (8008150 <HAL_RTC_Init+0x15c>)
 800802a:	68db      	ldr	r3, [r3, #12]
 800802c:	f003 0310 	and.w	r3, r3, #16
 8008030:	2b10      	cmp	r3, #16
 8008032:	d07e      	beq.n	8008132 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	22ca      	movs	r2, #202	; 0xca
 800803a:	625a      	str	r2, [r3, #36]	; 0x24
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	2253      	movs	r2, #83	; 0x53
 8008042:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f000 f8ab 	bl	80081a0 <RTC_EnterInitMode>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00a      	beq.n	8008066 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	22ff      	movs	r2, #255	; 0xff
 8008056:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2204      	movs	r2, #4
 800805c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      status = HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	73fb      	strb	r3, [r7, #15]
 8008064:	e067      	b.n	8008136 <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	687a      	ldr	r2, [r7, #4]
 800806e:	6812      	ldr	r2, [r2, #0]
 8008070:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008074:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008078:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	6899      	ldr	r1, [r3, #8]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	685a      	ldr	r2, [r3, #4]
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	691b      	ldr	r3, [r3, #16]
 8008088:	431a      	orrs	r2, r3
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	699b      	ldr	r3, [r3, #24]
 800808e:	431a      	orrs	r2, r3
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	430a      	orrs	r2, r1
 8008096:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	687a      	ldr	r2, [r7, #4]
 800809e:	68d2      	ldr	r2, [r2, #12]
 80080a0:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	6919      	ldr	r1, [r3, #16]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	041a      	lsls	r2, r3, #16
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	430a      	orrs	r2, r1
 80080b4:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	68da      	ldr	r2, [r3, #12]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80080c4:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f022 0203 	bic.w	r2, r2, #3
 80080d4:	64da      	str	r2, [r3, #76]	; 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	69da      	ldr	r2, [r3, #28]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	695b      	ldr	r3, [r3, #20]
 80080e4:	431a      	orrs	r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	430a      	orrs	r2, r1
 80080ec:	64da      	str	r2, [r3, #76]	; 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	689b      	ldr	r3, [r3, #8]
 80080f4:	f003 0320 	and.w	r3, r3, #32
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d113      	bne.n	8008124 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 f829 	bl	8008154 <HAL_RTC_WaitForSynchro>
 8008102:	4603      	mov	r3, r0
 8008104:	2b00      	cmp	r3, #0
 8008106:	d00d      	beq.n	8008124 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	22ff      	movs	r2, #255	; 0xff
 800810e:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2204      	movs	r2, #4
 8008114:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2200      	movs	r2, #0
 800811c:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 8008120:	2301      	movs	r3, #1
 8008122:	e010      	b.n	8008146 <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	22ff      	movs	r2, #255	; 0xff
 800812a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Set RTC state */
      status = HAL_OK;
 800812c:	2300      	movs	r3, #0
 800812e:	73fb      	strb	r3, [r7, #15]
 8008130:	e001      	b.n	8008136 <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 8008132:	2300      	movs	r3, #0
 8008134:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8008136:	7bfb      	ldrb	r3, [r7, #15]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d103      	bne.n	8008144 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2201      	movs	r2, #1
 8008140:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  return status;
 8008144:	7bfb      	ldrb	r3, [r7, #15]
}
 8008146:	4618      	mov	r0, r3
 8008148:	3710      	adds	r7, #16
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	40002800 	.word	0x40002800

08008154 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b084      	sub	sp, #16
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	68da      	ldr	r2, [r3, #12]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800816a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800816c:	f7fc f892 	bl	8004294 <HAL_GetTick>
 8008170:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008172:	e009      	b.n	8008188 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008174:	f7fc f88e 	bl	8004294 <HAL_GetTick>
 8008178:	4602      	mov	r2, r0
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	1ad3      	subs	r3, r2, r3
 800817e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008182:	d901      	bls.n	8008188 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8008184:	2303      	movs	r3, #3
 8008186:	e007      	b.n	8008198 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	68db      	ldr	r3, [r3, #12]
 800818e:	f003 0320 	and.w	r3, r3, #32
 8008192:	2b00      	cmp	r3, #0
 8008194:	d0ee      	beq.n	8008174 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8008196:	2300      	movs	r3, #0
}
 8008198:	4618      	mov	r0, r3
 800819a:	3710      	adds	r7, #16
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b084      	sub	sp, #16
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	68db      	ldr	r3, [r3, #12]
 80081ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d119      	bne.n	80081ea <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80081be:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80081c0:	f7fc f868 	bl	8004294 <HAL_GetTick>
 80081c4:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80081c6:	e009      	b.n	80081dc <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80081c8:	f7fc f864 	bl	8004294 <HAL_GetTick>
 80081cc:	4602      	mov	r2, r0
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	1ad3      	subs	r3, r2, r3
 80081d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80081d6:	d901      	bls.n	80081dc <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 80081d8:	2303      	movs	r3, #3
 80081da:	e007      	b.n	80081ec <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	68db      	ldr	r3, [r3, #12]
 80081e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d0ee      	beq.n	80081c8 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80081ea:	2300      	movs	r3, #0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3710      	adds	r7, #16
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param WakeUpCounter Wake up counter
  * @param WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b086      	sub	sp, #24
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	60f8      	str	r0, [r7, #12]
 80081fc:	60b9      	str	r1, [r7, #8]
 80081fe:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008206:	2b01      	cmp	r3, #1
 8008208:	d101      	bne.n	800820e <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 800820a:	2302      	movs	r3, #2
 800820c:	e0a8      	b.n	8008360 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	2201      	movs	r2, #1
 8008212:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2202      	movs	r2, #2
 800821a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	22ca      	movs	r2, #202	; 0xca
 8008224:	625a      	str	r2, [r3, #36]	; 0x24
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	2253      	movs	r2, #83	; 0x53
 800822c:	625a      	str	r2, [r3, #36]	; 0x24

  /*Check RTC WUTWF flag is reset only when wake up timer enabled*/
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008238:	2b00      	cmp	r3, #0
 800823a:	d020      	beq.n	800827e <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    tickstart = HAL_GetTick();
 800823c:	f7fc f82a 	bl	8004294 <HAL_GetTick>
 8008240:	6178      	str	r0, [r7, #20]

    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8008242:	e015      	b.n	8008270 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008244:	f7fc f826 	bl	8004294 <HAL_GetTick>
 8008248:	4602      	mov	r2, r0
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	1ad3      	subs	r3, r2, r3
 800824e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008252:	d90d      	bls.n	8008270 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	22ff      	movs	r2, #255	; 0xff
 800825a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2203      	movs	r2, #3
 8008260:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2200      	movs	r2, #0
 8008268:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800826c:	2303      	movs	r3, #3
 800826e:	e077      	b.n	8008360 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
    while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	68db      	ldr	r3, [r3, #12]
 8008276:	f003 0304 	and.w	r3, r3, #4
 800827a:	2b00      	cmp	r3, #0
 800827c:	d1e2      	bne.n	8008244 <HAL_RTCEx_SetWakeUpTimer_IT+0x50>
      }
    }
  }
  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	689a      	ldr	r2, [r3, #8]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800828c:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	68db      	ldr	r3, [r3, #12]
 8008294:	b2da      	uxtb	r2, r3
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800829e:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80082a0:	f7fb fff8 	bl	8004294 <HAL_GetTick>
 80082a4:	6178      	str	r0, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80082a6:	e015      	b.n	80082d4 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80082a8:	f7fb fff4 	bl	8004294 <HAL_GetTick>
 80082ac:	4602      	mov	r2, r0
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	1ad3      	subs	r3, r2, r3
 80082b2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80082b6:	d90d      	bls.n	80082d4 <HAL_RTCEx_SetWakeUpTimer_IT+0xe0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	22ff      	movs	r2, #255	; 0xff
 80082be:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2203      	movs	r2, #3
 80082c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2200      	movs	r2, #0
 80082cc:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_TIMEOUT;
 80082d0:	2303      	movs	r3, #3
 80082d2:	e045      	b.n	8008360 <HAL_RTCEx_SetWakeUpTimer_IT+0x16c>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	68db      	ldr	r3, [r3, #12]
 80082da:	f003 0304 	and.w	r3, r3, #4
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d0e2      	beq.n	80082a8 <HAL_RTCEx_SetWakeUpTimer_IT+0xb4>
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	68ba      	ldr	r2, [r7, #8]
 80082e8:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	689a      	ldr	r2, [r3, #8]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f022 0207 	bic.w	r2, r2, #7
 80082f8:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	6899      	ldr	r1, [r3, #8]
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	430a      	orrs	r2, r1
 8008308:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800830a:	4b17      	ldr	r3, [pc, #92]	; (8008368 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800830c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008310:	4a15      	ldr	r2, [pc, #84]	; (8008368 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8008312:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008316:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800831a:	4b13      	ldr	r3, [pc, #76]	; (8008368 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4a12      	ldr	r2, [pc, #72]	; (8008368 <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 8008320:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008324:	6013      	str	r3, [r2, #0]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	689a      	ldr	r2, [r3, #8]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008334:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	689a      	ldr	r2, [r3, #8]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008344:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	22ff      	movs	r2, #255	; 0xff
 800834c:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2201      	movs	r2, #1
 8008352:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800835e:	2300      	movs	r3, #0
}
 8008360:	4618      	mov	r0, r3
 8008362:	3718      	adds	r7, #24
 8008364:	46bd      	mov	sp, r7
 8008366:	bd80      	pop	{r7, pc}
 8008368:	58000800 	.word	0x58000800

0800836c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b084      	sub	sp, #16
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d101      	bne.n	800837e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800837a:	2301      	movs	r3, #1
 800837c:	e095      	b.n	80084aa <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008382:	2b00      	cmp	r3, #0
 8008384:	d108      	bne.n	8008398 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	685b      	ldr	r3, [r3, #4]
 800838a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800838e:	d009      	beq.n	80083a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2200      	movs	r2, #0
 8008394:	61da      	str	r2, [r3, #28]
 8008396:	e005      	b.n	80083a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d106      	bne.n	80083c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2200      	movs	r2, #0
 80083ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f7fb fbd8 	bl	8003b74 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2202      	movs	r2, #2
 80083c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	681a      	ldr	r2, [r3, #0]
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083da:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	68db      	ldr	r3, [r3, #12]
 80083e0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80083e4:	d902      	bls.n	80083ec <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80083e6:	2300      	movs	r3, #0
 80083e8:	60fb      	str	r3, [r7, #12]
 80083ea:	e002      	b.n	80083f2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80083ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80083f0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80083fa:	d007      	beq.n	800840c <HAL_SPI_Init+0xa0>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	68db      	ldr	r3, [r3, #12]
 8008400:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008404:	d002      	beq.n	800840c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	2200      	movs	r2, #0
 800840a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800841c:	431a      	orrs	r2, r3
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	691b      	ldr	r3, [r3, #16]
 8008422:	f003 0302 	and.w	r3, r3, #2
 8008426:	431a      	orrs	r2, r3
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	695b      	ldr	r3, [r3, #20]
 800842c:	f003 0301 	and.w	r3, r3, #1
 8008430:	431a      	orrs	r2, r3
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	699b      	ldr	r3, [r3, #24]
 8008436:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800843a:	431a      	orrs	r2, r3
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	69db      	ldr	r3, [r3, #28]
 8008440:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008444:	431a      	orrs	r2, r3
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6a1b      	ldr	r3, [r3, #32]
 800844a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800844e:	ea42 0103 	orr.w	r1, r2, r3
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008456:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	430a      	orrs	r2, r1
 8008460:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	699b      	ldr	r3, [r3, #24]
 8008466:	0c1b      	lsrs	r3, r3, #16
 8008468:	f003 0204 	and.w	r2, r3, #4
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008470:	f003 0310 	and.w	r3, r3, #16
 8008474:	431a      	orrs	r2, r3
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800847a:	f003 0308 	and.w	r3, r3, #8
 800847e:	431a      	orrs	r2, r3
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	68db      	ldr	r3, [r3, #12]
 8008484:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008488:	ea42 0103 	orr.w	r1, r2, r3
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	430a      	orrs	r2, r1
 8008498:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2200      	movs	r2, #0
 800849e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80084a8:	2300      	movs	r3, #0
}
 80084aa:	4618      	mov	r0, r3
 80084ac:	3710      	adds	r7, #16
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}

080084b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80084b2:	b580      	push	{r7, lr}
 80084b4:	b088      	sub	sp, #32
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	60f8      	str	r0, [r7, #12]
 80084ba:	60b9      	str	r1, [r7, #8]
 80084bc:	603b      	str	r3, [r7, #0]
 80084be:	4613      	mov	r3, r2
 80084c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80084c2:	2300      	movs	r3, #0
 80084c4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	d101      	bne.n	80084d4 <HAL_SPI_Transmit+0x22>
 80084d0:	2302      	movs	r3, #2
 80084d2:	e158      	b.n	8008786 <HAL_SPI_Transmit+0x2d4>
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2201      	movs	r2, #1
 80084d8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80084dc:	f7fb feda 	bl	8004294 <HAL_GetTick>
 80084e0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80084e2:	88fb      	ldrh	r3, [r7, #6]
 80084e4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	2b01      	cmp	r3, #1
 80084f0:	d002      	beq.n	80084f8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80084f2:	2302      	movs	r3, #2
 80084f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80084f6:	e13d      	b.n	8008774 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d002      	beq.n	8008504 <HAL_SPI_Transmit+0x52>
 80084fe:	88fb      	ldrh	r3, [r7, #6]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d102      	bne.n	800850a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008504:	2301      	movs	r3, #1
 8008506:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008508:	e134      	b.n	8008774 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	2203      	movs	r2, #3
 800850e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	2200      	movs	r2, #0
 8008516:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	68ba      	ldr	r2, [r7, #8]
 800851c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	88fa      	ldrh	r2, [r7, #6]
 8008522:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	88fa      	ldrh	r2, [r7, #6]
 8008528:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2200      	movs	r2, #0
 800852e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	2200      	movs	r2, #0
 8008534:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2200      	movs	r2, #0
 800853c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2200      	movs	r2, #0
 8008544:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2200      	movs	r2, #0
 800854a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	689b      	ldr	r3, [r3, #8]
 8008550:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008554:	d10f      	bne.n	8008576 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681a      	ldr	r2, [r3, #0]
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008564:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	681a      	ldr	r2, [r3, #0]
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008574:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008580:	2b40      	cmp	r3, #64	; 0x40
 8008582:	d007      	beq.n	8008594 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	681a      	ldr	r2, [r3, #0]
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008592:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800859c:	d94b      	bls.n	8008636 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	685b      	ldr	r3, [r3, #4]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d002      	beq.n	80085ac <HAL_SPI_Transmit+0xfa>
 80085a6:	8afb      	ldrh	r3, [r7, #22]
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	d13e      	bne.n	800862a <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b0:	881a      	ldrh	r2, [r3, #0]
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085bc:	1c9a      	adds	r2, r3, #2
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085c6:	b29b      	uxth	r3, r3
 80085c8:	3b01      	subs	r3, #1
 80085ca:	b29a      	uxth	r2, r3
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80085d0:	e02b      	b.n	800862a <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	689b      	ldr	r3, [r3, #8]
 80085d8:	f003 0302 	and.w	r3, r3, #2
 80085dc:	2b02      	cmp	r3, #2
 80085de:	d112      	bne.n	8008606 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e4:	881a      	ldrh	r2, [r3, #0]
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085f0:	1c9a      	adds	r2, r3, #2
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	3b01      	subs	r3, #1
 80085fe:	b29a      	uxth	r2, r3
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008604:	e011      	b.n	800862a <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008606:	f7fb fe45 	bl	8004294 <HAL_GetTick>
 800860a:	4602      	mov	r2, r0
 800860c:	69bb      	ldr	r3, [r7, #24]
 800860e:	1ad3      	subs	r3, r2, r3
 8008610:	683a      	ldr	r2, [r7, #0]
 8008612:	429a      	cmp	r2, r3
 8008614:	d803      	bhi.n	800861e <HAL_SPI_Transmit+0x16c>
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800861c:	d102      	bne.n	8008624 <HAL_SPI_Transmit+0x172>
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d102      	bne.n	800862a <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8008624:	2303      	movs	r3, #3
 8008626:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008628:	e0a4      	b.n	8008774 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800862e:	b29b      	uxth	r3, r3
 8008630:	2b00      	cmp	r3, #0
 8008632:	d1ce      	bne.n	80085d2 <HAL_SPI_Transmit+0x120>
 8008634:	e07c      	b.n	8008730 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	685b      	ldr	r3, [r3, #4]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d002      	beq.n	8008644 <HAL_SPI_Transmit+0x192>
 800863e:	8afb      	ldrh	r3, [r7, #22]
 8008640:	2b01      	cmp	r3, #1
 8008642:	d170      	bne.n	8008726 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008648:	b29b      	uxth	r3, r3
 800864a:	2b01      	cmp	r3, #1
 800864c:	d912      	bls.n	8008674 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008652:	881a      	ldrh	r2, [r3, #0]
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800865e:	1c9a      	adds	r2, r3, #2
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008668:	b29b      	uxth	r3, r3
 800866a:	3b02      	subs	r3, #2
 800866c:	b29a      	uxth	r2, r3
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008672:	e058      	b.n	8008726 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	330c      	adds	r3, #12
 800867e:	7812      	ldrb	r2, [r2, #0]
 8008680:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008686:	1c5a      	adds	r2, r3, #1
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008690:	b29b      	uxth	r3, r3
 8008692:	3b01      	subs	r3, #1
 8008694:	b29a      	uxth	r2, r3
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800869a:	e044      	b.n	8008726 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	689b      	ldr	r3, [r3, #8]
 80086a2:	f003 0302 	and.w	r3, r3, #2
 80086a6:	2b02      	cmp	r3, #2
 80086a8:	d12b      	bne.n	8008702 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086ae:	b29b      	uxth	r3, r3
 80086b0:	2b01      	cmp	r3, #1
 80086b2:	d912      	bls.n	80086da <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086b8:	881a      	ldrh	r2, [r3, #0]
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086c4:	1c9a      	adds	r2, r3, #2
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086ce:	b29b      	uxth	r3, r3
 80086d0:	3b02      	subs	r3, #2
 80086d2:	b29a      	uxth	r2, r3
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80086d8:	e025      	b.n	8008726 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	330c      	adds	r3, #12
 80086e4:	7812      	ldrb	r2, [r2, #0]
 80086e6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ec:	1c5a      	adds	r2, r3, #1
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086f6:	b29b      	uxth	r3, r3
 80086f8:	3b01      	subs	r3, #1
 80086fa:	b29a      	uxth	r2, r3
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008700:	e011      	b.n	8008726 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008702:	f7fb fdc7 	bl	8004294 <HAL_GetTick>
 8008706:	4602      	mov	r2, r0
 8008708:	69bb      	ldr	r3, [r7, #24]
 800870a:	1ad3      	subs	r3, r2, r3
 800870c:	683a      	ldr	r2, [r7, #0]
 800870e:	429a      	cmp	r2, r3
 8008710:	d803      	bhi.n	800871a <HAL_SPI_Transmit+0x268>
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008718:	d102      	bne.n	8008720 <HAL_SPI_Transmit+0x26e>
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d102      	bne.n	8008726 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8008720:	2303      	movs	r3, #3
 8008722:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008724:	e026      	b.n	8008774 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800872a:	b29b      	uxth	r3, r3
 800872c:	2b00      	cmp	r3, #0
 800872e:	d1b5      	bne.n	800869c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008730:	69ba      	ldr	r2, [r7, #24]
 8008732:	6839      	ldr	r1, [r7, #0]
 8008734:	68f8      	ldr	r0, [r7, #12]
 8008736:	f000 fe03 	bl	8009340 <SPI_EndRxTxTransaction>
 800873a:	4603      	mov	r3, r0
 800873c:	2b00      	cmp	r3, #0
 800873e:	d002      	beq.n	8008746 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2220      	movs	r2, #32
 8008744:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	689b      	ldr	r3, [r3, #8]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d10a      	bne.n	8008764 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800874e:	2300      	movs	r3, #0
 8008750:	613b      	str	r3, [r7, #16]
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	68db      	ldr	r3, [r3, #12]
 8008758:	613b      	str	r3, [r7, #16]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	689b      	ldr	r3, [r3, #8]
 8008760:	613b      	str	r3, [r7, #16]
 8008762:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008768:	2b00      	cmp	r3, #0
 800876a:	d002      	beq.n	8008772 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800876c:	2301      	movs	r3, #1
 800876e:	77fb      	strb	r3, [r7, #31]
 8008770:	e000      	b.n	8008774 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8008772:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	2201      	movs	r2, #1
 8008778:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	2200      	movs	r2, #0
 8008780:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008784:	7ffb      	ldrb	r3, [r7, #31]
}
 8008786:	4618      	mov	r0, r3
 8008788:	3720      	adds	r7, #32
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}

0800878e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800878e:	b580      	push	{r7, lr}
 8008790:	b088      	sub	sp, #32
 8008792:	af02      	add	r7, sp, #8
 8008794:	60f8      	str	r0, [r7, #12]
 8008796:	60b9      	str	r1, [r7, #8]
 8008798:	603b      	str	r3, [r7, #0]
 800879a:	4613      	mov	r3, r2
 800879c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800879e:	2300      	movs	r3, #0
 80087a0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80087aa:	d112      	bne.n	80087d2 <HAL_SPI_Receive+0x44>
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	689b      	ldr	r3, [r3, #8]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d10e      	bne.n	80087d2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	2204      	movs	r2, #4
 80087b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80087bc:	88fa      	ldrh	r2, [r7, #6]
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	9300      	str	r3, [sp, #0]
 80087c2:	4613      	mov	r3, r2
 80087c4:	68ba      	ldr	r2, [r7, #8]
 80087c6:	68b9      	ldr	r1, [r7, #8]
 80087c8:	68f8      	ldr	r0, [r7, #12]
 80087ca:	f000 f910 	bl	80089ee <HAL_SPI_TransmitReceive>
 80087ce:	4603      	mov	r3, r0
 80087d0:	e109      	b.n	80089e6 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80087d8:	2b01      	cmp	r3, #1
 80087da:	d101      	bne.n	80087e0 <HAL_SPI_Receive+0x52>
 80087dc:	2302      	movs	r3, #2
 80087de:	e102      	b.n	80089e6 <HAL_SPI_Receive+0x258>
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2201      	movs	r2, #1
 80087e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80087e8:	f7fb fd54 	bl	8004294 <HAL_GetTick>
 80087ec:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80087f4:	b2db      	uxtb	r3, r3
 80087f6:	2b01      	cmp	r3, #1
 80087f8:	d002      	beq.n	8008800 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80087fa:	2302      	movs	r3, #2
 80087fc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80087fe:	e0e9      	b.n	80089d4 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d002      	beq.n	800880c <HAL_SPI_Receive+0x7e>
 8008806:	88fb      	ldrh	r3, [r7, #6]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d102      	bne.n	8008812 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800880c:	2301      	movs	r3, #1
 800880e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008810:	e0e0      	b.n	80089d4 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2204      	movs	r2, #4
 8008816:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	2200      	movs	r2, #0
 800881e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	68ba      	ldr	r2, [r7, #8]
 8008824:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	88fa      	ldrh	r2, [r7, #6]
 800882a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	88fa      	ldrh	r2, [r7, #6]
 8008832:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2200      	movs	r2, #0
 800883a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2200      	movs	r2, #0
 8008840:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2200      	movs	r2, #0
 8008846:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	2200      	movs	r2, #0
 800884c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2200      	movs	r2, #0
 8008852:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	68db      	ldr	r3, [r3, #12]
 8008858:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800885c:	d908      	bls.n	8008870 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	685a      	ldr	r2, [r3, #4]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800886c:	605a      	str	r2, [r3, #4]
 800886e:	e007      	b.n	8008880 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	685a      	ldr	r2, [r3, #4]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800887e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008888:	d10f      	bne.n	80088aa <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	681a      	ldr	r2, [r3, #0]
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008898:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	681a      	ldr	r2, [r3, #0]
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80088a8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088b4:	2b40      	cmp	r3, #64	; 0x40
 80088b6:	d007      	beq.n	80088c8 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	681a      	ldr	r2, [r3, #0]
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088c6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	68db      	ldr	r3, [r3, #12]
 80088cc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80088d0:	d867      	bhi.n	80089a2 <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80088d2:	e030      	b.n	8008936 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	689b      	ldr	r3, [r3, #8]
 80088da:	f003 0301 	and.w	r3, r3, #1
 80088de:	2b01      	cmp	r3, #1
 80088e0:	d117      	bne.n	8008912 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f103 020c 	add.w	r2, r3, #12
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088ee:	7812      	ldrb	r2, [r2, #0]
 80088f0:	b2d2      	uxtb	r2, r2
 80088f2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088f8:	1c5a      	adds	r2, r3, #1
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008904:	b29b      	uxth	r3, r3
 8008906:	3b01      	subs	r3, #1
 8008908:	b29a      	uxth	r2, r3
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8008910:	e011      	b.n	8008936 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008912:	f7fb fcbf 	bl	8004294 <HAL_GetTick>
 8008916:	4602      	mov	r2, r0
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	1ad3      	subs	r3, r2, r3
 800891c:	683a      	ldr	r2, [r7, #0]
 800891e:	429a      	cmp	r2, r3
 8008920:	d803      	bhi.n	800892a <HAL_SPI_Receive+0x19c>
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008928:	d102      	bne.n	8008930 <HAL_SPI_Receive+0x1a2>
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d102      	bne.n	8008936 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 8008930:	2303      	movs	r3, #3
 8008932:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008934:	e04e      	b.n	80089d4 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800893c:	b29b      	uxth	r3, r3
 800893e:	2b00      	cmp	r3, #0
 8008940:	d1c8      	bne.n	80088d4 <HAL_SPI_Receive+0x146>
 8008942:	e034      	b.n	80089ae <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	689b      	ldr	r3, [r3, #8]
 800894a:	f003 0301 	and.w	r3, r3, #1
 800894e:	2b01      	cmp	r3, #1
 8008950:	d115      	bne.n	800897e <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	68da      	ldr	r2, [r3, #12]
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895c:	b292      	uxth	r2, r2
 800895e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008964:	1c9a      	adds	r2, r3, #2
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008970:	b29b      	uxth	r3, r3
 8008972:	3b01      	subs	r3, #1
 8008974:	b29a      	uxth	r2, r3
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800897c:	e011      	b.n	80089a2 <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800897e:	f7fb fc89 	bl	8004294 <HAL_GetTick>
 8008982:	4602      	mov	r2, r0
 8008984:	693b      	ldr	r3, [r7, #16]
 8008986:	1ad3      	subs	r3, r2, r3
 8008988:	683a      	ldr	r2, [r7, #0]
 800898a:	429a      	cmp	r2, r3
 800898c:	d803      	bhi.n	8008996 <HAL_SPI_Receive+0x208>
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008994:	d102      	bne.n	800899c <HAL_SPI_Receive+0x20e>
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d102      	bne.n	80089a2 <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800899c:	2303      	movs	r3, #3
 800899e:	75fb      	strb	r3, [r7, #23]
          goto error;
 80089a0:	e018      	b.n	80089d4 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80089a8:	b29b      	uxth	r3, r3
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d1ca      	bne.n	8008944 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80089ae:	693a      	ldr	r2, [r7, #16]
 80089b0:	6839      	ldr	r1, [r7, #0]
 80089b2:	68f8      	ldr	r0, [r7, #12]
 80089b4:	f000 fc6c 	bl	8009290 <SPI_EndRxTransaction>
 80089b8:	4603      	mov	r3, r0
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d002      	beq.n	80089c4 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2220      	movs	r2, #32
 80089c2:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d002      	beq.n	80089d2 <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	75fb      	strb	r3, [r7, #23]
 80089d0:	e000      	b.n	80089d4 <HAL_SPI_Receive+0x246>
  }

error :
 80089d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2201      	movs	r2, #1
 80089d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2200      	movs	r2, #0
 80089e0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80089e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3718      	adds	r7, #24
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}

080089ee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80089ee:	b580      	push	{r7, lr}
 80089f0:	b08a      	sub	sp, #40	; 0x28
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	60f8      	str	r0, [r7, #12]
 80089f6:	60b9      	str	r1, [r7, #8]
 80089f8:	607a      	str	r2, [r7, #4]
 80089fa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80089fc:	2301      	movs	r3, #1
 80089fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008a00:	2300      	movs	r3, #0
 8008a02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008a0c:	2b01      	cmp	r3, #1
 8008a0e:	d101      	bne.n	8008a14 <HAL_SPI_TransmitReceive+0x26>
 8008a10:	2302      	movs	r3, #2
 8008a12:	e1fb      	b.n	8008e0c <HAL_SPI_TransmitReceive+0x41e>
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	2201      	movs	r2, #1
 8008a18:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008a1c:	f7fb fc3a 	bl	8004294 <HAL_GetTick>
 8008a20:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008a28:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008a30:	887b      	ldrh	r3, [r7, #2]
 8008a32:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8008a34:	887b      	ldrh	r3, [r7, #2]
 8008a36:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008a38:	7efb      	ldrb	r3, [r7, #27]
 8008a3a:	2b01      	cmp	r3, #1
 8008a3c:	d00e      	beq.n	8008a5c <HAL_SPI_TransmitReceive+0x6e>
 8008a3e:	697b      	ldr	r3, [r7, #20]
 8008a40:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a44:	d106      	bne.n	8008a54 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d102      	bne.n	8008a54 <HAL_SPI_TransmitReceive+0x66>
 8008a4e:	7efb      	ldrb	r3, [r7, #27]
 8008a50:	2b04      	cmp	r3, #4
 8008a52:	d003      	beq.n	8008a5c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8008a54:	2302      	movs	r3, #2
 8008a56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008a5a:	e1cd      	b.n	8008df8 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d005      	beq.n	8008a6e <HAL_SPI_TransmitReceive+0x80>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d002      	beq.n	8008a6e <HAL_SPI_TransmitReceive+0x80>
 8008a68:	887b      	ldrh	r3, [r7, #2]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d103      	bne.n	8008a76 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008a6e:	2301      	movs	r3, #1
 8008a70:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008a74:	e1c0      	b.n	8008df8 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	2b04      	cmp	r3, #4
 8008a80:	d003      	beq.n	8008a8a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	2205      	movs	r2, #5
 8008a86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	687a      	ldr	r2, [r7, #4]
 8008a94:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	887a      	ldrh	r2, [r7, #2]
 8008a9a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	887a      	ldrh	r2, [r7, #2]
 8008aa2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	68ba      	ldr	r2, [r7, #8]
 8008aaa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	887a      	ldrh	r2, [r7, #2]
 8008ab0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	887a      	ldrh	r2, [r7, #2]
 8008ab6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	2200      	movs	r2, #0
 8008abc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	68db      	ldr	r3, [r3, #12]
 8008ac8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008acc:	d802      	bhi.n	8008ad4 <HAL_SPI_TransmitReceive+0xe6>
 8008ace:	8a3b      	ldrh	r3, [r7, #16]
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d908      	bls.n	8008ae6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	685a      	ldr	r2, [r3, #4]
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008ae2:	605a      	str	r2, [r3, #4]
 8008ae4:	e007      	b.n	8008af6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	685a      	ldr	r2, [r3, #4]
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008af4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b00:	2b40      	cmp	r3, #64	; 0x40
 8008b02:	d007      	beq.n	8008b14 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b12:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	68db      	ldr	r3, [r3, #12]
 8008b18:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008b1c:	d97c      	bls.n	8008c18 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d002      	beq.n	8008b2c <HAL_SPI_TransmitReceive+0x13e>
 8008b26:	8a7b      	ldrh	r3, [r7, #18]
 8008b28:	2b01      	cmp	r3, #1
 8008b2a:	d169      	bne.n	8008c00 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b30:	881a      	ldrh	r2, [r3, #0]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b3c:	1c9a      	adds	r2, r3, #2
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b46:	b29b      	uxth	r3, r3
 8008b48:	3b01      	subs	r3, #1
 8008b4a:	b29a      	uxth	r2, r3
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008b50:	e056      	b.n	8008c00 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	f003 0302 	and.w	r3, r3, #2
 8008b5c:	2b02      	cmp	r3, #2
 8008b5e:	d11b      	bne.n	8008b98 <HAL_SPI_TransmitReceive+0x1aa>
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b64:	b29b      	uxth	r3, r3
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d016      	beq.n	8008b98 <HAL_SPI_TransmitReceive+0x1aa>
 8008b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d113      	bne.n	8008b98 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b74:	881a      	ldrh	r2, [r3, #0]
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b80:	1c9a      	adds	r2, r3, #2
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008b8a:	b29b      	uxth	r3, r3
 8008b8c:	3b01      	subs	r3, #1
 8008b8e:	b29a      	uxth	r2, r3
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008b94:	2300      	movs	r3, #0
 8008b96:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	f003 0301 	and.w	r3, r3, #1
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d11c      	bne.n	8008be0 <HAL_SPI_TransmitReceive+0x1f2>
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d016      	beq.n	8008be0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	68da      	ldr	r2, [r3, #12]
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bbc:	b292      	uxth	r2, r2
 8008bbe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bc4:	1c9a      	adds	r2, r3, #2
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008bd0:	b29b      	uxth	r3, r3
 8008bd2:	3b01      	subs	r3, #1
 8008bd4:	b29a      	uxth	r2, r3
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008be0:	f7fb fb58 	bl	8004294 <HAL_GetTick>
 8008be4:	4602      	mov	r2, r0
 8008be6:	69fb      	ldr	r3, [r7, #28]
 8008be8:	1ad3      	subs	r3, r2, r3
 8008bea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008bec:	429a      	cmp	r2, r3
 8008bee:	d807      	bhi.n	8008c00 <HAL_SPI_TransmitReceive+0x212>
 8008bf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bf2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008bf6:	d003      	beq.n	8008c00 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008bf8:	2303      	movs	r3, #3
 8008bfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008bfe:	e0fb      	b.n	8008df8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c04:	b29b      	uxth	r3, r3
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d1a3      	bne.n	8008b52 <HAL_SPI_TransmitReceive+0x164>
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008c10:	b29b      	uxth	r3, r3
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d19d      	bne.n	8008b52 <HAL_SPI_TransmitReceive+0x164>
 8008c16:	e0df      	b.n	8008dd8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d003      	beq.n	8008c28 <HAL_SPI_TransmitReceive+0x23a>
 8008c20:	8a7b      	ldrh	r3, [r7, #18]
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	f040 80cb 	bne.w	8008dbe <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d912      	bls.n	8008c58 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c36:	881a      	ldrh	r2, [r3, #0]
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c42:	1c9a      	adds	r2, r3, #2
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	3b02      	subs	r3, #2
 8008c50:	b29a      	uxth	r2, r3
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c56:	e0b2      	b.n	8008dbe <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	330c      	adds	r3, #12
 8008c62:	7812      	ldrb	r2, [r2, #0]
 8008c64:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c6a:	1c5a      	adds	r2, r3, #1
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c74:	b29b      	uxth	r3, r3
 8008c76:	3b01      	subs	r3, #1
 8008c78:	b29a      	uxth	r2, r3
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008c7e:	e09e      	b.n	8008dbe <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	689b      	ldr	r3, [r3, #8]
 8008c86:	f003 0302 	and.w	r3, r3, #2
 8008c8a:	2b02      	cmp	r3, #2
 8008c8c:	d134      	bne.n	8008cf8 <HAL_SPI_TransmitReceive+0x30a>
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c92:	b29b      	uxth	r3, r3
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d02f      	beq.n	8008cf8 <HAL_SPI_TransmitReceive+0x30a>
 8008c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d12c      	bne.n	8008cf8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ca2:	b29b      	uxth	r3, r3
 8008ca4:	2b01      	cmp	r3, #1
 8008ca6:	d912      	bls.n	8008cce <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cac:	881a      	ldrh	r2, [r3, #0]
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cb8:	1c9a      	adds	r2, r3, #2
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cc2:	b29b      	uxth	r3, r3
 8008cc4:	3b02      	subs	r3, #2
 8008cc6:	b29a      	uxth	r2, r3
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008ccc:	e012      	b.n	8008cf4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	330c      	adds	r3, #12
 8008cd8:	7812      	ldrb	r2, [r2, #0]
 8008cda:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ce0:	1c5a      	adds	r2, r3, #1
 8008ce2:	68fb      	ldr	r3, [r7, #12]
 8008ce4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	3b01      	subs	r3, #1
 8008cee:	b29a      	uxth	r2, r3
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	689b      	ldr	r3, [r3, #8]
 8008cfe:	f003 0301 	and.w	r3, r3, #1
 8008d02:	2b01      	cmp	r3, #1
 8008d04:	d148      	bne.n	8008d98 <HAL_SPI_TransmitReceive+0x3aa>
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d042      	beq.n	8008d98 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	2b01      	cmp	r3, #1
 8008d1c:	d923      	bls.n	8008d66 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	68da      	ldr	r2, [r3, #12]
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d28:	b292      	uxth	r2, r2
 8008d2a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008d2c:	68fb      	ldr	r3, [r7, #12]
 8008d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d30:	1c9a      	adds	r2, r3, #2
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008d3c:	b29b      	uxth	r3, r3
 8008d3e:	3b02      	subs	r3, #2
 8008d40:	b29a      	uxth	r2, r3
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008d4e:	b29b      	uxth	r3, r3
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d81f      	bhi.n	8008d94 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	685a      	ldr	r2, [r3, #4]
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008d62:	605a      	str	r2, [r3, #4]
 8008d64:	e016      	b.n	8008d94 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f103 020c 	add.w	r2, r3, #12
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d72:	7812      	ldrb	r2, [r2, #0]
 8008d74:	b2d2      	uxtb	r2, r2
 8008d76:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d7c:	1c5a      	adds	r2, r3, #1
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	3b01      	subs	r3, #1
 8008d8c:	b29a      	uxth	r2, r3
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008d94:	2301      	movs	r3, #1
 8008d96:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008d98:	f7fb fa7c 	bl	8004294 <HAL_GetTick>
 8008d9c:	4602      	mov	r2, r0
 8008d9e:	69fb      	ldr	r3, [r7, #28]
 8008da0:	1ad3      	subs	r3, r2, r3
 8008da2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008da4:	429a      	cmp	r2, r3
 8008da6:	d803      	bhi.n	8008db0 <HAL_SPI_TransmitReceive+0x3c2>
 8008da8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008daa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008dae:	d102      	bne.n	8008db6 <HAL_SPI_TransmitReceive+0x3c8>
 8008db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d103      	bne.n	8008dbe <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8008db6:	2303      	movs	r3, #3
 8008db8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008dbc:	e01c      	b.n	8008df8 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008dc2:	b29b      	uxth	r3, r3
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	f47f af5b 	bne.w	8008c80 <HAL_SPI_TransmitReceive+0x292>
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008dd0:	b29b      	uxth	r3, r3
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	f47f af54 	bne.w	8008c80 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008dd8:	69fa      	ldr	r2, [r7, #28]
 8008dda:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008ddc:	68f8      	ldr	r0, [r7, #12]
 8008dde:	f000 faaf 	bl	8009340 <SPI_EndRxTxTransaction>
 8008de2:	4603      	mov	r3, r0
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d006      	beq.n	8008df6 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8008de8:	2301      	movs	r3, #1
 8008dea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2220      	movs	r2, #32
 8008df2:	661a      	str	r2, [r3, #96]	; 0x60
 8008df4:	e000      	b.n	8008df8 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8008df6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	2201      	movs	r2, #1
 8008dfc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2200      	movs	r2, #0
 8008e04:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008e08:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3728      	adds	r7, #40	; 0x28
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b088      	sub	sp, #32
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	685b      	ldr	r3, [r3, #4]
 8008e22:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	689b      	ldr	r3, [r3, #8]
 8008e2a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008e2c:	69bb      	ldr	r3, [r7, #24]
 8008e2e:	099b      	lsrs	r3, r3, #6
 8008e30:	f003 0301 	and.w	r3, r3, #1
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d10f      	bne.n	8008e58 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008e38:	69bb      	ldr	r3, [r7, #24]
 8008e3a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d00a      	beq.n	8008e58 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008e42:	69fb      	ldr	r3, [r7, #28]
 8008e44:	099b      	lsrs	r3, r3, #6
 8008e46:	f003 0301 	and.w	r3, r3, #1
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d004      	beq.n	8008e58 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	4798      	blx	r3
    return;
 8008e56:	e0d7      	b.n	8009008 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008e58:	69bb      	ldr	r3, [r7, #24]
 8008e5a:	085b      	lsrs	r3, r3, #1
 8008e5c:	f003 0301 	and.w	r3, r3, #1
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d00a      	beq.n	8008e7a <HAL_SPI_IRQHandler+0x66>
 8008e64:	69fb      	ldr	r3, [r7, #28]
 8008e66:	09db      	lsrs	r3, r3, #7
 8008e68:	f003 0301 	and.w	r3, r3, #1
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d004      	beq.n	8008e7a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	4798      	blx	r3
    return;
 8008e78:	e0c6      	b.n	8009008 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008e7a:	69bb      	ldr	r3, [r7, #24]
 8008e7c:	095b      	lsrs	r3, r3, #5
 8008e7e:	f003 0301 	and.w	r3, r3, #1
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d10c      	bne.n	8008ea0 <HAL_SPI_IRQHandler+0x8c>
 8008e86:	69bb      	ldr	r3, [r7, #24]
 8008e88:	099b      	lsrs	r3, r3, #6
 8008e8a:	f003 0301 	and.w	r3, r3, #1
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d106      	bne.n	8008ea0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008e92:	69bb      	ldr	r3, [r7, #24]
 8008e94:	0a1b      	lsrs	r3, r3, #8
 8008e96:	f003 0301 	and.w	r3, r3, #1
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	f000 80b4 	beq.w	8009008 <HAL_SPI_IRQHandler+0x1f4>
 8008ea0:	69fb      	ldr	r3, [r7, #28]
 8008ea2:	095b      	lsrs	r3, r3, #5
 8008ea4:	f003 0301 	and.w	r3, r3, #1
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	f000 80ad 	beq.w	8009008 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	099b      	lsrs	r3, r3, #6
 8008eb2:	f003 0301 	and.w	r3, r3, #1
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d023      	beq.n	8008f02 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008ec0:	b2db      	uxtb	r3, r3
 8008ec2:	2b03      	cmp	r3, #3
 8008ec4:	d011      	beq.n	8008eea <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008eca:	f043 0204 	orr.w	r2, r3, #4
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	617b      	str	r3, [r7, #20]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	68db      	ldr	r3, [r3, #12]
 8008edc:	617b      	str	r3, [r7, #20]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	689b      	ldr	r3, [r3, #8]
 8008ee4:	617b      	str	r3, [r7, #20]
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	e00b      	b.n	8008f02 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008eea:	2300      	movs	r3, #0
 8008eec:	613b      	str	r3, [r7, #16]
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	68db      	ldr	r3, [r3, #12]
 8008ef4:	613b      	str	r3, [r7, #16]
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	613b      	str	r3, [r7, #16]
 8008efe:	693b      	ldr	r3, [r7, #16]
        return;
 8008f00:	e082      	b.n	8009008 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008f02:	69bb      	ldr	r3, [r7, #24]
 8008f04:	095b      	lsrs	r3, r3, #5
 8008f06:	f003 0301 	and.w	r3, r3, #1
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d014      	beq.n	8008f38 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f12:	f043 0201 	orr.w	r2, r3, #1
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	60fb      	str	r3, [r7, #12]
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	689b      	ldr	r3, [r3, #8]
 8008f24:	60fb      	str	r3, [r7, #12]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	681a      	ldr	r2, [r3, #0]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f34:	601a      	str	r2, [r3, #0]
 8008f36:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008f38:	69bb      	ldr	r3, [r7, #24]
 8008f3a:	0a1b      	lsrs	r3, r3, #8
 8008f3c:	f003 0301 	and.w	r3, r3, #1
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d00c      	beq.n	8008f5e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f48:	f043 0208 	orr.w	r2, r3, #8
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008f50:	2300      	movs	r3, #0
 8008f52:	60bb      	str	r3, [r7, #8]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	689b      	ldr	r3, [r3, #8]
 8008f5a:	60bb      	str	r3, [r7, #8]
 8008f5c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d04f      	beq.n	8009006 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	685a      	ldr	r2, [r3, #4]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008f74:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2201      	movs	r2, #1
 8008f7a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008f7e:	69fb      	ldr	r3, [r7, #28]
 8008f80:	f003 0302 	and.w	r3, r3, #2
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d104      	bne.n	8008f92 <HAL_SPI_IRQHandler+0x17e>
 8008f88:	69fb      	ldr	r3, [r7, #28]
 8008f8a:	f003 0301 	and.w	r3, r3, #1
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d034      	beq.n	8008ffc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	685a      	ldr	r2, [r3, #4]
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f022 0203 	bic.w	r2, r2, #3
 8008fa0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d011      	beq.n	8008fce <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fae:	4a18      	ldr	r2, [pc, #96]	; (8009010 <HAL_SPI_IRQHandler+0x1fc>)
 8008fb0:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f7fb fcb8 	bl	800492c <HAL_DMA_Abort_IT>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d005      	beq.n	8008fce <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008fc6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d016      	beq.n	8009004 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fda:	4a0d      	ldr	r2, [pc, #52]	; (8009010 <HAL_SPI_IRQHandler+0x1fc>)
 8008fdc:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f7fb fca2 	bl	800492c <HAL_DMA_Abort_IT>
 8008fe8:	4603      	mov	r3, r0
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00a      	beq.n	8009004 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ff2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8008ffa:	e003      	b.n	8009004 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008ffc:	6878      	ldr	r0, [r7, #4]
 8008ffe:	f000 f809 	bl	8009014 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009002:	e000      	b.n	8009006 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009004:	bf00      	nop
    return;
 8009006:	bf00      	nop
  }
}
 8009008:	3720      	adds	r7, #32
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}
 800900e:	bf00      	nop
 8009010:	08009029 	.word	0x08009029

08009014 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009014:	b480      	push	{r7}
 8009016:	b083      	sub	sp, #12
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800901c:	bf00      	nop
 800901e:	370c      	adds	r7, #12
 8009020:	46bd      	mov	sp, r7
 8009022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009026:	4770      	bx	lr

08009028 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b084      	sub	sp, #16
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009034:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2200      	movs	r2, #0
 800903a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	2200      	movs	r2, #0
 8009042:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009044:	68f8      	ldr	r0, [r7, #12]
 8009046:	f7ff ffe5 	bl	8009014 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800904a:	bf00      	nop
 800904c:	3710      	adds	r7, #16
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}
	...

08009054 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009054:	b580      	push	{r7, lr}
 8009056:	b088      	sub	sp, #32
 8009058:	af00      	add	r7, sp, #0
 800905a:	60f8      	str	r0, [r7, #12]
 800905c:	60b9      	str	r1, [r7, #8]
 800905e:	603b      	str	r3, [r7, #0]
 8009060:	4613      	mov	r3, r2
 8009062:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009064:	f7fb f916 	bl	8004294 <HAL_GetTick>
 8009068:	4602      	mov	r2, r0
 800906a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800906c:	1a9b      	subs	r3, r3, r2
 800906e:	683a      	ldr	r2, [r7, #0]
 8009070:	4413      	add	r3, r2
 8009072:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009074:	f7fb f90e 	bl	8004294 <HAL_GetTick>
 8009078:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800907a:	4b39      	ldr	r3, [pc, #228]	; (8009160 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	015b      	lsls	r3, r3, #5
 8009080:	0d1b      	lsrs	r3, r3, #20
 8009082:	69fa      	ldr	r2, [r7, #28]
 8009084:	fb02 f303 	mul.w	r3, r2, r3
 8009088:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800908a:	e054      	b.n	8009136 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009092:	d050      	beq.n	8009136 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009094:	f7fb f8fe 	bl	8004294 <HAL_GetTick>
 8009098:	4602      	mov	r2, r0
 800909a:	69bb      	ldr	r3, [r7, #24]
 800909c:	1ad3      	subs	r3, r2, r3
 800909e:	69fa      	ldr	r2, [r7, #28]
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d902      	bls.n	80090aa <SPI_WaitFlagStateUntilTimeout+0x56>
 80090a4:	69fb      	ldr	r3, [r7, #28]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d13d      	bne.n	8009126 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	685a      	ldr	r2, [r3, #4]
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80090b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80090c2:	d111      	bne.n	80090e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	689b      	ldr	r3, [r3, #8]
 80090c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090cc:	d004      	beq.n	80090d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	689b      	ldr	r3, [r3, #8]
 80090d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80090d6:	d107      	bne.n	80090e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	681a      	ldr	r2, [r3, #0]
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80090e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090ec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090f0:	d10f      	bne.n	8009112 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	681a      	ldr	r2, [r3, #0]
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009100:	601a      	str	r2, [r3, #0]
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	681a      	ldr	r2, [r3, #0]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009110:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2201      	movs	r2, #1
 8009116:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	2200      	movs	r2, #0
 800911e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009122:	2303      	movs	r3, #3
 8009124:	e017      	b.n	8009156 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d101      	bne.n	8009130 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800912c:	2300      	movs	r3, #0
 800912e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009130:	697b      	ldr	r3, [r7, #20]
 8009132:	3b01      	subs	r3, #1
 8009134:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	689a      	ldr	r2, [r3, #8]
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	4013      	ands	r3, r2
 8009140:	68ba      	ldr	r2, [r7, #8]
 8009142:	429a      	cmp	r2, r3
 8009144:	bf0c      	ite	eq
 8009146:	2301      	moveq	r3, #1
 8009148:	2300      	movne	r3, #0
 800914a:	b2db      	uxtb	r3, r3
 800914c:	461a      	mov	r2, r3
 800914e:	79fb      	ldrb	r3, [r7, #7]
 8009150:	429a      	cmp	r2, r3
 8009152:	d19b      	bne.n	800908c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009154:	2300      	movs	r3, #0
}
 8009156:	4618      	mov	r0, r3
 8009158:	3720      	adds	r7, #32
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}
 800915e:	bf00      	nop
 8009160:	20000008 	.word	0x20000008

08009164 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b08a      	sub	sp, #40	; 0x28
 8009168:	af00      	add	r7, sp, #0
 800916a:	60f8      	str	r0, [r7, #12]
 800916c:	60b9      	str	r1, [r7, #8]
 800916e:	607a      	str	r2, [r7, #4]
 8009170:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009172:	2300      	movs	r3, #0
 8009174:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009176:	f7fb f88d 	bl	8004294 <HAL_GetTick>
 800917a:	4602      	mov	r2, r0
 800917c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800917e:	1a9b      	subs	r3, r3, r2
 8009180:	683a      	ldr	r2, [r7, #0]
 8009182:	4413      	add	r3, r2
 8009184:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8009186:	f7fb f885 	bl	8004294 <HAL_GetTick>
 800918a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	330c      	adds	r3, #12
 8009192:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009194:	4b3d      	ldr	r3, [pc, #244]	; (800928c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009196:	681a      	ldr	r2, [r3, #0]
 8009198:	4613      	mov	r3, r2
 800919a:	009b      	lsls	r3, r3, #2
 800919c:	4413      	add	r3, r2
 800919e:	00da      	lsls	r2, r3, #3
 80091a0:	1ad3      	subs	r3, r2, r3
 80091a2:	0d1b      	lsrs	r3, r3, #20
 80091a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091a6:	fb02 f303 	mul.w	r3, r2, r3
 80091aa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80091ac:	e060      	b.n	8009270 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80091b4:	d107      	bne.n	80091c6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d104      	bne.n	80091c6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80091bc:	69fb      	ldr	r3, [r7, #28]
 80091be:	781b      	ldrb	r3, [r3, #0]
 80091c0:	b2db      	uxtb	r3, r3
 80091c2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80091c4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80091c6:	683b      	ldr	r3, [r7, #0]
 80091c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80091cc:	d050      	beq.n	8009270 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80091ce:	f7fb f861 	bl	8004294 <HAL_GetTick>
 80091d2:	4602      	mov	r2, r0
 80091d4:	6a3b      	ldr	r3, [r7, #32]
 80091d6:	1ad3      	subs	r3, r2, r3
 80091d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091da:	429a      	cmp	r2, r3
 80091dc:	d902      	bls.n	80091e4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80091de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d13d      	bne.n	8009260 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	685a      	ldr	r2, [r3, #4]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80091f2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80091fc:	d111      	bne.n	8009222 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	689b      	ldr	r3, [r3, #8]
 8009202:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009206:	d004      	beq.n	8009212 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	689b      	ldr	r3, [r3, #8]
 800920c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009210:	d107      	bne.n	8009222 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	681a      	ldr	r2, [r3, #0]
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009220:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009226:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800922a:	d10f      	bne.n	800924c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	681a      	ldr	r2, [r3, #0]
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800923a:	601a      	str	r2, [r3, #0]
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	681a      	ldr	r2, [r3, #0]
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800924a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	2201      	movs	r2, #1
 8009250:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	2200      	movs	r2, #0
 8009258:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800925c:	2303      	movs	r3, #3
 800925e:	e010      	b.n	8009282 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009260:	69bb      	ldr	r3, [r7, #24]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d101      	bne.n	800926a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8009266:	2300      	movs	r3, #0
 8009268:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800926a:	69bb      	ldr	r3, [r7, #24]
 800926c:	3b01      	subs	r3, #1
 800926e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	689a      	ldr	r2, [r3, #8]
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	4013      	ands	r3, r2
 800927a:	687a      	ldr	r2, [r7, #4]
 800927c:	429a      	cmp	r2, r3
 800927e:	d196      	bne.n	80091ae <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009280:	2300      	movs	r3, #0
}
 8009282:	4618      	mov	r0, r3
 8009284:	3728      	adds	r7, #40	; 0x28
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}
 800928a:	bf00      	nop
 800928c:	20000008 	.word	0x20000008

08009290 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b086      	sub	sp, #24
 8009294:	af02      	add	r7, sp, #8
 8009296:	60f8      	str	r0, [r7, #12]
 8009298:	60b9      	str	r1, [r7, #8]
 800929a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	685b      	ldr	r3, [r3, #4]
 80092a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80092a4:	d111      	bne.n	80092ca <SPI_EndRxTransaction+0x3a>
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80092ae:	d004      	beq.n	80092ba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	689b      	ldr	r3, [r3, #8]
 80092b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80092b8:	d107      	bne.n	80092ca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	681a      	ldr	r2, [r3, #0]
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092c8:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	9300      	str	r3, [sp, #0]
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	2200      	movs	r2, #0
 80092d2:	2180      	movs	r1, #128	; 0x80
 80092d4:	68f8      	ldr	r0, [r7, #12]
 80092d6:	f7ff febd 	bl	8009054 <SPI_WaitFlagStateUntilTimeout>
 80092da:	4603      	mov	r3, r0
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d007      	beq.n	80092f0 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092e4:	f043 0220 	orr.w	r2, r3, #32
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80092ec:	2303      	movs	r3, #3
 80092ee:	e023      	b.n	8009338 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80092f8:	d11d      	bne.n	8009336 <SPI_EndRxTransaction+0xa6>
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	689b      	ldr	r3, [r3, #8]
 80092fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009302:	d004      	beq.n	800930e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800930c:	d113      	bne.n	8009336 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	9300      	str	r3, [sp, #0]
 8009312:	68bb      	ldr	r3, [r7, #8]
 8009314:	2200      	movs	r2, #0
 8009316:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800931a:	68f8      	ldr	r0, [r7, #12]
 800931c:	f7ff ff22 	bl	8009164 <SPI_WaitFifoStateUntilTimeout>
 8009320:	4603      	mov	r3, r0
 8009322:	2b00      	cmp	r3, #0
 8009324:	d007      	beq.n	8009336 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800932a:	f043 0220 	orr.w	r2, r3, #32
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8009332:	2303      	movs	r3, #3
 8009334:	e000      	b.n	8009338 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8009336:	2300      	movs	r3, #0
}
 8009338:	4618      	mov	r0, r3
 800933a:	3710      	adds	r7, #16
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}

08009340 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b086      	sub	sp, #24
 8009344:	af02      	add	r7, sp, #8
 8009346:	60f8      	str	r0, [r7, #12]
 8009348:	60b9      	str	r1, [r7, #8]
 800934a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	9300      	str	r3, [sp, #0]
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	2200      	movs	r2, #0
 8009354:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8009358:	68f8      	ldr	r0, [r7, #12]
 800935a:	f7ff ff03 	bl	8009164 <SPI_WaitFifoStateUntilTimeout>
 800935e:	4603      	mov	r3, r0
 8009360:	2b00      	cmp	r3, #0
 8009362:	d007      	beq.n	8009374 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009368:	f043 0220 	orr.w	r2, r3, #32
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009370:	2303      	movs	r3, #3
 8009372:	e027      	b.n	80093c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	9300      	str	r3, [sp, #0]
 8009378:	68bb      	ldr	r3, [r7, #8]
 800937a:	2200      	movs	r2, #0
 800937c:	2180      	movs	r1, #128	; 0x80
 800937e:	68f8      	ldr	r0, [r7, #12]
 8009380:	f7ff fe68 	bl	8009054 <SPI_WaitFlagStateUntilTimeout>
 8009384:	4603      	mov	r3, r0
 8009386:	2b00      	cmp	r3, #0
 8009388:	d007      	beq.n	800939a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800938e:	f043 0220 	orr.w	r2, r3, #32
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8009396:	2303      	movs	r3, #3
 8009398:	e014      	b.n	80093c4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	9300      	str	r3, [sp, #0]
 800939e:	68bb      	ldr	r3, [r7, #8]
 80093a0:	2200      	movs	r2, #0
 80093a2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80093a6:	68f8      	ldr	r0, [r7, #12]
 80093a8:	f7ff fedc 	bl	8009164 <SPI_WaitFifoStateUntilTimeout>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d007      	beq.n	80093c2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093b6:	f043 0220 	orr.w	r2, r3, #32
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80093be:	2303      	movs	r3, #3
 80093c0:	e000      	b.n	80093c4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80093c2:	2300      	movs	r3, #0
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3710      	adds	r7, #16
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}

080093cc <LL_RCC_GetUSARTClockSource>:
{
 80093cc:	b480      	push	{r7}
 80093ce:	b083      	sub	sp, #12
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80093d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80093d8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	4013      	ands	r3, r2
}
 80093e0:	4618      	mov	r0, r3
 80093e2:	370c      	adds	r7, #12
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr

080093ec <LL_RCC_GetLPUARTClockSource>:
{
 80093ec:	b480      	push	{r7}
 80093ee:	b083      	sub	sp, #12
 80093f0:	af00      	add	r7, sp, #0
 80093f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80093f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80093f8:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	4013      	ands	r3, r2
}
 8009400:	4618      	mov	r0, r3
 8009402:	370c      	adds	r7, #12
 8009404:	46bd      	mov	sp, r7
 8009406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940a:	4770      	bx	lr

0800940c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b082      	sub	sp, #8
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d101      	bne.n	800941e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800941a:	2301      	movs	r3, #1
 800941c:	e042      	b.n	80094a4 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009424:	2b00      	cmp	r3, #0
 8009426:	d106      	bne.n	8009436 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2200      	movs	r2, #0
 800942c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009430:	6878      	ldr	r0, [r7, #4]
 8009432:	f7fa fc31 	bl	8003c98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2224      	movs	r2, #36	; 0x24
 800943a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	681a      	ldr	r2, [r3, #0]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f022 0201 	bic.w	r2, r2, #1
 800944c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f000 fbf0 	bl	8009c34 <UART_SetConfig>
 8009454:	4603      	mov	r3, r0
 8009456:	2b01      	cmp	r3, #1
 8009458:	d101      	bne.n	800945e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800945a:	2301      	movs	r3, #1
 800945c:	e022      	b.n	80094a4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009462:	2b00      	cmp	r3, #0
 8009464:	d002      	beq.n	800946c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8009466:	6878      	ldr	r0, [r7, #4]
 8009468:	f000 fe0c 	bl	800a084 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	685a      	ldr	r2, [r3, #4]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800947a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	689a      	ldr	r2, [r3, #8]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800948a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f042 0201 	orr.w	r2, r2, #1
 800949a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800949c:	6878      	ldr	r0, [r7, #4]
 800949e:	f000 fe93 	bl	800a1c8 <UART_CheckIdleState>
 80094a2:	4603      	mov	r3, r0
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3708      	adds	r7, #8
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}

080094ac <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b08a      	sub	sp, #40	; 0x28
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	60f8      	str	r0, [r7, #12]
 80094b4:	60b9      	str	r1, [r7, #8]
 80094b6:	4613      	mov	r3, r2
 80094b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094c0:	2b20      	cmp	r3, #32
 80094c2:	d167      	bne.n	8009594 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d002      	beq.n	80094d0 <HAL_UART_Transmit_DMA+0x24>
 80094ca:	88fb      	ldrh	r3, [r7, #6]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d101      	bne.n	80094d4 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80094d0:	2301      	movs	r3, #1
 80094d2:	e060      	b.n	8009596 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	68ba      	ldr	r2, [r7, #8]
 80094d8:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	88fa      	ldrh	r2, [r7, #6]
 80094de:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	88fa      	ldrh	r2, [r7, #6]
 80094e6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2200      	movs	r2, #0
 80094ee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	2221      	movs	r2, #33	; 0x21
 80094f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d028      	beq.n	8009554 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009506:	4a26      	ldr	r2, [pc, #152]	; (80095a0 <HAL_UART_Transmit_DMA+0xf4>)
 8009508:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800950e:	4a25      	ldr	r2, [pc, #148]	; (80095a4 <HAL_UART_Transmit_DMA+0xf8>)
 8009510:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009516:	4a24      	ldr	r2, [pc, #144]	; (80095a8 <HAL_UART_Transmit_DMA+0xfc>)
 8009518:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800951e:	2200      	movs	r2, #0
 8009520:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800952a:	4619      	mov	r1, r3
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	3328      	adds	r3, #40	; 0x28
 8009532:	461a      	mov	r2, r3
 8009534:	88fb      	ldrh	r3, [r7, #6]
 8009536:	f7fb f91f 	bl	8004778 <HAL_DMA_Start_IT>
 800953a:	4603      	mov	r3, r0
 800953c:	2b00      	cmp	r3, #0
 800953e:	d009      	beq.n	8009554 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	2210      	movs	r2, #16
 8009544:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2220      	movs	r2, #32
 800954c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 8009550:	2301      	movs	r3, #1
 8009552:	e020      	b.n	8009596 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	2240      	movs	r2, #64	; 0x40
 800955a:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	3308      	adds	r3, #8
 8009562:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009564:	697b      	ldr	r3, [r7, #20]
 8009566:	e853 3f00 	ldrex	r3, [r3]
 800956a:	613b      	str	r3, [r7, #16]
   return(result);
 800956c:	693b      	ldr	r3, [r7, #16]
 800956e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009572:	627b      	str	r3, [r7, #36]	; 0x24
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	3308      	adds	r3, #8
 800957a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800957c:	623a      	str	r2, [r7, #32]
 800957e:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009580:	69f9      	ldr	r1, [r7, #28]
 8009582:	6a3a      	ldr	r2, [r7, #32]
 8009584:	e841 2300 	strex	r3, r2, [r1]
 8009588:	61bb      	str	r3, [r7, #24]
   return(result);
 800958a:	69bb      	ldr	r3, [r7, #24]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d1e5      	bne.n	800955c <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8009590:	2300      	movs	r3, #0
 8009592:	e000      	b.n	8009596 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8009594:	2302      	movs	r3, #2
  }
}
 8009596:	4618      	mov	r0, r3
 8009598:	3728      	adds	r7, #40	; 0x28
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}
 800959e:	bf00      	nop
 80095a0:	0800a539 	.word	0x0800a539
 80095a4:	0800a5d3 	.word	0x0800a5d3
 80095a8:	0800a5ef 	.word	0x0800a5ef

080095ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b0ba      	sub	sp, #232	; 0xe8
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	69db      	ldr	r3, [r3, #28]
 80095ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80095d2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80095d6:	f640 030f 	movw	r3, #2063	; 0x80f
 80095da:	4013      	ands	r3, r2
 80095dc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80095e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d11b      	bne.n	8009620 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80095e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095ec:	f003 0320 	and.w	r3, r3, #32
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d015      	beq.n	8009620 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80095f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80095f8:	f003 0320 	and.w	r3, r3, #32
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d105      	bne.n	800960c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009600:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009604:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009608:	2b00      	cmp	r3, #0
 800960a:	d009      	beq.n	8009620 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009610:	2b00      	cmp	r3, #0
 8009612:	f000 82e3 	beq.w	8009bdc <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	4798      	blx	r3
      }
      return;
 800961e:	e2dd      	b.n	8009bdc <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009620:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009624:	2b00      	cmp	r3, #0
 8009626:	f000 8123 	beq.w	8009870 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800962a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800962e:	4b8d      	ldr	r3, [pc, #564]	; (8009864 <HAL_UART_IRQHandler+0x2b8>)
 8009630:	4013      	ands	r3, r2
 8009632:	2b00      	cmp	r3, #0
 8009634:	d106      	bne.n	8009644 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009636:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800963a:	4b8b      	ldr	r3, [pc, #556]	; (8009868 <HAL_UART_IRQHandler+0x2bc>)
 800963c:	4013      	ands	r3, r2
 800963e:	2b00      	cmp	r3, #0
 8009640:	f000 8116 	beq.w	8009870 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009644:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009648:	f003 0301 	and.w	r3, r3, #1
 800964c:	2b00      	cmp	r3, #0
 800964e:	d011      	beq.n	8009674 <HAL_UART_IRQHandler+0xc8>
 8009650:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009658:	2b00      	cmp	r3, #0
 800965a:	d00b      	beq.n	8009674 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	2201      	movs	r2, #1
 8009662:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800966a:	f043 0201 	orr.w	r2, r3, #1
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009674:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009678:	f003 0302 	and.w	r3, r3, #2
 800967c:	2b00      	cmp	r3, #0
 800967e:	d011      	beq.n	80096a4 <HAL_UART_IRQHandler+0xf8>
 8009680:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009684:	f003 0301 	and.w	r3, r3, #1
 8009688:	2b00      	cmp	r3, #0
 800968a:	d00b      	beq.n	80096a4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	2202      	movs	r2, #2
 8009692:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800969a:	f043 0204 	orr.w	r2, r3, #4
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80096a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096a8:	f003 0304 	and.w	r3, r3, #4
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d011      	beq.n	80096d4 <HAL_UART_IRQHandler+0x128>
 80096b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80096b4:	f003 0301 	and.w	r3, r3, #1
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d00b      	beq.n	80096d4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	2204      	movs	r2, #4
 80096c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80096ca:	f043 0202 	orr.w	r2, r3, #2
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80096d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096d8:	f003 0308 	and.w	r3, r3, #8
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d017      	beq.n	8009710 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80096e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096e4:	f003 0320 	and.w	r3, r3, #32
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d105      	bne.n	80096f8 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80096ec:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80096f0:	4b5c      	ldr	r3, [pc, #368]	; (8009864 <HAL_UART_IRQHandler+0x2b8>)
 80096f2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d00b      	beq.n	8009710 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	2208      	movs	r2, #8
 80096fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009706:	f043 0208 	orr.w	r2, r3, #8
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009714:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009718:	2b00      	cmp	r3, #0
 800971a:	d012      	beq.n	8009742 <HAL_UART_IRQHandler+0x196>
 800971c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009720:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009724:	2b00      	cmp	r3, #0
 8009726:	d00c      	beq.n	8009742 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009730:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009738:	f043 0220 	orr.w	r2, r3, #32
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009748:	2b00      	cmp	r3, #0
 800974a:	f000 8249 	beq.w	8009be0 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800974e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009752:	f003 0320 	and.w	r3, r3, #32
 8009756:	2b00      	cmp	r3, #0
 8009758:	d013      	beq.n	8009782 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800975a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800975e:	f003 0320 	and.w	r3, r3, #32
 8009762:	2b00      	cmp	r3, #0
 8009764:	d105      	bne.n	8009772 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009766:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800976a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800976e:	2b00      	cmp	r3, #0
 8009770:	d007      	beq.n	8009782 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009776:	2b00      	cmp	r3, #0
 8009778:	d003      	beq.n	8009782 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009788:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	689b      	ldr	r3, [r3, #8]
 8009792:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009796:	2b40      	cmp	r3, #64	; 0x40
 8009798:	d005      	beq.n	80097a6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800979a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800979e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d054      	beq.n	8009850 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f000 fe60 	bl	800a46c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	689b      	ldr	r3, [r3, #8]
 80097b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097b6:	2b40      	cmp	r3, #64	; 0x40
 80097b8:	d146      	bne.n	8009848 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	3308      	adds	r3, #8
 80097c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80097c8:	e853 3f00 	ldrex	r3, [r3]
 80097cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80097d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80097d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097d8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	3308      	adds	r3, #8
 80097e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80097e6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80097ea:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80097f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80097f6:	e841 2300 	strex	r3, r2, [r1]
 80097fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80097fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009802:	2b00      	cmp	r3, #0
 8009804:	d1d9      	bne.n	80097ba <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800980c:	2b00      	cmp	r3, #0
 800980e:	d017      	beq.n	8009840 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009816:	4a15      	ldr	r2, [pc, #84]	; (800986c <HAL_UART_IRQHandler+0x2c0>)
 8009818:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009820:	4618      	mov	r0, r3
 8009822:	f7fb f883 	bl	800492c <HAL_DMA_Abort_IT>
 8009826:	4603      	mov	r3, r0
 8009828:	2b00      	cmp	r3, #0
 800982a:	d019      	beq.n	8009860 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009834:	687a      	ldr	r2, [r7, #4]
 8009836:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800983a:	4610      	mov	r0, r2
 800983c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800983e:	e00f      	b.n	8009860 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009840:	6878      	ldr	r0, [r7, #4]
 8009842:	f000 f9e1 	bl	8009c08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009846:	e00b      	b.n	8009860 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f000 f9dd 	bl	8009c08 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800984e:	e007      	b.n	8009860 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 f9d9 	bl	8009c08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	2200      	movs	r2, #0
 800985a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800985e:	e1bf      	b.n	8009be0 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009860:	bf00      	nop
    return;
 8009862:	e1bd      	b.n	8009be0 <HAL_UART_IRQHandler+0x634>
 8009864:	10000001 	.word	0x10000001
 8009868:	04000120 	.word	0x04000120
 800986c:	0800a66f 	.word	0x0800a66f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009874:	2b01      	cmp	r3, #1
 8009876:	f040 8153 	bne.w	8009b20 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800987a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800987e:	f003 0310 	and.w	r3, r3, #16
 8009882:	2b00      	cmp	r3, #0
 8009884:	f000 814c 	beq.w	8009b20 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800988c:	f003 0310 	and.w	r3, r3, #16
 8009890:	2b00      	cmp	r3, #0
 8009892:	f000 8145 	beq.w	8009b20 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	2210      	movs	r2, #16
 800989c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	689b      	ldr	r3, [r3, #8]
 80098a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098a8:	2b40      	cmp	r3, #64	; 0x40
 80098aa:	f040 80bb 	bne.w	8009a24 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	685b      	ldr	r3, [r3, #4]
 80098b8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80098bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	f000 818f 	beq.w	8009be4 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80098cc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80098d0:	429a      	cmp	r2, r3
 80098d2:	f080 8187 	bcs.w	8009be4 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80098dc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f003 0320 	and.w	r3, r3, #32
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	f040 8087 	bne.w	8009a02 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009900:	e853 3f00 	ldrex	r3, [r3]
 8009904:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009908:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800990c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009910:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	461a      	mov	r2, r3
 800991a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800991e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009922:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009926:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800992a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800992e:	e841 2300 	strex	r3, r2, [r1]
 8009932:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009936:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800993a:	2b00      	cmp	r3, #0
 800993c:	d1da      	bne.n	80098f4 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	3308      	adds	r3, #8
 8009944:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009946:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009948:	e853 3f00 	ldrex	r3, [r3]
 800994c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800994e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009950:	f023 0301 	bic.w	r3, r3, #1
 8009954:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	3308      	adds	r3, #8
 800995e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009962:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009966:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009968:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800996a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800996e:	e841 2300 	strex	r3, r2, [r1]
 8009972:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009974:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009976:	2b00      	cmp	r3, #0
 8009978:	d1e1      	bne.n	800993e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	3308      	adds	r3, #8
 8009980:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009982:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009984:	e853 3f00 	ldrex	r3, [r3]
 8009988:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800998a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800998c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009990:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	3308      	adds	r3, #8
 800999a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800999e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80099a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80099a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80099a6:	e841 2300 	strex	r3, r2, [r1]
 80099aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80099ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d1e3      	bne.n	800997a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2220      	movs	r2, #32
 80099b6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2200      	movs	r2, #0
 80099be:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099c8:	e853 3f00 	ldrex	r3, [r3]
 80099cc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80099ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80099d0:	f023 0310 	bic.w	r3, r3, #16
 80099d4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	461a      	mov	r2, r3
 80099de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80099e2:	65bb      	str	r3, [r7, #88]	; 0x58
 80099e4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80099e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80099ea:	e841 2300 	strex	r3, r2, [r1]
 80099ee:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80099f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d1e4      	bne.n	80099c0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80099fc:	4618      	mov	r0, r3
 80099fe:	f7fa ff36 	bl	800486e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2202      	movs	r2, #2
 8009a06:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009a14:	b29b      	uxth	r3, r3
 8009a16:	1ad3      	subs	r3, r2, r3
 8009a18:	b29b      	uxth	r3, r3
 8009a1a:	4619      	mov	r1, r3
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f000 f8fd 	bl	8009c1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009a22:	e0df      	b.n	8009be4 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8009a2a:	687b      	ldr	r3, [r7, #4]
 8009a2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009a30:	b29b      	uxth	r3, r3
 8009a32:	1ad3      	subs	r3, r2, r3
 8009a34:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009a3e:	b29b      	uxth	r3, r3
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	f000 80d1 	beq.w	8009be8 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8009a46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	f000 80cc 	beq.w	8009be8 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a58:	e853 3f00 	ldrex	r3, [r3]
 8009a5c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009a5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009a64:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009a72:	647b      	str	r3, [r7, #68]	; 0x44
 8009a74:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a76:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009a78:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009a7a:	e841 2300 	strex	r3, r2, [r1]
 8009a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009a80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d1e4      	bne.n	8009a50 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	3308      	adds	r3, #8
 8009a8c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a90:	e853 3f00 	ldrex	r3, [r3]
 8009a94:	623b      	str	r3, [r7, #32]
   return(result);
 8009a96:	6a3b      	ldr	r3, [r7, #32]
 8009a98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a9c:	f023 0301 	bic.w	r3, r3, #1
 8009aa0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	3308      	adds	r3, #8
 8009aaa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009aae:	633a      	str	r2, [r7, #48]	; 0x30
 8009ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009ab4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ab6:	e841 2300 	strex	r3, r2, [r1]
 8009aba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009abc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d1e1      	bne.n	8009a86 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2220      	movs	r2, #32
 8009ac6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	2200      	movs	r2, #0
 8009ace:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009adc:	693b      	ldr	r3, [r7, #16]
 8009ade:	e853 3f00 	ldrex	r3, [r3]
 8009ae2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	f023 0310 	bic.w	r3, r3, #16
 8009aea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	461a      	mov	r2, r3
 8009af4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009af8:	61fb      	str	r3, [r7, #28]
 8009afa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009afc:	69b9      	ldr	r1, [r7, #24]
 8009afe:	69fa      	ldr	r2, [r7, #28]
 8009b00:	e841 2300 	strex	r3, r2, [r1]
 8009b04:	617b      	str	r3, [r7, #20]
   return(result);
 8009b06:	697b      	ldr	r3, [r7, #20]
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d1e4      	bne.n	8009ad6 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2202      	movs	r2, #2
 8009b10:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009b12:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009b16:	4619      	mov	r1, r3
 8009b18:	6878      	ldr	r0, [r7, #4]
 8009b1a:	f000 f87f 	bl	8009c1c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009b1e:	e063      	b.n	8009be8 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009b20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d00e      	beq.n	8009b4a <HAL_UART_IRQHandler+0x59e>
 8009b2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d008      	beq.n	8009b4a <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009b40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f000 fdd4 	bl	800a6f0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009b48:	e051      	b.n	8009bee <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009b4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d014      	beq.n	8009b80 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009b56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d105      	bne.n	8009b6e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009b62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b66:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d008      	beq.n	8009b80 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d03a      	beq.n	8009bec <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	4798      	blx	r3
    }
    return;
 8009b7e:	e035      	b.n	8009bec <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009b80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d009      	beq.n	8009ba0 <HAL_UART_IRQHandler+0x5f4>
 8009b8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d003      	beq.n	8009ba0 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f000 fd7e 	bl	800a69a <UART_EndTransmit_IT>
    return;
 8009b9e:	e026      	b.n	8009bee <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009ba0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ba4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d009      	beq.n	8009bc0 <HAL_UART_IRQHandler+0x614>
 8009bac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bb0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d003      	beq.n	8009bc0 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f000 fdad 	bl	800a718 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009bbe:	e016      	b.n	8009bee <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009bc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bc4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d010      	beq.n	8009bee <HAL_UART_IRQHandler+0x642>
 8009bcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	da0c      	bge.n	8009bee <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	f000 fd95 	bl	800a704 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009bda:	e008      	b.n	8009bee <HAL_UART_IRQHandler+0x642>
      return;
 8009bdc:	bf00      	nop
 8009bde:	e006      	b.n	8009bee <HAL_UART_IRQHandler+0x642>
    return;
 8009be0:	bf00      	nop
 8009be2:	e004      	b.n	8009bee <HAL_UART_IRQHandler+0x642>
      return;
 8009be4:	bf00      	nop
 8009be6:	e002      	b.n	8009bee <HAL_UART_IRQHandler+0x642>
      return;
 8009be8:	bf00      	nop
 8009bea:	e000      	b.n	8009bee <HAL_UART_IRQHandler+0x642>
    return;
 8009bec:	bf00      	nop
  }
}
 8009bee:	37e8      	adds	r7, #232	; 0xe8
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}

08009bf4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009bf4:	b480      	push	{r7}
 8009bf6:	b083      	sub	sp, #12
 8009bf8:	af00      	add	r7, sp, #0
 8009bfa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009bfc:	bf00      	nop
 8009bfe:	370c      	adds	r7, #12
 8009c00:	46bd      	mov	sp, r7
 8009c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c06:	4770      	bx	lr

08009c08 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b083      	sub	sp, #12
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009c10:	bf00      	nop
 8009c12:	370c      	adds	r7, #12
 8009c14:	46bd      	mov	sp, r7
 8009c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1a:	4770      	bx	lr

08009c1c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b083      	sub	sp, #12
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
 8009c24:	460b      	mov	r3, r1
 8009c26:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009c28:	bf00      	nop
 8009c2a:	370c      	adds	r7, #12
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009c34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009c38:	b08c      	sub	sp, #48	; 0x30
 8009c3a:	af00      	add	r7, sp, #0
 8009c3c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	689a      	ldr	r2, [r3, #8]
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	691b      	ldr	r3, [r3, #16]
 8009c4c:	431a      	orrs	r2, r3
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	695b      	ldr	r3, [r3, #20]
 8009c52:	431a      	orrs	r2, r3
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	69db      	ldr	r3, [r3, #28]
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009c5c:	697b      	ldr	r3, [r7, #20]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	681a      	ldr	r2, [r3, #0]
 8009c62:	4baf      	ldr	r3, [pc, #700]	; (8009f20 <UART_SetConfig+0x2ec>)
 8009c64:	4013      	ands	r3, r2
 8009c66:	697a      	ldr	r2, [r7, #20]
 8009c68:	6812      	ldr	r2, [r2, #0]
 8009c6a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009c6c:	430b      	orrs	r3, r1
 8009c6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c70:	697b      	ldr	r3, [r7, #20]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	68da      	ldr	r2, [r3, #12]
 8009c7e:	697b      	ldr	r3, [r7, #20]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	430a      	orrs	r2, r1
 8009c84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	699b      	ldr	r3, [r3, #24]
 8009c8a:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009c8c:	697b      	ldr	r3, [r7, #20]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	4aa4      	ldr	r2, [pc, #656]	; (8009f24 <UART_SetConfig+0x2f0>)
 8009c92:	4293      	cmp	r3, r2
 8009c94:	d004      	beq.n	8009ca0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	6a1b      	ldr	r3, [r3, #32]
 8009c9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ca0:	697b      	ldr	r3, [r7, #20]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	689b      	ldr	r3, [r3, #8]
 8009ca6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8009caa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8009cae:	697a      	ldr	r2, [r7, #20]
 8009cb0:	6812      	ldr	r2, [r2, #0]
 8009cb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009cb4:	430b      	orrs	r3, r1
 8009cb6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009cb8:	697b      	ldr	r3, [r7, #20]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cbe:	f023 010f 	bic.w	r1, r3, #15
 8009cc2:	697b      	ldr	r3, [r7, #20]
 8009cc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	430a      	orrs	r2, r1
 8009ccc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009cce:	697b      	ldr	r3, [r7, #20]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4a95      	ldr	r2, [pc, #596]	; (8009f28 <UART_SetConfig+0x2f4>)
 8009cd4:	4293      	cmp	r3, r2
 8009cd6:	d125      	bne.n	8009d24 <UART_SetConfig+0xf0>
 8009cd8:	2003      	movs	r0, #3
 8009cda:	f7ff fb77 	bl	80093cc <LL_RCC_GetUSARTClockSource>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	2b03      	cmp	r3, #3
 8009ce2:	d81b      	bhi.n	8009d1c <UART_SetConfig+0xe8>
 8009ce4:	a201      	add	r2, pc, #4	; (adr r2, 8009cec <UART_SetConfig+0xb8>)
 8009ce6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009cea:	bf00      	nop
 8009cec:	08009cfd 	.word	0x08009cfd
 8009cf0:	08009d0d 	.word	0x08009d0d
 8009cf4:	08009d05 	.word	0x08009d05
 8009cf8:	08009d15 	.word	0x08009d15
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009d02:	e042      	b.n	8009d8a <UART_SetConfig+0x156>
 8009d04:	2302      	movs	r3, #2
 8009d06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009d0a:	e03e      	b.n	8009d8a <UART_SetConfig+0x156>
 8009d0c:	2304      	movs	r3, #4
 8009d0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009d12:	e03a      	b.n	8009d8a <UART_SetConfig+0x156>
 8009d14:	2308      	movs	r3, #8
 8009d16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009d1a:	e036      	b.n	8009d8a <UART_SetConfig+0x156>
 8009d1c:	2310      	movs	r3, #16
 8009d1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009d22:	e032      	b.n	8009d8a <UART_SetConfig+0x156>
 8009d24:	697b      	ldr	r3, [r7, #20]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	4a7e      	ldr	r2, [pc, #504]	; (8009f24 <UART_SetConfig+0x2f0>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d12a      	bne.n	8009d84 <UART_SetConfig+0x150>
 8009d2e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8009d32:	f7ff fb5b 	bl	80093ec <LL_RCC_GetLPUARTClockSource>
 8009d36:	4603      	mov	r3, r0
 8009d38:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009d3c:	d01a      	beq.n	8009d74 <UART_SetConfig+0x140>
 8009d3e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009d42:	d81b      	bhi.n	8009d7c <UART_SetConfig+0x148>
 8009d44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d48:	d00c      	beq.n	8009d64 <UART_SetConfig+0x130>
 8009d4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009d4e:	d815      	bhi.n	8009d7c <UART_SetConfig+0x148>
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d003      	beq.n	8009d5c <UART_SetConfig+0x128>
 8009d54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009d58:	d008      	beq.n	8009d6c <UART_SetConfig+0x138>
 8009d5a:	e00f      	b.n	8009d7c <UART_SetConfig+0x148>
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009d62:	e012      	b.n	8009d8a <UART_SetConfig+0x156>
 8009d64:	2302      	movs	r3, #2
 8009d66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009d6a:	e00e      	b.n	8009d8a <UART_SetConfig+0x156>
 8009d6c:	2304      	movs	r3, #4
 8009d6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009d72:	e00a      	b.n	8009d8a <UART_SetConfig+0x156>
 8009d74:	2308      	movs	r3, #8
 8009d76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009d7a:	e006      	b.n	8009d8a <UART_SetConfig+0x156>
 8009d7c:	2310      	movs	r3, #16
 8009d7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009d82:	e002      	b.n	8009d8a <UART_SetConfig+0x156>
 8009d84:	2310      	movs	r3, #16
 8009d86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009d8a:	697b      	ldr	r3, [r7, #20]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	4a65      	ldr	r2, [pc, #404]	; (8009f24 <UART_SetConfig+0x2f0>)
 8009d90:	4293      	cmp	r3, r2
 8009d92:	f040 8097 	bne.w	8009ec4 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009d96:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009d9a:	2b08      	cmp	r3, #8
 8009d9c:	d823      	bhi.n	8009de6 <UART_SetConfig+0x1b2>
 8009d9e:	a201      	add	r2, pc, #4	; (adr r2, 8009da4 <UART_SetConfig+0x170>)
 8009da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009da4:	08009dc9 	.word	0x08009dc9
 8009da8:	08009de7 	.word	0x08009de7
 8009dac:	08009dd1 	.word	0x08009dd1
 8009db0:	08009de7 	.word	0x08009de7
 8009db4:	08009dd7 	.word	0x08009dd7
 8009db8:	08009de7 	.word	0x08009de7
 8009dbc:	08009de7 	.word	0x08009de7
 8009dc0:	08009de7 	.word	0x08009de7
 8009dc4:	08009ddf 	.word	0x08009ddf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009dc8:	f7fd fc10 	bl	80075ec <HAL_RCC_GetPCLK1Freq>
 8009dcc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009dce:	e010      	b.n	8009df2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009dd0:	4b56      	ldr	r3, [pc, #344]	; (8009f2c <UART_SetConfig+0x2f8>)
 8009dd2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009dd4:	e00d      	b.n	8009df2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009dd6:	f7fd fb89 	bl	80074ec <HAL_RCC_GetSysClockFreq>
 8009dda:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009ddc:	e009      	b.n	8009df2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009dde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009de2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009de4:	e005      	b.n	8009df2 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8009de6:	2300      	movs	r3, #0
 8009de8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009dea:	2301      	movs	r3, #1
 8009dec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009df0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	f000 812b 	beq.w	800a050 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009dfa:	697b      	ldr	r3, [r7, #20]
 8009dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dfe:	4a4c      	ldr	r2, [pc, #304]	; (8009f30 <UART_SetConfig+0x2fc>)
 8009e00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e04:	461a      	mov	r2, r3
 8009e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e08:	fbb3 f3f2 	udiv	r3, r3, r2
 8009e0c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	685a      	ldr	r2, [r3, #4]
 8009e12:	4613      	mov	r3, r2
 8009e14:	005b      	lsls	r3, r3, #1
 8009e16:	4413      	add	r3, r2
 8009e18:	69ba      	ldr	r2, [r7, #24]
 8009e1a:	429a      	cmp	r2, r3
 8009e1c:	d305      	bcc.n	8009e2a <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009e1e:	697b      	ldr	r3, [r7, #20]
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009e24:	69ba      	ldr	r2, [r7, #24]
 8009e26:	429a      	cmp	r2, r3
 8009e28:	d903      	bls.n	8009e32 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009e30:	e10e      	b.n	800a050 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e34:	2200      	movs	r2, #0
 8009e36:	60bb      	str	r3, [r7, #8]
 8009e38:	60fa      	str	r2, [r7, #12]
 8009e3a:	697b      	ldr	r3, [r7, #20]
 8009e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e3e:	4a3c      	ldr	r2, [pc, #240]	; (8009f30 <UART_SetConfig+0x2fc>)
 8009e40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009e44:	b29b      	uxth	r3, r3
 8009e46:	2200      	movs	r2, #0
 8009e48:	603b      	str	r3, [r7, #0]
 8009e4a:	607a      	str	r2, [r7, #4]
 8009e4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e50:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009e54:	f7f6 fe80 	bl	8000b58 <__aeabi_uldivmod>
 8009e58:	4602      	mov	r2, r0
 8009e5a:	460b      	mov	r3, r1
 8009e5c:	4610      	mov	r0, r2
 8009e5e:	4619      	mov	r1, r3
 8009e60:	f04f 0200 	mov.w	r2, #0
 8009e64:	f04f 0300 	mov.w	r3, #0
 8009e68:	020b      	lsls	r3, r1, #8
 8009e6a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009e6e:	0202      	lsls	r2, r0, #8
 8009e70:	6979      	ldr	r1, [r7, #20]
 8009e72:	6849      	ldr	r1, [r1, #4]
 8009e74:	0849      	lsrs	r1, r1, #1
 8009e76:	2000      	movs	r0, #0
 8009e78:	460c      	mov	r4, r1
 8009e7a:	4605      	mov	r5, r0
 8009e7c:	eb12 0804 	adds.w	r8, r2, r4
 8009e80:	eb43 0905 	adc.w	r9, r3, r5
 8009e84:	697b      	ldr	r3, [r7, #20]
 8009e86:	685b      	ldr	r3, [r3, #4]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	469a      	mov	sl, r3
 8009e8c:	4693      	mov	fp, r2
 8009e8e:	4652      	mov	r2, sl
 8009e90:	465b      	mov	r3, fp
 8009e92:	4640      	mov	r0, r8
 8009e94:	4649      	mov	r1, r9
 8009e96:	f7f6 fe5f 	bl	8000b58 <__aeabi_uldivmod>
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	460b      	mov	r3, r1
 8009e9e:	4613      	mov	r3, r2
 8009ea0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009ea2:	6a3b      	ldr	r3, [r7, #32]
 8009ea4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009ea8:	d308      	bcc.n	8009ebc <UART_SetConfig+0x288>
 8009eaa:	6a3b      	ldr	r3, [r7, #32]
 8009eac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009eb0:	d204      	bcs.n	8009ebc <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	6a3a      	ldr	r2, [r7, #32]
 8009eb8:	60da      	str	r2, [r3, #12]
 8009eba:	e0c9      	b.n	800a050 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8009ebc:	2301      	movs	r3, #1
 8009ebe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009ec2:	e0c5      	b.n	800a050 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ec4:	697b      	ldr	r3, [r7, #20]
 8009ec6:	69db      	ldr	r3, [r3, #28]
 8009ec8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ecc:	d16d      	bne.n	8009faa <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8009ece:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009ed2:	3b01      	subs	r3, #1
 8009ed4:	2b07      	cmp	r3, #7
 8009ed6:	d82d      	bhi.n	8009f34 <UART_SetConfig+0x300>
 8009ed8:	a201      	add	r2, pc, #4	; (adr r2, 8009ee0 <UART_SetConfig+0x2ac>)
 8009eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ede:	bf00      	nop
 8009ee0:	08009f01 	.word	0x08009f01
 8009ee4:	08009f09 	.word	0x08009f09
 8009ee8:	08009f35 	.word	0x08009f35
 8009eec:	08009f0f 	.word	0x08009f0f
 8009ef0:	08009f35 	.word	0x08009f35
 8009ef4:	08009f35 	.word	0x08009f35
 8009ef8:	08009f35 	.word	0x08009f35
 8009efc:	08009f17 	.word	0x08009f17
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f00:	f7fd fb8a 	bl	8007618 <HAL_RCC_GetPCLK2Freq>
 8009f04:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009f06:	e01b      	b.n	8009f40 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009f08:	4b08      	ldr	r3, [pc, #32]	; (8009f2c <UART_SetConfig+0x2f8>)
 8009f0a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009f0c:	e018      	b.n	8009f40 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f0e:	f7fd faed 	bl	80074ec <HAL_RCC_GetSysClockFreq>
 8009f12:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009f14:	e014      	b.n	8009f40 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009f1a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009f1c:	e010      	b.n	8009f40 <UART_SetConfig+0x30c>
 8009f1e:	bf00      	nop
 8009f20:	cfff69f3 	.word	0xcfff69f3
 8009f24:	40008000 	.word	0x40008000
 8009f28:	40013800 	.word	0x40013800
 8009f2c:	00f42400 	.word	0x00f42400
 8009f30:	08012c64 	.word	0x08012c64
      default:
        pclk = 0U;
 8009f34:	2300      	movs	r3, #0
 8009f36:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009f38:	2301      	movs	r3, #1
 8009f3a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8009f3e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	f000 8084 	beq.w	800a050 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f48:	697b      	ldr	r3, [r7, #20]
 8009f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f4c:	4a4b      	ldr	r2, [pc, #300]	; (800a07c <UART_SetConfig+0x448>)
 8009f4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f52:	461a      	mov	r2, r3
 8009f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f56:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f5a:	005a      	lsls	r2, r3, #1
 8009f5c:	697b      	ldr	r3, [r7, #20]
 8009f5e:	685b      	ldr	r3, [r3, #4]
 8009f60:	085b      	lsrs	r3, r3, #1
 8009f62:	441a      	add	r2, r3
 8009f64:	697b      	ldr	r3, [r7, #20]
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f6c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f6e:	6a3b      	ldr	r3, [r7, #32]
 8009f70:	2b0f      	cmp	r3, #15
 8009f72:	d916      	bls.n	8009fa2 <UART_SetConfig+0x36e>
 8009f74:	6a3b      	ldr	r3, [r7, #32]
 8009f76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f7a:	d212      	bcs.n	8009fa2 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009f7c:	6a3b      	ldr	r3, [r7, #32]
 8009f7e:	b29b      	uxth	r3, r3
 8009f80:	f023 030f 	bic.w	r3, r3, #15
 8009f84:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009f86:	6a3b      	ldr	r3, [r7, #32]
 8009f88:	085b      	lsrs	r3, r3, #1
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	f003 0307 	and.w	r3, r3, #7
 8009f90:	b29a      	uxth	r2, r3
 8009f92:	8bfb      	ldrh	r3, [r7, #30]
 8009f94:	4313      	orrs	r3, r2
 8009f96:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	8bfa      	ldrh	r2, [r7, #30]
 8009f9e:	60da      	str	r2, [r3, #12]
 8009fa0:	e056      	b.n	800a050 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8009fa2:	2301      	movs	r3, #1
 8009fa4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009fa8:	e052      	b.n	800a050 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009faa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009fae:	3b01      	subs	r3, #1
 8009fb0:	2b07      	cmp	r3, #7
 8009fb2:	d822      	bhi.n	8009ffa <UART_SetConfig+0x3c6>
 8009fb4:	a201      	add	r2, pc, #4	; (adr r2, 8009fbc <UART_SetConfig+0x388>)
 8009fb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fba:	bf00      	nop
 8009fbc:	08009fdd 	.word	0x08009fdd
 8009fc0:	08009fe5 	.word	0x08009fe5
 8009fc4:	08009ffb 	.word	0x08009ffb
 8009fc8:	08009feb 	.word	0x08009feb
 8009fcc:	08009ffb 	.word	0x08009ffb
 8009fd0:	08009ffb 	.word	0x08009ffb
 8009fd4:	08009ffb 	.word	0x08009ffb
 8009fd8:	08009ff3 	.word	0x08009ff3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009fdc:	f7fd fb1c 	bl	8007618 <HAL_RCC_GetPCLK2Freq>
 8009fe0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009fe2:	e010      	b.n	800a006 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009fe4:	4b26      	ldr	r3, [pc, #152]	; (800a080 <UART_SetConfig+0x44c>)
 8009fe6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009fe8:	e00d      	b.n	800a006 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009fea:	f7fd fa7f 	bl	80074ec <HAL_RCC_GetSysClockFreq>
 8009fee:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009ff0:	e009      	b.n	800a006 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ff2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ff6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009ff8:	e005      	b.n	800a006 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8009ffe:	2301      	movs	r3, #1
 800a000:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800a004:	bf00      	nop
    }

    if (pclk != 0U)
 800a006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d021      	beq.n	800a050 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a010:	4a1a      	ldr	r2, [pc, #104]	; (800a07c <UART_SetConfig+0x448>)
 800a012:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a016:	461a      	mov	r2, r3
 800a018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a01a:	fbb3 f2f2 	udiv	r2, r3, r2
 800a01e:	697b      	ldr	r3, [r7, #20]
 800a020:	685b      	ldr	r3, [r3, #4]
 800a022:	085b      	lsrs	r3, r3, #1
 800a024:	441a      	add	r2, r3
 800a026:	697b      	ldr	r3, [r7, #20]
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a02e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a030:	6a3b      	ldr	r3, [r7, #32]
 800a032:	2b0f      	cmp	r3, #15
 800a034:	d909      	bls.n	800a04a <UART_SetConfig+0x416>
 800a036:	6a3b      	ldr	r3, [r7, #32]
 800a038:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a03c:	d205      	bcs.n	800a04a <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a03e:	6a3b      	ldr	r3, [r7, #32]
 800a040:	b29a      	uxth	r2, r3
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	60da      	str	r2, [r3, #12]
 800a048:	e002      	b.n	800a050 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800a04a:	2301      	movs	r3, #1
 800a04c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	2201      	movs	r2, #1
 800a054:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a058:	697b      	ldr	r3, [r7, #20]
 800a05a:	2201      	movs	r2, #1
 800a05c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a060:	697b      	ldr	r3, [r7, #20]
 800a062:	2200      	movs	r2, #0
 800a064:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	2200      	movs	r2, #0
 800a06a:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800a06c:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800a070:	4618      	mov	r0, r3
 800a072:	3730      	adds	r7, #48	; 0x30
 800a074:	46bd      	mov	sp, r7
 800a076:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a07a:	bf00      	nop
 800a07c:	08012c64 	.word	0x08012c64
 800a080:	00f42400 	.word	0x00f42400

0800a084 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a084:	b480      	push	{r7}
 800a086:	b083      	sub	sp, #12
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a090:	f003 0301 	and.w	r3, r3, #1
 800a094:	2b00      	cmp	r3, #0
 800a096:	d00a      	beq.n	800a0ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	430a      	orrs	r2, r1
 800a0ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0b2:	f003 0302 	and.w	r3, r3, #2
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d00a      	beq.n	800a0d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	430a      	orrs	r2, r1
 800a0ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0d4:	f003 0304 	and.w	r3, r3, #4
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d00a      	beq.n	800a0f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	685b      	ldr	r3, [r3, #4]
 800a0e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	430a      	orrs	r2, r1
 800a0f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0f6:	f003 0308 	and.w	r3, r3, #8
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d00a      	beq.n	800a114 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	430a      	orrs	r2, r1
 800a112:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a118:	f003 0310 	and.w	r3, r3, #16
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d00a      	beq.n	800a136 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	689b      	ldr	r3, [r3, #8]
 800a126:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	430a      	orrs	r2, r1
 800a134:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a13a:	f003 0320 	and.w	r3, r3, #32
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d00a      	beq.n	800a158 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	681b      	ldr	r3, [r3, #0]
 800a146:	689b      	ldr	r3, [r3, #8]
 800a148:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	430a      	orrs	r2, r1
 800a156:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a15c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a160:	2b00      	cmp	r3, #0
 800a162:	d01a      	beq.n	800a19a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	685b      	ldr	r3, [r3, #4]
 800a16a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	430a      	orrs	r2, r1
 800a178:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a17e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a182:	d10a      	bne.n	800a19a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	430a      	orrs	r2, r1
 800a198:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a19e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d00a      	beq.n	800a1bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	685b      	ldr	r3, [r3, #4]
 800a1ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	430a      	orrs	r2, r1
 800a1ba:	605a      	str	r2, [r3, #4]
  }
}
 800a1bc:	bf00      	nop
 800a1be:	370c      	adds	r7, #12
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c6:	4770      	bx	lr

0800a1c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b098      	sub	sp, #96	; 0x60
 800a1cc:	af02      	add	r7, sp, #8
 800a1ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a1d8:	f7fa f85c 	bl	8004294 <HAL_GetTick>
 800a1dc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	f003 0308 	and.w	r3, r3, #8
 800a1e8:	2b08      	cmp	r3, #8
 800a1ea:	d12f      	bne.n	800a24c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a1ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a1f0:	9300      	str	r3, [sp, #0]
 800a1f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 f88e 	bl	800a31c <UART_WaitOnFlagUntilTimeout>
 800a200:	4603      	mov	r3, r0
 800a202:	2b00      	cmp	r3, #0
 800a204:	d022      	beq.n	800a24c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a20c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a20e:	e853 3f00 	ldrex	r3, [r3]
 800a212:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a216:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a21a:	653b      	str	r3, [r7, #80]	; 0x50
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	461a      	mov	r2, r3
 800a222:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a224:	647b      	str	r3, [r7, #68]	; 0x44
 800a226:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a228:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a22a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a22c:	e841 2300 	strex	r3, r2, [r1]
 800a230:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a232:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a234:	2b00      	cmp	r3, #0
 800a236:	d1e6      	bne.n	800a206 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2220      	movs	r2, #32
 800a23c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2200      	movs	r2, #0
 800a244:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a248:	2303      	movs	r3, #3
 800a24a:	e063      	b.n	800a314 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f003 0304 	and.w	r3, r3, #4
 800a256:	2b04      	cmp	r3, #4
 800a258:	d149      	bne.n	800a2ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a25a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a25e:	9300      	str	r3, [sp, #0]
 800a260:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a262:	2200      	movs	r2, #0
 800a264:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a268:	6878      	ldr	r0, [r7, #4]
 800a26a:	f000 f857 	bl	800a31c <UART_WaitOnFlagUntilTimeout>
 800a26e:	4603      	mov	r3, r0
 800a270:	2b00      	cmp	r3, #0
 800a272:	d03c      	beq.n	800a2ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a27a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a27c:	e853 3f00 	ldrex	r3, [r3]
 800a280:	623b      	str	r3, [r7, #32]
   return(result);
 800a282:	6a3b      	ldr	r3, [r7, #32]
 800a284:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a288:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	681b      	ldr	r3, [r3, #0]
 800a28e:	461a      	mov	r2, r3
 800a290:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a292:	633b      	str	r3, [r7, #48]	; 0x30
 800a294:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a296:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a298:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a29a:	e841 2300 	strex	r3, r2, [r1]
 800a29e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a2a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d1e6      	bne.n	800a274 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	3308      	adds	r3, #8
 800a2ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ae:	693b      	ldr	r3, [r7, #16]
 800a2b0:	e853 3f00 	ldrex	r3, [r3]
 800a2b4:	60fb      	str	r3, [r7, #12]
   return(result);
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	f023 0301 	bic.w	r3, r3, #1
 800a2bc:	64bb      	str	r3, [r7, #72]	; 0x48
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	3308      	adds	r3, #8
 800a2c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2c6:	61fa      	str	r2, [r7, #28]
 800a2c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ca:	69b9      	ldr	r1, [r7, #24]
 800a2cc:	69fa      	ldr	r2, [r7, #28]
 800a2ce:	e841 2300 	strex	r3, r2, [r1]
 800a2d2:	617b      	str	r3, [r7, #20]
   return(result);
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d1e5      	bne.n	800a2a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	2220      	movs	r2, #32
 800a2de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a2ea:	2303      	movs	r3, #3
 800a2ec:	e012      	b.n	800a314 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	2220      	movs	r2, #32
 800a2f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2220      	movs	r2, #32
 800a2fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	2200      	movs	r2, #0
 800a302:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2200      	movs	r2, #0
 800a308:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	2200      	movs	r2, #0
 800a30e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800a312:	2300      	movs	r3, #0
}
 800a314:	4618      	mov	r0, r3
 800a316:	3758      	adds	r7, #88	; 0x58
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b084      	sub	sp, #16
 800a320:	af00      	add	r7, sp, #0
 800a322:	60f8      	str	r0, [r7, #12]
 800a324:	60b9      	str	r1, [r7, #8]
 800a326:	603b      	str	r3, [r7, #0]
 800a328:	4613      	mov	r3, r2
 800a32a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a32c:	e049      	b.n	800a3c2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a32e:	69bb      	ldr	r3, [r7, #24]
 800a330:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a334:	d045      	beq.n	800a3c2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a336:	f7f9 ffad 	bl	8004294 <HAL_GetTick>
 800a33a:	4602      	mov	r2, r0
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	1ad3      	subs	r3, r2, r3
 800a340:	69ba      	ldr	r2, [r7, #24]
 800a342:	429a      	cmp	r2, r3
 800a344:	d302      	bcc.n	800a34c <UART_WaitOnFlagUntilTimeout+0x30>
 800a346:	69bb      	ldr	r3, [r7, #24]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d101      	bne.n	800a350 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a34c:	2303      	movs	r3, #3
 800a34e:	e048      	b.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	f003 0304 	and.w	r3, r3, #4
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d031      	beq.n	800a3c2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	69db      	ldr	r3, [r3, #28]
 800a364:	f003 0308 	and.w	r3, r3, #8
 800a368:	2b08      	cmp	r3, #8
 800a36a:	d110      	bne.n	800a38e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	2208      	movs	r2, #8
 800a372:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800a374:	68f8      	ldr	r0, [r7, #12]
 800a376:	f000 f879 	bl	800a46c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	2208      	movs	r2, #8
 800a37e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	2200      	movs	r2, #0
 800a386:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 800a38a:	2301      	movs	r3, #1
 800a38c:	e029      	b.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	69db      	ldr	r3, [r3, #28]
 800a394:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a398:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a39c:	d111      	bne.n	800a3c2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a3a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a3a8:	68f8      	ldr	r0, [r7, #12]
 800a3aa:	f000 f85f 	bl	800a46c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2220      	movs	r2, #32
 800a3b2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	2200      	movs	r2, #0
 800a3ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800a3be:	2303      	movs	r3, #3
 800a3c0:	e00f      	b.n	800a3e2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	69da      	ldr	r2, [r3, #28]
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	4013      	ands	r3, r2
 800a3cc:	68ba      	ldr	r2, [r7, #8]
 800a3ce:	429a      	cmp	r2, r3
 800a3d0:	bf0c      	ite	eq
 800a3d2:	2301      	moveq	r3, #1
 800a3d4:	2300      	movne	r3, #0
 800a3d6:	b2db      	uxtb	r3, r3
 800a3d8:	461a      	mov	r2, r3
 800a3da:	79fb      	ldrb	r3, [r7, #7]
 800a3dc:	429a      	cmp	r2, r3
 800a3de:	d0a6      	beq.n	800a32e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a3e0:	2300      	movs	r3, #0
}
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	3710      	adds	r7, #16
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}

0800a3ea <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a3ea:	b480      	push	{r7}
 800a3ec:	b08f      	sub	sp, #60	; 0x3c
 800a3ee:	af00      	add	r7, sp, #0
 800a3f0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f8:	6a3b      	ldr	r3, [r7, #32]
 800a3fa:	e853 3f00 	ldrex	r3, [r3]
 800a3fe:	61fb      	str	r3, [r7, #28]
   return(result);
 800a400:	69fb      	ldr	r3, [r7, #28]
 800a402:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a406:	637b      	str	r3, [r7, #52]	; 0x34
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	461a      	mov	r2, r3
 800a40e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a410:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a412:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a414:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a416:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a418:	e841 2300 	strex	r3, r2, [r1]
 800a41c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a41e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a420:	2b00      	cmp	r3, #0
 800a422:	d1e6      	bne.n	800a3f2 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	3308      	adds	r3, #8
 800a42a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	e853 3f00 	ldrex	r3, [r3]
 800a432:	60bb      	str	r3, [r7, #8]
   return(result);
 800a434:	68bb      	ldr	r3, [r7, #8]
 800a436:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800a43a:	633b      	str	r3, [r7, #48]	; 0x30
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	3308      	adds	r3, #8
 800a442:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a444:	61ba      	str	r2, [r7, #24]
 800a446:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a448:	6979      	ldr	r1, [r7, #20]
 800a44a:	69ba      	ldr	r2, [r7, #24]
 800a44c:	e841 2300 	strex	r3, r2, [r1]
 800a450:	613b      	str	r3, [r7, #16]
   return(result);
 800a452:	693b      	ldr	r3, [r7, #16]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d1e5      	bne.n	800a424 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2220      	movs	r2, #32
 800a45c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 800a460:	bf00      	nop
 800a462:	373c      	adds	r7, #60	; 0x3c
 800a464:	46bd      	mov	sp, r7
 800a466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46a:	4770      	bx	lr

0800a46c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a46c:	b480      	push	{r7}
 800a46e:	b095      	sub	sp, #84	; 0x54
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a47a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a47c:	e853 3f00 	ldrex	r3, [r3]
 800a480:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a484:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a488:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	461a      	mov	r2, r3
 800a490:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a492:	643b      	str	r3, [r7, #64]	; 0x40
 800a494:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a496:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a498:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a49a:	e841 2300 	strex	r3, r2, [r1]
 800a49e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a4a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d1e6      	bne.n	800a474 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	3308      	adds	r3, #8
 800a4ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4ae:	6a3b      	ldr	r3, [r7, #32]
 800a4b0:	e853 3f00 	ldrex	r3, [r3]
 800a4b4:	61fb      	str	r3, [r7, #28]
   return(result);
 800a4b6:	69fb      	ldr	r3, [r7, #28]
 800a4b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a4bc:	f023 0301 	bic.w	r3, r3, #1
 800a4c0:	64bb      	str	r3, [r7, #72]	; 0x48
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	3308      	adds	r3, #8
 800a4c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a4ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a4cc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a4d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a4d2:	e841 2300 	strex	r3, r2, [r1]
 800a4d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a4d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d1e3      	bne.n	800a4a6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a4e2:	2b01      	cmp	r3, #1
 800a4e4:	d118      	bne.n	800a518 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	e853 3f00 	ldrex	r3, [r3]
 800a4f2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4f4:	68bb      	ldr	r3, [r7, #8]
 800a4f6:	f023 0310 	bic.w	r3, r3, #16
 800a4fa:	647b      	str	r3, [r7, #68]	; 0x44
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	461a      	mov	r2, r3
 800a502:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a504:	61bb      	str	r3, [r7, #24]
 800a506:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a508:	6979      	ldr	r1, [r7, #20]
 800a50a:	69ba      	ldr	r2, [r7, #24]
 800a50c:	e841 2300 	strex	r3, r2, [r1]
 800a510:	613b      	str	r3, [r7, #16]
   return(result);
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d1e6      	bne.n	800a4e6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2220      	movs	r2, #32
 800a51c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2200      	movs	r2, #0
 800a524:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	2200      	movs	r2, #0
 800a52a:	675a      	str	r2, [r3, #116]	; 0x74
}
 800a52c:	bf00      	nop
 800a52e:	3754      	adds	r7, #84	; 0x54
 800a530:	46bd      	mov	sp, r7
 800a532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a536:	4770      	bx	lr

0800a538 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b090      	sub	sp, #64	; 0x40
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a544:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f003 0320 	and.w	r3, r3, #32
 800a550:	2b00      	cmp	r3, #0
 800a552:	d137      	bne.n	800a5c4 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800a554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a556:	2200      	movs	r2, #0
 800a558:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a55c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	3308      	adds	r3, #8
 800a562:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a566:	e853 3f00 	ldrex	r3, [r3]
 800a56a:	623b      	str	r3, [r7, #32]
   return(result);
 800a56c:	6a3b      	ldr	r3, [r7, #32]
 800a56e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a572:	63bb      	str	r3, [r7, #56]	; 0x38
 800a574:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	3308      	adds	r3, #8
 800a57a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a57c:	633a      	str	r2, [r7, #48]	; 0x30
 800a57e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a580:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a582:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a584:	e841 2300 	strex	r3, r2, [r1]
 800a588:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a58a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d1e5      	bne.n	800a55c <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a590:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	e853 3f00 	ldrex	r3, [r3]
 800a59c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5a4:	637b      	str	r3, [r7, #52]	; 0x34
 800a5a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	461a      	mov	r2, r3
 800a5ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5ae:	61fb      	str	r3, [r7, #28]
 800a5b0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a5b2:	69b9      	ldr	r1, [r7, #24]
 800a5b4:	69fa      	ldr	r2, [r7, #28]
 800a5b6:	e841 2300 	strex	r3, r2, [r1]
 800a5ba:	617b      	str	r3, [r7, #20]
   return(result);
 800a5bc:	697b      	ldr	r3, [r7, #20]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d1e6      	bne.n	800a590 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a5c2:	e002      	b.n	800a5ca <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a5c4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a5c6:	f7f8 fe09 	bl	80031dc <HAL_UART_TxCpltCallback>
}
 800a5ca:	bf00      	nop
 800a5cc:	3740      	adds	r7, #64	; 0x40
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	bd80      	pop	{r7, pc}

0800a5d2 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a5d2:	b580      	push	{r7, lr}
 800a5d4:	b084      	sub	sp, #16
 800a5d6:	af00      	add	r7, sp, #0
 800a5d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5de:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a5e0:	68f8      	ldr	r0, [r7, #12]
 800a5e2:	f7ff fb07 	bl	8009bf4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a5e6:	bf00      	nop
 800a5e8:	3710      	adds	r7, #16
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}

0800a5ee <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a5ee:	b580      	push	{r7, lr}
 800a5f0:	b086      	sub	sp, #24
 800a5f2:	af00      	add	r7, sp, #0
 800a5f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5fa:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a5fc:	697b      	ldr	r3, [r7, #20]
 800a5fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a602:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a604:	697b      	ldr	r3, [r7, #20]
 800a606:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a60a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	689b      	ldr	r3, [r3, #8]
 800a612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a616:	2b80      	cmp	r3, #128	; 0x80
 800a618:	d109      	bne.n	800a62e <UART_DMAError+0x40>
 800a61a:	693b      	ldr	r3, [r7, #16]
 800a61c:	2b21      	cmp	r3, #33	; 0x21
 800a61e:	d106      	bne.n	800a62e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a620:	697b      	ldr	r3, [r7, #20]
 800a622:	2200      	movs	r2, #0
 800a624:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800a628:	6978      	ldr	r0, [r7, #20]
 800a62a:	f7ff fede 	bl	800a3ea <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	689b      	ldr	r3, [r3, #8]
 800a634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a638:	2b40      	cmp	r3, #64	; 0x40
 800a63a:	d109      	bne.n	800a650 <UART_DMAError+0x62>
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	2b22      	cmp	r3, #34	; 0x22
 800a640:	d106      	bne.n	800a650 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a642:	697b      	ldr	r3, [r7, #20]
 800a644:	2200      	movs	r2, #0
 800a646:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800a64a:	6978      	ldr	r0, [r7, #20]
 800a64c:	f7ff ff0e 	bl	800a46c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a650:	697b      	ldr	r3, [r7, #20]
 800a652:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a656:	f043 0210 	orr.w	r2, r3, #16
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a660:	6978      	ldr	r0, [r7, #20]
 800a662:	f7ff fad1 	bl	8009c08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a666:	bf00      	nop
 800a668:	3718      	adds	r7, #24
 800a66a:	46bd      	mov	sp, r7
 800a66c:	bd80      	pop	{r7, pc}

0800a66e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a66e:	b580      	push	{r7, lr}
 800a670:	b084      	sub	sp, #16
 800a672:	af00      	add	r7, sp, #0
 800a674:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a67a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	2200      	movs	r2, #0
 800a680:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	2200      	movs	r2, #0
 800a688:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a68c:	68f8      	ldr	r0, [r7, #12]
 800a68e:	f7ff fabb 	bl	8009c08 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a692:	bf00      	nop
 800a694:	3710      	adds	r7, #16
 800a696:	46bd      	mov	sp, r7
 800a698:	bd80      	pop	{r7, pc}

0800a69a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a69a:	b580      	push	{r7, lr}
 800a69c:	b088      	sub	sp, #32
 800a69e:	af00      	add	r7, sp, #0
 800a6a0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	e853 3f00 	ldrex	r3, [r3]
 800a6ae:	60bb      	str	r3, [r7, #8]
   return(result);
 800a6b0:	68bb      	ldr	r3, [r7, #8]
 800a6b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a6b6:	61fb      	str	r3, [r7, #28]
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	461a      	mov	r2, r3
 800a6be:	69fb      	ldr	r3, [r7, #28]
 800a6c0:	61bb      	str	r3, [r7, #24]
 800a6c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6c4:	6979      	ldr	r1, [r7, #20]
 800a6c6:	69ba      	ldr	r2, [r7, #24]
 800a6c8:	e841 2300 	strex	r3, r2, [r1]
 800a6cc:	613b      	str	r3, [r7, #16]
   return(result);
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d1e6      	bne.n	800a6a2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	2220      	movs	r2, #32
 800a6d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f7f8 fd7a 	bl	80031dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a6e8:	bf00      	nop
 800a6ea:	3720      	adds	r7, #32
 800a6ec:	46bd      	mov	sp, r7
 800a6ee:	bd80      	pop	{r7, pc}

0800a6f0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b083      	sub	sp, #12
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a6f8:	bf00      	nop
 800a6fa:	370c      	adds	r7, #12
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a702:	4770      	bx	lr

0800a704 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a704:	b480      	push	{r7}
 800a706:	b083      	sub	sp, #12
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a70c:	bf00      	nop
 800a70e:	370c      	adds	r7, #12
 800a710:	46bd      	mov	sp, r7
 800a712:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a716:	4770      	bx	lr

0800a718 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a718:	b480      	push	{r7}
 800a71a:	b083      	sub	sp, #12
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a720:	bf00      	nop
 800a722:	370c      	adds	r7, #12
 800a724:	46bd      	mov	sp, r7
 800a726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72a:	4770      	bx	lr

0800a72c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b085      	sub	sp, #20
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800a73a:	2b01      	cmp	r3, #1
 800a73c:	d101      	bne.n	800a742 <HAL_UARTEx_DisableFifoMode+0x16>
 800a73e:	2302      	movs	r3, #2
 800a740:	e027      	b.n	800a792 <HAL_UARTEx_DisableFifoMode+0x66>
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2201      	movs	r2, #1
 800a746:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	2224      	movs	r2, #36	; 0x24
 800a74e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	681a      	ldr	r2, [r3, #0]
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f022 0201 	bic.w	r2, r2, #1
 800a768:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a770:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2200      	movs	r2, #0
 800a776:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	68fa      	ldr	r2, [r7, #12]
 800a77e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2220      	movs	r2, #32
 800a784:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2200      	movs	r2, #0
 800a78c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800a790:	2300      	movs	r3, #0
}
 800a792:	4618      	mov	r0, r3
 800a794:	3714      	adds	r7, #20
 800a796:	46bd      	mov	sp, r7
 800a798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79c:	4770      	bx	lr

0800a79e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a79e:	b580      	push	{r7, lr}
 800a7a0:	b084      	sub	sp, #16
 800a7a2:	af00      	add	r7, sp, #0
 800a7a4:	6078      	str	r0, [r7, #4]
 800a7a6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	d101      	bne.n	800a7b6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a7b2:	2302      	movs	r3, #2
 800a7b4:	e02d      	b.n	800a812 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2201      	movs	r2, #1
 800a7ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2224      	movs	r2, #36	; 0x24
 800a7c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	681a      	ldr	r2, [r3, #0]
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	f022 0201 	bic.w	r2, r2, #1
 800a7dc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	689b      	ldr	r3, [r3, #8]
 800a7e4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	683a      	ldr	r2, [r7, #0]
 800a7ee:	430a      	orrs	r2, r1
 800a7f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a7f2:	6878      	ldr	r0, [r7, #4]
 800a7f4:	f000 f850 	bl	800a898 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	68fa      	ldr	r2, [r7, #12]
 800a7fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2220      	movs	r2, #32
 800a804:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2200      	movs	r2, #0
 800a80c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800a810:	2300      	movs	r3, #0
}
 800a812:	4618      	mov	r0, r3
 800a814:	3710      	adds	r7, #16
 800a816:	46bd      	mov	sp, r7
 800a818:	bd80      	pop	{r7, pc}

0800a81a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a81a:	b580      	push	{r7, lr}
 800a81c:	b084      	sub	sp, #16
 800a81e:	af00      	add	r7, sp, #0
 800a820:	6078      	str	r0, [r7, #4]
 800a822:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800a82a:	2b01      	cmp	r3, #1
 800a82c:	d101      	bne.n	800a832 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a82e:	2302      	movs	r3, #2
 800a830:	e02d      	b.n	800a88e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2201      	movs	r2, #1
 800a836:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2224      	movs	r2, #36	; 0x24
 800a83e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	681a      	ldr	r2, [r3, #0]
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f022 0201 	bic.w	r2, r2, #1
 800a858:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	689b      	ldr	r3, [r3, #8]
 800a860:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	683a      	ldr	r2, [r7, #0]
 800a86a:	430a      	orrs	r2, r1
 800a86c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f000 f812 	bl	800a898 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	68fa      	ldr	r2, [r7, #12]
 800a87a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2220      	movs	r2, #32
 800a880:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2200      	movs	r2, #0
 800a888:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800a88c:	2300      	movs	r3, #0
}
 800a88e:	4618      	mov	r0, r3
 800a890:	3710      	adds	r7, #16
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}
	...

0800a898 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a898:	b480      	push	{r7}
 800a89a:	b085      	sub	sp, #20
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d108      	bne.n	800a8ba <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	2201      	movs	r2, #1
 800a8ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	2201      	movs	r2, #1
 800a8b4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a8b8:	e031      	b.n	800a91e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a8ba:	2308      	movs	r3, #8
 800a8bc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a8be:	2308      	movs	r3, #8
 800a8c0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	689b      	ldr	r3, [r3, #8]
 800a8c8:	0e5b      	lsrs	r3, r3, #25
 800a8ca:	b2db      	uxtb	r3, r3
 800a8cc:	f003 0307 	and.w	r3, r3, #7
 800a8d0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	689b      	ldr	r3, [r3, #8]
 800a8d8:	0f5b      	lsrs	r3, r3, #29
 800a8da:	b2db      	uxtb	r3, r3
 800a8dc:	f003 0307 	and.w	r3, r3, #7
 800a8e0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a8e2:	7bbb      	ldrb	r3, [r7, #14]
 800a8e4:	7b3a      	ldrb	r2, [r7, #12]
 800a8e6:	4911      	ldr	r1, [pc, #68]	; (800a92c <UARTEx_SetNbDataToProcess+0x94>)
 800a8e8:	5c8a      	ldrb	r2, [r1, r2]
 800a8ea:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a8ee:	7b3a      	ldrb	r2, [r7, #12]
 800a8f0:	490f      	ldr	r1, [pc, #60]	; (800a930 <UARTEx_SetNbDataToProcess+0x98>)
 800a8f2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a8f4:	fb93 f3f2 	sdiv	r3, r3, r2
 800a8f8:	b29a      	uxth	r2, r3
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a900:	7bfb      	ldrb	r3, [r7, #15]
 800a902:	7b7a      	ldrb	r2, [r7, #13]
 800a904:	4909      	ldr	r1, [pc, #36]	; (800a92c <UARTEx_SetNbDataToProcess+0x94>)
 800a906:	5c8a      	ldrb	r2, [r1, r2]
 800a908:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a90c:	7b7a      	ldrb	r2, [r7, #13]
 800a90e:	4908      	ldr	r1, [pc, #32]	; (800a930 <UARTEx_SetNbDataToProcess+0x98>)
 800a910:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a912:	fb93 f3f2 	sdiv	r3, r3, r2
 800a916:	b29a      	uxth	r2, r3
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a91e:	bf00      	nop
 800a920:	3714      	adds	r7, #20
 800a922:	46bd      	mov	sp, r7
 800a924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a928:	4770      	bx	lr
 800a92a:	bf00      	nop
 800a92c:	08012c7c 	.word	0x08012c7c
 800a930:	08012c84 	.word	0x08012c84

0800a934 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b088      	sub	sp, #32
 800a938:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800a93a:	2300      	movs	r3, #0
 800a93c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a93e:	f107 0308 	add.w	r3, r7, #8
 800a942:	2218      	movs	r2, #24
 800a944:	2100      	movs	r1, #0
 800a946:	4618      	mov	r0, r3
 800a948:	f001 f8d8 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800a94c:	233f      	movs	r3, #63	; 0x3f
 800a94e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800a950:	2381      	movs	r3, #129	; 0x81
 800a952:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a954:	1dfb      	adds	r3, r7, #7
 800a956:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a958:	2301      	movs	r3, #1
 800a95a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a95c:	f107 0308 	add.w	r3, r7, #8
 800a960:	2100      	movs	r1, #0
 800a962:	4618      	mov	r0, r3
 800a964:	f001 fb54 	bl	800c010 <hci_send_req>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	da01      	bge.n	800a972 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800a96e:	23ff      	movs	r3, #255	; 0xff
 800a970:	e000      	b.n	800a974 <aci_gap_set_non_discoverable+0x40>
  return status;
 800a972:	79fb      	ldrb	r3, [r7, #7]
}
 800a974:	4618      	mov	r0, r3
 800a976:	3720      	adds	r7, #32
 800a978:	46bd      	mov	sp, r7
 800a97a:	bd80      	pop	{r7, pc}

0800a97c <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Slave_Conn_Interval_Min,
                                     uint16_t Slave_Conn_Interval_Max )
{
 800a97c:	b5b0      	push	{r4, r5, r7, lr}
 800a97e:	b0ce      	sub	sp, #312	; 0x138
 800a980:	af00      	add	r7, sp, #0
 800a982:	4605      	mov	r5, r0
 800a984:	460c      	mov	r4, r1
 800a986:	4610      	mov	r0, r2
 800a988:	4619      	mov	r1, r3
 800a98a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800a98e:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800a992:	462a      	mov	r2, r5
 800a994:	701a      	strb	r2, [r3, #0]
 800a996:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800a99a:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800a99e:	4622      	mov	r2, r4
 800a9a0:	801a      	strh	r2, [r3, #0]
 800a9a2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800a9a6:	f5a3 739b 	sub.w	r3, r3, #310	; 0x136
 800a9aa:	4602      	mov	r2, r0
 800a9ac:	801a      	strh	r2, [r3, #0]
 800a9ae:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800a9b2:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800a9b6:	460a      	mov	r2, r1
 800a9b8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800a9ba:	f107 0310 	add.w	r3, r7, #16
 800a9be:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800a9c2:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800a9c6:	3308      	adds	r3, #8
 800a9c8:	f107 0210 	add.w	r2, r7, #16
 800a9cc:	4413      	add	r3, r2
 800a9ce:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800a9d2:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800a9d6:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800a9da:	4413      	add	r3, r2
 800a9dc:	3309      	adds	r3, #9
 800a9de:	f107 0210 	add.w	r2, r7, #16
 800a9e2:	4413      	add	r3, r2
 800a9e4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800a9e8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800a9ec:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800a9f0:	2200      	movs	r2, #0
 800a9f2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Type = Advertising_Type;
 800a9fa:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800a9fe:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800aa02:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800aa06:	7812      	ldrb	r2, [r2, #0]
 800aa08:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800aa0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aa0e:	3301      	adds	r3, #1
 800aa10:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800aa14:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800aa18:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800aa1c:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 800aa20:	8812      	ldrh	r2, [r2, #0]
 800aa22:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800aa26:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aa2a:	3302      	adds	r3, #2
 800aa2c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800aa30:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800aa34:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800aa38:	f5a2 729b 	sub.w	r2, r2, #310	; 0x136
 800aa3c:	8812      	ldrh	r2, [r2, #0]
 800aa3e:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800aa42:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aa46:	3302      	adds	r3, #2
 800aa48:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800aa4c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800aa50:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800aa54:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800aa58:	7812      	ldrb	r2, [r2, #0]
 800aa5a:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800aa5c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aa60:	3301      	adds	r3, #1
 800aa62:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800aa66:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800aa6a:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800aa6e:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800aa70:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aa74:	3301      	adds	r3, #1
 800aa76:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800aa7a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800aa7e:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800aa82:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800aa84:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aa88:	3301      	adds	r3, #1
 800aa8a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800aa8e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800aa92:	3308      	adds	r3, #8
 800aa94:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 800aa98:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f001 f81d 	bl	800badc <Osal_MemCpy>
    index_input += Local_Name_Length;
 800aaa2:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 800aaa6:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800aaaa:	4413      	add	r3, r2
 800aaac:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800aab0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800aab4:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800aab8:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800aaba:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aabe:	3301      	adds	r3, #1
 800aac0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800aac4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800aac8:	3301      	adds	r3, #1
 800aaca:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800aace:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 800aad2:	4618      	mov	r0, r3
 800aad4:	f001 f802 	bl	800badc <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800aad8:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800aadc:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800aae0:	4413      	add	r3, r2
 800aae2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Min = Slave_Conn_Interval_Min;
 800aae6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aaea:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 800aaee:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800aaf0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aaf4:	3302      	adds	r3, #2
 800aaf6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Max = Slave_Conn_Interval_Max;
 800aafa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aafe:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 800ab02:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800ab04:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ab08:	3302      	adds	r3, #2
 800ab0a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ab0e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ab12:	2218      	movs	r2, #24
 800ab14:	2100      	movs	r1, #0
 800ab16:	4618      	mov	r0, r3
 800ab18:	f000 fff0 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800ab1c:	233f      	movs	r3, #63	; 0x3f
 800ab1e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 800ab22:	2383      	movs	r3, #131	; 0x83
 800ab24:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800ab28:	f107 0310 	add.w	r3, r7, #16
 800ab2c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ab30:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ab34:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800ab38:	f107 030f 	add.w	r3, r7, #15
 800ab3c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800ab40:	2301      	movs	r3, #1
 800ab42:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ab46:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ab4a:	2100      	movs	r1, #0
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	f001 fa5f 	bl	800c010 <hci_send_req>
 800ab52:	4603      	mov	r3, r0
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	da01      	bge.n	800ab5c <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800ab58:	23ff      	movs	r3, #255	; 0xff
 800ab5a:	e004      	b.n	800ab66 <aci_gap_set_discoverable+0x1ea>
  return status;
 800ab5c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800ab60:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800ab64:	781b      	ldrb	r3, [r3, #0]
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bdb0      	pop	{r4, r5, r7, pc}

0800ab70 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b0cc      	sub	sp, #304	; 0x130
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	4602      	mov	r2, r0
 800ab78:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ab7c:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800ab80:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800ab82:	f107 0310 	add.w	r3, r7, #16
 800ab86:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ab8a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ab8e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800ab92:	2200      	movs	r2, #0
 800ab94:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ab96:	2300      	movs	r3, #0
 800ab98:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->IO_Capability = IO_Capability;
 800ab9c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aba0:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800aba4:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800aba8:	7812      	ldrb	r2, [r2, #0]
 800abaa:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800abac:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800abb0:	3301      	adds	r3, #1
 800abb2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800abb6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800abba:	2218      	movs	r2, #24
 800abbc:	2100      	movs	r1, #0
 800abbe:	4618      	mov	r0, r3
 800abc0:	f000 ff9c 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800abc4:	233f      	movs	r3, #63	; 0x3f
 800abc6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 800abca:	2385      	movs	r3, #133	; 0x85
 800abcc:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800abd0:	f107 0310 	add.w	r3, r7, #16
 800abd4:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800abd8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800abdc:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800abe0:	f107 030f 	add.w	r3, r7, #15
 800abe4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800abe8:	2301      	movs	r3, #1
 800abea:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800abee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800abf2:	2100      	movs	r1, #0
 800abf4:	4618      	mov	r0, r3
 800abf6:	f001 fa0b 	bl	800c010 <hci_send_req>
 800abfa:	4603      	mov	r3, r0
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	da01      	bge.n	800ac04 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800ac00:	23ff      	movs	r3, #255	; 0xff
 800ac02:	e004      	b.n	800ac0e <aci_gap_set_io_capability+0x9e>
  return status;
 800ac04:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac08:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800ac0c:	781b      	ldrb	r3, [r3, #0]
}
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bd80      	pop	{r7, pc}

0800ac18 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800ac18:	b5b0      	push	{r4, r5, r7, lr}
 800ac1a:	b0cc      	sub	sp, #304	; 0x130
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	4605      	mov	r5, r0
 800ac20:	460c      	mov	r4, r1
 800ac22:	4610      	mov	r0, r2
 800ac24:	4619      	mov	r1, r3
 800ac26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac2a:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800ac2e:	462a      	mov	r2, r5
 800ac30:	701a      	strb	r2, [r3, #0]
 800ac32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac36:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800ac3a:	4622      	mov	r2, r4
 800ac3c:	701a      	strb	r2, [r3, #0]
 800ac3e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac42:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800ac46:	4602      	mov	r2, r0
 800ac48:	701a      	strb	r2, [r3, #0]
 800ac4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac4e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ac52:	460a      	mov	r2, r1
 800ac54:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800ac56:	f107 0310 	add.w	r3, r7, #16
 800ac5a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ac5e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ac62:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800ac66:	2200      	movs	r2, #0
 800ac68:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800ac70:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ac74:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800ac78:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800ac7c:	7812      	ldrb	r2, [r2, #0]
 800ac7e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ac80:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac84:	3301      	adds	r3, #1
 800ac86:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->MITM_Mode = MITM_Mode;
 800ac8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ac8e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800ac92:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800ac96:	7812      	ldrb	r2, [r2, #0]
 800ac98:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800ac9a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ac9e:	3301      	adds	r3, #1
 800aca0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->SC_Support = SC_Support;
 800aca4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aca8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800acac:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800acb0:	7812      	ldrb	r2, [r2, #0]
 800acb2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800acb4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800acb8:	3301      	adds	r3, #1
 800acba:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800acbe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800acc2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800acc6:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800acca:	7812      	ldrb	r2, [r2, #0]
 800accc:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800acce:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800acd2:	3301      	adds	r3, #1
 800acd4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800acd8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800acdc:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 800ace0:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800ace2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ace6:	3301      	adds	r3, #1
 800ace8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800acec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800acf0:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 800acf4:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800acf6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800acfa:	3301      	adds	r3, #1
 800acfc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800ad00:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad04:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800ad08:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800ad0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ad0e:	3301      	adds	r3, #1
 800ad10:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800ad14:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad18:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800ad1c:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800ad20:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ad24:	3304      	adds	r3, #4
 800ad26:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800ad2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ad2e:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800ad32:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800ad34:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ad38:	3301      	adds	r3, #1
 800ad3a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ad3e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ad42:	2218      	movs	r2, #24
 800ad44:	2100      	movs	r1, #0
 800ad46:	4618      	mov	r0, r3
 800ad48:	f000 fed8 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800ad4c:	233f      	movs	r3, #63	; 0x3f
 800ad4e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 800ad52:	2386      	movs	r3, #134	; 0x86
 800ad54:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800ad58:	f107 0310 	add.w	r3, r7, #16
 800ad5c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ad60:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ad64:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800ad68:	f107 030f 	add.w	r3, r7, #15
 800ad6c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800ad70:	2301      	movs	r3, #1
 800ad72:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ad76:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ad7a:	2100      	movs	r1, #0
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	f001 f947 	bl	800c010 <hci_send_req>
 800ad82:	4603      	mov	r3, r0
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	da01      	bge.n	800ad8c <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800ad88:	23ff      	movs	r3, #255	; 0xff
 800ad8a:	e004      	b.n	800ad96 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800ad8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ad90:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800ad94:	781b      	ldrb	r3, [r3, #0]
}
 800ad96:	4618      	mov	r0, r3
 800ad98:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bdb0      	pop	{r4, r5, r7, pc}

0800ada0 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800ada0:	b580      	push	{r7, lr}
 800ada2:	b0cc      	sub	sp, #304	; 0x130
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	4602      	mov	r2, r0
 800ada8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800adac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800adb0:	6019      	str	r1, [r3, #0]
 800adb2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800adb6:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800adba:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800adbc:	f107 0310 	add.w	r3, r7, #16
 800adc0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800adc4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800adc8:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800adcc:	2200      	movs	r2, #0
 800adce:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800add0:	2300      	movs	r3, #0
 800add2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800add6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800adda:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800adde:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800ade2:	8812      	ldrh	r2, [r2, #0]
 800ade4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800ade6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800adea:	3302      	adds	r3, #2
 800adec:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Pass_Key = Pass_Key;
 800adf0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800adf4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800adf8:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 800adfc:	6812      	ldr	r2, [r2, #0]
 800adfe:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800ae02:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae06:	3304      	adds	r3, #4
 800ae08:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ae0c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ae10:	2218      	movs	r2, #24
 800ae12:	2100      	movs	r1, #0
 800ae14:	4618      	mov	r0, r3
 800ae16:	f000 fe71 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800ae1a:	233f      	movs	r3, #63	; 0x3f
 800ae1c:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x088;
 800ae20:	2388      	movs	r3, #136	; 0x88
 800ae22:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800ae26:	f107 0310 	add.w	r3, r7, #16
 800ae2a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ae2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ae32:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800ae36:	f107 030f 	add.w	r3, r7, #15
 800ae3a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800ae3e:	2301      	movs	r3, #1
 800ae40:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ae44:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ae48:	2100      	movs	r1, #0
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	f001 f8e0 	bl	800c010 <hci_send_req>
 800ae50:	4603      	mov	r3, r0
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	da01      	bge.n	800ae5a <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800ae56:	23ff      	movs	r3, #255	; 0xff
 800ae58:	e004      	b.n	800ae64 <aci_gap_pass_key_resp+0xc4>
  return status;
 800ae5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae5e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800ae62:	781b      	ldrb	r3, [r3, #0]
}
 800ae64:	4618      	mov	r0, r3
 800ae66:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}

0800ae6e <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800ae6e:	b590      	push	{r4, r7, lr}
 800ae70:	b0cd      	sub	sp, #308	; 0x134
 800ae72:	af00      	add	r7, sp, #0
 800ae74:	4604      	mov	r4, r0
 800ae76:	4608      	mov	r0, r1
 800ae78:	4611      	mov	r1, r2
 800ae7a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800ae7e:	f5a2 7298 	sub.w	r2, r2, #304	; 0x130
 800ae82:	6013      	str	r3, [r2, #0]
 800ae84:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae88:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800ae8c:	4622      	mov	r2, r4
 800ae8e:	701a      	strb	r2, [r3, #0]
 800ae90:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ae94:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800ae98:	4602      	mov	r2, r0
 800ae9a:	701a      	strb	r2, [r3, #0]
 800ae9c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aea0:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800aea4:	460a      	mov	r2, r1
 800aea6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800aea8:	f107 0310 	add.w	r3, r7, #16
 800aeac:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800aeb0:	f107 0308 	add.w	r3, r7, #8
 800aeb4:	2207      	movs	r2, #7
 800aeb6:	2100      	movs	r1, #0
 800aeb8:	4618      	mov	r0, r3
 800aeba:	f000 fe1f 	bl	800bafc <Osal_MemSet>
  int index_input = 0;
 800aebe:	2300      	movs	r3, #0
 800aec0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Role = Role;
 800aec4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aec8:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800aecc:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800aed0:	7812      	ldrb	r2, [r2, #0]
 800aed2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800aed4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aed8:	3301      	adds	r3, #1
 800aeda:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->privacy_enabled = privacy_enabled;
 800aede:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aee2:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800aee6:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800aeea:	7812      	ldrb	r2, [r2, #0]
 800aeec:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800aeee:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800aef2:	3301      	adds	r3, #1
 800aef4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->device_name_char_len = device_name_char_len;
 800aef8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800aefc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800af00:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800af04:	7812      	ldrb	r2, [r2, #0]
 800af06:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800af08:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800af0c:	3301      	adds	r3, #1
 800af0e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800af12:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800af16:	2218      	movs	r2, #24
 800af18:	2100      	movs	r1, #0
 800af1a:	4618      	mov	r0, r3
 800af1c:	f000 fdee 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800af20:	233f      	movs	r3, #63	; 0x3f
 800af22:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08a;
 800af26:	238a      	movs	r3, #138	; 0x8a
 800af28:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800af2c:	f107 0310 	add.w	r3, r7, #16
 800af30:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800af34:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800af38:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800af3c:	f107 0308 	add.w	r3, r7, #8
 800af40:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800af44:	2307      	movs	r3, #7
 800af46:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800af4a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800af4e:	2100      	movs	r1, #0
 800af50:	4618      	mov	r0, r3
 800af52:	f001 f85d 	bl	800c010 <hci_send_req>
 800af56:	4603      	mov	r3, r0
 800af58:	2b00      	cmp	r3, #0
 800af5a:	da01      	bge.n	800af60 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800af5c:	23ff      	movs	r3, #255	; 0xff
 800af5e:	e02e      	b.n	800afbe <aci_gap_init+0x150>
  if ( resp.Status )
 800af60:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af64:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800af68:	781b      	ldrb	r3, [r3, #0]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d005      	beq.n	800af7a <aci_gap_init+0x10c>
    return resp.Status;
 800af6e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af72:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800af76:	781b      	ldrb	r3, [r3, #0]
 800af78:	e021      	b.n	800afbe <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800af7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af7e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800af82:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800af86:	b29a      	uxth	r2, r3
 800af88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af8c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800af94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800af98:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800af9c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800afa0:	b29a      	uxth	r2, r3
 800afa2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800afa6:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800afa8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800afac:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800afb0:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800afb4:	b29a      	uxth	r2, r3
 800afb6:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800afba:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800afbc:	2300      	movs	r3, #0
}
 800afbe:	4618      	mov	r0, r3
 800afc0:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800afc4:	46bd      	mov	sp, r7
 800afc6:	bd90      	pop	{r4, r7, pc}

0800afc8 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b0cc      	sub	sp, #304	; 0x130
 800afcc:	af00      	add	r7, sp, #0
 800afce:	4602      	mov	r2, r0
 800afd0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800afd4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800afd8:	6019      	str	r1, [r3, #0]
 800afda:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800afde:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800afe2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800afe4:	f107 0310 	add.w	r3, r7, #16
 800afe8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800afec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800aff0:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800aff4:	2200      	movs	r2, #0
 800aff6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800aff8:	2300      	movs	r3, #0
 800affa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->AdvDataLen = AdvDataLen;
 800affe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b002:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b006:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800b00a:	7812      	ldrb	r2, [r2, #0]
 800b00c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b00e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b012:	3301      	adds	r3, #1
 800b014:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800b018:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b01c:	1c58      	adds	r0, r3, #1
 800b01e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b022:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800b026:	781a      	ldrb	r2, [r3, #0]
 800b028:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b02c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b030:	6819      	ldr	r1, [r3, #0]
 800b032:	f000 fd53 	bl	800badc <Osal_MemCpy>
  index_input += AdvDataLen;
 800b036:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b03a:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800b03e:	781b      	ldrb	r3, [r3, #0]
 800b040:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b044:	4413      	add	r3, r2
 800b046:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b04a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b04e:	2218      	movs	r2, #24
 800b050:	2100      	movs	r1, #0
 800b052:	4618      	mov	r0, r3
 800b054:	f000 fd52 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800b058:	233f      	movs	r3, #63	; 0x3f
 800b05a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 800b05e:	238e      	movs	r3, #142	; 0x8e
 800b060:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b064:	f107 0310 	add.w	r3, r7, #16
 800b068:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b06c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b070:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b074:	f107 030f 	add.w	r3, r7, #15
 800b078:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b07c:	2301      	movs	r3, #1
 800b07e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b082:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b086:	2100      	movs	r1, #0
 800b088:	4618      	mov	r0, r3
 800b08a:	f000 ffc1 	bl	800c010 <hci_send_req>
 800b08e:	4603      	mov	r3, r0
 800b090:	2b00      	cmp	r3, #0
 800b092:	da01      	bge.n	800b098 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800b094:	23ff      	movs	r3, #255	; 0xff
 800b096:	e004      	b.n	800b0a2 <aci_gap_update_adv_data+0xda>
  return status;
 800b098:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b09c:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800b0a0:	781b      	ldrb	r3, [r3, #0]
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	bd80      	pop	{r7, pc}

0800b0ac <aci_gap_configure_whitelist>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_whitelist( void )
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b088      	sub	sp, #32
 800b0b0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b0b2:	2300      	movs	r3, #0
 800b0b4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b0b6:	f107 0308 	add.w	r3, r7, #8
 800b0ba:	2218      	movs	r2, #24
 800b0bc:	2100      	movs	r1, #0
 800b0be:	4618      	mov	r0, r3
 800b0c0:	f000 fd1c 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800b0c4:	233f      	movs	r3, #63	; 0x3f
 800b0c6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800b0c8:	2392      	movs	r3, #146	; 0x92
 800b0ca:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b0cc:	1dfb      	adds	r3, r7, #7
 800b0ce:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b0d4:	f107 0308 	add.w	r3, r7, #8
 800b0d8:	2100      	movs	r1, #0
 800b0da:	4618      	mov	r0, r3
 800b0dc:	f000 ff98 	bl	800c010 <hci_send_req>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	da01      	bge.n	800b0ea <aci_gap_configure_whitelist+0x3e>
    return BLE_STATUS_TIMEOUT;
 800b0e6:	23ff      	movs	r3, #255	; 0xff
 800b0e8:	e000      	b.n	800b0ec <aci_gap_configure_whitelist+0x40>
  return status;
 800b0ea:	79fb      	ldrb	r3, [r7, #7]
}
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	3720      	adds	r7, #32
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	bd80      	pop	{r7, pc}

0800b0f4 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b0cc      	sub	sp, #304	; 0x130
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	4602      	mov	r2, r0
 800b0fc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b100:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800b104:	801a      	strh	r2, [r3, #0]
 800b106:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b10a:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800b10e:	460a      	mov	r2, r1
 800b110:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800b112:	f107 0310 	add.w	r3, r7, #16
 800b116:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b11a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b11e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800b122:	2200      	movs	r2, #0
 800b124:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b126:	2300      	movs	r3, #0
 800b128:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800b12c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b130:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b134:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800b138:	8812      	ldrh	r2, [r2, #0]
 800b13a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b13c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b140:	3302      	adds	r3, #2
 800b142:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800b146:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b14a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b14e:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800b152:	7812      	ldrb	r2, [r2, #0]
 800b154:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800b156:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b15a:	3301      	adds	r3, #1
 800b15c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b160:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b164:	2218      	movs	r2, #24
 800b166:	2100      	movs	r1, #0
 800b168:	4618      	mov	r0, r3
 800b16a:	f000 fcc7 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800b16e:	233f      	movs	r3, #63	; 0x3f
 800b170:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x0a5;
 800b174:	23a5      	movs	r3, #165	; 0xa5
 800b176:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b17a:	f107 0310 	add.w	r3, r7, #16
 800b17e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b182:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b186:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b18a:	f107 030f 	add.w	r3, r7, #15
 800b18e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b192:	2301      	movs	r3, #1
 800b194:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b198:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b19c:	2100      	movs	r1, #0
 800b19e:	4618      	mov	r0, r3
 800b1a0:	f000 ff36 	bl	800c010 <hci_send_req>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	da01      	bge.n	800b1ae <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800b1aa:	23ff      	movs	r3, #255	; 0xff
 800b1ac:	e004      	b.n	800b1b8 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800b1ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1b2:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800b1b6:	781b      	ldrb	r3, [r3, #0]
}
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}

0800b1c2 <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800b1c2:	b580      	push	{r7, lr}
 800b1c4:	b088      	sub	sp, #32
 800b1c6:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b1cc:	f107 0308 	add.w	r3, r7, #8
 800b1d0:	2218      	movs	r2, #24
 800b1d2:	2100      	movs	r1, #0
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	f000 fc91 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800b1da:	233f      	movs	r3, #63	; 0x3f
 800b1dc:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800b1de:	f240 1301 	movw	r3, #257	; 0x101
 800b1e2:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b1e4:	1dfb      	adds	r3, r7, #7
 800b1e6:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b1e8:	2301      	movs	r3, #1
 800b1ea:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b1ec:	f107 0308 	add.w	r3, r7, #8
 800b1f0:	2100      	movs	r1, #0
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	f000 ff0c 	bl	800c010 <hci_send_req>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	da01      	bge.n	800b202 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800b1fe:	23ff      	movs	r3, #255	; 0xff
 800b200:	e000      	b.n	800b204 <aci_gatt_init+0x42>
  return status;
 800b202:	79fb      	ldrb	r3, [r7, #7]
}
 800b204:	4618      	mov	r0, r3
 800b206:	3720      	adds	r7, #32
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800b20c:	b590      	push	{r4, r7, lr}
 800b20e:	b0cf      	sub	sp, #316	; 0x13c
 800b210:	af00      	add	r7, sp, #0
 800b212:	4604      	mov	r4, r0
 800b214:	f507 709c 	add.w	r0, r7, #312	; 0x138
 800b218:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 800b21c:	6001      	str	r1, [r0, #0]
 800b21e:	4610      	mov	r0, r2
 800b220:	4619      	mov	r1, r3
 800b222:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800b226:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800b22a:	4622      	mov	r2, r4
 800b22c:	701a      	strb	r2, [r3, #0]
 800b22e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800b232:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800b236:	4602      	mov	r2, r0
 800b238:	701a      	strb	r2, [r3, #0]
 800b23a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800b23e:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800b242:	460a      	mov	r2, r1
 800b244:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800b246:	f107 0310 	add.w	r3, r7, #16
 800b24a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800b24e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800b252:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800b256:	781b      	ldrb	r3, [r3, #0]
 800b258:	2b01      	cmp	r3, #1
 800b25a:	d00a      	beq.n	800b272 <aci_gatt_add_service+0x66>
 800b25c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800b260:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800b264:	781b      	ldrb	r3, [r3, #0]
 800b266:	2b02      	cmp	r3, #2
 800b268:	d101      	bne.n	800b26e <aci_gatt_add_service+0x62>
 800b26a:	2311      	movs	r3, #17
 800b26c:	e002      	b.n	800b274 <aci_gatt_add_service+0x68>
 800b26e:	2301      	movs	r3, #1
 800b270:	e000      	b.n	800b274 <aci_gatt_add_service+0x68>
 800b272:	2303      	movs	r3, #3
 800b274:	f107 0210 	add.w	r2, r7, #16
 800b278:	4413      	add	r3, r2
 800b27a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800b27e:	f107 030c 	add.w	r3, r7, #12
 800b282:	2203      	movs	r2, #3
 800b284:	2100      	movs	r1, #0
 800b286:	4618      	mov	r0, r3
 800b288:	f000 fc38 	bl	800bafc <Osal_MemSet>
  int index_input = 0;
 800b28c:	2300      	movs	r3, #0
 800b28e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800b292:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b296:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800b29a:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800b29e:	7812      	ldrb	r2, [r2, #0]
 800b2a0:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b2a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b2a6:	3301      	adds	r3, #1
 800b2a8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800b2ac:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800b2b0:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800b2b4:	781b      	ldrb	r3, [r3, #0]
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d002      	beq.n	800b2c0 <aci_gatt_add_service+0xb4>
 800b2ba:	2b02      	cmp	r3, #2
 800b2bc:	d004      	beq.n	800b2c8 <aci_gatt_add_service+0xbc>
 800b2be:	e007      	b.n	800b2d0 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800b2c0:	2302      	movs	r3, #2
 800b2c2:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800b2c6:	e005      	b.n	800b2d4 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800b2c8:	2310      	movs	r3, #16
 800b2ca:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 800b2ce:	e001      	b.n	800b2d4 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800b2d0:	2397      	movs	r3, #151	; 0x97
 800b2d2:	e06c      	b.n	800b3ae <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800b2d4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b2d8:	1c58      	adds	r0, r3, #1
 800b2da:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 800b2de:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800b2e2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800b2e6:	6819      	ldr	r1, [r3, #0]
 800b2e8:	f000 fbf8 	bl	800badc <Osal_MemCpy>
    index_input += size;
 800b2ec:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 800b2f0:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b2f4:	4413      	add	r3, r2
 800b2f6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Type = Service_Type;
 800b2fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b2fe:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800b302:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800b306:	7812      	ldrb	r2, [r2, #0]
 800b308:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800b30a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b30e:	3301      	adds	r3, #1
 800b310:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800b314:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b318:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800b31c:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800b320:	7812      	ldrb	r2, [r2, #0]
 800b322:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800b324:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b328:	3301      	adds	r3, #1
 800b32a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b32e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b332:	2218      	movs	r2, #24
 800b334:	2100      	movs	r1, #0
 800b336:	4618      	mov	r0, r3
 800b338:	f000 fbe0 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800b33c:	233f      	movs	r3, #63	; 0x3f
 800b33e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 800b342:	f44f 7381 	mov.w	r3, #258	; 0x102
 800b346:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b34a:	f107 0310 	add.w	r3, r7, #16
 800b34e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b352:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b356:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 800b35a:	f107 030c 	add.w	r3, r7, #12
 800b35e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 800b362:	2303      	movs	r3, #3
 800b364:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b368:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b36c:	2100      	movs	r1, #0
 800b36e:	4618      	mov	r0, r3
 800b370:	f000 fe4e 	bl	800c010 <hci_send_req>
 800b374:	4603      	mov	r3, r0
 800b376:	2b00      	cmp	r3, #0
 800b378:	da01      	bge.n	800b37e <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800b37a:	23ff      	movs	r3, #255	; 0xff
 800b37c:	e017      	b.n	800b3ae <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800b37e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800b382:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b386:	781b      	ldrb	r3, [r3, #0]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d005      	beq.n	800b398 <aci_gatt_add_service+0x18c>
    return resp.Status;
 800b38c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800b390:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b394:	781b      	ldrb	r3, [r3, #0]
 800b396:	e00a      	b.n	800b3ae <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 800b398:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800b39c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b3a0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b3a4:	b29a      	uxth	r2, r3
 800b3a6:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800b3aa:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b3ac:	2300      	movs	r3, #0
}
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 800b3b4:	46bd      	mov	sp, r7
 800b3b6:	bd90      	pop	{r4, r7, pc}

0800b3b8 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800b3b8:	b590      	push	{r4, r7, lr}
 800b3ba:	b0d1      	sub	sp, #324	; 0x144
 800b3bc:	af00      	add	r7, sp, #0
 800b3be:	4604      	mov	r4, r0
 800b3c0:	4608      	mov	r0, r1
 800b3c2:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 800b3c6:	f5a1 719c 	sub.w	r1, r1, #312	; 0x138
 800b3ca:	600a      	str	r2, [r1, #0]
 800b3cc:	4619      	mov	r1, r3
 800b3ce:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800b3d2:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800b3d6:	4622      	mov	r2, r4
 800b3d8:	801a      	strh	r2, [r3, #0]
 800b3da:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800b3de:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800b3e2:	4602      	mov	r2, r0
 800b3e4:	701a      	strb	r2, [r3, #0]
 800b3e6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800b3ea:	f5a3 739d 	sub.w	r3, r3, #314	; 0x13a
 800b3ee:	460a      	mov	r2, r1
 800b3f0:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800b3f2:	f107 0318 	add.w	r3, r7, #24
 800b3f6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800b3fa:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800b3fe:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800b402:	781b      	ldrb	r3, [r3, #0]
 800b404:	2b01      	cmp	r3, #1
 800b406:	d00a      	beq.n	800b41e <aci_gatt_add_char+0x66>
 800b408:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800b40c:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800b410:	781b      	ldrb	r3, [r3, #0]
 800b412:	2b02      	cmp	r3, #2
 800b414:	d101      	bne.n	800b41a <aci_gatt_add_char+0x62>
 800b416:	2313      	movs	r3, #19
 800b418:	e002      	b.n	800b420 <aci_gatt_add_char+0x68>
 800b41a:	2303      	movs	r3, #3
 800b41c:	e000      	b.n	800b420 <aci_gatt_add_char+0x68>
 800b41e:	2305      	movs	r3, #5
 800b420:	f107 0218 	add.w	r2, r7, #24
 800b424:	4413      	add	r3, r2
 800b426:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800b42a:	f107 0314 	add.w	r3, r7, #20
 800b42e:	2203      	movs	r2, #3
 800b430:	2100      	movs	r1, #0
 800b432:	4618      	mov	r0, r3
 800b434:	f000 fb62 	bl	800bafc <Osal_MemSet>
  int index_input = 0;
 800b438:	2300      	movs	r3, #0
 800b43a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Service_Handle = Service_Handle;
 800b43e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800b442:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800b446:	f5a2 7299 	sub.w	r2, r2, #306	; 0x132
 800b44a:	8812      	ldrh	r2, [r2, #0]
 800b44c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b44e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b452:	3302      	adds	r3, #2
 800b454:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800b458:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800b45c:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800b460:	f2a2 1233 	subw	r2, r2, #307	; 0x133
 800b464:	7812      	ldrb	r2, [r2, #0]
 800b466:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800b468:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b46c:	3301      	adds	r3, #1
 800b46e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800b472:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800b476:	f2a3 1333 	subw	r3, r3, #307	; 0x133
 800b47a:	781b      	ldrb	r3, [r3, #0]
 800b47c:	2b01      	cmp	r3, #1
 800b47e:	d002      	beq.n	800b486 <aci_gatt_add_char+0xce>
 800b480:	2b02      	cmp	r3, #2
 800b482:	d004      	beq.n	800b48e <aci_gatt_add_char+0xd6>
 800b484:	e007      	b.n	800b496 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800b486:	2302      	movs	r3, #2
 800b488:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800b48c:	e005      	b.n	800b49a <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800b48e:	2310      	movs	r3, #16
 800b490:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 800b494:	e001      	b.n	800b49a <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800b496:	2397      	movs	r3, #151	; 0x97
 800b498:	e091      	b.n	800b5be <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800b49a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800b49e:	1cd8      	adds	r0, r3, #3
 800b4a0:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 800b4a4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800b4a8:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800b4ac:	6819      	ldr	r1, [r3, #0]
 800b4ae:	f000 fb15 	bl	800badc <Osal_MemCpy>
    index_input += size;
 800b4b2:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800b4b6:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 800b4ba:	4413      	add	r3, r2
 800b4bc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800b4c0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b4c4:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 800b4c8:	f5a2 729d 	sub.w	r2, r2, #314	; 0x13a
 800b4cc:	8812      	ldrh	r2, [r2, #0]
 800b4ce:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800b4d0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b4d4:	3302      	adds	r3, #2
 800b4d6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800b4da:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b4de:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 800b4e2:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800b4e4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b4e8:	3301      	adds	r3, #1
 800b4ea:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800b4ee:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b4f2:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 800b4f6:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800b4f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b4fc:	3301      	adds	r3, #1
 800b4fe:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800b502:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b506:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 800b50a:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800b50c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b510:	3301      	adds	r3, #1
 800b512:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800b516:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b51a:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 800b51e:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800b520:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b524:	3301      	adds	r3, #1
 800b526:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800b52a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800b52e:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 800b532:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800b534:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b538:	3301      	adds	r3, #1
 800b53a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b53e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800b542:	2218      	movs	r2, #24
 800b544:	2100      	movs	r1, #0
 800b546:	4618      	mov	r0, r3
 800b548:	f000 fad8 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800b54c:	233f      	movs	r3, #63	; 0x3f
 800b54e:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 800b552:	f44f 7382 	mov.w	r3, #260	; 0x104
 800b556:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 800b55a:	f107 0318 	add.w	r3, r7, #24
 800b55e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 800b562:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800b566:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 800b56a:	f107 0314 	add.w	r3, r7, #20
 800b56e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 800b572:	2303      	movs	r3, #3
 800b574:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b578:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800b57c:	2100      	movs	r1, #0
 800b57e:	4618      	mov	r0, r3
 800b580:	f000 fd46 	bl	800c010 <hci_send_req>
 800b584:	4603      	mov	r3, r0
 800b586:	2b00      	cmp	r3, #0
 800b588:	da01      	bge.n	800b58e <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800b58a:	23ff      	movs	r3, #255	; 0xff
 800b58c:	e017      	b.n	800b5be <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800b58e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800b592:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b596:	781b      	ldrb	r3, [r3, #0]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d005      	beq.n	800b5a8 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800b59c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800b5a0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b5a4:	781b      	ldrb	r3, [r3, #0]
 800b5a6:	e00a      	b.n	800b5be <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800b5a8:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800b5ac:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b5b0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800b5b4:	b29a      	uxth	r2, r3
 800b5b6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800b5ba:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800b5bc:	2300      	movs	r3, #0
}
 800b5be:	4618      	mov	r0, r3
 800b5c0:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd90      	pop	{r4, r7, pc}

0800b5c8 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800b5c8:	b5b0      	push	{r4, r5, r7, lr}
 800b5ca:	b0cc      	sub	sp, #304	; 0x130
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	4605      	mov	r5, r0
 800b5d0:	460c      	mov	r4, r1
 800b5d2:	4610      	mov	r0, r2
 800b5d4:	4619      	mov	r1, r3
 800b5d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5da:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800b5de:	462a      	mov	r2, r5
 800b5e0:	801a      	strh	r2, [r3, #0]
 800b5e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5e6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b5ea:	4622      	mov	r2, r4
 800b5ec:	801a      	strh	r2, [r3, #0]
 800b5ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5f2:	f2a3 132d 	subw	r3, r3, #301	; 0x12d
 800b5f6:	4602      	mov	r2, r0
 800b5f8:	701a      	strb	r2, [r3, #0]
 800b5fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5fe:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800b602:	460a      	mov	r2, r1
 800b604:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800b606:	f107 0310 	add.w	r3, r7, #16
 800b60a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b60e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b612:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800b616:	2200      	movs	r2, #0
 800b618:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b61a:	2300      	movs	r3, #0
 800b61c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_Handle = Service_Handle;
 800b620:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b624:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b628:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800b62c:	8812      	ldrh	r2, [r2, #0]
 800b62e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b630:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b634:	3302      	adds	r3, #2
 800b636:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = Char_Handle;
 800b63a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b63e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b642:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800b646:	8812      	ldrh	r2, [r2, #0]
 800b648:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800b64a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b64e:	3302      	adds	r3, #2
 800b650:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Val_Offset = Val_Offset;
 800b654:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b658:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b65c:	f2a2 122d 	subw	r2, r2, #301	; 0x12d
 800b660:	7812      	ldrb	r2, [r2, #0]
 800b662:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800b664:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b668:	3301      	adds	r3, #1
 800b66a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800b66e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b672:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b676:	f5a2 7297 	sub.w	r2, r2, #302	; 0x12e
 800b67a:	7812      	ldrb	r2, [r2, #0]
 800b67c:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800b67e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b682:	3301      	adds	r3, #1
 800b684:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800b688:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b68c:	1d98      	adds	r0, r3, #6
 800b68e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b692:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800b696:	781b      	ldrb	r3, [r3, #0]
 800b698:	461a      	mov	r2, r3
 800b69a:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800b69e:	f000 fa1d 	bl	800badc <Osal_MemCpy>
  index_input += Char_Value_Length;
 800b6a2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b6a6:	f5a3 7397 	sub.w	r3, r3, #302	; 0x12e
 800b6aa:	781b      	ldrb	r3, [r3, #0]
 800b6ac:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b6b0:	4413      	add	r3, r2
 800b6b2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b6b6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b6ba:	2218      	movs	r2, #24
 800b6bc:	2100      	movs	r1, #0
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f000 fa1c 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800b6c4:	233f      	movs	r3, #63	; 0x3f
 800b6c6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 800b6ca:	f44f 7383 	mov.w	r3, #262	; 0x106
 800b6ce:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b6d2:	f107 0310 	add.w	r3, r7, #16
 800b6d6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b6da:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b6de:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b6e2:	f107 030f 	add.w	r3, r7, #15
 800b6e6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b6ea:	2301      	movs	r3, #1
 800b6ec:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b6f0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b6f4:	2100      	movs	r1, #0
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	f000 fc8a 	bl	800c010 <hci_send_req>
 800b6fc:	4603      	mov	r3, r0
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	da01      	bge.n	800b706 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800b702:	23ff      	movs	r3, #255	; 0xff
 800b704:	e004      	b.n	800b710 <aci_gatt_update_char_value+0x148>
  return status;
 800b706:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b70a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800b70e:	781b      	ldrb	r3, [r3, #0]
}
 800b710:	4618      	mov	r0, r3
 800b712:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b716:	46bd      	mov	sp, r7
 800b718:	bdb0      	pop	{r4, r5, r7, pc}

0800b71a <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800b71a:	b580      	push	{r7, lr}
 800b71c:	b0cc      	sub	sp, #304	; 0x130
 800b71e:	af00      	add	r7, sp, #0
 800b720:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b724:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b728:	601a      	str	r2, [r3, #0]
 800b72a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b72e:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800b732:	4602      	mov	r2, r0
 800b734:	701a      	strb	r2, [r3, #0]
 800b736:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b73a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800b73e:	460a      	mov	r2, r1
 800b740:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800b742:	f107 0310 	add.w	r3, r7, #16
 800b746:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b74a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b74e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800b752:	2200      	movs	r2, #0
 800b754:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b756:	2300      	movs	r3, #0
 800b758:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Offset = Offset;
 800b75c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b760:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b764:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800b768:	7812      	ldrb	r2, [r2, #0]
 800b76a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b76c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b770:	3301      	adds	r3, #1
 800b772:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Length = Length;
 800b776:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b77a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b77e:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800b782:	7812      	ldrb	r2, [r2, #0]
 800b784:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b786:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b78a:	3301      	adds	r3, #1
 800b78c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800b790:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b794:	1c98      	adds	r0, r3, #2
 800b796:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b79a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800b79e:	781a      	ldrb	r2, [r3, #0]
 800b7a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7a4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b7a8:	6819      	ldr	r1, [r3, #0]
 800b7aa:	f000 f997 	bl	800badc <Osal_MemCpy>
  index_input += Length;
 800b7ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7b2:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800b7b6:	781b      	ldrb	r3, [r3, #0]
 800b7b8:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800b7bc:	4413      	add	r3, r2
 800b7be:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b7c2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b7c6:	2218      	movs	r2, #24
 800b7c8:	2100      	movs	r1, #0
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f000 f996 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800b7d0:	233f      	movs	r3, #63	; 0x3f
 800b7d2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 800b7d6:	230c      	movs	r3, #12
 800b7d8:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b7dc:	f107 0310 	add.w	r3, r7, #16
 800b7e0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b7e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b7e8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b7ec:	f107 030f 	add.w	r3, r7, #15
 800b7f0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b7f4:	2301      	movs	r3, #1
 800b7f6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b7fa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b7fe:	2100      	movs	r1, #0
 800b800:	4618      	mov	r0, r3
 800b802:	f000 fc05 	bl	800c010 <hci_send_req>
 800b806:	4603      	mov	r3, r0
 800b808:	2b00      	cmp	r3, #0
 800b80a:	da01      	bge.n	800b810 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800b80c:	23ff      	movs	r3, #255	; 0xff
 800b80e:	e004      	b.n	800b81a <aci_hal_write_config_data+0x100>
  return status;
 800b810:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b814:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800b818:	781b      	ldrb	r3, [r3, #0]
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b820:	46bd      	mov	sp, r7
 800b822:	bd80      	pop	{r7, pc}

0800b824 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800b824:	b580      	push	{r7, lr}
 800b826:	b0cc      	sub	sp, #304	; 0x130
 800b828:	af00      	add	r7, sp, #0
 800b82a:	4602      	mov	r2, r0
 800b82c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b830:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800b834:	701a      	strb	r2, [r3, #0]
 800b836:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b83a:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800b83e:	460a      	mov	r2, r1
 800b840:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800b842:	f107 0310 	add.w	r3, r7, #16
 800b846:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b84a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b84e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800b852:	2200      	movs	r2, #0
 800b854:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b856:	2300      	movs	r3, #0
 800b858:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->En_High_Power = En_High_Power;
 800b85c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b860:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b864:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800b868:	7812      	ldrb	r2, [r2, #0]
 800b86a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800b86c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b870:	3301      	adds	r3, #1
 800b872:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PA_Level = PA_Level;
 800b876:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b87a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b87e:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800b882:	7812      	ldrb	r2, [r2, #0]
 800b884:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800b886:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b88a:	3301      	adds	r3, #1
 800b88c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b890:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b894:	2218      	movs	r2, #24
 800b896:	2100      	movs	r1, #0
 800b898:	4618      	mov	r0, r3
 800b89a:	f000 f92f 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800b89e:	233f      	movs	r3, #63	; 0x3f
 800b8a0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 800b8a4:	230f      	movs	r3, #15
 800b8a6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b8aa:	f107 0310 	add.w	r3, r7, #16
 800b8ae:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b8b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b8b6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b8ba:	f107 030f 	add.w	r3, r7, #15
 800b8be:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b8c8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f000 fb9e 	bl	800c010 <hci_send_req>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	da01      	bge.n	800b8de <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800b8da:	23ff      	movs	r3, #255	; 0xff
 800b8dc:	e004      	b.n	800b8e8 <aci_hal_set_tx_power_level+0xc4>
  return status;
 800b8de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b8e2:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800b8e6:	781b      	ldrb	r3, [r3, #0]
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b8ee:	46bd      	mov	sp, r7
 800b8f0:	bd80      	pop	{r7, pc}

0800b8f2 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800b8f2:	b580      	push	{r7, lr}
 800b8f4:	b0cc      	sub	sp, #304	; 0x130
 800b8f6:	af00      	add	r7, sp, #0
 800b8f8:	4602      	mov	r2, r0
 800b8fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b8fe:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800b902:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800b904:	f107 0310 	add.w	r3, r7, #16
 800b908:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800b90c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b910:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800b914:	2200      	movs	r2, #0
 800b916:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800b918:	2300      	movs	r3, #0
 800b91a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800b91e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b922:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b926:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800b92a:	8812      	ldrh	r2, [r2, #0]
 800b92c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800b92e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b932:	3302      	adds	r3, #2
 800b934:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b938:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b93c:	2218      	movs	r2, #24
 800b93e:	2100      	movs	r1, #0
 800b940:	4618      	mov	r0, r3
 800b942:	f000 f8db 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x3f;
 800b946:	233f      	movs	r3, #63	; 0x3f
 800b948:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x018;
 800b94c:	2318      	movs	r3, #24
 800b94e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800b952:	f107 0310 	add.w	r3, r7, #16
 800b956:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800b95a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b95e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800b962:	f107 030f 	add.w	r3, r7, #15
 800b966:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800b96a:	2301      	movs	r3, #1
 800b96c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b970:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b974:	2100      	movs	r1, #0
 800b976:	4618      	mov	r0, r3
 800b978:	f000 fb4a 	bl	800c010 <hci_send_req>
 800b97c:	4603      	mov	r3, r0
 800b97e:	2b00      	cmp	r3, #0
 800b980:	da01      	bge.n	800b986 <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 800b982:	23ff      	movs	r3, #255	; 0xff
 800b984:	e004      	b.n	800b990 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800b986:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b98a:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800b98e:	781b      	ldrb	r3, [r3, #0]
}
 800b990:	4618      	mov	r0, r3
 800b992:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800b996:	46bd      	mov	sp, r7
 800b998:	bd80      	pop	{r7, pc}

0800b99a <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800b99a:	b580      	push	{r7, lr}
 800b99c:	b088      	sub	sp, #32
 800b99e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800b9a4:	f107 0308 	add.w	r3, r7, #8
 800b9a8:	2218      	movs	r2, #24
 800b9aa:	2100      	movs	r1, #0
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	f000 f8a5 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x03;
 800b9b2:	2303      	movs	r3, #3
 800b9b4:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800b9b6:	2303      	movs	r3, #3
 800b9b8:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800b9ba:	1dfb      	adds	r3, r7, #7
 800b9bc:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800b9be:	2301      	movs	r3, #1
 800b9c0:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800b9c2:	f107 0308 	add.w	r3, r7, #8
 800b9c6:	2100      	movs	r1, #0
 800b9c8:	4618      	mov	r0, r3
 800b9ca:	f000 fb21 	bl	800c010 <hci_send_req>
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	da01      	bge.n	800b9d8 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800b9d4:	23ff      	movs	r3, #255	; 0xff
 800b9d6:	e000      	b.n	800b9da <hci_reset+0x40>
  return status;
 800b9d8:	79fb      	ldrb	r3, [r7, #7]
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3720      	adds	r7, #32
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bd80      	pop	{r7, pc}

0800b9e2 <hci_le_set_default_phy>:
}

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800b9e2:	b590      	push	{r4, r7, lr}
 800b9e4:	b0cd      	sub	sp, #308	; 0x134
 800b9e6:	af00      	add	r7, sp, #0
 800b9e8:	4604      	mov	r4, r0
 800b9ea:	4608      	mov	r0, r1
 800b9ec:	4611      	mov	r1, r2
 800b9ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9f2:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800b9f6:	4622      	mov	r2, r4
 800b9f8:	701a      	strb	r2, [r3, #0]
 800b9fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9fe:	f5a3 7395 	sub.w	r3, r3, #298	; 0x12a
 800ba02:	4602      	mov	r2, r0
 800ba04:	701a      	strb	r2, [r3, #0]
 800ba06:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ba0a:	f2a3 132b 	subw	r3, r3, #299	; 0x12b
 800ba0e:	460a      	mov	r2, r1
 800ba10:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800ba12:	f107 0310 	add.w	r3, r7, #16
 800ba16:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800ba1a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ba1e:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800ba22:	2200      	movs	r2, #0
 800ba24:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ba26:	2300      	movs	r3, #0
 800ba28:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800ba2c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba30:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800ba34:	f2a2 1229 	subw	r2, r2, #297	; 0x129
 800ba38:	7812      	ldrb	r2, [r2, #0]
 800ba3a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800ba3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ba40:	3301      	adds	r3, #1
 800ba42:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = TX_PHYS;
 800ba46:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba4a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800ba4e:	f5a2 7295 	sub.w	r2, r2, #298	; 0x12a
 800ba52:	7812      	ldrb	r2, [r2, #0]
 800ba54:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800ba56:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ba5a:	3301      	adds	r3, #1
 800ba5c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = RX_PHYS;
 800ba60:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba64:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800ba68:	f2a2 122b 	subw	r2, r2, #299	; 0x12b
 800ba6c:	7812      	ldrb	r2, [r2, #0]
 800ba6e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800ba70:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800ba74:	3301      	adds	r3, #1
 800ba76:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ba7a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800ba7e:	2218      	movs	r2, #24
 800ba80:	2100      	movs	r1, #0
 800ba82:	4618      	mov	r0, r3
 800ba84:	f000 f83a 	bl	800bafc <Osal_MemSet>
  rq.ogf = 0x08;
 800ba88:	2308      	movs	r3, #8
 800ba8a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x031;
 800ba8e:	2331      	movs	r3, #49	; 0x31
 800ba90:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 800ba94:	f107 0310 	add.w	r3, r7, #16
 800ba98:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800ba9c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800baa0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800baa4:	f107 030f 	add.w	r3, r7, #15
 800baa8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800baac:	2301      	movs	r3, #1
 800baae:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800bab2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800bab6:	2100      	movs	r1, #0
 800bab8:	4618      	mov	r0, r3
 800baba:	f000 faa9 	bl	800c010 <hci_send_req>
 800babe:	4603      	mov	r3, r0
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	da01      	bge.n	800bac8 <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800bac4:	23ff      	movs	r3, #255	; 0xff
 800bac6:	e004      	b.n	800bad2 <hci_le_set_default_phy+0xf0>
  return status;
 800bac8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bacc:	f2a3 1321 	subw	r3, r3, #289	; 0x121
 800bad0:	781b      	ldrb	r3, [r3, #0]
}
 800bad2:	4618      	mov	r0, r3
 800bad4:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd90      	pop	{r4, r7, pc}

0800badc <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b084      	sub	sp, #16
 800bae0:	af00      	add	r7, sp, #0
 800bae2:	60f8      	str	r0, [r7, #12]
 800bae4:	60b9      	str	r1, [r7, #8]
 800bae6:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size ); 
 800bae8:	687a      	ldr	r2, [r7, #4]
 800baea:	68b9      	ldr	r1, [r7, #8]
 800baec:	68f8      	ldr	r0, [r7, #12]
 800baee:	f002 ffd1 	bl	800ea94 <memcpy>
 800baf2:	4603      	mov	r3, r0
}
 800baf4:	4618      	mov	r0, r3
 800baf6:	3710      	adds	r7, #16
 800baf8:	46bd      	mov	sp, r7
 800bafa:	bd80      	pop	{r7, pc}

0800bafc <Osal_MemSet>:
 * Osal_MemSet
 * 
 */
 
void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800bafc:	b580      	push	{r7, lr}
 800bafe:	b084      	sub	sp, #16
 800bb00:	af00      	add	r7, sp, #0
 800bb02:	60f8      	str	r0, [r7, #12]
 800bb04:	60b9      	str	r1, [r7, #8]
 800bb06:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800bb08:	687a      	ldr	r2, [r7, #4]
 800bb0a:	68b9      	ldr	r1, [r7, #8]
 800bb0c:	68f8      	ldr	r0, [r7, #12]
 800bb0e:	f002 ffcf 	bl	800eab0 <memset>
 800bb12:	4603      	mov	r3, r0
}
 800bb14:	4618      	mov	r0, r3
 800bb16:	3710      	adds	r7, #16
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800bb1c:	b480      	push	{r7}
 800bb1e:	af00      	add	r7, sp, #0
  return;
 800bb20:	bf00      	nop
}
 800bb22:	46bd      	mov	sp, r7
 800bb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb28:	4770      	bx	lr

0800bb2a <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800bb2a:	b480      	push	{r7}
 800bb2c:	af00      	add	r7, sp, #0
  return;
 800bb2e:	bf00      	nop
}
 800bb30:	46bd      	mov	sp, r7
 800bb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb36:	4770      	bx	lr

0800bb38 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800bb38:	b480      	push	{r7}
 800bb3a:	af00      	add	r7, sp, #0
  return;
 800bb3c:	bf00      	nop
}
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb44:	4770      	bx	lr

0800bb46 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800bb46:	b480      	push	{r7}
 800bb48:	af00      	add	r7, sp, #0
  return;
 800bb4a:	bf00      	nop
}
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb52:	4770      	bx	lr

0800bb54 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800bb54:	b480      	push	{r7}
 800bb56:	af00      	add	r7, sp, #0
  return;
 800bb58:	bf00      	nop
}
 800bb5a:	46bd      	mov	sp, r7
 800bb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb60:	4770      	bx	lr

0800bb62 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800bb62:	b480      	push	{r7}
 800bb64:	af00      	add	r7, sp, #0
  return;
 800bb66:	bf00      	nop
}
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6e:	4770      	bx	lr

0800bb70 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800bb70:	b480      	push	{r7}
 800bb72:	af00      	add	r7, sp, #0
  return;
 800bb74:	bf00      	nop
}
 800bb76:	46bd      	mov	sp, r7
 800bb78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7c:	4770      	bx	lr

0800bb7e <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800bb7e:	b480      	push	{r7}
 800bb80:	af00      	add	r7, sp, #0
  return;
 800bb82:	bf00      	nop
}
 800bb84:	46bd      	mov	sp, r7
 800bb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8a:	4770      	bx	lr

0800bb8c <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800bb8c:	b480      	push	{r7}
 800bb8e:	af00      	add	r7, sp, #0
  return;
 800bb90:	bf00      	nop
}
 800bb92:	46bd      	mov	sp, r7
 800bb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb98:	4770      	bx	lr

0800bb9a <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800bb9a:	b480      	push	{r7}
 800bb9c:	af00      	add	r7, sp, #0
  return;
 800bb9e:	bf00      	nop
}
 800bba0:	46bd      	mov	sp, r7
 800bba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba6:	4770      	bx	lr

0800bba8 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800bba8:	b480      	push	{r7}
 800bbaa:	af00      	add	r7, sp, #0
  return;
 800bbac:	bf00      	nop
}
 800bbae:	46bd      	mov	sp, r7
 800bbb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb4:	4770      	bx	lr

0800bbb6 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800bbb6:	b480      	push	{r7}
 800bbb8:	af00      	add	r7, sp, #0
  return;
 800bbba:	bf00      	nop
}
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc2:	4770      	bx	lr

0800bbc4 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 800bbc4:	b480      	push	{r7}
 800bbc6:	af00      	add	r7, sp, #0
  return;
 800bbc8:	bf00      	nop
}
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd0:	4770      	bx	lr

0800bbd2 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 800bbd2:	b480      	push	{r7}
 800bbd4:	af00      	add	r7, sp, #0
  return;
 800bbd6:	bf00      	nop
}
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbde:	4770      	bx	lr

0800bbe0 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800bbe0:	b480      	push	{r7}
 800bbe2:	af00      	add	r7, sp, #0
  return;
 800bbe4:	bf00      	nop
}
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbec:	4770      	bx	lr

0800bbee <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800bbee:	b480      	push	{r7}
 800bbf0:	af00      	add	r7, sp, #0
  return;
 800bbf2:	bf00      	nop
}
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfa:	4770      	bx	lr

0800bbfc <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	af00      	add	r7, sp, #0
  return;
 800bc00:	bf00      	nop
}
 800bc02:	46bd      	mov	sp, r7
 800bc04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc08:	4770      	bx	lr
	...

0800bc0c <SVCCTL_Init>:
}

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800bc10:	4b04      	ldr	r3, [pc, #16]	; (800bc24 <SVCCTL_Init+0x18>)
 800bc12:	2200      	movs	r2, #0
 800bc14:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800bc16:	4b04      	ldr	r3, [pc, #16]	; (800bc28 <SVCCTL_Init+0x1c>)
 800bc18:	2200      	movs	r2, #0
 800bc1a:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800bc1c:	f000 f806 	bl	800bc2c <SVCCTL_SvcInit>

  return;
 800bc20:	bf00      	nop
}
 800bc22:	bd80      	pop	{r7, pc}
 800bc24:	20000a78 	.word	0x20000a78
 800bc28:	20000a98 	.word	0x20000a98

0800bc2c <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	af00      	add	r7, sp, #0
  BAS_Init();
 800bc30:	f7ff ff74 	bl	800bb1c <BAS_Init>

  BLS_Init();
 800bc34:	f7ff ff79 	bl	800bb2a <BLS_Init>

  CRS_STM_Init();
 800bc38:	f7ff ff7e 	bl	800bb38 <CRS_STM_Init>

  DIS_Init();
 800bc3c:	f7ff ff83 	bl	800bb46 <DIS_Init>

  EDS_STM_Init();
 800bc40:	f7ff ff88 	bl	800bb54 <EDS_STM_Init>

  HIDS_Init();
 800bc44:	f7ff ff8d 	bl	800bb62 <HIDS_Init>

  HRS_Init();
 800bc48:	f7ff ff92 	bl	800bb70 <HRS_Init>

  HTS_Init();
 800bc4c:	f7ff ff97 	bl	800bb7e <HTS_Init>

  IAS_Init();
 800bc50:	f7ff ff9c 	bl	800bb8c <IAS_Init>

  LLS_Init();
 800bc54:	f7ff ffa1 	bl	800bb9a <LLS_Init>

  TPS_Init();
 800bc58:	f7ff ffa6 	bl	800bba8 <TPS_Init>

  MOTENV_STM_Init();
 800bc5c:	f7ff ffab 	bl	800bbb6 <MOTENV_STM_Init>

  P2PS_STM_Init();
 800bc60:	f7ff ffb0 	bl	800bbc4 <P2PS_STM_Init>

  ZDD_STM_Init();
 800bc64:	f7ff ffb5 	bl	800bbd2 <ZDD_STM_Init>

  OTAS_STM_Init();
 800bc68:	f7ff ffba 	bl	800bbe0 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800bc6c:	f7ff ffc6 	bl	800bbfc <BVOPUS_STM_Init>

  MESH_Init();
 800bc70:	f7ff ffbd 	bl	800bbee <MESH_Init>

  SVCCTL_InitCustomSvc();
 800bc74:	f002 f980 	bl	800df78 <SVCCTL_InitCustomSvc>
  
  return;
 800bc78:	bf00      	nop
}
 800bc7a:	bd80      	pop	{r7, pc}

0800bc7c <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	b083      	sub	sp, #12
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800bc84:	4b09      	ldr	r3, [pc, #36]	; (800bcac <SVCCTL_RegisterSvcHandler+0x30>)
 800bc86:	7f1b      	ldrb	r3, [r3, #28]
 800bc88:	4619      	mov	r1, r3
 800bc8a:	4a08      	ldr	r2, [pc, #32]	; (800bcac <SVCCTL_RegisterSvcHandler+0x30>)
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800bc92:	4b06      	ldr	r3, [pc, #24]	; (800bcac <SVCCTL_RegisterSvcHandler+0x30>)
 800bc94:	7f1b      	ldrb	r3, [r3, #28]
 800bc96:	3301      	adds	r3, #1
 800bc98:	b2da      	uxtb	r2, r3
 800bc9a:	4b04      	ldr	r3, [pc, #16]	; (800bcac <SVCCTL_RegisterSvcHandler+0x30>)
 800bc9c:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800bc9e:	bf00      	nop
}
 800bca0:	370c      	adds	r7, #12
 800bca2:	46bd      	mov	sp, r7
 800bca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca8:	4770      	bx	lr
 800bcaa:	bf00      	nop
 800bcac:	20000a78 	.word	0x20000a78

0800bcb0 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800bcb0:	b580      	push	{r7, lr}
 800bcb2:	b086      	sub	sp, #24
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	3301      	adds	r3, #1
 800bcbc:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800bcc2:	693b      	ldr	r3, [r7, #16]
 800bcc4:	781b      	ldrb	r3, [r3, #0]
 800bcc6:	2bff      	cmp	r3, #255	; 0xff
 800bcc8:	d125      	bne.n	800bd16 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800bcca:	693b      	ldr	r3, [r7, #16]
 800bccc:	3302      	adds	r3, #2
 800bcce:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	881b      	ldrh	r3, [r3, #0]
 800bcd4:	b29b      	uxth	r3, r3
 800bcd6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800bcda:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bcde:	d118      	bne.n	800bd12 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800bce0:	2300      	movs	r3, #0
 800bce2:	757b      	strb	r3, [r7, #21]
 800bce4:	e00d      	b.n	800bd02 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800bce6:	7d7b      	ldrb	r3, [r7, #21]
 800bce8:	4a1a      	ldr	r2, [pc, #104]	; (800bd54 <SVCCTL_UserEvtRx+0xa4>)
 800bcea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bcee:	6878      	ldr	r0, [r7, #4]
 800bcf0:	4798      	blx	r3
 800bcf2:	4603      	mov	r3, r0
 800bcf4:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800bcf6:	7dfb      	ldrb	r3, [r7, #23]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d108      	bne.n	800bd0e <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800bcfc:	7d7b      	ldrb	r3, [r7, #21]
 800bcfe:	3301      	adds	r3, #1
 800bd00:	757b      	strb	r3, [r7, #21]
 800bd02:	4b14      	ldr	r3, [pc, #80]	; (800bd54 <SVCCTL_UserEvtRx+0xa4>)
 800bd04:	7f1b      	ldrb	r3, [r3, #28]
 800bd06:	7d7a      	ldrb	r2, [r7, #21]
 800bd08:	429a      	cmp	r2, r3
 800bd0a:	d3ec      	bcc.n	800bce6 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800bd0c:	e002      	b.n	800bd14 <SVCCTL_UserEvtRx+0x64>
              break;
 800bd0e:	bf00      	nop
          break;
 800bd10:	e000      	b.n	800bd14 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800bd12:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800bd14:	e000      	b.n	800bd18 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800bd16:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the applicaiton.
   */
  switch (event_notification_status)
 800bd18:	7dfb      	ldrb	r3, [r7, #23]
 800bd1a:	2b02      	cmp	r3, #2
 800bd1c:	d00f      	beq.n	800bd3e <SVCCTL_UserEvtRx+0x8e>
 800bd1e:	2b02      	cmp	r3, #2
 800bd20:	dc10      	bgt.n	800bd44 <SVCCTL_UserEvtRx+0x94>
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d002      	beq.n	800bd2c <SVCCTL_UserEvtRx+0x7c>
 800bd26:	2b01      	cmp	r3, #1
 800bd28:	d006      	beq.n	800bd38 <SVCCTL_UserEvtRx+0x88>
 800bd2a:	e00b      	b.n	800bd44 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f001 fc53 	bl	800d5d8 <SVCCTL_App_Notification>
 800bd32:	4603      	mov	r3, r0
 800bd34:	75bb      	strb	r3, [r7, #22]
      break;
 800bd36:	e008      	b.n	800bd4a <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800bd38:	2301      	movs	r3, #1
 800bd3a:	75bb      	strb	r3, [r7, #22]
      break;
 800bd3c:	e005      	b.n	800bd4a <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800bd3e:	2300      	movs	r3, #0
 800bd40:	75bb      	strb	r3, [r7, #22]
      break;
 800bd42:	e002      	b.n	800bd4a <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800bd44:	2301      	movs	r3, #1
 800bd46:	75bb      	strb	r3, [r7, #22]
      break;
 800bd48:	bf00      	nop
  }

  return (return_status);
 800bd4a:	7dbb      	ldrb	r3, [r7, #22]
}
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	3718      	adds	r7, #24
 800bd50:	46bd      	mov	sp, r7
 800bd52:	bd80      	pop	{r7, pc}
 800bd54:	20000a78 	.word	0x20000a78

0800bd58 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800bd58:	b580      	push	{r7, lr}
 800bd5a:	b088      	sub	sp, #32
 800bd5c:	af00      	add	r7, sp, #0
 800bd5e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800bd60:	f107 030c 	add.w	r3, r7, #12
 800bd64:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800bd6c:	69fb      	ldr	r3, [r7, #28]
 800bd6e:	212e      	movs	r1, #46	; 0x2e
 800bd70:	f64f 4066 	movw	r0, #64614	; 0xfc66
 800bd74:	f000 fae2 	bl	800c33c <shci_send>
            p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800bd78:	69fb      	ldr	r3, [r7, #28]
 800bd7a:	330b      	adds	r3, #11
 800bd7c:	78db      	ldrb	r3, [r3, #3]
}
 800bd7e:	4618      	mov	r0, r3
 800bd80:	3720      	adds	r7, #32
 800bd82:	46bd      	mov	sp, r7
 800bd84:	bd80      	pop	{r7, pc}

0800bd86 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800bd86:	b580      	push	{r7, lr}
 800bd88:	b088      	sub	sp, #32
 800bd8a:	af00      	add	r7, sp, #0
 800bd8c:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800bd8e:	f107 030c 	add.w	r3, r7, #12
 800bd92:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800bd9a:	69fb      	ldr	r3, [r7, #28]
 800bd9c:	210f      	movs	r1, #15
 800bd9e:	f64f 4068 	movw	r0, #64616	; 0xfc68
 800bda2:	f000 facb 	bl	800c33c <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800bda6:	69fb      	ldr	r3, [r7, #28]
 800bda8:	330b      	adds	r3, #11
 800bdaa:	78db      	ldrb	r3, [r3, #3]
}
 800bdac:	4618      	mov	r0, r3
 800bdae:	3720      	adds	r7, #32
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bd80      	pop	{r7, pc}

0800bdb4 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b088      	sub	sp, #32
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800bdbc:	f107 030c 	add.w	r3, r7, #12
 800bdc0:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800bdc2:	69fb      	ldr	r3, [r7, #28]
 800bdc4:	687a      	ldr	r2, [r7, #4]
 800bdc6:	2110      	movs	r1, #16
 800bdc8:	f64f 4075 	movw	r0, #64629	; 0xfc75
 800bdcc:	f000 fab6 	bl	800c33c <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800bdd0:	69fb      	ldr	r3, [r7, #28]
 800bdd2:	330b      	adds	r3, #11
 800bdd4:	78db      	ldrb	r3, [r3, #3]
}
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	3720      	adds	r7, #32
 800bdda:	46bd      	mov	sp, r7
 800bddc:	bd80      	pop	{r7, pc}
	...

0800bde0 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800bde0:	b480      	push	{r7}
 800bde2:	b08b      	sub	sp, #44	; 0x2c
 800bde4:	af00      	add	r7, sp, #0
 800bde6:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800bde8:	2300      	movs	r3, #0
 800bdea:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800bdec:	2300      	movs	r3, #0
 800bdee:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800be00:	2300      	movs	r3, #0
 800be02:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800be04:	2300      	movs	r3, #0
 800be06:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800be08:	4b4a      	ldr	r3, [pc, #296]	; (800bf34 <SHCI_GetWirelessFwInfo+0x154>)
 800be0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800be0c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800be10:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	009b      	lsls	r3, r3, #2
 800be16:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800be1a:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800be22:	68bb      	ldr	r3, [r7, #8]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	4a44      	ldr	r2, [pc, #272]	; (800bf38 <SHCI_GetWirelessFwInfo+0x158>)
 800be28:	4293      	cmp	r3, r2
 800be2a:	d10f      	bne.n	800be4c <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	695b      	ldr	r3, [r3, #20]
 800be30:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800be32:	68bb      	ldr	r3, [r7, #8]
 800be34:	699b      	ldr	r3, [r3, #24]
 800be36:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800be38:	68bb      	ldr	r3, [r7, #8]
 800be3a:	69db      	ldr	r3, [r3, #28]
 800be3c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	68db      	ldr	r3, [r3, #12]
 800be42:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800be44:	68bb      	ldr	r3, [r7, #8]
 800be46:	691b      	ldr	r3, [r3, #16]
 800be48:	617b      	str	r3, [r7, #20]
 800be4a:	e01a      	b.n	800be82 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800be4c:	693b      	ldr	r3, [r7, #16]
 800be4e:	009b      	lsls	r3, r3, #2
 800be50:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800be54:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 800be58:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	691b      	ldr	r3, [r3, #16]
 800be60:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	695b      	ldr	r3, [r3, #20]
 800be68:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	699b      	ldr	r3, [r3, #24]
 800be70:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	685b      	ldr	r3, [r3, #4]
 800be78:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	689b      	ldr	r3, [r3, #8]
 800be80:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800be82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be84:	0e1b      	lsrs	r3, r3, #24
 800be86:	b2da      	uxtb	r2, r3
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800be8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be8e:	0c1b      	lsrs	r3, r3, #16
 800be90:	b2da      	uxtb	r2, r3
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800be96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be98:	0a1b      	lsrs	r3, r3, #8
 800be9a:	b2da      	uxtb	r2, r3
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800bea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bea2:	091b      	lsrs	r3, r3, #4
 800bea4:	b2db      	uxtb	r3, r3
 800bea6:	f003 030f 	and.w	r3, r3, #15
 800beaa:	b2da      	uxtb	r2, r3
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800beb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800beb2:	b2db      	uxtb	r3, r3
 800beb4:	f003 030f 	and.w	r3, r3, #15
 800beb8:	b2da      	uxtb	r2, r3
 800beba:	687b      	ldr	r3, [r7, #4]
 800bebc:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800bebe:	6a3b      	ldr	r3, [r7, #32]
 800bec0:	0e1b      	lsrs	r3, r3, #24
 800bec2:	b2da      	uxtb	r2, r3
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800bec8:	6a3b      	ldr	r3, [r7, #32]
 800beca:	0c1b      	lsrs	r3, r3, #16
 800becc:	b2da      	uxtb	r2, r3
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800bed2:	6a3b      	ldr	r3, [r7, #32]
 800bed4:	0a1b      	lsrs	r3, r3, #8
 800bed6:	b2da      	uxtb	r2, r3
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800bedc:	6a3b      	ldr	r3, [r7, #32]
 800bede:	b2da      	uxtb	r2, r3
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800bee4:	69fb      	ldr	r3, [r7, #28]
 800bee6:	b2da      	uxtb	r2, r3
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800beec:	69bb      	ldr	r3, [r7, #24]
 800beee:	0e1b      	lsrs	r3, r3, #24
 800bef0:	b2da      	uxtb	r2, r3
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800bef6:	69bb      	ldr	r3, [r7, #24]
 800bef8:	0c1b      	lsrs	r3, r3, #16
 800befa:	b2da      	uxtb	r2, r3
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800bf00:	69bb      	ldr	r3, [r7, #24]
 800bf02:	0a1b      	lsrs	r3, r3, #8
 800bf04:	b2da      	uxtb	r2, r3
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800bf0a:	697b      	ldr	r3, [r7, #20]
 800bf0c:	0e1b      	lsrs	r3, r3, #24
 800bf0e:	b2da      	uxtb	r2, r3
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800bf14:	697b      	ldr	r3, [r7, #20]
 800bf16:	0c1b      	lsrs	r3, r3, #16
 800bf18:	b2da      	uxtb	r2, r3
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800bf1e:	697b      	ldr	r3, [r7, #20]
 800bf20:	b2da      	uxtb	r2, r3
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800bf26:	2300      	movs	r3, #0
}
 800bf28:	4618      	mov	r0, r3
 800bf2a:	372c      	adds	r7, #44	; 0x2c
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf32:	4770      	bx	lr
 800bf34:	58004000 	.word	0x58004000
 800bf38:	a94656b9 	.word	0xa94656b9

0800bf3c <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b082      	sub	sp, #8
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
 800bf44:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800bf46:	683b      	ldr	r3, [r7, #0]
 800bf48:	685b      	ldr	r3, [r3, #4]
 800bf4a:	4a08      	ldr	r2, [pc, #32]	; (800bf6c <hci_init+0x30>)
 800bf4c:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800bf4e:	4a08      	ldr	r2, [pc, #32]	; (800bf70 <hci_init+0x34>)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800bf54:	4806      	ldr	r0, [pc, #24]	; (800bf70 <hci_init+0x34>)
 800bf56:	f000 f973 	bl	800c240 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800bf5a:	683b      	ldr	r3, [r7, #0]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	4618      	mov	r0, r3
 800bf60:	f000 f8d4 	bl	800c10c <TlInit>

  return;
 800bf64:	bf00      	nop
}
 800bf66:	3708      	adds	r7, #8
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bd80      	pop	{r7, pc}
 800bf6c:	20001198 	.word	0x20001198
 800bf70:	20001170 	.word	0x20001170

0800bf74 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b084      	sub	sp, #16
 800bf78:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800bf7a:	4822      	ldr	r0, [pc, #136]	; (800c004 <hci_user_evt_proc+0x90>)
 800bf7c:	f000 fdde 	bl	800cb3c <LST_is_empty>
 800bf80:	4603      	mov	r3, r0
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d12b      	bne.n	800bfde <hci_user_evt_proc+0x6a>
 800bf86:	4b20      	ldr	r3, [pc, #128]	; (800c008 <hci_user_evt_proc+0x94>)
 800bf88:	781b      	ldrb	r3, [r3, #0]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d027      	beq.n	800bfde <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800bf8e:	f107 030c 	add.w	r3, r7, #12
 800bf92:	4619      	mov	r1, r3
 800bf94:	481b      	ldr	r0, [pc, #108]	; (800c004 <hci_user_evt_proc+0x90>)
 800bf96:	f000 fe60 	bl	800cc5a <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800bf9a:	4b1c      	ldr	r3, [pc, #112]	; (800c00c <hci_user_evt_proc+0x98>)
 800bf9c:	69db      	ldr	r3, [r3, #28]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d00c      	beq.n	800bfbc <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800bfa6:	2301      	movs	r3, #1
 800bfa8:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800bfaa:	4b18      	ldr	r3, [pc, #96]	; (800c00c <hci_user_evt_proc+0x98>)
 800bfac:	69db      	ldr	r3, [r3, #28]
 800bfae:	1d3a      	adds	r2, r7, #4
 800bfb0:	4610      	mov	r0, r2
 800bfb2:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800bfb4:	793a      	ldrb	r2, [r7, #4]
 800bfb6:	4b14      	ldr	r3, [pc, #80]	; (800c008 <hci_user_evt_proc+0x94>)
 800bfb8:	701a      	strb	r2, [r3, #0]
 800bfba:	e002      	b.n	800bfc2 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800bfbc:	4b12      	ldr	r3, [pc, #72]	; (800c008 <hci_user_evt_proc+0x94>)
 800bfbe:	2201      	movs	r2, #1
 800bfc0:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800bfc2:	4b11      	ldr	r3, [pc, #68]	; (800c008 <hci_user_evt_proc+0x94>)
 800bfc4:	781b      	ldrb	r3, [r3, #0]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d004      	beq.n	800bfd4 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	4618      	mov	r0, r3
 800bfce:	f000 fc03 	bl	800c7d8 <TL_MM_EvtDone>
 800bfd2:	e004      	b.n	800bfde <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	4619      	mov	r1, r3
 800bfd8:	480a      	ldr	r0, [pc, #40]	; (800c004 <hci_user_evt_proc+0x90>)
 800bfda:	f000 fdd1 	bl	800cb80 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800bfde:	4809      	ldr	r0, [pc, #36]	; (800c004 <hci_user_evt_proc+0x90>)
 800bfe0:	f000 fdac 	bl	800cb3c <LST_is_empty>
 800bfe4:	4603      	mov	r3, r0
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d107      	bne.n	800bffa <hci_user_evt_proc+0x86>
 800bfea:	4b07      	ldr	r3, [pc, #28]	; (800c008 <hci_user_evt_proc+0x94>)
 800bfec:	781b      	ldrb	r3, [r3, #0]
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d003      	beq.n	800bffa <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800bff2:	4804      	ldr	r0, [pc, #16]	; (800c004 <hci_user_evt_proc+0x90>)
 800bff4:	f001 ff18 	bl	800de28 <hci_notify_asynch_evt>
  }


  return;
 800bff8:	bf00      	nop
 800bffa:	bf00      	nop
}
 800bffc:	3710      	adds	r7, #16
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}
 800c002:	bf00      	nop
 800c004:	20000aa0 	.word	0x20000aa0
 800c008:	20000aac 	.word	0x20000aac
 800c00c:	20001170 	.word	0x20001170

0800c010 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b088      	sub	sp, #32
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
 800c018:	460b      	mov	r3, r1
 800c01a:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800c01c:	2000      	movs	r0, #0
 800c01e:	f000 f8cb 	bl	800c1b8 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800c022:	2300      	movs	r3, #0
 800c024:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	885b      	ldrh	r3, [r3, #2]
 800c02a:	b21b      	sxth	r3, r3
 800c02c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c030:	b21a      	sxth	r2, r3
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	881b      	ldrh	r3, [r3, #0]
 800c036:	029b      	lsls	r3, r3, #10
 800c038:	b21b      	sxth	r3, r3
 800c03a:	4313      	orrs	r3, r2
 800c03c:	b21b      	sxth	r3, r3
 800c03e:	83bb      	strh	r3, [r7, #28]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	68db      	ldr	r3, [r3, #12]
 800c044:	b2d9      	uxtb	r1, r3
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	689a      	ldr	r2, [r3, #8]
 800c04a:	8bbb      	ldrh	r3, [r7, #28]
 800c04c:	4618      	mov	r0, r3
 800c04e:	f000 f88d 	bl	800c16c <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800c052:	e04e      	b.n	800c0f2 <hci_send_req+0xe2>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800c054:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800c058:	f001 fefd 	bl	800de56 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800c05c:	e043      	b.n	800c0e6 <hci_send_req+0xd6>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800c05e:	f107 030c 	add.w	r3, r7, #12
 800c062:	4619      	mov	r1, r3
 800c064:	4828      	ldr	r0, [pc, #160]	; (800c108 <hci_send_req+0xf8>)
 800c066:	f000 fdf8 	bl	800cc5a <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	7a5b      	ldrb	r3, [r3, #9]
 800c06e:	2b0f      	cmp	r3, #15
 800c070:	d114      	bne.n	800c09c <hci_send_req+0x8c>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	330b      	adds	r3, #11
 800c076:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800c078:	693b      	ldr	r3, [r7, #16]
 800c07a:	885b      	ldrh	r3, [r3, #2]
 800c07c:	b29b      	uxth	r3, r3
 800c07e:	8bba      	ldrh	r2, [r7, #28]
 800c080:	429a      	cmp	r2, r3
 800c082:	d104      	bne.n	800c08e <hci_send_req+0x7e>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	691b      	ldr	r3, [r3, #16]
 800c088:	693a      	ldr	r2, [r7, #16]
 800c08a:	7812      	ldrb	r2, [r2, #0]
 800c08c:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	785b      	ldrb	r3, [r3, #1]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d027      	beq.n	800c0e6 <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800c096:	2301      	movs	r3, #1
 800c098:	77fb      	strb	r3, [r7, #31]
 800c09a:	e024      	b.n	800c0e6 <hci_send_req+0xd6>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	330b      	adds	r3, #11
 800c0a0:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800c0a2:	69bb      	ldr	r3, [r7, #24]
 800c0a4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c0a8:	b29b      	uxth	r3, r3
 800c0aa:	8bba      	ldrh	r2, [r7, #28]
 800c0ac:	429a      	cmp	r2, r3
 800c0ae:	d114      	bne.n	800c0da <hci_send_req+0xca>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	7a9b      	ldrb	r3, [r3, #10]
 800c0b4:	3b03      	subs	r3, #3
 800c0b6:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	695a      	ldr	r2, [r3, #20]
 800c0bc:	7dfb      	ldrb	r3, [r7, #23]
 800c0be:	429a      	cmp	r2, r3
 800c0c0:	bfa8      	it	ge
 800c0c2:	461a      	movge	r2, r3
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	6918      	ldr	r0, [r3, #16]
 800c0cc:	69bb      	ldr	r3, [r7, #24]
 800c0ce:	1cd9      	adds	r1, r3, #3
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	695b      	ldr	r3, [r3, #20]
 800c0d4:	461a      	mov	r2, r3
 800c0d6:	f002 fcdd 	bl	800ea94 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800c0da:	69bb      	ldr	r3, [r7, #24]
 800c0dc:	781b      	ldrb	r3, [r3, #0]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d001      	beq.n	800c0e6 <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800c0e2:	2301      	movs	r3, #1
 800c0e4:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800c0e6:	4808      	ldr	r0, [pc, #32]	; (800c108 <hci_send_req+0xf8>)
 800c0e8:	f000 fd28 	bl	800cb3c <LST_is_empty>
 800c0ec:	4603      	mov	r3, r0
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d0b5      	beq.n	800c05e <hci_send_req+0x4e>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800c0f2:	7ffb      	ldrb	r3, [r7, #31]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d0ad      	beq.n	800c054 <hci_send_req+0x44>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800c0f8:	2001      	movs	r0, #1
 800c0fa:	f000 f85d 	bl	800c1b8 <NotifyCmdStatus>

  return 0;
 800c0fe:	2300      	movs	r3, #0
}
 800c100:	4618      	mov	r0, r3
 800c102:	3720      	adds	r7, #32
 800c104:	46bd      	mov	sp, r7
 800c106:	bd80      	pop	{r7, pc}
 800c108:	20001190 	.word	0x20001190

0800c10c <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b086      	sub	sp, #24
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800c114:	480f      	ldr	r0, [pc, #60]	; (800c154 <TlInit+0x48>)
 800c116:	f000 fd01 	bl	800cb1c <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800c11a:	4a0f      	ldr	r2, [pc, #60]	; (800c158 <TlInit+0x4c>)
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800c120:	480e      	ldr	r0, [pc, #56]	; (800c15c <TlInit+0x50>)
 800c122:	f000 fcfb 	bl	800cb1c <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800c126:	4b0e      	ldr	r3, [pc, #56]	; (800c160 <TlInit+0x54>)
 800c128:	2201      	movs	r2, #1
 800c12a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800c12c:	4b0d      	ldr	r3, [pc, #52]	; (800c164 <TlInit+0x58>)
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d00a      	beq.n	800c14a <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800c138:	4b0b      	ldr	r3, [pc, #44]	; (800c168 <TlInit+0x5c>)
 800c13a:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800c13c:	4b09      	ldr	r3, [pc, #36]	; (800c164 <TlInit+0x58>)
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	f107 0208 	add.w	r2, r7, #8
 800c144:	4610      	mov	r0, r2
 800c146:	4798      	blx	r3
  }

  return;
 800c148:	bf00      	nop
 800c14a:	bf00      	nop
}
 800c14c:	3718      	adds	r7, #24
 800c14e:	46bd      	mov	sp, r7
 800c150:	bd80      	pop	{r7, pc}
 800c152:	bf00      	nop
 800c154:	20001190 	.word	0x20001190
 800c158:	20000aa8 	.word	0x20000aa8
 800c15c:	20000aa0 	.word	0x20000aa0
 800c160:	20000aac 	.word	0x20000aac
 800c164:	20001170 	.word	0x20001170
 800c168:	0800c1f9 	.word	0x0800c1f9

0800c16c <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b082      	sub	sp, #8
 800c170:	af00      	add	r7, sp, #0
 800c172:	4603      	mov	r3, r0
 800c174:	603a      	str	r2, [r7, #0]
 800c176:	80fb      	strh	r3, [r7, #6]
 800c178:	460b      	mov	r3, r1
 800c17a:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800c17c:	4b0c      	ldr	r3, [pc, #48]	; (800c1b0 <SendCmd+0x44>)
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	88fa      	ldrh	r2, [r7, #6]
 800c182:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800c186:	4b0a      	ldr	r3, [pc, #40]	; (800c1b0 <SendCmd+0x44>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	797a      	ldrb	r2, [r7, #5]
 800c18c:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800c18e:	4b08      	ldr	r3, [pc, #32]	; (800c1b0 <SendCmd+0x44>)
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	330c      	adds	r3, #12
 800c194:	797a      	ldrb	r2, [r7, #5]
 800c196:	6839      	ldr	r1, [r7, #0]
 800c198:	4618      	mov	r0, r3
 800c19a:	f002 fc7b 	bl	800ea94 <memcpy>

  hciContext.io.Send(0,0);
 800c19e:	4b05      	ldr	r3, [pc, #20]	; (800c1b4 <SendCmd+0x48>)
 800c1a0:	691b      	ldr	r3, [r3, #16]
 800c1a2:	2100      	movs	r1, #0
 800c1a4:	2000      	movs	r0, #0
 800c1a6:	4798      	blx	r3

  return;
 800c1a8:	bf00      	nop
}
 800c1aa:	3708      	adds	r7, #8
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd80      	pop	{r7, pc}
 800c1b0:	20000aa8 	.word	0x20000aa8
 800c1b4:	20001170 	.word	0x20001170

0800c1b8 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b082      	sub	sp, #8
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	4603      	mov	r3, r0
 800c1c0:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800c1c2:	79fb      	ldrb	r3, [r7, #7]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d108      	bne.n	800c1da <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800c1c8:	4b0a      	ldr	r3, [pc, #40]	; (800c1f4 <NotifyCmdStatus+0x3c>)
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d00d      	beq.n	800c1ec <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800c1d0:	4b08      	ldr	r3, [pc, #32]	; (800c1f4 <NotifyCmdStatus+0x3c>)
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	2000      	movs	r0, #0
 800c1d6:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800c1d8:	e008      	b.n	800c1ec <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800c1da:	4b06      	ldr	r3, [pc, #24]	; (800c1f4 <NotifyCmdStatus+0x3c>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d004      	beq.n	800c1ec <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800c1e2:	4b04      	ldr	r3, [pc, #16]	; (800c1f4 <NotifyCmdStatus+0x3c>)
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	2001      	movs	r0, #1
 800c1e8:	4798      	blx	r3
  return;
 800c1ea:	bf00      	nop
 800c1ec:	bf00      	nop
}
 800c1ee:	3708      	adds	r7, #8
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	bd80      	pop	{r7, pc}
 800c1f4:	20001198 	.word	0x20001198

0800c1f8 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b082      	sub	sp, #8
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	7a5b      	ldrb	r3, [r3, #9]
 800c204:	2b0f      	cmp	r3, #15
 800c206:	d003      	beq.n	800c210 <TlEvtReceived+0x18>
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	7a5b      	ldrb	r3, [r3, #9]
 800c20c:	2b0e      	cmp	r3, #14
 800c20e:	d107      	bne.n	800c220 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800c210:	6879      	ldr	r1, [r7, #4]
 800c212:	4809      	ldr	r0, [pc, #36]	; (800c238 <TlEvtReceived+0x40>)
 800c214:	f000 fcda 	bl	800cbcc <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800c218:	2000      	movs	r0, #0
 800c21a:	f001 fe11 	bl	800de40 <hci_cmd_resp_release>
 800c21e:	e006      	b.n	800c22e <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800c220:	6879      	ldr	r1, [r7, #4]
 800c222:	4806      	ldr	r0, [pc, #24]	; (800c23c <TlEvtReceived+0x44>)
 800c224:	f000 fcd2 	bl	800cbcc <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800c228:	4804      	ldr	r0, [pc, #16]	; (800c23c <TlEvtReceived+0x44>)
 800c22a:	f001 fdfd 	bl	800de28 <hci_notify_asynch_evt>
  }

  return;
 800c22e:	bf00      	nop
}
 800c230:	3708      	adds	r7, #8
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}
 800c236:	bf00      	nop
 800c238:	20001190 	.word	0x20001190
 800c23c:	20000aa0 	.word	0x20000aa0

0800c240 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800c240:	b480      	push	{r7}
 800c242:	b083      	sub	sp, #12
 800c244:	af00      	add	r7, sp, #0
 800c246:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	4a05      	ldr	r2, [pc, #20]	; (800c260 <hci_register_io_bus+0x20>)
 800c24c:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	4a04      	ldr	r2, [pc, #16]	; (800c264 <hci_register_io_bus+0x24>)
 800c252:	611a      	str	r2, [r3, #16]

  return;
 800c254:	bf00      	nop
}
 800c256:	370c      	adds	r7, #12
 800c258:	46bd      	mov	sp, r7
 800c25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25e:	4770      	bx	lr
 800c260:	0800c551 	.word	0x0800c551
 800c264:	0800c5b9 	.word	0x0800c5b9

0800c268 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b082      	sub	sp, #8
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	6078      	str	r0, [r7, #4]
 800c270:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800c272:	683b      	ldr	r3, [r7, #0]
 800c274:	685b      	ldr	r3, [r3, #4]
 800c276:	4a08      	ldr	r2, [pc, #32]	; (800c298 <shci_init+0x30>)
 800c278:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800c27a:	4a08      	ldr	r2, [pc, #32]	; (800c29c <shci_init+0x34>)
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800c280:	4806      	ldr	r0, [pc, #24]	; (800c29c <shci_init+0x34>)
 800c282:	f000 f911 	bl	800c4a8 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800c286:	683b      	ldr	r3, [r7, #0]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	4618      	mov	r0, r3
 800c28c:	f000 f894 	bl	800c3b8 <TlInit>

  return;
 800c290:	bf00      	nop
}
 800c292:	3708      	adds	r7, #8
 800c294:	46bd      	mov	sp, r7
 800c296:	bd80      	pop	{r7, pc}
 800c298:	200011bc 	.word	0x200011bc
 800c29c:	2000119c 	.word	0x2000119c

0800c2a0 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b084      	sub	sp, #16
 800c2a4:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800c2a6:	4822      	ldr	r0, [pc, #136]	; (800c330 <shci_user_evt_proc+0x90>)
 800c2a8:	f000 fc48 	bl	800cb3c <LST_is_empty>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	2b00      	cmp	r3, #0
 800c2b0:	d12b      	bne.n	800c30a <shci_user_evt_proc+0x6a>
 800c2b2:	4b20      	ldr	r3, [pc, #128]	; (800c334 <shci_user_evt_proc+0x94>)
 800c2b4:	781b      	ldrb	r3, [r3, #0]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d027      	beq.n	800c30a <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800c2ba:	f107 030c 	add.w	r3, r7, #12
 800c2be:	4619      	mov	r1, r3
 800c2c0:	481b      	ldr	r0, [pc, #108]	; (800c330 <shci_user_evt_proc+0x90>)
 800c2c2:	f000 fcca 	bl	800cc5a <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800c2c6:	4b1c      	ldr	r3, [pc, #112]	; (800c338 <shci_user_evt_proc+0x98>)
 800c2c8:	69db      	ldr	r3, [r3, #28]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d00c      	beq.n	800c2e8 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800c2d6:	4b18      	ldr	r3, [pc, #96]	; (800c338 <shci_user_evt_proc+0x98>)
 800c2d8:	69db      	ldr	r3, [r3, #28]
 800c2da:	1d3a      	adds	r2, r7, #4
 800c2dc:	4610      	mov	r0, r2
 800c2de:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800c2e0:	793a      	ldrb	r2, [r7, #4]
 800c2e2:	4b14      	ldr	r3, [pc, #80]	; (800c334 <shci_user_evt_proc+0x94>)
 800c2e4:	701a      	strb	r2, [r3, #0]
 800c2e6:	e002      	b.n	800c2ee <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800c2e8:	4b12      	ldr	r3, [pc, #72]	; (800c334 <shci_user_evt_proc+0x94>)
 800c2ea:	2201      	movs	r2, #1
 800c2ec:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800c2ee:	4b11      	ldr	r3, [pc, #68]	; (800c334 <shci_user_evt_proc+0x94>)
 800c2f0:	781b      	ldrb	r3, [r3, #0]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d004      	beq.n	800c300 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	f000 fa6d 	bl	800c7d8 <TL_MM_EvtDone>
 800c2fe:	e004      	b.n	800c30a <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	4619      	mov	r1, r3
 800c304:	480a      	ldr	r0, [pc, #40]	; (800c330 <shci_user_evt_proc+0x90>)
 800c306:	f000 fc3b 	bl	800cb80 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800c30a:	4809      	ldr	r0, [pc, #36]	; (800c330 <shci_user_evt_proc+0x90>)
 800c30c:	f000 fc16 	bl	800cb3c <LST_is_empty>
 800c310:	4603      	mov	r3, r0
 800c312:	2b00      	cmp	r3, #0
 800c314:	d107      	bne.n	800c326 <shci_user_evt_proc+0x86>
 800c316:	4b07      	ldr	r3, [pc, #28]	; (800c334 <shci_user_evt_proc+0x94>)
 800c318:	781b      	ldrb	r3, [r3, #0]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d003      	beq.n	800c326 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800c31e:	4804      	ldr	r0, [pc, #16]	; (800c330 <shci_user_evt_proc+0x90>)
 800c320:	f7f6 f8ed 	bl	80024fe <shci_notify_asynch_evt>
  }


  return;
 800c324:	bf00      	nop
 800c326:	bf00      	nop
}
 800c328:	3710      	adds	r7, #16
 800c32a:	46bd      	mov	sp, r7
 800c32c:	bd80      	pop	{r7, pc}
 800c32e:	bf00      	nop
 800c330:	20000ab0 	.word	0x20000ab0
 800c334:	20000ac0 	.word	0x20000ac0
 800c338:	2000119c 	.word	0x2000119c

0800c33c <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b084      	sub	sp, #16
 800c340:	af00      	add	r7, sp, #0
 800c342:	60ba      	str	r2, [r7, #8]
 800c344:	607b      	str	r3, [r7, #4]
 800c346:	4603      	mov	r3, r0
 800c348:	81fb      	strh	r3, [r7, #14]
 800c34a:	460b      	mov	r3, r1
 800c34c:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800c34e:	2000      	movs	r0, #0
 800c350:	f000 f864 	bl	800c41c <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800c354:	4b16      	ldr	r3, [pc, #88]	; (800c3b0 <shci_send+0x74>)
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	89fa      	ldrh	r2, [r7, #14]
 800c35a:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800c35e:	4b14      	ldr	r3, [pc, #80]	; (800c3b0 <shci_send+0x74>)
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	7b7a      	ldrb	r2, [r7, #13]
 800c364:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800c366:	4b12      	ldr	r3, [pc, #72]	; (800c3b0 <shci_send+0x74>)
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	330c      	adds	r3, #12
 800c36c:	7b7a      	ldrb	r2, [r7, #13]
 800c36e:	68b9      	ldr	r1, [r7, #8]
 800c370:	4618      	mov	r0, r3
 800c372:	f002 fb8f 	bl	800ea94 <memcpy>

  shciContext.io.Send(0,0);
 800c376:	4b0f      	ldr	r3, [pc, #60]	; (800c3b4 <shci_send+0x78>)
 800c378:	691b      	ldr	r3, [r3, #16]
 800c37a:	2100      	movs	r1, #0
 800c37c:	2000      	movs	r0, #0
 800c37e:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800c380:	f248 00e8 	movw	r0, #33000	; 0x80e8
 800c384:	f7f6 f8d2 	bl	800252c <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	f103 0008 	add.w	r0, r3, #8
 800c38e:	4b08      	ldr	r3, [pc, #32]	; (800c3b0 <shci_send+0x74>)
 800c390:	6819      	ldr	r1, [r3, #0]
 800c392:	4b07      	ldr	r3, [pc, #28]	; (800c3b0 <shci_send+0x74>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	789b      	ldrb	r3, [r3, #2]
 800c398:	3303      	adds	r3, #3
 800c39a:	461a      	mov	r2, r3
 800c39c:	f002 fb7a 	bl	800ea94 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800c3a0:	2001      	movs	r0, #1
 800c3a2:	f000 f83b 	bl	800c41c <Cmd_SetStatus>

  return;
 800c3a6:	bf00      	nop
}
 800c3a8:	3710      	adds	r7, #16
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	bd80      	pop	{r7, pc}
 800c3ae:	bf00      	nop
 800c3b0:	20000abc 	.word	0x20000abc
 800c3b4:	2000119c 	.word	0x2000119c

0800c3b8 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800c3b8:	b580      	push	{r7, lr}
 800c3ba:	b086      	sub	sp, #24
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800c3c0:	4a10      	ldr	r2, [pc, #64]	; (800c404 <TlInit+0x4c>)
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800c3c6:	4810      	ldr	r0, [pc, #64]	; (800c408 <TlInit+0x50>)
 800c3c8:	f000 fba8 	bl	800cb1c <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800c3cc:	2001      	movs	r0, #1
 800c3ce:	f000 f825 	bl	800c41c <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800c3d2:	4b0e      	ldr	r3, [pc, #56]	; (800c40c <TlInit+0x54>)
 800c3d4:	2201      	movs	r2, #1
 800c3d6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800c3d8:	4b0d      	ldr	r3, [pc, #52]	; (800c410 <TlInit+0x58>)
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d00c      	beq.n	800c3fa <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800c3e4:	4b0b      	ldr	r3, [pc, #44]	; (800c414 <TlInit+0x5c>)
 800c3e6:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800c3e8:	4b0b      	ldr	r3, [pc, #44]	; (800c418 <TlInit+0x60>)
 800c3ea:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800c3ec:	4b08      	ldr	r3, [pc, #32]	; (800c410 <TlInit+0x58>)
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	f107 020c 	add.w	r2, r7, #12
 800c3f4:	4610      	mov	r0, r2
 800c3f6:	4798      	blx	r3
  }

  return;
 800c3f8:	bf00      	nop
 800c3fa:	bf00      	nop
}
 800c3fc:	3718      	adds	r7, #24
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bd80      	pop	{r7, pc}
 800c402:	bf00      	nop
 800c404:	20000abc 	.word	0x20000abc
 800c408:	20000ab0 	.word	0x20000ab0
 800c40c:	20000ac0 	.word	0x20000ac0
 800c410:	2000119c 	.word	0x2000119c
 800c414:	0800c46d 	.word	0x0800c46d
 800c418:	0800c485 	.word	0x0800c485

0800c41c <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800c41c:	b580      	push	{r7, lr}
 800c41e:	b082      	sub	sp, #8
 800c420:	af00      	add	r7, sp, #0
 800c422:	4603      	mov	r3, r0
 800c424:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800c426:	79fb      	ldrb	r3, [r7, #7]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d10b      	bne.n	800c444 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800c42c:	4b0d      	ldr	r3, [pc, #52]	; (800c464 <Cmd_SetStatus+0x48>)
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d003      	beq.n	800c43c <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800c434:	4b0b      	ldr	r3, [pc, #44]	; (800c464 <Cmd_SetStatus+0x48>)
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	2000      	movs	r0, #0
 800c43a:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800c43c:	4b0a      	ldr	r3, [pc, #40]	; (800c468 <Cmd_SetStatus+0x4c>)
 800c43e:	2200      	movs	r2, #0
 800c440:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800c442:	e00b      	b.n	800c45c <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800c444:	4b08      	ldr	r3, [pc, #32]	; (800c468 <Cmd_SetStatus+0x4c>)
 800c446:	2201      	movs	r2, #1
 800c448:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800c44a:	4b06      	ldr	r3, [pc, #24]	; (800c464 <Cmd_SetStatus+0x48>)
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d004      	beq.n	800c45c <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800c452:	4b04      	ldr	r3, [pc, #16]	; (800c464 <Cmd_SetStatus+0x48>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	2001      	movs	r0, #1
 800c458:	4798      	blx	r3
  return;
 800c45a:	bf00      	nop
 800c45c:	bf00      	nop
}
 800c45e:	3708      	adds	r7, #8
 800c460:	46bd      	mov	sp, r7
 800c462:	bd80      	pop	{r7, pc}
 800c464:	200011bc 	.word	0x200011bc
 800c468:	20000ab8 	.word	0x20000ab8

0800c46c <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b082      	sub	sp, #8
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800c474:	2000      	movs	r0, #0
 800c476:	f7f6 f84e 	bl	8002516 <shci_cmd_resp_release>

  return;
 800c47a:	bf00      	nop
}
 800c47c:	3708      	adds	r7, #8
 800c47e:	46bd      	mov	sp, r7
 800c480:	bd80      	pop	{r7, pc}
	...

0800c484 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b082      	sub	sp, #8
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800c48c:	6879      	ldr	r1, [r7, #4]
 800c48e:	4805      	ldr	r0, [pc, #20]	; (800c4a4 <TlUserEvtReceived+0x20>)
 800c490:	f000 fb9c 	bl	800cbcc <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800c494:	4803      	ldr	r0, [pc, #12]	; (800c4a4 <TlUserEvtReceived+0x20>)
 800c496:	f7f6 f832 	bl	80024fe <shci_notify_asynch_evt>

  return;
 800c49a:	bf00      	nop
}
 800c49c:	3708      	adds	r7, #8
 800c49e:	46bd      	mov	sp, r7
 800c4a0:	bd80      	pop	{r7, pc}
 800c4a2:	bf00      	nop
 800c4a4:	20000ab0 	.word	0x20000ab0

0800c4a8 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800c4a8:	b480      	push	{r7}
 800c4aa:	b083      	sub	sp, #12
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800c4b0:	687b      	ldr	r3, [r7, #4]
 800c4b2:	4a05      	ldr	r2, [pc, #20]	; (800c4c8 <shci_register_io_bus+0x20>)
 800c4b4:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	4a04      	ldr	r2, [pc, #16]	; (800c4cc <shci_register_io_bus+0x24>)
 800c4ba:	611a      	str	r2, [r3, #16]

  return;
 800c4bc:	bf00      	nop
}
 800c4be:	370c      	adds	r7, #12
 800c4c0:	46bd      	mov	sp, r7
 800c4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4c6:	4770      	bx	lr
 800c4c8:	0800c665 	.word	0x0800c665
 800c4cc:	0800c6b9 	.word	0x0800c6b9

0800c4d0 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800c4d4:	f001 ff62 	bl	800e39c <HW_IPCC_Enable>

  return;
 800c4d8:	bf00      	nop
}
 800c4da:	bd80      	pop	{r7, pc}

0800c4dc <TL_Init>:


void TL_Init( void )
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800c4e0:	4b10      	ldr	r3, [pc, #64]	; (800c524 <TL_Init+0x48>)
 800c4e2:	4a11      	ldr	r2, [pc, #68]	; (800c528 <TL_Init+0x4c>)
 800c4e4:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800c4e6:	4b0f      	ldr	r3, [pc, #60]	; (800c524 <TL_Init+0x48>)
 800c4e8:	4a10      	ldr	r2, [pc, #64]	; (800c52c <TL_Init+0x50>)
 800c4ea:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800c4ec:	4b0d      	ldr	r3, [pc, #52]	; (800c524 <TL_Init+0x48>)
 800c4ee:	4a10      	ldr	r2, [pc, #64]	; (800c530 <TL_Init+0x54>)
 800c4f0:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800c4f2:	4b0c      	ldr	r3, [pc, #48]	; (800c524 <TL_Init+0x48>)
 800c4f4:	4a0f      	ldr	r2, [pc, #60]	; (800c534 <TL_Init+0x58>)
 800c4f6:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800c4f8:	4b0a      	ldr	r3, [pc, #40]	; (800c524 <TL_Init+0x48>)
 800c4fa:	4a0f      	ldr	r2, [pc, #60]	; (800c538 <TL_Init+0x5c>)
 800c4fc:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800c4fe:	4b09      	ldr	r3, [pc, #36]	; (800c524 <TL_Init+0x48>)
 800c500:	4a0e      	ldr	r2, [pc, #56]	; (800c53c <TL_Init+0x60>)
 800c502:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800c504:	4b07      	ldr	r3, [pc, #28]	; (800c524 <TL_Init+0x48>)
 800c506:	4a0e      	ldr	r2, [pc, #56]	; (800c540 <TL_Init+0x64>)
 800c508:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800c50a:	4b06      	ldr	r3, [pc, #24]	; (800c524 <TL_Init+0x48>)
 800c50c:	4a0d      	ldr	r2, [pc, #52]	; (800c544 <TL_Init+0x68>)
 800c50e:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800c510:	4b04      	ldr	r3, [pc, #16]	; (800c524 <TL_Init+0x48>)
 800c512:	4a0d      	ldr	r2, [pc, #52]	; (800c548 <TL_Init+0x6c>)
 800c514:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800c516:	4b03      	ldr	r3, [pc, #12]	; (800c524 <TL_Init+0x48>)
 800c518:	4a0c      	ldr	r2, [pc, #48]	; (800c54c <TL_Init+0x70>)
 800c51a:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800c51c:	f001 ff52 	bl	800e3c4 <HW_IPCC_Init>

  return;
 800c520:	bf00      	nop
}
 800c522:	bd80      	pop	{r7, pc}
 800c524:	20030000 	.word	0x20030000
 800c528:	20030028 	.word	0x20030028
 800c52c:	20030048 	.word	0x20030048
 800c530:	20030058 	.word	0x20030058
 800c534:	20030068 	.word	0x20030068
 800c538:	20030070 	.word	0x20030070
 800c53c:	20030078 	.word	0x20030078
 800c540:	20030080 	.word	0x20030080
 800c544:	2003009c 	.word	0x2003009c
 800c548:	200300a0 	.word	0x200300a0
 800c54c:	200300ac 	.word	0x200300ac

0800c550 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b084      	sub	sp, #16
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800c55c:	4811      	ldr	r0, [pc, #68]	; (800c5a4 <TL_BLE_Init+0x54>)
 800c55e:	f000 fadd 	bl	800cb1c <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800c562:	4b11      	ldr	r3, [pc, #68]	; (800c5a8 <TL_BLE_Init+0x58>)
 800c564:	685b      	ldr	r3, [r3, #4]
 800c566:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	689a      	ldr	r2, [r3, #8]
 800c56c:	68bb      	ldr	r3, [r7, #8]
 800c56e:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	68da      	ldr	r2, [r3, #12]
 800c574:	68bb      	ldr	r3, [r7, #8]
 800c576:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	4a0c      	ldr	r2, [pc, #48]	; (800c5ac <TL_BLE_Init+0x5c>)
 800c57c:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800c57e:	68bb      	ldr	r3, [r7, #8]
 800c580:	4a08      	ldr	r2, [pc, #32]	; (800c5a4 <TL_BLE_Init+0x54>)
 800c582:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800c584:	f001 ff34 	bl	800e3f0 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	4a08      	ldr	r2, [pc, #32]	; (800c5b0 <TL_BLE_Init+0x60>)
 800c58e:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	685b      	ldr	r3, [r3, #4]
 800c594:	4a07      	ldr	r2, [pc, #28]	; (800c5b4 <TL_BLE_Init+0x64>)
 800c596:	6013      	str	r3, [r2, #0]

  return 0;
 800c598:	2300      	movs	r3, #0
}
 800c59a:	4618      	mov	r0, r3
 800c59c:	3710      	adds	r7, #16
 800c59e:	46bd      	mov	sp, r7
 800c5a0:	bd80      	pop	{r7, pc}
 800c5a2:	bf00      	nop
 800c5a4:	200300c8 	.word	0x200300c8
 800c5a8:	20030000 	.word	0x20030000
 800c5ac:	20000a68 	.word	0x20000a68
 800c5b0:	200011c8 	.word	0x200011c8
 800c5b4:	200011cc 	.word	0x200011cc

0800c5b8 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	b082      	sub	sp, #8
 800c5bc:	af00      	add	r7, sp, #0
 800c5be:	6078      	str	r0, [r7, #4]
 800c5c0:	460b      	mov	r3, r1
 800c5c2:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800c5c4:	4b09      	ldr	r3, [pc, #36]	; (800c5ec <TL_BLE_SendCmd+0x34>)
 800c5c6:	685b      	ldr	r3, [r3, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800c5ce:	4b07      	ldr	r3, [pc, #28]	; (800c5ec <TL_BLE_SendCmd+0x34>)
 800c5d0:	685b      	ldr	r3, [r3, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	4619      	mov	r1, r3
 800c5d6:	2001      	movs	r0, #1
 800c5d8:	f000 f96c 	bl	800c8b4 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800c5dc:	f001 ff12 	bl	800e404 <HW_IPCC_BLE_SendCmd>

  return 0;
 800c5e0:	2300      	movs	r3, #0
}
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	3708      	adds	r7, #8
 800c5e6:	46bd      	mov	sp, r7
 800c5e8:	bd80      	pop	{r7, pc}
 800c5ea:	bf00      	nop
 800c5ec:	20030000 	.word	0x20030000

0800c5f0 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800c5f0:	b580      	push	{r7, lr}
 800c5f2:	b082      	sub	sp, #8
 800c5f4:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800c5f6:	e01c      	b.n	800c632 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800c5f8:	1d3b      	adds	r3, r7, #4
 800c5fa:	4619      	mov	r1, r3
 800c5fc:	4812      	ldr	r0, [pc, #72]	; (800c648 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800c5fe:	f000 fb2c 	bl	800cc5a <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	7a5b      	ldrb	r3, [r3, #9]
 800c606:	2b0f      	cmp	r3, #15
 800c608:	d003      	beq.n	800c612 <HW_IPCC_BLE_RxEvtNot+0x22>
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	7a5b      	ldrb	r3, [r3, #9]
 800c60e:	2b0e      	cmp	r3, #14
 800c610:	d105      	bne.n	800c61e <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	4619      	mov	r1, r3
 800c616:	2002      	movs	r0, #2
 800c618:	f000 f94c 	bl	800c8b4 <OutputDbgTrace>
 800c61c:	e004      	b.n	800c628 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	4619      	mov	r1, r3
 800c622:	2003      	movs	r0, #3
 800c624:	f000 f946 	bl	800c8b4 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800c628:	4b08      	ldr	r3, [pc, #32]	; (800c64c <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	687a      	ldr	r2, [r7, #4]
 800c62e:	4610      	mov	r0, r2
 800c630:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800c632:	4805      	ldr	r0, [pc, #20]	; (800c648 <HW_IPCC_BLE_RxEvtNot+0x58>)
 800c634:	f000 fa82 	bl	800cb3c <LST_is_empty>
 800c638:	4603      	mov	r3, r0
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d0dc      	beq.n	800c5f8 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800c63e:	bf00      	nop
}
 800c640:	3708      	adds	r7, #8
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
 800c646:	bf00      	nop
 800c648:	200300c8 	.word	0x200300c8
 800c64c:	200011c8 	.word	0x200011c8

0800c650 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800c650:	b580      	push	{r7, lr}
 800c652:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800c654:	4b02      	ldr	r3, [pc, #8]	; (800c660 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	4798      	blx	r3

  return;
 800c65a:	bf00      	nop
}
 800c65c:	bd80      	pop	{r7, pc}
 800c65e:	bf00      	nop
 800c660:	200011cc 	.word	0x200011cc

0800c664 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800c664:	b580      	push	{r7, lr}
 800c666:	b084      	sub	sp, #16
 800c668:	af00      	add	r7, sp, #0
 800c66a:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800c670:	480d      	ldr	r0, [pc, #52]	; (800c6a8 <TL_SYS_Init+0x44>)
 800c672:	f000 fa53 	bl	800cb1c <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800c676:	4b0d      	ldr	r3, [pc, #52]	; (800c6ac <TL_SYS_Init+0x48>)
 800c678:	68db      	ldr	r3, [r3, #12]
 800c67a:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	689a      	ldr	r2, [r3, #8]
 800c680:	68bb      	ldr	r3, [r7, #8]
 800c682:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800c684:	68bb      	ldr	r3, [r7, #8]
 800c686:	4a08      	ldr	r2, [pc, #32]	; (800c6a8 <TL_SYS_Init+0x44>)
 800c688:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800c68a:	f001 fedd 	bl	800e448 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	4a07      	ldr	r2, [pc, #28]	; (800c6b0 <TL_SYS_Init+0x4c>)
 800c694:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	685b      	ldr	r3, [r3, #4]
 800c69a:	4a06      	ldr	r2, [pc, #24]	; (800c6b4 <TL_SYS_Init+0x50>)
 800c69c:	6013      	str	r3, [r2, #0]

  return 0;
 800c69e:	2300      	movs	r3, #0
}
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	3710      	adds	r7, #16
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	bd80      	pop	{r7, pc}
 800c6a8:	200300d0 	.word	0x200300d0
 800c6ac:	20030000 	.word	0x20030000
 800c6b0:	200011d0 	.word	0x200011d0
 800c6b4:	200011d4 	.word	0x200011d4

0800c6b8 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b082      	sub	sp, #8
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
 800c6c0:	460b      	mov	r3, r1
 800c6c2:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800c6c4:	4b09      	ldr	r3, [pc, #36]	; (800c6ec <TL_SYS_SendCmd+0x34>)
 800c6c6:	68db      	ldr	r3, [r3, #12]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	2210      	movs	r2, #16
 800c6cc:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800c6ce:	4b07      	ldr	r3, [pc, #28]	; (800c6ec <TL_SYS_SendCmd+0x34>)
 800c6d0:	68db      	ldr	r3, [r3, #12]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	4619      	mov	r1, r3
 800c6d6:	2004      	movs	r0, #4
 800c6d8:	f000 f8ec 	bl	800c8b4 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800c6dc:	f001 febe 	bl	800e45c <HW_IPCC_SYS_SendCmd>

  return 0;
 800c6e0:	2300      	movs	r3, #0
}
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	3708      	adds	r7, #8
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	bd80      	pop	{r7, pc}
 800c6ea:	bf00      	nop
 800c6ec:	20030000 	.word	0x20030000

0800c6f0 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800c6f0:	b580      	push	{r7, lr}
 800c6f2:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800c6f4:	4b07      	ldr	r3, [pc, #28]	; (800c714 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800c6f6:	68db      	ldr	r3, [r3, #12]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	4619      	mov	r1, r3
 800c6fc:	2005      	movs	r0, #5
 800c6fe:	f000 f8d9 	bl	800c8b4 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800c702:	4b05      	ldr	r3, [pc, #20]	; (800c718 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	4a03      	ldr	r2, [pc, #12]	; (800c714 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800c708:	68d2      	ldr	r2, [r2, #12]
 800c70a:	6812      	ldr	r2, [r2, #0]
 800c70c:	4610      	mov	r0, r2
 800c70e:	4798      	blx	r3

  return;
 800c710:	bf00      	nop
}
 800c712:	bd80      	pop	{r7, pc}
 800c714:	20030000 	.word	0x20030000
 800c718:	200011d0 	.word	0x200011d0

0800c71c <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b082      	sub	sp, #8
 800c720:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800c722:	e00e      	b.n	800c742 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800c724:	1d3b      	adds	r3, r7, #4
 800c726:	4619      	mov	r1, r3
 800c728:	480b      	ldr	r0, [pc, #44]	; (800c758 <HW_IPCC_SYS_EvtNot+0x3c>)
 800c72a:	f000 fa96 	bl	800cc5a <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	4619      	mov	r1, r3
 800c732:	2006      	movs	r0, #6
 800c734:	f000 f8be 	bl	800c8b4 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800c738:	4b08      	ldr	r3, [pc, #32]	; (800c75c <HW_IPCC_SYS_EvtNot+0x40>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	687a      	ldr	r2, [r7, #4]
 800c73e:	4610      	mov	r0, r2
 800c740:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800c742:	4805      	ldr	r0, [pc, #20]	; (800c758 <HW_IPCC_SYS_EvtNot+0x3c>)
 800c744:	f000 f9fa 	bl	800cb3c <LST_is_empty>
 800c748:	4603      	mov	r3, r0
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d0ea      	beq.n	800c724 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800c74e:	bf00      	nop
}
 800c750:	3708      	adds	r7, #8
 800c752:	46bd      	mov	sp, r7
 800c754:	bd80      	pop	{r7, pc}
 800c756:	bf00      	nop
 800c758:	200300d0 	.word	0x200300d0
 800c75c:	200011d4 	.word	0x200011d4

0800c760 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800c760:	b580      	push	{r7, lr}
 800c762:	b082      	sub	sp, #8
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800c768:	4817      	ldr	r0, [pc, #92]	; (800c7c8 <TL_MM_Init+0x68>)
 800c76a:	f000 f9d7 	bl	800cb1c <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800c76e:	4817      	ldr	r0, [pc, #92]	; (800c7cc <TL_MM_Init+0x6c>)
 800c770:	f000 f9d4 	bl	800cb1c <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800c774:	4b16      	ldr	r3, [pc, #88]	; (800c7d0 <TL_MM_Init+0x70>)
 800c776:	691b      	ldr	r3, [r3, #16]
 800c778:	4a16      	ldr	r2, [pc, #88]	; (800c7d4 <TL_MM_Init+0x74>)
 800c77a:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800c77c:	4b15      	ldr	r3, [pc, #84]	; (800c7d4 <TL_MM_Init+0x74>)
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	687a      	ldr	r2, [r7, #4]
 800c782:	6892      	ldr	r2, [r2, #8]
 800c784:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800c786:	4b13      	ldr	r3, [pc, #76]	; (800c7d4 <TL_MM_Init+0x74>)
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	687a      	ldr	r2, [r7, #4]
 800c78c:	68d2      	ldr	r2, [r2, #12]
 800c78e:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800c790:	4b10      	ldr	r3, [pc, #64]	; (800c7d4 <TL_MM_Init+0x74>)
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	4a0c      	ldr	r2, [pc, #48]	; (800c7c8 <TL_MM_Init+0x68>)
 800c796:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800c798:	4b0e      	ldr	r3, [pc, #56]	; (800c7d4 <TL_MM_Init+0x74>)
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	687a      	ldr	r2, [r7, #4]
 800c79e:	6812      	ldr	r2, [r2, #0]
 800c7a0:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800c7a2:	4b0c      	ldr	r3, [pc, #48]	; (800c7d4 <TL_MM_Init+0x74>)
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	687a      	ldr	r2, [r7, #4]
 800c7a8:	6852      	ldr	r2, [r2, #4]
 800c7aa:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800c7ac:	4b09      	ldr	r3, [pc, #36]	; (800c7d4 <TL_MM_Init+0x74>)
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	687a      	ldr	r2, [r7, #4]
 800c7b2:	6912      	ldr	r2, [r2, #16]
 800c7b4:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800c7b6:	4b07      	ldr	r3, [pc, #28]	; (800c7d4 <TL_MM_Init+0x74>)
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	687a      	ldr	r2, [r7, #4]
 800c7bc:	6952      	ldr	r2, [r2, #20]
 800c7be:	619a      	str	r2, [r3, #24]

  return;
 800c7c0:	bf00      	nop
}
 800c7c2:	3708      	adds	r7, #8
 800c7c4:	46bd      	mov	sp, r7
 800c7c6:	bd80      	pop	{r7, pc}
 800c7c8:	200300b8 	.word	0x200300b8
 800c7cc:	200011c0 	.word	0x200011c0
 800c7d0:	20030000 	.word	0x20030000
 800c7d4:	200011d8 	.word	0x200011d8

0800c7d8 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b082      	sub	sp, #8
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800c7e0:	6879      	ldr	r1, [r7, #4]
 800c7e2:	4807      	ldr	r0, [pc, #28]	; (800c800 <TL_MM_EvtDone+0x28>)
 800c7e4:	f000 f9f2 	bl	800cbcc <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800c7e8:	6879      	ldr	r1, [r7, #4]
 800c7ea:	2000      	movs	r0, #0
 800c7ec:	f000 f862 	bl	800c8b4 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800c7f0:	4804      	ldr	r0, [pc, #16]	; (800c804 <TL_MM_EvtDone+0x2c>)
 800c7f2:	f001 fe59 	bl	800e4a8 <HW_IPCC_MM_SendFreeBuf>

  return;
 800c7f6:	bf00      	nop
}
 800c7f8:	3708      	adds	r7, #8
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	bd80      	pop	{r7, pc}
 800c7fe:	bf00      	nop
 800c800:	200011c0 	.word	0x200011c0
 800c804:	0800c809 	.word	0x0800c809

0800c808 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800c808:	b580      	push	{r7, lr}
 800c80a:	b082      	sub	sp, #8
 800c80c:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800c80e:	e00c      	b.n	800c82a <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800c810:	1d3b      	adds	r3, r7, #4
 800c812:	4619      	mov	r1, r3
 800c814:	480a      	ldr	r0, [pc, #40]	; (800c840 <SendFreeBuf+0x38>)
 800c816:	f000 fa20 	bl	800cc5a <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800c81a:	4b0a      	ldr	r3, [pc, #40]	; (800c844 <SendFreeBuf+0x3c>)
 800c81c:	691b      	ldr	r3, [r3, #16]
 800c81e:	691b      	ldr	r3, [r3, #16]
 800c820:	687a      	ldr	r2, [r7, #4]
 800c822:	4611      	mov	r1, r2
 800c824:	4618      	mov	r0, r3
 800c826:	f000 f9d1 	bl	800cbcc <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800c82a:	4805      	ldr	r0, [pc, #20]	; (800c840 <SendFreeBuf+0x38>)
 800c82c:	f000 f986 	bl	800cb3c <LST_is_empty>
 800c830:	4603      	mov	r3, r0
 800c832:	2b00      	cmp	r3, #0
 800c834:	d0ec      	beq.n	800c810 <SendFreeBuf+0x8>
  }

  return;
 800c836:	bf00      	nop
}
 800c838:	3708      	adds	r7, #8
 800c83a:	46bd      	mov	sp, r7
 800c83c:	bd80      	pop	{r7, pc}
 800c83e:	bf00      	nop
 800c840:	200011c0 	.word	0x200011c0
 800c844:	20030000 	.word	0x20030000

0800c848 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800c84c:	4805      	ldr	r0, [pc, #20]	; (800c864 <TL_TRACES_Init+0x1c>)
 800c84e:	f000 f965 	bl	800cb1c <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800c852:	4b05      	ldr	r3, [pc, #20]	; (800c868 <TL_TRACES_Init+0x20>)
 800c854:	695b      	ldr	r3, [r3, #20]
 800c856:	4a03      	ldr	r2, [pc, #12]	; (800c864 <TL_TRACES_Init+0x1c>)
 800c858:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800c85a:	f001 fe5b 	bl	800e514 <HW_IPCC_TRACES_Init>

  return;
 800c85e:	bf00      	nop
}
 800c860:	bd80      	pop	{r7, pc}
 800c862:	bf00      	nop
 800c864:	200300c0 	.word	0x200300c0
 800c868:	20030000 	.word	0x20030000

0800c86c <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b082      	sub	sp, #8
 800c870:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800c872:	e008      	b.n	800c886 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800c874:	1d3b      	adds	r3, r7, #4
 800c876:	4619      	mov	r1, r3
 800c878:	4808      	ldr	r0, [pc, #32]	; (800c89c <HW_IPCC_TRACES_EvtNot+0x30>)
 800c87a:	f000 f9ee 	bl	800cc5a <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	4618      	mov	r0, r3
 800c882:	f000 f80d 	bl	800c8a0 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800c886:	4805      	ldr	r0, [pc, #20]	; (800c89c <HW_IPCC_TRACES_EvtNot+0x30>)
 800c888:	f000 f958 	bl	800cb3c <LST_is_empty>
 800c88c:	4603      	mov	r3, r0
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d0f0      	beq.n	800c874 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800c892:	bf00      	nop
}
 800c894:	3708      	adds	r7, #8
 800c896:	46bd      	mov	sp, r7
 800c898:	bd80      	pop	{r7, pc}
 800c89a:	bf00      	nop
 800c89c:	200300c0 	.word	0x200300c0

0800c8a0 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800c8a0:	b480      	push	{r7}
 800c8a2:	b083      	sub	sp, #12
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800c8a8:	bf00      	nop
 800c8aa:	370c      	adds	r7, #12
 800c8ac:	46bd      	mov	sp, r7
 800c8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8b2:	4770      	bx	lr

0800c8b4 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800c8b4:	b480      	push	{r7}
 800c8b6:	b085      	sub	sp, #20
 800c8b8:	af00      	add	r7, sp, #0
 800c8ba:	4603      	mov	r3, r0
 800c8bc:	6039      	str	r1, [r7, #0]
 800c8be:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800c8c0:	79fb      	ldrb	r3, [r7, #7]
 800c8c2:	2b06      	cmp	r3, #6
 800c8c4:	d845      	bhi.n	800c952 <OutputDbgTrace+0x9e>
 800c8c6:	a201      	add	r2, pc, #4	; (adr r2, 800c8cc <OutputDbgTrace+0x18>)
 800c8c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8cc:	0800c8e9 	.word	0x0800c8e9
 800c8d0:	0800c90d 	.word	0x0800c90d
 800c8d4:	0800c913 	.word	0x0800c913
 800c8d8:	0800c927 	.word	0x0800c927
 800c8dc:	0800c933 	.word	0x0800c933
 800c8e0:	0800c939 	.word	0x0800c939
 800c8e4:	0800c947 	.word	0x0800c947
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c8e8:	683b      	ldr	r3, [r7, #0]
 800c8ea:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	7a5b      	ldrb	r3, [r3, #9]
 800c8f0:	2bff      	cmp	r3, #255	; 0xff
 800c8f2:	d005      	beq.n	800c900 <OutputDbgTrace+0x4c>
 800c8f4:	2bff      	cmp	r3, #255	; 0xff
 800c8f6:	dc05      	bgt.n	800c904 <OutputDbgTrace+0x50>
 800c8f8:	2b0e      	cmp	r3, #14
 800c8fa:	d005      	beq.n	800c908 <OutputDbgTrace+0x54>
 800c8fc:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800c8fe:	e001      	b.n	800c904 <OutputDbgTrace+0x50>
          break;
 800c900:	bf00      	nop
 800c902:	e027      	b.n	800c954 <OutputDbgTrace+0xa0>
          break;
 800c904:	bf00      	nop
 800c906:	e025      	b.n	800c954 <OutputDbgTrace+0xa0>
          break;
 800c908:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800c90a:	e023      	b.n	800c954 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800c910:	e020      	b.n	800c954 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c912:	683b      	ldr	r3, [r7, #0]
 800c914:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	7a5b      	ldrb	r3, [r3, #9]
 800c91a:	2b0e      	cmp	r3, #14
 800c91c:	d001      	beq.n	800c922 <OutputDbgTrace+0x6e>
 800c91e:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800c920:	e000      	b.n	800c924 <OutputDbgTrace+0x70>
          break;
 800c922:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800c924:	e016      	b.n	800c954 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	7a5b      	ldrb	r3, [r3, #9]
 800c92e:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800c930:	e010      	b.n	800c954 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800c932:	683b      	ldr	r3, [r7, #0]
 800c934:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800c936:	e00d      	b.n	800c954 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800c93c:	68fb      	ldr	r3, [r7, #12]
 800c93e:	7a5b      	ldrb	r3, [r3, #9]
 800c940:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800c942:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800c944:	e006      	b.n	800c954 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800c946:	683b      	ldr	r3, [r7, #0]
 800c948:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	7a5b      	ldrb	r3, [r3, #9]
 800c94e:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800c950:	e000      	b.n	800c954 <OutputDbgTrace+0xa0>

    default:
      break;
 800c952:	bf00      	nop
  }

  return;
 800c954:	bf00      	nop
}
 800c956:	3714      	adds	r7, #20
 800c958:	46bd      	mov	sp, r7
 800c95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c95e:	4770      	bx	lr

0800c960 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800c960:	b580      	push	{r7, lr}
 800c962:	b086      	sub	sp, #24
 800c964:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c966:	f3ef 8310 	mrs	r3, PRIMASK
 800c96a:	60fb      	str	r3, [r7, #12]
  return(result);
 800c96c:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800c96e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800c970:	b672      	cpsid	i
}
 800c972:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800c974:	1cbb      	adds	r3, r7, #2
 800c976:	4619      	mov	r1, r3
 800c978:	4812      	ldr	r0, [pc, #72]	; (800c9c4 <DbgTrace_TxCpltCallback+0x64>)
 800c97a:	f000 fbe6 	bl	800d14a <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800c97e:	1cbb      	adds	r3, r7, #2
 800c980:	4619      	mov	r1, r3
 800c982:	4810      	ldr	r0, [pc, #64]	; (800c9c4 <DbgTrace_TxCpltCallback+0x64>)
 800c984:	f000 fcd2 	bl	800d32c <CircularQueue_Sense>
 800c988:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800c98a:	693b      	ldr	r3, [r7, #16]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d00c      	beq.n	800c9aa <DbgTrace_TxCpltCallback+0x4a>
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	f383 8810 	msr	PRIMASK, r3
}
 800c99a:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800c99c:	887b      	ldrh	r3, [r7, #2]
 800c99e:	4a0a      	ldr	r2, [pc, #40]	; (800c9c8 <DbgTrace_TxCpltCallback+0x68>)
 800c9a0:	4619      	mov	r1, r3
 800c9a2:	6938      	ldr	r0, [r7, #16]
 800c9a4:	f7f5 f9dd 	bl	8001d62 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800c9a8:	e008      	b.n	800c9bc <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800c9aa:	4b08      	ldr	r3, [pc, #32]	; (800c9cc <DbgTrace_TxCpltCallback+0x6c>)
 800c9ac:	2201      	movs	r2, #1
 800c9ae:	701a      	strb	r2, [r3, #0]
 800c9b0:	697b      	ldr	r3, [r7, #20]
 800c9b2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	f383 8810 	msr	PRIMASK, r3
}
 800c9ba:	bf00      	nop
}
 800c9bc:	bf00      	nop
 800c9be:	3718      	adds	r7, #24
 800c9c0:	46bd      	mov	sp, r7
 800c9c2:	bd80      	pop	{r7, pc}
 800c9c4:	200011dc 	.word	0x200011dc
 800c9c8:	0800c961 	.word	0x0800c961
 800c9cc:	20000011 	.word	0x20000011

0800c9d0 <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b082      	sub	sp, #8
 800c9d4:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800c9d6:	f7f5 f9be 	bl	8001d56 <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800c9da:	2302      	movs	r3, #2
 800c9dc:	9300      	str	r3, [sp, #0]
 800c9de:	2300      	movs	r3, #0
 800c9e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c9e4:	4903      	ldr	r1, [pc, #12]	; (800c9f4 <DbgTraceInit+0x24>)
 800c9e6:	4804      	ldr	r0, [pc, #16]	; (800c9f8 <DbgTraceInit+0x28>)
 800c9e8:	f000 f956 	bl	800cc98 <CircularQueue_Init>
#endif 
#endif
  return;
 800c9ec:	bf00      	nop
}
 800c9ee:	46bd      	mov	sp, r7
 800c9f0:	bd80      	pop	{r7, pc}
 800c9f2:	bf00      	nop
 800c9f4:	200011fc 	.word	0x200011fc
 800c9f8:	200011dc 	.word	0x200011dc

0800c9fc <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800c9fc:	b580      	push	{r7, lr}
 800c9fe:	b084      	sub	sp, #16
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	60f8      	str	r0, [r7, #12]
 800ca04:	60b9      	str	r1, [r7, #8]
 800ca06:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800ca08:	687a      	ldr	r2, [r7, #4]
 800ca0a:	68b9      	ldr	r1, [r7, #8]
 800ca0c:	68f8      	ldr	r0, [r7, #12]
 800ca0e:	f000 f805 	bl	800ca1c <DbgTraceWrite>
 800ca12:	4603      	mov	r3, r0
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3710      	adds	r7, #16
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}

0800ca1c <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800ca1c:	b580      	push	{r7, lr}
 800ca1e:	b08a      	sub	sp, #40	; 0x28
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	60f8      	str	r0, [r7, #12]
 800ca24:	60b9      	str	r1, [r7, #8]
 800ca26:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800ca28:	2300      	movs	r3, #0
 800ca2a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ca2c:	f3ef 8310 	mrs	r3, PRIMASK
 800ca30:	61bb      	str	r3, [r7, #24]
  return(result);
 800ca32:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800ca34:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ca3c:	d102      	bne.n	800ca44 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800ca3e:	2300      	movs	r3, #0
 800ca40:	627b      	str	r3, [r7, #36]	; 0x24
 800ca42:	e037      	b.n	800cab4 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	2b01      	cmp	r3, #1
 800ca48:	d006      	beq.n	800ca58 <DbgTraceWrite+0x3c>
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	2b02      	cmp	r3, #2
 800ca4e:	d003      	beq.n	800ca58 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800ca50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ca54:	627b      	str	r3, [r7, #36]	; 0x24
 800ca56:	e02d      	b.n	800cab4 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d02a      	beq.n	800cab4 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800ca62:	b672      	cpsid	i
}
 800ca64:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	b29a      	uxth	r2, r3
 800ca6a:	2301      	movs	r3, #1
 800ca6c:	68b9      	ldr	r1, [r7, #8]
 800ca6e:	4814      	ldr	r0, [pc, #80]	; (800cac0 <DbgTraceWrite+0xa4>)
 800ca70:	f000 f944 	bl	800ccfc <CircularQueue_Add>
 800ca74:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800ca76:	69fb      	ldr	r3, [r7, #28]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d015      	beq.n	800caa8 <DbgTraceWrite+0x8c>
 800ca7c:	4b11      	ldr	r3, [pc, #68]	; (800cac4 <DbgTraceWrite+0xa8>)
 800ca7e:	781b      	ldrb	r3, [r3, #0]
 800ca80:	b2db      	uxtb	r3, r3
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d010      	beq.n	800caa8 <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800ca86:	4b0f      	ldr	r3, [pc, #60]	; (800cac4 <DbgTraceWrite+0xa8>)
 800ca88:	2200      	movs	r2, #0
 800ca8a:	701a      	strb	r2, [r3, #0]
 800ca8c:	6a3b      	ldr	r3, [r7, #32]
 800ca8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ca90:	697b      	ldr	r3, [r7, #20]
 800ca92:	f383 8810 	msr	PRIMASK, r3
}
 800ca96:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	b29b      	uxth	r3, r3
 800ca9c:	4a0a      	ldr	r2, [pc, #40]	; (800cac8 <DbgTraceWrite+0xac>)
 800ca9e:	4619      	mov	r1, r3
 800caa0:	69f8      	ldr	r0, [r7, #28]
 800caa2:	f7f5 f95e 	bl	8001d62 <DbgOutputTraces>
 800caa6:	e005      	b.n	800cab4 <DbgTraceWrite+0x98>
 800caa8:	6a3b      	ldr	r3, [r7, #32]
 800caaa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800caac:	693b      	ldr	r3, [r7, #16]
 800caae:	f383 8810 	msr	PRIMASK, r3
}
 800cab2:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800cab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800cab6:	4618      	mov	r0, r3
 800cab8:	3728      	adds	r7, #40	; 0x28
 800caba:	46bd      	mov	sp, r7
 800cabc:	bd80      	pop	{r7, pc}
 800cabe:	bf00      	nop
 800cac0:	200011dc 	.word	0x200011dc
 800cac4:	20000011 	.word	0x20000011
 800cac8:	0800c961 	.word	0x0800c961

0800cacc <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800cacc:	b480      	push	{r7}
 800cace:	b085      	sub	sp, #20
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	4603      	mov	r3, r0
 800cad4:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800cad6:	4b0f      	ldr	r3, [pc, #60]	; (800cb14 <OTP_Read+0x48>)
 800cad8:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800cada:	e002      	b.n	800cae2 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	3b08      	subs	r3, #8
 800cae0:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	3307      	adds	r3, #7
 800cae6:	781b      	ldrb	r3, [r3, #0]
 800cae8:	79fa      	ldrb	r2, [r7, #7]
 800caea:	429a      	cmp	r2, r3
 800caec:	d003      	beq.n	800caf6 <OTP_Read+0x2a>
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	4a09      	ldr	r2, [pc, #36]	; (800cb18 <OTP_Read+0x4c>)
 800caf2:	4293      	cmp	r3, r2
 800caf4:	d1f2      	bne.n	800cadc <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	3307      	adds	r3, #7
 800cafa:	781b      	ldrb	r3, [r3, #0]
 800cafc:	79fa      	ldrb	r2, [r7, #7]
 800cafe:	429a      	cmp	r2, r3
 800cb00:	d001      	beq.n	800cb06 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800cb02:	2300      	movs	r3, #0
 800cb04:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800cb06:	68fb      	ldr	r3, [r7, #12]
}
 800cb08:	4618      	mov	r0, r3
 800cb0a:	3714      	adds	r7, #20
 800cb0c:	46bd      	mov	sp, r7
 800cb0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb12:	4770      	bx	lr
 800cb14:	1fff73f8 	.word	0x1fff73f8
 800cb18:	1fff7000 	.word	0x1fff7000

0800cb1c <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800cb1c:	b480      	push	{r7}
 800cb1e:	b083      	sub	sp, #12
 800cb20:	af00      	add	r7, sp, #0
 800cb22:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	687a      	ldr	r2, [r7, #4]
 800cb28:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	687a      	ldr	r2, [r7, #4]
 800cb2e:	605a      	str	r2, [r3, #4]
}
 800cb30:	bf00      	nop
 800cb32:	370c      	adds	r7, #12
 800cb34:	46bd      	mov	sp, r7
 800cb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3a:	4770      	bx	lr

0800cb3c <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800cb3c:	b480      	push	{r7}
 800cb3e:	b087      	sub	sp, #28
 800cb40:	af00      	add	r7, sp, #0
 800cb42:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb44:	f3ef 8310 	mrs	r3, PRIMASK
 800cb48:	60fb      	str	r3, [r7, #12]
  return(result);
 800cb4a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cb4c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800cb4e:	b672      	cpsid	i
}
 800cb50:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	687a      	ldr	r2, [r7, #4]
 800cb58:	429a      	cmp	r2, r3
 800cb5a:	d102      	bne.n	800cb62 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800cb5c:	2301      	movs	r3, #1
 800cb5e:	75fb      	strb	r3, [r7, #23]
 800cb60:	e001      	b.n	800cb66 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800cb62:	2300      	movs	r3, #0
 800cb64:	75fb      	strb	r3, [r7, #23]
 800cb66:	693b      	ldr	r3, [r7, #16]
 800cb68:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	f383 8810 	msr	PRIMASK, r3
}
 800cb70:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800cb72:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb74:	4618      	mov	r0, r3
 800cb76:	371c      	adds	r7, #28
 800cb78:	46bd      	mov	sp, r7
 800cb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb7e:	4770      	bx	lr

0800cb80 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800cb80:	b480      	push	{r7}
 800cb82:	b087      	sub	sp, #28
 800cb84:	af00      	add	r7, sp, #0
 800cb86:	6078      	str	r0, [r7, #4]
 800cb88:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cb8a:	f3ef 8310 	mrs	r3, PRIMASK
 800cb8e:	60fb      	str	r3, [r7, #12]
  return(result);
 800cb90:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cb92:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cb94:	b672      	cpsid	i
}
 800cb96:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681a      	ldr	r2, [r3, #0]
 800cb9c:	683b      	ldr	r3, [r7, #0]
 800cb9e:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800cba0:	683b      	ldr	r3, [r7, #0]
 800cba2:	687a      	ldr	r2, [r7, #4]
 800cba4:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	683a      	ldr	r2, [r7, #0]
 800cbaa:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800cbac:	683b      	ldr	r3, [r7, #0]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	683a      	ldr	r2, [r7, #0]
 800cbb2:	605a      	str	r2, [r3, #4]
 800cbb4:	697b      	ldr	r3, [r7, #20]
 800cbb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cbb8:	693b      	ldr	r3, [r7, #16]
 800cbba:	f383 8810 	msr	PRIMASK, r3
}
 800cbbe:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cbc0:	bf00      	nop
 800cbc2:	371c      	adds	r7, #28
 800cbc4:	46bd      	mov	sp, r7
 800cbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbca:	4770      	bx	lr

0800cbcc <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800cbcc:	b480      	push	{r7}
 800cbce:	b087      	sub	sp, #28
 800cbd0:	af00      	add	r7, sp, #0
 800cbd2:	6078      	str	r0, [r7, #4]
 800cbd4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cbd6:	f3ef 8310 	mrs	r3, PRIMASK
 800cbda:	60fb      	str	r3, [r7, #12]
  return(result);
 800cbdc:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cbde:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cbe0:	b672      	cpsid	i
}
 800cbe2:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800cbe4:	683b      	ldr	r3, [r7, #0]
 800cbe6:	687a      	ldr	r2, [r7, #4]
 800cbe8:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	685a      	ldr	r2, [r3, #4]
 800cbee:	683b      	ldr	r3, [r7, #0]
 800cbf0:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	683a      	ldr	r2, [r7, #0]
 800cbf6:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800cbf8:	683b      	ldr	r3, [r7, #0]
 800cbfa:	685b      	ldr	r3, [r3, #4]
 800cbfc:	683a      	ldr	r2, [r7, #0]
 800cbfe:	601a      	str	r2, [r3, #0]
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	f383 8810 	msr	PRIMASK, r3
}
 800cc0a:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cc0c:	bf00      	nop
 800cc0e:	371c      	adds	r7, #28
 800cc10:	46bd      	mov	sp, r7
 800cc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc16:	4770      	bx	lr

0800cc18 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800cc18:	b480      	push	{r7}
 800cc1a:	b087      	sub	sp, #28
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc20:	f3ef 8310 	mrs	r3, PRIMASK
 800cc24:	60fb      	str	r3, [r7, #12]
  return(result);
 800cc26:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cc28:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cc2a:	b672      	cpsid	i
}
 800cc2c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	685b      	ldr	r3, [r3, #4]
 800cc32:	687a      	ldr	r2, [r7, #4]
 800cc34:	6812      	ldr	r2, [r2, #0]
 800cc36:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	687a      	ldr	r2, [r7, #4]
 800cc3e:	6852      	ldr	r2, [r2, #4]
 800cc40:	605a      	str	r2, [r3, #4]
 800cc42:	697b      	ldr	r3, [r7, #20]
 800cc44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc46:	693b      	ldr	r3, [r7, #16]
 800cc48:	f383 8810 	msr	PRIMASK, r3
}
 800cc4c:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cc4e:	bf00      	nop
 800cc50:	371c      	adds	r7, #28
 800cc52:	46bd      	mov	sp, r7
 800cc54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc58:	4770      	bx	lr

0800cc5a <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800cc5a:	b580      	push	{r7, lr}
 800cc5c:	b086      	sub	sp, #24
 800cc5e:	af00      	add	r7, sp, #0
 800cc60:	6078      	str	r0, [r7, #4]
 800cc62:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800cc64:	f3ef 8310 	mrs	r3, PRIMASK
 800cc68:	60fb      	str	r3, [r7, #12]
  return(result);
 800cc6a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800cc6c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800cc6e:	b672      	cpsid	i
}
 800cc70:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681a      	ldr	r2, [r3, #0]
 800cc76:	683b      	ldr	r3, [r7, #0]
 800cc78:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	681b      	ldr	r3, [r3, #0]
 800cc7e:	4618      	mov	r0, r3
 800cc80:	f7ff ffca 	bl	800cc18 <LST_remove_node>
 800cc84:	697b      	ldr	r3, [r7, #20]
 800cc86:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800cc88:	693b      	ldr	r3, [r7, #16]
 800cc8a:	f383 8810 	msr	PRIMASK, r3
}
 800cc8e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800cc90:	bf00      	nop
 800cc92:	3718      	adds	r7, #24
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}

0800cc98 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800cc98:	b480      	push	{r7}
 800cc9a:	b085      	sub	sp, #20
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	60f8      	str	r0, [r7, #12]
 800cca0:	60b9      	str	r1, [r7, #8]
 800cca2:	607a      	str	r2, [r7, #4]
 800cca4:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800cca6:	68fb      	ldr	r3, [r7, #12]
 800cca8:	68ba      	ldr	r2, [r7, #8]
 800ccaa:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	2200      	movs	r2, #0
 800ccb0:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	2200      	movs	r2, #0
 800ccc2:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	687a      	ldr	r2, [r7, #4]
 800ccc8:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	887a      	ldrh	r2, [r7, #2]
 800ccce:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	7e3a      	ldrb	r2, [r7, #24]
 800ccd4:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800ccd6:	7e3b      	ldrb	r3, [r7, #24]
 800ccd8:	f003 0302 	and.w	r3, r3, #2
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d006      	beq.n	800ccee <CircularQueue_Init+0x56>
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	891b      	ldrh	r3, [r3, #8]
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d002      	beq.n	800ccee <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800cce8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ccec:	e000      	b.n	800ccf0 <CircularQueue_Init+0x58>
  }
  return 0;
 800ccee:	2300      	movs	r3, #0
}
 800ccf0:	4618      	mov	r0, r3
 800ccf2:	3714      	adds	r7, #20
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfa:	4770      	bx	lr

0800ccfc <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b08e      	sub	sp, #56	; 0x38
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	60f8      	str	r0, [r7, #12]
 800cd04:	60b9      	str	r1, [r7, #8]
 800cd06:	603b      	str	r3, [r7, #0]
 800cd08:	4613      	mov	r3, r2
 800cd0a:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800cd0c:	2300      	movs	r3, #0
 800cd0e:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800cd10:	2300      	movs	r3, #0
 800cd12:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size elemenet (q->elementsize == 0) */
 800cd14:	2300      	movs	r3, #0
 800cd16:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800cd18:	2300      	movs	r3, #0
 800cd1a:	62bb      	str	r3, [r7, #40]	; 0x28
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800cd20:	2300      	movs	r3, #0
 800cd22:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicat size of parta of elemenet that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800cd24:	2300      	movs	r3, #0
 800cd26:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	891b      	ldrh	r3, [r3, #8]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d101      	bne.n	800cd34 <CircularQueue_Add+0x38>
 800cd30:	2302      	movs	r3, #2
 800cd32:	e000      	b.n	800cd36 <CircularQueue_Add+0x3a>
 800cd34:	2300      	movs	r3, #0
 800cd36:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	695b      	ldr	r3, [r3, #20]
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d02a      	beq.n	800cd96 <CircularQueue_Add+0x9a>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	891b      	ldrh	r3, [r3, #8]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d123      	bne.n	800cd90 <CircularQueue_Add+0x94>
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	681a      	ldr	r2, [r3, #0]
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	691b      	ldr	r3, [r3, #16]
 800cd50:	4413      	add	r3, r2
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	b29a      	uxth	r2, r3
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	6819      	ldr	r1, [r3, #0]
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	691b      	ldr	r3, [r3, #16]
 800cd5e:	1c58      	adds	r0, r3, #1
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	685b      	ldr	r3, [r3, #4]
 800cd64:	4298      	cmp	r0, r3
 800cd66:	d306      	bcc.n	800cd76 <CircularQueue_Add+0x7a>
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	6918      	ldr	r0, [r3, #16]
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	685b      	ldr	r3, [r3, #4]
 800cd70:	1ac3      	subs	r3, r0, r3
 800cd72:	3301      	adds	r3, #1
 800cd74:	e002      	b.n	800cd7c <CircularQueue_Add+0x80>
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	691b      	ldr	r3, [r3, #16]
 800cd7a:	3301      	adds	r3, #1
 800cd7c:	440b      	add	r3, r1
 800cd7e:	781b      	ldrb	r3, [r3, #0]
 800cd80:	b29b      	uxth	r3, r3
 800cd82:	021b      	lsls	r3, r3, #8
 800cd84:	b29b      	uxth	r3, r3
 800cd86:	4413      	add	r3, r2
 800cd88:	b29b      	uxth	r3, r3
 800cd8a:	3302      	adds	r3, #2
 800cd8c:	b29b      	uxth	r3, r3
 800cd8e:	e001      	b.n	800cd94 <CircularQueue_Add+0x98>
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	891b      	ldrh	r3, [r3, #8]
 800cd94:	86fb      	strh	r3, [r7, #54]	; 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	891b      	ldrh	r3, [r3, #8]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d002      	beq.n	800cda4 <CircularQueue_Add+0xa8>
  {
    elementSize = q->elementSize;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	891b      	ldrh	r3, [r3, #8]
 800cda2:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	691a      	ldr	r2, [r3, #16]
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	68db      	ldr	r3, [r3, #12]
 800cdac:	429a      	cmp	r2, r3
 800cdae:	d307      	bcc.n	800cdc0 <CircularQueue_Add+0xc4>
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	685a      	ldr	r2, [r3, #4]
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	6919      	ldr	r1, [r3, #16]
 800cdb8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800cdba:	440b      	add	r3, r1
 800cdbc:	1ad3      	subs	r3, r2, r3
 800cdbe:	e000      	b.n	800cdc2 <CircularQueue_Add+0xc6>
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800cdc4:	88fa      	ldrh	r2, [r7, #6]
 800cdc6:	7ffb      	ldrb	r3, [r7, #31]
 800cdc8:	4413      	add	r3, r2
 800cdca:	461a      	mov	r2, r3
 800cdcc:	683b      	ldr	r3, [r7, #0]
 800cdce:	fb02 f303 	mul.w	r3, r2, r3
 800cdd2:	69ba      	ldr	r2, [r7, #24]
 800cdd4:	429a      	cmp	r2, r3
 800cdd6:	d80b      	bhi.n	800cdf0 <CircularQueue_Add+0xf4>
 800cdd8:	88fa      	ldrh	r2, [r7, #6]
 800cdda:	7ffb      	ldrb	r3, [r7, #31]
 800cddc:	4413      	add	r3, r2
 800cdde:	461a      	mov	r2, r3
 800cde0:	69bb      	ldr	r3, [r7, #24]
 800cde2:	fbb3 f1f2 	udiv	r1, r3, r2
 800cde6:	fb01 f202 	mul.w	r2, r1, r2
 800cdea:	1a9b      	subs	r3, r3, r2
 800cdec:	b2db      	uxtb	r3, r3
 800cdee:	e000      	b.n	800cdf2 <CircularQueue_Add+0xf6>
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800cdf4:	7dfa      	ldrb	r2, [r7, #23]
 800cdf6:	7ffb      	ldrb	r3, [r7, #31]
 800cdf8:	429a      	cmp	r2, r3
 800cdfa:	bf8c      	ite	hi
 800cdfc:	2301      	movhi	r3, #1
 800cdfe:	2300      	movls	r3, #0
 800ce00:	b2db      	uxtb	r3, r3
 800ce02:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800ce04:	7fbb      	ldrb	r3, [r7, #30]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d008      	beq.n	800ce1c <CircularQueue_Add+0x120>
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	7f1b      	ldrb	r3, [r3, #28]
 800ce0e:	f003 0301 	and.w	r3, r3, #1
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d002      	beq.n	800ce1c <CircularQueue_Add+0x120>
 800ce16:	7dfb      	ldrb	r3, [r7, #23]
 800ce18:	b29b      	uxth	r3, r3
 800ce1a:	e000      	b.n	800ce1e <CircularQueue_Add+0x122>
 800ce1c:	8bbb      	ldrh	r3, [r7, #28]
 800ce1e:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800ce20:	7fbb      	ldrb	r3, [r7, #30]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d008      	beq.n	800ce38 <CircularQueue_Add+0x13c>
 800ce26:	68fb      	ldr	r3, [r7, #12]
 800ce28:	7f1b      	ldrb	r3, [r3, #28]
 800ce2a:	f003 0302 	and.w	r3, r3, #2
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d002      	beq.n	800ce38 <CircularQueue_Add+0x13c>
 800ce32:	7ffb      	ldrb	r3, [r7, #31]
 800ce34:	b29b      	uxth	r3, r3
 800ce36:	e000      	b.n	800ce3a <CircularQueue_Add+0x13e>
 800ce38:	8bbb      	ldrh	r3, [r7, #28]
 800ce3a:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800ce3c:	88fb      	ldrh	r3, [r7, #6]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	f000 817e 	beq.w	800d140 <CircularQueue_Add+0x444>
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	695a      	ldr	r2, [r3, #20]
 800ce48:	88f9      	ldrh	r1, [r7, #6]
 800ce4a:	7ffb      	ldrb	r3, [r7, #31]
 800ce4c:	440b      	add	r3, r1
 800ce4e:	4619      	mov	r1, r3
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	fb01 f303 	mul.w	r3, r1, r3
 800ce56:	441a      	add	r2, r3
 800ce58:	8bbb      	ldrh	r3, [r7, #28]
 800ce5a:	441a      	add	r2, r3
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	685b      	ldr	r3, [r3, #4]
 800ce60:	429a      	cmp	r2, r3
 800ce62:	f200 816d 	bhi.w	800d140 <CircularQueue_Add+0x444>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800ce66:	2300      	movs	r3, #0
 800ce68:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ce6a:	e14a      	b.n	800d102 <CircularQueue_Add+0x406>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	691a      	ldr	r2, [r3, #16]
 800ce70:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ce72:	441a      	add	r2, r3
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	685b      	ldr	r3, [r3, #4]
 800ce78:	429a      	cmp	r2, r3
 800ce7a:	d307      	bcc.n	800ce8c <CircularQueue_Add+0x190>
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	691a      	ldr	r2, [r3, #16]
 800ce80:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ce82:	441a      	add	r2, r3
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	685b      	ldr	r3, [r3, #4]
 800ce88:	1ad3      	subs	r3, r2, r3
 800ce8a:	e003      	b.n	800ce94 <CircularQueue_Add+0x198>
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	691a      	ldr	r2, [r3, #16]
 800ce90:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ce92:	4413      	add	r3, r2
 800ce94:	68fa      	ldr	r2, [r7, #12]
 800ce96:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	691b      	ldr	r3, [r3, #16]
 800ce9c:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* store the element  */
      /* store fisrt the element size if element size is varaible */
      if (q->elementSize == 0) 
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	891b      	ldrh	r3, [r3, #8]
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d130      	bne.n	800cf08 <CircularQueue_Add+0x20c>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	681a      	ldr	r2, [r3, #0]
 800ceaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceac:	1c59      	adds	r1, r3, #1
 800ceae:	6339      	str	r1, [r7, #48]	; 0x30
 800ceb0:	4413      	add	r3, r2
 800ceb2:	88fa      	ldrh	r2, [r7, #6]
 800ceb4:	b2d2      	uxtb	r2, r2
 800ceb6:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	685b      	ldr	r3, [r3, #4]
 800cebc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cebe:	429a      	cmp	r2, r3
 800cec0:	d304      	bcc.n	800cecc <CircularQueue_Add+0x1d0>
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	685b      	ldr	r3, [r3, #4]
 800cec6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cec8:	1ad3      	subs	r3, r2, r3
 800ceca:	e000      	b.n	800cece <CircularQueue_Add+0x1d2>
 800cecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cece:	633b      	str	r3, [r7, #48]	; 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800ced0:	88fb      	ldrh	r3, [r7, #6]
 800ced2:	0a1b      	lsrs	r3, r3, #8
 800ced4:	b298      	uxth	r0, r3
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	681a      	ldr	r2, [r3, #0]
 800ceda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cedc:	1c59      	adds	r1, r3, #1
 800cede:	6339      	str	r1, [r7, #48]	; 0x30
 800cee0:	4413      	add	r3, r2
 800cee2:	b2c2      	uxtb	r2, r0
 800cee4:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	685b      	ldr	r3, [r3, #4]
 800ceea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ceec:	429a      	cmp	r2, r3
 800ceee:	d304      	bcc.n	800cefa <CircularQueue_Add+0x1fe>
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	685b      	ldr	r3, [r3, #4]
 800cef4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cef6:	1ad3      	subs	r3, r2, r3
 800cef8:	e000      	b.n	800cefc <CircularQueue_Add+0x200>
 800cefa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cefc:	633b      	str	r3, [r7, #48]	; 0x30
        q->byteCount += 2;
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	695b      	ldr	r3, [r3, #20]
 800cf02:	1c9a      	adds	r2, r3, #2
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800cf08:	88fa      	ldrh	r2, [r7, #6]
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	6859      	ldr	r1, [r3, #4]
 800cf0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf10:	1acb      	subs	r3, r1, r3
 800cf12:	4293      	cmp	r3, r2
 800cf14:	bf28      	it	cs
 800cf16:	4613      	movcs	r3, r2
 800cf18:	62bb      	str	r3, [r7, #40]	; 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In thi case part of data will copied at the end of the buffer and the rest a the beggining */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800cf1a:	88fb      	ldrh	r3, [r7, #6]
 800cf1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf1e:	429a      	cmp	r2, r3
 800cf20:	d007      	beq.n	800cf32 <CircularQueue_Add+0x236>
 800cf22:	88fb      	ldrh	r3, [r7, #6]
 800cf24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf26:	429a      	cmp	r2, r3
 800cf28:	d225      	bcs.n	800cf76 <CircularQueue_Add+0x27a>
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	7f1b      	ldrb	r3, [r3, #28]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d121      	bne.n	800cf76 <CircularQueue_Add+0x27a>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	681a      	ldr	r2, [r3, #0]
 800cf36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf38:	18d0      	adds	r0, r2, r3
 800cf3a:	88fb      	ldrh	r3, [r7, #6]
 800cf3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cf3e:	fb02 f303 	mul.w	r3, r2, r3
 800cf42:	68ba      	ldr	r2, [r7, #8]
 800cf44:	4413      	add	r3, r2
 800cf46:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cf48:	4619      	mov	r1, r3
 800cf4a:	f001 fda3 	bl	800ea94 <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800cf4e:	68fb      	ldr	r3, [r7, #12]
 800cf50:	695a      	ldr	r2, [r3, #20]
 800cf52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf54:	441a      	add	r2, r3
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	633b      	str	r3, [r7, #48]	; 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800cf5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf60:	627b      	str	r3, [r7, #36]	; 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800cf62:	88fa      	ldrh	r2, [r7, #6]
 800cf64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf66:	1ad3      	subs	r3, r2, r3
 800cf68:	62bb      	str	r3, [r7, #40]	; 0x28
        /* set the current element Size, will be used to calaculate next last position at beggining of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800cf6a:	7ffb      	ldrb	r3, [r7, #31]
 800cf6c:	b29a      	uxth	r2, r3
 800cf6e:	88fb      	ldrh	r3, [r7, #6]
 800cf70:	4413      	add	r3, r2
 800cf72:	86fb      	strh	r3, [r7, #54]	; 0x36
 800cf74:	e0a4      	b.n	800d0c0 <CircularQueue_Add+0x3c4>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800cf76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf78:	2b00      	cmp	r3, #0
 800cf7a:	f000 80a1 	beq.w	800d0c0 <CircularQueue_Add+0x3c4>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	7f1b      	ldrb	r3, [r3, #28]
 800cf82:	f003 0301 	and.w	r3, r3, #1
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d03a      	beq.n	800d000 <CircularQueue_Add+0x304>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	891b      	ldrh	r3, [r3, #8]
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d10d      	bne.n	800cfae <CircularQueue_Add+0x2b2>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	681a      	ldr	r2, [r3, #0]
 800cf96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf98:	3b02      	subs	r3, #2
 800cf9a:	4413      	add	r3, r2
 800cf9c:	22ff      	movs	r2, #255	; 0xff
 800cf9e:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	681a      	ldr	r2, [r3, #0]
 800cfa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfa6:	3b01      	subs	r3, #1
 800cfa8:	4413      	add	r3, r2
 800cfaa:	22ff      	movs	r2, #255	; 0xff
 800cfac:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	695a      	ldr	r2, [r3, #20]
 800cfb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfb4:	441a      	add	r2, r3
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800cfba:	2300      	movs	r3, #0
 800cfbc:	627b      	str	r3, [r7, #36]	; 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800cfbe:	88fb      	ldrh	r3, [r7, #6]
 800cfc0:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	633b      	str	r3, [r7, #48]	; 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	891b      	ldrh	r3, [r3, #8]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d16f      	bne.n	800d0ae <CircularQueue_Add+0x3b2>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	681a      	ldr	r2, [r3, #0]
 800cfd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfd4:	1c59      	adds	r1, r3, #1
 800cfd6:	6339      	str	r1, [r7, #48]	; 0x30
 800cfd8:	4413      	add	r3, r2
 800cfda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cfdc:	b2d2      	uxtb	r2, r2
 800cfde:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800cfe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfe2:	0a18      	lsrs	r0, r3, #8
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	681a      	ldr	r2, [r3, #0]
 800cfe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfea:	1c59      	adds	r1, r3, #1
 800cfec:	6339      	str	r1, [r7, #48]	; 0x30
 800cfee:	4413      	add	r3, r2
 800cff0:	b2c2      	uxtb	r2, r0
 800cff2:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	695b      	ldr	r3, [r3, #20]
 800cff8:	1c9a      	adds	r2, r3, #2
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	615a      	str	r2, [r3, #20]
 800cffe:	e056      	b.n	800d0ae <CircularQueue_Add+0x3b2>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	7f1b      	ldrb	r3, [r3, #28]
 800d004:	f003 0302 	and.w	r3, r3, #2
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d050      	beq.n	800d0ae <CircularQueue_Add+0x3b2>
        {
          if (q->elementSize == 0)
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	891b      	ldrh	r3, [r3, #8]
 800d010:	2b00      	cmp	r3, #0
 800d012:	d14a      	bne.n	800d0aa <CircularQueue_Add+0x3ae>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	681a      	ldr	r2, [r3, #0]
 800d018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d01a:	3b02      	subs	r3, #2
 800d01c:	4413      	add	r3, r2
 800d01e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d020:	b2d2      	uxtb	r2, r2
 800d022:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800d024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d026:	0a19      	lsrs	r1, r3, #8
 800d028:	68fb      	ldr	r3, [r7, #12]
 800d02a:	681a      	ldr	r2, [r3, #0]
 800d02c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d02e:	3b01      	subs	r3, #1
 800d030:	4413      	add	r3, r2
 800d032:	b2ca      	uxtb	r2, r1
 800d034:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	681a      	ldr	r2, [r3, #0]
 800d03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d03c:	18d0      	adds	r0, r2, r3
 800d03e:	88fb      	ldrh	r3, [r7, #6]
 800d040:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d042:	fb02 f303 	mul.w	r3, r2, r3
 800d046:	68ba      	ldr	r2, [r7, #8]
 800d048:	4413      	add	r3, r2
 800d04a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d04c:	4619      	mov	r1, r3
 800d04e:	f001 fd21 	bl	800ea94 <memcpy>
             q->byteCount += NbBytesToCopy; 
 800d052:	68fb      	ldr	r3, [r7, #12]
 800d054:	695a      	ldr	r2, [r3, #20]
 800d056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d058:	441a      	add	r2, r3
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800d05e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d060:	627b      	str	r3, [r7, #36]	; 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800d062:	88fa      	ldrh	r2, [r7, #6]
 800d064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d066:	1ad3      	subs	r3, r2, r3
 800d068:	62bb      	str	r3, [r7, #40]	; 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	699b      	ldr	r3, [r3, #24]
 800d06e:	1c5a      	adds	r2, r3, #1
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800d074:	2300      	movs	r3, #0
 800d076:	633b      	str	r3, [r7, #48]	; 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	681a      	ldr	r2, [r3, #0]
 800d07c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d07e:	1c59      	adds	r1, r3, #1
 800d080:	6339      	str	r1, [r7, #48]	; 0x30
 800d082:	4413      	add	r3, r2
 800d084:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d086:	b2d2      	uxtb	r2, r2
 800d088:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800d08a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d08c:	0a18      	lsrs	r0, r3, #8
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	681a      	ldr	r2, [r3, #0]
 800d092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d094:	1c59      	adds	r1, r3, #1
 800d096:	6339      	str	r1, [r7, #48]	; 0x30
 800d098:	4413      	add	r3, r2
 800d09a:	b2c2      	uxtb	r2, r0
 800d09c:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	695b      	ldr	r3, [r3, #20]
 800d0a2:	1c9a      	adds	r2, r3, #2
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	615a      	str	r2, [r3, #20]
 800d0a8:	e001      	b.n	800d0ae <CircularQueue_Add+0x3b2>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800d0aa:	2300      	movs	r3, #0
 800d0ac:	e049      	b.n	800d142 <CircularQueue_Add+0x446>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800d0ae:	7ffb      	ldrb	r3, [r7, #31]
 800d0b0:	b29a      	uxth	r2, r3
 800d0b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0b4:	b29b      	uxth	r3, r3
 800d0b6:	4413      	add	r3, r2
 800d0b8:	86fb      	strh	r3, [r7, #54]	; 0x36
        q->last = 0;        
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	2200      	movs	r2, #0
 800d0be:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaning byte to copy */
      if (NbBytesToCopy)      
 800d0c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d015      	beq.n	800d0f2 <CircularQueue_Add+0x3f6>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	681a      	ldr	r2, [r3, #0]
 800d0ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0cc:	18d0      	adds	r0, r2, r3
 800d0ce:	88fb      	ldrh	r3, [r7, #6]
 800d0d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d0d2:	fb03 f202 	mul.w	r2, r3, r2
 800d0d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0d8:	4413      	add	r3, r2
 800d0da:	68ba      	ldr	r2, [r7, #8]
 800d0dc:	4413      	add	r3, r2
 800d0de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d0e0:	4619      	mov	r1, r3
 800d0e2:	f001 fcd7 	bl	800ea94 <memcpy>
        q->byteCount += NbBytesToCopy;
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	695a      	ldr	r2, [r3, #20]
 800d0ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ec:	441a      	add	r2, r3
 800d0ee:	68fb      	ldr	r3, [r7, #12]
 800d0f0:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	699b      	ldr	r3, [r3, #24]
 800d0f6:	1c5a      	adds	r2, r3, #1
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800d0fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0fe:	3301      	adds	r3, #1
 800d100:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d102:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	429a      	cmp	r2, r3
 800d108:	f4ff aeb0 	bcc.w	800ce6c <CircularQueue_Add+0x170>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	681a      	ldr	r2, [r3, #0]
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	6919      	ldr	r1, [r3, #16]
 800d114:	7ffb      	ldrb	r3, [r7, #31]
 800d116:	4419      	add	r1, r3
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	685b      	ldr	r3, [r3, #4]
 800d11c:	4299      	cmp	r1, r3
 800d11e:	d307      	bcc.n	800d130 <CircularQueue_Add+0x434>
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	6919      	ldr	r1, [r3, #16]
 800d124:	7ffb      	ldrb	r3, [r7, #31]
 800d126:	4419      	add	r1, r3
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	685b      	ldr	r3, [r3, #4]
 800d12c:	1acb      	subs	r3, r1, r3
 800d12e:	e003      	b.n	800d138 <CircularQueue_Add+0x43c>
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	6919      	ldr	r1, [r3, #16]
 800d134:	7ffb      	ldrb	r3, [r7, #31]
 800d136:	440b      	add	r3, r1
 800d138:	4413      	add	r3, r2
 800d13a:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800d13c:	6a3b      	ldr	r3, [r7, #32]
 800d13e:	e000      	b.n	800d142 <CircularQueue_Add+0x446>
    return NULL;
 800d140:	2300      	movs	r3, #0
}
 800d142:	4618      	mov	r0, r3
 800d144:	3738      	adds	r7, #56	; 0x38
 800d146:	46bd      	mov	sp, r7
 800d148:	bd80      	pop	{r7, pc}

0800d14a <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800d14a:	b480      	push	{r7}
 800d14c:	b085      	sub	sp, #20
 800d14e:	af00      	add	r7, sp, #0
 800d150:	6078      	str	r0, [r7, #4]
 800d152:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800d154:	2300      	movs	r3, #0
 800d156:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800d158:	2300      	movs	r3, #0
 800d15a:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	891b      	ldrh	r3, [r3, #8]
 800d160:	2b00      	cmp	r3, #0
 800d162:	d101      	bne.n	800d168 <CircularQueue_Remove+0x1e>
 800d164:	2302      	movs	r3, #2
 800d166:	e000      	b.n	800d16a <CircularQueue_Remove+0x20>
 800d168:	2300      	movs	r3, #0
 800d16a:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800d16c:	2300      	movs	r3, #0
 800d16e:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	695b      	ldr	r3, [r3, #20]
 800d174:	2b00      	cmp	r3, #0
 800d176:	f000 80cc 	beq.w	800d312 <CircularQueue_Remove+0x1c8>
  {
    /* retreive element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	891b      	ldrh	r3, [r3, #8]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d121      	bne.n	800d1c6 <CircularQueue_Remove+0x7c>
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681a      	ldr	r2, [r3, #0]
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	68db      	ldr	r3, [r3, #12]
 800d18a:	4413      	add	r3, r2
 800d18c:	781b      	ldrb	r3, [r3, #0]
 800d18e:	b29a      	uxth	r2, r3
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	6819      	ldr	r1, [r3, #0]
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	68db      	ldr	r3, [r3, #12]
 800d198:	1c58      	adds	r0, r3, #1
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	685b      	ldr	r3, [r3, #4]
 800d19e:	4298      	cmp	r0, r3
 800d1a0:	d306      	bcc.n	800d1b0 <CircularQueue_Remove+0x66>
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	68d8      	ldr	r0, [r3, #12]
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	685b      	ldr	r3, [r3, #4]
 800d1aa:	1ac3      	subs	r3, r0, r3
 800d1ac:	3301      	adds	r3, #1
 800d1ae:	e002      	b.n	800d1b6 <CircularQueue_Remove+0x6c>
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	68db      	ldr	r3, [r3, #12]
 800d1b4:	3301      	adds	r3, #1
 800d1b6:	440b      	add	r3, r1
 800d1b8:	781b      	ldrb	r3, [r3, #0]
 800d1ba:	b29b      	uxth	r3, r3
 800d1bc:	021b      	lsls	r3, r3, #8
 800d1be:	b29b      	uxth	r3, r3
 800d1c0:	4413      	add	r3, r2
 800d1c2:	b29b      	uxth	r3, r3
 800d1c4:	e001      	b.n	800d1ca <CircularQueue_Remove+0x80>
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	891b      	ldrh	r3, [r3, #8]
 800d1ca:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	7f1b      	ldrb	r3, [r3, #28]
 800d1d0:	f003 0301 	and.w	r3, r3, #1
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d057      	beq.n	800d288 <CircularQueue_Remove+0x13e>
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	7f1b      	ldrb	r3, [r3, #28]
 800d1dc:	f003 0302 	and.w	r3, r3, #2
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	d151      	bne.n	800d288 <CircularQueue_Remove+0x13e>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800d1e4:	897b      	ldrh	r3, [r7, #10]
 800d1e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d1ea:	4293      	cmp	r3, r2
 800d1ec:	d103      	bne.n	800d1f6 <CircularQueue_Remove+0xac>
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	891b      	ldrh	r3, [r3, #8]
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d012      	beq.n	800d21c <CircularQueue_Remove+0xd2>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	68da      	ldr	r2, [r3, #12]
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800d1fe:	429a      	cmp	r2, r3
 800d200:	d942      	bls.n	800d288 <CircularQueue_Remove+0x13e>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	891b      	ldrh	r3, [r3, #8]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d03e      	beq.n	800d288 <CircularQueue_Remove+0x13e>
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	685a      	ldr	r2, [r3, #4]
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	68db      	ldr	r3, [r3, #12]
 800d212:	1ad3      	subs	r3, r2, r3
 800d214:	687a      	ldr	r2, [r7, #4]
 800d216:	8912      	ldrh	r2, [r2, #8]
 800d218:	4293      	cmp	r3, r2
 800d21a:	d235      	bcs.n	800d288 <CircularQueue_Remove+0x13e>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	695a      	ldr	r2, [r3, #20]
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	68d9      	ldr	r1, [r3, #12]
 800d224:	687b      	ldr	r3, [r7, #4]
 800d226:	685b      	ldr	r3, [r3, #4]
 800d228:	1acb      	subs	r3, r1, r3
 800d22a:	441a      	add	r2, r3
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	2200      	movs	r2, #0
 800d234:	60da      	str	r2, [r3, #12]
          /* retrieve the rigth size after the wrap [if varaible size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	891b      	ldrh	r3, [r3, #8]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d121      	bne.n	800d282 <CircularQueue_Remove+0x138>
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681a      	ldr	r2, [r3, #0]
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	68db      	ldr	r3, [r3, #12]
 800d246:	4413      	add	r3, r2
 800d248:	781b      	ldrb	r3, [r3, #0]
 800d24a:	b29a      	uxth	r2, r3
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	6819      	ldr	r1, [r3, #0]
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	68db      	ldr	r3, [r3, #12]
 800d254:	1c58      	adds	r0, r3, #1
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	685b      	ldr	r3, [r3, #4]
 800d25a:	4298      	cmp	r0, r3
 800d25c:	d306      	bcc.n	800d26c <CircularQueue_Remove+0x122>
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	68d8      	ldr	r0, [r3, #12]
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	685b      	ldr	r3, [r3, #4]
 800d266:	1ac3      	subs	r3, r0, r3
 800d268:	3301      	adds	r3, #1
 800d26a:	e002      	b.n	800d272 <CircularQueue_Remove+0x128>
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	68db      	ldr	r3, [r3, #12]
 800d270:	3301      	adds	r3, #1
 800d272:	440b      	add	r3, r1
 800d274:	781b      	ldrb	r3, [r3, #0]
 800d276:	b29b      	uxth	r3, r3
 800d278:	021b      	lsls	r3, r3, #8
 800d27a:	b29b      	uxth	r3, r3
 800d27c:	4413      	add	r3, r2
 800d27e:	b29b      	uxth	r3, r3
 800d280:	e001      	b.n	800d286 <CircularQueue_Remove+0x13c>
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	891b      	ldrh	r3, [r3, #8]
 800d286:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retreive element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681a      	ldr	r2, [r3, #0]
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	68d9      	ldr	r1, [r3, #12]
 800d290:	7a7b      	ldrb	r3, [r7, #9]
 800d292:	4419      	add	r1, r3
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	685b      	ldr	r3, [r3, #4]
 800d298:	4299      	cmp	r1, r3
 800d29a:	d307      	bcc.n	800d2ac <CircularQueue_Remove+0x162>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	68d9      	ldr	r1, [r3, #12]
 800d2a0:	7a7b      	ldrb	r3, [r7, #9]
 800d2a2:	4419      	add	r1, r3
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	685b      	ldr	r3, [r3, #4]
 800d2a8:	1acb      	subs	r3, r1, r3
 800d2aa:	e003      	b.n	800d2b4 <CircularQueue_Remove+0x16a>
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	68d9      	ldr	r1, [r3, #12]
 800d2b0:	7a7b      	ldrb	r3, [r7, #9]
 800d2b2:	440b      	add	r3, r1
 800d2b4:	4413      	add	r3, r2
 800d2b6:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	695b      	ldr	r3, [r3, #20]
 800d2bc:	8979      	ldrh	r1, [r7, #10]
 800d2be:	7a7a      	ldrb	r2, [r7, #9]
 800d2c0:	440a      	add	r2, r1
 800d2c2:	1a9a      	subs	r2, r3, r2
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	695b      	ldr	r3, [r3, #20]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d01b      	beq.n	800d308 <CircularQueue_Remove+0x1be>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	68da      	ldr	r2, [r3, #12]
 800d2d4:	897b      	ldrh	r3, [r7, #10]
 800d2d6:	441a      	add	r2, r3
 800d2d8:	7a7b      	ldrb	r3, [r7, #9]
 800d2da:	441a      	add	r2, r3
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	685b      	ldr	r3, [r3, #4]
 800d2e0:	429a      	cmp	r2, r3
 800d2e2:	d309      	bcc.n	800d2f8 <CircularQueue_Remove+0x1ae>
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	68da      	ldr	r2, [r3, #12]
 800d2e8:	897b      	ldrh	r3, [r7, #10]
 800d2ea:	441a      	add	r2, r3
 800d2ec:	7a7b      	ldrb	r3, [r7, #9]
 800d2ee:	441a      	add	r2, r3
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	685b      	ldr	r3, [r3, #4]
 800d2f4:	1ad3      	subs	r3, r2, r3
 800d2f6:	e005      	b.n	800d304 <CircularQueue_Remove+0x1ba>
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	68da      	ldr	r2, [r3, #12]
 800d2fc:	897b      	ldrh	r3, [r7, #10]
 800d2fe:	441a      	add	r2, r3
 800d300:	7a7b      	ldrb	r3, [r7, #9]
 800d302:	4413      	add	r3, r2
 800d304:	687a      	ldr	r2, [r7, #4]
 800d306:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	699b      	ldr	r3, [r3, #24]
 800d30c:	1e5a      	subs	r2, r3, #1
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800d312:	683b      	ldr	r3, [r7, #0]
 800d314:	2b00      	cmp	r3, #0
 800d316:	d002      	beq.n	800d31e <CircularQueue_Remove+0x1d4>
  {
    *elementSize = eltSize;
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	897a      	ldrh	r2, [r7, #10]
 800d31c:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800d31e:	68fb      	ldr	r3, [r7, #12]
}
 800d320:	4618      	mov	r0, r3
 800d322:	3714      	adds	r7, #20
 800d324:	46bd      	mov	sp, r7
 800d326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32a:	4770      	bx	lr

0800d32c <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800d32c:	b480      	push	{r7}
 800d32e:	b087      	sub	sp, #28
 800d330:	af00      	add	r7, sp, #0
 800d332:	6078      	str	r0, [r7, #4]
 800d334:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800d336:	2300      	movs	r3, #0
 800d338:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800d33a:	2300      	movs	r3, #0
 800d33c:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	891b      	ldrh	r3, [r3, #8]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d101      	bne.n	800d34a <CircularQueue_Sense+0x1e>
 800d346:	2302      	movs	r3, #2
 800d348:	e000      	b.n	800d34c <CircularQueue_Sense+0x20>
 800d34a:	2300      	movs	r3, #0
 800d34c:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800d34e:	2300      	movs	r3, #0
 800d350:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800d352:	2300      	movs	r3, #0
 800d354:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	695b      	ldr	r3, [r3, #20]
 800d35a:	2b00      	cmp	r3, #0
 800d35c:	f000 8090 	beq.w	800d480 <CircularQueue_Sense+0x154>
  {
    FirstElemetPos = q->first;
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	68db      	ldr	r3, [r3, #12]
 800d364:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	891b      	ldrh	r3, [r3, #8]
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d121      	bne.n	800d3b2 <CircularQueue_Sense+0x86>
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681a      	ldr	r2, [r3, #0]
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	68db      	ldr	r3, [r3, #12]
 800d376:	4413      	add	r3, r2
 800d378:	781b      	ldrb	r3, [r3, #0]
 800d37a:	b29a      	uxth	r2, r3
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	6819      	ldr	r1, [r3, #0]
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	68db      	ldr	r3, [r3, #12]
 800d384:	1c58      	adds	r0, r3, #1
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	685b      	ldr	r3, [r3, #4]
 800d38a:	4298      	cmp	r0, r3
 800d38c:	d306      	bcc.n	800d39c <CircularQueue_Sense+0x70>
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	68d8      	ldr	r0, [r3, #12]
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	685b      	ldr	r3, [r3, #4]
 800d396:	1ac3      	subs	r3, r0, r3
 800d398:	3301      	adds	r3, #1
 800d39a:	e002      	b.n	800d3a2 <CircularQueue_Sense+0x76>
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	68db      	ldr	r3, [r3, #12]
 800d3a0:	3301      	adds	r3, #1
 800d3a2:	440b      	add	r3, r1
 800d3a4:	781b      	ldrb	r3, [r3, #0]
 800d3a6:	b29b      	uxth	r3, r3
 800d3a8:	021b      	lsls	r3, r3, #8
 800d3aa:	b29b      	uxth	r3, r3
 800d3ac:	4413      	add	r3, r2
 800d3ae:	b29b      	uxth	r3, r3
 800d3b0:	e001      	b.n	800d3b6 <CircularQueue_Sense+0x8a>
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	891b      	ldrh	r3, [r3, #8]
 800d3b6:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	7f1b      	ldrb	r3, [r3, #28]
 800d3bc:	f003 0301 	and.w	r3, r3, #1
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d048      	beq.n	800d456 <CircularQueue_Sense+0x12a>
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	7f1b      	ldrb	r3, [r3, #28]
 800d3c8:	f003 0302 	and.w	r3, r3, #2
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d142      	bne.n	800d456 <CircularQueue_Sense+0x12a>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800d3d0:	8a7b      	ldrh	r3, [r7, #18]
 800d3d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	d103      	bne.n	800d3e2 <CircularQueue_Sense+0xb6>
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	891b      	ldrh	r3, [r3, #8]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d012      	beq.n	800d408 <CircularQueue_Sense+0xdc>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	68da      	ldr	r2, [r3, #12]
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800d3ea:	429a      	cmp	r2, r3
 800d3ec:	d933      	bls.n	800d456 <CircularQueue_Sense+0x12a>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	891b      	ldrh	r3, [r3, #8]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d02f      	beq.n	800d456 <CircularQueue_Sense+0x12a>
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	685a      	ldr	r2, [r3, #4]
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	68db      	ldr	r3, [r3, #12]
 800d3fe:	1ad3      	subs	r3, r2, r3
 800d400:	687a      	ldr	r2, [r7, #4]
 800d402:	8912      	ldrh	r2, [r2, #8]
 800d404:	4293      	cmp	r3, r2
 800d406:	d226      	bcs.n	800d456 <CircularQueue_Sense+0x12a>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800d408:	2300      	movs	r3, #0
 800d40a:	60fb      	str	r3, [r7, #12]

        /* retrieve the rigth size after the wrap [if varaible size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	891b      	ldrh	r3, [r3, #8]
 800d410:	2b00      	cmp	r3, #0
 800d412:	d11d      	bne.n	800d450 <CircularQueue_Sense+0x124>
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	681a      	ldr	r2, [r3, #0]
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	4413      	add	r3, r2
 800d41c:	781b      	ldrb	r3, [r3, #0]
 800d41e:	b29a      	uxth	r2, r3
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	6819      	ldr	r1, [r3, #0]
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	1c58      	adds	r0, r3, #1
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	685b      	ldr	r3, [r3, #4]
 800d42c:	4298      	cmp	r0, r3
 800d42e:	d305      	bcc.n	800d43c <CircularQueue_Sense+0x110>
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	685b      	ldr	r3, [r3, #4]
 800d434:	68f8      	ldr	r0, [r7, #12]
 800d436:	1ac3      	subs	r3, r0, r3
 800d438:	3301      	adds	r3, #1
 800d43a:	e001      	b.n	800d440 <CircularQueue_Sense+0x114>
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	3301      	adds	r3, #1
 800d440:	440b      	add	r3, r1
 800d442:	781b      	ldrb	r3, [r3, #0]
 800d444:	b29b      	uxth	r3, r3
 800d446:	021b      	lsls	r3, r3, #8
 800d448:	b29b      	uxth	r3, r3
 800d44a:	4413      	add	r3, r2
 800d44c:	b29b      	uxth	r3, r3
 800d44e:	e001      	b.n	800d454 <CircularQueue_Sense+0x128>
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	891b      	ldrh	r3, [r3, #8]
 800d454:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	681a      	ldr	r2, [r3, #0]
 800d45a:	7af9      	ldrb	r1, [r7, #11]
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	4419      	add	r1, r3
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	685b      	ldr	r3, [r3, #4]
 800d464:	4299      	cmp	r1, r3
 800d466:	d306      	bcc.n	800d476 <CircularQueue_Sense+0x14a>
 800d468:	7af9      	ldrb	r1, [r7, #11]
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	4419      	add	r1, r3
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	685b      	ldr	r3, [r3, #4]
 800d472:	1acb      	subs	r3, r1, r3
 800d474:	e002      	b.n	800d47c <CircularQueue_Sense+0x150>
 800d476:	7af9      	ldrb	r1, [r7, #11]
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	440b      	add	r3, r1
 800d47c:	4413      	add	r3, r2
 800d47e:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800d480:	683b      	ldr	r3, [r7, #0]
 800d482:	2b00      	cmp	r3, #0
 800d484:	d002      	beq.n	800d48c <CircularQueue_Sense+0x160>
  {
    *elementSize = eltSize;
 800d486:	683b      	ldr	r3, [r7, #0]
 800d488:	8a7a      	ldrh	r2, [r7, #18]
 800d48a:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800d48c:	697b      	ldr	r3, [r7, #20]
}
 800d48e:	4618      	mov	r0, r3
 800d490:	371c      	adds	r7, #28
 800d492:	46bd      	mov	sp, r7
 800d494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d498:	4770      	bx	lr
	...

0800d49c <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800d49c:	b480      	push	{r7}
 800d49e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800d4a0:	4b03      	ldr	r3, [pc, #12]	; (800d4b0 <LL_FLASH_GetUDN+0x14>)
 800d4a2:	681b      	ldr	r3, [r3, #0]
}
 800d4a4:	4618      	mov	r0, r3
 800d4a6:	46bd      	mov	sp, r7
 800d4a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4ac:	4770      	bx	lr
 800d4ae:	bf00      	nop
 800d4b0:	1fff7580 	.word	0x1fff7580

0800d4b4 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800d4b4:	b480      	push	{r7}
 800d4b6:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800d4b8:	4b03      	ldr	r3, [pc, #12]	; (800d4c8 <LL_FLASH_GetDeviceID+0x14>)
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	b2db      	uxtb	r3, r3
}
 800d4be:	4618      	mov	r0, r3
 800d4c0:	46bd      	mov	sp, r7
 800d4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c6:	4770      	bx	lr
 800d4c8:	1fff7584 	.word	0x1fff7584

0800d4cc <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800d4cc:	b480      	push	{r7}
 800d4ce:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 800d4d0:	4b03      	ldr	r3, [pc, #12]	; (800d4e0 <LL_FLASH_GetSTCompanyID+0x14>)
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	0a1b      	lsrs	r3, r3, #8
}
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4de:	4770      	bx	lr
 800d4e0:	1fff7584 	.word	0x1fff7584

0800d4e4 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800d4e4:	b5b0      	push	{r4, r5, r7, lr}
 800d4e6:	b090      	sub	sp, #64	; 0x40
 800d4e8:	af00      	add	r7, sp, #0
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d4ea:	2392      	movs	r3, #146	; 0x92
 800d4ec:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */

  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800d4f0:	4b31      	ldr	r3, [pc, #196]	; (800d5b8 <APP_BLE_Init+0xd4>)
 800d4f2:	1d3c      	adds	r4, r7, #4
 800d4f4:	461d      	mov	r5, r3
 800d4f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d4f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d4fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d4fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d4fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d500:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d502:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d506:	c403      	stmia	r4!, {r0, r1}
 800d508:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800d50a:	f000 fa29 	bl	800d960 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800d50e:	2101      	movs	r1, #1
 800d510:	2002      	movs	r0, #2
 800d512:	f001 f827 	bl	800e564 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800d516:	4a29      	ldr	r2, [pc, #164]	; (800d5bc <APP_BLE_Init+0xd8>)
 800d518:	2100      	movs	r1, #0
 800d51a:	2002      	movs	r0, #2
 800d51c:	f001 f94e 	bl	800e7bc <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800d520:	1d3b      	adds	r3, r7, #4
 800d522:	4618      	mov	r0, r3
 800d524:	f7fe fc18 	bl	800bd58 <SHCI_C2_BLE_Init>
 800d528:	4603      	mov	r3, r0
 800d52a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  if (status != SHCI_Success)
 800d52e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800d532:	2b00      	cmp	r3, #0
 800d534:	d008      	beq.n	800d548 <APP_BLE_Init+0x64>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 800d536:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800d53a:	4619      	mov	r1, r3
 800d53c:	4820      	ldr	r0, [pc, #128]	; (800d5c0 <APP_BLE_Init+0xdc>)
 800d53e:	f001 ff29 	bl	800f394 <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800d542:	f7f6 f9b3 	bl	80038ac <Error_Handler>
 800d546:	e002      	b.n	800d54e <APP_BLE_Init+0x6a>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 800d548:	481e      	ldr	r0, [pc, #120]	; (800d5c4 <APP_BLE_Init+0xe0>)
 800d54a:	f001 ff23 	bl	800f394 <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800d54e:	f000 fa1d 	bl	800d98c <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800d552:	f7fe fb5b 	bl	800bc0c <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800d556:	4b1c      	ldr	r3, [pc, #112]	; (800d5c8 <APP_BLE_Init+0xe4>)
 800d558:	2200      	movs	r2, #0
 800d55a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800d55e:	4b1a      	ldr	r3, [pc, #104]	; (800d5c8 <APP_BLE_Init+0xe4>)
 800d560:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d564:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */

  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800d566:	4a19      	ldr	r2, [pc, #100]	; (800d5cc <APP_BLE_Init+0xe8>)
 800d568:	2100      	movs	r1, #0
 800d56a:	2001      	movs	r0, #1
 800d56c:	f001 f926 	bl	800e7bc <UTIL_SEQ_RegTask>

  /**
   * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
   */
#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 800d570:	2006      	movs	r0, #6
 800d572:	f7fe f9be 	bl	800b8f2 <aci_hal_set_radio_activity_mask>
 800d576:	4603      	mov	r3, r0
 800d578:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (ret != BLE_STATUS_SUCCESS)
 800d57c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d580:	2b00      	cmp	r3, #0
 800d582:	d006      	beq.n	800d592 <APP_BLE_Init+0xae>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 800d584:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d588:	4619      	mov	r1, r3
 800d58a:	4811      	ldr	r0, [pc, #68]	; (800d5d0 <APP_BLE_Init+0xec>)
 800d58c:	f001 ff02 	bl	800f394 <iprintf>
 800d590:	e002      	b.n	800d598 <APP_BLE_Init+0xb4>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 800d592:	4810      	ldr	r0, [pc, #64]	; (800d5d4 <APP_BLE_Init+0xf0>)
 800d594:	f001 fefe 	bl	800f394 <iprintf>
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize Custom Template Application
   */
  Custom_APP_Init();
 800d598:	f000 fcb3 	bl	800df02 <Custom_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800d59c:	4b0a      	ldr	r3, [pc, #40]	; (800d5c8 <APP_BLE_Init+0xe4>)
 800d59e:	2200      	movs	r2, #0
 800d5a0:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800d5a2:	4b09      	ldr	r3, [pc, #36]	; (800d5c8 <APP_BLE_Init+0xe4>)
 800d5a4:	2200      	movs	r2, #0
 800d5a6:	761a      	strb	r2, [r3, #24]

  /**
   * Start to Advertise to be connected by a Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800d5a8:	2001      	movs	r0, #1
 800d5aa:	f000 fb7d 	bl	800dca8 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

  /* USER CODE END APP_BLE_Init_2 */

  return;
 800d5ae:	bf00      	nop
}
 800d5b0:	3740      	adds	r7, #64	; 0x40
 800d5b2:	46bd      	mov	sp, r7
 800d5b4:	bdb0      	pop	{r4, r5, r7, pc}
 800d5b6:	bf00      	nop
 800d5b8:	08011e18 	.word	0x08011e18
 800d5bc:	0800bf75 	.word	0x0800bf75
 800d5c0:	08011d3c 	.word	0x08011d3c
 800d5c4:	08011d74 	.word	0x08011d74
 800d5c8:	20002204 	.word	0x20002204
 800d5cc:	0800ddd1 	.word	0x0800ddd1
 800d5d0:	08011d9c 	.word	0x08011d9c
 800d5d4:	08011de0 	.word	0x08011de0

0800d5d8 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 800d5d8:	b5b0      	push	{r4, r5, r7, lr}
 800d5da:	b08e      	sub	sp, #56	; 0x38
 800d5dc:	af04      	add	r7, sp, #16
 800d5de:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800d5e0:	2392      	movs	r3, #146	; 0x92
 800d5e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	3301      	adds	r3, #1
 800d5ea:	623b      	str	r3, [r7, #32]

  switch (p_event_pckt->evt)
 800d5ec:	6a3b      	ldr	r3, [r7, #32]
 800d5ee:	781b      	ldrb	r3, [r3, #0]
 800d5f0:	2bff      	cmp	r3, #255	; 0xff
 800d5f2:	f000 80d7 	beq.w	800d7a4 <SVCCTL_App_Notification+0x1cc>
 800d5f6:	2bff      	cmp	r3, #255	; 0xff
 800d5f8:	f300 81aa 	bgt.w	800d950 <SVCCTL_App_Notification+0x378>
 800d5fc:	2b05      	cmp	r3, #5
 800d5fe:	d002      	beq.n	800d606 <SVCCTL_App_Notification+0x2e>
 800d600:	2b3e      	cmp	r3, #62	; 0x3e
 800d602:	d02e      	beq.n	800d662 <SVCCTL_App_Notification+0x8a>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 800d604:	e1a4      	b.n	800d950 <SVCCTL_App_Notification+0x378>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 800d606:	6a3b      	ldr	r3, [r7, #32]
 800d608:	3302      	adds	r3, #2
 800d60a:	60bb      	str	r3, [r7, #8]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800d60c:	68bb      	ldr	r3, [r7, #8]
 800d60e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d612:	b29a      	uxth	r2, r3
 800d614:	4bb5      	ldr	r3, [pc, #724]	; (800d8ec <SVCCTL_App_Notification+0x314>)
 800d616:	8adb      	ldrh	r3, [r3, #22]
 800d618:	429a      	cmp	r2, r3
 800d61a:	d114      	bne.n	800d646 <SVCCTL_App_Notification+0x6e>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800d61c:	4bb3      	ldr	r3, [pc, #716]	; (800d8ec <SVCCTL_App_Notification+0x314>)
 800d61e:	2200      	movs	r2, #0
 800d620:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800d622:	4bb2      	ldr	r3, [pc, #712]	; (800d8ec <SVCCTL_App_Notification+0x314>)
 800d624:	2200      	movs	r2, #0
 800d626:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 800d62a:	48b1      	ldr	r0, [pc, #708]	; (800d8f0 <SVCCTL_App_Notification+0x318>)
 800d62c:	f001 ff4e 	bl	800f4cc <puts>
                    p_disconnection_complete_event->Connection_Handle,
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d636:	b29b      	uxth	r3, r3
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800d638:	4619      	mov	r1, r3
                    p_disconnection_complete_event->Reason);
 800d63a:	68bb      	ldr	r3, [r7, #8]
 800d63c:	78db      	ldrb	r3, [r3, #3]
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800d63e:	461a      	mov	r2, r3
 800d640:	48ac      	ldr	r0, [pc, #688]	; (800d8f4 <SVCCTL_App_Notification+0x31c>)
 800d642:	f001 fea7 	bl	800f394 <iprintf>
      Adv_Request(APP_BLE_FAST_ADV);
 800d646:	2001      	movs	r0, #1
 800d648:	f000 fb2e 	bl	800dca8 <Adv_Request>
      HandleNotification.Custom_Evt_Opcode = CUSTOM_DISCON_HANDLE_EVT;
 800d64c:	4baa      	ldr	r3, [pc, #680]	; (800d8f8 <SVCCTL_App_Notification+0x320>)
 800d64e:	2201      	movs	r2, #1
 800d650:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800d652:	4ba6      	ldr	r3, [pc, #664]	; (800d8ec <SVCCTL_App_Notification+0x314>)
 800d654:	8ada      	ldrh	r2, [r3, #22]
 800d656:	4ba8      	ldr	r3, [pc, #672]	; (800d8f8 <SVCCTL_App_Notification+0x320>)
 800d658:	805a      	strh	r2, [r3, #2]
      Custom_APP_Notification(&HandleNotification);
 800d65a:	48a7      	ldr	r0, [pc, #668]	; (800d8f8 <SVCCTL_App_Notification+0x320>)
 800d65c:	f000 fc3d 	bl	800deda <Custom_APP_Notification>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800d660:	e179      	b.n	800d956 <SVCCTL_App_Notification+0x37e>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 800d662:	6a3b      	ldr	r3, [r7, #32]
 800d664:	3302      	adds	r3, #2
 800d666:	617b      	str	r3, [r7, #20]
      switch (p_meta_evt->subevent)
 800d668:	697b      	ldr	r3, [r7, #20]
 800d66a:	781b      	ldrb	r3, [r3, #0]
 800d66c:	2b01      	cmp	r3, #1
 800d66e:	d02e      	beq.n	800d6ce <SVCCTL_App_Notification+0xf6>
 800d670:	2b03      	cmp	r3, #3
 800d672:	f040 8095 	bne.w	800d7a0 <SVCCTL_App_Notification+0x1c8>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 800d676:	697b      	ldr	r3, [r7, #20]
 800d678:	3301      	adds	r3, #1
 800d67a:	613b      	str	r3, [r7, #16]
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 800d67c:	489f      	ldr	r0, [pc, #636]	; (800d8fc <SVCCTL_App_Notification+0x324>)
 800d67e:	f001 ff25 	bl	800f4cc <puts>
                       p_connection_update_complete_event->Conn_Interval*1.25,
 800d682:	693b      	ldr	r3, [r7, #16]
 800d684:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800d688:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800d68a:	4618      	mov	r0, r3
 800d68c:	f7f2 ff22 	bl	80004d4 <__aeabi_i2d>
 800d690:	f04f 0200 	mov.w	r2, #0
 800d694:	4b9a      	ldr	r3, [pc, #616]	; (800d900 <SVCCTL_App_Notification+0x328>)
 800d696:	f7f2 ff87 	bl	80005a8 <__aeabi_dmul>
 800d69a:	4602      	mov	r2, r0
 800d69c:	460b      	mov	r3, r1
 800d69e:	4610      	mov	r0, r2
 800d6a0:	4619      	mov	r1, r3
                       p_connection_update_complete_event->Conn_Latency,
 800d6a2:	693b      	ldr	r3, [r7, #16]
 800d6a4:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800d6a8:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800d6aa:	461c      	mov	r4, r3
                       p_connection_update_complete_event->Supervision_Timeout*10);
 800d6ac:	693b      	ldr	r3, [r7, #16]
 800d6ae:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800d6b2:	b29b      	uxth	r3, r3
 800d6b4:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800d6b6:	4613      	mov	r3, r2
 800d6b8:	009b      	lsls	r3, r3, #2
 800d6ba:	4413      	add	r3, r2
 800d6bc:	005b      	lsls	r3, r3, #1
 800d6be:	9301      	str	r3, [sp, #4]
 800d6c0:	9400      	str	r4, [sp, #0]
 800d6c2:	4602      	mov	r2, r0
 800d6c4:	460b      	mov	r3, r1
 800d6c6:	488f      	ldr	r0, [pc, #572]	; (800d904 <SVCCTL_App_Notification+0x32c>)
 800d6c8:	f001 fe64 	bl	800f394 <iprintf>
          break;
 800d6cc:	e069      	b.n	800d7a2 <SVCCTL_App_Notification+0x1ca>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 800d6ce:	697b      	ldr	r3, [r7, #20]
 800d6d0:	3301      	adds	r3, #1
 800d6d2:	60fb      	str	r3, [r7, #12]
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d6da:	b29b      	uxth	r3, r3
 800d6dc:	4619      	mov	r1, r3
 800d6de:	488a      	ldr	r0, [pc, #552]	; (800d908 <SVCCTL_App_Notification+0x330>)
 800d6e0:	f001 fe58 	bl	800f394 <iprintf>
                      p_connection_complete_event->Peer_Address[5],
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	7a9b      	ldrb	r3, [r3, #10]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800d6e8:	4618      	mov	r0, r3
                      p_connection_complete_event->Peer_Address[4],
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	7a5b      	ldrb	r3, [r3, #9]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800d6ee:	461c      	mov	r4, r3
                      p_connection_complete_event->Peer_Address[3],
 800d6f0:	68fb      	ldr	r3, [r7, #12]
 800d6f2:	7a1b      	ldrb	r3, [r3, #8]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800d6f4:	461d      	mov	r5, r3
                      p_connection_complete_event->Peer_Address[2],
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	79db      	ldrb	r3, [r3, #7]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800d6fa:	461a      	mov	r2, r3
                      p_connection_complete_event->Peer_Address[1],
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	799b      	ldrb	r3, [r3, #6]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800d700:	4619      	mov	r1, r3
                      p_connection_complete_event->Peer_Address[0]);
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	795b      	ldrb	r3, [r3, #5]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800d706:	9302      	str	r3, [sp, #8]
 800d708:	9101      	str	r1, [sp, #4]
 800d70a:	9200      	str	r2, [sp, #0]
 800d70c:	462b      	mov	r3, r5
 800d70e:	4622      	mov	r2, r4
 800d710:	4601      	mov	r1, r0
 800d712:	487e      	ldr	r0, [pc, #504]	; (800d90c <SVCCTL_App_Notification+0x334>)
 800d714:	f001 fe3e 	bl	800f394 <iprintf>
                      p_connection_complete_event->Conn_Interval*1.25,
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 800d71e:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800d720:	4618      	mov	r0, r3
 800d722:	f7f2 fed7 	bl	80004d4 <__aeabi_i2d>
 800d726:	f04f 0200 	mov.w	r2, #0
 800d72a:	4b75      	ldr	r3, [pc, #468]	; (800d900 <SVCCTL_App_Notification+0x328>)
 800d72c:	f7f2 ff3c 	bl	80005a8 <__aeabi_dmul>
 800d730:	4602      	mov	r2, r0
 800d732:	460b      	mov	r3, r1
 800d734:	4610      	mov	r0, r2
 800d736:	4619      	mov	r1, r3
                      p_connection_complete_event->Conn_Latency,
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 800d73e:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800d740:	461c      	mov	r4, r3
                      p_connection_complete_event->Supervision_Timeout*10
 800d742:	68fb      	ldr	r3, [r7, #12]
 800d744:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 800d748:	b29b      	uxth	r3, r3
 800d74a:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800d74c:	4613      	mov	r3, r2
 800d74e:	009b      	lsls	r3, r3, #2
 800d750:	4413      	add	r3, r2
 800d752:	005b      	lsls	r3, r3, #1
 800d754:	9301      	str	r3, [sp, #4]
 800d756:	9400      	str	r4, [sp, #0]
 800d758:	4602      	mov	r2, r0
 800d75a:	460b      	mov	r3, r1
 800d75c:	4869      	ldr	r0, [pc, #420]	; (800d904 <SVCCTL_App_Notification+0x32c>)
 800d75e:	f001 fe19 	bl	800f394 <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800d762:	4b62      	ldr	r3, [pc, #392]	; (800d8ec <SVCCTL_App_Notification+0x314>)
 800d764:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d768:	2b04      	cmp	r3, #4
 800d76a:	d104      	bne.n	800d776 <SVCCTL_App_Notification+0x19e>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800d76c:	4b5f      	ldr	r3, [pc, #380]	; (800d8ec <SVCCTL_App_Notification+0x314>)
 800d76e:	2206      	movs	r2, #6
 800d770:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 800d774:	e003      	b.n	800d77e <SVCCTL_App_Notification+0x1a6>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800d776:	4b5d      	ldr	r3, [pc, #372]	; (800d8ec <SVCCTL_App_Notification+0x314>)
 800d778:	2205      	movs	r2, #5
 800d77a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800d784:	b29a      	uxth	r2, r3
 800d786:	4b59      	ldr	r3, [pc, #356]	; (800d8ec <SVCCTL_App_Notification+0x314>)
 800d788:	82da      	strh	r2, [r3, #22]
          HandleNotification.Custom_Evt_Opcode = CUSTOM_CONN_HANDLE_EVT;
 800d78a:	4b5b      	ldr	r3, [pc, #364]	; (800d8f8 <SVCCTL_App_Notification+0x320>)
 800d78c:	2200      	movs	r2, #0
 800d78e:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800d790:	4b56      	ldr	r3, [pc, #344]	; (800d8ec <SVCCTL_App_Notification+0x314>)
 800d792:	8ada      	ldrh	r2, [r3, #22]
 800d794:	4b58      	ldr	r3, [pc, #352]	; (800d8f8 <SVCCTL_App_Notification+0x320>)
 800d796:	805a      	strh	r2, [r3, #2]
          Custom_APP_Notification(&HandleNotification);
 800d798:	4857      	ldr	r0, [pc, #348]	; (800d8f8 <SVCCTL_App_Notification+0x320>)
 800d79a:	f000 fb9e 	bl	800deda <Custom_APP_Notification>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800d79e:	e000      	b.n	800d7a2 <SVCCTL_App_Notification+0x1ca>
          break;
 800d7a0:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 800d7a2:	e0d8      	b.n	800d956 <SVCCTL_App_Notification+0x37e>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 800d7a4:	6a3b      	ldr	r3, [r7, #32]
 800d7a6:	3302      	adds	r3, #2
 800d7a8:	61fb      	str	r3, [r7, #28]
      switch (p_blecore_evt->ecode)
 800d7aa:	69fb      	ldr	r3, [r7, #28]
 800d7ac:	881b      	ldrh	r3, [r3, #0]
 800d7ae:	b29b      	uxth	r3, r3
 800d7b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d7b4:	f000 80c8 	beq.w	800d948 <SVCCTL_App_Notification+0x370>
 800d7b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d7bc:	f300 80ca 	bgt.w	800d954 <SVCCTL_App_Notification+0x37c>
 800d7c0:	2b04      	cmp	r3, #4
 800d7c2:	f000 80c3 	beq.w	800d94c <SVCCTL_App_Notification+0x374>
 800d7c6:	2b04      	cmp	r3, #4
 800d7c8:	f2c0 80c4 	blt.w	800d954 <SVCCTL_App_Notification+0x37c>
 800d7cc:	f240 420a 	movw	r2, #1034	; 0x40a
 800d7d0:	4293      	cmp	r3, r2
 800d7d2:	f300 80bf 	bgt.w	800d954 <SVCCTL_App_Notification+0x37c>
 800d7d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d7da:	f340 80bb 	ble.w	800d954 <SVCCTL_App_Notification+0x37c>
 800d7de:	f2a3 4301 	subw	r3, r3, #1025	; 0x401
 800d7e2:	2b09      	cmp	r3, #9
 800d7e4:	f200 80b6 	bhi.w	800d954 <SVCCTL_App_Notification+0x37c>
 800d7e8:	a201      	add	r2, pc, #4	; (adr r2, 800d7f0 <SVCCTL_App_Notification+0x218>)
 800d7ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7ee:	bf00      	nop
 800d7f0:	0800d8b5 	.word	0x0800d8b5
 800d7f4:	0800d829 	.word	0x0800d829
 800d7f8:	0800d955 	.word	0x0800d955
 800d7fc:	0800d955 	.word	0x0800d955
 800d800:	0800d955 	.word	0x0800d955
 800d804:	0800d955 	.word	0x0800d955
 800d808:	0800d819 	.word	0x0800d819
 800d80c:	0800d955 	.word	0x0800d955
 800d810:	0800d85f 	.word	0x0800d85f
 800d814:	0800d821 	.word	0x0800d821
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 800d818:	483d      	ldr	r0, [pc, #244]	; (800d910 <SVCCTL_App_Notification+0x338>)
 800d81a:	f001 fdbb 	bl	800f394 <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800d81e:	e096      	b.n	800d94e <SVCCTL_App_Notification+0x376>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 800d820:	483c      	ldr	r0, [pc, #240]	; (800d914 <SVCCTL_App_Notification+0x33c>)
 800d822:	f001 fe53 	bl	800f4cc <puts>
          break;
 800d826:	e092      	b.n	800d94e <SVCCTL_App_Notification+0x376>
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 800d828:	483b      	ldr	r0, [pc, #236]	; (800d918 <SVCCTL_App_Notification+0x340>)
 800d82a:	f001 fe4f 	bl	800f4cc <puts>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, CFG_FIXED_PIN);
 800d82e:	4b2f      	ldr	r3, [pc, #188]	; (800d8ec <SVCCTL_App_Notification+0x314>)
 800d830:	8adb      	ldrh	r3, [r3, #22]
 800d832:	493a      	ldr	r1, [pc, #232]	; (800d91c <SVCCTL_App_Notification+0x344>)
 800d834:	4618      	mov	r0, r3
 800d836:	f7fd fab3 	bl	800ada0 <aci_gap_pass_key_resp>
 800d83a:	4603      	mov	r3, r0
 800d83c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          if (ret != BLE_STATUS_SUCCESS)
 800d840:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d844:	2b00      	cmp	r3, #0
 800d846:	d006      	beq.n	800d856 <SVCCTL_App_Notification+0x27e>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 800d848:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d84c:	4619      	mov	r1, r3
 800d84e:	4834      	ldr	r0, [pc, #208]	; (800d920 <SVCCTL_App_Notification+0x348>)
 800d850:	f001 fda0 	bl	800f394 <iprintf>
          break;
 800d854:	e07b      	b.n	800d94e <SVCCTL_App_Notification+0x376>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 800d856:	4833      	ldr	r0, [pc, #204]	; (800d924 <SVCCTL_App_Notification+0x34c>)
 800d858:	f001 fe38 	bl	800f4cc <puts>
          break;
 800d85c:	e077      	b.n	800d94e <SVCCTL_App_Notification+0x376>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 800d85e:	4832      	ldr	r0, [pc, #200]	; (800d928 <SVCCTL_App_Notification+0x350>)
 800d860:	f001 fe34 	bl	800f4cc <puts>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 800d864:	69fb      	ldr	r3, [r7, #28]
 800d866:	3302      	adds	r3, #2
          APP_DBG_MSG("     - numeric_value = %ld\n",
 800d868:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800d86c:	4619      	mov	r1, r3
 800d86e:	482f      	ldr	r0, [pc, #188]	; (800d92c <SVCCTL_App_Notification+0x354>)
 800d870:	f001 fd90 	bl	800f394 <iprintf>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 800d874:	69fb      	ldr	r3, [r7, #28]
 800d876:	3302      	adds	r3, #2
          APP_DBG_MSG("     - Hex_value = %lx\n",
 800d878:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800d87c:	4619      	mov	r1, r3
 800d87e:	482c      	ldr	r0, [pc, #176]	; (800d930 <SVCCTL_App_Notification+0x358>)
 800d880:	f001 fd88 	bl	800f394 <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES);
 800d884:	4b19      	ldr	r3, [pc, #100]	; (800d8ec <SVCCTL_App_Notification+0x314>)
 800d886:	8adb      	ldrh	r3, [r3, #22]
 800d888:	2101      	movs	r1, #1
 800d88a:	4618      	mov	r0, r3
 800d88c:	f7fd fc32 	bl	800b0f4 <aci_gap_numeric_comparison_value_confirm_yesno>
 800d890:	4603      	mov	r3, r0
 800d892:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          if (ret != BLE_STATUS_SUCCESS)
 800d896:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	d006      	beq.n	800d8ac <SVCCTL_App_Notification+0x2d4>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 800d89e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d8a2:	4619      	mov	r1, r3
 800d8a4:	4823      	ldr	r0, [pc, #140]	; (800d934 <SVCCTL_App_Notification+0x35c>)
 800d8a6:	f001 fd75 	bl	800f394 <iprintf>
          break;
 800d8aa:	e050      	b.n	800d94e <SVCCTL_App_Notification+0x376>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 800d8ac:	4822      	ldr	r0, [pc, #136]	; (800d938 <SVCCTL_App_Notification+0x360>)
 800d8ae:	f001 fe0d 	bl	800f4cc <puts>
          break;
 800d8b2:	e04c      	b.n	800d94e <SVCCTL_App_Notification+0x376>
          p_pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 800d8b4:	69fb      	ldr	r3, [r7, #28]
 800d8b6:	3302      	adds	r3, #2
 800d8b8:	61bb      	str	r3, [r7, #24]
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 800d8ba:	4820      	ldr	r0, [pc, #128]	; (800d93c <SVCCTL_App_Notification+0x364>)
 800d8bc:	f001 fe06 	bl	800f4cc <puts>
          if (p_pairing_complete->Status != 0)
 800d8c0:	69bb      	ldr	r3, [r7, #24]
 800d8c2:	789b      	ldrb	r3, [r3, #2]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d009      	beq.n	800d8dc <SVCCTL_App_Notification+0x304>
            APP_DBG_MSG("     - Pairing KO \n     - Status: 0x%x\n     - Reason: 0x%x\n", p_pairing_complete->Status, p_pairing_complete->Reason);
 800d8c8:	69bb      	ldr	r3, [r7, #24]
 800d8ca:	789b      	ldrb	r3, [r3, #2]
 800d8cc:	4619      	mov	r1, r3
 800d8ce:	69bb      	ldr	r3, [r7, #24]
 800d8d0:	78db      	ldrb	r3, [r3, #3]
 800d8d2:	461a      	mov	r2, r3
 800d8d4:	481a      	ldr	r0, [pc, #104]	; (800d940 <SVCCTL_App_Notification+0x368>)
 800d8d6:	f001 fd5d 	bl	800f394 <iprintf>
 800d8da:	e002      	b.n	800d8e2 <SVCCTL_App_Notification+0x30a>
            APP_DBG_MSG("     - Pairing Success\n");
 800d8dc:	4819      	ldr	r0, [pc, #100]	; (800d944 <SVCCTL_App_Notification+0x36c>)
 800d8de:	f001 fdf5 	bl	800f4cc <puts>
          APP_DBG_MSG("\n");
 800d8e2:	200a      	movs	r0, #10
 800d8e4:	f001 fd6e 	bl	800f3c4 <putchar>
          break;
 800d8e8:	e031      	b.n	800d94e <SVCCTL_App_Notification+0x376>
 800d8ea:	bf00      	nop
 800d8ec:	20002204 	.word	0x20002204
 800d8f0:	08011e54 	.word	0x08011e54
 800d8f4:	08011e80 	.word	0x08011e80
 800d8f8:	20002288 	.word	0x20002288
 800d8fc:	08011ebc 	.word	0x08011ebc
 800d900:	3ff40000 	.word	0x3ff40000
 800d904:	08011ef0 	.word	0x08011ef0
 800d908:	08011f5c 	.word	0x08011f5c
 800d90c:	08011fa4 	.word	0x08011fa4
 800d910:	08011ff4 	.word	0x08011ff4
 800d914:	0801201c 	.word	0x0801201c
 800d918:	0801204c 	.word	0x0801204c
 800d91c:	0001b207 	.word	0x0001b207
 800d920:	08012074 	.word	0x08012074
 800d924:	080120a8 	.word	0x080120a8
 800d928:	080120d0 	.word	0x080120d0
 800d92c:	08012104 	.word	0x08012104
 800d930:	08012120 	.word	0x08012120
 800d934:	08012138 	.word	0x08012138
 800d938:	08012188 	.word	0x08012188
 800d93c:	080121d0 	.word	0x080121d0
 800d940:	080121fc 	.word	0x080121fc
 800d944:	08012238 	.word	0x08012238
          break;
 800d948:	bf00      	nop
 800d94a:	e003      	b.n	800d954 <SVCCTL_App_Notification+0x37c>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800d94c:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800d94e:	e001      	b.n	800d954 <SVCCTL_App_Notification+0x37c>
      break;
 800d950:	bf00      	nop
 800d952:	e000      	b.n	800d956 <SVCCTL_App_Notification+0x37e>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800d954:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800d956:	2301      	movs	r3, #1
}
 800d958:	4618      	mov	r0, r3
 800d95a:	3728      	adds	r7, #40	; 0x28
 800d95c:	46bd      	mov	sp, r7
 800d95e:	bdb0      	pop	{r4, r5, r7, pc}

0800d960 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b082      	sub	sp, #8
 800d964:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800d966:	4b06      	ldr	r3, [pc, #24]	; (800d980 <Ble_Tl_Init+0x20>)
 800d968:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800d96a:	4b06      	ldr	r3, [pc, #24]	; (800d984 <Ble_Tl_Init+0x24>)
 800d96c:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800d96e:	463b      	mov	r3, r7
 800d970:	4619      	mov	r1, r3
 800d972:	4805      	ldr	r0, [pc, #20]	; (800d988 <Ble_Tl_Init+0x28>)
 800d974:	f7fe fae2 	bl	800bf3c <hci_init>

  return;
 800d978:	bf00      	nop
}
 800d97a:	3708      	adds	r7, #8
 800d97c:	46bd      	mov	sp, r7
 800d97e:	bd80      	pop	{r7, pc}
 800d980:	200300d8 	.word	0x200300d8
 800d984:	0800dea5 	.word	0x0800dea5
 800d988:	0800de6d 	.word	0x0800de6d

0800d98c <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 800d98c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d98e:	b08d      	sub	sp, #52	; 0x34
 800d990:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 800d992:	2300      	movs	r3, #0
 800d994:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d996:	2392      	movs	r3, #146	; 0x92
 800d998:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 800d99a:	48a5      	ldr	r0, [pc, #660]	; (800dc30 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800d99c:	f001 fd96 	bl	800f4cc <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 800d9a0:	f7fd fffb 	bl	800b99a <hci_reset>
 800d9a4:	4603      	mov	r3, r0
 800d9a6:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d9a8:	7dfb      	ldrb	r3, [r7, #23]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d005      	beq.n	800d9ba <Ble_Hci_Gap_Gatt_Init+0x2e>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 800d9ae:	7dfb      	ldrb	r3, [r7, #23]
 800d9b0:	4619      	mov	r1, r3
 800d9b2:	48a0      	ldr	r0, [pc, #640]	; (800dc34 <Ble_Hci_Gap_Gatt_Init+0x2a8>)
 800d9b4:	f001 fcee 	bl	800f394 <iprintf>
 800d9b8:	e002      	b.n	800d9c0 <Ble_Hci_Gap_Gatt_Init+0x34>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 800d9ba:	489f      	ldr	r0, [pc, #636]	; (800dc38 <Ble_Hci_Gap_Gatt_Init+0x2ac>)
 800d9bc:	f001 fd86 	bl	800f4cc <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 800d9c0:	f000 f9c2 	bl	800dd48 <BleGetBdAddress>
 800d9c4:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 800d9c6:	693a      	ldr	r2, [r7, #16]
 800d9c8:	2106      	movs	r1, #6
 800d9ca:	2000      	movs	r0, #0
 800d9cc:	f7fd fea5 	bl	800b71a <aci_hal_write_config_data>
 800d9d0:	4603      	mov	r3, r0
 800d9d2:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d9d4:	7dfb      	ldrb	r3, [r7, #23]
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d005      	beq.n	800d9e6 <Ble_Hci_Gap_Gatt_Init+0x5a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET, result: 0x%x \n", ret);
 800d9da:	7dfb      	ldrb	r3, [r7, #23]
 800d9dc:	4619      	mov	r1, r3
 800d9de:	4897      	ldr	r0, [pc, #604]	; (800dc3c <Ble_Hci_Gap_Gatt_Init+0x2b0>)
 800d9e0:	f001 fcd8 	bl	800f394 <iprintf>
 800d9e4:	e021      	b.n	800da2a <Ble_Hci_Gap_Gatt_Init+0x9e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET\n");
 800d9e6:	4896      	ldr	r0, [pc, #600]	; (800dc40 <Ble_Hci_Gap_Gatt_Init+0x2b4>)
 800d9e8:	f001 fd70 	bl	800f4cc <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 800d9ec:	693b      	ldr	r3, [r7, #16]
 800d9ee:	3305      	adds	r3, #5
 800d9f0:	781b      	ldrb	r3, [r3, #0]
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	693b      	ldr	r3, [r7, #16]
 800d9f6:	3304      	adds	r3, #4
 800d9f8:	781b      	ldrb	r3, [r3, #0]
 800d9fa:	461c      	mov	r4, r3
 800d9fc:	693b      	ldr	r3, [r7, #16]
 800d9fe:	3303      	adds	r3, #3
 800da00:	781b      	ldrb	r3, [r3, #0]
 800da02:	461d      	mov	r5, r3
 800da04:	693b      	ldr	r3, [r7, #16]
 800da06:	3302      	adds	r3, #2
 800da08:	781b      	ldrb	r3, [r3, #0]
 800da0a:	461a      	mov	r2, r3
 800da0c:	693b      	ldr	r3, [r7, #16]
 800da0e:	3301      	adds	r3, #1
 800da10:	781b      	ldrb	r3, [r3, #0]
 800da12:	4619      	mov	r1, r3
 800da14:	693b      	ldr	r3, [r7, #16]
 800da16:	781b      	ldrb	r3, [r3, #0]
 800da18:	9302      	str	r3, [sp, #8]
 800da1a:	9101      	str	r1, [sp, #4]
 800da1c:	9200      	str	r2, [sp, #0]
 800da1e:	462b      	mov	r3, r5
 800da20:	4622      	mov	r2, r4
 800da22:	4601      	mov	r1, r0
 800da24:	4887      	ldr	r0, [pc, #540]	; (800dc44 <Ble_Hci_Gap_Gatt_Init+0x2b8>)
 800da26:	f001 fcb5 	bl	800f394 <iprintf>
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800da2a:	4a87      	ldr	r2, [pc, #540]	; (800dc48 <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800da2c:	2110      	movs	r1, #16
 800da2e:	2018      	movs	r0, #24
 800da30:	f7fd fe73 	bl	800b71a <aci_hal_write_config_data>
 800da34:	4603      	mov	r3, r0
 800da36:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800da38:	7dfb      	ldrb	r3, [r7, #23]
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d005      	beq.n	800da4a <Ble_Hci_Gap_Gatt_Init+0xbe>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 800da3e:	7dfb      	ldrb	r3, [r7, #23]
 800da40:	4619      	mov	r1, r3
 800da42:	4882      	ldr	r0, [pc, #520]	; (800dc4c <Ble_Hci_Gap_Gatt_Init+0x2c0>)
 800da44:	f001 fca6 	bl	800f394 <iprintf>
 800da48:	e002      	b.n	800da50 <Ble_Hci_Gap_Gatt_Init+0xc4>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 800da4a:	4881      	ldr	r0, [pc, #516]	; (800dc50 <Ble_Hci_Gap_Gatt_Init+0x2c4>)
 800da4c:	f001 fd3e 	bl	800f4cc <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 800da50:	4a80      	ldr	r2, [pc, #512]	; (800dc54 <Ble_Hci_Gap_Gatt_Init+0x2c8>)
 800da52:	2110      	movs	r1, #16
 800da54:	2008      	movs	r0, #8
 800da56:	f7fd fe60 	bl	800b71a <aci_hal_write_config_data>
 800da5a:	4603      	mov	r3, r0
 800da5c:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800da5e:	7dfb      	ldrb	r3, [r7, #23]
 800da60:	2b00      	cmp	r3, #0
 800da62:	d005      	beq.n	800da70 <Ble_Hci_Gap_Gatt_Init+0xe4>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 800da64:	7dfb      	ldrb	r3, [r7, #23]
 800da66:	4619      	mov	r1, r3
 800da68:	487b      	ldr	r0, [pc, #492]	; (800dc58 <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 800da6a:	f001 fc93 	bl	800f394 <iprintf>
 800da6e:	e002      	b.n	800da76 <Ble_Hci_Gap_Gatt_Init+0xea>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 800da70:	487a      	ldr	r0, [pc, #488]	; (800dc5c <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 800da72:	f001 fd2b 	bl	800f4cc <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800da76:	2118      	movs	r1, #24
 800da78:	2001      	movs	r0, #1
 800da7a:	f7fd fed3 	bl	800b824 <aci_hal_set_tx_power_level>
 800da7e:	4603      	mov	r3, r0
 800da80:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800da82:	7dfb      	ldrb	r3, [r7, #23]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d005      	beq.n	800da94 <Ble_Hci_Gap_Gatt_Init+0x108>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 800da88:	7dfb      	ldrb	r3, [r7, #23]
 800da8a:	4619      	mov	r1, r3
 800da8c:	4874      	ldr	r0, [pc, #464]	; (800dc60 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 800da8e:	f001 fc81 	bl	800f394 <iprintf>
 800da92:	e002      	b.n	800da9a <Ble_Hci_Gap_Gatt_Init+0x10e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 800da94:	4873      	ldr	r0, [pc, #460]	; (800dc64 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800da96:	f001 fd19 	bl	800f4cc <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800da9a:	f7fd fb92 	bl	800b1c2 <aci_gatt_init>
 800da9e:	4603      	mov	r3, r0
 800daa0:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800daa2:	7dfb      	ldrb	r3, [r7, #23]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d005      	beq.n	800dab4 <Ble_Hci_Gap_Gatt_Init+0x128>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 800daa8:	7dfb      	ldrb	r3, [r7, #23]
 800daaa:	4619      	mov	r1, r3
 800daac:	486e      	ldr	r0, [pc, #440]	; (800dc68 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800daae:	f001 fc71 	bl	800f394 <iprintf>
 800dab2:	e002      	b.n	800daba <Ble_Hci_Gap_Gatt_Init+0x12e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 800dab4:	486d      	ldr	r0, [pc, #436]	; (800dc6c <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800dab6:	f001 fd09 	bl	800f4cc <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800daba:	2300      	movs	r3, #0
 800dabc:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800dabe:	7bfb      	ldrb	r3, [r7, #15]
 800dac0:	f043 0301 	orr.w	r3, r3, #1
 800dac4:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 800dac6:	7bfb      	ldrb	r3, [r7, #15]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d02b      	beq.n	800db24 <Ble_Hci_Gap_Gatt_Init+0x198>
  {
    const char *name = CFG_GAP_DEVICE_NAME;
 800dacc:	4b68      	ldr	r3, [pc, #416]	; (800dc70 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 800dace:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800dad0:	1dba      	adds	r2, r7, #6
 800dad2:	7bf8      	ldrb	r0, [r7, #15]
 800dad4:	1cbb      	adds	r3, r7, #2
 800dad6:	9301      	str	r3, [sp, #4]
 800dad8:	1d3b      	adds	r3, r7, #4
 800dada:	9300      	str	r3, [sp, #0]
 800dadc:	4613      	mov	r3, r2
 800dade:	2208      	movs	r2, #8
 800dae0:	2100      	movs	r1, #0
 800dae2:	f7fd f9c4 	bl	800ae6e <aci_gap_init>
 800dae6:	4603      	mov	r3, r0
 800dae8:	75fb      	strb	r3, [r7, #23]
                       CFG_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 800daea:	7dfb      	ldrb	r3, [r7, #23]
 800daec:	2b00      	cmp	r3, #0
 800daee:	d005      	beq.n	800dafc <Ble_Hci_Gap_Gatt_Init+0x170>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 800daf0:	7dfb      	ldrb	r3, [r7, #23]
 800daf2:	4619      	mov	r1, r3
 800daf4:	485f      	ldr	r0, [pc, #380]	; (800dc74 <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 800daf6:	f001 fc4d 	bl	800f394 <iprintf>
 800dafa:	e002      	b.n	800db02 <Ble_Hci_Gap_Gatt_Init+0x176>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 800dafc:	485e      	ldr	r0, [pc, #376]	; (800dc78 <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 800dafe:	f001 fce5 	bl	800f4cc <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800db02:	88fc      	ldrh	r4, [r7, #6]
 800db04:	88bd      	ldrh	r5, [r7, #4]
 800db06:	68b8      	ldr	r0, [r7, #8]
 800db08:	f7f2 fb3a 	bl	8000180 <strlen>
 800db0c:	4603      	mov	r3, r0
 800db0e:	b2da      	uxtb	r2, r3
 800db10:	68bb      	ldr	r3, [r7, #8]
 800db12:	9300      	str	r3, [sp, #0]
 800db14:	4613      	mov	r3, r2
 800db16:	2200      	movs	r2, #0
 800db18:	4629      	mov	r1, r5
 800db1a:	4620      	mov	r0, r4
 800db1c:	f7fd fd54 	bl	800b5c8 <aci_gatt_update_char_value>
 800db20:	4603      	mov	r3, r0
 800db22:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800db24:	88f8      	ldrh	r0, [r7, #6]
 800db26:	8879      	ldrh	r1, [r7, #2]
 800db28:	463b      	mov	r3, r7
 800db2a:	9300      	str	r3, [sp, #0]
 800db2c:	2302      	movs	r3, #2
 800db2e:	2200      	movs	r2, #0
 800db30:	f7fd fd4a 	bl	800b5c8 <aci_gatt_update_char_value>
 800db34:	4603      	mov	r3, r0
 800db36:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800db38:	2202      	movs	r2, #2
 800db3a:	2102      	movs	r1, #2
 800db3c:	2000      	movs	r0, #0
 800db3e:	f7fd ff50 	bl	800b9e2 <hci_le_set_default_phy>
 800db42:	4603      	mov	r3, r0
 800db44:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800db46:	7dfb      	ldrb	r3, [r7, #23]
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d005      	beq.n	800db58 <Ble_Hci_Gap_Gatt_Init+0x1cc>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800db4c:	7dfb      	ldrb	r3, [r7, #23]
 800db4e:	4619      	mov	r1, r3
 800db50:	484a      	ldr	r0, [pc, #296]	; (800dc7c <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 800db52:	f001 fc1f 	bl	800f394 <iprintf>
 800db56:	e002      	b.n	800db5e <Ble_Hci_Gap_Gatt_Init+0x1d2>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 800db58:	4849      	ldr	r0, [pc, #292]	; (800dc80 <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 800db5a:	f001 fcb7 	bl	800f4cc <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800db5e:	4b49      	ldr	r3, [pc, #292]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800db60:	2201      	movs	r2, #1
 800db62:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800db64:	4b47      	ldr	r3, [pc, #284]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800db66:	781b      	ldrb	r3, [r3, #0]
 800db68:	4618      	mov	r0, r3
 800db6a:	f7fd f801 	bl	800ab70 <aci_gap_set_io_capability>
 800db6e:	4603      	mov	r3, r0
 800db70:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800db72:	7dfb      	ldrb	r3, [r7, #23]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d005      	beq.n	800db84 <Ble_Hci_Gap_Gatt_Init+0x1f8>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 800db78:	7dfb      	ldrb	r3, [r7, #23]
 800db7a:	4619      	mov	r1, r3
 800db7c:	4842      	ldr	r0, [pc, #264]	; (800dc88 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800db7e:	f001 fc09 	bl	800f394 <iprintf>
 800db82:	e002      	b.n	800db8a <Ble_Hci_Gap_Gatt_Init+0x1fe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 800db84:	4841      	ldr	r0, [pc, #260]	; (800dc8c <Ble_Hci_Gap_Gatt_Init+0x300>)
 800db86:	f001 fca1 	bl	800f4cc <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800db8a:	4b3e      	ldr	r3, [pc, #248]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800db8c:	2201      	movs	r2, #1
 800db8e:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800db90:	4b3c      	ldr	r3, [pc, #240]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800db92:	2208      	movs	r2, #8
 800db94:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800db96:	4b3b      	ldr	r3, [pc, #236]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800db98:	2210      	movs	r2, #16
 800db9a:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800db9c:	4b39      	ldr	r3, [pc, #228]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800db9e:	2200      	movs	r2, #0
 800dba0:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800dba2:	4b38      	ldr	r3, [pc, #224]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800dba4:	4a3a      	ldr	r2, [pc, #232]	; (800dc90 <Ble_Hci_Gap_Gatt_Init+0x304>)
 800dba6:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800dba8:	4b36      	ldr	r3, [pc, #216]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800dbaa:	2200      	movs	r2, #0
 800dbac:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800dbae:	4b35      	ldr	r3, [pc, #212]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800dbb0:	789c      	ldrb	r4, [r3, #2]
 800dbb2:	4b34      	ldr	r3, [pc, #208]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800dbb4:	785d      	ldrb	r5, [r3, #1]
 800dbb6:	4b33      	ldr	r3, [pc, #204]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800dbb8:	791b      	ldrb	r3, [r3, #4]
 800dbba:	4a32      	ldr	r2, [pc, #200]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800dbbc:	7952      	ldrb	r2, [r2, #5]
 800dbbe:	4931      	ldr	r1, [pc, #196]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800dbc0:	78c9      	ldrb	r1, [r1, #3]
 800dbc2:	4830      	ldr	r0, [pc, #192]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800dbc4:	6880      	ldr	r0, [r0, #8]
 800dbc6:	2600      	movs	r6, #0
 800dbc8:	9604      	str	r6, [sp, #16]
 800dbca:	9003      	str	r0, [sp, #12]
 800dbcc:	9102      	str	r1, [sp, #8]
 800dbce:	9201      	str	r2, [sp, #4]
 800dbd0:	9300      	str	r3, [sp, #0]
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	2201      	movs	r2, #1
 800dbd6:	4629      	mov	r1, r5
 800dbd8:	4620      	mov	r0, r4
 800dbda:	f7fd f81d 	bl	800ac18 <aci_gap_set_authentication_requirement>
 800dbde:	4603      	mov	r3, r0
 800dbe0:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin,
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 800dbe2:	7dfb      	ldrb	r3, [r7, #23]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d005      	beq.n	800dbf4 <Ble_Hci_Gap_Gatt_Init+0x268>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 800dbe8:	7dfb      	ldrb	r3, [r7, #23]
 800dbea:	4619      	mov	r1, r3
 800dbec:	4829      	ldr	r0, [pc, #164]	; (800dc94 <Ble_Hci_Gap_Gatt_Init+0x308>)
 800dbee:	f001 fbd1 	bl	800f394 <iprintf>
 800dbf2:	e002      	b.n	800dbfa <Ble_Hci_Gap_Gatt_Init+0x26e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 800dbf4:	4828      	ldr	r0, [pc, #160]	; (800dc98 <Ble_Hci_Gap_Gatt_Init+0x30c>)
 800dbf6:	f001 fc69 	bl	800f4cc <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800dbfa:	4b22      	ldr	r3, [pc, #136]	; (800dc84 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800dbfc:	789b      	ldrb	r3, [r3, #2]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d00f      	beq.n	800dc22 <Ble_Hci_Gap_Gatt_Init+0x296>
  {
    ret = aci_gap_configure_whitelist();
 800dc02:	f7fd fa53 	bl	800b0ac <aci_gap_configure_whitelist>
 800dc06:	4603      	mov	r3, r0
 800dc08:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 800dc0a:	7dfb      	ldrb	r3, [r7, #23]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d005      	beq.n	800dc1c <Ble_Hci_Gap_Gatt_Init+0x290>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 800dc10:	7dfb      	ldrb	r3, [r7, #23]
 800dc12:	4619      	mov	r1, r3
 800dc14:	4821      	ldr	r0, [pc, #132]	; (800dc9c <Ble_Hci_Gap_Gatt_Init+0x310>)
 800dc16:	f001 fbbd 	bl	800f394 <iprintf>
 800dc1a:	e002      	b.n	800dc22 <Ble_Hci_Gap_Gatt_Init+0x296>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 800dc1c:	4820      	ldr	r0, [pc, #128]	; (800dca0 <Ble_Hci_Gap_Gatt_Init+0x314>)
 800dc1e:	f001 fc55 	bl	800f4cc <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 800dc22:	4820      	ldr	r0, [pc, #128]	; (800dca4 <Ble_Hci_Gap_Gatt_Init+0x318>)
 800dc24:	f001 fbb6 	bl	800f394 <iprintf>
}
 800dc28:	bf00      	nop
 800dc2a:	371c      	adds	r7, #28
 800dc2c:	46bd      	mov	sp, r7
 800dc2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc30:	08012250 	.word	0x08012250
 800dc34:	0801227c 	.word	0x0801227c
 800dc38:	080122ac 	.word	0x080122ac
 800dc3c:	080122cc 	.word	0x080122cc
 800dc40:	08012328 	.word	0x08012328
 800dc44:	08012374 	.word	0x08012374
 800dc48:	08012c94 	.word	0x08012c94
 800dc4c:	080123b0 	.word	0x080123b0
 800dc50:	08012408 	.word	0x08012408
 800dc54:	08012ca4 	.word	0x08012ca4
 800dc58:	08012450 	.word	0x08012450
 800dc5c:	080124a8 	.word	0x080124a8
 800dc60:	080124f0 	.word	0x080124f0
 800dc64:	08012530 	.word	0x08012530
 800dc68:	08012560 	.word	0x08012560
 800dc6c:	08012594 	.word	0x08012594
 800dc70:	080125b8 	.word	0x080125b8
 800dc74:	080125c4 	.word	0x080125c4
 800dc78:	080125f4 	.word	0x080125f4
 800dc7c:	08012614 	.word	0x08012614
 800dc80:	08012650 	.word	0x08012650
 800dc84:	20002204 	.word	0x20002204
 800dc88:	0801267c 	.word	0x0801267c
 800dc8c:	080126bc 	.word	0x080126bc
 800dc90:	0001b207 	.word	0x0001b207
 800dc94:	080126ec 	.word	0x080126ec
 800dc98:	08012738 	.word	0x08012738
 800dc9c:	08012774 	.word	0x08012774
 800dca0:	080127b4 	.word	0x080127b4
 800dca4:	080127e4 	.word	0x080127e4

0800dca8 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	b08c      	sub	sp, #48	; 0x30
 800dcac:	af08      	add	r7, sp, #32
 800dcae:	4603      	mov	r3, r0
 800dcb0:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800dcb2:	2392      	movs	r3, #146	; 0x92
 800dcb4:	73fb      	strb	r3, [r7, #15]

  BleApplicationContext.Device_Connection_Status = NewStatus;
 800dcb6:	4a1e      	ldr	r2, [pc, #120]	; (800dd30 <Adv_Request+0x88>)
 800dcb8:	79fb      	ldrb	r3, [r7, #7]
 800dcba:	f882 3080 	strb.w	r3, [r2, #128]	; 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_TYPE,
 800dcbe:	2300      	movs	r3, #0
 800dcc0:	9306      	str	r3, [sp, #24]
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	9305      	str	r3, [sp, #20]
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	9304      	str	r3, [sp, #16]
 800dcca:	2300      	movs	r3, #0
 800dccc:	9303      	str	r3, [sp, #12]
 800dcce:	2300      	movs	r3, #0
 800dcd0:	9302      	str	r3, [sp, #8]
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	9301      	str	r3, [sp, #4]
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	9300      	str	r3, [sp, #0]
 800dcda:	2300      	movs	r3, #0
 800dcdc:	22a0      	movs	r2, #160	; 0xa0
 800dcde:	2180      	movs	r1, #128	; 0x80
 800dce0:	2000      	movs	r0, #0
 800dce2:	f7fc fe4b 	bl	800a97c <aci_gap_set_discoverable>
 800dce6:	4603      	mov	r3, r0
 800dce8:	73fb      	strb	r3, [r7, #15]
                                 0,
                                 0,
                                 0,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 800dcea:	7bfb      	ldrb	r3, [r7, #15]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d005      	beq.n	800dcfc <Adv_Request+0x54>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 800dcf0:	7bfb      	ldrb	r3, [r7, #15]
 800dcf2:	4619      	mov	r1, r3
 800dcf4:	480f      	ldr	r0, [pc, #60]	; (800dd34 <Adv_Request+0x8c>)
 800dcf6:	f001 fb4d 	bl	800f394 <iprintf>
 800dcfa:	e002      	b.n	800dd02 <Adv_Request+0x5a>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 800dcfc:	480e      	ldr	r0, [pc, #56]	; (800dd38 <Adv_Request+0x90>)
 800dcfe:	f001 fbe5 	bl	800f4cc <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_AdvData), (uint8_t*) a_AdvData);
 800dd02:	490e      	ldr	r1, [pc, #56]	; (800dd3c <Adv_Request+0x94>)
 800dd04:	2007      	movs	r0, #7
 800dd06:	f7fd f95f 	bl	800afc8 <aci_gap_update_adv_data>
 800dd0a:	4603      	mov	r3, r0
 800dd0c:	73fb      	strb	r3, [r7, #15]
  if (ret != BLE_STATUS_SUCCESS)
 800dd0e:	7bfb      	ldrb	r3, [r7, #15]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d005      	beq.n	800dd20 <Adv_Request+0x78>
  {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 800dd14:	7bfb      	ldrb	r3, [r7, #15]
 800dd16:	4619      	mov	r1, r3
 800dd18:	4809      	ldr	r0, [pc, #36]	; (800dd40 <Adv_Request+0x98>)
 800dd1a:	f001 fb3b 	bl	800f394 <iprintf>
  else
  {
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
  }

  return;
 800dd1e:	e003      	b.n	800dd28 <Adv_Request+0x80>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 800dd20:	4808      	ldr	r0, [pc, #32]	; (800dd44 <Adv_Request+0x9c>)
 800dd22:	f001 fb37 	bl	800f394 <iprintf>
  return;
 800dd26:	bf00      	nop
}
 800dd28:	3710      	adds	r7, #16
 800dd2a:	46bd      	mov	sp, r7
 800dd2c:	bd80      	pop	{r7, pc}
 800dd2e:	bf00      	nop
 800dd30:	20002204 	.word	0x20002204
 800dd34:	08012810 	.word	0x08012810
 800dd38:	08012848 	.word	0x08012848
 800dd3c:	20000014 	.word	0x20000014
 800dd40:	08012870 	.word	0x08012870
 800dd44:	080128a4 	.word	0x080128a4

0800dd48 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 800dd48:	b580      	push	{r7, lr}
 800dd4a:	b086      	sub	sp, #24
 800dd4c:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800dd4e:	f7ff fba5 	bl	800d49c <LL_FLASH_GetUDN>
 800dd52:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 800dd54:	693b      	ldr	r3, [r7, #16]
 800dd56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd5a:	d023      	beq.n	800dda4 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800dd5c:	f7ff fbb6 	bl	800d4cc <LL_FLASH_GetSTCompanyID>
 800dd60:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800dd62:	f7ff fba7 	bl	800d4b4 <LL_FLASH_GetDeviceID>
 800dd66:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 800dd68:	693b      	ldr	r3, [r7, #16]
 800dd6a:	b2da      	uxtb	r2, r3
 800dd6c:	4b16      	ldr	r3, [pc, #88]	; (800ddc8 <BleGetBdAddress+0x80>)
 800dd6e:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 800dd70:	693b      	ldr	r3, [r7, #16]
 800dd72:	0a1b      	lsrs	r3, r3, #8
 800dd74:	b2da      	uxtb	r2, r3
 800dd76:	4b14      	ldr	r3, [pc, #80]	; (800ddc8 <BleGetBdAddress+0x80>)
 800dd78:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	b2da      	uxtb	r2, r3
 800dd7e:	4b12      	ldr	r3, [pc, #72]	; (800ddc8 <BleGetBdAddress+0x80>)
 800dd80:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800dd82:	68bb      	ldr	r3, [r7, #8]
 800dd84:	b2da      	uxtb	r2, r3
 800dd86:	4b10      	ldr	r3, [pc, #64]	; (800ddc8 <BleGetBdAddress+0x80>)
 800dd88:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 800dd8a:	68bb      	ldr	r3, [r7, #8]
 800dd8c:	0a1b      	lsrs	r3, r3, #8
 800dd8e:	b2da      	uxtb	r2, r3
 800dd90:	4b0d      	ldr	r3, [pc, #52]	; (800ddc8 <BleGetBdAddress+0x80>)
 800dd92:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 800dd94:	68bb      	ldr	r3, [r7, #8]
 800dd96:	0c1b      	lsrs	r3, r3, #16
 800dd98:	b2da      	uxtb	r2, r3
 800dd9a:	4b0b      	ldr	r3, [pc, #44]	; (800ddc8 <BleGetBdAddress+0x80>)
 800dd9c:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 800dd9e:	4b0a      	ldr	r3, [pc, #40]	; (800ddc8 <BleGetBdAddress+0x80>)
 800dda0:	617b      	str	r3, [r7, #20]
 800dda2:	e00b      	b.n	800ddbc <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 800dda4:	2000      	movs	r0, #0
 800dda6:	f7fe fe91 	bl	800cacc <OTP_Read>
 800ddaa:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d002      	beq.n	800ddb8 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	617b      	str	r3, [r7, #20]
 800ddb6:	e001      	b.n	800ddbc <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 800ddb8:	4b04      	ldr	r3, [pc, #16]	; (800ddcc <BleGetBdAddress+0x84>)
 800ddba:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 800ddbc:	697b      	ldr	r3, [r7, #20]
}
 800ddbe:	4618      	mov	r0, r3
 800ddc0:	3718      	adds	r7, #24
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	bd80      	pop	{r7, pc}
 800ddc6:	bf00      	nop
 800ddc8:	200021fc 	.word	0x200021fc
 800ddcc:	08012c8c 	.word	0x08012c8c

0800ddd0 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR CUSTOM
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 800ddd0:	b580      	push	{r7, lr}
 800ddd2:	b082      	sub	sp, #8
 800ddd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800ddd6:	4b10      	ldr	r3, [pc, #64]	; (800de18 <Adv_Cancel+0x48>)
 800ddd8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800dddc:	2b05      	cmp	r3, #5
 800ddde:	d017      	beq.n	800de10 <Adv_Cancel+0x40>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800dde0:	2392      	movs	r3, #146	; 0x92
 800dde2:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 800dde4:	f7fc fda6 	bl	800a934 <aci_gap_set_non_discoverable>
 800dde8:	4603      	mov	r3, r0
 800ddea:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800ddec:	4b0a      	ldr	r3, [pc, #40]	; (800de18 <Adv_Cancel+0x48>)
 800ddee:	2200      	movs	r2, #0
 800ddf0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    if (ret != BLE_STATUS_SUCCESS)
 800ddf4:	79fb      	ldrb	r3, [r7, #7]
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d003      	beq.n	800de02 <Adv_Cancel+0x32>
    {
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 800ddfa:	4808      	ldr	r0, [pc, #32]	; (800de1c <Adv_Cancel+0x4c>)
 800ddfc:	f001 faca 	bl	800f394 <iprintf>

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 800de00:	e006      	b.n	800de10 <Adv_Cancel+0x40>
      APP_DBG_MSG("  \r\n\r");
 800de02:	4807      	ldr	r0, [pc, #28]	; (800de20 <Adv_Cancel+0x50>)
 800de04:	f001 fac6 	bl	800f394 <iprintf>
      APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 800de08:	4806      	ldr	r0, [pc, #24]	; (800de24 <Adv_Cancel+0x54>)
 800de0a:	f001 fac3 	bl	800f394 <iprintf>
  return;
 800de0e:	bf00      	nop
 800de10:	bf00      	nop
}
 800de12:	3708      	adds	r7, #8
 800de14:	46bd      	mov	sp, r7
 800de16:	bd80      	pop	{r7, pc}
 800de18:	20002204 	.word	0x20002204
 800de1c:	080128cc 	.word	0x080128cc
 800de20:	080128f0 	.word	0x080128f0
 800de24:	080128f8 	.word	0x080128f8

0800de28 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 800de28:	b580      	push	{r7, lr}
 800de2a:	b082      	sub	sp, #8
 800de2c:	af00      	add	r7, sp, #0
 800de2e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800de30:	2100      	movs	r1, #0
 800de32:	2002      	movs	r0, #2
 800de34:	f000 fce4 	bl	800e800 <UTIL_SEQ_SetTask>

  return;
 800de38:	bf00      	nop
}
 800de3a:	3708      	adds	r7, #8
 800de3c:	46bd      	mov	sp, r7
 800de3e:	bd80      	pop	{r7, pc}

0800de40 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b082      	sub	sp, #8
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800de48:	2001      	movs	r0, #1
 800de4a:	f000 fd45 	bl	800e8d8 <UTIL_SEQ_SetEvt>

  return;
 800de4e:	bf00      	nop
}
 800de50:	3708      	adds	r7, #8
 800de52:	46bd      	mov	sp, r7
 800de54:	bd80      	pop	{r7, pc}

0800de56 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 800de56:	b580      	push	{r7, lr}
 800de58:	b082      	sub	sp, #8
 800de5a:	af00      	add	r7, sp, #0
 800de5c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800de5e:	2001      	movs	r0, #1
 800de60:	f000 fd5a 	bl	800e918 <UTIL_SEQ_WaitEvt>

  return;
 800de64:	bf00      	nop
}
 800de66:	3708      	adds	r7, #8
 800de68:	46bd      	mov	sp, r7
 800de6a:	bd80      	pop	{r7, pc}

0800de6c <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b084      	sub	sp, #16
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 800de78:	68fb      	ldr	r3, [r7, #12]
 800de7a:	685b      	ldr	r3, [r3, #4]
 800de7c:	3308      	adds	r3, #8
 800de7e:	4618      	mov	r0, r3
 800de80:	f7fd ff16 	bl	800bcb0 <SVCCTL_UserEvtRx>
 800de84:	4603      	mov	r3, r0
 800de86:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800de88:	7afb      	ldrb	r3, [r7, #11]
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d003      	beq.n	800de96 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	2201      	movs	r2, #1
 800de92:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 800de94:	e003      	b.n	800de9e <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	2200      	movs	r2, #0
 800de9a:	701a      	strb	r2, [r3, #0]
  return;
 800de9c:	bf00      	nop
}
 800de9e:	3710      	adds	r7, #16
 800dea0:	46bd      	mov	sp, r7
 800dea2:	bd80      	pop	{r7, pc}

0800dea4 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 800dea4:	b580      	push	{r7, lr}
 800dea6:	b084      	sub	sp, #16
 800dea8:	af00      	add	r7, sp, #0
 800deaa:	4603      	mov	r3, r0
 800deac:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800deae:	79fb      	ldrb	r3, [r7, #7]
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d002      	beq.n	800deba <BLE_StatusNot+0x16>
 800deb4:	2b01      	cmp	r3, #1
 800deb6:	d006      	beq.n	800dec6 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 800deb8:	e00b      	b.n	800ded2 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800deba:	2303      	movs	r3, #3
 800debc:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800debe:	68f8      	ldr	r0, [r7, #12]
 800dec0:	f000 fcca 	bl	800e858 <UTIL_SEQ_PauseTask>
      break;
 800dec4:	e005      	b.n	800ded2 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800dec6:	2303      	movs	r3, #3
 800dec8:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800deca:	68f8      	ldr	r0, [r7, #12]
 800decc:	f000 fce4 	bl	800e898 <UTIL_SEQ_ResumeTask>
      break;
 800ded0:	bf00      	nop
  }

  return;
 800ded2:	bf00      	nop
}
 800ded4:	3710      	adds	r7, #16
 800ded6:	46bd      	mov	sp, r7
 800ded8:	bd80      	pop	{r7, pc}

0800deda <Custom_APP_Notification>:
  /* USER CODE END CUSTOM_STM_App_Notification_2 */
  return;
}

void Custom_APP_Notification(Custom_App_ConnHandle_Not_evt_t *pNotification)
{
 800deda:	b480      	push	{r7}
 800dedc:	b083      	sub	sp, #12
 800dede:	af00      	add	r7, sp, #0
 800dee0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CUSTOM_APP_Notification_1 */

  /* USER CODE END CUSTOM_APP_Notification_1 */

  switch (pNotification->Custom_Evt_Opcode)
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	781b      	ldrb	r3, [r3, #0]
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d002      	beq.n	800def0 <Custom_APP_Notification+0x16>
 800deea:	2b01      	cmp	r3, #1
 800deec:	d002      	beq.n	800def4 <Custom_APP_Notification+0x1a>

    default:
      /* USER CODE BEGIN CUSTOM_APP_Notification_default */

      /* USER CODE END CUSTOM_APP_Notification_default */
      break;
 800deee:	e002      	b.n	800def6 <Custom_APP_Notification+0x1c>
      break;
 800def0:	bf00      	nop
 800def2:	e000      	b.n	800def6 <Custom_APP_Notification+0x1c>
      break;
 800def4:	bf00      	nop

  /* USER CODE BEGIN CUSTOM_APP_Notification_2 */

  /* USER CODE END CUSTOM_APP_Notification_2 */

  return;
 800def6:	bf00      	nop
}
 800def8:	370c      	adds	r7, #12
 800defa:	46bd      	mov	sp, r7
 800defc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df00:	4770      	bx	lr

0800df02 <Custom_APP_Init>:

void Custom_APP_Init(void)
{
 800df02:	b480      	push	{r7}
 800df04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CUSTOM_APP_Init */

  /* USER CODE END CUSTOM_APP_Init */
  return;
 800df06:	bf00      	nop
}
 800df08:	46bd      	mov	sp, r7
 800df0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df0e:	4770      	bx	lr

0800df10 <Custom_STM_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Custom_STM_Event_Handler(void *Event)
{
 800df10:	b480      	push	{r7}
 800df12:	b08b      	sub	sp, #44	; 0x2c
 800df14:	af00      	add	r7, sp, #0
 800df16:	6078      	str	r0, [r7, #4]
  Custom_STM_App_Notification_evt_t     Notification;
  /* USER CODE BEGIN Custom_STM_Event_Handler_1 */

  /* USER CODE END Custom_STM_Event_Handler_1 */

  return_value = SVCCTL_EvtNotAck;
 800df18:	2300      	movs	r3, #0
 800df1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	3301      	adds	r3, #1
 800df22:	623b      	str	r3, [r7, #32]

  switch (event_pckt->evt)
 800df24:	6a3b      	ldr	r3, [r7, #32]
 800df26:	781b      	ldrb	r3, [r3, #0]
 800df28:	2bff      	cmp	r3, #255	; 0xff
 800df2a:	d11b      	bne.n	800df64 <Custom_STM_Event_Handler+0x54>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800df2c:	6a3b      	ldr	r3, [r7, #32]
 800df2e:	3302      	adds	r3, #2
 800df30:	61fb      	str	r3, [r7, #28]
      switch (blecore_evt->ecode)
 800df32:	69fb      	ldr	r3, [r7, #28]
 800df34:	881b      	ldrh	r3, [r3, #0]
 800df36:	b29b      	uxth	r3, r3
 800df38:	f640 4214 	movw	r2, #3092	; 0xc14
 800df3c:	4293      	cmp	r3, r2
 800df3e:	d00b      	beq.n	800df58 <Custom_STM_Event_Handler+0x48>
 800df40:	f640 4214 	movw	r2, #3092	; 0xc14
 800df44:	4293      	cmp	r3, r2
 800df46:	dc09      	bgt.n	800df5c <Custom_STM_Event_Handler+0x4c>
 800df48:	f640 4201 	movw	r2, #3073	; 0xc01
 800df4c:	4293      	cmp	r3, r2
 800df4e:	d007      	beq.n	800df60 <Custom_STM_Event_Handler+0x50>
 800df50:	f640 4213 	movw	r2, #3091	; 0xc13
 800df54:	4293      	cmp	r3, r2

          /* USER CODE END EVT_BLUE_GATT_WRITE_PERMIT_REQ_BEGIN */
          /* USER CODE BEGIN EVT_BLUE_GATT_WRITE_PERMIT_REQ_END */

          /* USER CODE END EVT_BLUE_GATT_WRITE_PERMIT_REQ_END */
          break;
 800df56:	e004      	b.n	800df62 <Custom_STM_Event_Handler+0x52>
          break;
 800df58:	bf00      	nop
 800df5a:	e004      	b.n	800df66 <Custom_STM_Event_Handler+0x56>
        /* USER CODE END BLECORE_EVT */
        default:
          /* USER CODE BEGIN EVT_DEFAULT */

          /* USER CODE END EVT_DEFAULT */
          break;
 800df5c:	bf00      	nop
 800df5e:	e002      	b.n	800df66 <Custom_STM_Event_Handler+0x56>
          break;
 800df60:	bf00      	nop
      }
      /* USER CODE BEGIN EVT_VENDOR*/

      /* USER CODE END EVT_VENDOR*/
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800df62:	e000      	b.n	800df66 <Custom_STM_Event_Handler+0x56>

    default:
      /* USER CODE BEGIN EVENT_PCKT*/

      /* USER CODE END EVENT_PCKT*/
      break;
 800df64:	bf00      	nop

  /* USER CODE BEGIN Custom_STM_Event_Handler_2 */

  /* USER CODE END Custom_STM_Event_Handler_2 */

  return(return_value);
 800df66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}/* end Custom_STM_Event_Handler */
 800df6a:	4618      	mov	r0, r3
 800df6c:	372c      	adds	r7, #44	; 0x2c
 800df6e:	46bd      	mov	sp, r7
 800df70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df74:	4770      	bx	lr
	...

0800df78 <SVCCTL_InitCustomSvc>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void SVCCTL_InitCustomSvc(void)
{
 800df78:	b580      	push	{r7, lr}
 800df7a:	b08c      	sub	sp, #48	; 0x30
 800df7c:	af06      	add	r7, sp, #24

  Char_UUID_t  uuid;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800df7e:	2392      	movs	r3, #146	; 0x92
 800df80:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END SVCCTL_InitCustomSvc_1 */

  /**
   *  Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Custom_STM_Event_Handler);
 800df82:	4840      	ldr	r0, [pc, #256]	; (800e084 <SVCCTL_InitCustomSvc+0x10c>)
 800df84:	f7fd fe7a 	bl	800bc7c <SVCCTL_RegisterSvcHandler>
   * service_max_attribute_record = 1 for CUSTOM_SVC +
   *                                2 for MY_CHAR +
   *                              = 3
   */

  COPY_CUSTOM_SVC_UUID(uuid.Char_UUID_128);
 800df88:	238f      	movs	r3, #143	; 0x8f
 800df8a:	713b      	strb	r3, [r7, #4]
 800df8c:	23e5      	movs	r3, #229	; 0xe5
 800df8e:	717b      	strb	r3, [r7, #5]
 800df90:	23b3      	movs	r3, #179	; 0xb3
 800df92:	71bb      	strb	r3, [r7, #6]
 800df94:	23d5      	movs	r3, #213	; 0xd5
 800df96:	71fb      	strb	r3, [r7, #7]
 800df98:	232e      	movs	r3, #46	; 0x2e
 800df9a:	723b      	strb	r3, [r7, #8]
 800df9c:	237f      	movs	r3, #127	; 0x7f
 800df9e:	727b      	strb	r3, [r7, #9]
 800dfa0:	234a      	movs	r3, #74	; 0x4a
 800dfa2:	72bb      	strb	r3, [r7, #10]
 800dfa4:	2398      	movs	r3, #152	; 0x98
 800dfa6:	72fb      	strb	r3, [r7, #11]
 800dfa8:	232a      	movs	r3, #42	; 0x2a
 800dfaa:	733b      	strb	r3, [r7, #12]
 800dfac:	2348      	movs	r3, #72	; 0x48
 800dfae:	737b      	strb	r3, [r7, #13]
 800dfb0:	237a      	movs	r3, #122	; 0x7a
 800dfb2:	73bb      	strb	r3, [r7, #14]
 800dfb4:	23cc      	movs	r3, #204	; 0xcc
 800dfb6:	73fb      	strb	r3, [r7, #15]
 800dfb8:	2300      	movs	r3, #0
 800dfba:	743b      	strb	r3, [r7, #16]
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	747b      	strb	r3, [r7, #17]
 800dfc0:	2300      	movs	r3, #0
 800dfc2:	74bb      	strb	r3, [r7, #18]
 800dfc4:	2300      	movs	r3, #0
 800dfc6:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_service(UUID_TYPE_128,
 800dfc8:	1d39      	adds	r1, r7, #4
 800dfca:	4b2f      	ldr	r3, [pc, #188]	; (800e088 <SVCCTL_InitCustomSvc+0x110>)
 800dfcc:	9300      	str	r3, [sp, #0]
 800dfce:	2303      	movs	r3, #3
 800dfd0:	2201      	movs	r2, #1
 800dfd2:	2002      	movs	r0, #2
 800dfd4:	f7fd f91a 	bl	800b20c <aci_gatt_add_service>
 800dfd8:	4603      	mov	r3, r0
 800dfda:	75fb      	strb	r3, [r7, #23]
                             (Service_UUID_t *) &uuid,
                             PRIMARY_SERVICE,
                             3,
                             &(CustomContext.CustomCustom_SvcHdle));
  if (ret != BLE_STATUS_SUCCESS)
 800dfdc:	7dfb      	ldrb	r3, [r7, #23]
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d005      	beq.n	800dfee <SVCCTL_InitCustomSvc+0x76>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_add_service command: CUSTOM_SVC, error code: 0x%x \n\r", ret);
 800dfe2:	7dfb      	ldrb	r3, [r7, #23]
 800dfe4:	4619      	mov	r1, r3
 800dfe6:	4829      	ldr	r0, [pc, #164]	; (800e08c <SVCCTL_InitCustomSvc+0x114>)
 800dfe8:	f001 f9d4 	bl	800f394 <iprintf>
 800dfec:	e002      	b.n	800dff4 <SVCCTL_InitCustomSvc+0x7c>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_add_service command: CUSTOM_SVC \n\r");
 800dfee:	4828      	ldr	r0, [pc, #160]	; (800e090 <SVCCTL_InitCustomSvc+0x118>)
 800dff0:	f001 f9d0 	bl	800f394 <iprintf>
  }

  /**
   *  MY_CHAR
   */
  COPY_MY_CHAR_UUID(uuid.Char_UUID_128);
 800dff4:	2319      	movs	r3, #25
 800dff6:	713b      	strb	r3, [r7, #4]
 800dff8:	23ed      	movs	r3, #237	; 0xed
 800dffa:	717b      	strb	r3, [r7, #5]
 800dffc:	2382      	movs	r3, #130	; 0x82
 800dffe:	71bb      	strb	r3, [r7, #6]
 800e000:	23ae      	movs	r3, #174	; 0xae
 800e002:	71fb      	strb	r3, [r7, #7]
 800e004:	23ed      	movs	r3, #237	; 0xed
 800e006:	723b      	strb	r3, [r7, #8]
 800e008:	2321      	movs	r3, #33	; 0x21
 800e00a:	727b      	strb	r3, [r7, #9]
 800e00c:	234c      	movs	r3, #76	; 0x4c
 800e00e:	72bb      	strb	r3, [r7, #10]
 800e010:	239d      	movs	r3, #157	; 0x9d
 800e012:	72fb      	strb	r3, [r7, #11]
 800e014:	2341      	movs	r3, #65	; 0x41
 800e016:	733b      	strb	r3, [r7, #12]
 800e018:	2345      	movs	r3, #69	; 0x45
 800e01a:	737b      	strb	r3, [r7, #13]
 800e01c:	2322      	movs	r3, #34	; 0x22
 800e01e:	73bb      	strb	r3, [r7, #14]
 800e020:	238e      	movs	r3, #142	; 0x8e
 800e022:	73fb      	strb	r3, [r7, #15]
 800e024:	2300      	movs	r3, #0
 800e026:	743b      	strb	r3, [r7, #16]
 800e028:	2300      	movs	r3, #0
 800e02a:	747b      	strb	r3, [r7, #17]
 800e02c:	2300      	movs	r3, #0
 800e02e:	74bb      	strb	r3, [r7, #18]
 800e030:	2300      	movs	r3, #0
 800e032:	74fb      	strb	r3, [r7, #19]
  ret = aci_gatt_add_char(CustomContext.CustomCustom_SvcHdle,
 800e034:	4b14      	ldr	r3, [pc, #80]	; (800e088 <SVCCTL_InitCustomSvc+0x110>)
 800e036:	8818      	ldrh	r0, [r3, #0]
 800e038:	4b16      	ldr	r3, [pc, #88]	; (800e094 <SVCCTL_InitCustomSvc+0x11c>)
 800e03a:	781b      	ldrb	r3, [r3, #0]
 800e03c:	b29b      	uxth	r3, r3
 800e03e:	1d3a      	adds	r2, r7, #4
 800e040:	4915      	ldr	r1, [pc, #84]	; (800e098 <SVCCTL_InitCustomSvc+0x120>)
 800e042:	9105      	str	r1, [sp, #20]
 800e044:	2100      	movs	r1, #0
 800e046:	9104      	str	r1, [sp, #16]
 800e048:	2110      	movs	r1, #16
 800e04a:	9103      	str	r1, [sp, #12]
 800e04c:	2100      	movs	r1, #0
 800e04e:	9102      	str	r1, [sp, #8]
 800e050:	2100      	movs	r1, #0
 800e052:	9101      	str	r1, [sp, #4]
 800e054:	210a      	movs	r1, #10
 800e056:	9100      	str	r1, [sp, #0]
 800e058:	2102      	movs	r1, #2
 800e05a:	f7fd f9ad 	bl	800b3b8 <aci_gatt_add_char>
 800e05e:	4603      	mov	r3, r0
 800e060:	75fb      	strb	r3, [r7, #23]
                          ATTR_PERMISSION_NONE,
                          GATT_DONT_NOTIFY_EVENTS,
                          0x10,
                          CHAR_VALUE_LEN_CONSTANT,
                          &(CustomContext.CustomMy_CharHdle));
  if (ret != BLE_STATUS_SUCCESS)
 800e062:	7dfb      	ldrb	r3, [r7, #23]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d005      	beq.n	800e074 <SVCCTL_InitCustomSvc+0xfc>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_add_char command   : MY_CHAR, error code: 0x%x \n\r", ret);
 800e068:	7dfb      	ldrb	r3, [r7, #23]
 800e06a:	4619      	mov	r1, r3
 800e06c:	480b      	ldr	r0, [pc, #44]	; (800e09c <SVCCTL_InitCustomSvc+0x124>)
 800e06e:	f001 f991 	bl	800f394 <iprintf>

  /* USER CODE BEGIN SVCCTL_InitCustomSvc_2 */

  /* USER CODE END SVCCTL_InitCustomSvc_2 */

  return;
 800e072:	e003      	b.n	800e07c <SVCCTL_InitCustomSvc+0x104>
    APP_DBG_MSG("  Success: aci_gatt_add_char command   : MY_CHAR \n\r");
 800e074:	480a      	ldr	r0, [pc, #40]	; (800e0a0 <SVCCTL_InitCustomSvc+0x128>)
 800e076:	f001 f98d 	bl	800f394 <iprintf>
  return;
 800e07a:	bf00      	nop
}
 800e07c:	3718      	adds	r7, #24
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}
 800e082:	bf00      	nop
 800e084:	0800df11 	.word	0x0800df11
 800e088:	2000228c 	.word	0x2000228c
 800e08c:	08012914 	.word	0x08012914
 800e090:	08012960 	.word	0x08012960
 800e094:	2000001b 	.word	0x2000001b
 800e098:	2000228e 	.word	0x2000228e
 800e09c:	08012998 	.word	0x08012998
 800e0a0:	080129e0 	.word	0x080129e0

0800e0a4 <LL_PWR_EnableBootC2>:
{
 800e0a4:	b480      	push	{r7}
 800e0a6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800e0a8:	4b05      	ldr	r3, [pc, #20]	; (800e0c0 <LL_PWR_EnableBootC2+0x1c>)
 800e0aa:	68db      	ldr	r3, [r3, #12]
 800e0ac:	4a04      	ldr	r2, [pc, #16]	; (800e0c0 <LL_PWR_EnableBootC2+0x1c>)
 800e0ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e0b2:	60d3      	str	r3, [r2, #12]
}
 800e0b4:	bf00      	nop
 800e0b6:	46bd      	mov	sp, r7
 800e0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0bc:	4770      	bx	lr
 800e0be:	bf00      	nop
 800e0c0:	58000400 	.word	0x58000400

0800e0c4 <LL_C2_EXTI_EnableEvent_32_63>:
{
 800e0c4:	b480      	push	{r7}
 800e0c6:	b083      	sub	sp, #12
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800e0cc:	4b06      	ldr	r3, [pc, #24]	; (800e0e8 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800e0ce:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 800e0d2:	4905      	ldr	r1, [pc, #20]	; (800e0e8 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	4313      	orrs	r3, r2
 800e0d8:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 800e0dc:	bf00      	nop
 800e0de:	370c      	adds	r7, #12
 800e0e0:	46bd      	mov	sp, r7
 800e0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e6:	4770      	bx	lr
 800e0e8:	58000800 	.word	0x58000800

0800e0ec <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800e0ec:	b480      	push	{r7}
 800e0ee:	b083      	sub	sp, #12
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800e0f4:	4b05      	ldr	r3, [pc, #20]	; (800e10c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800e0f6:	6a1a      	ldr	r2, [r3, #32]
 800e0f8:	4904      	ldr	r1, [pc, #16]	; (800e10c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	4313      	orrs	r3, r2
 800e0fe:	620b      	str	r3, [r1, #32]
}
 800e100:	bf00      	nop
 800e102:	370c      	adds	r7, #12
 800e104:	46bd      	mov	sp, r7
 800e106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10a:	4770      	bx	lr
 800e10c:	58000800 	.word	0x58000800

0800e110 <LL_AHB3_GRP1_EnableClock>:
{
 800e110:	b480      	push	{r7}
 800e112:	b085      	sub	sp, #20
 800e114:	af00      	add	r7, sp, #0
 800e116:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800e118:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800e11c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e11e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	4313      	orrs	r3, r2
 800e126:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800e128:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800e12c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	4013      	ands	r3, r2
 800e132:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800e134:	68fb      	ldr	r3, [r7, #12]
}
 800e136:	bf00      	nop
 800e138:	3714      	adds	r7, #20
 800e13a:	46bd      	mov	sp, r7
 800e13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e140:	4770      	bx	lr

0800e142 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800e142:	b480      	push	{r7}
 800e144:	b085      	sub	sp, #20
 800e146:	af00      	add	r7, sp, #0
 800e148:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800e14a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800e14e:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800e152:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	4313      	orrs	r3, r2
 800e15a:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800e15e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800e162:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 800e166:	687b      	ldr	r3, [r7, #4]
 800e168:	4013      	ands	r3, r2
 800e16a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800e16c:	68fb      	ldr	r3, [r7, #12]
}
 800e16e:	bf00      	nop
 800e170:	3714      	adds	r7, #20
 800e172:	46bd      	mov	sp, r7
 800e174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e178:	4770      	bx	lr

0800e17a <LL_C1_IPCC_EnableIT_TXF>:
{
 800e17a:	b480      	push	{r7}
 800e17c:	b083      	sub	sp, #12
 800e17e:	af00      	add	r7, sp, #0
 800e180:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	601a      	str	r2, [r3, #0]
}
 800e18e:	bf00      	nop
 800e190:	370c      	adds	r7, #12
 800e192:	46bd      	mov	sp, r7
 800e194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e198:	4770      	bx	lr

0800e19a <LL_C1_IPCC_EnableIT_RXO>:
{
 800e19a:	b480      	push	{r7}
 800e19c:	b083      	sub	sp, #12
 800e19e:	af00      	add	r7, sp, #0
 800e1a0:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	f043 0201 	orr.w	r2, r3, #1
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	601a      	str	r2, [r3, #0]
}
 800e1ae:	bf00      	nop
 800e1b0:	370c      	adds	r7, #12
 800e1b2:	46bd      	mov	sp, r7
 800e1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1b8:	4770      	bx	lr

0800e1ba <LL_C1_IPCC_EnableTransmitChannel>:
{
 800e1ba:	b480      	push	{r7}
 800e1bc:	b083      	sub	sp, #12
 800e1be:	af00      	add	r7, sp, #0
 800e1c0:	6078      	str	r0, [r7, #4]
 800e1c2:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	685a      	ldr	r2, [r3, #4]
 800e1c8:	683b      	ldr	r3, [r7, #0]
 800e1ca:	041b      	lsls	r3, r3, #16
 800e1cc:	43db      	mvns	r3, r3
 800e1ce:	401a      	ands	r2, r3
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	605a      	str	r2, [r3, #4]
}
 800e1d4:	bf00      	nop
 800e1d6:	370c      	adds	r7, #12
 800e1d8:	46bd      	mov	sp, r7
 800e1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1de:	4770      	bx	lr

0800e1e0 <LL_C1_IPCC_DisableTransmitChannel>:
{
 800e1e0:	b480      	push	{r7}
 800e1e2:	b083      	sub	sp, #12
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	6078      	str	r0, [r7, #4]
 800e1e8:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	685a      	ldr	r2, [r3, #4]
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	041b      	lsls	r3, r3, #16
 800e1f2:	431a      	orrs	r2, r3
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	605a      	str	r2, [r3, #4]
}
 800e1f8:	bf00      	nop
 800e1fa:	370c      	adds	r7, #12
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e202:	4770      	bx	lr

0800e204 <LL_C1_IPCC_EnableReceiveChannel>:
{
 800e204:	b480      	push	{r7}
 800e206:	b083      	sub	sp, #12
 800e208:	af00      	add	r7, sp, #0
 800e20a:	6078      	str	r0, [r7, #4]
 800e20c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	685a      	ldr	r2, [r3, #4]
 800e212:	683b      	ldr	r3, [r7, #0]
 800e214:	43db      	mvns	r3, r3
 800e216:	401a      	ands	r2, r3
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	605a      	str	r2, [r3, #4]
}
 800e21c:	bf00      	nop
 800e21e:	370c      	adds	r7, #12
 800e220:	46bd      	mov	sp, r7
 800e222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e226:	4770      	bx	lr

0800e228 <LL_C1_IPCC_ClearFlag_CHx>:
{
 800e228:	b480      	push	{r7}
 800e22a:	b083      	sub	sp, #12
 800e22c:	af00      	add	r7, sp, #0
 800e22e:	6078      	str	r0, [r7, #4]
 800e230:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	683a      	ldr	r2, [r7, #0]
 800e236:	609a      	str	r2, [r3, #8]
}
 800e238:	bf00      	nop
 800e23a:	370c      	adds	r7, #12
 800e23c:	46bd      	mov	sp, r7
 800e23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e242:	4770      	bx	lr

0800e244 <LL_C1_IPCC_SetFlag_CHx>:
{
 800e244:	b480      	push	{r7}
 800e246:	b083      	sub	sp, #12
 800e248:	af00      	add	r7, sp, #0
 800e24a:	6078      	str	r0, [r7, #4]
 800e24c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	041a      	lsls	r2, r3, #16
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	609a      	str	r2, [r3, #8]
}
 800e256:	bf00      	nop
 800e258:	370c      	adds	r7, #12
 800e25a:	46bd      	mov	sp, r7
 800e25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e260:	4770      	bx	lr

0800e262 <LL_C1_IPCC_IsActiveFlag_CHx>:
{
 800e262:	b480      	push	{r7}
 800e264:	b083      	sub	sp, #12
 800e266:	af00      	add	r7, sp, #0
 800e268:	6078      	str	r0, [r7, #4]
 800e26a:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	68da      	ldr	r2, [r3, #12]
 800e270:	683b      	ldr	r3, [r7, #0]
 800e272:	4013      	ands	r3, r2
 800e274:	683a      	ldr	r2, [r7, #0]
 800e276:	429a      	cmp	r2, r3
 800e278:	d101      	bne.n	800e27e <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800e27a:	2301      	movs	r3, #1
 800e27c:	e000      	b.n	800e280 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800e27e:	2300      	movs	r3, #0
}
 800e280:	4618      	mov	r0, r3
 800e282:	370c      	adds	r7, #12
 800e284:	46bd      	mov	sp, r7
 800e286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e28a:	4770      	bx	lr

0800e28c <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800e28c:	b480      	push	{r7}
 800e28e:	b083      	sub	sp, #12
 800e290:	af00      	add	r7, sp, #0
 800e292:	6078      	str	r0, [r7, #4]
 800e294:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	69da      	ldr	r2, [r3, #28]
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	4013      	ands	r3, r2
 800e29e:	683a      	ldr	r2, [r7, #0]
 800e2a0:	429a      	cmp	r2, r3
 800e2a2:	d101      	bne.n	800e2a8 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800e2a4:	2301      	movs	r3, #1
 800e2a6:	e000      	b.n	800e2aa <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800e2a8:	2300      	movs	r3, #0
}
 800e2aa:	4618      	mov	r0, r3
 800e2ac:	370c      	adds	r7, #12
 800e2ae:	46bd      	mov	sp, r7
 800e2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b4:	4770      	bx	lr
	...

0800e2b8 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800e2b8:	b580      	push	{r7, lr}
 800e2ba:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800e2bc:	2102      	movs	r1, #2
 800e2be:	4819      	ldr	r0, [pc, #100]	; (800e324 <HW_IPCC_Rx_Handler+0x6c>)
 800e2c0:	f7ff ffe4 	bl	800e28c <LL_C2_IPCC_IsActiveFlag_CHx>
 800e2c4:	4603      	mov	r3, r0
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d009      	beq.n	800e2de <HW_IPCC_Rx_Handler+0x26>
 800e2ca:	4b16      	ldr	r3, [pc, #88]	; (800e324 <HW_IPCC_Rx_Handler+0x6c>)
 800e2cc:	685b      	ldr	r3, [r3, #4]
 800e2ce:	43db      	mvns	r3, r3
 800e2d0:	f003 0302 	and.w	r3, r3, #2
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d002      	beq.n	800e2de <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 800e2d8:	f000 f8da 	bl	800e490 <HW_IPCC_SYS_EvtHandler>
 800e2dc:	e01f      	b.n	800e31e <HW_IPCC_Rx_Handler+0x66>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800e2de:	2101      	movs	r1, #1
 800e2e0:	4810      	ldr	r0, [pc, #64]	; (800e324 <HW_IPCC_Rx_Handler+0x6c>)
 800e2e2:	f7ff ffd3 	bl	800e28c <LL_C2_IPCC_IsActiveFlag_CHx>
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d008      	beq.n	800e2fe <HW_IPCC_Rx_Handler+0x46>
 800e2ec:	4b0d      	ldr	r3, [pc, #52]	; (800e324 <HW_IPCC_Rx_Handler+0x6c>)
 800e2ee:	685b      	ldr	r3, [r3, #4]
 800e2f0:	f003 0301 	and.w	r3, r3, #1
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	d102      	bne.n	800e2fe <HW_IPCC_Rx_Handler+0x46>
  {
    HW_IPCC_BLE_EvtHandler();
 800e2f8:	f000 f88e 	bl	800e418 <HW_IPCC_BLE_EvtHandler>
 800e2fc:	e00f      	b.n	800e31e <HW_IPCC_Rx_Handler+0x66>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800e2fe:	2108      	movs	r1, #8
 800e300:	4808      	ldr	r0, [pc, #32]	; (800e324 <HW_IPCC_Rx_Handler+0x6c>)
 800e302:	f7ff ffc3 	bl	800e28c <LL_C2_IPCC_IsActiveFlag_CHx>
 800e306:	4603      	mov	r3, r0
 800e308:	2b00      	cmp	r3, #0
 800e30a:	d009      	beq.n	800e320 <HW_IPCC_Rx_Handler+0x68>
 800e30c:	4b05      	ldr	r3, [pc, #20]	; (800e324 <HW_IPCC_Rx_Handler+0x6c>)
 800e30e:	685b      	ldr	r3, [r3, #4]
 800e310:	43db      	mvns	r3, r3
 800e312:	f003 0308 	and.w	r3, r3, #8
 800e316:	2b00      	cmp	r3, #0
 800e318:	d002      	beq.n	800e320 <HW_IPCC_Rx_Handler+0x68>
  {
    HW_IPCC_TRACES_EvtHandler();
 800e31a:	f000 f905 	bl	800e528 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800e31e:	bf00      	nop
 800e320:	bf00      	nop
}
 800e322:	bd80      	pop	{r7, pc}
 800e324:	58000c00 	.word	0x58000c00

0800e328 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800e328:	b580      	push	{r7, lr}
 800e32a:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800e32c:	2102      	movs	r1, #2
 800e32e:	481a      	ldr	r0, [pc, #104]	; (800e398 <HW_IPCC_Tx_Handler+0x70>)
 800e330:	f7ff ff97 	bl	800e262 <LL_C1_IPCC_IsActiveFlag_CHx>
 800e334:	4603      	mov	r3, r0
 800e336:	2b00      	cmp	r3, #0
 800e338:	d109      	bne.n	800e34e <HW_IPCC_Tx_Handler+0x26>
 800e33a:	4b17      	ldr	r3, [pc, #92]	; (800e398 <HW_IPCC_Tx_Handler+0x70>)
 800e33c:	685b      	ldr	r3, [r3, #4]
 800e33e:	43db      	mvns	r3, r3
 800e340:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e344:	2b00      	cmp	r3, #0
 800e346:	d002      	beq.n	800e34e <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800e348:	f000 f896 	bl	800e478 <HW_IPCC_SYS_CmdEvtHandler>
 800e34c:	e020      	b.n	800e390 <HW_IPCC_Tx_Handler+0x68>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800e34e:	2108      	movs	r1, #8
 800e350:	4811      	ldr	r0, [pc, #68]	; (800e398 <HW_IPCC_Tx_Handler+0x70>)
 800e352:	f7ff ff86 	bl	800e262 <LL_C1_IPCC_IsActiveFlag_CHx>
 800e356:	4603      	mov	r3, r0
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d109      	bne.n	800e370 <HW_IPCC_Tx_Handler+0x48>
 800e35c:	4b0e      	ldr	r3, [pc, #56]	; (800e398 <HW_IPCC_Tx_Handler+0x70>)
 800e35e:	685b      	ldr	r3, [r3, #4]
 800e360:	43db      	mvns	r3, r3
 800e362:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e366:	2b00      	cmp	r3, #0
 800e368:	d002      	beq.n	800e370 <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_MM_FreeBufHandler();
 800e36a:	f000 f8bf 	bl	800e4ec <HW_IPCC_MM_FreeBufHandler>
 800e36e:	e00f      	b.n	800e390 <HW_IPCC_Tx_Handler+0x68>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800e370:	2120      	movs	r1, #32
 800e372:	4809      	ldr	r0, [pc, #36]	; (800e398 <HW_IPCC_Tx_Handler+0x70>)
 800e374:	f7ff ff75 	bl	800e262 <LL_C1_IPCC_IsActiveFlag_CHx>
 800e378:	4603      	mov	r3, r0
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	d109      	bne.n	800e392 <HW_IPCC_Tx_Handler+0x6a>
 800e37e:	4b06      	ldr	r3, [pc, #24]	; (800e398 <HW_IPCC_Tx_Handler+0x70>)
 800e380:	685b      	ldr	r3, [r3, #4]
 800e382:	43db      	mvns	r3, r3
 800e384:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d002      	beq.n	800e392 <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800e38c:	f000 f850 	bl	800e430 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800e390:	bf00      	nop
 800e392:	bf00      	nop
}
 800e394:	bd80      	pop	{r7, pc}
 800e396:	bf00      	nop
 800e398:	58000c00 	.word	0x58000c00

0800e39c <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800e39c:	b580      	push	{r7, lr}
 800e39e:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800e3a0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800e3a4:	f7ff fecd 	bl	800e142 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800e3a8:	f44f 7000 	mov.w	r0, #512	; 0x200
 800e3ac:	f7ff fe9e 	bl	800e0ec <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800e3b0:	f44f 7000 	mov.w	r0, #512	; 0x200
 800e3b4:	f7ff fe86 	bl	800e0c4 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800e3b8:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800e3ba:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800e3bc:	f7ff fe72 	bl	800e0a4 <LL_PWR_EnableBootC2>

  return;
 800e3c0:	bf00      	nop
}
 800e3c2:	bd80      	pop	{r7, pc}

0800e3c4 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800e3c4:	b580      	push	{r7, lr}
 800e3c6:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800e3c8:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800e3cc:	f7ff fea0 	bl	800e110 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800e3d0:	4806      	ldr	r0, [pc, #24]	; (800e3ec <HW_IPCC_Init+0x28>)
 800e3d2:	f7ff fee2 	bl	800e19a <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800e3d6:	4805      	ldr	r0, [pc, #20]	; (800e3ec <HW_IPCC_Init+0x28>)
 800e3d8:	f7ff fecf 	bl	800e17a <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800e3dc:	202c      	movs	r0, #44	; 0x2c
 800e3de:	f7f6 f8de 	bl	800459e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800e3e2:	202d      	movs	r0, #45	; 0x2d
 800e3e4:	f7f6 f8db 	bl	800459e <HAL_NVIC_EnableIRQ>

  return;
 800e3e8:	bf00      	nop
}
 800e3ea:	bd80      	pop	{r7, pc}
 800e3ec:	58000c00 	.word	0x58000c00

0800e3f0 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800e3f0:	b580      	push	{r7, lr}
 800e3f2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800e3f4:	2101      	movs	r1, #1
 800e3f6:	4802      	ldr	r0, [pc, #8]	; (800e400 <HW_IPCC_BLE_Init+0x10>)
 800e3f8:	f7ff ff04 	bl	800e204 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800e3fc:	bf00      	nop
}
 800e3fe:	bd80      	pop	{r7, pc}
 800e400:	58000c00 	.word	0x58000c00

0800e404 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800e404:	b580      	push	{r7, lr}
 800e406:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800e408:	2101      	movs	r1, #1
 800e40a:	4802      	ldr	r0, [pc, #8]	; (800e414 <HW_IPCC_BLE_SendCmd+0x10>)
 800e40c:	f7ff ff1a 	bl	800e244 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800e410:	bf00      	nop
}
 800e412:	bd80      	pop	{r7, pc}
 800e414:	58000c00 	.word	0x58000c00

0800e418 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800e418:	b580      	push	{r7, lr}
 800e41a:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800e41c:	f7fe f8e8 	bl	800c5f0 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800e420:	2101      	movs	r1, #1
 800e422:	4802      	ldr	r0, [pc, #8]	; (800e42c <HW_IPCC_BLE_EvtHandler+0x14>)
 800e424:	f7ff ff00 	bl	800e228 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800e428:	bf00      	nop
}
 800e42a:	bd80      	pop	{r7, pc}
 800e42c:	58000c00 	.word	0x58000c00

0800e430 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800e430:	b580      	push	{r7, lr}
 800e432:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800e434:	2120      	movs	r1, #32
 800e436:	4803      	ldr	r0, [pc, #12]	; (800e444 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800e438:	f7ff fed2 	bl	800e1e0 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 800e43c:	f7fe f908 	bl	800c650 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800e440:	bf00      	nop
}
 800e442:	bd80      	pop	{r7, pc}
 800e444:	58000c00 	.word	0x58000c00

0800e448 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800e44c:	2102      	movs	r1, #2
 800e44e:	4802      	ldr	r0, [pc, #8]	; (800e458 <HW_IPCC_SYS_Init+0x10>)
 800e450:	f7ff fed8 	bl	800e204 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800e454:	bf00      	nop
}
 800e456:	bd80      	pop	{r7, pc}
 800e458:	58000c00 	.word	0x58000c00

0800e45c <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800e45c:	b580      	push	{r7, lr}
 800e45e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800e460:	2102      	movs	r1, #2
 800e462:	4804      	ldr	r0, [pc, #16]	; (800e474 <HW_IPCC_SYS_SendCmd+0x18>)
 800e464:	f7ff feee 	bl	800e244 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800e468:	2102      	movs	r1, #2
 800e46a:	4802      	ldr	r0, [pc, #8]	; (800e474 <HW_IPCC_SYS_SendCmd+0x18>)
 800e46c:	f7ff fea5 	bl	800e1ba <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800e470:	bf00      	nop
}
 800e472:	bd80      	pop	{r7, pc}
 800e474:	58000c00 	.word	0x58000c00

0800e478 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800e47c:	2102      	movs	r1, #2
 800e47e:	4803      	ldr	r0, [pc, #12]	; (800e48c <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800e480:	f7ff feae 	bl	800e1e0 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800e484:	f7fe f934 	bl	800c6f0 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800e488:	bf00      	nop
}
 800e48a:	bd80      	pop	{r7, pc}
 800e48c:	58000c00 	.word	0x58000c00

0800e490 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800e490:	b580      	push	{r7, lr}
 800e492:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800e494:	f7fe f942 	bl	800c71c <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800e498:	2102      	movs	r1, #2
 800e49a:	4802      	ldr	r0, [pc, #8]	; (800e4a4 <HW_IPCC_SYS_EvtHandler+0x14>)
 800e49c:	f7ff fec4 	bl	800e228 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800e4a0:	bf00      	nop
}
 800e4a2:	bd80      	pop	{r7, pc}
 800e4a4:	58000c00 	.word	0x58000c00

0800e4a8 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800e4a8:	b580      	push	{r7, lr}
 800e4aa:	b082      	sub	sp, #8
 800e4ac:	af00      	add	r7, sp, #0
 800e4ae:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800e4b0:	2108      	movs	r1, #8
 800e4b2:	480c      	ldr	r0, [pc, #48]	; (800e4e4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800e4b4:	f7ff fed5 	bl	800e262 <LL_C1_IPCC_IsActiveFlag_CHx>
 800e4b8:	4603      	mov	r3, r0
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d007      	beq.n	800e4ce <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800e4be:	4a0a      	ldr	r2, [pc, #40]	; (800e4e8 <HW_IPCC_MM_SendFreeBuf+0x40>)
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800e4c4:	2108      	movs	r1, #8
 800e4c6:	4807      	ldr	r0, [pc, #28]	; (800e4e4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800e4c8:	f7ff fe77 	bl	800e1ba <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 800e4cc:	e006      	b.n	800e4dc <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800e4d2:	2108      	movs	r1, #8
 800e4d4:	4803      	ldr	r0, [pc, #12]	; (800e4e4 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800e4d6:	f7ff feb5 	bl	800e244 <LL_C1_IPCC_SetFlag_CHx>
  return;
 800e4da:	bf00      	nop
}
 800e4dc:	3708      	adds	r7, #8
 800e4de:	46bd      	mov	sp, r7
 800e4e0:	bd80      	pop	{r7, pc}
 800e4e2:	bf00      	nop
 800e4e4:	58000c00 	.word	0x58000c00
 800e4e8:	20002290 	.word	0x20002290

0800e4ec <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800e4ec:	b580      	push	{r7, lr}
 800e4ee:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800e4f0:	2108      	movs	r1, #8
 800e4f2:	4806      	ldr	r0, [pc, #24]	; (800e50c <HW_IPCC_MM_FreeBufHandler+0x20>)
 800e4f4:	f7ff fe74 	bl	800e1e0 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 800e4f8:	4b05      	ldr	r3, [pc, #20]	; (800e510 <HW_IPCC_MM_FreeBufHandler+0x24>)
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800e4fe:	2108      	movs	r1, #8
 800e500:	4802      	ldr	r0, [pc, #8]	; (800e50c <HW_IPCC_MM_FreeBufHandler+0x20>)
 800e502:	f7ff fe9f 	bl	800e244 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800e506:	bf00      	nop
}
 800e508:	bd80      	pop	{r7, pc}
 800e50a:	bf00      	nop
 800e50c:	58000c00 	.word	0x58000c00
 800e510:	20002290 	.word	0x20002290

0800e514 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800e514:	b580      	push	{r7, lr}
 800e516:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800e518:	2108      	movs	r1, #8
 800e51a:	4802      	ldr	r0, [pc, #8]	; (800e524 <HW_IPCC_TRACES_Init+0x10>)
 800e51c:	f7ff fe72 	bl	800e204 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800e520:	bf00      	nop
}
 800e522:	bd80      	pop	{r7, pc}
 800e524:	58000c00 	.word	0x58000c00

0800e528 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800e528:	b580      	push	{r7, lr}
 800e52a:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800e52c:	f7fe f99e 	bl	800c86c <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800e530:	2108      	movs	r1, #8
 800e532:	4802      	ldr	r0, [pc, #8]	; (800e53c <HW_IPCC_TRACES_EvtHandler+0x14>)
 800e534:	f7ff fe78 	bl	800e228 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800e538:	bf00      	nop
}
 800e53a:	bd80      	pop	{r7, pc}
 800e53c:	58000c00 	.word	0x58000c00

0800e540 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800e540:	b480      	push	{r7}
 800e542:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800e544:	4b05      	ldr	r3, [pc, #20]	; (800e55c <UTIL_LPM_Init+0x1c>)
 800e546:	2200      	movs	r2, #0
 800e548:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800e54a:	4b05      	ldr	r3, [pc, #20]	; (800e560 <UTIL_LPM_Init+0x20>)
 800e54c:	2200      	movs	r2, #0
 800e54e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800e550:	bf00      	nop
 800e552:	46bd      	mov	sp, r7
 800e554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e558:	4770      	bx	lr
 800e55a:	bf00      	nop
 800e55c:	20002294 	.word	0x20002294
 800e560:	20002298 	.word	0x20002298

0800e564 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800e564:	b480      	push	{r7}
 800e566:	b087      	sub	sp, #28
 800e568:	af00      	add	r7, sp, #0
 800e56a:	6078      	str	r0, [r7, #4]
 800e56c:	460b      	mov	r3, r1
 800e56e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e570:	f3ef 8310 	mrs	r3, PRIMASK
 800e574:	613b      	str	r3, [r7, #16]
  return(result);
 800e576:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800e578:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e57a:	b672      	cpsid	i
}
 800e57c:	bf00      	nop
  
  switch(state)
 800e57e:	78fb      	ldrb	r3, [r7, #3]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d008      	beq.n	800e596 <UTIL_LPM_SetOffMode+0x32>
 800e584:	2b01      	cmp	r3, #1
 800e586:	d10e      	bne.n	800e5a6 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800e588:	4b0d      	ldr	r3, [pc, #52]	; (800e5c0 <UTIL_LPM_SetOffMode+0x5c>)
 800e58a:	681a      	ldr	r2, [r3, #0]
 800e58c:	687b      	ldr	r3, [r7, #4]
 800e58e:	4313      	orrs	r3, r2
 800e590:	4a0b      	ldr	r2, [pc, #44]	; (800e5c0 <UTIL_LPM_SetOffMode+0x5c>)
 800e592:	6013      	str	r3, [r2, #0]
      break;
 800e594:	e008      	b.n	800e5a8 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	43da      	mvns	r2, r3
 800e59a:	4b09      	ldr	r3, [pc, #36]	; (800e5c0 <UTIL_LPM_SetOffMode+0x5c>)
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	4013      	ands	r3, r2
 800e5a0:	4a07      	ldr	r2, [pc, #28]	; (800e5c0 <UTIL_LPM_SetOffMode+0x5c>)
 800e5a2:	6013      	str	r3, [r2, #0]
      break;
 800e5a4:	e000      	b.n	800e5a8 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800e5a6:	bf00      	nop
 800e5a8:	697b      	ldr	r3, [r7, #20]
 800e5aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	f383 8810 	msr	PRIMASK, r3
}
 800e5b2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800e5b4:	bf00      	nop
 800e5b6:	371c      	adds	r7, #28
 800e5b8:	46bd      	mov	sp, r7
 800e5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5be:	4770      	bx	lr
 800e5c0:	20002298 	.word	0x20002298

0800e5c4 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b090      	sub	sp, #64	; 0x40
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800e5cc:	4b73      	ldr	r3, [pc, #460]	; (800e79c <UTIL_SEQ_Run+0x1d8>)
 800e5ce:	681b      	ldr	r3, [r3, #0]
 800e5d0:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 800e5d2:	4b72      	ldr	r3, [pc, #456]	; (800e79c <UTIL_SEQ_Run+0x1d8>)
 800e5d4:	681a      	ldr	r2, [r3, #0]
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	4013      	ands	r3, r2
 800e5da:	4a70      	ldr	r2, [pc, #448]	; (800e79c <UTIL_SEQ_Run+0x1d8>)
 800e5dc:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800e5de:	4b70      	ldr	r3, [pc, #448]	; (800e7a0 <UTIL_SEQ_Run+0x1dc>)
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800e5e4:	4b6f      	ldr	r3, [pc, #444]	; (800e7a4 <UTIL_SEQ_Run+0x1e0>)
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800e5ea:	4b6f      	ldr	r3, [pc, #444]	; (800e7a8 <UTIL_SEQ_Run+0x1e4>)
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	633b      	str	r3, [r7, #48]	; 0x30
  local_evtwaited =  EvtWaited;
 800e5f0:	4b6e      	ldr	r3, [pc, #440]	; (800e7ac <UTIL_SEQ_Run+0x1e8>)
 800e5f2:	681b      	ldr	r3, [r3, #0]
 800e5f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800e5f6:	e08d      	b.n	800e714 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800e5f8:	2300      	movs	r3, #0
 800e5fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800e5fc:	e002      	b.n	800e604 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800e5fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e600:	3301      	adds	r3, #1
 800e602:	63fb      	str	r3, [r7, #60]	; 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800e604:	4a6a      	ldr	r2, [pc, #424]	; (800e7b0 <UTIL_SEQ_Run+0x1ec>)
 800e606:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e608:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800e60c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e60e:	401a      	ands	r2, r3
 800e610:	4b62      	ldr	r3, [pc, #392]	; (800e79c <UTIL_SEQ_Run+0x1d8>)
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	4013      	ands	r3, r2
 800e616:	2b00      	cmp	r3, #0
 800e618:	d0f1      	beq.n	800e5fe <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800e61a:	4a65      	ldr	r2, [pc, #404]	; (800e7b0 <UTIL_SEQ_Run+0x1ec>)
 800e61c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e61e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800e622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e624:	401a      	ands	r2, r3
 800e626:	4b5d      	ldr	r3, [pc, #372]	; (800e79c <UTIL_SEQ_Run+0x1d8>)
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	4013      	ands	r3, r2
 800e62c:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800e62e:	4a60      	ldr	r2, [pc, #384]	; (800e7b0 <UTIL_SEQ_Run+0x1ec>)
 800e630:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e632:	00db      	lsls	r3, r3, #3
 800e634:	4413      	add	r3, r2
 800e636:	685a      	ldr	r2, [r3, #4]
 800e638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e63a:	4013      	ands	r3, r2
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d106      	bne.n	800e64e <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800e640:	4a5b      	ldr	r2, [pc, #364]	; (800e7b0 <UTIL_SEQ_Run+0x1ec>)
 800e642:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e644:	00db      	lsls	r3, r3, #3
 800e646:	4413      	add	r3, r2
 800e648:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e64c:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800e64e:	4a58      	ldr	r2, [pc, #352]	; (800e7b0 <UTIL_SEQ_Run+0x1ec>)
 800e650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e652:	00db      	lsls	r3, r3, #3
 800e654:	4413      	add	r3, r2
 800e656:	685a      	ldr	r2, [r3, #4]
 800e658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e65a:	4013      	ands	r3, r2
 800e65c:	4618      	mov	r0, r3
 800e65e:	f000 f9b3 	bl	800e9c8 <SEQ_BitPosition>
 800e662:	4603      	mov	r3, r0
 800e664:	461a      	mov	r2, r3
 800e666:	4b53      	ldr	r3, [pc, #332]	; (800e7b4 <UTIL_SEQ_Run+0x1f0>)
 800e668:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800e66a:	4a51      	ldr	r2, [pc, #324]	; (800e7b0 <UTIL_SEQ_Run+0x1ec>)
 800e66c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e66e:	00db      	lsls	r3, r3, #3
 800e670:	4413      	add	r3, r2
 800e672:	685a      	ldr	r2, [r3, #4]
 800e674:	4b4f      	ldr	r3, [pc, #316]	; (800e7b4 <UTIL_SEQ_Run+0x1f0>)
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	2101      	movs	r1, #1
 800e67a:	fa01 f303 	lsl.w	r3, r1, r3
 800e67e:	43db      	mvns	r3, r3
 800e680:	401a      	ands	r2, r3
 800e682:	494b      	ldr	r1, [pc, #300]	; (800e7b0 <UTIL_SEQ_Run+0x1ec>)
 800e684:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e686:	00db      	lsls	r3, r3, #3
 800e688:	440b      	add	r3, r1
 800e68a:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e68c:	f3ef 8310 	mrs	r3, PRIMASK
 800e690:	61bb      	str	r3, [r7, #24]
  return(result);
 800e692:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e694:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800e696:	b672      	cpsid	i
}
 800e698:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800e69a:	4b46      	ldr	r3, [pc, #280]	; (800e7b4 <UTIL_SEQ_Run+0x1f0>)
 800e69c:	681b      	ldr	r3, [r3, #0]
 800e69e:	2201      	movs	r2, #1
 800e6a0:	fa02 f303 	lsl.w	r3, r2, r3
 800e6a4:	43da      	mvns	r2, r3
 800e6a6:	4b3e      	ldr	r3, [pc, #248]	; (800e7a0 <UTIL_SEQ_Run+0x1dc>)
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	4013      	ands	r3, r2
 800e6ac:	4a3c      	ldr	r2, [pc, #240]	; (800e7a0 <UTIL_SEQ_Run+0x1dc>)
 800e6ae:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800e6b0:	2302      	movs	r3, #2
 800e6b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e6b4:	e013      	b.n	800e6de <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800e6b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6b8:	3b01      	subs	r3, #1
 800e6ba:	4a3d      	ldr	r2, [pc, #244]	; (800e7b0 <UTIL_SEQ_Run+0x1ec>)
 800e6bc:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800e6c0:	4b3c      	ldr	r3, [pc, #240]	; (800e7b4 <UTIL_SEQ_Run+0x1f0>)
 800e6c2:	681b      	ldr	r3, [r3, #0]
 800e6c4:	2201      	movs	r2, #1
 800e6c6:	fa02 f303 	lsl.w	r3, r2, r3
 800e6ca:	43da      	mvns	r2, r3
 800e6cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6ce:	3b01      	subs	r3, #1
 800e6d0:	400a      	ands	r2, r1
 800e6d2:	4937      	ldr	r1, [pc, #220]	; (800e7b0 <UTIL_SEQ_Run+0x1ec>)
 800e6d4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800e6d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6da:	3b01      	subs	r3, #1
 800e6dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e6de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d1e8      	bne.n	800e6b6 <UTIL_SEQ_Run+0xf2>
 800e6e4:	6a3b      	ldr	r3, [r7, #32]
 800e6e6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e6e8:	697b      	ldr	r3, [r7, #20]
 800e6ea:	f383 8810 	msr	PRIMASK, r3
}
 800e6ee:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800e6f0:	4b30      	ldr	r3, [pc, #192]	; (800e7b4 <UTIL_SEQ_Run+0x1f0>)
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	4a30      	ldr	r2, [pc, #192]	; (800e7b8 <UTIL_SEQ_Run+0x1f4>)
 800e6f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e6fa:	4798      	blx	r3

    local_taskset = TaskSet;
 800e6fc:	4b28      	ldr	r3, [pc, #160]	; (800e7a0 <UTIL_SEQ_Run+0x1dc>)
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	63bb      	str	r3, [r7, #56]	; 0x38
    local_evtset = EvtSet;
 800e702:	4b28      	ldr	r3, [pc, #160]	; (800e7a4 <UTIL_SEQ_Run+0x1e0>)
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	637b      	str	r3, [r7, #52]	; 0x34
    local_taskmask = TaskMask;
 800e708:	4b27      	ldr	r3, [pc, #156]	; (800e7a8 <UTIL_SEQ_Run+0x1e4>)
 800e70a:	681b      	ldr	r3, [r3, #0]
 800e70c:	633b      	str	r3, [r7, #48]	; 0x30
    local_evtwaited = EvtWaited;
 800e70e:	4b27      	ldr	r3, [pc, #156]	; (800e7ac <UTIL_SEQ_Run+0x1e8>)
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800e714:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e718:	401a      	ands	r2, r3
 800e71a:	4b20      	ldr	r3, [pc, #128]	; (800e79c <UTIL_SEQ_Run+0x1d8>)
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	4013      	ands	r3, r2
 800e720:	2b00      	cmp	r3, #0
 800e722:	d005      	beq.n	800e730 <UTIL_SEQ_Run+0x16c>
 800e724:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e728:	4013      	ands	r3, r2
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	f43f af64 	beq.w	800e5f8 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800e730:	4b20      	ldr	r3, [pc, #128]	; (800e7b4 <UTIL_SEQ_Run+0x1f0>)
 800e732:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e736:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800e738:	f000 f938 	bl	800e9ac <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e73c:	f3ef 8310 	mrs	r3, PRIMASK
 800e740:	613b      	str	r3, [r7, #16]
  return(result);
 800e742:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800e744:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800e746:	b672      	cpsid	i
}
 800e748:	bf00      	nop
  local_taskset = TaskSet;
 800e74a:	4b15      	ldr	r3, [pc, #84]	; (800e7a0 <UTIL_SEQ_Run+0x1dc>)
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 800e750:	4b14      	ldr	r3, [pc, #80]	; (800e7a4 <UTIL_SEQ_Run+0x1e0>)
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 800e756:	4b14      	ldr	r3, [pc, #80]	; (800e7a8 <UTIL_SEQ_Run+0x1e4>)
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	633b      	str	r3, [r7, #48]	; 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800e75c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800e75e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e760:	401a      	ands	r2, r3
 800e762:	4b0e      	ldr	r3, [pc, #56]	; (800e79c <UTIL_SEQ_Run+0x1d8>)
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	4013      	ands	r3, r2
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d107      	bne.n	800e77c <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800e76c:	4b0f      	ldr	r3, [pc, #60]	; (800e7ac <UTIL_SEQ_Run+0x1e8>)
 800e76e:	681a      	ldr	r2, [r3, #0]
 800e770:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e772:	4013      	ands	r3, r2
 800e774:	2b00      	cmp	r3, #0
 800e776:	d101      	bne.n	800e77c <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800e778:	f7f3 fead 	bl	80024d6 <UTIL_SEQ_Idle>
 800e77c:	69fb      	ldr	r3, [r7, #28]
 800e77e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	f383 8810 	msr	PRIMASK, r3
}
 800e786:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800e788:	f000 f917 	bl	800e9ba <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800e78c:	4a03      	ldr	r2, [pc, #12]	; (800e79c <UTIL_SEQ_Run+0x1d8>)
 800e78e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e790:	6013      	str	r3, [r2, #0]

  return;
 800e792:	bf00      	nop
}
 800e794:	3740      	adds	r7, #64	; 0x40
 800e796:	46bd      	mov	sp, r7
 800e798:	bd80      	pop	{r7, pc}
 800e79a:	bf00      	nop
 800e79c:	20000020 	.word	0x20000020
 800e7a0:	2000229c 	.word	0x2000229c
 800e7a4:	200022a0 	.word	0x200022a0
 800e7a8:	2000001c 	.word	0x2000001c
 800e7ac:	200022a4 	.word	0x200022a4
 800e7b0:	2000232c 	.word	0x2000232c
 800e7b4:	200022a8 	.word	0x200022a8
 800e7b8:	200022ac 	.word	0x200022ac

0800e7bc <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800e7bc:	b580      	push	{r7, lr}
 800e7be:	b088      	sub	sp, #32
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	60f8      	str	r0, [r7, #12]
 800e7c4:	60b9      	str	r1, [r7, #8]
 800e7c6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e7c8:	f3ef 8310 	mrs	r3, PRIMASK
 800e7cc:	617b      	str	r3, [r7, #20]
  return(result);
 800e7ce:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800e7d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800e7d2:	b672      	cpsid	i
}
 800e7d4:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800e7d6:	68f8      	ldr	r0, [r7, #12]
 800e7d8:	f000 f8f6 	bl	800e9c8 <SEQ_BitPosition>
 800e7dc:	4603      	mov	r3, r0
 800e7de:	4619      	mov	r1, r3
 800e7e0:	4a06      	ldr	r2, [pc, #24]	; (800e7fc <UTIL_SEQ_RegTask+0x40>)
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800e7e8:	69fb      	ldr	r3, [r7, #28]
 800e7ea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e7ec:	69bb      	ldr	r3, [r7, #24]
 800e7ee:	f383 8810 	msr	PRIMASK, r3
}
 800e7f2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800e7f4:	bf00      	nop
}
 800e7f6:	3720      	adds	r7, #32
 800e7f8:	46bd      	mov	sp, r7
 800e7fa:	bd80      	pop	{r7, pc}
 800e7fc:	200022ac 	.word	0x200022ac

0800e800 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800e800:	b480      	push	{r7}
 800e802:	b087      	sub	sp, #28
 800e804:	af00      	add	r7, sp, #0
 800e806:	6078      	str	r0, [r7, #4]
 800e808:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e80a:	f3ef 8310 	mrs	r3, PRIMASK
 800e80e:	60fb      	str	r3, [r7, #12]
  return(result);
 800e810:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e812:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e814:	b672      	cpsid	i
}
 800e816:	bf00      	nop

  TaskSet |= TaskId_bm;
 800e818:	4b0d      	ldr	r3, [pc, #52]	; (800e850 <UTIL_SEQ_SetTask+0x50>)
 800e81a:	681a      	ldr	r2, [r3, #0]
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	4313      	orrs	r3, r2
 800e820:	4a0b      	ldr	r2, [pc, #44]	; (800e850 <UTIL_SEQ_SetTask+0x50>)
 800e822:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800e824:	4a0b      	ldr	r2, [pc, #44]	; (800e854 <UTIL_SEQ_SetTask+0x54>)
 800e826:	683b      	ldr	r3, [r7, #0]
 800e828:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	431a      	orrs	r2, r3
 800e830:	4908      	ldr	r1, [pc, #32]	; (800e854 <UTIL_SEQ_SetTask+0x54>)
 800e832:	683b      	ldr	r3, [r7, #0]
 800e834:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800e838:	697b      	ldr	r3, [r7, #20]
 800e83a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e83c:	693b      	ldr	r3, [r7, #16]
 800e83e:	f383 8810 	msr	PRIMASK, r3
}
 800e842:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800e844:	bf00      	nop
}
 800e846:	371c      	adds	r7, #28
 800e848:	46bd      	mov	sp, r7
 800e84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e84e:	4770      	bx	lr
 800e850:	2000229c 	.word	0x2000229c
 800e854:	2000232c 	.word	0x2000232c

0800e858 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800e858:	b480      	push	{r7}
 800e85a:	b087      	sub	sp, #28
 800e85c:	af00      	add	r7, sp, #0
 800e85e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e860:	f3ef 8310 	mrs	r3, PRIMASK
 800e864:	60fb      	str	r3, [r7, #12]
  return(result);
 800e866:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e868:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e86a:	b672      	cpsid	i
}
 800e86c:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 800e86e:	687b      	ldr	r3, [r7, #4]
 800e870:	43da      	mvns	r2, r3
 800e872:	4b08      	ldr	r3, [pc, #32]	; (800e894 <UTIL_SEQ_PauseTask+0x3c>)
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	4013      	ands	r3, r2
 800e878:	4a06      	ldr	r2, [pc, #24]	; (800e894 <UTIL_SEQ_PauseTask+0x3c>)
 800e87a:	6013      	str	r3, [r2, #0]
 800e87c:	697b      	ldr	r3, [r7, #20]
 800e87e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e880:	693b      	ldr	r3, [r7, #16]
 800e882:	f383 8810 	msr	PRIMASK, r3
}
 800e886:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800e888:	bf00      	nop
}
 800e88a:	371c      	adds	r7, #28
 800e88c:	46bd      	mov	sp, r7
 800e88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e892:	4770      	bx	lr
 800e894:	2000001c 	.word	0x2000001c

0800e898 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800e898:	b480      	push	{r7}
 800e89a:	b087      	sub	sp, #28
 800e89c:	af00      	add	r7, sp, #0
 800e89e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e8a0:	f3ef 8310 	mrs	r3, PRIMASK
 800e8a4:	60fb      	str	r3, [r7, #12]
  return(result);
 800e8a6:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e8a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e8aa:	b672      	cpsid	i
}
 800e8ac:	bf00      	nop

  TaskMask |= TaskId_bm;
 800e8ae:	4b09      	ldr	r3, [pc, #36]	; (800e8d4 <UTIL_SEQ_ResumeTask+0x3c>)
 800e8b0:	681a      	ldr	r2, [r3, #0]
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	4313      	orrs	r3, r2
 800e8b6:	4a07      	ldr	r2, [pc, #28]	; (800e8d4 <UTIL_SEQ_ResumeTask+0x3c>)
 800e8b8:	6013      	str	r3, [r2, #0]
 800e8ba:	697b      	ldr	r3, [r7, #20]
 800e8bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e8be:	693b      	ldr	r3, [r7, #16]
 800e8c0:	f383 8810 	msr	PRIMASK, r3
}
 800e8c4:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800e8c6:	bf00      	nop
}
 800e8c8:	371c      	adds	r7, #28
 800e8ca:	46bd      	mov	sp, r7
 800e8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8d0:	4770      	bx	lr
 800e8d2:	bf00      	nop
 800e8d4:	2000001c 	.word	0x2000001c

0800e8d8 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800e8d8:	b480      	push	{r7}
 800e8da:	b087      	sub	sp, #28
 800e8dc:	af00      	add	r7, sp, #0
 800e8de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e8e0:	f3ef 8310 	mrs	r3, PRIMASK
 800e8e4:	60fb      	str	r3, [r7, #12]
  return(result);
 800e8e6:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e8e8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e8ea:	b672      	cpsid	i
}
 800e8ec:	bf00      	nop

  EvtSet |= EvtId_bm;
 800e8ee:	4b09      	ldr	r3, [pc, #36]	; (800e914 <UTIL_SEQ_SetEvt+0x3c>)
 800e8f0:	681a      	ldr	r2, [r3, #0]
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	4313      	orrs	r3, r2
 800e8f6:	4a07      	ldr	r2, [pc, #28]	; (800e914 <UTIL_SEQ_SetEvt+0x3c>)
 800e8f8:	6013      	str	r3, [r2, #0]
 800e8fa:	697b      	ldr	r3, [r7, #20]
 800e8fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e8fe:	693b      	ldr	r3, [r7, #16]
 800e900:	f383 8810 	msr	PRIMASK, r3
}
 800e904:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800e906:	bf00      	nop
}
 800e908:	371c      	adds	r7, #28
 800e90a:	46bd      	mov	sp, r7
 800e90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e910:	4770      	bx	lr
 800e912:	bf00      	nop
 800e914:	200022a0 	.word	0x200022a0

0800e918 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800e918:	b580      	push	{r7, lr}
 800e91a:	b088      	sub	sp, #32
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800e920:	4b1f      	ldr	r3, [pc, #124]	; (800e9a0 <UTIL_SEQ_WaitEvt+0x88>)
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800e926:	4b1e      	ldr	r3, [pc, #120]	; (800e9a0 <UTIL_SEQ_WaitEvt+0x88>)
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e92e:	d102      	bne.n	800e936 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800e930:	2300      	movs	r3, #0
 800e932:	61fb      	str	r3, [r7, #28]
 800e934:	e005      	b.n	800e942 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800e936:	4b1a      	ldr	r3, [pc, #104]	; (800e9a0 <UTIL_SEQ_WaitEvt+0x88>)
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	2201      	movs	r2, #1
 800e93c:	fa02 f303 	lsl.w	r3, r2, r3
 800e940:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800e942:	4b18      	ldr	r3, [pc, #96]	; (800e9a4 <UTIL_SEQ_WaitEvt+0x8c>)
 800e944:	681b      	ldr	r3, [r3, #0]
 800e946:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800e948:	4a16      	ldr	r2, [pc, #88]	; (800e9a4 <UTIL_SEQ_WaitEvt+0x8c>)
 800e94a:	687b      	ldr	r3, [r7, #4]
 800e94c:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800e94e:	e003      	b.n	800e958 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800e950:	6879      	ldr	r1, [r7, #4]
 800e952:	69f8      	ldr	r0, [r7, #28]
 800e954:	f7f3 fdc6 	bl	80024e4 <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800e958:	4b13      	ldr	r3, [pc, #76]	; (800e9a8 <UTIL_SEQ_WaitEvt+0x90>)
 800e95a:	681a      	ldr	r2, [r3, #0]
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	4013      	ands	r3, r2
 800e960:	2b00      	cmp	r3, #0
 800e962:	d0f5      	beq.n	800e950 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800e964:	4a0e      	ldr	r2, [pc, #56]	; (800e9a0 <UTIL_SEQ_WaitEvt+0x88>)
 800e966:	69bb      	ldr	r3, [r7, #24]
 800e968:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e96a:	f3ef 8310 	mrs	r3, PRIMASK
 800e96e:	60bb      	str	r3, [r7, #8]
  return(result);
 800e970:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e972:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800e974:	b672      	cpsid	i
}
 800e976:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	43da      	mvns	r2, r3
 800e97c:	4b0a      	ldr	r3, [pc, #40]	; (800e9a8 <UTIL_SEQ_WaitEvt+0x90>)
 800e97e:	681b      	ldr	r3, [r3, #0]
 800e980:	4013      	ands	r3, r2
 800e982:	4a09      	ldr	r2, [pc, #36]	; (800e9a8 <UTIL_SEQ_WaitEvt+0x90>)
 800e984:	6013      	str	r3, [r2, #0]
 800e986:	693b      	ldr	r3, [r7, #16]
 800e988:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e98a:	68fb      	ldr	r3, [r7, #12]
 800e98c:	f383 8810 	msr	PRIMASK, r3
}
 800e990:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800e992:	4a04      	ldr	r2, [pc, #16]	; (800e9a4 <UTIL_SEQ_WaitEvt+0x8c>)
 800e994:	697b      	ldr	r3, [r7, #20]
 800e996:	6013      	str	r3, [r2, #0]
  return;
 800e998:	bf00      	nop
}
 800e99a:	3720      	adds	r7, #32
 800e99c:	46bd      	mov	sp, r7
 800e99e:	bd80      	pop	{r7, pc}
 800e9a0:	200022a8 	.word	0x200022a8
 800e9a4:	200022a4 	.word	0x200022a4
 800e9a8:	200022a0 	.word	0x200022a0

0800e9ac <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800e9ac:	b480      	push	{r7}
 800e9ae:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800e9b0:	bf00      	nop
}
 800e9b2:	46bd      	mov	sp, r7
 800e9b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b8:	4770      	bx	lr

0800e9ba <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800e9ba:	b480      	push	{r7}
 800e9bc:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800e9be:	bf00      	nop
}
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9c6:	4770      	bx	lr

0800e9c8 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800e9c8:	b480      	push	{r7}
 800e9ca:	b085      	sub	sp, #20
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 800e9d0:	2300      	movs	r3, #0
 800e9d2:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 800e9d8:	68bb      	ldr	r3, [r7, #8]
 800e9da:	0c1b      	lsrs	r3, r3, #16
 800e9dc:	041b      	lsls	r3, r3, #16
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d104      	bne.n	800e9ec <SEQ_BitPosition+0x24>
 800e9e2:	2310      	movs	r3, #16
 800e9e4:	73fb      	strb	r3, [r7, #15]
 800e9e6:	68bb      	ldr	r3, [r7, #8]
 800e9e8:	041b      	lsls	r3, r3, #16
 800e9ea:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800e9ec:	68bb      	ldr	r3, [r7, #8]
 800e9ee:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d105      	bne.n	800ea02 <SEQ_BitPosition+0x3a>
 800e9f6:	7bfb      	ldrb	r3, [r7, #15]
 800e9f8:	3308      	adds	r3, #8
 800e9fa:	73fb      	strb	r3, [r7, #15]
 800e9fc:	68bb      	ldr	r3, [r7, #8]
 800e9fe:	021b      	lsls	r3, r3, #8
 800ea00:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800ea02:	68bb      	ldr	r3, [r7, #8]
 800ea04:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d105      	bne.n	800ea18 <SEQ_BitPosition+0x50>
 800ea0c:	7bfb      	ldrb	r3, [r7, #15]
 800ea0e:	3304      	adds	r3, #4
 800ea10:	73fb      	strb	r3, [r7, #15]
 800ea12:	68bb      	ldr	r3, [r7, #8]
 800ea14:	011b      	lsls	r3, r3, #4
 800ea16:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 800ea18:	68bb      	ldr	r3, [r7, #8]
 800ea1a:	0f1b      	lsrs	r3, r3, #28
 800ea1c:	4a07      	ldr	r2, [pc, #28]	; (800ea3c <SEQ_BitPosition+0x74>)
 800ea1e:	5cd2      	ldrb	r2, [r2, r3]
 800ea20:	7bfb      	ldrb	r3, [r7, #15]
 800ea22:	4413      	add	r3, r2
 800ea24:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 800ea26:	7bfb      	ldrb	r3, [r7, #15]
 800ea28:	f1c3 031f 	rsb	r3, r3, #31
 800ea2c:	b2db      	uxtb	r3, r3
}
 800ea2e:	4618      	mov	r0, r3
 800ea30:	3714      	adds	r7, #20
 800ea32:	46bd      	mov	sp, r7
 800ea34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea38:	4770      	bx	lr
 800ea3a:	bf00      	nop
 800ea3c:	08012cb4 	.word	0x08012cb4

0800ea40 <__errno>:
 800ea40:	4b01      	ldr	r3, [pc, #4]	; (800ea48 <__errno+0x8>)
 800ea42:	6818      	ldr	r0, [r3, #0]
 800ea44:	4770      	bx	lr
 800ea46:	bf00      	nop
 800ea48:	20000024 	.word	0x20000024

0800ea4c <__libc_init_array>:
 800ea4c:	b570      	push	{r4, r5, r6, lr}
 800ea4e:	4d0d      	ldr	r5, [pc, #52]	; (800ea84 <__libc_init_array+0x38>)
 800ea50:	4c0d      	ldr	r4, [pc, #52]	; (800ea88 <__libc_init_array+0x3c>)
 800ea52:	1b64      	subs	r4, r4, r5
 800ea54:	10a4      	asrs	r4, r4, #2
 800ea56:	2600      	movs	r6, #0
 800ea58:	42a6      	cmp	r6, r4
 800ea5a:	d109      	bne.n	800ea70 <__libc_init_array+0x24>
 800ea5c:	4d0b      	ldr	r5, [pc, #44]	; (800ea8c <__libc_init_array+0x40>)
 800ea5e:	4c0c      	ldr	r4, [pc, #48]	; (800ea90 <__libc_init_array+0x44>)
 800ea60:	f002 ff00 	bl	8011864 <_init>
 800ea64:	1b64      	subs	r4, r4, r5
 800ea66:	10a4      	asrs	r4, r4, #2
 800ea68:	2600      	movs	r6, #0
 800ea6a:	42a6      	cmp	r6, r4
 800ea6c:	d105      	bne.n	800ea7a <__libc_init_array+0x2e>
 800ea6e:	bd70      	pop	{r4, r5, r6, pc}
 800ea70:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea74:	4798      	blx	r3
 800ea76:	3601      	adds	r6, #1
 800ea78:	e7ee      	b.n	800ea58 <__libc_init_array+0xc>
 800ea7a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea7e:	4798      	blx	r3
 800ea80:	3601      	adds	r6, #1
 800ea82:	e7f2      	b.n	800ea6a <__libc_init_array+0x1e>
 800ea84:	080130a4 	.word	0x080130a4
 800ea88:	080130a4 	.word	0x080130a4
 800ea8c:	080130a4 	.word	0x080130a4
 800ea90:	080130a8 	.word	0x080130a8

0800ea94 <memcpy>:
 800ea94:	440a      	add	r2, r1
 800ea96:	4291      	cmp	r1, r2
 800ea98:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ea9c:	d100      	bne.n	800eaa0 <memcpy+0xc>
 800ea9e:	4770      	bx	lr
 800eaa0:	b510      	push	{r4, lr}
 800eaa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eaa6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eaaa:	4291      	cmp	r1, r2
 800eaac:	d1f9      	bne.n	800eaa2 <memcpy+0xe>
 800eaae:	bd10      	pop	{r4, pc}

0800eab0 <memset>:
 800eab0:	4402      	add	r2, r0
 800eab2:	4603      	mov	r3, r0
 800eab4:	4293      	cmp	r3, r2
 800eab6:	d100      	bne.n	800eaba <memset+0xa>
 800eab8:	4770      	bx	lr
 800eaba:	f803 1b01 	strb.w	r1, [r3], #1
 800eabe:	e7f9      	b.n	800eab4 <memset+0x4>

0800eac0 <__cvt>:
 800eac0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800eac4:	ec55 4b10 	vmov	r4, r5, d0
 800eac8:	2d00      	cmp	r5, #0
 800eaca:	460e      	mov	r6, r1
 800eacc:	4619      	mov	r1, r3
 800eace:	462b      	mov	r3, r5
 800ead0:	bfbb      	ittet	lt
 800ead2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ead6:	461d      	movlt	r5, r3
 800ead8:	2300      	movge	r3, #0
 800eada:	232d      	movlt	r3, #45	; 0x2d
 800eadc:	700b      	strb	r3, [r1, #0]
 800eade:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800eae0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800eae4:	4691      	mov	r9, r2
 800eae6:	f023 0820 	bic.w	r8, r3, #32
 800eaea:	bfbc      	itt	lt
 800eaec:	4622      	movlt	r2, r4
 800eaee:	4614      	movlt	r4, r2
 800eaf0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800eaf4:	d005      	beq.n	800eb02 <__cvt+0x42>
 800eaf6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800eafa:	d100      	bne.n	800eafe <__cvt+0x3e>
 800eafc:	3601      	adds	r6, #1
 800eafe:	2102      	movs	r1, #2
 800eb00:	e000      	b.n	800eb04 <__cvt+0x44>
 800eb02:	2103      	movs	r1, #3
 800eb04:	ab03      	add	r3, sp, #12
 800eb06:	9301      	str	r3, [sp, #4]
 800eb08:	ab02      	add	r3, sp, #8
 800eb0a:	9300      	str	r3, [sp, #0]
 800eb0c:	ec45 4b10 	vmov	d0, r4, r5
 800eb10:	4653      	mov	r3, sl
 800eb12:	4632      	mov	r2, r6
 800eb14:	f000 fe30 	bl	800f778 <_dtoa_r>
 800eb18:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800eb1c:	4607      	mov	r7, r0
 800eb1e:	d102      	bne.n	800eb26 <__cvt+0x66>
 800eb20:	f019 0f01 	tst.w	r9, #1
 800eb24:	d022      	beq.n	800eb6c <__cvt+0xac>
 800eb26:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800eb2a:	eb07 0906 	add.w	r9, r7, r6
 800eb2e:	d110      	bne.n	800eb52 <__cvt+0x92>
 800eb30:	783b      	ldrb	r3, [r7, #0]
 800eb32:	2b30      	cmp	r3, #48	; 0x30
 800eb34:	d10a      	bne.n	800eb4c <__cvt+0x8c>
 800eb36:	2200      	movs	r2, #0
 800eb38:	2300      	movs	r3, #0
 800eb3a:	4620      	mov	r0, r4
 800eb3c:	4629      	mov	r1, r5
 800eb3e:	f7f1 ff9b 	bl	8000a78 <__aeabi_dcmpeq>
 800eb42:	b918      	cbnz	r0, 800eb4c <__cvt+0x8c>
 800eb44:	f1c6 0601 	rsb	r6, r6, #1
 800eb48:	f8ca 6000 	str.w	r6, [sl]
 800eb4c:	f8da 3000 	ldr.w	r3, [sl]
 800eb50:	4499      	add	r9, r3
 800eb52:	2200      	movs	r2, #0
 800eb54:	2300      	movs	r3, #0
 800eb56:	4620      	mov	r0, r4
 800eb58:	4629      	mov	r1, r5
 800eb5a:	f7f1 ff8d 	bl	8000a78 <__aeabi_dcmpeq>
 800eb5e:	b108      	cbz	r0, 800eb64 <__cvt+0xa4>
 800eb60:	f8cd 900c 	str.w	r9, [sp, #12]
 800eb64:	2230      	movs	r2, #48	; 0x30
 800eb66:	9b03      	ldr	r3, [sp, #12]
 800eb68:	454b      	cmp	r3, r9
 800eb6a:	d307      	bcc.n	800eb7c <__cvt+0xbc>
 800eb6c:	9b03      	ldr	r3, [sp, #12]
 800eb6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800eb70:	1bdb      	subs	r3, r3, r7
 800eb72:	4638      	mov	r0, r7
 800eb74:	6013      	str	r3, [r2, #0]
 800eb76:	b004      	add	sp, #16
 800eb78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb7c:	1c59      	adds	r1, r3, #1
 800eb7e:	9103      	str	r1, [sp, #12]
 800eb80:	701a      	strb	r2, [r3, #0]
 800eb82:	e7f0      	b.n	800eb66 <__cvt+0xa6>

0800eb84 <__exponent>:
 800eb84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb86:	4603      	mov	r3, r0
 800eb88:	2900      	cmp	r1, #0
 800eb8a:	bfb8      	it	lt
 800eb8c:	4249      	neglt	r1, r1
 800eb8e:	f803 2b02 	strb.w	r2, [r3], #2
 800eb92:	bfb4      	ite	lt
 800eb94:	222d      	movlt	r2, #45	; 0x2d
 800eb96:	222b      	movge	r2, #43	; 0x2b
 800eb98:	2909      	cmp	r1, #9
 800eb9a:	7042      	strb	r2, [r0, #1]
 800eb9c:	dd2a      	ble.n	800ebf4 <__exponent+0x70>
 800eb9e:	f10d 0407 	add.w	r4, sp, #7
 800eba2:	46a4      	mov	ip, r4
 800eba4:	270a      	movs	r7, #10
 800eba6:	46a6      	mov	lr, r4
 800eba8:	460a      	mov	r2, r1
 800ebaa:	fb91 f6f7 	sdiv	r6, r1, r7
 800ebae:	fb07 1516 	mls	r5, r7, r6, r1
 800ebb2:	3530      	adds	r5, #48	; 0x30
 800ebb4:	2a63      	cmp	r2, #99	; 0x63
 800ebb6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800ebba:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800ebbe:	4631      	mov	r1, r6
 800ebc0:	dcf1      	bgt.n	800eba6 <__exponent+0x22>
 800ebc2:	3130      	adds	r1, #48	; 0x30
 800ebc4:	f1ae 0502 	sub.w	r5, lr, #2
 800ebc8:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ebcc:	1c44      	adds	r4, r0, #1
 800ebce:	4629      	mov	r1, r5
 800ebd0:	4561      	cmp	r1, ip
 800ebd2:	d30a      	bcc.n	800ebea <__exponent+0x66>
 800ebd4:	f10d 0209 	add.w	r2, sp, #9
 800ebd8:	eba2 020e 	sub.w	r2, r2, lr
 800ebdc:	4565      	cmp	r5, ip
 800ebde:	bf88      	it	hi
 800ebe0:	2200      	movhi	r2, #0
 800ebe2:	4413      	add	r3, r2
 800ebe4:	1a18      	subs	r0, r3, r0
 800ebe6:	b003      	add	sp, #12
 800ebe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ebee:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ebf2:	e7ed      	b.n	800ebd0 <__exponent+0x4c>
 800ebf4:	2330      	movs	r3, #48	; 0x30
 800ebf6:	3130      	adds	r1, #48	; 0x30
 800ebf8:	7083      	strb	r3, [r0, #2]
 800ebfa:	70c1      	strb	r1, [r0, #3]
 800ebfc:	1d03      	adds	r3, r0, #4
 800ebfe:	e7f1      	b.n	800ebe4 <__exponent+0x60>

0800ec00 <_printf_float>:
 800ec00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec04:	ed2d 8b02 	vpush	{d8}
 800ec08:	b08d      	sub	sp, #52	; 0x34
 800ec0a:	460c      	mov	r4, r1
 800ec0c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ec10:	4616      	mov	r6, r2
 800ec12:	461f      	mov	r7, r3
 800ec14:	4605      	mov	r5, r0
 800ec16:	f001 fd55 	bl	80106c4 <_localeconv_r>
 800ec1a:	f8d0 a000 	ldr.w	sl, [r0]
 800ec1e:	4650      	mov	r0, sl
 800ec20:	f7f1 faae 	bl	8000180 <strlen>
 800ec24:	2300      	movs	r3, #0
 800ec26:	930a      	str	r3, [sp, #40]	; 0x28
 800ec28:	6823      	ldr	r3, [r4, #0]
 800ec2a:	9305      	str	r3, [sp, #20]
 800ec2c:	f8d8 3000 	ldr.w	r3, [r8]
 800ec30:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ec34:	3307      	adds	r3, #7
 800ec36:	f023 0307 	bic.w	r3, r3, #7
 800ec3a:	f103 0208 	add.w	r2, r3, #8
 800ec3e:	f8c8 2000 	str.w	r2, [r8]
 800ec42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec46:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ec4a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ec4e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ec52:	9307      	str	r3, [sp, #28]
 800ec54:	f8cd 8018 	str.w	r8, [sp, #24]
 800ec58:	ee08 0a10 	vmov	s16, r0
 800ec5c:	4b9f      	ldr	r3, [pc, #636]	; (800eedc <_printf_float+0x2dc>)
 800ec5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ec62:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ec66:	f7f1 ff39 	bl	8000adc <__aeabi_dcmpun>
 800ec6a:	bb88      	cbnz	r0, 800ecd0 <_printf_float+0xd0>
 800ec6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ec70:	4b9a      	ldr	r3, [pc, #616]	; (800eedc <_printf_float+0x2dc>)
 800ec72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ec76:	f7f1 ff13 	bl	8000aa0 <__aeabi_dcmple>
 800ec7a:	bb48      	cbnz	r0, 800ecd0 <_printf_float+0xd0>
 800ec7c:	2200      	movs	r2, #0
 800ec7e:	2300      	movs	r3, #0
 800ec80:	4640      	mov	r0, r8
 800ec82:	4649      	mov	r1, r9
 800ec84:	f7f1 ff02 	bl	8000a8c <__aeabi_dcmplt>
 800ec88:	b110      	cbz	r0, 800ec90 <_printf_float+0x90>
 800ec8a:	232d      	movs	r3, #45	; 0x2d
 800ec8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ec90:	4b93      	ldr	r3, [pc, #588]	; (800eee0 <_printf_float+0x2e0>)
 800ec92:	4894      	ldr	r0, [pc, #592]	; (800eee4 <_printf_float+0x2e4>)
 800ec94:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800ec98:	bf94      	ite	ls
 800ec9a:	4698      	movls	r8, r3
 800ec9c:	4680      	movhi	r8, r0
 800ec9e:	2303      	movs	r3, #3
 800eca0:	6123      	str	r3, [r4, #16]
 800eca2:	9b05      	ldr	r3, [sp, #20]
 800eca4:	f023 0204 	bic.w	r2, r3, #4
 800eca8:	6022      	str	r2, [r4, #0]
 800ecaa:	f04f 0900 	mov.w	r9, #0
 800ecae:	9700      	str	r7, [sp, #0]
 800ecb0:	4633      	mov	r3, r6
 800ecb2:	aa0b      	add	r2, sp, #44	; 0x2c
 800ecb4:	4621      	mov	r1, r4
 800ecb6:	4628      	mov	r0, r5
 800ecb8:	f000 f9d8 	bl	800f06c <_printf_common>
 800ecbc:	3001      	adds	r0, #1
 800ecbe:	f040 8090 	bne.w	800ede2 <_printf_float+0x1e2>
 800ecc2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ecc6:	b00d      	add	sp, #52	; 0x34
 800ecc8:	ecbd 8b02 	vpop	{d8}
 800eccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecd0:	4642      	mov	r2, r8
 800ecd2:	464b      	mov	r3, r9
 800ecd4:	4640      	mov	r0, r8
 800ecd6:	4649      	mov	r1, r9
 800ecd8:	f7f1 ff00 	bl	8000adc <__aeabi_dcmpun>
 800ecdc:	b140      	cbz	r0, 800ecf0 <_printf_float+0xf0>
 800ecde:	464b      	mov	r3, r9
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	bfbc      	itt	lt
 800ece4:	232d      	movlt	r3, #45	; 0x2d
 800ece6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ecea:	487f      	ldr	r0, [pc, #508]	; (800eee8 <_printf_float+0x2e8>)
 800ecec:	4b7f      	ldr	r3, [pc, #508]	; (800eeec <_printf_float+0x2ec>)
 800ecee:	e7d1      	b.n	800ec94 <_printf_float+0x94>
 800ecf0:	6863      	ldr	r3, [r4, #4]
 800ecf2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ecf6:	9206      	str	r2, [sp, #24]
 800ecf8:	1c5a      	adds	r2, r3, #1
 800ecfa:	d13f      	bne.n	800ed7c <_printf_float+0x17c>
 800ecfc:	2306      	movs	r3, #6
 800ecfe:	6063      	str	r3, [r4, #4]
 800ed00:	9b05      	ldr	r3, [sp, #20]
 800ed02:	6861      	ldr	r1, [r4, #4]
 800ed04:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ed08:	2300      	movs	r3, #0
 800ed0a:	9303      	str	r3, [sp, #12]
 800ed0c:	ab0a      	add	r3, sp, #40	; 0x28
 800ed0e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ed12:	ab09      	add	r3, sp, #36	; 0x24
 800ed14:	ec49 8b10 	vmov	d0, r8, r9
 800ed18:	9300      	str	r3, [sp, #0]
 800ed1a:	6022      	str	r2, [r4, #0]
 800ed1c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ed20:	4628      	mov	r0, r5
 800ed22:	f7ff fecd 	bl	800eac0 <__cvt>
 800ed26:	9b06      	ldr	r3, [sp, #24]
 800ed28:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ed2a:	2b47      	cmp	r3, #71	; 0x47
 800ed2c:	4680      	mov	r8, r0
 800ed2e:	d108      	bne.n	800ed42 <_printf_float+0x142>
 800ed30:	1cc8      	adds	r0, r1, #3
 800ed32:	db02      	blt.n	800ed3a <_printf_float+0x13a>
 800ed34:	6863      	ldr	r3, [r4, #4]
 800ed36:	4299      	cmp	r1, r3
 800ed38:	dd41      	ble.n	800edbe <_printf_float+0x1be>
 800ed3a:	f1ab 0b02 	sub.w	fp, fp, #2
 800ed3e:	fa5f fb8b 	uxtb.w	fp, fp
 800ed42:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ed46:	d820      	bhi.n	800ed8a <_printf_float+0x18a>
 800ed48:	3901      	subs	r1, #1
 800ed4a:	465a      	mov	r2, fp
 800ed4c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ed50:	9109      	str	r1, [sp, #36]	; 0x24
 800ed52:	f7ff ff17 	bl	800eb84 <__exponent>
 800ed56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ed58:	1813      	adds	r3, r2, r0
 800ed5a:	2a01      	cmp	r2, #1
 800ed5c:	4681      	mov	r9, r0
 800ed5e:	6123      	str	r3, [r4, #16]
 800ed60:	dc02      	bgt.n	800ed68 <_printf_float+0x168>
 800ed62:	6822      	ldr	r2, [r4, #0]
 800ed64:	07d2      	lsls	r2, r2, #31
 800ed66:	d501      	bpl.n	800ed6c <_printf_float+0x16c>
 800ed68:	3301      	adds	r3, #1
 800ed6a:	6123      	str	r3, [r4, #16]
 800ed6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	d09c      	beq.n	800ecae <_printf_float+0xae>
 800ed74:	232d      	movs	r3, #45	; 0x2d
 800ed76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ed7a:	e798      	b.n	800ecae <_printf_float+0xae>
 800ed7c:	9a06      	ldr	r2, [sp, #24]
 800ed7e:	2a47      	cmp	r2, #71	; 0x47
 800ed80:	d1be      	bne.n	800ed00 <_printf_float+0x100>
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d1bc      	bne.n	800ed00 <_printf_float+0x100>
 800ed86:	2301      	movs	r3, #1
 800ed88:	e7b9      	b.n	800ecfe <_printf_float+0xfe>
 800ed8a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ed8e:	d118      	bne.n	800edc2 <_printf_float+0x1c2>
 800ed90:	2900      	cmp	r1, #0
 800ed92:	6863      	ldr	r3, [r4, #4]
 800ed94:	dd0b      	ble.n	800edae <_printf_float+0x1ae>
 800ed96:	6121      	str	r1, [r4, #16]
 800ed98:	b913      	cbnz	r3, 800eda0 <_printf_float+0x1a0>
 800ed9a:	6822      	ldr	r2, [r4, #0]
 800ed9c:	07d0      	lsls	r0, r2, #31
 800ed9e:	d502      	bpl.n	800eda6 <_printf_float+0x1a6>
 800eda0:	3301      	adds	r3, #1
 800eda2:	440b      	add	r3, r1
 800eda4:	6123      	str	r3, [r4, #16]
 800eda6:	65a1      	str	r1, [r4, #88]	; 0x58
 800eda8:	f04f 0900 	mov.w	r9, #0
 800edac:	e7de      	b.n	800ed6c <_printf_float+0x16c>
 800edae:	b913      	cbnz	r3, 800edb6 <_printf_float+0x1b6>
 800edb0:	6822      	ldr	r2, [r4, #0]
 800edb2:	07d2      	lsls	r2, r2, #31
 800edb4:	d501      	bpl.n	800edba <_printf_float+0x1ba>
 800edb6:	3302      	adds	r3, #2
 800edb8:	e7f4      	b.n	800eda4 <_printf_float+0x1a4>
 800edba:	2301      	movs	r3, #1
 800edbc:	e7f2      	b.n	800eda4 <_printf_float+0x1a4>
 800edbe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800edc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800edc4:	4299      	cmp	r1, r3
 800edc6:	db05      	blt.n	800edd4 <_printf_float+0x1d4>
 800edc8:	6823      	ldr	r3, [r4, #0]
 800edca:	6121      	str	r1, [r4, #16]
 800edcc:	07d8      	lsls	r0, r3, #31
 800edce:	d5ea      	bpl.n	800eda6 <_printf_float+0x1a6>
 800edd0:	1c4b      	adds	r3, r1, #1
 800edd2:	e7e7      	b.n	800eda4 <_printf_float+0x1a4>
 800edd4:	2900      	cmp	r1, #0
 800edd6:	bfd4      	ite	le
 800edd8:	f1c1 0202 	rsble	r2, r1, #2
 800eddc:	2201      	movgt	r2, #1
 800edde:	4413      	add	r3, r2
 800ede0:	e7e0      	b.n	800eda4 <_printf_float+0x1a4>
 800ede2:	6823      	ldr	r3, [r4, #0]
 800ede4:	055a      	lsls	r2, r3, #21
 800ede6:	d407      	bmi.n	800edf8 <_printf_float+0x1f8>
 800ede8:	6923      	ldr	r3, [r4, #16]
 800edea:	4642      	mov	r2, r8
 800edec:	4631      	mov	r1, r6
 800edee:	4628      	mov	r0, r5
 800edf0:	47b8      	blx	r7
 800edf2:	3001      	adds	r0, #1
 800edf4:	d12c      	bne.n	800ee50 <_printf_float+0x250>
 800edf6:	e764      	b.n	800ecc2 <_printf_float+0xc2>
 800edf8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800edfc:	f240 80e0 	bls.w	800efc0 <_printf_float+0x3c0>
 800ee00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ee04:	2200      	movs	r2, #0
 800ee06:	2300      	movs	r3, #0
 800ee08:	f7f1 fe36 	bl	8000a78 <__aeabi_dcmpeq>
 800ee0c:	2800      	cmp	r0, #0
 800ee0e:	d034      	beq.n	800ee7a <_printf_float+0x27a>
 800ee10:	4a37      	ldr	r2, [pc, #220]	; (800eef0 <_printf_float+0x2f0>)
 800ee12:	2301      	movs	r3, #1
 800ee14:	4631      	mov	r1, r6
 800ee16:	4628      	mov	r0, r5
 800ee18:	47b8      	blx	r7
 800ee1a:	3001      	adds	r0, #1
 800ee1c:	f43f af51 	beq.w	800ecc2 <_printf_float+0xc2>
 800ee20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ee24:	429a      	cmp	r2, r3
 800ee26:	db02      	blt.n	800ee2e <_printf_float+0x22e>
 800ee28:	6823      	ldr	r3, [r4, #0]
 800ee2a:	07d8      	lsls	r0, r3, #31
 800ee2c:	d510      	bpl.n	800ee50 <_printf_float+0x250>
 800ee2e:	ee18 3a10 	vmov	r3, s16
 800ee32:	4652      	mov	r2, sl
 800ee34:	4631      	mov	r1, r6
 800ee36:	4628      	mov	r0, r5
 800ee38:	47b8      	blx	r7
 800ee3a:	3001      	adds	r0, #1
 800ee3c:	f43f af41 	beq.w	800ecc2 <_printf_float+0xc2>
 800ee40:	f04f 0800 	mov.w	r8, #0
 800ee44:	f104 091a 	add.w	r9, r4, #26
 800ee48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee4a:	3b01      	subs	r3, #1
 800ee4c:	4543      	cmp	r3, r8
 800ee4e:	dc09      	bgt.n	800ee64 <_printf_float+0x264>
 800ee50:	6823      	ldr	r3, [r4, #0]
 800ee52:	079b      	lsls	r3, r3, #30
 800ee54:	f100 8105 	bmi.w	800f062 <_printf_float+0x462>
 800ee58:	68e0      	ldr	r0, [r4, #12]
 800ee5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ee5c:	4298      	cmp	r0, r3
 800ee5e:	bfb8      	it	lt
 800ee60:	4618      	movlt	r0, r3
 800ee62:	e730      	b.n	800ecc6 <_printf_float+0xc6>
 800ee64:	2301      	movs	r3, #1
 800ee66:	464a      	mov	r2, r9
 800ee68:	4631      	mov	r1, r6
 800ee6a:	4628      	mov	r0, r5
 800ee6c:	47b8      	blx	r7
 800ee6e:	3001      	adds	r0, #1
 800ee70:	f43f af27 	beq.w	800ecc2 <_printf_float+0xc2>
 800ee74:	f108 0801 	add.w	r8, r8, #1
 800ee78:	e7e6      	b.n	800ee48 <_printf_float+0x248>
 800ee7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	dc39      	bgt.n	800eef4 <_printf_float+0x2f4>
 800ee80:	4a1b      	ldr	r2, [pc, #108]	; (800eef0 <_printf_float+0x2f0>)
 800ee82:	2301      	movs	r3, #1
 800ee84:	4631      	mov	r1, r6
 800ee86:	4628      	mov	r0, r5
 800ee88:	47b8      	blx	r7
 800ee8a:	3001      	adds	r0, #1
 800ee8c:	f43f af19 	beq.w	800ecc2 <_printf_float+0xc2>
 800ee90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ee94:	4313      	orrs	r3, r2
 800ee96:	d102      	bne.n	800ee9e <_printf_float+0x29e>
 800ee98:	6823      	ldr	r3, [r4, #0]
 800ee9a:	07d9      	lsls	r1, r3, #31
 800ee9c:	d5d8      	bpl.n	800ee50 <_printf_float+0x250>
 800ee9e:	ee18 3a10 	vmov	r3, s16
 800eea2:	4652      	mov	r2, sl
 800eea4:	4631      	mov	r1, r6
 800eea6:	4628      	mov	r0, r5
 800eea8:	47b8      	blx	r7
 800eeaa:	3001      	adds	r0, #1
 800eeac:	f43f af09 	beq.w	800ecc2 <_printf_float+0xc2>
 800eeb0:	f04f 0900 	mov.w	r9, #0
 800eeb4:	f104 0a1a 	add.w	sl, r4, #26
 800eeb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eeba:	425b      	negs	r3, r3
 800eebc:	454b      	cmp	r3, r9
 800eebe:	dc01      	bgt.n	800eec4 <_printf_float+0x2c4>
 800eec0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800eec2:	e792      	b.n	800edea <_printf_float+0x1ea>
 800eec4:	2301      	movs	r3, #1
 800eec6:	4652      	mov	r2, sl
 800eec8:	4631      	mov	r1, r6
 800eeca:	4628      	mov	r0, r5
 800eecc:	47b8      	blx	r7
 800eece:	3001      	adds	r0, #1
 800eed0:	f43f aef7 	beq.w	800ecc2 <_printf_float+0xc2>
 800eed4:	f109 0901 	add.w	r9, r9, #1
 800eed8:	e7ee      	b.n	800eeb8 <_printf_float+0x2b8>
 800eeda:	bf00      	nop
 800eedc:	7fefffff 	.word	0x7fefffff
 800eee0:	08012cc8 	.word	0x08012cc8
 800eee4:	08012ccc 	.word	0x08012ccc
 800eee8:	08012cd4 	.word	0x08012cd4
 800eeec:	08012cd0 	.word	0x08012cd0
 800eef0:	08012cd8 	.word	0x08012cd8
 800eef4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eef6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800eef8:	429a      	cmp	r2, r3
 800eefa:	bfa8      	it	ge
 800eefc:	461a      	movge	r2, r3
 800eefe:	2a00      	cmp	r2, #0
 800ef00:	4691      	mov	r9, r2
 800ef02:	dc37      	bgt.n	800ef74 <_printf_float+0x374>
 800ef04:	f04f 0b00 	mov.w	fp, #0
 800ef08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ef0c:	f104 021a 	add.w	r2, r4, #26
 800ef10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ef12:	9305      	str	r3, [sp, #20]
 800ef14:	eba3 0309 	sub.w	r3, r3, r9
 800ef18:	455b      	cmp	r3, fp
 800ef1a:	dc33      	bgt.n	800ef84 <_printf_float+0x384>
 800ef1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ef20:	429a      	cmp	r2, r3
 800ef22:	db3b      	blt.n	800ef9c <_printf_float+0x39c>
 800ef24:	6823      	ldr	r3, [r4, #0]
 800ef26:	07da      	lsls	r2, r3, #31
 800ef28:	d438      	bmi.n	800ef9c <_printf_float+0x39c>
 800ef2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef2c:	9a05      	ldr	r2, [sp, #20]
 800ef2e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ef30:	1a9a      	subs	r2, r3, r2
 800ef32:	eba3 0901 	sub.w	r9, r3, r1
 800ef36:	4591      	cmp	r9, r2
 800ef38:	bfa8      	it	ge
 800ef3a:	4691      	movge	r9, r2
 800ef3c:	f1b9 0f00 	cmp.w	r9, #0
 800ef40:	dc35      	bgt.n	800efae <_printf_float+0x3ae>
 800ef42:	f04f 0800 	mov.w	r8, #0
 800ef46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ef4a:	f104 0a1a 	add.w	sl, r4, #26
 800ef4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ef52:	1a9b      	subs	r3, r3, r2
 800ef54:	eba3 0309 	sub.w	r3, r3, r9
 800ef58:	4543      	cmp	r3, r8
 800ef5a:	f77f af79 	ble.w	800ee50 <_printf_float+0x250>
 800ef5e:	2301      	movs	r3, #1
 800ef60:	4652      	mov	r2, sl
 800ef62:	4631      	mov	r1, r6
 800ef64:	4628      	mov	r0, r5
 800ef66:	47b8      	blx	r7
 800ef68:	3001      	adds	r0, #1
 800ef6a:	f43f aeaa 	beq.w	800ecc2 <_printf_float+0xc2>
 800ef6e:	f108 0801 	add.w	r8, r8, #1
 800ef72:	e7ec      	b.n	800ef4e <_printf_float+0x34e>
 800ef74:	4613      	mov	r3, r2
 800ef76:	4631      	mov	r1, r6
 800ef78:	4642      	mov	r2, r8
 800ef7a:	4628      	mov	r0, r5
 800ef7c:	47b8      	blx	r7
 800ef7e:	3001      	adds	r0, #1
 800ef80:	d1c0      	bne.n	800ef04 <_printf_float+0x304>
 800ef82:	e69e      	b.n	800ecc2 <_printf_float+0xc2>
 800ef84:	2301      	movs	r3, #1
 800ef86:	4631      	mov	r1, r6
 800ef88:	4628      	mov	r0, r5
 800ef8a:	9205      	str	r2, [sp, #20]
 800ef8c:	47b8      	blx	r7
 800ef8e:	3001      	adds	r0, #1
 800ef90:	f43f ae97 	beq.w	800ecc2 <_printf_float+0xc2>
 800ef94:	9a05      	ldr	r2, [sp, #20]
 800ef96:	f10b 0b01 	add.w	fp, fp, #1
 800ef9a:	e7b9      	b.n	800ef10 <_printf_float+0x310>
 800ef9c:	ee18 3a10 	vmov	r3, s16
 800efa0:	4652      	mov	r2, sl
 800efa2:	4631      	mov	r1, r6
 800efa4:	4628      	mov	r0, r5
 800efa6:	47b8      	blx	r7
 800efa8:	3001      	adds	r0, #1
 800efaa:	d1be      	bne.n	800ef2a <_printf_float+0x32a>
 800efac:	e689      	b.n	800ecc2 <_printf_float+0xc2>
 800efae:	9a05      	ldr	r2, [sp, #20]
 800efb0:	464b      	mov	r3, r9
 800efb2:	4442      	add	r2, r8
 800efb4:	4631      	mov	r1, r6
 800efb6:	4628      	mov	r0, r5
 800efb8:	47b8      	blx	r7
 800efba:	3001      	adds	r0, #1
 800efbc:	d1c1      	bne.n	800ef42 <_printf_float+0x342>
 800efbe:	e680      	b.n	800ecc2 <_printf_float+0xc2>
 800efc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800efc2:	2a01      	cmp	r2, #1
 800efc4:	dc01      	bgt.n	800efca <_printf_float+0x3ca>
 800efc6:	07db      	lsls	r3, r3, #31
 800efc8:	d538      	bpl.n	800f03c <_printf_float+0x43c>
 800efca:	2301      	movs	r3, #1
 800efcc:	4642      	mov	r2, r8
 800efce:	4631      	mov	r1, r6
 800efd0:	4628      	mov	r0, r5
 800efd2:	47b8      	blx	r7
 800efd4:	3001      	adds	r0, #1
 800efd6:	f43f ae74 	beq.w	800ecc2 <_printf_float+0xc2>
 800efda:	ee18 3a10 	vmov	r3, s16
 800efde:	4652      	mov	r2, sl
 800efe0:	4631      	mov	r1, r6
 800efe2:	4628      	mov	r0, r5
 800efe4:	47b8      	blx	r7
 800efe6:	3001      	adds	r0, #1
 800efe8:	f43f ae6b 	beq.w	800ecc2 <_printf_float+0xc2>
 800efec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800eff0:	2200      	movs	r2, #0
 800eff2:	2300      	movs	r3, #0
 800eff4:	f7f1 fd40 	bl	8000a78 <__aeabi_dcmpeq>
 800eff8:	b9d8      	cbnz	r0, 800f032 <_printf_float+0x432>
 800effa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800effc:	f108 0201 	add.w	r2, r8, #1
 800f000:	3b01      	subs	r3, #1
 800f002:	4631      	mov	r1, r6
 800f004:	4628      	mov	r0, r5
 800f006:	47b8      	blx	r7
 800f008:	3001      	adds	r0, #1
 800f00a:	d10e      	bne.n	800f02a <_printf_float+0x42a>
 800f00c:	e659      	b.n	800ecc2 <_printf_float+0xc2>
 800f00e:	2301      	movs	r3, #1
 800f010:	4652      	mov	r2, sl
 800f012:	4631      	mov	r1, r6
 800f014:	4628      	mov	r0, r5
 800f016:	47b8      	blx	r7
 800f018:	3001      	adds	r0, #1
 800f01a:	f43f ae52 	beq.w	800ecc2 <_printf_float+0xc2>
 800f01e:	f108 0801 	add.w	r8, r8, #1
 800f022:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f024:	3b01      	subs	r3, #1
 800f026:	4543      	cmp	r3, r8
 800f028:	dcf1      	bgt.n	800f00e <_printf_float+0x40e>
 800f02a:	464b      	mov	r3, r9
 800f02c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f030:	e6dc      	b.n	800edec <_printf_float+0x1ec>
 800f032:	f04f 0800 	mov.w	r8, #0
 800f036:	f104 0a1a 	add.w	sl, r4, #26
 800f03a:	e7f2      	b.n	800f022 <_printf_float+0x422>
 800f03c:	2301      	movs	r3, #1
 800f03e:	4642      	mov	r2, r8
 800f040:	e7df      	b.n	800f002 <_printf_float+0x402>
 800f042:	2301      	movs	r3, #1
 800f044:	464a      	mov	r2, r9
 800f046:	4631      	mov	r1, r6
 800f048:	4628      	mov	r0, r5
 800f04a:	47b8      	blx	r7
 800f04c:	3001      	adds	r0, #1
 800f04e:	f43f ae38 	beq.w	800ecc2 <_printf_float+0xc2>
 800f052:	f108 0801 	add.w	r8, r8, #1
 800f056:	68e3      	ldr	r3, [r4, #12]
 800f058:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f05a:	1a5b      	subs	r3, r3, r1
 800f05c:	4543      	cmp	r3, r8
 800f05e:	dcf0      	bgt.n	800f042 <_printf_float+0x442>
 800f060:	e6fa      	b.n	800ee58 <_printf_float+0x258>
 800f062:	f04f 0800 	mov.w	r8, #0
 800f066:	f104 0919 	add.w	r9, r4, #25
 800f06a:	e7f4      	b.n	800f056 <_printf_float+0x456>

0800f06c <_printf_common>:
 800f06c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f070:	4616      	mov	r6, r2
 800f072:	4699      	mov	r9, r3
 800f074:	688a      	ldr	r2, [r1, #8]
 800f076:	690b      	ldr	r3, [r1, #16]
 800f078:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f07c:	4293      	cmp	r3, r2
 800f07e:	bfb8      	it	lt
 800f080:	4613      	movlt	r3, r2
 800f082:	6033      	str	r3, [r6, #0]
 800f084:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f088:	4607      	mov	r7, r0
 800f08a:	460c      	mov	r4, r1
 800f08c:	b10a      	cbz	r2, 800f092 <_printf_common+0x26>
 800f08e:	3301      	adds	r3, #1
 800f090:	6033      	str	r3, [r6, #0]
 800f092:	6823      	ldr	r3, [r4, #0]
 800f094:	0699      	lsls	r1, r3, #26
 800f096:	bf42      	ittt	mi
 800f098:	6833      	ldrmi	r3, [r6, #0]
 800f09a:	3302      	addmi	r3, #2
 800f09c:	6033      	strmi	r3, [r6, #0]
 800f09e:	6825      	ldr	r5, [r4, #0]
 800f0a0:	f015 0506 	ands.w	r5, r5, #6
 800f0a4:	d106      	bne.n	800f0b4 <_printf_common+0x48>
 800f0a6:	f104 0a19 	add.w	sl, r4, #25
 800f0aa:	68e3      	ldr	r3, [r4, #12]
 800f0ac:	6832      	ldr	r2, [r6, #0]
 800f0ae:	1a9b      	subs	r3, r3, r2
 800f0b0:	42ab      	cmp	r3, r5
 800f0b2:	dc26      	bgt.n	800f102 <_printf_common+0x96>
 800f0b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f0b8:	1e13      	subs	r3, r2, #0
 800f0ba:	6822      	ldr	r2, [r4, #0]
 800f0bc:	bf18      	it	ne
 800f0be:	2301      	movne	r3, #1
 800f0c0:	0692      	lsls	r2, r2, #26
 800f0c2:	d42b      	bmi.n	800f11c <_printf_common+0xb0>
 800f0c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f0c8:	4649      	mov	r1, r9
 800f0ca:	4638      	mov	r0, r7
 800f0cc:	47c0      	blx	r8
 800f0ce:	3001      	adds	r0, #1
 800f0d0:	d01e      	beq.n	800f110 <_printf_common+0xa4>
 800f0d2:	6823      	ldr	r3, [r4, #0]
 800f0d4:	68e5      	ldr	r5, [r4, #12]
 800f0d6:	6832      	ldr	r2, [r6, #0]
 800f0d8:	f003 0306 	and.w	r3, r3, #6
 800f0dc:	2b04      	cmp	r3, #4
 800f0de:	bf08      	it	eq
 800f0e0:	1aad      	subeq	r5, r5, r2
 800f0e2:	68a3      	ldr	r3, [r4, #8]
 800f0e4:	6922      	ldr	r2, [r4, #16]
 800f0e6:	bf0c      	ite	eq
 800f0e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f0ec:	2500      	movne	r5, #0
 800f0ee:	4293      	cmp	r3, r2
 800f0f0:	bfc4      	itt	gt
 800f0f2:	1a9b      	subgt	r3, r3, r2
 800f0f4:	18ed      	addgt	r5, r5, r3
 800f0f6:	2600      	movs	r6, #0
 800f0f8:	341a      	adds	r4, #26
 800f0fa:	42b5      	cmp	r5, r6
 800f0fc:	d11a      	bne.n	800f134 <_printf_common+0xc8>
 800f0fe:	2000      	movs	r0, #0
 800f100:	e008      	b.n	800f114 <_printf_common+0xa8>
 800f102:	2301      	movs	r3, #1
 800f104:	4652      	mov	r2, sl
 800f106:	4649      	mov	r1, r9
 800f108:	4638      	mov	r0, r7
 800f10a:	47c0      	blx	r8
 800f10c:	3001      	adds	r0, #1
 800f10e:	d103      	bne.n	800f118 <_printf_common+0xac>
 800f110:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f118:	3501      	adds	r5, #1
 800f11a:	e7c6      	b.n	800f0aa <_printf_common+0x3e>
 800f11c:	18e1      	adds	r1, r4, r3
 800f11e:	1c5a      	adds	r2, r3, #1
 800f120:	2030      	movs	r0, #48	; 0x30
 800f122:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f126:	4422      	add	r2, r4
 800f128:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f12c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f130:	3302      	adds	r3, #2
 800f132:	e7c7      	b.n	800f0c4 <_printf_common+0x58>
 800f134:	2301      	movs	r3, #1
 800f136:	4622      	mov	r2, r4
 800f138:	4649      	mov	r1, r9
 800f13a:	4638      	mov	r0, r7
 800f13c:	47c0      	blx	r8
 800f13e:	3001      	adds	r0, #1
 800f140:	d0e6      	beq.n	800f110 <_printf_common+0xa4>
 800f142:	3601      	adds	r6, #1
 800f144:	e7d9      	b.n	800f0fa <_printf_common+0x8e>
	...

0800f148 <_printf_i>:
 800f148:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f14c:	7e0f      	ldrb	r7, [r1, #24]
 800f14e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f150:	2f78      	cmp	r7, #120	; 0x78
 800f152:	4691      	mov	r9, r2
 800f154:	4680      	mov	r8, r0
 800f156:	460c      	mov	r4, r1
 800f158:	469a      	mov	sl, r3
 800f15a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f15e:	d807      	bhi.n	800f170 <_printf_i+0x28>
 800f160:	2f62      	cmp	r7, #98	; 0x62
 800f162:	d80a      	bhi.n	800f17a <_printf_i+0x32>
 800f164:	2f00      	cmp	r7, #0
 800f166:	f000 80d8 	beq.w	800f31a <_printf_i+0x1d2>
 800f16a:	2f58      	cmp	r7, #88	; 0x58
 800f16c:	f000 80a3 	beq.w	800f2b6 <_printf_i+0x16e>
 800f170:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f174:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f178:	e03a      	b.n	800f1f0 <_printf_i+0xa8>
 800f17a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f17e:	2b15      	cmp	r3, #21
 800f180:	d8f6      	bhi.n	800f170 <_printf_i+0x28>
 800f182:	a101      	add	r1, pc, #4	; (adr r1, 800f188 <_printf_i+0x40>)
 800f184:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f188:	0800f1e1 	.word	0x0800f1e1
 800f18c:	0800f1f5 	.word	0x0800f1f5
 800f190:	0800f171 	.word	0x0800f171
 800f194:	0800f171 	.word	0x0800f171
 800f198:	0800f171 	.word	0x0800f171
 800f19c:	0800f171 	.word	0x0800f171
 800f1a0:	0800f1f5 	.word	0x0800f1f5
 800f1a4:	0800f171 	.word	0x0800f171
 800f1a8:	0800f171 	.word	0x0800f171
 800f1ac:	0800f171 	.word	0x0800f171
 800f1b0:	0800f171 	.word	0x0800f171
 800f1b4:	0800f301 	.word	0x0800f301
 800f1b8:	0800f225 	.word	0x0800f225
 800f1bc:	0800f2e3 	.word	0x0800f2e3
 800f1c0:	0800f171 	.word	0x0800f171
 800f1c4:	0800f171 	.word	0x0800f171
 800f1c8:	0800f323 	.word	0x0800f323
 800f1cc:	0800f171 	.word	0x0800f171
 800f1d0:	0800f225 	.word	0x0800f225
 800f1d4:	0800f171 	.word	0x0800f171
 800f1d8:	0800f171 	.word	0x0800f171
 800f1dc:	0800f2eb 	.word	0x0800f2eb
 800f1e0:	682b      	ldr	r3, [r5, #0]
 800f1e2:	1d1a      	adds	r2, r3, #4
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	602a      	str	r2, [r5, #0]
 800f1e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f1ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f1f0:	2301      	movs	r3, #1
 800f1f2:	e0a3      	b.n	800f33c <_printf_i+0x1f4>
 800f1f4:	6820      	ldr	r0, [r4, #0]
 800f1f6:	6829      	ldr	r1, [r5, #0]
 800f1f8:	0606      	lsls	r6, r0, #24
 800f1fa:	f101 0304 	add.w	r3, r1, #4
 800f1fe:	d50a      	bpl.n	800f216 <_printf_i+0xce>
 800f200:	680e      	ldr	r6, [r1, #0]
 800f202:	602b      	str	r3, [r5, #0]
 800f204:	2e00      	cmp	r6, #0
 800f206:	da03      	bge.n	800f210 <_printf_i+0xc8>
 800f208:	232d      	movs	r3, #45	; 0x2d
 800f20a:	4276      	negs	r6, r6
 800f20c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f210:	485e      	ldr	r0, [pc, #376]	; (800f38c <_printf_i+0x244>)
 800f212:	230a      	movs	r3, #10
 800f214:	e019      	b.n	800f24a <_printf_i+0x102>
 800f216:	680e      	ldr	r6, [r1, #0]
 800f218:	602b      	str	r3, [r5, #0]
 800f21a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f21e:	bf18      	it	ne
 800f220:	b236      	sxthne	r6, r6
 800f222:	e7ef      	b.n	800f204 <_printf_i+0xbc>
 800f224:	682b      	ldr	r3, [r5, #0]
 800f226:	6820      	ldr	r0, [r4, #0]
 800f228:	1d19      	adds	r1, r3, #4
 800f22a:	6029      	str	r1, [r5, #0]
 800f22c:	0601      	lsls	r1, r0, #24
 800f22e:	d501      	bpl.n	800f234 <_printf_i+0xec>
 800f230:	681e      	ldr	r6, [r3, #0]
 800f232:	e002      	b.n	800f23a <_printf_i+0xf2>
 800f234:	0646      	lsls	r6, r0, #25
 800f236:	d5fb      	bpl.n	800f230 <_printf_i+0xe8>
 800f238:	881e      	ldrh	r6, [r3, #0]
 800f23a:	4854      	ldr	r0, [pc, #336]	; (800f38c <_printf_i+0x244>)
 800f23c:	2f6f      	cmp	r7, #111	; 0x6f
 800f23e:	bf0c      	ite	eq
 800f240:	2308      	moveq	r3, #8
 800f242:	230a      	movne	r3, #10
 800f244:	2100      	movs	r1, #0
 800f246:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f24a:	6865      	ldr	r5, [r4, #4]
 800f24c:	60a5      	str	r5, [r4, #8]
 800f24e:	2d00      	cmp	r5, #0
 800f250:	bfa2      	ittt	ge
 800f252:	6821      	ldrge	r1, [r4, #0]
 800f254:	f021 0104 	bicge.w	r1, r1, #4
 800f258:	6021      	strge	r1, [r4, #0]
 800f25a:	b90e      	cbnz	r6, 800f260 <_printf_i+0x118>
 800f25c:	2d00      	cmp	r5, #0
 800f25e:	d04d      	beq.n	800f2fc <_printf_i+0x1b4>
 800f260:	4615      	mov	r5, r2
 800f262:	fbb6 f1f3 	udiv	r1, r6, r3
 800f266:	fb03 6711 	mls	r7, r3, r1, r6
 800f26a:	5dc7      	ldrb	r7, [r0, r7]
 800f26c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f270:	4637      	mov	r7, r6
 800f272:	42bb      	cmp	r3, r7
 800f274:	460e      	mov	r6, r1
 800f276:	d9f4      	bls.n	800f262 <_printf_i+0x11a>
 800f278:	2b08      	cmp	r3, #8
 800f27a:	d10b      	bne.n	800f294 <_printf_i+0x14c>
 800f27c:	6823      	ldr	r3, [r4, #0]
 800f27e:	07de      	lsls	r6, r3, #31
 800f280:	d508      	bpl.n	800f294 <_printf_i+0x14c>
 800f282:	6923      	ldr	r3, [r4, #16]
 800f284:	6861      	ldr	r1, [r4, #4]
 800f286:	4299      	cmp	r1, r3
 800f288:	bfde      	ittt	le
 800f28a:	2330      	movle	r3, #48	; 0x30
 800f28c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f290:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800f294:	1b52      	subs	r2, r2, r5
 800f296:	6122      	str	r2, [r4, #16]
 800f298:	f8cd a000 	str.w	sl, [sp]
 800f29c:	464b      	mov	r3, r9
 800f29e:	aa03      	add	r2, sp, #12
 800f2a0:	4621      	mov	r1, r4
 800f2a2:	4640      	mov	r0, r8
 800f2a4:	f7ff fee2 	bl	800f06c <_printf_common>
 800f2a8:	3001      	adds	r0, #1
 800f2aa:	d14c      	bne.n	800f346 <_printf_i+0x1fe>
 800f2ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f2b0:	b004      	add	sp, #16
 800f2b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2b6:	4835      	ldr	r0, [pc, #212]	; (800f38c <_printf_i+0x244>)
 800f2b8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f2bc:	6829      	ldr	r1, [r5, #0]
 800f2be:	6823      	ldr	r3, [r4, #0]
 800f2c0:	f851 6b04 	ldr.w	r6, [r1], #4
 800f2c4:	6029      	str	r1, [r5, #0]
 800f2c6:	061d      	lsls	r5, r3, #24
 800f2c8:	d514      	bpl.n	800f2f4 <_printf_i+0x1ac>
 800f2ca:	07df      	lsls	r7, r3, #31
 800f2cc:	bf44      	itt	mi
 800f2ce:	f043 0320 	orrmi.w	r3, r3, #32
 800f2d2:	6023      	strmi	r3, [r4, #0]
 800f2d4:	b91e      	cbnz	r6, 800f2de <_printf_i+0x196>
 800f2d6:	6823      	ldr	r3, [r4, #0]
 800f2d8:	f023 0320 	bic.w	r3, r3, #32
 800f2dc:	6023      	str	r3, [r4, #0]
 800f2de:	2310      	movs	r3, #16
 800f2e0:	e7b0      	b.n	800f244 <_printf_i+0xfc>
 800f2e2:	6823      	ldr	r3, [r4, #0]
 800f2e4:	f043 0320 	orr.w	r3, r3, #32
 800f2e8:	6023      	str	r3, [r4, #0]
 800f2ea:	2378      	movs	r3, #120	; 0x78
 800f2ec:	4828      	ldr	r0, [pc, #160]	; (800f390 <_printf_i+0x248>)
 800f2ee:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f2f2:	e7e3      	b.n	800f2bc <_printf_i+0x174>
 800f2f4:	0659      	lsls	r1, r3, #25
 800f2f6:	bf48      	it	mi
 800f2f8:	b2b6      	uxthmi	r6, r6
 800f2fa:	e7e6      	b.n	800f2ca <_printf_i+0x182>
 800f2fc:	4615      	mov	r5, r2
 800f2fe:	e7bb      	b.n	800f278 <_printf_i+0x130>
 800f300:	682b      	ldr	r3, [r5, #0]
 800f302:	6826      	ldr	r6, [r4, #0]
 800f304:	6961      	ldr	r1, [r4, #20]
 800f306:	1d18      	adds	r0, r3, #4
 800f308:	6028      	str	r0, [r5, #0]
 800f30a:	0635      	lsls	r5, r6, #24
 800f30c:	681b      	ldr	r3, [r3, #0]
 800f30e:	d501      	bpl.n	800f314 <_printf_i+0x1cc>
 800f310:	6019      	str	r1, [r3, #0]
 800f312:	e002      	b.n	800f31a <_printf_i+0x1d2>
 800f314:	0670      	lsls	r0, r6, #25
 800f316:	d5fb      	bpl.n	800f310 <_printf_i+0x1c8>
 800f318:	8019      	strh	r1, [r3, #0]
 800f31a:	2300      	movs	r3, #0
 800f31c:	6123      	str	r3, [r4, #16]
 800f31e:	4615      	mov	r5, r2
 800f320:	e7ba      	b.n	800f298 <_printf_i+0x150>
 800f322:	682b      	ldr	r3, [r5, #0]
 800f324:	1d1a      	adds	r2, r3, #4
 800f326:	602a      	str	r2, [r5, #0]
 800f328:	681d      	ldr	r5, [r3, #0]
 800f32a:	6862      	ldr	r2, [r4, #4]
 800f32c:	2100      	movs	r1, #0
 800f32e:	4628      	mov	r0, r5
 800f330:	f7f0 ff2e 	bl	8000190 <memchr>
 800f334:	b108      	cbz	r0, 800f33a <_printf_i+0x1f2>
 800f336:	1b40      	subs	r0, r0, r5
 800f338:	6060      	str	r0, [r4, #4]
 800f33a:	6863      	ldr	r3, [r4, #4]
 800f33c:	6123      	str	r3, [r4, #16]
 800f33e:	2300      	movs	r3, #0
 800f340:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f344:	e7a8      	b.n	800f298 <_printf_i+0x150>
 800f346:	6923      	ldr	r3, [r4, #16]
 800f348:	462a      	mov	r2, r5
 800f34a:	4649      	mov	r1, r9
 800f34c:	4640      	mov	r0, r8
 800f34e:	47d0      	blx	sl
 800f350:	3001      	adds	r0, #1
 800f352:	d0ab      	beq.n	800f2ac <_printf_i+0x164>
 800f354:	6823      	ldr	r3, [r4, #0]
 800f356:	079b      	lsls	r3, r3, #30
 800f358:	d413      	bmi.n	800f382 <_printf_i+0x23a>
 800f35a:	68e0      	ldr	r0, [r4, #12]
 800f35c:	9b03      	ldr	r3, [sp, #12]
 800f35e:	4298      	cmp	r0, r3
 800f360:	bfb8      	it	lt
 800f362:	4618      	movlt	r0, r3
 800f364:	e7a4      	b.n	800f2b0 <_printf_i+0x168>
 800f366:	2301      	movs	r3, #1
 800f368:	4632      	mov	r2, r6
 800f36a:	4649      	mov	r1, r9
 800f36c:	4640      	mov	r0, r8
 800f36e:	47d0      	blx	sl
 800f370:	3001      	adds	r0, #1
 800f372:	d09b      	beq.n	800f2ac <_printf_i+0x164>
 800f374:	3501      	adds	r5, #1
 800f376:	68e3      	ldr	r3, [r4, #12]
 800f378:	9903      	ldr	r1, [sp, #12]
 800f37a:	1a5b      	subs	r3, r3, r1
 800f37c:	42ab      	cmp	r3, r5
 800f37e:	dcf2      	bgt.n	800f366 <_printf_i+0x21e>
 800f380:	e7eb      	b.n	800f35a <_printf_i+0x212>
 800f382:	2500      	movs	r5, #0
 800f384:	f104 0619 	add.w	r6, r4, #25
 800f388:	e7f5      	b.n	800f376 <_printf_i+0x22e>
 800f38a:	bf00      	nop
 800f38c:	08012cda 	.word	0x08012cda
 800f390:	08012ceb 	.word	0x08012ceb

0800f394 <iprintf>:
 800f394:	b40f      	push	{r0, r1, r2, r3}
 800f396:	4b0a      	ldr	r3, [pc, #40]	; (800f3c0 <iprintf+0x2c>)
 800f398:	b513      	push	{r0, r1, r4, lr}
 800f39a:	681c      	ldr	r4, [r3, #0]
 800f39c:	b124      	cbz	r4, 800f3a8 <iprintf+0x14>
 800f39e:	69a3      	ldr	r3, [r4, #24]
 800f3a0:	b913      	cbnz	r3, 800f3a8 <iprintf+0x14>
 800f3a2:	4620      	mov	r0, r4
 800f3a4:	f001 f8f0 	bl	8010588 <__sinit>
 800f3a8:	ab05      	add	r3, sp, #20
 800f3aa:	9a04      	ldr	r2, [sp, #16]
 800f3ac:	68a1      	ldr	r1, [r4, #8]
 800f3ae:	9301      	str	r3, [sp, #4]
 800f3b0:	4620      	mov	r0, r4
 800f3b2:	f001 fe9f 	bl	80110f4 <_vfiprintf_r>
 800f3b6:	b002      	add	sp, #8
 800f3b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f3bc:	b004      	add	sp, #16
 800f3be:	4770      	bx	lr
 800f3c0:	20000024 	.word	0x20000024

0800f3c4 <putchar>:
 800f3c4:	4b09      	ldr	r3, [pc, #36]	; (800f3ec <putchar+0x28>)
 800f3c6:	b513      	push	{r0, r1, r4, lr}
 800f3c8:	681c      	ldr	r4, [r3, #0]
 800f3ca:	4601      	mov	r1, r0
 800f3cc:	b134      	cbz	r4, 800f3dc <putchar+0x18>
 800f3ce:	69a3      	ldr	r3, [r4, #24]
 800f3d0:	b923      	cbnz	r3, 800f3dc <putchar+0x18>
 800f3d2:	9001      	str	r0, [sp, #4]
 800f3d4:	4620      	mov	r0, r4
 800f3d6:	f001 f8d7 	bl	8010588 <__sinit>
 800f3da:	9901      	ldr	r1, [sp, #4]
 800f3dc:	68a2      	ldr	r2, [r4, #8]
 800f3de:	4620      	mov	r0, r4
 800f3e0:	b002      	add	sp, #8
 800f3e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f3e6:	f001 bfb5 	b.w	8011354 <_putc_r>
 800f3ea:	bf00      	nop
 800f3ec:	20000024 	.word	0x20000024

0800f3f0 <_puts_r>:
 800f3f0:	b570      	push	{r4, r5, r6, lr}
 800f3f2:	460e      	mov	r6, r1
 800f3f4:	4605      	mov	r5, r0
 800f3f6:	b118      	cbz	r0, 800f400 <_puts_r+0x10>
 800f3f8:	6983      	ldr	r3, [r0, #24]
 800f3fa:	b90b      	cbnz	r3, 800f400 <_puts_r+0x10>
 800f3fc:	f001 f8c4 	bl	8010588 <__sinit>
 800f400:	69ab      	ldr	r3, [r5, #24]
 800f402:	68ac      	ldr	r4, [r5, #8]
 800f404:	b913      	cbnz	r3, 800f40c <_puts_r+0x1c>
 800f406:	4628      	mov	r0, r5
 800f408:	f001 f8be 	bl	8010588 <__sinit>
 800f40c:	4b2c      	ldr	r3, [pc, #176]	; (800f4c0 <_puts_r+0xd0>)
 800f40e:	429c      	cmp	r4, r3
 800f410:	d120      	bne.n	800f454 <_puts_r+0x64>
 800f412:	686c      	ldr	r4, [r5, #4]
 800f414:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f416:	07db      	lsls	r3, r3, #31
 800f418:	d405      	bmi.n	800f426 <_puts_r+0x36>
 800f41a:	89a3      	ldrh	r3, [r4, #12]
 800f41c:	0598      	lsls	r0, r3, #22
 800f41e:	d402      	bmi.n	800f426 <_puts_r+0x36>
 800f420:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f422:	f001 f954 	bl	80106ce <__retarget_lock_acquire_recursive>
 800f426:	89a3      	ldrh	r3, [r4, #12]
 800f428:	0719      	lsls	r1, r3, #28
 800f42a:	d51d      	bpl.n	800f468 <_puts_r+0x78>
 800f42c:	6923      	ldr	r3, [r4, #16]
 800f42e:	b1db      	cbz	r3, 800f468 <_puts_r+0x78>
 800f430:	3e01      	subs	r6, #1
 800f432:	68a3      	ldr	r3, [r4, #8]
 800f434:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800f438:	3b01      	subs	r3, #1
 800f43a:	60a3      	str	r3, [r4, #8]
 800f43c:	bb39      	cbnz	r1, 800f48e <_puts_r+0x9e>
 800f43e:	2b00      	cmp	r3, #0
 800f440:	da38      	bge.n	800f4b4 <_puts_r+0xc4>
 800f442:	4622      	mov	r2, r4
 800f444:	210a      	movs	r1, #10
 800f446:	4628      	mov	r0, r5
 800f448:	f000 f848 	bl	800f4dc <__swbuf_r>
 800f44c:	3001      	adds	r0, #1
 800f44e:	d011      	beq.n	800f474 <_puts_r+0x84>
 800f450:	250a      	movs	r5, #10
 800f452:	e011      	b.n	800f478 <_puts_r+0x88>
 800f454:	4b1b      	ldr	r3, [pc, #108]	; (800f4c4 <_puts_r+0xd4>)
 800f456:	429c      	cmp	r4, r3
 800f458:	d101      	bne.n	800f45e <_puts_r+0x6e>
 800f45a:	68ac      	ldr	r4, [r5, #8]
 800f45c:	e7da      	b.n	800f414 <_puts_r+0x24>
 800f45e:	4b1a      	ldr	r3, [pc, #104]	; (800f4c8 <_puts_r+0xd8>)
 800f460:	429c      	cmp	r4, r3
 800f462:	bf08      	it	eq
 800f464:	68ec      	ldreq	r4, [r5, #12]
 800f466:	e7d5      	b.n	800f414 <_puts_r+0x24>
 800f468:	4621      	mov	r1, r4
 800f46a:	4628      	mov	r0, r5
 800f46c:	f000 f888 	bl	800f580 <__swsetup_r>
 800f470:	2800      	cmp	r0, #0
 800f472:	d0dd      	beq.n	800f430 <_puts_r+0x40>
 800f474:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800f478:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f47a:	07da      	lsls	r2, r3, #31
 800f47c:	d405      	bmi.n	800f48a <_puts_r+0x9a>
 800f47e:	89a3      	ldrh	r3, [r4, #12]
 800f480:	059b      	lsls	r3, r3, #22
 800f482:	d402      	bmi.n	800f48a <_puts_r+0x9a>
 800f484:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f486:	f001 f923 	bl	80106d0 <__retarget_lock_release_recursive>
 800f48a:	4628      	mov	r0, r5
 800f48c:	bd70      	pop	{r4, r5, r6, pc}
 800f48e:	2b00      	cmp	r3, #0
 800f490:	da04      	bge.n	800f49c <_puts_r+0xac>
 800f492:	69a2      	ldr	r2, [r4, #24]
 800f494:	429a      	cmp	r2, r3
 800f496:	dc06      	bgt.n	800f4a6 <_puts_r+0xb6>
 800f498:	290a      	cmp	r1, #10
 800f49a:	d004      	beq.n	800f4a6 <_puts_r+0xb6>
 800f49c:	6823      	ldr	r3, [r4, #0]
 800f49e:	1c5a      	adds	r2, r3, #1
 800f4a0:	6022      	str	r2, [r4, #0]
 800f4a2:	7019      	strb	r1, [r3, #0]
 800f4a4:	e7c5      	b.n	800f432 <_puts_r+0x42>
 800f4a6:	4622      	mov	r2, r4
 800f4a8:	4628      	mov	r0, r5
 800f4aa:	f000 f817 	bl	800f4dc <__swbuf_r>
 800f4ae:	3001      	adds	r0, #1
 800f4b0:	d1bf      	bne.n	800f432 <_puts_r+0x42>
 800f4b2:	e7df      	b.n	800f474 <_puts_r+0x84>
 800f4b4:	6823      	ldr	r3, [r4, #0]
 800f4b6:	250a      	movs	r5, #10
 800f4b8:	1c5a      	adds	r2, r3, #1
 800f4ba:	6022      	str	r2, [r4, #0]
 800f4bc:	701d      	strb	r5, [r3, #0]
 800f4be:	e7db      	b.n	800f478 <_puts_r+0x88>
 800f4c0:	08012dac 	.word	0x08012dac
 800f4c4:	08012dcc 	.word	0x08012dcc
 800f4c8:	08012d8c 	.word	0x08012d8c

0800f4cc <puts>:
 800f4cc:	4b02      	ldr	r3, [pc, #8]	; (800f4d8 <puts+0xc>)
 800f4ce:	4601      	mov	r1, r0
 800f4d0:	6818      	ldr	r0, [r3, #0]
 800f4d2:	f7ff bf8d 	b.w	800f3f0 <_puts_r>
 800f4d6:	bf00      	nop
 800f4d8:	20000024 	.word	0x20000024

0800f4dc <__swbuf_r>:
 800f4dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4de:	460e      	mov	r6, r1
 800f4e0:	4614      	mov	r4, r2
 800f4e2:	4605      	mov	r5, r0
 800f4e4:	b118      	cbz	r0, 800f4ee <__swbuf_r+0x12>
 800f4e6:	6983      	ldr	r3, [r0, #24]
 800f4e8:	b90b      	cbnz	r3, 800f4ee <__swbuf_r+0x12>
 800f4ea:	f001 f84d 	bl	8010588 <__sinit>
 800f4ee:	4b21      	ldr	r3, [pc, #132]	; (800f574 <__swbuf_r+0x98>)
 800f4f0:	429c      	cmp	r4, r3
 800f4f2:	d12b      	bne.n	800f54c <__swbuf_r+0x70>
 800f4f4:	686c      	ldr	r4, [r5, #4]
 800f4f6:	69a3      	ldr	r3, [r4, #24]
 800f4f8:	60a3      	str	r3, [r4, #8]
 800f4fa:	89a3      	ldrh	r3, [r4, #12]
 800f4fc:	071a      	lsls	r2, r3, #28
 800f4fe:	d52f      	bpl.n	800f560 <__swbuf_r+0x84>
 800f500:	6923      	ldr	r3, [r4, #16]
 800f502:	b36b      	cbz	r3, 800f560 <__swbuf_r+0x84>
 800f504:	6923      	ldr	r3, [r4, #16]
 800f506:	6820      	ldr	r0, [r4, #0]
 800f508:	1ac0      	subs	r0, r0, r3
 800f50a:	6963      	ldr	r3, [r4, #20]
 800f50c:	b2f6      	uxtb	r6, r6
 800f50e:	4283      	cmp	r3, r0
 800f510:	4637      	mov	r7, r6
 800f512:	dc04      	bgt.n	800f51e <__swbuf_r+0x42>
 800f514:	4621      	mov	r1, r4
 800f516:	4628      	mov	r0, r5
 800f518:	f000 ffa2 	bl	8010460 <_fflush_r>
 800f51c:	bb30      	cbnz	r0, 800f56c <__swbuf_r+0x90>
 800f51e:	68a3      	ldr	r3, [r4, #8]
 800f520:	3b01      	subs	r3, #1
 800f522:	60a3      	str	r3, [r4, #8]
 800f524:	6823      	ldr	r3, [r4, #0]
 800f526:	1c5a      	adds	r2, r3, #1
 800f528:	6022      	str	r2, [r4, #0]
 800f52a:	701e      	strb	r6, [r3, #0]
 800f52c:	6963      	ldr	r3, [r4, #20]
 800f52e:	3001      	adds	r0, #1
 800f530:	4283      	cmp	r3, r0
 800f532:	d004      	beq.n	800f53e <__swbuf_r+0x62>
 800f534:	89a3      	ldrh	r3, [r4, #12]
 800f536:	07db      	lsls	r3, r3, #31
 800f538:	d506      	bpl.n	800f548 <__swbuf_r+0x6c>
 800f53a:	2e0a      	cmp	r6, #10
 800f53c:	d104      	bne.n	800f548 <__swbuf_r+0x6c>
 800f53e:	4621      	mov	r1, r4
 800f540:	4628      	mov	r0, r5
 800f542:	f000 ff8d 	bl	8010460 <_fflush_r>
 800f546:	b988      	cbnz	r0, 800f56c <__swbuf_r+0x90>
 800f548:	4638      	mov	r0, r7
 800f54a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f54c:	4b0a      	ldr	r3, [pc, #40]	; (800f578 <__swbuf_r+0x9c>)
 800f54e:	429c      	cmp	r4, r3
 800f550:	d101      	bne.n	800f556 <__swbuf_r+0x7a>
 800f552:	68ac      	ldr	r4, [r5, #8]
 800f554:	e7cf      	b.n	800f4f6 <__swbuf_r+0x1a>
 800f556:	4b09      	ldr	r3, [pc, #36]	; (800f57c <__swbuf_r+0xa0>)
 800f558:	429c      	cmp	r4, r3
 800f55a:	bf08      	it	eq
 800f55c:	68ec      	ldreq	r4, [r5, #12]
 800f55e:	e7ca      	b.n	800f4f6 <__swbuf_r+0x1a>
 800f560:	4621      	mov	r1, r4
 800f562:	4628      	mov	r0, r5
 800f564:	f000 f80c 	bl	800f580 <__swsetup_r>
 800f568:	2800      	cmp	r0, #0
 800f56a:	d0cb      	beq.n	800f504 <__swbuf_r+0x28>
 800f56c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800f570:	e7ea      	b.n	800f548 <__swbuf_r+0x6c>
 800f572:	bf00      	nop
 800f574:	08012dac 	.word	0x08012dac
 800f578:	08012dcc 	.word	0x08012dcc
 800f57c:	08012d8c 	.word	0x08012d8c

0800f580 <__swsetup_r>:
 800f580:	4b32      	ldr	r3, [pc, #200]	; (800f64c <__swsetup_r+0xcc>)
 800f582:	b570      	push	{r4, r5, r6, lr}
 800f584:	681d      	ldr	r5, [r3, #0]
 800f586:	4606      	mov	r6, r0
 800f588:	460c      	mov	r4, r1
 800f58a:	b125      	cbz	r5, 800f596 <__swsetup_r+0x16>
 800f58c:	69ab      	ldr	r3, [r5, #24]
 800f58e:	b913      	cbnz	r3, 800f596 <__swsetup_r+0x16>
 800f590:	4628      	mov	r0, r5
 800f592:	f000 fff9 	bl	8010588 <__sinit>
 800f596:	4b2e      	ldr	r3, [pc, #184]	; (800f650 <__swsetup_r+0xd0>)
 800f598:	429c      	cmp	r4, r3
 800f59a:	d10f      	bne.n	800f5bc <__swsetup_r+0x3c>
 800f59c:	686c      	ldr	r4, [r5, #4]
 800f59e:	89a3      	ldrh	r3, [r4, #12]
 800f5a0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f5a4:	0719      	lsls	r1, r3, #28
 800f5a6:	d42c      	bmi.n	800f602 <__swsetup_r+0x82>
 800f5a8:	06dd      	lsls	r5, r3, #27
 800f5aa:	d411      	bmi.n	800f5d0 <__swsetup_r+0x50>
 800f5ac:	2309      	movs	r3, #9
 800f5ae:	6033      	str	r3, [r6, #0]
 800f5b0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f5b4:	81a3      	strh	r3, [r4, #12]
 800f5b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f5ba:	e03e      	b.n	800f63a <__swsetup_r+0xba>
 800f5bc:	4b25      	ldr	r3, [pc, #148]	; (800f654 <__swsetup_r+0xd4>)
 800f5be:	429c      	cmp	r4, r3
 800f5c0:	d101      	bne.n	800f5c6 <__swsetup_r+0x46>
 800f5c2:	68ac      	ldr	r4, [r5, #8]
 800f5c4:	e7eb      	b.n	800f59e <__swsetup_r+0x1e>
 800f5c6:	4b24      	ldr	r3, [pc, #144]	; (800f658 <__swsetup_r+0xd8>)
 800f5c8:	429c      	cmp	r4, r3
 800f5ca:	bf08      	it	eq
 800f5cc:	68ec      	ldreq	r4, [r5, #12]
 800f5ce:	e7e6      	b.n	800f59e <__swsetup_r+0x1e>
 800f5d0:	0758      	lsls	r0, r3, #29
 800f5d2:	d512      	bpl.n	800f5fa <__swsetup_r+0x7a>
 800f5d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f5d6:	b141      	cbz	r1, 800f5ea <__swsetup_r+0x6a>
 800f5d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f5dc:	4299      	cmp	r1, r3
 800f5de:	d002      	beq.n	800f5e6 <__swsetup_r+0x66>
 800f5e0:	4630      	mov	r0, r6
 800f5e2:	f001 fc7d 	bl	8010ee0 <_free_r>
 800f5e6:	2300      	movs	r3, #0
 800f5e8:	6363      	str	r3, [r4, #52]	; 0x34
 800f5ea:	89a3      	ldrh	r3, [r4, #12]
 800f5ec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f5f0:	81a3      	strh	r3, [r4, #12]
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	6063      	str	r3, [r4, #4]
 800f5f6:	6923      	ldr	r3, [r4, #16]
 800f5f8:	6023      	str	r3, [r4, #0]
 800f5fa:	89a3      	ldrh	r3, [r4, #12]
 800f5fc:	f043 0308 	orr.w	r3, r3, #8
 800f600:	81a3      	strh	r3, [r4, #12]
 800f602:	6923      	ldr	r3, [r4, #16]
 800f604:	b94b      	cbnz	r3, 800f61a <__swsetup_r+0x9a>
 800f606:	89a3      	ldrh	r3, [r4, #12]
 800f608:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f60c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f610:	d003      	beq.n	800f61a <__swsetup_r+0x9a>
 800f612:	4621      	mov	r1, r4
 800f614:	4630      	mov	r0, r6
 800f616:	f001 f881 	bl	801071c <__smakebuf_r>
 800f61a:	89a0      	ldrh	r0, [r4, #12]
 800f61c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f620:	f010 0301 	ands.w	r3, r0, #1
 800f624:	d00a      	beq.n	800f63c <__swsetup_r+0xbc>
 800f626:	2300      	movs	r3, #0
 800f628:	60a3      	str	r3, [r4, #8]
 800f62a:	6963      	ldr	r3, [r4, #20]
 800f62c:	425b      	negs	r3, r3
 800f62e:	61a3      	str	r3, [r4, #24]
 800f630:	6923      	ldr	r3, [r4, #16]
 800f632:	b943      	cbnz	r3, 800f646 <__swsetup_r+0xc6>
 800f634:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f638:	d1ba      	bne.n	800f5b0 <__swsetup_r+0x30>
 800f63a:	bd70      	pop	{r4, r5, r6, pc}
 800f63c:	0781      	lsls	r1, r0, #30
 800f63e:	bf58      	it	pl
 800f640:	6963      	ldrpl	r3, [r4, #20]
 800f642:	60a3      	str	r3, [r4, #8]
 800f644:	e7f4      	b.n	800f630 <__swsetup_r+0xb0>
 800f646:	2000      	movs	r0, #0
 800f648:	e7f7      	b.n	800f63a <__swsetup_r+0xba>
 800f64a:	bf00      	nop
 800f64c:	20000024 	.word	0x20000024
 800f650:	08012dac 	.word	0x08012dac
 800f654:	08012dcc 	.word	0x08012dcc
 800f658:	08012d8c 	.word	0x08012d8c

0800f65c <quorem>:
 800f65c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f660:	6903      	ldr	r3, [r0, #16]
 800f662:	690c      	ldr	r4, [r1, #16]
 800f664:	42a3      	cmp	r3, r4
 800f666:	4607      	mov	r7, r0
 800f668:	f2c0 8081 	blt.w	800f76e <quorem+0x112>
 800f66c:	3c01      	subs	r4, #1
 800f66e:	f101 0814 	add.w	r8, r1, #20
 800f672:	f100 0514 	add.w	r5, r0, #20
 800f676:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f67a:	9301      	str	r3, [sp, #4]
 800f67c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f680:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f684:	3301      	adds	r3, #1
 800f686:	429a      	cmp	r2, r3
 800f688:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f68c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f690:	fbb2 f6f3 	udiv	r6, r2, r3
 800f694:	d331      	bcc.n	800f6fa <quorem+0x9e>
 800f696:	f04f 0e00 	mov.w	lr, #0
 800f69a:	4640      	mov	r0, r8
 800f69c:	46ac      	mov	ip, r5
 800f69e:	46f2      	mov	sl, lr
 800f6a0:	f850 2b04 	ldr.w	r2, [r0], #4
 800f6a4:	b293      	uxth	r3, r2
 800f6a6:	fb06 e303 	mla	r3, r6, r3, lr
 800f6aa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f6ae:	b29b      	uxth	r3, r3
 800f6b0:	ebaa 0303 	sub.w	r3, sl, r3
 800f6b4:	f8dc a000 	ldr.w	sl, [ip]
 800f6b8:	0c12      	lsrs	r2, r2, #16
 800f6ba:	fa13 f38a 	uxtah	r3, r3, sl
 800f6be:	fb06 e202 	mla	r2, r6, r2, lr
 800f6c2:	9300      	str	r3, [sp, #0]
 800f6c4:	9b00      	ldr	r3, [sp, #0]
 800f6c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f6ca:	b292      	uxth	r2, r2
 800f6cc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f6d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f6d4:	f8bd 3000 	ldrh.w	r3, [sp]
 800f6d8:	4581      	cmp	r9, r0
 800f6da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6de:	f84c 3b04 	str.w	r3, [ip], #4
 800f6e2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f6e6:	d2db      	bcs.n	800f6a0 <quorem+0x44>
 800f6e8:	f855 300b 	ldr.w	r3, [r5, fp]
 800f6ec:	b92b      	cbnz	r3, 800f6fa <quorem+0x9e>
 800f6ee:	9b01      	ldr	r3, [sp, #4]
 800f6f0:	3b04      	subs	r3, #4
 800f6f2:	429d      	cmp	r5, r3
 800f6f4:	461a      	mov	r2, r3
 800f6f6:	d32e      	bcc.n	800f756 <quorem+0xfa>
 800f6f8:	613c      	str	r4, [r7, #16]
 800f6fa:	4638      	mov	r0, r7
 800f6fc:	f001 fad8 	bl	8010cb0 <__mcmp>
 800f700:	2800      	cmp	r0, #0
 800f702:	db24      	blt.n	800f74e <quorem+0xf2>
 800f704:	3601      	adds	r6, #1
 800f706:	4628      	mov	r0, r5
 800f708:	f04f 0c00 	mov.w	ip, #0
 800f70c:	f858 2b04 	ldr.w	r2, [r8], #4
 800f710:	f8d0 e000 	ldr.w	lr, [r0]
 800f714:	b293      	uxth	r3, r2
 800f716:	ebac 0303 	sub.w	r3, ip, r3
 800f71a:	0c12      	lsrs	r2, r2, #16
 800f71c:	fa13 f38e 	uxtah	r3, r3, lr
 800f720:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f724:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f728:	b29b      	uxth	r3, r3
 800f72a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f72e:	45c1      	cmp	r9, r8
 800f730:	f840 3b04 	str.w	r3, [r0], #4
 800f734:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f738:	d2e8      	bcs.n	800f70c <quorem+0xb0>
 800f73a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f73e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f742:	b922      	cbnz	r2, 800f74e <quorem+0xf2>
 800f744:	3b04      	subs	r3, #4
 800f746:	429d      	cmp	r5, r3
 800f748:	461a      	mov	r2, r3
 800f74a:	d30a      	bcc.n	800f762 <quorem+0x106>
 800f74c:	613c      	str	r4, [r7, #16]
 800f74e:	4630      	mov	r0, r6
 800f750:	b003      	add	sp, #12
 800f752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f756:	6812      	ldr	r2, [r2, #0]
 800f758:	3b04      	subs	r3, #4
 800f75a:	2a00      	cmp	r2, #0
 800f75c:	d1cc      	bne.n	800f6f8 <quorem+0x9c>
 800f75e:	3c01      	subs	r4, #1
 800f760:	e7c7      	b.n	800f6f2 <quorem+0x96>
 800f762:	6812      	ldr	r2, [r2, #0]
 800f764:	3b04      	subs	r3, #4
 800f766:	2a00      	cmp	r2, #0
 800f768:	d1f0      	bne.n	800f74c <quorem+0xf0>
 800f76a:	3c01      	subs	r4, #1
 800f76c:	e7eb      	b.n	800f746 <quorem+0xea>
 800f76e:	2000      	movs	r0, #0
 800f770:	e7ee      	b.n	800f750 <quorem+0xf4>
 800f772:	0000      	movs	r0, r0
 800f774:	0000      	movs	r0, r0
	...

0800f778 <_dtoa_r>:
 800f778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f77c:	ed2d 8b04 	vpush	{d8-d9}
 800f780:	ec57 6b10 	vmov	r6, r7, d0
 800f784:	b093      	sub	sp, #76	; 0x4c
 800f786:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f788:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f78c:	9106      	str	r1, [sp, #24]
 800f78e:	ee10 aa10 	vmov	sl, s0
 800f792:	4604      	mov	r4, r0
 800f794:	9209      	str	r2, [sp, #36]	; 0x24
 800f796:	930c      	str	r3, [sp, #48]	; 0x30
 800f798:	46bb      	mov	fp, r7
 800f79a:	b975      	cbnz	r5, 800f7ba <_dtoa_r+0x42>
 800f79c:	2010      	movs	r0, #16
 800f79e:	f000 fffd 	bl	801079c <malloc>
 800f7a2:	4602      	mov	r2, r0
 800f7a4:	6260      	str	r0, [r4, #36]	; 0x24
 800f7a6:	b920      	cbnz	r0, 800f7b2 <_dtoa_r+0x3a>
 800f7a8:	4ba7      	ldr	r3, [pc, #668]	; (800fa48 <_dtoa_r+0x2d0>)
 800f7aa:	21ea      	movs	r1, #234	; 0xea
 800f7ac:	48a7      	ldr	r0, [pc, #668]	; (800fa4c <_dtoa_r+0x2d4>)
 800f7ae:	f001 fe7f 	bl	80114b0 <__assert_func>
 800f7b2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f7b6:	6005      	str	r5, [r0, #0]
 800f7b8:	60c5      	str	r5, [r0, #12]
 800f7ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7bc:	6819      	ldr	r1, [r3, #0]
 800f7be:	b151      	cbz	r1, 800f7d6 <_dtoa_r+0x5e>
 800f7c0:	685a      	ldr	r2, [r3, #4]
 800f7c2:	604a      	str	r2, [r1, #4]
 800f7c4:	2301      	movs	r3, #1
 800f7c6:	4093      	lsls	r3, r2
 800f7c8:	608b      	str	r3, [r1, #8]
 800f7ca:	4620      	mov	r0, r4
 800f7cc:	f001 f82e 	bl	801082c <_Bfree>
 800f7d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f7d2:	2200      	movs	r2, #0
 800f7d4:	601a      	str	r2, [r3, #0]
 800f7d6:	1e3b      	subs	r3, r7, #0
 800f7d8:	bfaa      	itet	ge
 800f7da:	2300      	movge	r3, #0
 800f7dc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f7e0:	f8c8 3000 	strge.w	r3, [r8]
 800f7e4:	4b9a      	ldr	r3, [pc, #616]	; (800fa50 <_dtoa_r+0x2d8>)
 800f7e6:	bfbc      	itt	lt
 800f7e8:	2201      	movlt	r2, #1
 800f7ea:	f8c8 2000 	strlt.w	r2, [r8]
 800f7ee:	ea33 030b 	bics.w	r3, r3, fp
 800f7f2:	d11b      	bne.n	800f82c <_dtoa_r+0xb4>
 800f7f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f7f6:	f242 730f 	movw	r3, #9999	; 0x270f
 800f7fa:	6013      	str	r3, [r2, #0]
 800f7fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f800:	4333      	orrs	r3, r6
 800f802:	f000 8592 	beq.w	801032a <_dtoa_r+0xbb2>
 800f806:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f808:	b963      	cbnz	r3, 800f824 <_dtoa_r+0xac>
 800f80a:	4b92      	ldr	r3, [pc, #584]	; (800fa54 <_dtoa_r+0x2dc>)
 800f80c:	e022      	b.n	800f854 <_dtoa_r+0xdc>
 800f80e:	4b92      	ldr	r3, [pc, #584]	; (800fa58 <_dtoa_r+0x2e0>)
 800f810:	9301      	str	r3, [sp, #4]
 800f812:	3308      	adds	r3, #8
 800f814:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f816:	6013      	str	r3, [r2, #0]
 800f818:	9801      	ldr	r0, [sp, #4]
 800f81a:	b013      	add	sp, #76	; 0x4c
 800f81c:	ecbd 8b04 	vpop	{d8-d9}
 800f820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f824:	4b8b      	ldr	r3, [pc, #556]	; (800fa54 <_dtoa_r+0x2dc>)
 800f826:	9301      	str	r3, [sp, #4]
 800f828:	3303      	adds	r3, #3
 800f82a:	e7f3      	b.n	800f814 <_dtoa_r+0x9c>
 800f82c:	2200      	movs	r2, #0
 800f82e:	2300      	movs	r3, #0
 800f830:	4650      	mov	r0, sl
 800f832:	4659      	mov	r1, fp
 800f834:	f7f1 f920 	bl	8000a78 <__aeabi_dcmpeq>
 800f838:	ec4b ab19 	vmov	d9, sl, fp
 800f83c:	4680      	mov	r8, r0
 800f83e:	b158      	cbz	r0, 800f858 <_dtoa_r+0xe0>
 800f840:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f842:	2301      	movs	r3, #1
 800f844:	6013      	str	r3, [r2, #0]
 800f846:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f848:	2b00      	cmp	r3, #0
 800f84a:	f000 856b 	beq.w	8010324 <_dtoa_r+0xbac>
 800f84e:	4883      	ldr	r0, [pc, #524]	; (800fa5c <_dtoa_r+0x2e4>)
 800f850:	6018      	str	r0, [r3, #0]
 800f852:	1e43      	subs	r3, r0, #1
 800f854:	9301      	str	r3, [sp, #4]
 800f856:	e7df      	b.n	800f818 <_dtoa_r+0xa0>
 800f858:	ec4b ab10 	vmov	d0, sl, fp
 800f85c:	aa10      	add	r2, sp, #64	; 0x40
 800f85e:	a911      	add	r1, sp, #68	; 0x44
 800f860:	4620      	mov	r0, r4
 800f862:	f001 facb 	bl	8010dfc <__d2b>
 800f866:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f86a:	ee08 0a10 	vmov	s16, r0
 800f86e:	2d00      	cmp	r5, #0
 800f870:	f000 8084 	beq.w	800f97c <_dtoa_r+0x204>
 800f874:	ee19 3a90 	vmov	r3, s19
 800f878:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f87c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f880:	4656      	mov	r6, sl
 800f882:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f886:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f88a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f88e:	4b74      	ldr	r3, [pc, #464]	; (800fa60 <_dtoa_r+0x2e8>)
 800f890:	2200      	movs	r2, #0
 800f892:	4630      	mov	r0, r6
 800f894:	4639      	mov	r1, r7
 800f896:	f7f0 fccf 	bl	8000238 <__aeabi_dsub>
 800f89a:	a365      	add	r3, pc, #404	; (adr r3, 800fa30 <_dtoa_r+0x2b8>)
 800f89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8a0:	f7f0 fe82 	bl	80005a8 <__aeabi_dmul>
 800f8a4:	a364      	add	r3, pc, #400	; (adr r3, 800fa38 <_dtoa_r+0x2c0>)
 800f8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8aa:	f7f0 fcc7 	bl	800023c <__adddf3>
 800f8ae:	4606      	mov	r6, r0
 800f8b0:	4628      	mov	r0, r5
 800f8b2:	460f      	mov	r7, r1
 800f8b4:	f7f0 fe0e 	bl	80004d4 <__aeabi_i2d>
 800f8b8:	a361      	add	r3, pc, #388	; (adr r3, 800fa40 <_dtoa_r+0x2c8>)
 800f8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8be:	f7f0 fe73 	bl	80005a8 <__aeabi_dmul>
 800f8c2:	4602      	mov	r2, r0
 800f8c4:	460b      	mov	r3, r1
 800f8c6:	4630      	mov	r0, r6
 800f8c8:	4639      	mov	r1, r7
 800f8ca:	f7f0 fcb7 	bl	800023c <__adddf3>
 800f8ce:	4606      	mov	r6, r0
 800f8d0:	460f      	mov	r7, r1
 800f8d2:	f7f1 f919 	bl	8000b08 <__aeabi_d2iz>
 800f8d6:	2200      	movs	r2, #0
 800f8d8:	9000      	str	r0, [sp, #0]
 800f8da:	2300      	movs	r3, #0
 800f8dc:	4630      	mov	r0, r6
 800f8de:	4639      	mov	r1, r7
 800f8e0:	f7f1 f8d4 	bl	8000a8c <__aeabi_dcmplt>
 800f8e4:	b150      	cbz	r0, 800f8fc <_dtoa_r+0x184>
 800f8e6:	9800      	ldr	r0, [sp, #0]
 800f8e8:	f7f0 fdf4 	bl	80004d4 <__aeabi_i2d>
 800f8ec:	4632      	mov	r2, r6
 800f8ee:	463b      	mov	r3, r7
 800f8f0:	f7f1 f8c2 	bl	8000a78 <__aeabi_dcmpeq>
 800f8f4:	b910      	cbnz	r0, 800f8fc <_dtoa_r+0x184>
 800f8f6:	9b00      	ldr	r3, [sp, #0]
 800f8f8:	3b01      	subs	r3, #1
 800f8fa:	9300      	str	r3, [sp, #0]
 800f8fc:	9b00      	ldr	r3, [sp, #0]
 800f8fe:	2b16      	cmp	r3, #22
 800f900:	d85a      	bhi.n	800f9b8 <_dtoa_r+0x240>
 800f902:	9a00      	ldr	r2, [sp, #0]
 800f904:	4b57      	ldr	r3, [pc, #348]	; (800fa64 <_dtoa_r+0x2ec>)
 800f906:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f90e:	ec51 0b19 	vmov	r0, r1, d9
 800f912:	f7f1 f8bb 	bl	8000a8c <__aeabi_dcmplt>
 800f916:	2800      	cmp	r0, #0
 800f918:	d050      	beq.n	800f9bc <_dtoa_r+0x244>
 800f91a:	9b00      	ldr	r3, [sp, #0]
 800f91c:	3b01      	subs	r3, #1
 800f91e:	9300      	str	r3, [sp, #0]
 800f920:	2300      	movs	r3, #0
 800f922:	930b      	str	r3, [sp, #44]	; 0x2c
 800f924:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f926:	1b5d      	subs	r5, r3, r5
 800f928:	1e6b      	subs	r3, r5, #1
 800f92a:	9305      	str	r3, [sp, #20]
 800f92c:	bf45      	ittet	mi
 800f92e:	f1c5 0301 	rsbmi	r3, r5, #1
 800f932:	9304      	strmi	r3, [sp, #16]
 800f934:	2300      	movpl	r3, #0
 800f936:	2300      	movmi	r3, #0
 800f938:	bf4c      	ite	mi
 800f93a:	9305      	strmi	r3, [sp, #20]
 800f93c:	9304      	strpl	r3, [sp, #16]
 800f93e:	9b00      	ldr	r3, [sp, #0]
 800f940:	2b00      	cmp	r3, #0
 800f942:	db3d      	blt.n	800f9c0 <_dtoa_r+0x248>
 800f944:	9b05      	ldr	r3, [sp, #20]
 800f946:	9a00      	ldr	r2, [sp, #0]
 800f948:	920a      	str	r2, [sp, #40]	; 0x28
 800f94a:	4413      	add	r3, r2
 800f94c:	9305      	str	r3, [sp, #20]
 800f94e:	2300      	movs	r3, #0
 800f950:	9307      	str	r3, [sp, #28]
 800f952:	9b06      	ldr	r3, [sp, #24]
 800f954:	2b09      	cmp	r3, #9
 800f956:	f200 8089 	bhi.w	800fa6c <_dtoa_r+0x2f4>
 800f95a:	2b05      	cmp	r3, #5
 800f95c:	bfc4      	itt	gt
 800f95e:	3b04      	subgt	r3, #4
 800f960:	9306      	strgt	r3, [sp, #24]
 800f962:	9b06      	ldr	r3, [sp, #24]
 800f964:	f1a3 0302 	sub.w	r3, r3, #2
 800f968:	bfcc      	ite	gt
 800f96a:	2500      	movgt	r5, #0
 800f96c:	2501      	movle	r5, #1
 800f96e:	2b03      	cmp	r3, #3
 800f970:	f200 8087 	bhi.w	800fa82 <_dtoa_r+0x30a>
 800f974:	e8df f003 	tbb	[pc, r3]
 800f978:	59383a2d 	.word	0x59383a2d
 800f97c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f980:	441d      	add	r5, r3
 800f982:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f986:	2b20      	cmp	r3, #32
 800f988:	bfc1      	itttt	gt
 800f98a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f98e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f992:	fa0b f303 	lslgt.w	r3, fp, r3
 800f996:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f99a:	bfda      	itte	le
 800f99c:	f1c3 0320 	rsble	r3, r3, #32
 800f9a0:	fa06 f003 	lslle.w	r0, r6, r3
 800f9a4:	4318      	orrgt	r0, r3
 800f9a6:	f7f0 fd85 	bl	80004b4 <__aeabi_ui2d>
 800f9aa:	2301      	movs	r3, #1
 800f9ac:	4606      	mov	r6, r0
 800f9ae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f9b2:	3d01      	subs	r5, #1
 800f9b4:	930e      	str	r3, [sp, #56]	; 0x38
 800f9b6:	e76a      	b.n	800f88e <_dtoa_r+0x116>
 800f9b8:	2301      	movs	r3, #1
 800f9ba:	e7b2      	b.n	800f922 <_dtoa_r+0x1aa>
 800f9bc:	900b      	str	r0, [sp, #44]	; 0x2c
 800f9be:	e7b1      	b.n	800f924 <_dtoa_r+0x1ac>
 800f9c0:	9b04      	ldr	r3, [sp, #16]
 800f9c2:	9a00      	ldr	r2, [sp, #0]
 800f9c4:	1a9b      	subs	r3, r3, r2
 800f9c6:	9304      	str	r3, [sp, #16]
 800f9c8:	4253      	negs	r3, r2
 800f9ca:	9307      	str	r3, [sp, #28]
 800f9cc:	2300      	movs	r3, #0
 800f9ce:	930a      	str	r3, [sp, #40]	; 0x28
 800f9d0:	e7bf      	b.n	800f952 <_dtoa_r+0x1da>
 800f9d2:	2300      	movs	r3, #0
 800f9d4:	9308      	str	r3, [sp, #32]
 800f9d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	dc55      	bgt.n	800fa88 <_dtoa_r+0x310>
 800f9dc:	2301      	movs	r3, #1
 800f9de:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f9e2:	461a      	mov	r2, r3
 800f9e4:	9209      	str	r2, [sp, #36]	; 0x24
 800f9e6:	e00c      	b.n	800fa02 <_dtoa_r+0x28a>
 800f9e8:	2301      	movs	r3, #1
 800f9ea:	e7f3      	b.n	800f9d4 <_dtoa_r+0x25c>
 800f9ec:	2300      	movs	r3, #0
 800f9ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f9f0:	9308      	str	r3, [sp, #32]
 800f9f2:	9b00      	ldr	r3, [sp, #0]
 800f9f4:	4413      	add	r3, r2
 800f9f6:	9302      	str	r3, [sp, #8]
 800f9f8:	3301      	adds	r3, #1
 800f9fa:	2b01      	cmp	r3, #1
 800f9fc:	9303      	str	r3, [sp, #12]
 800f9fe:	bfb8      	it	lt
 800fa00:	2301      	movlt	r3, #1
 800fa02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800fa04:	2200      	movs	r2, #0
 800fa06:	6042      	str	r2, [r0, #4]
 800fa08:	2204      	movs	r2, #4
 800fa0a:	f102 0614 	add.w	r6, r2, #20
 800fa0e:	429e      	cmp	r6, r3
 800fa10:	6841      	ldr	r1, [r0, #4]
 800fa12:	d93d      	bls.n	800fa90 <_dtoa_r+0x318>
 800fa14:	4620      	mov	r0, r4
 800fa16:	f000 fec9 	bl	80107ac <_Balloc>
 800fa1a:	9001      	str	r0, [sp, #4]
 800fa1c:	2800      	cmp	r0, #0
 800fa1e:	d13b      	bne.n	800fa98 <_dtoa_r+0x320>
 800fa20:	4b11      	ldr	r3, [pc, #68]	; (800fa68 <_dtoa_r+0x2f0>)
 800fa22:	4602      	mov	r2, r0
 800fa24:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800fa28:	e6c0      	b.n	800f7ac <_dtoa_r+0x34>
 800fa2a:	2301      	movs	r3, #1
 800fa2c:	e7df      	b.n	800f9ee <_dtoa_r+0x276>
 800fa2e:	bf00      	nop
 800fa30:	636f4361 	.word	0x636f4361
 800fa34:	3fd287a7 	.word	0x3fd287a7
 800fa38:	8b60c8b3 	.word	0x8b60c8b3
 800fa3c:	3fc68a28 	.word	0x3fc68a28
 800fa40:	509f79fb 	.word	0x509f79fb
 800fa44:	3fd34413 	.word	0x3fd34413
 800fa48:	08012d09 	.word	0x08012d09
 800fa4c:	08012d20 	.word	0x08012d20
 800fa50:	7ff00000 	.word	0x7ff00000
 800fa54:	08012d05 	.word	0x08012d05
 800fa58:	08012cfc 	.word	0x08012cfc
 800fa5c:	08012cd9 	.word	0x08012cd9
 800fa60:	3ff80000 	.word	0x3ff80000
 800fa64:	08012e70 	.word	0x08012e70
 800fa68:	08012d7b 	.word	0x08012d7b
 800fa6c:	2501      	movs	r5, #1
 800fa6e:	2300      	movs	r3, #0
 800fa70:	9306      	str	r3, [sp, #24]
 800fa72:	9508      	str	r5, [sp, #32]
 800fa74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fa78:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800fa7c:	2200      	movs	r2, #0
 800fa7e:	2312      	movs	r3, #18
 800fa80:	e7b0      	b.n	800f9e4 <_dtoa_r+0x26c>
 800fa82:	2301      	movs	r3, #1
 800fa84:	9308      	str	r3, [sp, #32]
 800fa86:	e7f5      	b.n	800fa74 <_dtoa_r+0x2fc>
 800fa88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa8a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800fa8e:	e7b8      	b.n	800fa02 <_dtoa_r+0x28a>
 800fa90:	3101      	adds	r1, #1
 800fa92:	6041      	str	r1, [r0, #4]
 800fa94:	0052      	lsls	r2, r2, #1
 800fa96:	e7b8      	b.n	800fa0a <_dtoa_r+0x292>
 800fa98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa9a:	9a01      	ldr	r2, [sp, #4]
 800fa9c:	601a      	str	r2, [r3, #0]
 800fa9e:	9b03      	ldr	r3, [sp, #12]
 800faa0:	2b0e      	cmp	r3, #14
 800faa2:	f200 809d 	bhi.w	800fbe0 <_dtoa_r+0x468>
 800faa6:	2d00      	cmp	r5, #0
 800faa8:	f000 809a 	beq.w	800fbe0 <_dtoa_r+0x468>
 800faac:	9b00      	ldr	r3, [sp, #0]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	dd32      	ble.n	800fb18 <_dtoa_r+0x3a0>
 800fab2:	4ab7      	ldr	r2, [pc, #732]	; (800fd90 <_dtoa_r+0x618>)
 800fab4:	f003 030f 	and.w	r3, r3, #15
 800fab8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fabc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fac0:	9b00      	ldr	r3, [sp, #0]
 800fac2:	05d8      	lsls	r0, r3, #23
 800fac4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800fac8:	d516      	bpl.n	800faf8 <_dtoa_r+0x380>
 800faca:	4bb2      	ldr	r3, [pc, #712]	; (800fd94 <_dtoa_r+0x61c>)
 800facc:	ec51 0b19 	vmov	r0, r1, d9
 800fad0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fad4:	f7f0 fe92 	bl	80007fc <__aeabi_ddiv>
 800fad8:	f007 070f 	and.w	r7, r7, #15
 800fadc:	4682      	mov	sl, r0
 800fade:	468b      	mov	fp, r1
 800fae0:	2503      	movs	r5, #3
 800fae2:	4eac      	ldr	r6, [pc, #688]	; (800fd94 <_dtoa_r+0x61c>)
 800fae4:	b957      	cbnz	r7, 800fafc <_dtoa_r+0x384>
 800fae6:	4642      	mov	r2, r8
 800fae8:	464b      	mov	r3, r9
 800faea:	4650      	mov	r0, sl
 800faec:	4659      	mov	r1, fp
 800faee:	f7f0 fe85 	bl	80007fc <__aeabi_ddiv>
 800faf2:	4682      	mov	sl, r0
 800faf4:	468b      	mov	fp, r1
 800faf6:	e028      	b.n	800fb4a <_dtoa_r+0x3d2>
 800faf8:	2502      	movs	r5, #2
 800fafa:	e7f2      	b.n	800fae2 <_dtoa_r+0x36a>
 800fafc:	07f9      	lsls	r1, r7, #31
 800fafe:	d508      	bpl.n	800fb12 <_dtoa_r+0x39a>
 800fb00:	4640      	mov	r0, r8
 800fb02:	4649      	mov	r1, r9
 800fb04:	e9d6 2300 	ldrd	r2, r3, [r6]
 800fb08:	f7f0 fd4e 	bl	80005a8 <__aeabi_dmul>
 800fb0c:	3501      	adds	r5, #1
 800fb0e:	4680      	mov	r8, r0
 800fb10:	4689      	mov	r9, r1
 800fb12:	107f      	asrs	r7, r7, #1
 800fb14:	3608      	adds	r6, #8
 800fb16:	e7e5      	b.n	800fae4 <_dtoa_r+0x36c>
 800fb18:	f000 809b 	beq.w	800fc52 <_dtoa_r+0x4da>
 800fb1c:	9b00      	ldr	r3, [sp, #0]
 800fb1e:	4f9d      	ldr	r7, [pc, #628]	; (800fd94 <_dtoa_r+0x61c>)
 800fb20:	425e      	negs	r6, r3
 800fb22:	4b9b      	ldr	r3, [pc, #620]	; (800fd90 <_dtoa_r+0x618>)
 800fb24:	f006 020f 	and.w	r2, r6, #15
 800fb28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb30:	ec51 0b19 	vmov	r0, r1, d9
 800fb34:	f7f0 fd38 	bl	80005a8 <__aeabi_dmul>
 800fb38:	1136      	asrs	r6, r6, #4
 800fb3a:	4682      	mov	sl, r0
 800fb3c:	468b      	mov	fp, r1
 800fb3e:	2300      	movs	r3, #0
 800fb40:	2502      	movs	r5, #2
 800fb42:	2e00      	cmp	r6, #0
 800fb44:	d17a      	bne.n	800fc3c <_dtoa_r+0x4c4>
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	d1d3      	bne.n	800faf2 <_dtoa_r+0x37a>
 800fb4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	f000 8082 	beq.w	800fc56 <_dtoa_r+0x4de>
 800fb52:	4b91      	ldr	r3, [pc, #580]	; (800fd98 <_dtoa_r+0x620>)
 800fb54:	2200      	movs	r2, #0
 800fb56:	4650      	mov	r0, sl
 800fb58:	4659      	mov	r1, fp
 800fb5a:	f7f0 ff97 	bl	8000a8c <__aeabi_dcmplt>
 800fb5e:	2800      	cmp	r0, #0
 800fb60:	d079      	beq.n	800fc56 <_dtoa_r+0x4de>
 800fb62:	9b03      	ldr	r3, [sp, #12]
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d076      	beq.n	800fc56 <_dtoa_r+0x4de>
 800fb68:	9b02      	ldr	r3, [sp, #8]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	dd36      	ble.n	800fbdc <_dtoa_r+0x464>
 800fb6e:	9b00      	ldr	r3, [sp, #0]
 800fb70:	4650      	mov	r0, sl
 800fb72:	4659      	mov	r1, fp
 800fb74:	1e5f      	subs	r7, r3, #1
 800fb76:	2200      	movs	r2, #0
 800fb78:	4b88      	ldr	r3, [pc, #544]	; (800fd9c <_dtoa_r+0x624>)
 800fb7a:	f7f0 fd15 	bl	80005a8 <__aeabi_dmul>
 800fb7e:	9e02      	ldr	r6, [sp, #8]
 800fb80:	4682      	mov	sl, r0
 800fb82:	468b      	mov	fp, r1
 800fb84:	3501      	adds	r5, #1
 800fb86:	4628      	mov	r0, r5
 800fb88:	f7f0 fca4 	bl	80004d4 <__aeabi_i2d>
 800fb8c:	4652      	mov	r2, sl
 800fb8e:	465b      	mov	r3, fp
 800fb90:	f7f0 fd0a 	bl	80005a8 <__aeabi_dmul>
 800fb94:	4b82      	ldr	r3, [pc, #520]	; (800fda0 <_dtoa_r+0x628>)
 800fb96:	2200      	movs	r2, #0
 800fb98:	f7f0 fb50 	bl	800023c <__adddf3>
 800fb9c:	46d0      	mov	r8, sl
 800fb9e:	46d9      	mov	r9, fp
 800fba0:	4682      	mov	sl, r0
 800fba2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800fba6:	2e00      	cmp	r6, #0
 800fba8:	d158      	bne.n	800fc5c <_dtoa_r+0x4e4>
 800fbaa:	4b7e      	ldr	r3, [pc, #504]	; (800fda4 <_dtoa_r+0x62c>)
 800fbac:	2200      	movs	r2, #0
 800fbae:	4640      	mov	r0, r8
 800fbb0:	4649      	mov	r1, r9
 800fbb2:	f7f0 fb41 	bl	8000238 <__aeabi_dsub>
 800fbb6:	4652      	mov	r2, sl
 800fbb8:	465b      	mov	r3, fp
 800fbba:	4680      	mov	r8, r0
 800fbbc:	4689      	mov	r9, r1
 800fbbe:	f7f0 ff83 	bl	8000ac8 <__aeabi_dcmpgt>
 800fbc2:	2800      	cmp	r0, #0
 800fbc4:	f040 8295 	bne.w	80100f2 <_dtoa_r+0x97a>
 800fbc8:	4652      	mov	r2, sl
 800fbca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fbce:	4640      	mov	r0, r8
 800fbd0:	4649      	mov	r1, r9
 800fbd2:	f7f0 ff5b 	bl	8000a8c <__aeabi_dcmplt>
 800fbd6:	2800      	cmp	r0, #0
 800fbd8:	f040 8289 	bne.w	80100ee <_dtoa_r+0x976>
 800fbdc:	ec5b ab19 	vmov	sl, fp, d9
 800fbe0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	f2c0 8148 	blt.w	800fe78 <_dtoa_r+0x700>
 800fbe8:	9a00      	ldr	r2, [sp, #0]
 800fbea:	2a0e      	cmp	r2, #14
 800fbec:	f300 8144 	bgt.w	800fe78 <_dtoa_r+0x700>
 800fbf0:	4b67      	ldr	r3, [pc, #412]	; (800fd90 <_dtoa_r+0x618>)
 800fbf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fbf6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fbfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	f280 80d5 	bge.w	800fdac <_dtoa_r+0x634>
 800fc02:	9b03      	ldr	r3, [sp, #12]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	f300 80d1 	bgt.w	800fdac <_dtoa_r+0x634>
 800fc0a:	f040 826f 	bne.w	80100ec <_dtoa_r+0x974>
 800fc0e:	4b65      	ldr	r3, [pc, #404]	; (800fda4 <_dtoa_r+0x62c>)
 800fc10:	2200      	movs	r2, #0
 800fc12:	4640      	mov	r0, r8
 800fc14:	4649      	mov	r1, r9
 800fc16:	f7f0 fcc7 	bl	80005a8 <__aeabi_dmul>
 800fc1a:	4652      	mov	r2, sl
 800fc1c:	465b      	mov	r3, fp
 800fc1e:	f7f0 ff49 	bl	8000ab4 <__aeabi_dcmpge>
 800fc22:	9e03      	ldr	r6, [sp, #12]
 800fc24:	4637      	mov	r7, r6
 800fc26:	2800      	cmp	r0, #0
 800fc28:	f040 8245 	bne.w	80100b6 <_dtoa_r+0x93e>
 800fc2c:	9d01      	ldr	r5, [sp, #4]
 800fc2e:	2331      	movs	r3, #49	; 0x31
 800fc30:	f805 3b01 	strb.w	r3, [r5], #1
 800fc34:	9b00      	ldr	r3, [sp, #0]
 800fc36:	3301      	adds	r3, #1
 800fc38:	9300      	str	r3, [sp, #0]
 800fc3a:	e240      	b.n	80100be <_dtoa_r+0x946>
 800fc3c:	07f2      	lsls	r2, r6, #31
 800fc3e:	d505      	bpl.n	800fc4c <_dtoa_r+0x4d4>
 800fc40:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fc44:	f7f0 fcb0 	bl	80005a8 <__aeabi_dmul>
 800fc48:	3501      	adds	r5, #1
 800fc4a:	2301      	movs	r3, #1
 800fc4c:	1076      	asrs	r6, r6, #1
 800fc4e:	3708      	adds	r7, #8
 800fc50:	e777      	b.n	800fb42 <_dtoa_r+0x3ca>
 800fc52:	2502      	movs	r5, #2
 800fc54:	e779      	b.n	800fb4a <_dtoa_r+0x3d2>
 800fc56:	9f00      	ldr	r7, [sp, #0]
 800fc58:	9e03      	ldr	r6, [sp, #12]
 800fc5a:	e794      	b.n	800fb86 <_dtoa_r+0x40e>
 800fc5c:	9901      	ldr	r1, [sp, #4]
 800fc5e:	4b4c      	ldr	r3, [pc, #304]	; (800fd90 <_dtoa_r+0x618>)
 800fc60:	4431      	add	r1, r6
 800fc62:	910d      	str	r1, [sp, #52]	; 0x34
 800fc64:	9908      	ldr	r1, [sp, #32]
 800fc66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800fc6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800fc6e:	2900      	cmp	r1, #0
 800fc70:	d043      	beq.n	800fcfa <_dtoa_r+0x582>
 800fc72:	494d      	ldr	r1, [pc, #308]	; (800fda8 <_dtoa_r+0x630>)
 800fc74:	2000      	movs	r0, #0
 800fc76:	f7f0 fdc1 	bl	80007fc <__aeabi_ddiv>
 800fc7a:	4652      	mov	r2, sl
 800fc7c:	465b      	mov	r3, fp
 800fc7e:	f7f0 fadb 	bl	8000238 <__aeabi_dsub>
 800fc82:	9d01      	ldr	r5, [sp, #4]
 800fc84:	4682      	mov	sl, r0
 800fc86:	468b      	mov	fp, r1
 800fc88:	4649      	mov	r1, r9
 800fc8a:	4640      	mov	r0, r8
 800fc8c:	f7f0 ff3c 	bl	8000b08 <__aeabi_d2iz>
 800fc90:	4606      	mov	r6, r0
 800fc92:	f7f0 fc1f 	bl	80004d4 <__aeabi_i2d>
 800fc96:	4602      	mov	r2, r0
 800fc98:	460b      	mov	r3, r1
 800fc9a:	4640      	mov	r0, r8
 800fc9c:	4649      	mov	r1, r9
 800fc9e:	f7f0 facb 	bl	8000238 <__aeabi_dsub>
 800fca2:	3630      	adds	r6, #48	; 0x30
 800fca4:	f805 6b01 	strb.w	r6, [r5], #1
 800fca8:	4652      	mov	r2, sl
 800fcaa:	465b      	mov	r3, fp
 800fcac:	4680      	mov	r8, r0
 800fcae:	4689      	mov	r9, r1
 800fcb0:	f7f0 feec 	bl	8000a8c <__aeabi_dcmplt>
 800fcb4:	2800      	cmp	r0, #0
 800fcb6:	d163      	bne.n	800fd80 <_dtoa_r+0x608>
 800fcb8:	4642      	mov	r2, r8
 800fcba:	464b      	mov	r3, r9
 800fcbc:	4936      	ldr	r1, [pc, #216]	; (800fd98 <_dtoa_r+0x620>)
 800fcbe:	2000      	movs	r0, #0
 800fcc0:	f7f0 faba 	bl	8000238 <__aeabi_dsub>
 800fcc4:	4652      	mov	r2, sl
 800fcc6:	465b      	mov	r3, fp
 800fcc8:	f7f0 fee0 	bl	8000a8c <__aeabi_dcmplt>
 800fccc:	2800      	cmp	r0, #0
 800fcce:	f040 80b5 	bne.w	800fe3c <_dtoa_r+0x6c4>
 800fcd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fcd4:	429d      	cmp	r5, r3
 800fcd6:	d081      	beq.n	800fbdc <_dtoa_r+0x464>
 800fcd8:	4b30      	ldr	r3, [pc, #192]	; (800fd9c <_dtoa_r+0x624>)
 800fcda:	2200      	movs	r2, #0
 800fcdc:	4650      	mov	r0, sl
 800fcde:	4659      	mov	r1, fp
 800fce0:	f7f0 fc62 	bl	80005a8 <__aeabi_dmul>
 800fce4:	4b2d      	ldr	r3, [pc, #180]	; (800fd9c <_dtoa_r+0x624>)
 800fce6:	4682      	mov	sl, r0
 800fce8:	468b      	mov	fp, r1
 800fcea:	4640      	mov	r0, r8
 800fcec:	4649      	mov	r1, r9
 800fcee:	2200      	movs	r2, #0
 800fcf0:	f7f0 fc5a 	bl	80005a8 <__aeabi_dmul>
 800fcf4:	4680      	mov	r8, r0
 800fcf6:	4689      	mov	r9, r1
 800fcf8:	e7c6      	b.n	800fc88 <_dtoa_r+0x510>
 800fcfa:	4650      	mov	r0, sl
 800fcfc:	4659      	mov	r1, fp
 800fcfe:	f7f0 fc53 	bl	80005a8 <__aeabi_dmul>
 800fd02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fd04:	9d01      	ldr	r5, [sp, #4]
 800fd06:	930f      	str	r3, [sp, #60]	; 0x3c
 800fd08:	4682      	mov	sl, r0
 800fd0a:	468b      	mov	fp, r1
 800fd0c:	4649      	mov	r1, r9
 800fd0e:	4640      	mov	r0, r8
 800fd10:	f7f0 fefa 	bl	8000b08 <__aeabi_d2iz>
 800fd14:	4606      	mov	r6, r0
 800fd16:	f7f0 fbdd 	bl	80004d4 <__aeabi_i2d>
 800fd1a:	3630      	adds	r6, #48	; 0x30
 800fd1c:	4602      	mov	r2, r0
 800fd1e:	460b      	mov	r3, r1
 800fd20:	4640      	mov	r0, r8
 800fd22:	4649      	mov	r1, r9
 800fd24:	f7f0 fa88 	bl	8000238 <__aeabi_dsub>
 800fd28:	f805 6b01 	strb.w	r6, [r5], #1
 800fd2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fd2e:	429d      	cmp	r5, r3
 800fd30:	4680      	mov	r8, r0
 800fd32:	4689      	mov	r9, r1
 800fd34:	f04f 0200 	mov.w	r2, #0
 800fd38:	d124      	bne.n	800fd84 <_dtoa_r+0x60c>
 800fd3a:	4b1b      	ldr	r3, [pc, #108]	; (800fda8 <_dtoa_r+0x630>)
 800fd3c:	4650      	mov	r0, sl
 800fd3e:	4659      	mov	r1, fp
 800fd40:	f7f0 fa7c 	bl	800023c <__adddf3>
 800fd44:	4602      	mov	r2, r0
 800fd46:	460b      	mov	r3, r1
 800fd48:	4640      	mov	r0, r8
 800fd4a:	4649      	mov	r1, r9
 800fd4c:	f7f0 febc 	bl	8000ac8 <__aeabi_dcmpgt>
 800fd50:	2800      	cmp	r0, #0
 800fd52:	d173      	bne.n	800fe3c <_dtoa_r+0x6c4>
 800fd54:	4652      	mov	r2, sl
 800fd56:	465b      	mov	r3, fp
 800fd58:	4913      	ldr	r1, [pc, #76]	; (800fda8 <_dtoa_r+0x630>)
 800fd5a:	2000      	movs	r0, #0
 800fd5c:	f7f0 fa6c 	bl	8000238 <__aeabi_dsub>
 800fd60:	4602      	mov	r2, r0
 800fd62:	460b      	mov	r3, r1
 800fd64:	4640      	mov	r0, r8
 800fd66:	4649      	mov	r1, r9
 800fd68:	f7f0 fe90 	bl	8000a8c <__aeabi_dcmplt>
 800fd6c:	2800      	cmp	r0, #0
 800fd6e:	f43f af35 	beq.w	800fbdc <_dtoa_r+0x464>
 800fd72:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800fd74:	1e6b      	subs	r3, r5, #1
 800fd76:	930f      	str	r3, [sp, #60]	; 0x3c
 800fd78:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800fd7c:	2b30      	cmp	r3, #48	; 0x30
 800fd7e:	d0f8      	beq.n	800fd72 <_dtoa_r+0x5fa>
 800fd80:	9700      	str	r7, [sp, #0]
 800fd82:	e049      	b.n	800fe18 <_dtoa_r+0x6a0>
 800fd84:	4b05      	ldr	r3, [pc, #20]	; (800fd9c <_dtoa_r+0x624>)
 800fd86:	f7f0 fc0f 	bl	80005a8 <__aeabi_dmul>
 800fd8a:	4680      	mov	r8, r0
 800fd8c:	4689      	mov	r9, r1
 800fd8e:	e7bd      	b.n	800fd0c <_dtoa_r+0x594>
 800fd90:	08012e70 	.word	0x08012e70
 800fd94:	08012e48 	.word	0x08012e48
 800fd98:	3ff00000 	.word	0x3ff00000
 800fd9c:	40240000 	.word	0x40240000
 800fda0:	401c0000 	.word	0x401c0000
 800fda4:	40140000 	.word	0x40140000
 800fda8:	3fe00000 	.word	0x3fe00000
 800fdac:	9d01      	ldr	r5, [sp, #4]
 800fdae:	4656      	mov	r6, sl
 800fdb0:	465f      	mov	r7, fp
 800fdb2:	4642      	mov	r2, r8
 800fdb4:	464b      	mov	r3, r9
 800fdb6:	4630      	mov	r0, r6
 800fdb8:	4639      	mov	r1, r7
 800fdba:	f7f0 fd1f 	bl	80007fc <__aeabi_ddiv>
 800fdbe:	f7f0 fea3 	bl	8000b08 <__aeabi_d2iz>
 800fdc2:	4682      	mov	sl, r0
 800fdc4:	f7f0 fb86 	bl	80004d4 <__aeabi_i2d>
 800fdc8:	4642      	mov	r2, r8
 800fdca:	464b      	mov	r3, r9
 800fdcc:	f7f0 fbec 	bl	80005a8 <__aeabi_dmul>
 800fdd0:	4602      	mov	r2, r0
 800fdd2:	460b      	mov	r3, r1
 800fdd4:	4630      	mov	r0, r6
 800fdd6:	4639      	mov	r1, r7
 800fdd8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800fddc:	f7f0 fa2c 	bl	8000238 <__aeabi_dsub>
 800fde0:	f805 6b01 	strb.w	r6, [r5], #1
 800fde4:	9e01      	ldr	r6, [sp, #4]
 800fde6:	9f03      	ldr	r7, [sp, #12]
 800fde8:	1bae      	subs	r6, r5, r6
 800fdea:	42b7      	cmp	r7, r6
 800fdec:	4602      	mov	r2, r0
 800fdee:	460b      	mov	r3, r1
 800fdf0:	d135      	bne.n	800fe5e <_dtoa_r+0x6e6>
 800fdf2:	f7f0 fa23 	bl	800023c <__adddf3>
 800fdf6:	4642      	mov	r2, r8
 800fdf8:	464b      	mov	r3, r9
 800fdfa:	4606      	mov	r6, r0
 800fdfc:	460f      	mov	r7, r1
 800fdfe:	f7f0 fe63 	bl	8000ac8 <__aeabi_dcmpgt>
 800fe02:	b9d0      	cbnz	r0, 800fe3a <_dtoa_r+0x6c2>
 800fe04:	4642      	mov	r2, r8
 800fe06:	464b      	mov	r3, r9
 800fe08:	4630      	mov	r0, r6
 800fe0a:	4639      	mov	r1, r7
 800fe0c:	f7f0 fe34 	bl	8000a78 <__aeabi_dcmpeq>
 800fe10:	b110      	cbz	r0, 800fe18 <_dtoa_r+0x6a0>
 800fe12:	f01a 0f01 	tst.w	sl, #1
 800fe16:	d110      	bne.n	800fe3a <_dtoa_r+0x6c2>
 800fe18:	4620      	mov	r0, r4
 800fe1a:	ee18 1a10 	vmov	r1, s16
 800fe1e:	f000 fd05 	bl	801082c <_Bfree>
 800fe22:	2300      	movs	r3, #0
 800fe24:	9800      	ldr	r0, [sp, #0]
 800fe26:	702b      	strb	r3, [r5, #0]
 800fe28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fe2a:	3001      	adds	r0, #1
 800fe2c:	6018      	str	r0, [r3, #0]
 800fe2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	f43f acf1 	beq.w	800f818 <_dtoa_r+0xa0>
 800fe36:	601d      	str	r5, [r3, #0]
 800fe38:	e4ee      	b.n	800f818 <_dtoa_r+0xa0>
 800fe3a:	9f00      	ldr	r7, [sp, #0]
 800fe3c:	462b      	mov	r3, r5
 800fe3e:	461d      	mov	r5, r3
 800fe40:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fe44:	2a39      	cmp	r2, #57	; 0x39
 800fe46:	d106      	bne.n	800fe56 <_dtoa_r+0x6de>
 800fe48:	9a01      	ldr	r2, [sp, #4]
 800fe4a:	429a      	cmp	r2, r3
 800fe4c:	d1f7      	bne.n	800fe3e <_dtoa_r+0x6c6>
 800fe4e:	9901      	ldr	r1, [sp, #4]
 800fe50:	2230      	movs	r2, #48	; 0x30
 800fe52:	3701      	adds	r7, #1
 800fe54:	700a      	strb	r2, [r1, #0]
 800fe56:	781a      	ldrb	r2, [r3, #0]
 800fe58:	3201      	adds	r2, #1
 800fe5a:	701a      	strb	r2, [r3, #0]
 800fe5c:	e790      	b.n	800fd80 <_dtoa_r+0x608>
 800fe5e:	4ba6      	ldr	r3, [pc, #664]	; (80100f8 <_dtoa_r+0x980>)
 800fe60:	2200      	movs	r2, #0
 800fe62:	f7f0 fba1 	bl	80005a8 <__aeabi_dmul>
 800fe66:	2200      	movs	r2, #0
 800fe68:	2300      	movs	r3, #0
 800fe6a:	4606      	mov	r6, r0
 800fe6c:	460f      	mov	r7, r1
 800fe6e:	f7f0 fe03 	bl	8000a78 <__aeabi_dcmpeq>
 800fe72:	2800      	cmp	r0, #0
 800fe74:	d09d      	beq.n	800fdb2 <_dtoa_r+0x63a>
 800fe76:	e7cf      	b.n	800fe18 <_dtoa_r+0x6a0>
 800fe78:	9a08      	ldr	r2, [sp, #32]
 800fe7a:	2a00      	cmp	r2, #0
 800fe7c:	f000 80d7 	beq.w	801002e <_dtoa_r+0x8b6>
 800fe80:	9a06      	ldr	r2, [sp, #24]
 800fe82:	2a01      	cmp	r2, #1
 800fe84:	f300 80ba 	bgt.w	800fffc <_dtoa_r+0x884>
 800fe88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fe8a:	2a00      	cmp	r2, #0
 800fe8c:	f000 80b2 	beq.w	800fff4 <_dtoa_r+0x87c>
 800fe90:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fe94:	9e07      	ldr	r6, [sp, #28]
 800fe96:	9d04      	ldr	r5, [sp, #16]
 800fe98:	9a04      	ldr	r2, [sp, #16]
 800fe9a:	441a      	add	r2, r3
 800fe9c:	9204      	str	r2, [sp, #16]
 800fe9e:	9a05      	ldr	r2, [sp, #20]
 800fea0:	2101      	movs	r1, #1
 800fea2:	441a      	add	r2, r3
 800fea4:	4620      	mov	r0, r4
 800fea6:	9205      	str	r2, [sp, #20]
 800fea8:	f000 fd78 	bl	801099c <__i2b>
 800feac:	4607      	mov	r7, r0
 800feae:	2d00      	cmp	r5, #0
 800feb0:	dd0c      	ble.n	800fecc <_dtoa_r+0x754>
 800feb2:	9b05      	ldr	r3, [sp, #20]
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	dd09      	ble.n	800fecc <_dtoa_r+0x754>
 800feb8:	42ab      	cmp	r3, r5
 800feba:	9a04      	ldr	r2, [sp, #16]
 800febc:	bfa8      	it	ge
 800febe:	462b      	movge	r3, r5
 800fec0:	1ad2      	subs	r2, r2, r3
 800fec2:	9204      	str	r2, [sp, #16]
 800fec4:	9a05      	ldr	r2, [sp, #20]
 800fec6:	1aed      	subs	r5, r5, r3
 800fec8:	1ad3      	subs	r3, r2, r3
 800feca:	9305      	str	r3, [sp, #20]
 800fecc:	9b07      	ldr	r3, [sp, #28]
 800fece:	b31b      	cbz	r3, 800ff18 <_dtoa_r+0x7a0>
 800fed0:	9b08      	ldr	r3, [sp, #32]
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	f000 80af 	beq.w	8010036 <_dtoa_r+0x8be>
 800fed8:	2e00      	cmp	r6, #0
 800feda:	dd13      	ble.n	800ff04 <_dtoa_r+0x78c>
 800fedc:	4639      	mov	r1, r7
 800fede:	4632      	mov	r2, r6
 800fee0:	4620      	mov	r0, r4
 800fee2:	f000 fe1b 	bl	8010b1c <__pow5mult>
 800fee6:	ee18 2a10 	vmov	r2, s16
 800feea:	4601      	mov	r1, r0
 800feec:	4607      	mov	r7, r0
 800feee:	4620      	mov	r0, r4
 800fef0:	f000 fd6a 	bl	80109c8 <__multiply>
 800fef4:	ee18 1a10 	vmov	r1, s16
 800fef8:	4680      	mov	r8, r0
 800fefa:	4620      	mov	r0, r4
 800fefc:	f000 fc96 	bl	801082c <_Bfree>
 800ff00:	ee08 8a10 	vmov	s16, r8
 800ff04:	9b07      	ldr	r3, [sp, #28]
 800ff06:	1b9a      	subs	r2, r3, r6
 800ff08:	d006      	beq.n	800ff18 <_dtoa_r+0x7a0>
 800ff0a:	ee18 1a10 	vmov	r1, s16
 800ff0e:	4620      	mov	r0, r4
 800ff10:	f000 fe04 	bl	8010b1c <__pow5mult>
 800ff14:	ee08 0a10 	vmov	s16, r0
 800ff18:	2101      	movs	r1, #1
 800ff1a:	4620      	mov	r0, r4
 800ff1c:	f000 fd3e 	bl	801099c <__i2b>
 800ff20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	4606      	mov	r6, r0
 800ff26:	f340 8088 	ble.w	801003a <_dtoa_r+0x8c2>
 800ff2a:	461a      	mov	r2, r3
 800ff2c:	4601      	mov	r1, r0
 800ff2e:	4620      	mov	r0, r4
 800ff30:	f000 fdf4 	bl	8010b1c <__pow5mult>
 800ff34:	9b06      	ldr	r3, [sp, #24]
 800ff36:	2b01      	cmp	r3, #1
 800ff38:	4606      	mov	r6, r0
 800ff3a:	f340 8081 	ble.w	8010040 <_dtoa_r+0x8c8>
 800ff3e:	f04f 0800 	mov.w	r8, #0
 800ff42:	6933      	ldr	r3, [r6, #16]
 800ff44:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ff48:	6918      	ldr	r0, [r3, #16]
 800ff4a:	f000 fcd7 	bl	80108fc <__hi0bits>
 800ff4e:	f1c0 0020 	rsb	r0, r0, #32
 800ff52:	9b05      	ldr	r3, [sp, #20]
 800ff54:	4418      	add	r0, r3
 800ff56:	f010 001f 	ands.w	r0, r0, #31
 800ff5a:	f000 8092 	beq.w	8010082 <_dtoa_r+0x90a>
 800ff5e:	f1c0 0320 	rsb	r3, r0, #32
 800ff62:	2b04      	cmp	r3, #4
 800ff64:	f340 808a 	ble.w	801007c <_dtoa_r+0x904>
 800ff68:	f1c0 001c 	rsb	r0, r0, #28
 800ff6c:	9b04      	ldr	r3, [sp, #16]
 800ff6e:	4403      	add	r3, r0
 800ff70:	9304      	str	r3, [sp, #16]
 800ff72:	9b05      	ldr	r3, [sp, #20]
 800ff74:	4403      	add	r3, r0
 800ff76:	4405      	add	r5, r0
 800ff78:	9305      	str	r3, [sp, #20]
 800ff7a:	9b04      	ldr	r3, [sp, #16]
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	dd07      	ble.n	800ff90 <_dtoa_r+0x818>
 800ff80:	ee18 1a10 	vmov	r1, s16
 800ff84:	461a      	mov	r2, r3
 800ff86:	4620      	mov	r0, r4
 800ff88:	f000 fe22 	bl	8010bd0 <__lshift>
 800ff8c:	ee08 0a10 	vmov	s16, r0
 800ff90:	9b05      	ldr	r3, [sp, #20]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	dd05      	ble.n	800ffa2 <_dtoa_r+0x82a>
 800ff96:	4631      	mov	r1, r6
 800ff98:	461a      	mov	r2, r3
 800ff9a:	4620      	mov	r0, r4
 800ff9c:	f000 fe18 	bl	8010bd0 <__lshift>
 800ffa0:	4606      	mov	r6, r0
 800ffa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d06e      	beq.n	8010086 <_dtoa_r+0x90e>
 800ffa8:	ee18 0a10 	vmov	r0, s16
 800ffac:	4631      	mov	r1, r6
 800ffae:	f000 fe7f 	bl	8010cb0 <__mcmp>
 800ffb2:	2800      	cmp	r0, #0
 800ffb4:	da67      	bge.n	8010086 <_dtoa_r+0x90e>
 800ffb6:	9b00      	ldr	r3, [sp, #0]
 800ffb8:	3b01      	subs	r3, #1
 800ffba:	ee18 1a10 	vmov	r1, s16
 800ffbe:	9300      	str	r3, [sp, #0]
 800ffc0:	220a      	movs	r2, #10
 800ffc2:	2300      	movs	r3, #0
 800ffc4:	4620      	mov	r0, r4
 800ffc6:	f000 fc53 	bl	8010870 <__multadd>
 800ffca:	9b08      	ldr	r3, [sp, #32]
 800ffcc:	ee08 0a10 	vmov	s16, r0
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	f000 81b1 	beq.w	8010338 <_dtoa_r+0xbc0>
 800ffd6:	2300      	movs	r3, #0
 800ffd8:	4639      	mov	r1, r7
 800ffda:	220a      	movs	r2, #10
 800ffdc:	4620      	mov	r0, r4
 800ffde:	f000 fc47 	bl	8010870 <__multadd>
 800ffe2:	9b02      	ldr	r3, [sp, #8]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	4607      	mov	r7, r0
 800ffe8:	f300 808e 	bgt.w	8010108 <_dtoa_r+0x990>
 800ffec:	9b06      	ldr	r3, [sp, #24]
 800ffee:	2b02      	cmp	r3, #2
 800fff0:	dc51      	bgt.n	8010096 <_dtoa_r+0x91e>
 800fff2:	e089      	b.n	8010108 <_dtoa_r+0x990>
 800fff4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fff6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fffa:	e74b      	b.n	800fe94 <_dtoa_r+0x71c>
 800fffc:	9b03      	ldr	r3, [sp, #12]
 800fffe:	1e5e      	subs	r6, r3, #1
 8010000:	9b07      	ldr	r3, [sp, #28]
 8010002:	42b3      	cmp	r3, r6
 8010004:	bfbf      	itttt	lt
 8010006:	9b07      	ldrlt	r3, [sp, #28]
 8010008:	9607      	strlt	r6, [sp, #28]
 801000a:	1af2      	sublt	r2, r6, r3
 801000c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801000e:	bfb6      	itet	lt
 8010010:	189b      	addlt	r3, r3, r2
 8010012:	1b9e      	subge	r6, r3, r6
 8010014:	930a      	strlt	r3, [sp, #40]	; 0x28
 8010016:	9b03      	ldr	r3, [sp, #12]
 8010018:	bfb8      	it	lt
 801001a:	2600      	movlt	r6, #0
 801001c:	2b00      	cmp	r3, #0
 801001e:	bfb7      	itett	lt
 8010020:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8010024:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8010028:	1a9d      	sublt	r5, r3, r2
 801002a:	2300      	movlt	r3, #0
 801002c:	e734      	b.n	800fe98 <_dtoa_r+0x720>
 801002e:	9e07      	ldr	r6, [sp, #28]
 8010030:	9d04      	ldr	r5, [sp, #16]
 8010032:	9f08      	ldr	r7, [sp, #32]
 8010034:	e73b      	b.n	800feae <_dtoa_r+0x736>
 8010036:	9a07      	ldr	r2, [sp, #28]
 8010038:	e767      	b.n	800ff0a <_dtoa_r+0x792>
 801003a:	9b06      	ldr	r3, [sp, #24]
 801003c:	2b01      	cmp	r3, #1
 801003e:	dc18      	bgt.n	8010072 <_dtoa_r+0x8fa>
 8010040:	f1ba 0f00 	cmp.w	sl, #0
 8010044:	d115      	bne.n	8010072 <_dtoa_r+0x8fa>
 8010046:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801004a:	b993      	cbnz	r3, 8010072 <_dtoa_r+0x8fa>
 801004c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8010050:	0d1b      	lsrs	r3, r3, #20
 8010052:	051b      	lsls	r3, r3, #20
 8010054:	b183      	cbz	r3, 8010078 <_dtoa_r+0x900>
 8010056:	9b04      	ldr	r3, [sp, #16]
 8010058:	3301      	adds	r3, #1
 801005a:	9304      	str	r3, [sp, #16]
 801005c:	9b05      	ldr	r3, [sp, #20]
 801005e:	3301      	adds	r3, #1
 8010060:	9305      	str	r3, [sp, #20]
 8010062:	f04f 0801 	mov.w	r8, #1
 8010066:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010068:	2b00      	cmp	r3, #0
 801006a:	f47f af6a 	bne.w	800ff42 <_dtoa_r+0x7ca>
 801006e:	2001      	movs	r0, #1
 8010070:	e76f      	b.n	800ff52 <_dtoa_r+0x7da>
 8010072:	f04f 0800 	mov.w	r8, #0
 8010076:	e7f6      	b.n	8010066 <_dtoa_r+0x8ee>
 8010078:	4698      	mov	r8, r3
 801007a:	e7f4      	b.n	8010066 <_dtoa_r+0x8ee>
 801007c:	f43f af7d 	beq.w	800ff7a <_dtoa_r+0x802>
 8010080:	4618      	mov	r0, r3
 8010082:	301c      	adds	r0, #28
 8010084:	e772      	b.n	800ff6c <_dtoa_r+0x7f4>
 8010086:	9b03      	ldr	r3, [sp, #12]
 8010088:	2b00      	cmp	r3, #0
 801008a:	dc37      	bgt.n	80100fc <_dtoa_r+0x984>
 801008c:	9b06      	ldr	r3, [sp, #24]
 801008e:	2b02      	cmp	r3, #2
 8010090:	dd34      	ble.n	80100fc <_dtoa_r+0x984>
 8010092:	9b03      	ldr	r3, [sp, #12]
 8010094:	9302      	str	r3, [sp, #8]
 8010096:	9b02      	ldr	r3, [sp, #8]
 8010098:	b96b      	cbnz	r3, 80100b6 <_dtoa_r+0x93e>
 801009a:	4631      	mov	r1, r6
 801009c:	2205      	movs	r2, #5
 801009e:	4620      	mov	r0, r4
 80100a0:	f000 fbe6 	bl	8010870 <__multadd>
 80100a4:	4601      	mov	r1, r0
 80100a6:	4606      	mov	r6, r0
 80100a8:	ee18 0a10 	vmov	r0, s16
 80100ac:	f000 fe00 	bl	8010cb0 <__mcmp>
 80100b0:	2800      	cmp	r0, #0
 80100b2:	f73f adbb 	bgt.w	800fc2c <_dtoa_r+0x4b4>
 80100b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80100b8:	9d01      	ldr	r5, [sp, #4]
 80100ba:	43db      	mvns	r3, r3
 80100bc:	9300      	str	r3, [sp, #0]
 80100be:	f04f 0800 	mov.w	r8, #0
 80100c2:	4631      	mov	r1, r6
 80100c4:	4620      	mov	r0, r4
 80100c6:	f000 fbb1 	bl	801082c <_Bfree>
 80100ca:	2f00      	cmp	r7, #0
 80100cc:	f43f aea4 	beq.w	800fe18 <_dtoa_r+0x6a0>
 80100d0:	f1b8 0f00 	cmp.w	r8, #0
 80100d4:	d005      	beq.n	80100e2 <_dtoa_r+0x96a>
 80100d6:	45b8      	cmp	r8, r7
 80100d8:	d003      	beq.n	80100e2 <_dtoa_r+0x96a>
 80100da:	4641      	mov	r1, r8
 80100dc:	4620      	mov	r0, r4
 80100de:	f000 fba5 	bl	801082c <_Bfree>
 80100e2:	4639      	mov	r1, r7
 80100e4:	4620      	mov	r0, r4
 80100e6:	f000 fba1 	bl	801082c <_Bfree>
 80100ea:	e695      	b.n	800fe18 <_dtoa_r+0x6a0>
 80100ec:	2600      	movs	r6, #0
 80100ee:	4637      	mov	r7, r6
 80100f0:	e7e1      	b.n	80100b6 <_dtoa_r+0x93e>
 80100f2:	9700      	str	r7, [sp, #0]
 80100f4:	4637      	mov	r7, r6
 80100f6:	e599      	b.n	800fc2c <_dtoa_r+0x4b4>
 80100f8:	40240000 	.word	0x40240000
 80100fc:	9b08      	ldr	r3, [sp, #32]
 80100fe:	2b00      	cmp	r3, #0
 8010100:	f000 80ca 	beq.w	8010298 <_dtoa_r+0xb20>
 8010104:	9b03      	ldr	r3, [sp, #12]
 8010106:	9302      	str	r3, [sp, #8]
 8010108:	2d00      	cmp	r5, #0
 801010a:	dd05      	ble.n	8010118 <_dtoa_r+0x9a0>
 801010c:	4639      	mov	r1, r7
 801010e:	462a      	mov	r2, r5
 8010110:	4620      	mov	r0, r4
 8010112:	f000 fd5d 	bl	8010bd0 <__lshift>
 8010116:	4607      	mov	r7, r0
 8010118:	f1b8 0f00 	cmp.w	r8, #0
 801011c:	d05b      	beq.n	80101d6 <_dtoa_r+0xa5e>
 801011e:	6879      	ldr	r1, [r7, #4]
 8010120:	4620      	mov	r0, r4
 8010122:	f000 fb43 	bl	80107ac <_Balloc>
 8010126:	4605      	mov	r5, r0
 8010128:	b928      	cbnz	r0, 8010136 <_dtoa_r+0x9be>
 801012a:	4b87      	ldr	r3, [pc, #540]	; (8010348 <_dtoa_r+0xbd0>)
 801012c:	4602      	mov	r2, r0
 801012e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010132:	f7ff bb3b 	b.w	800f7ac <_dtoa_r+0x34>
 8010136:	693a      	ldr	r2, [r7, #16]
 8010138:	3202      	adds	r2, #2
 801013a:	0092      	lsls	r2, r2, #2
 801013c:	f107 010c 	add.w	r1, r7, #12
 8010140:	300c      	adds	r0, #12
 8010142:	f7fe fca7 	bl	800ea94 <memcpy>
 8010146:	2201      	movs	r2, #1
 8010148:	4629      	mov	r1, r5
 801014a:	4620      	mov	r0, r4
 801014c:	f000 fd40 	bl	8010bd0 <__lshift>
 8010150:	9b01      	ldr	r3, [sp, #4]
 8010152:	f103 0901 	add.w	r9, r3, #1
 8010156:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801015a:	4413      	add	r3, r2
 801015c:	9305      	str	r3, [sp, #20]
 801015e:	f00a 0301 	and.w	r3, sl, #1
 8010162:	46b8      	mov	r8, r7
 8010164:	9304      	str	r3, [sp, #16]
 8010166:	4607      	mov	r7, r0
 8010168:	4631      	mov	r1, r6
 801016a:	ee18 0a10 	vmov	r0, s16
 801016e:	f7ff fa75 	bl	800f65c <quorem>
 8010172:	4641      	mov	r1, r8
 8010174:	9002      	str	r0, [sp, #8]
 8010176:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801017a:	ee18 0a10 	vmov	r0, s16
 801017e:	f000 fd97 	bl	8010cb0 <__mcmp>
 8010182:	463a      	mov	r2, r7
 8010184:	9003      	str	r0, [sp, #12]
 8010186:	4631      	mov	r1, r6
 8010188:	4620      	mov	r0, r4
 801018a:	f000 fdad 	bl	8010ce8 <__mdiff>
 801018e:	68c2      	ldr	r2, [r0, #12]
 8010190:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8010194:	4605      	mov	r5, r0
 8010196:	bb02      	cbnz	r2, 80101da <_dtoa_r+0xa62>
 8010198:	4601      	mov	r1, r0
 801019a:	ee18 0a10 	vmov	r0, s16
 801019e:	f000 fd87 	bl	8010cb0 <__mcmp>
 80101a2:	4602      	mov	r2, r0
 80101a4:	4629      	mov	r1, r5
 80101a6:	4620      	mov	r0, r4
 80101a8:	9207      	str	r2, [sp, #28]
 80101aa:	f000 fb3f 	bl	801082c <_Bfree>
 80101ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80101b2:	ea43 0102 	orr.w	r1, r3, r2
 80101b6:	9b04      	ldr	r3, [sp, #16]
 80101b8:	430b      	orrs	r3, r1
 80101ba:	464d      	mov	r5, r9
 80101bc:	d10f      	bne.n	80101de <_dtoa_r+0xa66>
 80101be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80101c2:	d02a      	beq.n	801021a <_dtoa_r+0xaa2>
 80101c4:	9b03      	ldr	r3, [sp, #12]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	dd02      	ble.n	80101d0 <_dtoa_r+0xa58>
 80101ca:	9b02      	ldr	r3, [sp, #8]
 80101cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80101d0:	f88b a000 	strb.w	sl, [fp]
 80101d4:	e775      	b.n	80100c2 <_dtoa_r+0x94a>
 80101d6:	4638      	mov	r0, r7
 80101d8:	e7ba      	b.n	8010150 <_dtoa_r+0x9d8>
 80101da:	2201      	movs	r2, #1
 80101dc:	e7e2      	b.n	80101a4 <_dtoa_r+0xa2c>
 80101de:	9b03      	ldr	r3, [sp, #12]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	db04      	blt.n	80101ee <_dtoa_r+0xa76>
 80101e4:	9906      	ldr	r1, [sp, #24]
 80101e6:	430b      	orrs	r3, r1
 80101e8:	9904      	ldr	r1, [sp, #16]
 80101ea:	430b      	orrs	r3, r1
 80101ec:	d122      	bne.n	8010234 <_dtoa_r+0xabc>
 80101ee:	2a00      	cmp	r2, #0
 80101f0:	ddee      	ble.n	80101d0 <_dtoa_r+0xa58>
 80101f2:	ee18 1a10 	vmov	r1, s16
 80101f6:	2201      	movs	r2, #1
 80101f8:	4620      	mov	r0, r4
 80101fa:	f000 fce9 	bl	8010bd0 <__lshift>
 80101fe:	4631      	mov	r1, r6
 8010200:	ee08 0a10 	vmov	s16, r0
 8010204:	f000 fd54 	bl	8010cb0 <__mcmp>
 8010208:	2800      	cmp	r0, #0
 801020a:	dc03      	bgt.n	8010214 <_dtoa_r+0xa9c>
 801020c:	d1e0      	bne.n	80101d0 <_dtoa_r+0xa58>
 801020e:	f01a 0f01 	tst.w	sl, #1
 8010212:	d0dd      	beq.n	80101d0 <_dtoa_r+0xa58>
 8010214:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8010218:	d1d7      	bne.n	80101ca <_dtoa_r+0xa52>
 801021a:	2339      	movs	r3, #57	; 0x39
 801021c:	f88b 3000 	strb.w	r3, [fp]
 8010220:	462b      	mov	r3, r5
 8010222:	461d      	mov	r5, r3
 8010224:	3b01      	subs	r3, #1
 8010226:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801022a:	2a39      	cmp	r2, #57	; 0x39
 801022c:	d071      	beq.n	8010312 <_dtoa_r+0xb9a>
 801022e:	3201      	adds	r2, #1
 8010230:	701a      	strb	r2, [r3, #0]
 8010232:	e746      	b.n	80100c2 <_dtoa_r+0x94a>
 8010234:	2a00      	cmp	r2, #0
 8010236:	dd07      	ble.n	8010248 <_dtoa_r+0xad0>
 8010238:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801023c:	d0ed      	beq.n	801021a <_dtoa_r+0xaa2>
 801023e:	f10a 0301 	add.w	r3, sl, #1
 8010242:	f88b 3000 	strb.w	r3, [fp]
 8010246:	e73c      	b.n	80100c2 <_dtoa_r+0x94a>
 8010248:	9b05      	ldr	r3, [sp, #20]
 801024a:	f809 ac01 	strb.w	sl, [r9, #-1]
 801024e:	4599      	cmp	r9, r3
 8010250:	d047      	beq.n	80102e2 <_dtoa_r+0xb6a>
 8010252:	ee18 1a10 	vmov	r1, s16
 8010256:	2300      	movs	r3, #0
 8010258:	220a      	movs	r2, #10
 801025a:	4620      	mov	r0, r4
 801025c:	f000 fb08 	bl	8010870 <__multadd>
 8010260:	45b8      	cmp	r8, r7
 8010262:	ee08 0a10 	vmov	s16, r0
 8010266:	f04f 0300 	mov.w	r3, #0
 801026a:	f04f 020a 	mov.w	r2, #10
 801026e:	4641      	mov	r1, r8
 8010270:	4620      	mov	r0, r4
 8010272:	d106      	bne.n	8010282 <_dtoa_r+0xb0a>
 8010274:	f000 fafc 	bl	8010870 <__multadd>
 8010278:	4680      	mov	r8, r0
 801027a:	4607      	mov	r7, r0
 801027c:	f109 0901 	add.w	r9, r9, #1
 8010280:	e772      	b.n	8010168 <_dtoa_r+0x9f0>
 8010282:	f000 faf5 	bl	8010870 <__multadd>
 8010286:	4639      	mov	r1, r7
 8010288:	4680      	mov	r8, r0
 801028a:	2300      	movs	r3, #0
 801028c:	220a      	movs	r2, #10
 801028e:	4620      	mov	r0, r4
 8010290:	f000 faee 	bl	8010870 <__multadd>
 8010294:	4607      	mov	r7, r0
 8010296:	e7f1      	b.n	801027c <_dtoa_r+0xb04>
 8010298:	9b03      	ldr	r3, [sp, #12]
 801029a:	9302      	str	r3, [sp, #8]
 801029c:	9d01      	ldr	r5, [sp, #4]
 801029e:	ee18 0a10 	vmov	r0, s16
 80102a2:	4631      	mov	r1, r6
 80102a4:	f7ff f9da 	bl	800f65c <quorem>
 80102a8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80102ac:	9b01      	ldr	r3, [sp, #4]
 80102ae:	f805 ab01 	strb.w	sl, [r5], #1
 80102b2:	1aea      	subs	r2, r5, r3
 80102b4:	9b02      	ldr	r3, [sp, #8]
 80102b6:	4293      	cmp	r3, r2
 80102b8:	dd09      	ble.n	80102ce <_dtoa_r+0xb56>
 80102ba:	ee18 1a10 	vmov	r1, s16
 80102be:	2300      	movs	r3, #0
 80102c0:	220a      	movs	r2, #10
 80102c2:	4620      	mov	r0, r4
 80102c4:	f000 fad4 	bl	8010870 <__multadd>
 80102c8:	ee08 0a10 	vmov	s16, r0
 80102cc:	e7e7      	b.n	801029e <_dtoa_r+0xb26>
 80102ce:	9b02      	ldr	r3, [sp, #8]
 80102d0:	2b00      	cmp	r3, #0
 80102d2:	bfc8      	it	gt
 80102d4:	461d      	movgt	r5, r3
 80102d6:	9b01      	ldr	r3, [sp, #4]
 80102d8:	bfd8      	it	le
 80102da:	2501      	movle	r5, #1
 80102dc:	441d      	add	r5, r3
 80102de:	f04f 0800 	mov.w	r8, #0
 80102e2:	ee18 1a10 	vmov	r1, s16
 80102e6:	2201      	movs	r2, #1
 80102e8:	4620      	mov	r0, r4
 80102ea:	f000 fc71 	bl	8010bd0 <__lshift>
 80102ee:	4631      	mov	r1, r6
 80102f0:	ee08 0a10 	vmov	s16, r0
 80102f4:	f000 fcdc 	bl	8010cb0 <__mcmp>
 80102f8:	2800      	cmp	r0, #0
 80102fa:	dc91      	bgt.n	8010220 <_dtoa_r+0xaa8>
 80102fc:	d102      	bne.n	8010304 <_dtoa_r+0xb8c>
 80102fe:	f01a 0f01 	tst.w	sl, #1
 8010302:	d18d      	bne.n	8010220 <_dtoa_r+0xaa8>
 8010304:	462b      	mov	r3, r5
 8010306:	461d      	mov	r5, r3
 8010308:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801030c:	2a30      	cmp	r2, #48	; 0x30
 801030e:	d0fa      	beq.n	8010306 <_dtoa_r+0xb8e>
 8010310:	e6d7      	b.n	80100c2 <_dtoa_r+0x94a>
 8010312:	9a01      	ldr	r2, [sp, #4]
 8010314:	429a      	cmp	r2, r3
 8010316:	d184      	bne.n	8010222 <_dtoa_r+0xaaa>
 8010318:	9b00      	ldr	r3, [sp, #0]
 801031a:	3301      	adds	r3, #1
 801031c:	9300      	str	r3, [sp, #0]
 801031e:	2331      	movs	r3, #49	; 0x31
 8010320:	7013      	strb	r3, [r2, #0]
 8010322:	e6ce      	b.n	80100c2 <_dtoa_r+0x94a>
 8010324:	4b09      	ldr	r3, [pc, #36]	; (801034c <_dtoa_r+0xbd4>)
 8010326:	f7ff ba95 	b.w	800f854 <_dtoa_r+0xdc>
 801032a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801032c:	2b00      	cmp	r3, #0
 801032e:	f47f aa6e 	bne.w	800f80e <_dtoa_r+0x96>
 8010332:	4b07      	ldr	r3, [pc, #28]	; (8010350 <_dtoa_r+0xbd8>)
 8010334:	f7ff ba8e 	b.w	800f854 <_dtoa_r+0xdc>
 8010338:	9b02      	ldr	r3, [sp, #8]
 801033a:	2b00      	cmp	r3, #0
 801033c:	dcae      	bgt.n	801029c <_dtoa_r+0xb24>
 801033e:	9b06      	ldr	r3, [sp, #24]
 8010340:	2b02      	cmp	r3, #2
 8010342:	f73f aea8 	bgt.w	8010096 <_dtoa_r+0x91e>
 8010346:	e7a9      	b.n	801029c <_dtoa_r+0xb24>
 8010348:	08012d7b 	.word	0x08012d7b
 801034c:	08012cd8 	.word	0x08012cd8
 8010350:	08012cfc 	.word	0x08012cfc

08010354 <__sflush_r>:
 8010354:	898a      	ldrh	r2, [r1, #12]
 8010356:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801035a:	4605      	mov	r5, r0
 801035c:	0710      	lsls	r0, r2, #28
 801035e:	460c      	mov	r4, r1
 8010360:	d458      	bmi.n	8010414 <__sflush_r+0xc0>
 8010362:	684b      	ldr	r3, [r1, #4]
 8010364:	2b00      	cmp	r3, #0
 8010366:	dc05      	bgt.n	8010374 <__sflush_r+0x20>
 8010368:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801036a:	2b00      	cmp	r3, #0
 801036c:	dc02      	bgt.n	8010374 <__sflush_r+0x20>
 801036e:	2000      	movs	r0, #0
 8010370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010374:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010376:	2e00      	cmp	r6, #0
 8010378:	d0f9      	beq.n	801036e <__sflush_r+0x1a>
 801037a:	2300      	movs	r3, #0
 801037c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010380:	682f      	ldr	r7, [r5, #0]
 8010382:	602b      	str	r3, [r5, #0]
 8010384:	d032      	beq.n	80103ec <__sflush_r+0x98>
 8010386:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010388:	89a3      	ldrh	r3, [r4, #12]
 801038a:	075a      	lsls	r2, r3, #29
 801038c:	d505      	bpl.n	801039a <__sflush_r+0x46>
 801038e:	6863      	ldr	r3, [r4, #4]
 8010390:	1ac0      	subs	r0, r0, r3
 8010392:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010394:	b10b      	cbz	r3, 801039a <__sflush_r+0x46>
 8010396:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010398:	1ac0      	subs	r0, r0, r3
 801039a:	2300      	movs	r3, #0
 801039c:	4602      	mov	r2, r0
 801039e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80103a0:	6a21      	ldr	r1, [r4, #32]
 80103a2:	4628      	mov	r0, r5
 80103a4:	47b0      	blx	r6
 80103a6:	1c43      	adds	r3, r0, #1
 80103a8:	89a3      	ldrh	r3, [r4, #12]
 80103aa:	d106      	bne.n	80103ba <__sflush_r+0x66>
 80103ac:	6829      	ldr	r1, [r5, #0]
 80103ae:	291d      	cmp	r1, #29
 80103b0:	d82c      	bhi.n	801040c <__sflush_r+0xb8>
 80103b2:	4a2a      	ldr	r2, [pc, #168]	; (801045c <__sflush_r+0x108>)
 80103b4:	40ca      	lsrs	r2, r1
 80103b6:	07d6      	lsls	r6, r2, #31
 80103b8:	d528      	bpl.n	801040c <__sflush_r+0xb8>
 80103ba:	2200      	movs	r2, #0
 80103bc:	6062      	str	r2, [r4, #4]
 80103be:	04d9      	lsls	r1, r3, #19
 80103c0:	6922      	ldr	r2, [r4, #16]
 80103c2:	6022      	str	r2, [r4, #0]
 80103c4:	d504      	bpl.n	80103d0 <__sflush_r+0x7c>
 80103c6:	1c42      	adds	r2, r0, #1
 80103c8:	d101      	bne.n	80103ce <__sflush_r+0x7a>
 80103ca:	682b      	ldr	r3, [r5, #0]
 80103cc:	b903      	cbnz	r3, 80103d0 <__sflush_r+0x7c>
 80103ce:	6560      	str	r0, [r4, #84]	; 0x54
 80103d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80103d2:	602f      	str	r7, [r5, #0]
 80103d4:	2900      	cmp	r1, #0
 80103d6:	d0ca      	beq.n	801036e <__sflush_r+0x1a>
 80103d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80103dc:	4299      	cmp	r1, r3
 80103de:	d002      	beq.n	80103e6 <__sflush_r+0x92>
 80103e0:	4628      	mov	r0, r5
 80103e2:	f000 fd7d 	bl	8010ee0 <_free_r>
 80103e6:	2000      	movs	r0, #0
 80103e8:	6360      	str	r0, [r4, #52]	; 0x34
 80103ea:	e7c1      	b.n	8010370 <__sflush_r+0x1c>
 80103ec:	6a21      	ldr	r1, [r4, #32]
 80103ee:	2301      	movs	r3, #1
 80103f0:	4628      	mov	r0, r5
 80103f2:	47b0      	blx	r6
 80103f4:	1c41      	adds	r1, r0, #1
 80103f6:	d1c7      	bne.n	8010388 <__sflush_r+0x34>
 80103f8:	682b      	ldr	r3, [r5, #0]
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d0c4      	beq.n	8010388 <__sflush_r+0x34>
 80103fe:	2b1d      	cmp	r3, #29
 8010400:	d001      	beq.n	8010406 <__sflush_r+0xb2>
 8010402:	2b16      	cmp	r3, #22
 8010404:	d101      	bne.n	801040a <__sflush_r+0xb6>
 8010406:	602f      	str	r7, [r5, #0]
 8010408:	e7b1      	b.n	801036e <__sflush_r+0x1a>
 801040a:	89a3      	ldrh	r3, [r4, #12]
 801040c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010410:	81a3      	strh	r3, [r4, #12]
 8010412:	e7ad      	b.n	8010370 <__sflush_r+0x1c>
 8010414:	690f      	ldr	r7, [r1, #16]
 8010416:	2f00      	cmp	r7, #0
 8010418:	d0a9      	beq.n	801036e <__sflush_r+0x1a>
 801041a:	0793      	lsls	r3, r2, #30
 801041c:	680e      	ldr	r6, [r1, #0]
 801041e:	bf08      	it	eq
 8010420:	694b      	ldreq	r3, [r1, #20]
 8010422:	600f      	str	r7, [r1, #0]
 8010424:	bf18      	it	ne
 8010426:	2300      	movne	r3, #0
 8010428:	eba6 0807 	sub.w	r8, r6, r7
 801042c:	608b      	str	r3, [r1, #8]
 801042e:	f1b8 0f00 	cmp.w	r8, #0
 8010432:	dd9c      	ble.n	801036e <__sflush_r+0x1a>
 8010434:	6a21      	ldr	r1, [r4, #32]
 8010436:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010438:	4643      	mov	r3, r8
 801043a:	463a      	mov	r2, r7
 801043c:	4628      	mov	r0, r5
 801043e:	47b0      	blx	r6
 8010440:	2800      	cmp	r0, #0
 8010442:	dc06      	bgt.n	8010452 <__sflush_r+0xfe>
 8010444:	89a3      	ldrh	r3, [r4, #12]
 8010446:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801044a:	81a3      	strh	r3, [r4, #12]
 801044c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010450:	e78e      	b.n	8010370 <__sflush_r+0x1c>
 8010452:	4407      	add	r7, r0
 8010454:	eba8 0800 	sub.w	r8, r8, r0
 8010458:	e7e9      	b.n	801042e <__sflush_r+0xda>
 801045a:	bf00      	nop
 801045c:	20400001 	.word	0x20400001

08010460 <_fflush_r>:
 8010460:	b538      	push	{r3, r4, r5, lr}
 8010462:	690b      	ldr	r3, [r1, #16]
 8010464:	4605      	mov	r5, r0
 8010466:	460c      	mov	r4, r1
 8010468:	b913      	cbnz	r3, 8010470 <_fflush_r+0x10>
 801046a:	2500      	movs	r5, #0
 801046c:	4628      	mov	r0, r5
 801046e:	bd38      	pop	{r3, r4, r5, pc}
 8010470:	b118      	cbz	r0, 801047a <_fflush_r+0x1a>
 8010472:	6983      	ldr	r3, [r0, #24]
 8010474:	b90b      	cbnz	r3, 801047a <_fflush_r+0x1a>
 8010476:	f000 f887 	bl	8010588 <__sinit>
 801047a:	4b14      	ldr	r3, [pc, #80]	; (80104cc <_fflush_r+0x6c>)
 801047c:	429c      	cmp	r4, r3
 801047e:	d11b      	bne.n	80104b8 <_fflush_r+0x58>
 8010480:	686c      	ldr	r4, [r5, #4]
 8010482:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010486:	2b00      	cmp	r3, #0
 8010488:	d0ef      	beq.n	801046a <_fflush_r+0xa>
 801048a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801048c:	07d0      	lsls	r0, r2, #31
 801048e:	d404      	bmi.n	801049a <_fflush_r+0x3a>
 8010490:	0599      	lsls	r1, r3, #22
 8010492:	d402      	bmi.n	801049a <_fflush_r+0x3a>
 8010494:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8010496:	f000 f91a 	bl	80106ce <__retarget_lock_acquire_recursive>
 801049a:	4628      	mov	r0, r5
 801049c:	4621      	mov	r1, r4
 801049e:	f7ff ff59 	bl	8010354 <__sflush_r>
 80104a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80104a4:	07da      	lsls	r2, r3, #31
 80104a6:	4605      	mov	r5, r0
 80104a8:	d4e0      	bmi.n	801046c <_fflush_r+0xc>
 80104aa:	89a3      	ldrh	r3, [r4, #12]
 80104ac:	059b      	lsls	r3, r3, #22
 80104ae:	d4dd      	bmi.n	801046c <_fflush_r+0xc>
 80104b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80104b2:	f000 f90d 	bl	80106d0 <__retarget_lock_release_recursive>
 80104b6:	e7d9      	b.n	801046c <_fflush_r+0xc>
 80104b8:	4b05      	ldr	r3, [pc, #20]	; (80104d0 <_fflush_r+0x70>)
 80104ba:	429c      	cmp	r4, r3
 80104bc:	d101      	bne.n	80104c2 <_fflush_r+0x62>
 80104be:	68ac      	ldr	r4, [r5, #8]
 80104c0:	e7df      	b.n	8010482 <_fflush_r+0x22>
 80104c2:	4b04      	ldr	r3, [pc, #16]	; (80104d4 <_fflush_r+0x74>)
 80104c4:	429c      	cmp	r4, r3
 80104c6:	bf08      	it	eq
 80104c8:	68ec      	ldreq	r4, [r5, #12]
 80104ca:	e7da      	b.n	8010482 <_fflush_r+0x22>
 80104cc:	08012dac 	.word	0x08012dac
 80104d0:	08012dcc 	.word	0x08012dcc
 80104d4:	08012d8c 	.word	0x08012d8c

080104d8 <std>:
 80104d8:	2300      	movs	r3, #0
 80104da:	b510      	push	{r4, lr}
 80104dc:	4604      	mov	r4, r0
 80104de:	e9c0 3300 	strd	r3, r3, [r0]
 80104e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80104e6:	6083      	str	r3, [r0, #8]
 80104e8:	8181      	strh	r1, [r0, #12]
 80104ea:	6643      	str	r3, [r0, #100]	; 0x64
 80104ec:	81c2      	strh	r2, [r0, #14]
 80104ee:	6183      	str	r3, [r0, #24]
 80104f0:	4619      	mov	r1, r3
 80104f2:	2208      	movs	r2, #8
 80104f4:	305c      	adds	r0, #92	; 0x5c
 80104f6:	f7fe fadb 	bl	800eab0 <memset>
 80104fa:	4b05      	ldr	r3, [pc, #20]	; (8010510 <std+0x38>)
 80104fc:	6263      	str	r3, [r4, #36]	; 0x24
 80104fe:	4b05      	ldr	r3, [pc, #20]	; (8010514 <std+0x3c>)
 8010500:	62a3      	str	r3, [r4, #40]	; 0x28
 8010502:	4b05      	ldr	r3, [pc, #20]	; (8010518 <std+0x40>)
 8010504:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010506:	4b05      	ldr	r3, [pc, #20]	; (801051c <std+0x44>)
 8010508:	6224      	str	r4, [r4, #32]
 801050a:	6323      	str	r3, [r4, #48]	; 0x30
 801050c:	bd10      	pop	{r4, pc}
 801050e:	bf00      	nop
 8010510:	08011405 	.word	0x08011405
 8010514:	08011427 	.word	0x08011427
 8010518:	0801145f 	.word	0x0801145f
 801051c:	08011483 	.word	0x08011483

08010520 <_cleanup_r>:
 8010520:	4901      	ldr	r1, [pc, #4]	; (8010528 <_cleanup_r+0x8>)
 8010522:	f000 b8af 	b.w	8010684 <_fwalk_reent>
 8010526:	bf00      	nop
 8010528:	08010461 	.word	0x08010461

0801052c <__sfmoreglue>:
 801052c:	b570      	push	{r4, r5, r6, lr}
 801052e:	2268      	movs	r2, #104	; 0x68
 8010530:	1e4d      	subs	r5, r1, #1
 8010532:	4355      	muls	r5, r2
 8010534:	460e      	mov	r6, r1
 8010536:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801053a:	f000 fd3d 	bl	8010fb8 <_malloc_r>
 801053e:	4604      	mov	r4, r0
 8010540:	b140      	cbz	r0, 8010554 <__sfmoreglue+0x28>
 8010542:	2100      	movs	r1, #0
 8010544:	e9c0 1600 	strd	r1, r6, [r0]
 8010548:	300c      	adds	r0, #12
 801054a:	60a0      	str	r0, [r4, #8]
 801054c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010550:	f7fe faae 	bl	800eab0 <memset>
 8010554:	4620      	mov	r0, r4
 8010556:	bd70      	pop	{r4, r5, r6, pc}

08010558 <__sfp_lock_acquire>:
 8010558:	4801      	ldr	r0, [pc, #4]	; (8010560 <__sfp_lock_acquire+0x8>)
 801055a:	f000 b8b8 	b.w	80106ce <__retarget_lock_acquire_recursive>
 801055e:	bf00      	nop
 8010560:	2000233d 	.word	0x2000233d

08010564 <__sfp_lock_release>:
 8010564:	4801      	ldr	r0, [pc, #4]	; (801056c <__sfp_lock_release+0x8>)
 8010566:	f000 b8b3 	b.w	80106d0 <__retarget_lock_release_recursive>
 801056a:	bf00      	nop
 801056c:	2000233d 	.word	0x2000233d

08010570 <__sinit_lock_acquire>:
 8010570:	4801      	ldr	r0, [pc, #4]	; (8010578 <__sinit_lock_acquire+0x8>)
 8010572:	f000 b8ac 	b.w	80106ce <__retarget_lock_acquire_recursive>
 8010576:	bf00      	nop
 8010578:	2000233e 	.word	0x2000233e

0801057c <__sinit_lock_release>:
 801057c:	4801      	ldr	r0, [pc, #4]	; (8010584 <__sinit_lock_release+0x8>)
 801057e:	f000 b8a7 	b.w	80106d0 <__retarget_lock_release_recursive>
 8010582:	bf00      	nop
 8010584:	2000233e 	.word	0x2000233e

08010588 <__sinit>:
 8010588:	b510      	push	{r4, lr}
 801058a:	4604      	mov	r4, r0
 801058c:	f7ff fff0 	bl	8010570 <__sinit_lock_acquire>
 8010590:	69a3      	ldr	r3, [r4, #24]
 8010592:	b11b      	cbz	r3, 801059c <__sinit+0x14>
 8010594:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010598:	f7ff bff0 	b.w	801057c <__sinit_lock_release>
 801059c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80105a0:	6523      	str	r3, [r4, #80]	; 0x50
 80105a2:	4b13      	ldr	r3, [pc, #76]	; (80105f0 <__sinit+0x68>)
 80105a4:	4a13      	ldr	r2, [pc, #76]	; (80105f4 <__sinit+0x6c>)
 80105a6:	681b      	ldr	r3, [r3, #0]
 80105a8:	62a2      	str	r2, [r4, #40]	; 0x28
 80105aa:	42a3      	cmp	r3, r4
 80105ac:	bf04      	itt	eq
 80105ae:	2301      	moveq	r3, #1
 80105b0:	61a3      	streq	r3, [r4, #24]
 80105b2:	4620      	mov	r0, r4
 80105b4:	f000 f820 	bl	80105f8 <__sfp>
 80105b8:	6060      	str	r0, [r4, #4]
 80105ba:	4620      	mov	r0, r4
 80105bc:	f000 f81c 	bl	80105f8 <__sfp>
 80105c0:	60a0      	str	r0, [r4, #8]
 80105c2:	4620      	mov	r0, r4
 80105c4:	f000 f818 	bl	80105f8 <__sfp>
 80105c8:	2200      	movs	r2, #0
 80105ca:	60e0      	str	r0, [r4, #12]
 80105cc:	2104      	movs	r1, #4
 80105ce:	6860      	ldr	r0, [r4, #4]
 80105d0:	f7ff ff82 	bl	80104d8 <std>
 80105d4:	68a0      	ldr	r0, [r4, #8]
 80105d6:	2201      	movs	r2, #1
 80105d8:	2109      	movs	r1, #9
 80105da:	f7ff ff7d 	bl	80104d8 <std>
 80105de:	68e0      	ldr	r0, [r4, #12]
 80105e0:	2202      	movs	r2, #2
 80105e2:	2112      	movs	r1, #18
 80105e4:	f7ff ff78 	bl	80104d8 <std>
 80105e8:	2301      	movs	r3, #1
 80105ea:	61a3      	str	r3, [r4, #24]
 80105ec:	e7d2      	b.n	8010594 <__sinit+0xc>
 80105ee:	bf00      	nop
 80105f0:	08012cc4 	.word	0x08012cc4
 80105f4:	08010521 	.word	0x08010521

080105f8 <__sfp>:
 80105f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105fa:	4607      	mov	r7, r0
 80105fc:	f7ff ffac 	bl	8010558 <__sfp_lock_acquire>
 8010600:	4b1e      	ldr	r3, [pc, #120]	; (801067c <__sfp+0x84>)
 8010602:	681e      	ldr	r6, [r3, #0]
 8010604:	69b3      	ldr	r3, [r6, #24]
 8010606:	b913      	cbnz	r3, 801060e <__sfp+0x16>
 8010608:	4630      	mov	r0, r6
 801060a:	f7ff ffbd 	bl	8010588 <__sinit>
 801060e:	3648      	adds	r6, #72	; 0x48
 8010610:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010614:	3b01      	subs	r3, #1
 8010616:	d503      	bpl.n	8010620 <__sfp+0x28>
 8010618:	6833      	ldr	r3, [r6, #0]
 801061a:	b30b      	cbz	r3, 8010660 <__sfp+0x68>
 801061c:	6836      	ldr	r6, [r6, #0]
 801061e:	e7f7      	b.n	8010610 <__sfp+0x18>
 8010620:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010624:	b9d5      	cbnz	r5, 801065c <__sfp+0x64>
 8010626:	4b16      	ldr	r3, [pc, #88]	; (8010680 <__sfp+0x88>)
 8010628:	60e3      	str	r3, [r4, #12]
 801062a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801062e:	6665      	str	r5, [r4, #100]	; 0x64
 8010630:	f000 f84c 	bl	80106cc <__retarget_lock_init_recursive>
 8010634:	f7ff ff96 	bl	8010564 <__sfp_lock_release>
 8010638:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801063c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8010640:	6025      	str	r5, [r4, #0]
 8010642:	61a5      	str	r5, [r4, #24]
 8010644:	2208      	movs	r2, #8
 8010646:	4629      	mov	r1, r5
 8010648:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801064c:	f7fe fa30 	bl	800eab0 <memset>
 8010650:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010654:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010658:	4620      	mov	r0, r4
 801065a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801065c:	3468      	adds	r4, #104	; 0x68
 801065e:	e7d9      	b.n	8010614 <__sfp+0x1c>
 8010660:	2104      	movs	r1, #4
 8010662:	4638      	mov	r0, r7
 8010664:	f7ff ff62 	bl	801052c <__sfmoreglue>
 8010668:	4604      	mov	r4, r0
 801066a:	6030      	str	r0, [r6, #0]
 801066c:	2800      	cmp	r0, #0
 801066e:	d1d5      	bne.n	801061c <__sfp+0x24>
 8010670:	f7ff ff78 	bl	8010564 <__sfp_lock_release>
 8010674:	230c      	movs	r3, #12
 8010676:	603b      	str	r3, [r7, #0]
 8010678:	e7ee      	b.n	8010658 <__sfp+0x60>
 801067a:	bf00      	nop
 801067c:	08012cc4 	.word	0x08012cc4
 8010680:	ffff0001 	.word	0xffff0001

08010684 <_fwalk_reent>:
 8010684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010688:	4606      	mov	r6, r0
 801068a:	4688      	mov	r8, r1
 801068c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010690:	2700      	movs	r7, #0
 8010692:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010696:	f1b9 0901 	subs.w	r9, r9, #1
 801069a:	d505      	bpl.n	80106a8 <_fwalk_reent+0x24>
 801069c:	6824      	ldr	r4, [r4, #0]
 801069e:	2c00      	cmp	r4, #0
 80106a0:	d1f7      	bne.n	8010692 <_fwalk_reent+0xe>
 80106a2:	4638      	mov	r0, r7
 80106a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80106a8:	89ab      	ldrh	r3, [r5, #12]
 80106aa:	2b01      	cmp	r3, #1
 80106ac:	d907      	bls.n	80106be <_fwalk_reent+0x3a>
 80106ae:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80106b2:	3301      	adds	r3, #1
 80106b4:	d003      	beq.n	80106be <_fwalk_reent+0x3a>
 80106b6:	4629      	mov	r1, r5
 80106b8:	4630      	mov	r0, r6
 80106ba:	47c0      	blx	r8
 80106bc:	4307      	orrs	r7, r0
 80106be:	3568      	adds	r5, #104	; 0x68
 80106c0:	e7e9      	b.n	8010696 <_fwalk_reent+0x12>
	...

080106c4 <_localeconv_r>:
 80106c4:	4800      	ldr	r0, [pc, #0]	; (80106c8 <_localeconv_r+0x4>)
 80106c6:	4770      	bx	lr
 80106c8:	20000178 	.word	0x20000178

080106cc <__retarget_lock_init_recursive>:
 80106cc:	4770      	bx	lr

080106ce <__retarget_lock_acquire_recursive>:
 80106ce:	4770      	bx	lr

080106d0 <__retarget_lock_release_recursive>:
 80106d0:	4770      	bx	lr

080106d2 <__swhatbuf_r>:
 80106d2:	b570      	push	{r4, r5, r6, lr}
 80106d4:	460e      	mov	r6, r1
 80106d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80106da:	2900      	cmp	r1, #0
 80106dc:	b096      	sub	sp, #88	; 0x58
 80106de:	4614      	mov	r4, r2
 80106e0:	461d      	mov	r5, r3
 80106e2:	da08      	bge.n	80106f6 <__swhatbuf_r+0x24>
 80106e4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80106e8:	2200      	movs	r2, #0
 80106ea:	602a      	str	r2, [r5, #0]
 80106ec:	061a      	lsls	r2, r3, #24
 80106ee:	d410      	bmi.n	8010712 <__swhatbuf_r+0x40>
 80106f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80106f4:	e00e      	b.n	8010714 <__swhatbuf_r+0x42>
 80106f6:	466a      	mov	r2, sp
 80106f8:	f000 ff1a 	bl	8011530 <_fstat_r>
 80106fc:	2800      	cmp	r0, #0
 80106fe:	dbf1      	blt.n	80106e4 <__swhatbuf_r+0x12>
 8010700:	9a01      	ldr	r2, [sp, #4]
 8010702:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010706:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801070a:	425a      	negs	r2, r3
 801070c:	415a      	adcs	r2, r3
 801070e:	602a      	str	r2, [r5, #0]
 8010710:	e7ee      	b.n	80106f0 <__swhatbuf_r+0x1e>
 8010712:	2340      	movs	r3, #64	; 0x40
 8010714:	2000      	movs	r0, #0
 8010716:	6023      	str	r3, [r4, #0]
 8010718:	b016      	add	sp, #88	; 0x58
 801071a:	bd70      	pop	{r4, r5, r6, pc}

0801071c <__smakebuf_r>:
 801071c:	898b      	ldrh	r3, [r1, #12]
 801071e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010720:	079d      	lsls	r5, r3, #30
 8010722:	4606      	mov	r6, r0
 8010724:	460c      	mov	r4, r1
 8010726:	d507      	bpl.n	8010738 <__smakebuf_r+0x1c>
 8010728:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801072c:	6023      	str	r3, [r4, #0]
 801072e:	6123      	str	r3, [r4, #16]
 8010730:	2301      	movs	r3, #1
 8010732:	6163      	str	r3, [r4, #20]
 8010734:	b002      	add	sp, #8
 8010736:	bd70      	pop	{r4, r5, r6, pc}
 8010738:	ab01      	add	r3, sp, #4
 801073a:	466a      	mov	r2, sp
 801073c:	f7ff ffc9 	bl	80106d2 <__swhatbuf_r>
 8010740:	9900      	ldr	r1, [sp, #0]
 8010742:	4605      	mov	r5, r0
 8010744:	4630      	mov	r0, r6
 8010746:	f000 fc37 	bl	8010fb8 <_malloc_r>
 801074a:	b948      	cbnz	r0, 8010760 <__smakebuf_r+0x44>
 801074c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010750:	059a      	lsls	r2, r3, #22
 8010752:	d4ef      	bmi.n	8010734 <__smakebuf_r+0x18>
 8010754:	f023 0303 	bic.w	r3, r3, #3
 8010758:	f043 0302 	orr.w	r3, r3, #2
 801075c:	81a3      	strh	r3, [r4, #12]
 801075e:	e7e3      	b.n	8010728 <__smakebuf_r+0xc>
 8010760:	4b0d      	ldr	r3, [pc, #52]	; (8010798 <__smakebuf_r+0x7c>)
 8010762:	62b3      	str	r3, [r6, #40]	; 0x28
 8010764:	89a3      	ldrh	r3, [r4, #12]
 8010766:	6020      	str	r0, [r4, #0]
 8010768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801076c:	81a3      	strh	r3, [r4, #12]
 801076e:	9b00      	ldr	r3, [sp, #0]
 8010770:	6163      	str	r3, [r4, #20]
 8010772:	9b01      	ldr	r3, [sp, #4]
 8010774:	6120      	str	r0, [r4, #16]
 8010776:	b15b      	cbz	r3, 8010790 <__smakebuf_r+0x74>
 8010778:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801077c:	4630      	mov	r0, r6
 801077e:	f000 fee9 	bl	8011554 <_isatty_r>
 8010782:	b128      	cbz	r0, 8010790 <__smakebuf_r+0x74>
 8010784:	89a3      	ldrh	r3, [r4, #12]
 8010786:	f023 0303 	bic.w	r3, r3, #3
 801078a:	f043 0301 	orr.w	r3, r3, #1
 801078e:	81a3      	strh	r3, [r4, #12]
 8010790:	89a0      	ldrh	r0, [r4, #12]
 8010792:	4305      	orrs	r5, r0
 8010794:	81a5      	strh	r5, [r4, #12]
 8010796:	e7cd      	b.n	8010734 <__smakebuf_r+0x18>
 8010798:	08010521 	.word	0x08010521

0801079c <malloc>:
 801079c:	4b02      	ldr	r3, [pc, #8]	; (80107a8 <malloc+0xc>)
 801079e:	4601      	mov	r1, r0
 80107a0:	6818      	ldr	r0, [r3, #0]
 80107a2:	f000 bc09 	b.w	8010fb8 <_malloc_r>
 80107a6:	bf00      	nop
 80107a8:	20000024 	.word	0x20000024

080107ac <_Balloc>:
 80107ac:	b570      	push	{r4, r5, r6, lr}
 80107ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80107b0:	4604      	mov	r4, r0
 80107b2:	460d      	mov	r5, r1
 80107b4:	b976      	cbnz	r6, 80107d4 <_Balloc+0x28>
 80107b6:	2010      	movs	r0, #16
 80107b8:	f7ff fff0 	bl	801079c <malloc>
 80107bc:	4602      	mov	r2, r0
 80107be:	6260      	str	r0, [r4, #36]	; 0x24
 80107c0:	b920      	cbnz	r0, 80107cc <_Balloc+0x20>
 80107c2:	4b18      	ldr	r3, [pc, #96]	; (8010824 <_Balloc+0x78>)
 80107c4:	4818      	ldr	r0, [pc, #96]	; (8010828 <_Balloc+0x7c>)
 80107c6:	2166      	movs	r1, #102	; 0x66
 80107c8:	f000 fe72 	bl	80114b0 <__assert_func>
 80107cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80107d0:	6006      	str	r6, [r0, #0]
 80107d2:	60c6      	str	r6, [r0, #12]
 80107d4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80107d6:	68f3      	ldr	r3, [r6, #12]
 80107d8:	b183      	cbz	r3, 80107fc <_Balloc+0x50>
 80107da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80107dc:	68db      	ldr	r3, [r3, #12]
 80107de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80107e2:	b9b8      	cbnz	r0, 8010814 <_Balloc+0x68>
 80107e4:	2101      	movs	r1, #1
 80107e6:	fa01 f605 	lsl.w	r6, r1, r5
 80107ea:	1d72      	adds	r2, r6, #5
 80107ec:	0092      	lsls	r2, r2, #2
 80107ee:	4620      	mov	r0, r4
 80107f0:	f000 fb60 	bl	8010eb4 <_calloc_r>
 80107f4:	b160      	cbz	r0, 8010810 <_Balloc+0x64>
 80107f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80107fa:	e00e      	b.n	801081a <_Balloc+0x6e>
 80107fc:	2221      	movs	r2, #33	; 0x21
 80107fe:	2104      	movs	r1, #4
 8010800:	4620      	mov	r0, r4
 8010802:	f000 fb57 	bl	8010eb4 <_calloc_r>
 8010806:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010808:	60f0      	str	r0, [r6, #12]
 801080a:	68db      	ldr	r3, [r3, #12]
 801080c:	2b00      	cmp	r3, #0
 801080e:	d1e4      	bne.n	80107da <_Balloc+0x2e>
 8010810:	2000      	movs	r0, #0
 8010812:	bd70      	pop	{r4, r5, r6, pc}
 8010814:	6802      	ldr	r2, [r0, #0]
 8010816:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801081a:	2300      	movs	r3, #0
 801081c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010820:	e7f7      	b.n	8010812 <_Balloc+0x66>
 8010822:	bf00      	nop
 8010824:	08012d09 	.word	0x08012d09
 8010828:	08012dec 	.word	0x08012dec

0801082c <_Bfree>:
 801082c:	b570      	push	{r4, r5, r6, lr}
 801082e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8010830:	4605      	mov	r5, r0
 8010832:	460c      	mov	r4, r1
 8010834:	b976      	cbnz	r6, 8010854 <_Bfree+0x28>
 8010836:	2010      	movs	r0, #16
 8010838:	f7ff ffb0 	bl	801079c <malloc>
 801083c:	4602      	mov	r2, r0
 801083e:	6268      	str	r0, [r5, #36]	; 0x24
 8010840:	b920      	cbnz	r0, 801084c <_Bfree+0x20>
 8010842:	4b09      	ldr	r3, [pc, #36]	; (8010868 <_Bfree+0x3c>)
 8010844:	4809      	ldr	r0, [pc, #36]	; (801086c <_Bfree+0x40>)
 8010846:	218a      	movs	r1, #138	; 0x8a
 8010848:	f000 fe32 	bl	80114b0 <__assert_func>
 801084c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010850:	6006      	str	r6, [r0, #0]
 8010852:	60c6      	str	r6, [r0, #12]
 8010854:	b13c      	cbz	r4, 8010866 <_Bfree+0x3a>
 8010856:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010858:	6862      	ldr	r2, [r4, #4]
 801085a:	68db      	ldr	r3, [r3, #12]
 801085c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010860:	6021      	str	r1, [r4, #0]
 8010862:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010866:	bd70      	pop	{r4, r5, r6, pc}
 8010868:	08012d09 	.word	0x08012d09
 801086c:	08012dec 	.word	0x08012dec

08010870 <__multadd>:
 8010870:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010874:	690d      	ldr	r5, [r1, #16]
 8010876:	4607      	mov	r7, r0
 8010878:	460c      	mov	r4, r1
 801087a:	461e      	mov	r6, r3
 801087c:	f101 0c14 	add.w	ip, r1, #20
 8010880:	2000      	movs	r0, #0
 8010882:	f8dc 3000 	ldr.w	r3, [ip]
 8010886:	b299      	uxth	r1, r3
 8010888:	fb02 6101 	mla	r1, r2, r1, r6
 801088c:	0c1e      	lsrs	r6, r3, #16
 801088e:	0c0b      	lsrs	r3, r1, #16
 8010890:	fb02 3306 	mla	r3, r2, r6, r3
 8010894:	b289      	uxth	r1, r1
 8010896:	3001      	adds	r0, #1
 8010898:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801089c:	4285      	cmp	r5, r0
 801089e:	f84c 1b04 	str.w	r1, [ip], #4
 80108a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80108a6:	dcec      	bgt.n	8010882 <__multadd+0x12>
 80108a8:	b30e      	cbz	r6, 80108ee <__multadd+0x7e>
 80108aa:	68a3      	ldr	r3, [r4, #8]
 80108ac:	42ab      	cmp	r3, r5
 80108ae:	dc19      	bgt.n	80108e4 <__multadd+0x74>
 80108b0:	6861      	ldr	r1, [r4, #4]
 80108b2:	4638      	mov	r0, r7
 80108b4:	3101      	adds	r1, #1
 80108b6:	f7ff ff79 	bl	80107ac <_Balloc>
 80108ba:	4680      	mov	r8, r0
 80108bc:	b928      	cbnz	r0, 80108ca <__multadd+0x5a>
 80108be:	4602      	mov	r2, r0
 80108c0:	4b0c      	ldr	r3, [pc, #48]	; (80108f4 <__multadd+0x84>)
 80108c2:	480d      	ldr	r0, [pc, #52]	; (80108f8 <__multadd+0x88>)
 80108c4:	21b5      	movs	r1, #181	; 0xb5
 80108c6:	f000 fdf3 	bl	80114b0 <__assert_func>
 80108ca:	6922      	ldr	r2, [r4, #16]
 80108cc:	3202      	adds	r2, #2
 80108ce:	f104 010c 	add.w	r1, r4, #12
 80108d2:	0092      	lsls	r2, r2, #2
 80108d4:	300c      	adds	r0, #12
 80108d6:	f7fe f8dd 	bl	800ea94 <memcpy>
 80108da:	4621      	mov	r1, r4
 80108dc:	4638      	mov	r0, r7
 80108de:	f7ff ffa5 	bl	801082c <_Bfree>
 80108e2:	4644      	mov	r4, r8
 80108e4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80108e8:	3501      	adds	r5, #1
 80108ea:	615e      	str	r6, [r3, #20]
 80108ec:	6125      	str	r5, [r4, #16]
 80108ee:	4620      	mov	r0, r4
 80108f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108f4:	08012d7b 	.word	0x08012d7b
 80108f8:	08012dec 	.word	0x08012dec

080108fc <__hi0bits>:
 80108fc:	0c03      	lsrs	r3, r0, #16
 80108fe:	041b      	lsls	r3, r3, #16
 8010900:	b9d3      	cbnz	r3, 8010938 <__hi0bits+0x3c>
 8010902:	0400      	lsls	r0, r0, #16
 8010904:	2310      	movs	r3, #16
 8010906:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801090a:	bf04      	itt	eq
 801090c:	0200      	lsleq	r0, r0, #8
 801090e:	3308      	addeq	r3, #8
 8010910:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010914:	bf04      	itt	eq
 8010916:	0100      	lsleq	r0, r0, #4
 8010918:	3304      	addeq	r3, #4
 801091a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801091e:	bf04      	itt	eq
 8010920:	0080      	lsleq	r0, r0, #2
 8010922:	3302      	addeq	r3, #2
 8010924:	2800      	cmp	r0, #0
 8010926:	db05      	blt.n	8010934 <__hi0bits+0x38>
 8010928:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801092c:	f103 0301 	add.w	r3, r3, #1
 8010930:	bf08      	it	eq
 8010932:	2320      	moveq	r3, #32
 8010934:	4618      	mov	r0, r3
 8010936:	4770      	bx	lr
 8010938:	2300      	movs	r3, #0
 801093a:	e7e4      	b.n	8010906 <__hi0bits+0xa>

0801093c <__lo0bits>:
 801093c:	6803      	ldr	r3, [r0, #0]
 801093e:	f013 0207 	ands.w	r2, r3, #7
 8010942:	4601      	mov	r1, r0
 8010944:	d00b      	beq.n	801095e <__lo0bits+0x22>
 8010946:	07da      	lsls	r2, r3, #31
 8010948:	d423      	bmi.n	8010992 <__lo0bits+0x56>
 801094a:	0798      	lsls	r0, r3, #30
 801094c:	bf49      	itett	mi
 801094e:	085b      	lsrmi	r3, r3, #1
 8010950:	089b      	lsrpl	r3, r3, #2
 8010952:	2001      	movmi	r0, #1
 8010954:	600b      	strmi	r3, [r1, #0]
 8010956:	bf5c      	itt	pl
 8010958:	600b      	strpl	r3, [r1, #0]
 801095a:	2002      	movpl	r0, #2
 801095c:	4770      	bx	lr
 801095e:	b298      	uxth	r0, r3
 8010960:	b9a8      	cbnz	r0, 801098e <__lo0bits+0x52>
 8010962:	0c1b      	lsrs	r3, r3, #16
 8010964:	2010      	movs	r0, #16
 8010966:	b2da      	uxtb	r2, r3
 8010968:	b90a      	cbnz	r2, 801096e <__lo0bits+0x32>
 801096a:	3008      	adds	r0, #8
 801096c:	0a1b      	lsrs	r3, r3, #8
 801096e:	071a      	lsls	r2, r3, #28
 8010970:	bf04      	itt	eq
 8010972:	091b      	lsreq	r3, r3, #4
 8010974:	3004      	addeq	r0, #4
 8010976:	079a      	lsls	r2, r3, #30
 8010978:	bf04      	itt	eq
 801097a:	089b      	lsreq	r3, r3, #2
 801097c:	3002      	addeq	r0, #2
 801097e:	07da      	lsls	r2, r3, #31
 8010980:	d403      	bmi.n	801098a <__lo0bits+0x4e>
 8010982:	085b      	lsrs	r3, r3, #1
 8010984:	f100 0001 	add.w	r0, r0, #1
 8010988:	d005      	beq.n	8010996 <__lo0bits+0x5a>
 801098a:	600b      	str	r3, [r1, #0]
 801098c:	4770      	bx	lr
 801098e:	4610      	mov	r0, r2
 8010990:	e7e9      	b.n	8010966 <__lo0bits+0x2a>
 8010992:	2000      	movs	r0, #0
 8010994:	4770      	bx	lr
 8010996:	2020      	movs	r0, #32
 8010998:	4770      	bx	lr
	...

0801099c <__i2b>:
 801099c:	b510      	push	{r4, lr}
 801099e:	460c      	mov	r4, r1
 80109a0:	2101      	movs	r1, #1
 80109a2:	f7ff ff03 	bl	80107ac <_Balloc>
 80109a6:	4602      	mov	r2, r0
 80109a8:	b928      	cbnz	r0, 80109b6 <__i2b+0x1a>
 80109aa:	4b05      	ldr	r3, [pc, #20]	; (80109c0 <__i2b+0x24>)
 80109ac:	4805      	ldr	r0, [pc, #20]	; (80109c4 <__i2b+0x28>)
 80109ae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80109b2:	f000 fd7d 	bl	80114b0 <__assert_func>
 80109b6:	2301      	movs	r3, #1
 80109b8:	6144      	str	r4, [r0, #20]
 80109ba:	6103      	str	r3, [r0, #16]
 80109bc:	bd10      	pop	{r4, pc}
 80109be:	bf00      	nop
 80109c0:	08012d7b 	.word	0x08012d7b
 80109c4:	08012dec 	.word	0x08012dec

080109c8 <__multiply>:
 80109c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109cc:	4691      	mov	r9, r2
 80109ce:	690a      	ldr	r2, [r1, #16]
 80109d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80109d4:	429a      	cmp	r2, r3
 80109d6:	bfb8      	it	lt
 80109d8:	460b      	movlt	r3, r1
 80109da:	460c      	mov	r4, r1
 80109dc:	bfbc      	itt	lt
 80109de:	464c      	movlt	r4, r9
 80109e0:	4699      	movlt	r9, r3
 80109e2:	6927      	ldr	r7, [r4, #16]
 80109e4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80109e8:	68a3      	ldr	r3, [r4, #8]
 80109ea:	6861      	ldr	r1, [r4, #4]
 80109ec:	eb07 060a 	add.w	r6, r7, sl
 80109f0:	42b3      	cmp	r3, r6
 80109f2:	b085      	sub	sp, #20
 80109f4:	bfb8      	it	lt
 80109f6:	3101      	addlt	r1, #1
 80109f8:	f7ff fed8 	bl	80107ac <_Balloc>
 80109fc:	b930      	cbnz	r0, 8010a0c <__multiply+0x44>
 80109fe:	4602      	mov	r2, r0
 8010a00:	4b44      	ldr	r3, [pc, #272]	; (8010b14 <__multiply+0x14c>)
 8010a02:	4845      	ldr	r0, [pc, #276]	; (8010b18 <__multiply+0x150>)
 8010a04:	f240 115d 	movw	r1, #349	; 0x15d
 8010a08:	f000 fd52 	bl	80114b0 <__assert_func>
 8010a0c:	f100 0514 	add.w	r5, r0, #20
 8010a10:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010a14:	462b      	mov	r3, r5
 8010a16:	2200      	movs	r2, #0
 8010a18:	4543      	cmp	r3, r8
 8010a1a:	d321      	bcc.n	8010a60 <__multiply+0x98>
 8010a1c:	f104 0314 	add.w	r3, r4, #20
 8010a20:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010a24:	f109 0314 	add.w	r3, r9, #20
 8010a28:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010a2c:	9202      	str	r2, [sp, #8]
 8010a2e:	1b3a      	subs	r2, r7, r4
 8010a30:	3a15      	subs	r2, #21
 8010a32:	f022 0203 	bic.w	r2, r2, #3
 8010a36:	3204      	adds	r2, #4
 8010a38:	f104 0115 	add.w	r1, r4, #21
 8010a3c:	428f      	cmp	r7, r1
 8010a3e:	bf38      	it	cc
 8010a40:	2204      	movcc	r2, #4
 8010a42:	9201      	str	r2, [sp, #4]
 8010a44:	9a02      	ldr	r2, [sp, #8]
 8010a46:	9303      	str	r3, [sp, #12]
 8010a48:	429a      	cmp	r2, r3
 8010a4a:	d80c      	bhi.n	8010a66 <__multiply+0x9e>
 8010a4c:	2e00      	cmp	r6, #0
 8010a4e:	dd03      	ble.n	8010a58 <__multiply+0x90>
 8010a50:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	d05a      	beq.n	8010b0e <__multiply+0x146>
 8010a58:	6106      	str	r6, [r0, #16]
 8010a5a:	b005      	add	sp, #20
 8010a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a60:	f843 2b04 	str.w	r2, [r3], #4
 8010a64:	e7d8      	b.n	8010a18 <__multiply+0x50>
 8010a66:	f8b3 a000 	ldrh.w	sl, [r3]
 8010a6a:	f1ba 0f00 	cmp.w	sl, #0
 8010a6e:	d024      	beq.n	8010aba <__multiply+0xf2>
 8010a70:	f104 0e14 	add.w	lr, r4, #20
 8010a74:	46a9      	mov	r9, r5
 8010a76:	f04f 0c00 	mov.w	ip, #0
 8010a7a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010a7e:	f8d9 1000 	ldr.w	r1, [r9]
 8010a82:	fa1f fb82 	uxth.w	fp, r2
 8010a86:	b289      	uxth	r1, r1
 8010a88:	fb0a 110b 	mla	r1, sl, fp, r1
 8010a8c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010a90:	f8d9 2000 	ldr.w	r2, [r9]
 8010a94:	4461      	add	r1, ip
 8010a96:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010a9a:	fb0a c20b 	mla	r2, sl, fp, ip
 8010a9e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010aa2:	b289      	uxth	r1, r1
 8010aa4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010aa8:	4577      	cmp	r7, lr
 8010aaa:	f849 1b04 	str.w	r1, [r9], #4
 8010aae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010ab2:	d8e2      	bhi.n	8010a7a <__multiply+0xb2>
 8010ab4:	9a01      	ldr	r2, [sp, #4]
 8010ab6:	f845 c002 	str.w	ip, [r5, r2]
 8010aba:	9a03      	ldr	r2, [sp, #12]
 8010abc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010ac0:	3304      	adds	r3, #4
 8010ac2:	f1b9 0f00 	cmp.w	r9, #0
 8010ac6:	d020      	beq.n	8010b0a <__multiply+0x142>
 8010ac8:	6829      	ldr	r1, [r5, #0]
 8010aca:	f104 0c14 	add.w	ip, r4, #20
 8010ace:	46ae      	mov	lr, r5
 8010ad0:	f04f 0a00 	mov.w	sl, #0
 8010ad4:	f8bc b000 	ldrh.w	fp, [ip]
 8010ad8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010adc:	fb09 220b 	mla	r2, r9, fp, r2
 8010ae0:	4492      	add	sl, r2
 8010ae2:	b289      	uxth	r1, r1
 8010ae4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010ae8:	f84e 1b04 	str.w	r1, [lr], #4
 8010aec:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010af0:	f8be 1000 	ldrh.w	r1, [lr]
 8010af4:	0c12      	lsrs	r2, r2, #16
 8010af6:	fb09 1102 	mla	r1, r9, r2, r1
 8010afa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010afe:	4567      	cmp	r7, ip
 8010b00:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010b04:	d8e6      	bhi.n	8010ad4 <__multiply+0x10c>
 8010b06:	9a01      	ldr	r2, [sp, #4]
 8010b08:	50a9      	str	r1, [r5, r2]
 8010b0a:	3504      	adds	r5, #4
 8010b0c:	e79a      	b.n	8010a44 <__multiply+0x7c>
 8010b0e:	3e01      	subs	r6, #1
 8010b10:	e79c      	b.n	8010a4c <__multiply+0x84>
 8010b12:	bf00      	nop
 8010b14:	08012d7b 	.word	0x08012d7b
 8010b18:	08012dec 	.word	0x08012dec

08010b1c <__pow5mult>:
 8010b1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010b20:	4615      	mov	r5, r2
 8010b22:	f012 0203 	ands.w	r2, r2, #3
 8010b26:	4606      	mov	r6, r0
 8010b28:	460f      	mov	r7, r1
 8010b2a:	d007      	beq.n	8010b3c <__pow5mult+0x20>
 8010b2c:	4c25      	ldr	r4, [pc, #148]	; (8010bc4 <__pow5mult+0xa8>)
 8010b2e:	3a01      	subs	r2, #1
 8010b30:	2300      	movs	r3, #0
 8010b32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010b36:	f7ff fe9b 	bl	8010870 <__multadd>
 8010b3a:	4607      	mov	r7, r0
 8010b3c:	10ad      	asrs	r5, r5, #2
 8010b3e:	d03d      	beq.n	8010bbc <__pow5mult+0xa0>
 8010b40:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010b42:	b97c      	cbnz	r4, 8010b64 <__pow5mult+0x48>
 8010b44:	2010      	movs	r0, #16
 8010b46:	f7ff fe29 	bl	801079c <malloc>
 8010b4a:	4602      	mov	r2, r0
 8010b4c:	6270      	str	r0, [r6, #36]	; 0x24
 8010b4e:	b928      	cbnz	r0, 8010b5c <__pow5mult+0x40>
 8010b50:	4b1d      	ldr	r3, [pc, #116]	; (8010bc8 <__pow5mult+0xac>)
 8010b52:	481e      	ldr	r0, [pc, #120]	; (8010bcc <__pow5mult+0xb0>)
 8010b54:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010b58:	f000 fcaa 	bl	80114b0 <__assert_func>
 8010b5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010b60:	6004      	str	r4, [r0, #0]
 8010b62:	60c4      	str	r4, [r0, #12]
 8010b64:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010b68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010b6c:	b94c      	cbnz	r4, 8010b82 <__pow5mult+0x66>
 8010b6e:	f240 2171 	movw	r1, #625	; 0x271
 8010b72:	4630      	mov	r0, r6
 8010b74:	f7ff ff12 	bl	801099c <__i2b>
 8010b78:	2300      	movs	r3, #0
 8010b7a:	f8c8 0008 	str.w	r0, [r8, #8]
 8010b7e:	4604      	mov	r4, r0
 8010b80:	6003      	str	r3, [r0, #0]
 8010b82:	f04f 0900 	mov.w	r9, #0
 8010b86:	07eb      	lsls	r3, r5, #31
 8010b88:	d50a      	bpl.n	8010ba0 <__pow5mult+0x84>
 8010b8a:	4639      	mov	r1, r7
 8010b8c:	4622      	mov	r2, r4
 8010b8e:	4630      	mov	r0, r6
 8010b90:	f7ff ff1a 	bl	80109c8 <__multiply>
 8010b94:	4639      	mov	r1, r7
 8010b96:	4680      	mov	r8, r0
 8010b98:	4630      	mov	r0, r6
 8010b9a:	f7ff fe47 	bl	801082c <_Bfree>
 8010b9e:	4647      	mov	r7, r8
 8010ba0:	106d      	asrs	r5, r5, #1
 8010ba2:	d00b      	beq.n	8010bbc <__pow5mult+0xa0>
 8010ba4:	6820      	ldr	r0, [r4, #0]
 8010ba6:	b938      	cbnz	r0, 8010bb8 <__pow5mult+0x9c>
 8010ba8:	4622      	mov	r2, r4
 8010baa:	4621      	mov	r1, r4
 8010bac:	4630      	mov	r0, r6
 8010bae:	f7ff ff0b 	bl	80109c8 <__multiply>
 8010bb2:	6020      	str	r0, [r4, #0]
 8010bb4:	f8c0 9000 	str.w	r9, [r0]
 8010bb8:	4604      	mov	r4, r0
 8010bba:	e7e4      	b.n	8010b86 <__pow5mult+0x6a>
 8010bbc:	4638      	mov	r0, r7
 8010bbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010bc2:	bf00      	nop
 8010bc4:	08012f38 	.word	0x08012f38
 8010bc8:	08012d09 	.word	0x08012d09
 8010bcc:	08012dec 	.word	0x08012dec

08010bd0 <__lshift>:
 8010bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010bd4:	460c      	mov	r4, r1
 8010bd6:	6849      	ldr	r1, [r1, #4]
 8010bd8:	6923      	ldr	r3, [r4, #16]
 8010bda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010bde:	68a3      	ldr	r3, [r4, #8]
 8010be0:	4607      	mov	r7, r0
 8010be2:	4691      	mov	r9, r2
 8010be4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010be8:	f108 0601 	add.w	r6, r8, #1
 8010bec:	42b3      	cmp	r3, r6
 8010bee:	db0b      	blt.n	8010c08 <__lshift+0x38>
 8010bf0:	4638      	mov	r0, r7
 8010bf2:	f7ff fddb 	bl	80107ac <_Balloc>
 8010bf6:	4605      	mov	r5, r0
 8010bf8:	b948      	cbnz	r0, 8010c0e <__lshift+0x3e>
 8010bfa:	4602      	mov	r2, r0
 8010bfc:	4b2a      	ldr	r3, [pc, #168]	; (8010ca8 <__lshift+0xd8>)
 8010bfe:	482b      	ldr	r0, [pc, #172]	; (8010cac <__lshift+0xdc>)
 8010c00:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010c04:	f000 fc54 	bl	80114b0 <__assert_func>
 8010c08:	3101      	adds	r1, #1
 8010c0a:	005b      	lsls	r3, r3, #1
 8010c0c:	e7ee      	b.n	8010bec <__lshift+0x1c>
 8010c0e:	2300      	movs	r3, #0
 8010c10:	f100 0114 	add.w	r1, r0, #20
 8010c14:	f100 0210 	add.w	r2, r0, #16
 8010c18:	4618      	mov	r0, r3
 8010c1a:	4553      	cmp	r3, sl
 8010c1c:	db37      	blt.n	8010c8e <__lshift+0xbe>
 8010c1e:	6920      	ldr	r0, [r4, #16]
 8010c20:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010c24:	f104 0314 	add.w	r3, r4, #20
 8010c28:	f019 091f 	ands.w	r9, r9, #31
 8010c2c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010c30:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010c34:	d02f      	beq.n	8010c96 <__lshift+0xc6>
 8010c36:	f1c9 0e20 	rsb	lr, r9, #32
 8010c3a:	468a      	mov	sl, r1
 8010c3c:	f04f 0c00 	mov.w	ip, #0
 8010c40:	681a      	ldr	r2, [r3, #0]
 8010c42:	fa02 f209 	lsl.w	r2, r2, r9
 8010c46:	ea42 020c 	orr.w	r2, r2, ip
 8010c4a:	f84a 2b04 	str.w	r2, [sl], #4
 8010c4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c52:	4298      	cmp	r0, r3
 8010c54:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010c58:	d8f2      	bhi.n	8010c40 <__lshift+0x70>
 8010c5a:	1b03      	subs	r3, r0, r4
 8010c5c:	3b15      	subs	r3, #21
 8010c5e:	f023 0303 	bic.w	r3, r3, #3
 8010c62:	3304      	adds	r3, #4
 8010c64:	f104 0215 	add.w	r2, r4, #21
 8010c68:	4290      	cmp	r0, r2
 8010c6a:	bf38      	it	cc
 8010c6c:	2304      	movcc	r3, #4
 8010c6e:	f841 c003 	str.w	ip, [r1, r3]
 8010c72:	f1bc 0f00 	cmp.w	ip, #0
 8010c76:	d001      	beq.n	8010c7c <__lshift+0xac>
 8010c78:	f108 0602 	add.w	r6, r8, #2
 8010c7c:	3e01      	subs	r6, #1
 8010c7e:	4638      	mov	r0, r7
 8010c80:	612e      	str	r6, [r5, #16]
 8010c82:	4621      	mov	r1, r4
 8010c84:	f7ff fdd2 	bl	801082c <_Bfree>
 8010c88:	4628      	mov	r0, r5
 8010c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c8e:	f842 0f04 	str.w	r0, [r2, #4]!
 8010c92:	3301      	adds	r3, #1
 8010c94:	e7c1      	b.n	8010c1a <__lshift+0x4a>
 8010c96:	3904      	subs	r1, #4
 8010c98:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c9c:	f841 2f04 	str.w	r2, [r1, #4]!
 8010ca0:	4298      	cmp	r0, r3
 8010ca2:	d8f9      	bhi.n	8010c98 <__lshift+0xc8>
 8010ca4:	e7ea      	b.n	8010c7c <__lshift+0xac>
 8010ca6:	bf00      	nop
 8010ca8:	08012d7b 	.word	0x08012d7b
 8010cac:	08012dec 	.word	0x08012dec

08010cb0 <__mcmp>:
 8010cb0:	b530      	push	{r4, r5, lr}
 8010cb2:	6902      	ldr	r2, [r0, #16]
 8010cb4:	690c      	ldr	r4, [r1, #16]
 8010cb6:	1b12      	subs	r2, r2, r4
 8010cb8:	d10e      	bne.n	8010cd8 <__mcmp+0x28>
 8010cba:	f100 0314 	add.w	r3, r0, #20
 8010cbe:	3114      	adds	r1, #20
 8010cc0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010cc4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010cc8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010ccc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010cd0:	42a5      	cmp	r5, r4
 8010cd2:	d003      	beq.n	8010cdc <__mcmp+0x2c>
 8010cd4:	d305      	bcc.n	8010ce2 <__mcmp+0x32>
 8010cd6:	2201      	movs	r2, #1
 8010cd8:	4610      	mov	r0, r2
 8010cda:	bd30      	pop	{r4, r5, pc}
 8010cdc:	4283      	cmp	r3, r0
 8010cde:	d3f3      	bcc.n	8010cc8 <__mcmp+0x18>
 8010ce0:	e7fa      	b.n	8010cd8 <__mcmp+0x28>
 8010ce2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010ce6:	e7f7      	b.n	8010cd8 <__mcmp+0x28>

08010ce8 <__mdiff>:
 8010ce8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cec:	460c      	mov	r4, r1
 8010cee:	4606      	mov	r6, r0
 8010cf0:	4611      	mov	r1, r2
 8010cf2:	4620      	mov	r0, r4
 8010cf4:	4690      	mov	r8, r2
 8010cf6:	f7ff ffdb 	bl	8010cb0 <__mcmp>
 8010cfa:	1e05      	subs	r5, r0, #0
 8010cfc:	d110      	bne.n	8010d20 <__mdiff+0x38>
 8010cfe:	4629      	mov	r1, r5
 8010d00:	4630      	mov	r0, r6
 8010d02:	f7ff fd53 	bl	80107ac <_Balloc>
 8010d06:	b930      	cbnz	r0, 8010d16 <__mdiff+0x2e>
 8010d08:	4b3a      	ldr	r3, [pc, #232]	; (8010df4 <__mdiff+0x10c>)
 8010d0a:	4602      	mov	r2, r0
 8010d0c:	f240 2132 	movw	r1, #562	; 0x232
 8010d10:	4839      	ldr	r0, [pc, #228]	; (8010df8 <__mdiff+0x110>)
 8010d12:	f000 fbcd 	bl	80114b0 <__assert_func>
 8010d16:	2301      	movs	r3, #1
 8010d18:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010d1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d20:	bfa4      	itt	ge
 8010d22:	4643      	movge	r3, r8
 8010d24:	46a0      	movge	r8, r4
 8010d26:	4630      	mov	r0, r6
 8010d28:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010d2c:	bfa6      	itte	ge
 8010d2e:	461c      	movge	r4, r3
 8010d30:	2500      	movge	r5, #0
 8010d32:	2501      	movlt	r5, #1
 8010d34:	f7ff fd3a 	bl	80107ac <_Balloc>
 8010d38:	b920      	cbnz	r0, 8010d44 <__mdiff+0x5c>
 8010d3a:	4b2e      	ldr	r3, [pc, #184]	; (8010df4 <__mdiff+0x10c>)
 8010d3c:	4602      	mov	r2, r0
 8010d3e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010d42:	e7e5      	b.n	8010d10 <__mdiff+0x28>
 8010d44:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010d48:	6926      	ldr	r6, [r4, #16]
 8010d4a:	60c5      	str	r5, [r0, #12]
 8010d4c:	f104 0914 	add.w	r9, r4, #20
 8010d50:	f108 0514 	add.w	r5, r8, #20
 8010d54:	f100 0e14 	add.w	lr, r0, #20
 8010d58:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010d5c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010d60:	f108 0210 	add.w	r2, r8, #16
 8010d64:	46f2      	mov	sl, lr
 8010d66:	2100      	movs	r1, #0
 8010d68:	f859 3b04 	ldr.w	r3, [r9], #4
 8010d6c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010d70:	fa1f f883 	uxth.w	r8, r3
 8010d74:	fa11 f18b 	uxtah	r1, r1, fp
 8010d78:	0c1b      	lsrs	r3, r3, #16
 8010d7a:	eba1 0808 	sub.w	r8, r1, r8
 8010d7e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010d82:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010d86:	fa1f f888 	uxth.w	r8, r8
 8010d8a:	1419      	asrs	r1, r3, #16
 8010d8c:	454e      	cmp	r6, r9
 8010d8e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010d92:	f84a 3b04 	str.w	r3, [sl], #4
 8010d96:	d8e7      	bhi.n	8010d68 <__mdiff+0x80>
 8010d98:	1b33      	subs	r3, r6, r4
 8010d9a:	3b15      	subs	r3, #21
 8010d9c:	f023 0303 	bic.w	r3, r3, #3
 8010da0:	3304      	adds	r3, #4
 8010da2:	3415      	adds	r4, #21
 8010da4:	42a6      	cmp	r6, r4
 8010da6:	bf38      	it	cc
 8010da8:	2304      	movcc	r3, #4
 8010daa:	441d      	add	r5, r3
 8010dac:	4473      	add	r3, lr
 8010dae:	469e      	mov	lr, r3
 8010db0:	462e      	mov	r6, r5
 8010db2:	4566      	cmp	r6, ip
 8010db4:	d30e      	bcc.n	8010dd4 <__mdiff+0xec>
 8010db6:	f10c 0203 	add.w	r2, ip, #3
 8010dba:	1b52      	subs	r2, r2, r5
 8010dbc:	f022 0203 	bic.w	r2, r2, #3
 8010dc0:	3d03      	subs	r5, #3
 8010dc2:	45ac      	cmp	ip, r5
 8010dc4:	bf38      	it	cc
 8010dc6:	2200      	movcc	r2, #0
 8010dc8:	441a      	add	r2, r3
 8010dca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8010dce:	b17b      	cbz	r3, 8010df0 <__mdiff+0x108>
 8010dd0:	6107      	str	r7, [r0, #16]
 8010dd2:	e7a3      	b.n	8010d1c <__mdiff+0x34>
 8010dd4:	f856 8b04 	ldr.w	r8, [r6], #4
 8010dd8:	fa11 f288 	uxtah	r2, r1, r8
 8010ddc:	1414      	asrs	r4, r2, #16
 8010dde:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010de2:	b292      	uxth	r2, r2
 8010de4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8010de8:	f84e 2b04 	str.w	r2, [lr], #4
 8010dec:	1421      	asrs	r1, r4, #16
 8010dee:	e7e0      	b.n	8010db2 <__mdiff+0xca>
 8010df0:	3f01      	subs	r7, #1
 8010df2:	e7ea      	b.n	8010dca <__mdiff+0xe2>
 8010df4:	08012d7b 	.word	0x08012d7b
 8010df8:	08012dec 	.word	0x08012dec

08010dfc <__d2b>:
 8010dfc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010e00:	4689      	mov	r9, r1
 8010e02:	2101      	movs	r1, #1
 8010e04:	ec57 6b10 	vmov	r6, r7, d0
 8010e08:	4690      	mov	r8, r2
 8010e0a:	f7ff fccf 	bl	80107ac <_Balloc>
 8010e0e:	4604      	mov	r4, r0
 8010e10:	b930      	cbnz	r0, 8010e20 <__d2b+0x24>
 8010e12:	4602      	mov	r2, r0
 8010e14:	4b25      	ldr	r3, [pc, #148]	; (8010eac <__d2b+0xb0>)
 8010e16:	4826      	ldr	r0, [pc, #152]	; (8010eb0 <__d2b+0xb4>)
 8010e18:	f240 310a 	movw	r1, #778	; 0x30a
 8010e1c:	f000 fb48 	bl	80114b0 <__assert_func>
 8010e20:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010e24:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010e28:	bb35      	cbnz	r5, 8010e78 <__d2b+0x7c>
 8010e2a:	2e00      	cmp	r6, #0
 8010e2c:	9301      	str	r3, [sp, #4]
 8010e2e:	d028      	beq.n	8010e82 <__d2b+0x86>
 8010e30:	4668      	mov	r0, sp
 8010e32:	9600      	str	r6, [sp, #0]
 8010e34:	f7ff fd82 	bl	801093c <__lo0bits>
 8010e38:	9900      	ldr	r1, [sp, #0]
 8010e3a:	b300      	cbz	r0, 8010e7e <__d2b+0x82>
 8010e3c:	9a01      	ldr	r2, [sp, #4]
 8010e3e:	f1c0 0320 	rsb	r3, r0, #32
 8010e42:	fa02 f303 	lsl.w	r3, r2, r3
 8010e46:	430b      	orrs	r3, r1
 8010e48:	40c2      	lsrs	r2, r0
 8010e4a:	6163      	str	r3, [r4, #20]
 8010e4c:	9201      	str	r2, [sp, #4]
 8010e4e:	9b01      	ldr	r3, [sp, #4]
 8010e50:	61a3      	str	r3, [r4, #24]
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	bf14      	ite	ne
 8010e56:	2202      	movne	r2, #2
 8010e58:	2201      	moveq	r2, #1
 8010e5a:	6122      	str	r2, [r4, #16]
 8010e5c:	b1d5      	cbz	r5, 8010e94 <__d2b+0x98>
 8010e5e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010e62:	4405      	add	r5, r0
 8010e64:	f8c9 5000 	str.w	r5, [r9]
 8010e68:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010e6c:	f8c8 0000 	str.w	r0, [r8]
 8010e70:	4620      	mov	r0, r4
 8010e72:	b003      	add	sp, #12
 8010e74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010e78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010e7c:	e7d5      	b.n	8010e2a <__d2b+0x2e>
 8010e7e:	6161      	str	r1, [r4, #20]
 8010e80:	e7e5      	b.n	8010e4e <__d2b+0x52>
 8010e82:	a801      	add	r0, sp, #4
 8010e84:	f7ff fd5a 	bl	801093c <__lo0bits>
 8010e88:	9b01      	ldr	r3, [sp, #4]
 8010e8a:	6163      	str	r3, [r4, #20]
 8010e8c:	2201      	movs	r2, #1
 8010e8e:	6122      	str	r2, [r4, #16]
 8010e90:	3020      	adds	r0, #32
 8010e92:	e7e3      	b.n	8010e5c <__d2b+0x60>
 8010e94:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010e98:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010e9c:	f8c9 0000 	str.w	r0, [r9]
 8010ea0:	6918      	ldr	r0, [r3, #16]
 8010ea2:	f7ff fd2b 	bl	80108fc <__hi0bits>
 8010ea6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010eaa:	e7df      	b.n	8010e6c <__d2b+0x70>
 8010eac:	08012d7b 	.word	0x08012d7b
 8010eb0:	08012dec 	.word	0x08012dec

08010eb4 <_calloc_r>:
 8010eb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010eb6:	fba1 2402 	umull	r2, r4, r1, r2
 8010eba:	b94c      	cbnz	r4, 8010ed0 <_calloc_r+0x1c>
 8010ebc:	4611      	mov	r1, r2
 8010ebe:	9201      	str	r2, [sp, #4]
 8010ec0:	f000 f87a 	bl	8010fb8 <_malloc_r>
 8010ec4:	9a01      	ldr	r2, [sp, #4]
 8010ec6:	4605      	mov	r5, r0
 8010ec8:	b930      	cbnz	r0, 8010ed8 <_calloc_r+0x24>
 8010eca:	4628      	mov	r0, r5
 8010ecc:	b003      	add	sp, #12
 8010ece:	bd30      	pop	{r4, r5, pc}
 8010ed0:	220c      	movs	r2, #12
 8010ed2:	6002      	str	r2, [r0, #0]
 8010ed4:	2500      	movs	r5, #0
 8010ed6:	e7f8      	b.n	8010eca <_calloc_r+0x16>
 8010ed8:	4621      	mov	r1, r4
 8010eda:	f7fd fde9 	bl	800eab0 <memset>
 8010ede:	e7f4      	b.n	8010eca <_calloc_r+0x16>

08010ee0 <_free_r>:
 8010ee0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010ee2:	2900      	cmp	r1, #0
 8010ee4:	d044      	beq.n	8010f70 <_free_r+0x90>
 8010ee6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010eea:	9001      	str	r0, [sp, #4]
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	f1a1 0404 	sub.w	r4, r1, #4
 8010ef2:	bfb8      	it	lt
 8010ef4:	18e4      	addlt	r4, r4, r3
 8010ef6:	f000 fb61 	bl	80115bc <__malloc_lock>
 8010efa:	4a1e      	ldr	r2, [pc, #120]	; (8010f74 <_free_r+0x94>)
 8010efc:	9801      	ldr	r0, [sp, #4]
 8010efe:	6813      	ldr	r3, [r2, #0]
 8010f00:	b933      	cbnz	r3, 8010f10 <_free_r+0x30>
 8010f02:	6063      	str	r3, [r4, #4]
 8010f04:	6014      	str	r4, [r2, #0]
 8010f06:	b003      	add	sp, #12
 8010f08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010f0c:	f000 bb5c 	b.w	80115c8 <__malloc_unlock>
 8010f10:	42a3      	cmp	r3, r4
 8010f12:	d908      	bls.n	8010f26 <_free_r+0x46>
 8010f14:	6825      	ldr	r5, [r4, #0]
 8010f16:	1961      	adds	r1, r4, r5
 8010f18:	428b      	cmp	r3, r1
 8010f1a:	bf01      	itttt	eq
 8010f1c:	6819      	ldreq	r1, [r3, #0]
 8010f1e:	685b      	ldreq	r3, [r3, #4]
 8010f20:	1949      	addeq	r1, r1, r5
 8010f22:	6021      	streq	r1, [r4, #0]
 8010f24:	e7ed      	b.n	8010f02 <_free_r+0x22>
 8010f26:	461a      	mov	r2, r3
 8010f28:	685b      	ldr	r3, [r3, #4]
 8010f2a:	b10b      	cbz	r3, 8010f30 <_free_r+0x50>
 8010f2c:	42a3      	cmp	r3, r4
 8010f2e:	d9fa      	bls.n	8010f26 <_free_r+0x46>
 8010f30:	6811      	ldr	r1, [r2, #0]
 8010f32:	1855      	adds	r5, r2, r1
 8010f34:	42a5      	cmp	r5, r4
 8010f36:	d10b      	bne.n	8010f50 <_free_r+0x70>
 8010f38:	6824      	ldr	r4, [r4, #0]
 8010f3a:	4421      	add	r1, r4
 8010f3c:	1854      	adds	r4, r2, r1
 8010f3e:	42a3      	cmp	r3, r4
 8010f40:	6011      	str	r1, [r2, #0]
 8010f42:	d1e0      	bne.n	8010f06 <_free_r+0x26>
 8010f44:	681c      	ldr	r4, [r3, #0]
 8010f46:	685b      	ldr	r3, [r3, #4]
 8010f48:	6053      	str	r3, [r2, #4]
 8010f4a:	4421      	add	r1, r4
 8010f4c:	6011      	str	r1, [r2, #0]
 8010f4e:	e7da      	b.n	8010f06 <_free_r+0x26>
 8010f50:	d902      	bls.n	8010f58 <_free_r+0x78>
 8010f52:	230c      	movs	r3, #12
 8010f54:	6003      	str	r3, [r0, #0]
 8010f56:	e7d6      	b.n	8010f06 <_free_r+0x26>
 8010f58:	6825      	ldr	r5, [r4, #0]
 8010f5a:	1961      	adds	r1, r4, r5
 8010f5c:	428b      	cmp	r3, r1
 8010f5e:	bf04      	itt	eq
 8010f60:	6819      	ldreq	r1, [r3, #0]
 8010f62:	685b      	ldreq	r3, [r3, #4]
 8010f64:	6063      	str	r3, [r4, #4]
 8010f66:	bf04      	itt	eq
 8010f68:	1949      	addeq	r1, r1, r5
 8010f6a:	6021      	streq	r1, [r4, #0]
 8010f6c:	6054      	str	r4, [r2, #4]
 8010f6e:	e7ca      	b.n	8010f06 <_free_r+0x26>
 8010f70:	b003      	add	sp, #12
 8010f72:	bd30      	pop	{r4, r5, pc}
 8010f74:	20002340 	.word	0x20002340

08010f78 <sbrk_aligned>:
 8010f78:	b570      	push	{r4, r5, r6, lr}
 8010f7a:	4e0e      	ldr	r6, [pc, #56]	; (8010fb4 <sbrk_aligned+0x3c>)
 8010f7c:	460c      	mov	r4, r1
 8010f7e:	6831      	ldr	r1, [r6, #0]
 8010f80:	4605      	mov	r5, r0
 8010f82:	b911      	cbnz	r1, 8010f8a <sbrk_aligned+0x12>
 8010f84:	f000 fa2e 	bl	80113e4 <_sbrk_r>
 8010f88:	6030      	str	r0, [r6, #0]
 8010f8a:	4621      	mov	r1, r4
 8010f8c:	4628      	mov	r0, r5
 8010f8e:	f000 fa29 	bl	80113e4 <_sbrk_r>
 8010f92:	1c43      	adds	r3, r0, #1
 8010f94:	d00a      	beq.n	8010fac <sbrk_aligned+0x34>
 8010f96:	1cc4      	adds	r4, r0, #3
 8010f98:	f024 0403 	bic.w	r4, r4, #3
 8010f9c:	42a0      	cmp	r0, r4
 8010f9e:	d007      	beq.n	8010fb0 <sbrk_aligned+0x38>
 8010fa0:	1a21      	subs	r1, r4, r0
 8010fa2:	4628      	mov	r0, r5
 8010fa4:	f000 fa1e 	bl	80113e4 <_sbrk_r>
 8010fa8:	3001      	adds	r0, #1
 8010faa:	d101      	bne.n	8010fb0 <sbrk_aligned+0x38>
 8010fac:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8010fb0:	4620      	mov	r0, r4
 8010fb2:	bd70      	pop	{r4, r5, r6, pc}
 8010fb4:	20002344 	.word	0x20002344

08010fb8 <_malloc_r>:
 8010fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010fbc:	1ccd      	adds	r5, r1, #3
 8010fbe:	f025 0503 	bic.w	r5, r5, #3
 8010fc2:	3508      	adds	r5, #8
 8010fc4:	2d0c      	cmp	r5, #12
 8010fc6:	bf38      	it	cc
 8010fc8:	250c      	movcc	r5, #12
 8010fca:	2d00      	cmp	r5, #0
 8010fcc:	4607      	mov	r7, r0
 8010fce:	db01      	blt.n	8010fd4 <_malloc_r+0x1c>
 8010fd0:	42a9      	cmp	r1, r5
 8010fd2:	d905      	bls.n	8010fe0 <_malloc_r+0x28>
 8010fd4:	230c      	movs	r3, #12
 8010fd6:	603b      	str	r3, [r7, #0]
 8010fd8:	2600      	movs	r6, #0
 8010fda:	4630      	mov	r0, r6
 8010fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010fe0:	4e2e      	ldr	r6, [pc, #184]	; (801109c <_malloc_r+0xe4>)
 8010fe2:	f000 faeb 	bl	80115bc <__malloc_lock>
 8010fe6:	6833      	ldr	r3, [r6, #0]
 8010fe8:	461c      	mov	r4, r3
 8010fea:	bb34      	cbnz	r4, 801103a <_malloc_r+0x82>
 8010fec:	4629      	mov	r1, r5
 8010fee:	4638      	mov	r0, r7
 8010ff0:	f7ff ffc2 	bl	8010f78 <sbrk_aligned>
 8010ff4:	1c43      	adds	r3, r0, #1
 8010ff6:	4604      	mov	r4, r0
 8010ff8:	d14d      	bne.n	8011096 <_malloc_r+0xde>
 8010ffa:	6834      	ldr	r4, [r6, #0]
 8010ffc:	4626      	mov	r6, r4
 8010ffe:	2e00      	cmp	r6, #0
 8011000:	d140      	bne.n	8011084 <_malloc_r+0xcc>
 8011002:	6823      	ldr	r3, [r4, #0]
 8011004:	4631      	mov	r1, r6
 8011006:	4638      	mov	r0, r7
 8011008:	eb04 0803 	add.w	r8, r4, r3
 801100c:	f000 f9ea 	bl	80113e4 <_sbrk_r>
 8011010:	4580      	cmp	r8, r0
 8011012:	d13a      	bne.n	801108a <_malloc_r+0xd2>
 8011014:	6821      	ldr	r1, [r4, #0]
 8011016:	3503      	adds	r5, #3
 8011018:	1a6d      	subs	r5, r5, r1
 801101a:	f025 0503 	bic.w	r5, r5, #3
 801101e:	3508      	adds	r5, #8
 8011020:	2d0c      	cmp	r5, #12
 8011022:	bf38      	it	cc
 8011024:	250c      	movcc	r5, #12
 8011026:	4629      	mov	r1, r5
 8011028:	4638      	mov	r0, r7
 801102a:	f7ff ffa5 	bl	8010f78 <sbrk_aligned>
 801102e:	3001      	adds	r0, #1
 8011030:	d02b      	beq.n	801108a <_malloc_r+0xd2>
 8011032:	6823      	ldr	r3, [r4, #0]
 8011034:	442b      	add	r3, r5
 8011036:	6023      	str	r3, [r4, #0]
 8011038:	e00e      	b.n	8011058 <_malloc_r+0xa0>
 801103a:	6822      	ldr	r2, [r4, #0]
 801103c:	1b52      	subs	r2, r2, r5
 801103e:	d41e      	bmi.n	801107e <_malloc_r+0xc6>
 8011040:	2a0b      	cmp	r2, #11
 8011042:	d916      	bls.n	8011072 <_malloc_r+0xba>
 8011044:	1961      	adds	r1, r4, r5
 8011046:	42a3      	cmp	r3, r4
 8011048:	6025      	str	r5, [r4, #0]
 801104a:	bf18      	it	ne
 801104c:	6059      	strne	r1, [r3, #4]
 801104e:	6863      	ldr	r3, [r4, #4]
 8011050:	bf08      	it	eq
 8011052:	6031      	streq	r1, [r6, #0]
 8011054:	5162      	str	r2, [r4, r5]
 8011056:	604b      	str	r3, [r1, #4]
 8011058:	4638      	mov	r0, r7
 801105a:	f104 060b 	add.w	r6, r4, #11
 801105e:	f000 fab3 	bl	80115c8 <__malloc_unlock>
 8011062:	f026 0607 	bic.w	r6, r6, #7
 8011066:	1d23      	adds	r3, r4, #4
 8011068:	1af2      	subs	r2, r6, r3
 801106a:	d0b6      	beq.n	8010fda <_malloc_r+0x22>
 801106c:	1b9b      	subs	r3, r3, r6
 801106e:	50a3      	str	r3, [r4, r2]
 8011070:	e7b3      	b.n	8010fda <_malloc_r+0x22>
 8011072:	6862      	ldr	r2, [r4, #4]
 8011074:	42a3      	cmp	r3, r4
 8011076:	bf0c      	ite	eq
 8011078:	6032      	streq	r2, [r6, #0]
 801107a:	605a      	strne	r2, [r3, #4]
 801107c:	e7ec      	b.n	8011058 <_malloc_r+0xa0>
 801107e:	4623      	mov	r3, r4
 8011080:	6864      	ldr	r4, [r4, #4]
 8011082:	e7b2      	b.n	8010fea <_malloc_r+0x32>
 8011084:	4634      	mov	r4, r6
 8011086:	6876      	ldr	r6, [r6, #4]
 8011088:	e7b9      	b.n	8010ffe <_malloc_r+0x46>
 801108a:	230c      	movs	r3, #12
 801108c:	603b      	str	r3, [r7, #0]
 801108e:	4638      	mov	r0, r7
 8011090:	f000 fa9a 	bl	80115c8 <__malloc_unlock>
 8011094:	e7a1      	b.n	8010fda <_malloc_r+0x22>
 8011096:	6025      	str	r5, [r4, #0]
 8011098:	e7de      	b.n	8011058 <_malloc_r+0xa0>
 801109a:	bf00      	nop
 801109c:	20002340 	.word	0x20002340

080110a0 <__sfputc_r>:
 80110a0:	6893      	ldr	r3, [r2, #8]
 80110a2:	3b01      	subs	r3, #1
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	b410      	push	{r4}
 80110a8:	6093      	str	r3, [r2, #8]
 80110aa:	da08      	bge.n	80110be <__sfputc_r+0x1e>
 80110ac:	6994      	ldr	r4, [r2, #24]
 80110ae:	42a3      	cmp	r3, r4
 80110b0:	db01      	blt.n	80110b6 <__sfputc_r+0x16>
 80110b2:	290a      	cmp	r1, #10
 80110b4:	d103      	bne.n	80110be <__sfputc_r+0x1e>
 80110b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80110ba:	f7fe ba0f 	b.w	800f4dc <__swbuf_r>
 80110be:	6813      	ldr	r3, [r2, #0]
 80110c0:	1c58      	adds	r0, r3, #1
 80110c2:	6010      	str	r0, [r2, #0]
 80110c4:	7019      	strb	r1, [r3, #0]
 80110c6:	4608      	mov	r0, r1
 80110c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80110cc:	4770      	bx	lr

080110ce <__sfputs_r>:
 80110ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80110d0:	4606      	mov	r6, r0
 80110d2:	460f      	mov	r7, r1
 80110d4:	4614      	mov	r4, r2
 80110d6:	18d5      	adds	r5, r2, r3
 80110d8:	42ac      	cmp	r4, r5
 80110da:	d101      	bne.n	80110e0 <__sfputs_r+0x12>
 80110dc:	2000      	movs	r0, #0
 80110de:	e007      	b.n	80110f0 <__sfputs_r+0x22>
 80110e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80110e4:	463a      	mov	r2, r7
 80110e6:	4630      	mov	r0, r6
 80110e8:	f7ff ffda 	bl	80110a0 <__sfputc_r>
 80110ec:	1c43      	adds	r3, r0, #1
 80110ee:	d1f3      	bne.n	80110d8 <__sfputs_r+0xa>
 80110f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080110f4 <_vfiprintf_r>:
 80110f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110f8:	460d      	mov	r5, r1
 80110fa:	b09d      	sub	sp, #116	; 0x74
 80110fc:	4614      	mov	r4, r2
 80110fe:	4698      	mov	r8, r3
 8011100:	4606      	mov	r6, r0
 8011102:	b118      	cbz	r0, 801110c <_vfiprintf_r+0x18>
 8011104:	6983      	ldr	r3, [r0, #24]
 8011106:	b90b      	cbnz	r3, 801110c <_vfiprintf_r+0x18>
 8011108:	f7ff fa3e 	bl	8010588 <__sinit>
 801110c:	4b89      	ldr	r3, [pc, #548]	; (8011334 <_vfiprintf_r+0x240>)
 801110e:	429d      	cmp	r5, r3
 8011110:	d11b      	bne.n	801114a <_vfiprintf_r+0x56>
 8011112:	6875      	ldr	r5, [r6, #4]
 8011114:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011116:	07d9      	lsls	r1, r3, #31
 8011118:	d405      	bmi.n	8011126 <_vfiprintf_r+0x32>
 801111a:	89ab      	ldrh	r3, [r5, #12]
 801111c:	059a      	lsls	r2, r3, #22
 801111e:	d402      	bmi.n	8011126 <_vfiprintf_r+0x32>
 8011120:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011122:	f7ff fad4 	bl	80106ce <__retarget_lock_acquire_recursive>
 8011126:	89ab      	ldrh	r3, [r5, #12]
 8011128:	071b      	lsls	r3, r3, #28
 801112a:	d501      	bpl.n	8011130 <_vfiprintf_r+0x3c>
 801112c:	692b      	ldr	r3, [r5, #16]
 801112e:	b9eb      	cbnz	r3, 801116c <_vfiprintf_r+0x78>
 8011130:	4629      	mov	r1, r5
 8011132:	4630      	mov	r0, r6
 8011134:	f7fe fa24 	bl	800f580 <__swsetup_r>
 8011138:	b1c0      	cbz	r0, 801116c <_vfiprintf_r+0x78>
 801113a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801113c:	07dc      	lsls	r4, r3, #31
 801113e:	d50e      	bpl.n	801115e <_vfiprintf_r+0x6a>
 8011140:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011144:	b01d      	add	sp, #116	; 0x74
 8011146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801114a:	4b7b      	ldr	r3, [pc, #492]	; (8011338 <_vfiprintf_r+0x244>)
 801114c:	429d      	cmp	r5, r3
 801114e:	d101      	bne.n	8011154 <_vfiprintf_r+0x60>
 8011150:	68b5      	ldr	r5, [r6, #8]
 8011152:	e7df      	b.n	8011114 <_vfiprintf_r+0x20>
 8011154:	4b79      	ldr	r3, [pc, #484]	; (801133c <_vfiprintf_r+0x248>)
 8011156:	429d      	cmp	r5, r3
 8011158:	bf08      	it	eq
 801115a:	68f5      	ldreq	r5, [r6, #12]
 801115c:	e7da      	b.n	8011114 <_vfiprintf_r+0x20>
 801115e:	89ab      	ldrh	r3, [r5, #12]
 8011160:	0598      	lsls	r0, r3, #22
 8011162:	d4ed      	bmi.n	8011140 <_vfiprintf_r+0x4c>
 8011164:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011166:	f7ff fab3 	bl	80106d0 <__retarget_lock_release_recursive>
 801116a:	e7e9      	b.n	8011140 <_vfiprintf_r+0x4c>
 801116c:	2300      	movs	r3, #0
 801116e:	9309      	str	r3, [sp, #36]	; 0x24
 8011170:	2320      	movs	r3, #32
 8011172:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011176:	f8cd 800c 	str.w	r8, [sp, #12]
 801117a:	2330      	movs	r3, #48	; 0x30
 801117c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011340 <_vfiprintf_r+0x24c>
 8011180:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011184:	f04f 0901 	mov.w	r9, #1
 8011188:	4623      	mov	r3, r4
 801118a:	469a      	mov	sl, r3
 801118c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011190:	b10a      	cbz	r2, 8011196 <_vfiprintf_r+0xa2>
 8011192:	2a25      	cmp	r2, #37	; 0x25
 8011194:	d1f9      	bne.n	801118a <_vfiprintf_r+0x96>
 8011196:	ebba 0b04 	subs.w	fp, sl, r4
 801119a:	d00b      	beq.n	80111b4 <_vfiprintf_r+0xc0>
 801119c:	465b      	mov	r3, fp
 801119e:	4622      	mov	r2, r4
 80111a0:	4629      	mov	r1, r5
 80111a2:	4630      	mov	r0, r6
 80111a4:	f7ff ff93 	bl	80110ce <__sfputs_r>
 80111a8:	3001      	adds	r0, #1
 80111aa:	f000 80aa 	beq.w	8011302 <_vfiprintf_r+0x20e>
 80111ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80111b0:	445a      	add	r2, fp
 80111b2:	9209      	str	r2, [sp, #36]	; 0x24
 80111b4:	f89a 3000 	ldrb.w	r3, [sl]
 80111b8:	2b00      	cmp	r3, #0
 80111ba:	f000 80a2 	beq.w	8011302 <_vfiprintf_r+0x20e>
 80111be:	2300      	movs	r3, #0
 80111c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80111c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80111c8:	f10a 0a01 	add.w	sl, sl, #1
 80111cc:	9304      	str	r3, [sp, #16]
 80111ce:	9307      	str	r3, [sp, #28]
 80111d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80111d4:	931a      	str	r3, [sp, #104]	; 0x68
 80111d6:	4654      	mov	r4, sl
 80111d8:	2205      	movs	r2, #5
 80111da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80111de:	4858      	ldr	r0, [pc, #352]	; (8011340 <_vfiprintf_r+0x24c>)
 80111e0:	f7ee ffd6 	bl	8000190 <memchr>
 80111e4:	9a04      	ldr	r2, [sp, #16]
 80111e6:	b9d8      	cbnz	r0, 8011220 <_vfiprintf_r+0x12c>
 80111e8:	06d1      	lsls	r1, r2, #27
 80111ea:	bf44      	itt	mi
 80111ec:	2320      	movmi	r3, #32
 80111ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80111f2:	0713      	lsls	r3, r2, #28
 80111f4:	bf44      	itt	mi
 80111f6:	232b      	movmi	r3, #43	; 0x2b
 80111f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80111fc:	f89a 3000 	ldrb.w	r3, [sl]
 8011200:	2b2a      	cmp	r3, #42	; 0x2a
 8011202:	d015      	beq.n	8011230 <_vfiprintf_r+0x13c>
 8011204:	9a07      	ldr	r2, [sp, #28]
 8011206:	4654      	mov	r4, sl
 8011208:	2000      	movs	r0, #0
 801120a:	f04f 0c0a 	mov.w	ip, #10
 801120e:	4621      	mov	r1, r4
 8011210:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011214:	3b30      	subs	r3, #48	; 0x30
 8011216:	2b09      	cmp	r3, #9
 8011218:	d94e      	bls.n	80112b8 <_vfiprintf_r+0x1c4>
 801121a:	b1b0      	cbz	r0, 801124a <_vfiprintf_r+0x156>
 801121c:	9207      	str	r2, [sp, #28]
 801121e:	e014      	b.n	801124a <_vfiprintf_r+0x156>
 8011220:	eba0 0308 	sub.w	r3, r0, r8
 8011224:	fa09 f303 	lsl.w	r3, r9, r3
 8011228:	4313      	orrs	r3, r2
 801122a:	9304      	str	r3, [sp, #16]
 801122c:	46a2      	mov	sl, r4
 801122e:	e7d2      	b.n	80111d6 <_vfiprintf_r+0xe2>
 8011230:	9b03      	ldr	r3, [sp, #12]
 8011232:	1d19      	adds	r1, r3, #4
 8011234:	681b      	ldr	r3, [r3, #0]
 8011236:	9103      	str	r1, [sp, #12]
 8011238:	2b00      	cmp	r3, #0
 801123a:	bfbb      	ittet	lt
 801123c:	425b      	neglt	r3, r3
 801123e:	f042 0202 	orrlt.w	r2, r2, #2
 8011242:	9307      	strge	r3, [sp, #28]
 8011244:	9307      	strlt	r3, [sp, #28]
 8011246:	bfb8      	it	lt
 8011248:	9204      	strlt	r2, [sp, #16]
 801124a:	7823      	ldrb	r3, [r4, #0]
 801124c:	2b2e      	cmp	r3, #46	; 0x2e
 801124e:	d10c      	bne.n	801126a <_vfiprintf_r+0x176>
 8011250:	7863      	ldrb	r3, [r4, #1]
 8011252:	2b2a      	cmp	r3, #42	; 0x2a
 8011254:	d135      	bne.n	80112c2 <_vfiprintf_r+0x1ce>
 8011256:	9b03      	ldr	r3, [sp, #12]
 8011258:	1d1a      	adds	r2, r3, #4
 801125a:	681b      	ldr	r3, [r3, #0]
 801125c:	9203      	str	r2, [sp, #12]
 801125e:	2b00      	cmp	r3, #0
 8011260:	bfb8      	it	lt
 8011262:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011266:	3402      	adds	r4, #2
 8011268:	9305      	str	r3, [sp, #20]
 801126a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011350 <_vfiprintf_r+0x25c>
 801126e:	7821      	ldrb	r1, [r4, #0]
 8011270:	2203      	movs	r2, #3
 8011272:	4650      	mov	r0, sl
 8011274:	f7ee ff8c 	bl	8000190 <memchr>
 8011278:	b140      	cbz	r0, 801128c <_vfiprintf_r+0x198>
 801127a:	2340      	movs	r3, #64	; 0x40
 801127c:	eba0 000a 	sub.w	r0, r0, sl
 8011280:	fa03 f000 	lsl.w	r0, r3, r0
 8011284:	9b04      	ldr	r3, [sp, #16]
 8011286:	4303      	orrs	r3, r0
 8011288:	3401      	adds	r4, #1
 801128a:	9304      	str	r3, [sp, #16]
 801128c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011290:	482c      	ldr	r0, [pc, #176]	; (8011344 <_vfiprintf_r+0x250>)
 8011292:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011296:	2206      	movs	r2, #6
 8011298:	f7ee ff7a 	bl	8000190 <memchr>
 801129c:	2800      	cmp	r0, #0
 801129e:	d03f      	beq.n	8011320 <_vfiprintf_r+0x22c>
 80112a0:	4b29      	ldr	r3, [pc, #164]	; (8011348 <_vfiprintf_r+0x254>)
 80112a2:	bb1b      	cbnz	r3, 80112ec <_vfiprintf_r+0x1f8>
 80112a4:	9b03      	ldr	r3, [sp, #12]
 80112a6:	3307      	adds	r3, #7
 80112a8:	f023 0307 	bic.w	r3, r3, #7
 80112ac:	3308      	adds	r3, #8
 80112ae:	9303      	str	r3, [sp, #12]
 80112b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80112b2:	443b      	add	r3, r7
 80112b4:	9309      	str	r3, [sp, #36]	; 0x24
 80112b6:	e767      	b.n	8011188 <_vfiprintf_r+0x94>
 80112b8:	fb0c 3202 	mla	r2, ip, r2, r3
 80112bc:	460c      	mov	r4, r1
 80112be:	2001      	movs	r0, #1
 80112c0:	e7a5      	b.n	801120e <_vfiprintf_r+0x11a>
 80112c2:	2300      	movs	r3, #0
 80112c4:	3401      	adds	r4, #1
 80112c6:	9305      	str	r3, [sp, #20]
 80112c8:	4619      	mov	r1, r3
 80112ca:	f04f 0c0a 	mov.w	ip, #10
 80112ce:	4620      	mov	r0, r4
 80112d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80112d4:	3a30      	subs	r2, #48	; 0x30
 80112d6:	2a09      	cmp	r2, #9
 80112d8:	d903      	bls.n	80112e2 <_vfiprintf_r+0x1ee>
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d0c5      	beq.n	801126a <_vfiprintf_r+0x176>
 80112de:	9105      	str	r1, [sp, #20]
 80112e0:	e7c3      	b.n	801126a <_vfiprintf_r+0x176>
 80112e2:	fb0c 2101 	mla	r1, ip, r1, r2
 80112e6:	4604      	mov	r4, r0
 80112e8:	2301      	movs	r3, #1
 80112ea:	e7f0      	b.n	80112ce <_vfiprintf_r+0x1da>
 80112ec:	ab03      	add	r3, sp, #12
 80112ee:	9300      	str	r3, [sp, #0]
 80112f0:	462a      	mov	r2, r5
 80112f2:	4b16      	ldr	r3, [pc, #88]	; (801134c <_vfiprintf_r+0x258>)
 80112f4:	a904      	add	r1, sp, #16
 80112f6:	4630      	mov	r0, r6
 80112f8:	f7fd fc82 	bl	800ec00 <_printf_float>
 80112fc:	4607      	mov	r7, r0
 80112fe:	1c78      	adds	r0, r7, #1
 8011300:	d1d6      	bne.n	80112b0 <_vfiprintf_r+0x1bc>
 8011302:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011304:	07d9      	lsls	r1, r3, #31
 8011306:	d405      	bmi.n	8011314 <_vfiprintf_r+0x220>
 8011308:	89ab      	ldrh	r3, [r5, #12]
 801130a:	059a      	lsls	r2, r3, #22
 801130c:	d402      	bmi.n	8011314 <_vfiprintf_r+0x220>
 801130e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011310:	f7ff f9de 	bl	80106d0 <__retarget_lock_release_recursive>
 8011314:	89ab      	ldrh	r3, [r5, #12]
 8011316:	065b      	lsls	r3, r3, #25
 8011318:	f53f af12 	bmi.w	8011140 <_vfiprintf_r+0x4c>
 801131c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801131e:	e711      	b.n	8011144 <_vfiprintf_r+0x50>
 8011320:	ab03      	add	r3, sp, #12
 8011322:	9300      	str	r3, [sp, #0]
 8011324:	462a      	mov	r2, r5
 8011326:	4b09      	ldr	r3, [pc, #36]	; (801134c <_vfiprintf_r+0x258>)
 8011328:	a904      	add	r1, sp, #16
 801132a:	4630      	mov	r0, r6
 801132c:	f7fd ff0c 	bl	800f148 <_printf_i>
 8011330:	e7e4      	b.n	80112fc <_vfiprintf_r+0x208>
 8011332:	bf00      	nop
 8011334:	08012dac 	.word	0x08012dac
 8011338:	08012dcc 	.word	0x08012dcc
 801133c:	08012d8c 	.word	0x08012d8c
 8011340:	08012f44 	.word	0x08012f44
 8011344:	08012f4e 	.word	0x08012f4e
 8011348:	0800ec01 	.word	0x0800ec01
 801134c:	080110cf 	.word	0x080110cf
 8011350:	08012f4a 	.word	0x08012f4a

08011354 <_putc_r>:
 8011354:	b570      	push	{r4, r5, r6, lr}
 8011356:	460d      	mov	r5, r1
 8011358:	4614      	mov	r4, r2
 801135a:	4606      	mov	r6, r0
 801135c:	b118      	cbz	r0, 8011366 <_putc_r+0x12>
 801135e:	6983      	ldr	r3, [r0, #24]
 8011360:	b90b      	cbnz	r3, 8011366 <_putc_r+0x12>
 8011362:	f7ff f911 	bl	8010588 <__sinit>
 8011366:	4b1c      	ldr	r3, [pc, #112]	; (80113d8 <_putc_r+0x84>)
 8011368:	429c      	cmp	r4, r3
 801136a:	d124      	bne.n	80113b6 <_putc_r+0x62>
 801136c:	6874      	ldr	r4, [r6, #4]
 801136e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011370:	07d8      	lsls	r0, r3, #31
 8011372:	d405      	bmi.n	8011380 <_putc_r+0x2c>
 8011374:	89a3      	ldrh	r3, [r4, #12]
 8011376:	0599      	lsls	r1, r3, #22
 8011378:	d402      	bmi.n	8011380 <_putc_r+0x2c>
 801137a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801137c:	f7ff f9a7 	bl	80106ce <__retarget_lock_acquire_recursive>
 8011380:	68a3      	ldr	r3, [r4, #8]
 8011382:	3b01      	subs	r3, #1
 8011384:	2b00      	cmp	r3, #0
 8011386:	60a3      	str	r3, [r4, #8]
 8011388:	da05      	bge.n	8011396 <_putc_r+0x42>
 801138a:	69a2      	ldr	r2, [r4, #24]
 801138c:	4293      	cmp	r3, r2
 801138e:	db1c      	blt.n	80113ca <_putc_r+0x76>
 8011390:	b2eb      	uxtb	r3, r5
 8011392:	2b0a      	cmp	r3, #10
 8011394:	d019      	beq.n	80113ca <_putc_r+0x76>
 8011396:	6823      	ldr	r3, [r4, #0]
 8011398:	1c5a      	adds	r2, r3, #1
 801139a:	6022      	str	r2, [r4, #0]
 801139c:	701d      	strb	r5, [r3, #0]
 801139e:	b2ed      	uxtb	r5, r5
 80113a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80113a2:	07da      	lsls	r2, r3, #31
 80113a4:	d405      	bmi.n	80113b2 <_putc_r+0x5e>
 80113a6:	89a3      	ldrh	r3, [r4, #12]
 80113a8:	059b      	lsls	r3, r3, #22
 80113aa:	d402      	bmi.n	80113b2 <_putc_r+0x5e>
 80113ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80113ae:	f7ff f98f 	bl	80106d0 <__retarget_lock_release_recursive>
 80113b2:	4628      	mov	r0, r5
 80113b4:	bd70      	pop	{r4, r5, r6, pc}
 80113b6:	4b09      	ldr	r3, [pc, #36]	; (80113dc <_putc_r+0x88>)
 80113b8:	429c      	cmp	r4, r3
 80113ba:	d101      	bne.n	80113c0 <_putc_r+0x6c>
 80113bc:	68b4      	ldr	r4, [r6, #8]
 80113be:	e7d6      	b.n	801136e <_putc_r+0x1a>
 80113c0:	4b07      	ldr	r3, [pc, #28]	; (80113e0 <_putc_r+0x8c>)
 80113c2:	429c      	cmp	r4, r3
 80113c4:	bf08      	it	eq
 80113c6:	68f4      	ldreq	r4, [r6, #12]
 80113c8:	e7d1      	b.n	801136e <_putc_r+0x1a>
 80113ca:	4629      	mov	r1, r5
 80113cc:	4622      	mov	r2, r4
 80113ce:	4630      	mov	r0, r6
 80113d0:	f7fe f884 	bl	800f4dc <__swbuf_r>
 80113d4:	4605      	mov	r5, r0
 80113d6:	e7e3      	b.n	80113a0 <_putc_r+0x4c>
 80113d8:	08012dac 	.word	0x08012dac
 80113dc:	08012dcc 	.word	0x08012dcc
 80113e0:	08012d8c 	.word	0x08012d8c

080113e4 <_sbrk_r>:
 80113e4:	b538      	push	{r3, r4, r5, lr}
 80113e6:	4d06      	ldr	r5, [pc, #24]	; (8011400 <_sbrk_r+0x1c>)
 80113e8:	2300      	movs	r3, #0
 80113ea:	4604      	mov	r4, r0
 80113ec:	4608      	mov	r0, r1
 80113ee:	602b      	str	r3, [r5, #0]
 80113f0:	f7f2 fe00 	bl	8003ff4 <_sbrk>
 80113f4:	1c43      	adds	r3, r0, #1
 80113f6:	d102      	bne.n	80113fe <_sbrk_r+0x1a>
 80113f8:	682b      	ldr	r3, [r5, #0]
 80113fa:	b103      	cbz	r3, 80113fe <_sbrk_r+0x1a>
 80113fc:	6023      	str	r3, [r4, #0]
 80113fe:	bd38      	pop	{r3, r4, r5, pc}
 8011400:	20002348 	.word	0x20002348

08011404 <__sread>:
 8011404:	b510      	push	{r4, lr}
 8011406:	460c      	mov	r4, r1
 8011408:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801140c:	f000 f8e2 	bl	80115d4 <_read_r>
 8011410:	2800      	cmp	r0, #0
 8011412:	bfab      	itete	ge
 8011414:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011416:	89a3      	ldrhlt	r3, [r4, #12]
 8011418:	181b      	addge	r3, r3, r0
 801141a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801141e:	bfac      	ite	ge
 8011420:	6563      	strge	r3, [r4, #84]	; 0x54
 8011422:	81a3      	strhlt	r3, [r4, #12]
 8011424:	bd10      	pop	{r4, pc}

08011426 <__swrite>:
 8011426:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801142a:	461f      	mov	r7, r3
 801142c:	898b      	ldrh	r3, [r1, #12]
 801142e:	05db      	lsls	r3, r3, #23
 8011430:	4605      	mov	r5, r0
 8011432:	460c      	mov	r4, r1
 8011434:	4616      	mov	r6, r2
 8011436:	d505      	bpl.n	8011444 <__swrite+0x1e>
 8011438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801143c:	2302      	movs	r3, #2
 801143e:	2200      	movs	r2, #0
 8011440:	f000 f898 	bl	8011574 <_lseek_r>
 8011444:	89a3      	ldrh	r3, [r4, #12]
 8011446:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801144a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801144e:	81a3      	strh	r3, [r4, #12]
 8011450:	4632      	mov	r2, r6
 8011452:	463b      	mov	r3, r7
 8011454:	4628      	mov	r0, r5
 8011456:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801145a:	f000 b817 	b.w	801148c <_write_r>

0801145e <__sseek>:
 801145e:	b510      	push	{r4, lr}
 8011460:	460c      	mov	r4, r1
 8011462:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011466:	f000 f885 	bl	8011574 <_lseek_r>
 801146a:	1c43      	adds	r3, r0, #1
 801146c:	89a3      	ldrh	r3, [r4, #12]
 801146e:	bf15      	itete	ne
 8011470:	6560      	strne	r0, [r4, #84]	; 0x54
 8011472:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011476:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801147a:	81a3      	strheq	r3, [r4, #12]
 801147c:	bf18      	it	ne
 801147e:	81a3      	strhne	r3, [r4, #12]
 8011480:	bd10      	pop	{r4, pc}

08011482 <__sclose>:
 8011482:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011486:	f000 b831 	b.w	80114ec <_close_r>
	...

0801148c <_write_r>:
 801148c:	b538      	push	{r3, r4, r5, lr}
 801148e:	4d07      	ldr	r5, [pc, #28]	; (80114ac <_write_r+0x20>)
 8011490:	4604      	mov	r4, r0
 8011492:	4608      	mov	r0, r1
 8011494:	4611      	mov	r1, r2
 8011496:	2200      	movs	r2, #0
 8011498:	602a      	str	r2, [r5, #0]
 801149a:	461a      	mov	r2, r3
 801149c:	f7fb faae 	bl	800c9fc <_write>
 80114a0:	1c43      	adds	r3, r0, #1
 80114a2:	d102      	bne.n	80114aa <_write_r+0x1e>
 80114a4:	682b      	ldr	r3, [r5, #0]
 80114a6:	b103      	cbz	r3, 80114aa <_write_r+0x1e>
 80114a8:	6023      	str	r3, [r4, #0]
 80114aa:	bd38      	pop	{r3, r4, r5, pc}
 80114ac:	20002348 	.word	0x20002348

080114b0 <__assert_func>:
 80114b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80114b2:	4614      	mov	r4, r2
 80114b4:	461a      	mov	r2, r3
 80114b6:	4b09      	ldr	r3, [pc, #36]	; (80114dc <__assert_func+0x2c>)
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	4605      	mov	r5, r0
 80114bc:	68d8      	ldr	r0, [r3, #12]
 80114be:	b14c      	cbz	r4, 80114d4 <__assert_func+0x24>
 80114c0:	4b07      	ldr	r3, [pc, #28]	; (80114e0 <__assert_func+0x30>)
 80114c2:	9100      	str	r1, [sp, #0]
 80114c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80114c8:	4906      	ldr	r1, [pc, #24]	; (80114e4 <__assert_func+0x34>)
 80114ca:	462b      	mov	r3, r5
 80114cc:	f000 f81e 	bl	801150c <fiprintf>
 80114d0:	f000 f89f 	bl	8011612 <abort>
 80114d4:	4b04      	ldr	r3, [pc, #16]	; (80114e8 <__assert_func+0x38>)
 80114d6:	461c      	mov	r4, r3
 80114d8:	e7f3      	b.n	80114c2 <__assert_func+0x12>
 80114da:	bf00      	nop
 80114dc:	20000024 	.word	0x20000024
 80114e0:	08012f55 	.word	0x08012f55
 80114e4:	08012f62 	.word	0x08012f62
 80114e8:	08012f90 	.word	0x08012f90

080114ec <_close_r>:
 80114ec:	b538      	push	{r3, r4, r5, lr}
 80114ee:	4d06      	ldr	r5, [pc, #24]	; (8011508 <_close_r+0x1c>)
 80114f0:	2300      	movs	r3, #0
 80114f2:	4604      	mov	r4, r0
 80114f4:	4608      	mov	r0, r1
 80114f6:	602b      	str	r3, [r5, #0]
 80114f8:	f7f2 fd47 	bl	8003f8a <_close>
 80114fc:	1c43      	adds	r3, r0, #1
 80114fe:	d102      	bne.n	8011506 <_close_r+0x1a>
 8011500:	682b      	ldr	r3, [r5, #0]
 8011502:	b103      	cbz	r3, 8011506 <_close_r+0x1a>
 8011504:	6023      	str	r3, [r4, #0]
 8011506:	bd38      	pop	{r3, r4, r5, pc}
 8011508:	20002348 	.word	0x20002348

0801150c <fiprintf>:
 801150c:	b40e      	push	{r1, r2, r3}
 801150e:	b503      	push	{r0, r1, lr}
 8011510:	4601      	mov	r1, r0
 8011512:	ab03      	add	r3, sp, #12
 8011514:	4805      	ldr	r0, [pc, #20]	; (801152c <fiprintf+0x20>)
 8011516:	f853 2b04 	ldr.w	r2, [r3], #4
 801151a:	6800      	ldr	r0, [r0, #0]
 801151c:	9301      	str	r3, [sp, #4]
 801151e:	f7ff fde9 	bl	80110f4 <_vfiprintf_r>
 8011522:	b002      	add	sp, #8
 8011524:	f85d eb04 	ldr.w	lr, [sp], #4
 8011528:	b003      	add	sp, #12
 801152a:	4770      	bx	lr
 801152c:	20000024 	.word	0x20000024

08011530 <_fstat_r>:
 8011530:	b538      	push	{r3, r4, r5, lr}
 8011532:	4d07      	ldr	r5, [pc, #28]	; (8011550 <_fstat_r+0x20>)
 8011534:	2300      	movs	r3, #0
 8011536:	4604      	mov	r4, r0
 8011538:	4608      	mov	r0, r1
 801153a:	4611      	mov	r1, r2
 801153c:	602b      	str	r3, [r5, #0]
 801153e:	f7f2 fd30 	bl	8003fa2 <_fstat>
 8011542:	1c43      	adds	r3, r0, #1
 8011544:	d102      	bne.n	801154c <_fstat_r+0x1c>
 8011546:	682b      	ldr	r3, [r5, #0]
 8011548:	b103      	cbz	r3, 801154c <_fstat_r+0x1c>
 801154a:	6023      	str	r3, [r4, #0]
 801154c:	bd38      	pop	{r3, r4, r5, pc}
 801154e:	bf00      	nop
 8011550:	20002348 	.word	0x20002348

08011554 <_isatty_r>:
 8011554:	b538      	push	{r3, r4, r5, lr}
 8011556:	4d06      	ldr	r5, [pc, #24]	; (8011570 <_isatty_r+0x1c>)
 8011558:	2300      	movs	r3, #0
 801155a:	4604      	mov	r4, r0
 801155c:	4608      	mov	r0, r1
 801155e:	602b      	str	r3, [r5, #0]
 8011560:	f7f2 fd2f 	bl	8003fc2 <_isatty>
 8011564:	1c43      	adds	r3, r0, #1
 8011566:	d102      	bne.n	801156e <_isatty_r+0x1a>
 8011568:	682b      	ldr	r3, [r5, #0]
 801156a:	b103      	cbz	r3, 801156e <_isatty_r+0x1a>
 801156c:	6023      	str	r3, [r4, #0]
 801156e:	bd38      	pop	{r3, r4, r5, pc}
 8011570:	20002348 	.word	0x20002348

08011574 <_lseek_r>:
 8011574:	b538      	push	{r3, r4, r5, lr}
 8011576:	4d07      	ldr	r5, [pc, #28]	; (8011594 <_lseek_r+0x20>)
 8011578:	4604      	mov	r4, r0
 801157a:	4608      	mov	r0, r1
 801157c:	4611      	mov	r1, r2
 801157e:	2200      	movs	r2, #0
 8011580:	602a      	str	r2, [r5, #0]
 8011582:	461a      	mov	r2, r3
 8011584:	f7f2 fd28 	bl	8003fd8 <_lseek>
 8011588:	1c43      	adds	r3, r0, #1
 801158a:	d102      	bne.n	8011592 <_lseek_r+0x1e>
 801158c:	682b      	ldr	r3, [r5, #0]
 801158e:	b103      	cbz	r3, 8011592 <_lseek_r+0x1e>
 8011590:	6023      	str	r3, [r4, #0]
 8011592:	bd38      	pop	{r3, r4, r5, pc}
 8011594:	20002348 	.word	0x20002348

08011598 <__ascii_mbtowc>:
 8011598:	b082      	sub	sp, #8
 801159a:	b901      	cbnz	r1, 801159e <__ascii_mbtowc+0x6>
 801159c:	a901      	add	r1, sp, #4
 801159e:	b142      	cbz	r2, 80115b2 <__ascii_mbtowc+0x1a>
 80115a0:	b14b      	cbz	r3, 80115b6 <__ascii_mbtowc+0x1e>
 80115a2:	7813      	ldrb	r3, [r2, #0]
 80115a4:	600b      	str	r3, [r1, #0]
 80115a6:	7812      	ldrb	r2, [r2, #0]
 80115a8:	1e10      	subs	r0, r2, #0
 80115aa:	bf18      	it	ne
 80115ac:	2001      	movne	r0, #1
 80115ae:	b002      	add	sp, #8
 80115b0:	4770      	bx	lr
 80115b2:	4610      	mov	r0, r2
 80115b4:	e7fb      	b.n	80115ae <__ascii_mbtowc+0x16>
 80115b6:	f06f 0001 	mvn.w	r0, #1
 80115ba:	e7f8      	b.n	80115ae <__ascii_mbtowc+0x16>

080115bc <__malloc_lock>:
 80115bc:	4801      	ldr	r0, [pc, #4]	; (80115c4 <__malloc_lock+0x8>)
 80115be:	f7ff b886 	b.w	80106ce <__retarget_lock_acquire_recursive>
 80115c2:	bf00      	nop
 80115c4:	2000233c 	.word	0x2000233c

080115c8 <__malloc_unlock>:
 80115c8:	4801      	ldr	r0, [pc, #4]	; (80115d0 <__malloc_unlock+0x8>)
 80115ca:	f7ff b881 	b.w	80106d0 <__retarget_lock_release_recursive>
 80115ce:	bf00      	nop
 80115d0:	2000233c 	.word	0x2000233c

080115d4 <_read_r>:
 80115d4:	b538      	push	{r3, r4, r5, lr}
 80115d6:	4d07      	ldr	r5, [pc, #28]	; (80115f4 <_read_r+0x20>)
 80115d8:	4604      	mov	r4, r0
 80115da:	4608      	mov	r0, r1
 80115dc:	4611      	mov	r1, r2
 80115de:	2200      	movs	r2, #0
 80115e0:	602a      	str	r2, [r5, #0]
 80115e2:	461a      	mov	r2, r3
 80115e4:	f7f2 fcb4 	bl	8003f50 <_read>
 80115e8:	1c43      	adds	r3, r0, #1
 80115ea:	d102      	bne.n	80115f2 <_read_r+0x1e>
 80115ec:	682b      	ldr	r3, [r5, #0]
 80115ee:	b103      	cbz	r3, 80115f2 <_read_r+0x1e>
 80115f0:	6023      	str	r3, [r4, #0]
 80115f2:	bd38      	pop	{r3, r4, r5, pc}
 80115f4:	20002348 	.word	0x20002348

080115f8 <__ascii_wctomb>:
 80115f8:	b149      	cbz	r1, 801160e <__ascii_wctomb+0x16>
 80115fa:	2aff      	cmp	r2, #255	; 0xff
 80115fc:	bf85      	ittet	hi
 80115fe:	238a      	movhi	r3, #138	; 0x8a
 8011600:	6003      	strhi	r3, [r0, #0]
 8011602:	700a      	strbls	r2, [r1, #0]
 8011604:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8011608:	bf98      	it	ls
 801160a:	2001      	movls	r0, #1
 801160c:	4770      	bx	lr
 801160e:	4608      	mov	r0, r1
 8011610:	4770      	bx	lr

08011612 <abort>:
 8011612:	b508      	push	{r3, lr}
 8011614:	2006      	movs	r0, #6
 8011616:	f000 f82b 	bl	8011670 <raise>
 801161a:	2001      	movs	r0, #1
 801161c:	f7f2 fc8e 	bl	8003f3c <_exit>

08011620 <_raise_r>:
 8011620:	291f      	cmp	r1, #31
 8011622:	b538      	push	{r3, r4, r5, lr}
 8011624:	4604      	mov	r4, r0
 8011626:	460d      	mov	r5, r1
 8011628:	d904      	bls.n	8011634 <_raise_r+0x14>
 801162a:	2316      	movs	r3, #22
 801162c:	6003      	str	r3, [r0, #0]
 801162e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011632:	bd38      	pop	{r3, r4, r5, pc}
 8011634:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8011636:	b112      	cbz	r2, 801163e <_raise_r+0x1e>
 8011638:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801163c:	b94b      	cbnz	r3, 8011652 <_raise_r+0x32>
 801163e:	4620      	mov	r0, r4
 8011640:	f000 f830 	bl	80116a4 <_getpid_r>
 8011644:	462a      	mov	r2, r5
 8011646:	4601      	mov	r1, r0
 8011648:	4620      	mov	r0, r4
 801164a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801164e:	f000 b817 	b.w	8011680 <_kill_r>
 8011652:	2b01      	cmp	r3, #1
 8011654:	d00a      	beq.n	801166c <_raise_r+0x4c>
 8011656:	1c59      	adds	r1, r3, #1
 8011658:	d103      	bne.n	8011662 <_raise_r+0x42>
 801165a:	2316      	movs	r3, #22
 801165c:	6003      	str	r3, [r0, #0]
 801165e:	2001      	movs	r0, #1
 8011660:	e7e7      	b.n	8011632 <_raise_r+0x12>
 8011662:	2400      	movs	r4, #0
 8011664:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011668:	4628      	mov	r0, r5
 801166a:	4798      	blx	r3
 801166c:	2000      	movs	r0, #0
 801166e:	e7e0      	b.n	8011632 <_raise_r+0x12>

08011670 <raise>:
 8011670:	4b02      	ldr	r3, [pc, #8]	; (801167c <raise+0xc>)
 8011672:	4601      	mov	r1, r0
 8011674:	6818      	ldr	r0, [r3, #0]
 8011676:	f7ff bfd3 	b.w	8011620 <_raise_r>
 801167a:	bf00      	nop
 801167c:	20000024 	.word	0x20000024

08011680 <_kill_r>:
 8011680:	b538      	push	{r3, r4, r5, lr}
 8011682:	4d07      	ldr	r5, [pc, #28]	; (80116a0 <_kill_r+0x20>)
 8011684:	2300      	movs	r3, #0
 8011686:	4604      	mov	r4, r0
 8011688:	4608      	mov	r0, r1
 801168a:	4611      	mov	r1, r2
 801168c:	602b      	str	r3, [r5, #0]
 801168e:	f7f2 fc45 	bl	8003f1c <_kill>
 8011692:	1c43      	adds	r3, r0, #1
 8011694:	d102      	bne.n	801169c <_kill_r+0x1c>
 8011696:	682b      	ldr	r3, [r5, #0]
 8011698:	b103      	cbz	r3, 801169c <_kill_r+0x1c>
 801169a:	6023      	str	r3, [r4, #0]
 801169c:	bd38      	pop	{r3, r4, r5, pc}
 801169e:	bf00      	nop
 80116a0:	20002348 	.word	0x20002348

080116a4 <_getpid_r>:
 80116a4:	f7f2 bc32 	b.w	8003f0c <_getpid>

080116a8 <sqrt>:
 80116a8:	b538      	push	{r3, r4, r5, lr}
 80116aa:	ed2d 8b02 	vpush	{d8}
 80116ae:	ec55 4b10 	vmov	r4, r5, d0
 80116b2:	f000 f825 	bl	8011700 <__ieee754_sqrt>
 80116b6:	4622      	mov	r2, r4
 80116b8:	462b      	mov	r3, r5
 80116ba:	4620      	mov	r0, r4
 80116bc:	4629      	mov	r1, r5
 80116be:	eeb0 8a40 	vmov.f32	s16, s0
 80116c2:	eef0 8a60 	vmov.f32	s17, s1
 80116c6:	f7ef fa09 	bl	8000adc <__aeabi_dcmpun>
 80116ca:	b990      	cbnz	r0, 80116f2 <sqrt+0x4a>
 80116cc:	2200      	movs	r2, #0
 80116ce:	2300      	movs	r3, #0
 80116d0:	4620      	mov	r0, r4
 80116d2:	4629      	mov	r1, r5
 80116d4:	f7ef f9da 	bl	8000a8c <__aeabi_dcmplt>
 80116d8:	b158      	cbz	r0, 80116f2 <sqrt+0x4a>
 80116da:	f7fd f9b1 	bl	800ea40 <__errno>
 80116de:	2321      	movs	r3, #33	; 0x21
 80116e0:	6003      	str	r3, [r0, #0]
 80116e2:	2200      	movs	r2, #0
 80116e4:	2300      	movs	r3, #0
 80116e6:	4610      	mov	r0, r2
 80116e8:	4619      	mov	r1, r3
 80116ea:	f7ef f887 	bl	80007fc <__aeabi_ddiv>
 80116ee:	ec41 0b18 	vmov	d8, r0, r1
 80116f2:	eeb0 0a48 	vmov.f32	s0, s16
 80116f6:	eef0 0a68 	vmov.f32	s1, s17
 80116fa:	ecbd 8b02 	vpop	{d8}
 80116fe:	bd38      	pop	{r3, r4, r5, pc}

08011700 <__ieee754_sqrt>:
 8011700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011704:	ec55 4b10 	vmov	r4, r5, d0
 8011708:	4e55      	ldr	r6, [pc, #340]	; (8011860 <__ieee754_sqrt+0x160>)
 801170a:	43ae      	bics	r6, r5
 801170c:	ee10 0a10 	vmov	r0, s0
 8011710:	ee10 3a10 	vmov	r3, s0
 8011714:	462a      	mov	r2, r5
 8011716:	4629      	mov	r1, r5
 8011718:	d110      	bne.n	801173c <__ieee754_sqrt+0x3c>
 801171a:	ee10 2a10 	vmov	r2, s0
 801171e:	462b      	mov	r3, r5
 8011720:	f7ee ff42 	bl	80005a8 <__aeabi_dmul>
 8011724:	4602      	mov	r2, r0
 8011726:	460b      	mov	r3, r1
 8011728:	4620      	mov	r0, r4
 801172a:	4629      	mov	r1, r5
 801172c:	f7ee fd86 	bl	800023c <__adddf3>
 8011730:	4604      	mov	r4, r0
 8011732:	460d      	mov	r5, r1
 8011734:	ec45 4b10 	vmov	d0, r4, r5
 8011738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801173c:	2d00      	cmp	r5, #0
 801173e:	dc10      	bgt.n	8011762 <__ieee754_sqrt+0x62>
 8011740:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011744:	4330      	orrs	r0, r6
 8011746:	d0f5      	beq.n	8011734 <__ieee754_sqrt+0x34>
 8011748:	b15d      	cbz	r5, 8011762 <__ieee754_sqrt+0x62>
 801174a:	ee10 2a10 	vmov	r2, s0
 801174e:	462b      	mov	r3, r5
 8011750:	ee10 0a10 	vmov	r0, s0
 8011754:	f7ee fd70 	bl	8000238 <__aeabi_dsub>
 8011758:	4602      	mov	r2, r0
 801175a:	460b      	mov	r3, r1
 801175c:	f7ef f84e 	bl	80007fc <__aeabi_ddiv>
 8011760:	e7e6      	b.n	8011730 <__ieee754_sqrt+0x30>
 8011762:	1512      	asrs	r2, r2, #20
 8011764:	d074      	beq.n	8011850 <__ieee754_sqrt+0x150>
 8011766:	07d4      	lsls	r4, r2, #31
 8011768:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801176c:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8011770:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8011774:	bf5e      	ittt	pl
 8011776:	0fda      	lsrpl	r2, r3, #31
 8011778:	005b      	lslpl	r3, r3, #1
 801177a:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801177e:	2400      	movs	r4, #0
 8011780:	0fda      	lsrs	r2, r3, #31
 8011782:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8011786:	107f      	asrs	r7, r7, #1
 8011788:	005b      	lsls	r3, r3, #1
 801178a:	2516      	movs	r5, #22
 801178c:	4620      	mov	r0, r4
 801178e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8011792:	1886      	adds	r6, r0, r2
 8011794:	428e      	cmp	r6, r1
 8011796:	bfde      	ittt	le
 8011798:	1b89      	suble	r1, r1, r6
 801179a:	18b0      	addle	r0, r6, r2
 801179c:	18a4      	addle	r4, r4, r2
 801179e:	0049      	lsls	r1, r1, #1
 80117a0:	3d01      	subs	r5, #1
 80117a2:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80117a6:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80117aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80117ae:	d1f0      	bne.n	8011792 <__ieee754_sqrt+0x92>
 80117b0:	462a      	mov	r2, r5
 80117b2:	f04f 0e20 	mov.w	lr, #32
 80117b6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80117ba:	4281      	cmp	r1, r0
 80117bc:	eb06 0c05 	add.w	ip, r6, r5
 80117c0:	dc02      	bgt.n	80117c8 <__ieee754_sqrt+0xc8>
 80117c2:	d113      	bne.n	80117ec <__ieee754_sqrt+0xec>
 80117c4:	459c      	cmp	ip, r3
 80117c6:	d811      	bhi.n	80117ec <__ieee754_sqrt+0xec>
 80117c8:	f1bc 0f00 	cmp.w	ip, #0
 80117cc:	eb0c 0506 	add.w	r5, ip, r6
 80117d0:	da43      	bge.n	801185a <__ieee754_sqrt+0x15a>
 80117d2:	2d00      	cmp	r5, #0
 80117d4:	db41      	blt.n	801185a <__ieee754_sqrt+0x15a>
 80117d6:	f100 0801 	add.w	r8, r0, #1
 80117da:	1a09      	subs	r1, r1, r0
 80117dc:	459c      	cmp	ip, r3
 80117de:	bf88      	it	hi
 80117e0:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 80117e4:	eba3 030c 	sub.w	r3, r3, ip
 80117e8:	4432      	add	r2, r6
 80117ea:	4640      	mov	r0, r8
 80117ec:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80117f0:	f1be 0e01 	subs.w	lr, lr, #1
 80117f4:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80117f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80117fc:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011800:	d1db      	bne.n	80117ba <__ieee754_sqrt+0xba>
 8011802:	430b      	orrs	r3, r1
 8011804:	d006      	beq.n	8011814 <__ieee754_sqrt+0x114>
 8011806:	1c50      	adds	r0, r2, #1
 8011808:	bf13      	iteet	ne
 801180a:	3201      	addne	r2, #1
 801180c:	3401      	addeq	r4, #1
 801180e:	4672      	moveq	r2, lr
 8011810:	f022 0201 	bicne.w	r2, r2, #1
 8011814:	1063      	asrs	r3, r4, #1
 8011816:	0852      	lsrs	r2, r2, #1
 8011818:	07e1      	lsls	r1, r4, #31
 801181a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801181e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8011822:	bf48      	it	mi
 8011824:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8011828:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 801182c:	4614      	mov	r4, r2
 801182e:	e781      	b.n	8011734 <__ieee754_sqrt+0x34>
 8011830:	0ad9      	lsrs	r1, r3, #11
 8011832:	3815      	subs	r0, #21
 8011834:	055b      	lsls	r3, r3, #21
 8011836:	2900      	cmp	r1, #0
 8011838:	d0fa      	beq.n	8011830 <__ieee754_sqrt+0x130>
 801183a:	02cd      	lsls	r5, r1, #11
 801183c:	d50a      	bpl.n	8011854 <__ieee754_sqrt+0x154>
 801183e:	f1c2 0420 	rsb	r4, r2, #32
 8011842:	fa23 f404 	lsr.w	r4, r3, r4
 8011846:	1e55      	subs	r5, r2, #1
 8011848:	4093      	lsls	r3, r2
 801184a:	4321      	orrs	r1, r4
 801184c:	1b42      	subs	r2, r0, r5
 801184e:	e78a      	b.n	8011766 <__ieee754_sqrt+0x66>
 8011850:	4610      	mov	r0, r2
 8011852:	e7f0      	b.n	8011836 <__ieee754_sqrt+0x136>
 8011854:	0049      	lsls	r1, r1, #1
 8011856:	3201      	adds	r2, #1
 8011858:	e7ef      	b.n	801183a <__ieee754_sqrt+0x13a>
 801185a:	4680      	mov	r8, r0
 801185c:	e7bd      	b.n	80117da <__ieee754_sqrt+0xda>
 801185e:	bf00      	nop
 8011860:	7ff00000 	.word	0x7ff00000

08011864 <_init>:
 8011864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011866:	bf00      	nop
 8011868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801186a:	bc08      	pop	{r3}
 801186c:	469e      	mov	lr, r3
 801186e:	4770      	bx	lr

08011870 <_fini>:
 8011870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011872:	bf00      	nop
 8011874:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011876:	bc08      	pop	{r3}
 8011878:	469e      	mov	lr, r3
 801187a:	4770      	bx	lr
