#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May  3 17:08:17 2020
# Process ID: 30856
# Current directory: C:/Users/bosse/Documents/GitHub/async_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33692 C:\Users\bosse\Documents\GitHub\async_project\spacewire_router.xpr
# Log file: C:/Users/bosse/Documents/GitHub/async_project/vivado.log
# Journal file: C:/Users/bosse/Documents/GitHub/async_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.xpr
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/bosse/Documents/00_Uni/01_Master/02_Semester 2/02204_Design of Asynchronous Circuits/02204_03/02204_03.srcs/sim_1/new/ClockGenerator.vhd}}
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/bosse/Documents/00_Uni/01_Master/02_Semester 2/02204_Design of Asynchronous Circuits/02204_03/02204_03.srcs/sources_1/new/InputToDualRail.vhd} {C:/Users/bosse/Documents/00_Uni/01_Master/02_Semester 2/02204_Design of Asynchronous Circuits/02204_03/02204_03.srcs/sources_1/new/AsyncConverter.vhd} {C:/Users/bosse/Documents/00_Uni/01_Master/02_Semester 2/02204_Design of Asynchronous Circuits/02204_03/02204_03.srcs/sources_1/new/Sink.vhd} {C:/Users/bosse/Documents/00_Uni/01_Master/02_Semester 2/02204_Design of Asynchronous Circuits/02204_03/02204_03.srcs/sources_1/new/SignalGenerator.vhd}}
export_ip_user_files -of_objects  [get_files C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/ClockGenerator.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/ClockGenerator.vhd
file delete -force C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/ClockGenerator.vhd
export_ip_user_files -of_objects  [get_files {{C:/Users/bosse/Documents/00_Uni/01_Master/02_Semester 2/02204_Design of Asynchronous Circuits/02204_03/02204_03.srcs/sim_1/new/ClockGenerator.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_2 {{C:/Users/bosse/Documents/00_Uni/01_Master/02_Semester 2/02204_Design of Asynchronous Circuits/02204_03/02204_03.srcs/sim_1/new/ClockGenerator.vhd}}
export_ip_user_files -of_objects  [get_files C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/InputToDualRail.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/InputToDualRail.vhd
file delete -force C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/InputToDualRail.vhd
export_ip_user_files -of_objects  [get_files C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/AsyncConverter.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/AsyncConverter.vhd
file delete -force C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/AsyncConverter.vhd
export_ip_user_files -of_objects  [get_files C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/SignalGenerator.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/Sink.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/SignalGenerator.vhd C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/Sink.vhd}
file delete -force C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/SignalGenerator.vhd C:/Users/bosse/Documents/GitHub/async_project/spacewire_router.srcs/sources_1/imports/new/Sink.vhd
launch_simulation
source testbench.tcl
close_sim
import_files -norecurse {{C:/Users/bosse/Documents/00_Uni/01_Master/02_Semester 2/02204_Design of Asynchronous Circuits/02204_03/02204_03.srcs/sources_1/new/InputToDualRail.vhd} {C:/Users/bosse/Documents/00_Uni/01_Master/02_Semester 2/02204_Design of Asynchronous Circuits/02204_03/02204_03.srcs/sources_1/new/AsyncConverter.vhd} {C:/Users/bosse/Documents/00_Uni/01_Master/02_Semester 2/02204_Design of Asynchronous Circuits/02204_03/02204_03.srcs/sources_1/new/Sink.vhd} {C:/Users/bosse/Documents/00_Uni/01_Master/02_Semester 2/02204_Design of Asynchronous Circuits/02204_03/02204_03.srcs/sources_1/new/SignalGenerator.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET {} [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{C:/Users/bosse/Documents/00_Uni/01_Master/02_Semester 2/02204_Design of Asynchronous Circuits/02204_03/02204_03.srcs/sim_1/new/ClockGenerator.vhd}}
update_compile_order -fileset sim_1
launch_simulation
source testbench.tcl
close_sim
