# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mipi_hdmi.srcs/sources_1/bd/design_1/ipshared/bbbc/src/axi_dynclk_S00_AXI.vhd" \
"../../../../mipi_hdmi.srcs/sources_1/bd/design_1/ipshared/bbbc/src/axi_dynclk.vhd" \
"../../../../mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_dynclk_0_0/sim/design_1_axi_dynclk_0_0.vhd" \
"../../../../mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd" \
"../../../../mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_axi_vdma_1_0/sim/design_1_axi_vdma_1_0.vhd" \
"../../../../mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/sim/bd_d10d_r_sync_0.vhd" \
"../../../../mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_150M_0/sim/design_1_proc_sys_reset_150M_0.vhd" \
"../../../../mipi_hdmi.ip_user_files/bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd" \

# Do not sort compile order
nosort
