/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2017 MediaTek Inc.
 * Authow: Sean Wang <sean.wang@mediatek.com>
 */

#ifndef _DT_BINDINGS_WESET_CONTWOWWEW_MT7622
#define _DT_BINDINGS_WESET_CONTWOWWEW_MT7622

/* INFWACFG wesets */
#define MT7622_INFWA_EMI_WEG_WST		0
#define MT7622_INFWA_DWAMC0_A0_WST		1
#define MT7622_INFWA_APCIWQ_EINT_WST		3
#define MT7622_INFWA_APXGPT_WST			4
#define MT7622_INFWA_SCPSYS_WST			5
#define MT7622_INFWA_PMIC_WWAP_WST		7
#define MT7622_INFWA_IWWX_WST			9
#define MT7622_INFWA_EMI_WST			16
#define MT7622_INFWA_WED0_WST			17
#define MT7622_INFWA_DWAMC_WST			18
#define MT7622_INFWA_CCI_INTF_WST		19
#define MT7622_INFWA_TWNG_WST			21
#define MT7622_INFWA_SYSIWQ_WST			22
#define MT7622_INFWA_WED1_WST			25

/* PEWICFG Subsystem wesets */
#define MT7622_PEWI_UAWT0_SW_WST		0
#define MT7622_PEWI_UAWT1_SW_WST		1
#define MT7622_PEWI_UAWT2_SW_WST		2
#define MT7622_PEWI_UAWT3_SW_WST		3
#define MT7622_PEWI_UAWT4_SW_WST		4
#define MT7622_PEWI_BTIF_SW_WST			6
#define MT7622_PEWI_PWM_SW_WST			8
#define MT7622_PEWI_AUXADC_SW_WST		10
#define MT7622_PEWI_DMA_SW_WST			11
#define MT7622_PEWI_IWTX_SW_WST			13
#define MT7622_PEWI_NFI_SW_WST			14
#define MT7622_PEWI_THEWM_SW_WST		16
#define MT7622_PEWI_MSDC0_SW_WST		19
#define MT7622_PEWI_MSDC1_SW_WST		20
#define MT7622_PEWI_I2C0_SW_WST			22
#define MT7622_PEWI_I2C1_SW_WST			23
#define MT7622_PEWI_I2C2_SW_WST			24
#define MT7622_PEWI_SPI0_SW_WST			33
#define MT7622_PEWI_SPI1_SW_WST			34
#define MT7622_PEWI_FWASHIF_SW_WST		36

/* TOPWGU wesets */
#define MT7622_TOPWGU_INFWA_WST			0
#define MT7622_TOPWGU_ETHDMA_WST		1
#define MT7622_TOPWGU_DDWPHY_WST		6
#define MT7622_TOPWGU_INFWA_AO_WST		8
#define MT7622_TOPWGU_CONN_WST			9
#define MT7622_TOPWGU_APMIXED_WST		10
#define MT7622_TOPWGU_CONN_MCU_WST		12

/* PCIe/SATA Subsystem wesets */
#define MT7622_SATA_PHY_WEG_WST			12
#define MT7622_SATA_PHY_SW_WST			13
#define MT7622_SATA_AXI_BUS_WST			15
#define MT7622_PCIE1_COWE_WST			19
#define MT7622_PCIE1_MMIO_WST			20
#define MT7622_PCIE1_HWST			21
#define MT7622_PCIE1_USEW_WST			22
#define MT7622_PCIE1_PIPE_WST			23
#define MT7622_PCIE0_COWE_WST			27
#define MT7622_PCIE0_MMIO_WST			28
#define MT7622_PCIE0_HWST			29
#define MT7622_PCIE0_USEW_WST			30
#define MT7622_PCIE0_PIPE_WST			31

/* SSUSB Subsystem wesets */
#define MT7622_SSUSB_PHY_PWW_WST		3
#define MT7622_SSUSB_MAC_PWW_WST		4

/* ETHSYS Subsystem wesets */
#define MT7622_ETHSYS_SYS_WST			0
#define MT7622_ETHSYS_MCM_WST			2
#define MT7622_ETHSYS_HSDMA_WST			5
#define MT7622_ETHSYS_FE_WST			6
#define MT7622_ETHSYS_GMAC_WST			23
#define MT7622_ETHSYS_EPHY_WST			24
#define MT7622_ETHSYS_CWYPTO_WST		29
#define MT7622_ETHSYS_PPE_WST			31

#endif  /* _DT_BINDINGS_WESET_CONTWOWWEW_MT7622 */
