0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA_DATA/lab_practise/FullAdder/FullAdder.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA_DATA/lab_practise/FullAdder/FullAdder.srcs/sim_1/new/tb_FullAdder.v,1690019087,verilog,,,,tb_FullAdder,,,,,,,,
D:/FPGA_DATA/lab_practise/FullAdder/FullAdder.srcs/sources_1/new/FullAdder.v,1690018461,verilog,,D:/FPGA_DATA/lab_practise/FullAdder/FullAdder.srcs/sim_1/new/tb_FullAdder.v,,FullAdder,,,,,,,,
