
hall_xor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ca8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002e30  08002e30  00003e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e60  08002e60  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002e60  08002e60  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002e60  08002e60  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e60  08002e60  00003e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002e64  08002e64  00003e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002e68  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08002e74  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08002e74  00004078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000930d  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001817  00000000  00000000  0000d349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000978  00000000  00000000  0000eb60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000746  00000000  00000000  0000f4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a6e1  00000000  00000000  0000fc1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ba1a  00000000  00000000  0002a2ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d8cf  00000000  00000000  00035d19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d35e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002690  00000000  00000000  000d362c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000d5cbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002e18 	.word	0x08002e18

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002e18 	.word	0x08002e18

080001c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b08a      	sub	sp, #40	@ 0x28
 80001cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ce:	f107 0314 	add.w	r3, r7, #20
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
 80001dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001de:	4b37      	ldr	r3, [pc, #220]	@ (80002bc <MX_GPIO_Init+0xf4>)
 80001e0:	695b      	ldr	r3, [r3, #20]
 80001e2:	4a36      	ldr	r2, [pc, #216]	@ (80002bc <MX_GPIO_Init+0xf4>)
 80001e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80001e8:	6153      	str	r3, [r2, #20]
 80001ea:	4b34      	ldr	r3, [pc, #208]	@ (80002bc <MX_GPIO_Init+0xf4>)
 80001ec:	695b      	ldr	r3, [r3, #20]
 80001ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80001f2:	613b      	str	r3, [r7, #16]
 80001f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80001f6:	4b31      	ldr	r3, [pc, #196]	@ (80002bc <MX_GPIO_Init+0xf4>)
 80001f8:	695b      	ldr	r3, [r3, #20]
 80001fa:	4a30      	ldr	r2, [pc, #192]	@ (80002bc <MX_GPIO_Init+0xf4>)
 80001fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000200:	6153      	str	r3, [r2, #20]
 8000202:	4b2e      	ldr	r3, [pc, #184]	@ (80002bc <MX_GPIO_Init+0xf4>)
 8000204:	695b      	ldr	r3, [r3, #20]
 8000206:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800020a:	60fb      	str	r3, [r7, #12]
 800020c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800020e:	4b2b      	ldr	r3, [pc, #172]	@ (80002bc <MX_GPIO_Init+0xf4>)
 8000210:	695b      	ldr	r3, [r3, #20]
 8000212:	4a2a      	ldr	r2, [pc, #168]	@ (80002bc <MX_GPIO_Init+0xf4>)
 8000214:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000218:	6153      	str	r3, [r2, #20]
 800021a:	4b28      	ldr	r3, [pc, #160]	@ (80002bc <MX_GPIO_Init+0xf4>)
 800021c:	695b      	ldr	r3, [r3, #20]
 800021e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000222:	60bb      	str	r3, [r7, #8]
 8000224:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000226:	4b25      	ldr	r3, [pc, #148]	@ (80002bc <MX_GPIO_Init+0xf4>)
 8000228:	695b      	ldr	r3, [r3, #20]
 800022a:	4a24      	ldr	r2, [pc, #144]	@ (80002bc <MX_GPIO_Init+0xf4>)
 800022c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000230:	6153      	str	r3, [r2, #20]
 8000232:	4b22      	ldr	r3, [pc, #136]	@ (80002bc <MX_GPIO_Init+0xf4>)
 8000234:	695b      	ldr	r3, [r3, #20]
 8000236:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800023a:	607b      	str	r3, [r7, #4]
 800023c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800023e:	2200      	movs	r2, #0
 8000240:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000244:	481e      	ldr	r0, [pc, #120]	@ (80002c0 <MX_GPIO_Init+0xf8>)
 8000246:	f000 fcd7 	bl	8000bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800024a:	2301      	movs	r3, #1
 800024c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800024e:	2300      	movs	r3, #0
 8000250:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000252:	2302      	movs	r3, #2
 8000254:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000256:	f107 0314 	add.w	r3, r7, #20
 800025a:	4619      	mov	r1, r3
 800025c:	4819      	ldr	r0, [pc, #100]	@ (80002c4 <MX_GPIO_Init+0xfc>)
 800025e:	f000 fb59 	bl	8000914 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000262:	2301      	movs	r3, #1
 8000264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000266:	2300      	movs	r3, #0
 8000268:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800026a:	2302      	movs	r3, #2
 800026c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800026e:	f107 0314 	add.w	r3, r7, #20
 8000272:	4619      	mov	r1, r3
 8000274:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000278:	f000 fb4c 	bl	8000914 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800027c:	2301      	movs	r3, #1
 800027e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000280:	2300      	movs	r3, #0
 8000282:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000284:	2302      	movs	r3, #2
 8000286:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000288:	f107 0314 	add.w	r3, r7, #20
 800028c:	4619      	mov	r1, r3
 800028e:	480c      	ldr	r0, [pc, #48]	@ (80002c0 <MX_GPIO_Init+0xf8>)
 8000290:	f000 fb40 	bl	8000914 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000294:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000298:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800029a:	2301      	movs	r3, #1
 800029c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800029e:	2300      	movs	r3, #0
 80002a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002a2:	2300      	movs	r3, #0
 80002a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80002a6:	f107 0314 	add.w	r3, r7, #20
 80002aa:	4619      	mov	r1, r3
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <MX_GPIO_Init+0xf8>)
 80002ae:	f000 fb31 	bl	8000914 <HAL_GPIO_Init>

}
 80002b2:	bf00      	nop
 80002b4:	3728      	adds	r7, #40	@ 0x28
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bd80      	pop	{r7, pc}
 80002ba:	bf00      	nop
 80002bc:	40021000 	.word	0x40021000
 80002c0:	48000400 	.word	0x48000400
 80002c4:	48000800 	.word	0x48000800

080002c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002cc:	f000 f9aa 	bl	8000624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002d0:	f000 f80c 	bl	80002ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002d4:	f7ff ff78 	bl	80001c8 <MX_GPIO_Init>
  MX_TIM2_Init();
 80002d8:	f000 f8c2 	bl	8000460 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 80002dc:	2100      	movs	r1, #0
 80002de:	4802      	ldr	r0, [pc, #8]	@ (80002e8 <main+0x20>)
 80002e0:	f001 ff2a 	bl	8002138 <HAL_TIM_IC_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002e4:	bf00      	nop
 80002e6:	e7fd      	b.n	80002e4 <main+0x1c>
 80002e8:	20000028 	.word	0x20000028

080002ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ec:	b580      	push	{r7, lr}
 80002ee:	b090      	sub	sp, #64	@ 0x40
 80002f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f2:	f107 0318 	add.w	r3, r7, #24
 80002f6:	2228      	movs	r2, #40	@ 0x28
 80002f8:	2100      	movs	r1, #0
 80002fa:	4618      	mov	r0, r3
 80002fc:	f002 fd60 	bl	8002dc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000300:	1d3b      	adds	r3, r7, #4
 8000302:	2200      	movs	r2, #0
 8000304:	601a      	str	r2, [r3, #0]
 8000306:	605a      	str	r2, [r3, #4]
 8000308:	609a      	str	r2, [r3, #8]
 800030a:	60da      	str	r2, [r3, #12]
 800030c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800030e:	2301      	movs	r3, #1
 8000310:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000312:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000316:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000318:	2300      	movs	r3, #0
 800031a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800031c:	2301      	movs	r3, #1
 800031e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000320:	2302      	movs	r3, #2
 8000322:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000324:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000328:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800032a:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800032e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000330:	f107 0318 	add.w	r3, r7, #24
 8000334:	4618      	mov	r0, r3
 8000336:	f000 fc77 	bl	8000c28 <HAL_RCC_OscConfig>
 800033a:	4603      	mov	r3, r0
 800033c:	2b00      	cmp	r3, #0
 800033e:	d001      	beq.n	8000344 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000340:	f000 f818 	bl	8000374 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000344:	230f      	movs	r3, #15
 8000346:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000348:	2302      	movs	r3, #2
 800034a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800034c:	2380      	movs	r3, #128	@ 0x80
 800034e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000350:	2300      	movs	r3, #0
 8000352:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000354:	2300      	movs	r3, #0
 8000356:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000358:	1d3b      	adds	r3, r7, #4
 800035a:	2101      	movs	r1, #1
 800035c:	4618      	mov	r0, r3
 800035e:	f001 fc71 	bl	8001c44 <HAL_RCC_ClockConfig>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000368:	f000 f804 	bl	8000374 <Error_Handler>
  }
}
 800036c:	bf00      	nop
 800036e:	3740      	adds	r7, #64	@ 0x40
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}

08000374 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000378:	b672      	cpsid	i
}
 800037a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800037c:	bf00      	nop
 800037e:	e7fd      	b.n	800037c <Error_Handler+0x8>

08000380 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b082      	sub	sp, #8
 8000384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000386:	4b0f      	ldr	r3, [pc, #60]	@ (80003c4 <HAL_MspInit+0x44>)
 8000388:	699b      	ldr	r3, [r3, #24]
 800038a:	4a0e      	ldr	r2, [pc, #56]	@ (80003c4 <HAL_MspInit+0x44>)
 800038c:	f043 0301 	orr.w	r3, r3, #1
 8000390:	6193      	str	r3, [r2, #24]
 8000392:	4b0c      	ldr	r3, [pc, #48]	@ (80003c4 <HAL_MspInit+0x44>)
 8000394:	699b      	ldr	r3, [r3, #24]
 8000396:	f003 0301 	and.w	r3, r3, #1
 800039a:	607b      	str	r3, [r7, #4]
 800039c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800039e:	4b09      	ldr	r3, [pc, #36]	@ (80003c4 <HAL_MspInit+0x44>)
 80003a0:	69db      	ldr	r3, [r3, #28]
 80003a2:	4a08      	ldr	r2, [pc, #32]	@ (80003c4 <HAL_MspInit+0x44>)
 80003a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003a8:	61d3      	str	r3, [r2, #28]
 80003aa:	4b06      	ldr	r3, [pc, #24]	@ (80003c4 <HAL_MspInit+0x44>)
 80003ac:	69db      	ldr	r3, [r3, #28]
 80003ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003b2:	603b      	str	r3, [r7, #0]
 80003b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80003b6:	2007      	movs	r0, #7
 80003b8:	f000 fa6a 	bl	8000890 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003bc:	bf00      	nop
 80003be:	3708      	adds	r7, #8
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	40021000 	.word	0x40021000

080003c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003cc:	bf00      	nop
 80003ce:	e7fd      	b.n	80003cc <NMI_Handler+0x4>

080003d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003d4:	bf00      	nop
 80003d6:	e7fd      	b.n	80003d4 <HardFault_Handler+0x4>

080003d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003dc:	bf00      	nop
 80003de:	e7fd      	b.n	80003dc <MemManage_Handler+0x4>

080003e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003e4:	bf00      	nop
 80003e6:	e7fd      	b.n	80003e4 <BusFault_Handler+0x4>

080003e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003ec:	bf00      	nop
 80003ee:	e7fd      	b.n	80003ec <UsageFault_Handler+0x4>

080003f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003f4:	bf00      	nop
 80003f6:	46bd      	mov	sp, r7
 80003f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fc:	4770      	bx	lr

080003fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000402:	bf00      	nop
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr

0800040c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr

0800041a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800041a:	b580      	push	{r7, lr}
 800041c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800041e:	f000 f947 	bl	80006b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000422:	bf00      	nop
 8000424:	bd80      	pop	{r7, pc}
	...

08000428 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800042c:	4802      	ldr	r0, [pc, #8]	@ (8000438 <TIM2_IRQHandler+0x10>)
 800042e:	f001 ff63 	bl	80022f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000432:	bf00      	nop
 8000434:	bd80      	pop	{r7, pc}
 8000436:	bf00      	nop
 8000438:	20000028 	.word	0x20000028

0800043c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000440:	4b06      	ldr	r3, [pc, #24]	@ (800045c <SystemInit+0x20>)
 8000442:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000446:	4a05      	ldr	r2, [pc, #20]	@ (800045c <SystemInit+0x20>)
 8000448:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800044c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000450:	bf00      	nop
 8000452:	46bd      	mov	sp, r7
 8000454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000458:	4770      	bx	lr
 800045a:	bf00      	nop
 800045c:	e000ed00 	.word	0xe000ed00

08000460 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b08c      	sub	sp, #48	@ 0x30
 8000464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000466:	f107 0320 	add.w	r3, r7, #32
 800046a:	2200      	movs	r2, #0
 800046c:	601a      	str	r2, [r3, #0]
 800046e:	605a      	str	r2, [r3, #4]
 8000470:	609a      	str	r2, [r3, #8]
 8000472:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000474:	f107 0314 	add.w	r3, r7, #20
 8000478:	2200      	movs	r2, #0
 800047a:	601a      	str	r2, [r3, #0]
 800047c:	605a      	str	r2, [r3, #4]
 800047e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000480:	1d3b      	adds	r3, r7, #4
 8000482:	2200      	movs	r2, #0
 8000484:	601a      	str	r2, [r3, #0]
 8000486:	605a      	str	r2, [r3, #4]
 8000488:	609a      	str	r2, [r3, #8]
 800048a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800048c:	4b2b      	ldr	r3, [pc, #172]	@ (800053c <MX_TIM2_Init+0xdc>)
 800048e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000492:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000494:	4b29      	ldr	r3, [pc, #164]	@ (800053c <MX_TIM2_Init+0xdc>)
 8000496:	2247      	movs	r2, #71	@ 0x47
 8000498:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800049a:	4b28      	ldr	r3, [pc, #160]	@ (800053c <MX_TIM2_Init+0xdc>)
 800049c:	2200      	movs	r2, #0
 800049e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80004a0:	4b26      	ldr	r3, [pc, #152]	@ (800053c <MX_TIM2_Init+0xdc>)
 80004a2:	f04f 32ff 	mov.w	r2, #4294967295
 80004a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004a8:	4b24      	ldr	r3, [pc, #144]	@ (800053c <MX_TIM2_Init+0xdc>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004ae:	4b23      	ldr	r3, [pc, #140]	@ (800053c <MX_TIM2_Init+0xdc>)
 80004b0:	2280      	movs	r2, #128	@ 0x80
 80004b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80004b4:	4821      	ldr	r0, [pc, #132]	@ (800053c <MX_TIM2_Init+0xdc>)
 80004b6:	f001 fd87 	bl	8001fc8 <HAL_TIM_Base_Init>
 80004ba:	4603      	mov	r3, r0
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d001      	beq.n	80004c4 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 80004c0:	f7ff ff58 	bl	8000374 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004c8:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80004ca:	f107 0320 	add.w	r3, r7, #32
 80004ce:	4619      	mov	r1, r3
 80004d0:	481a      	ldr	r0, [pc, #104]	@ (800053c <MX_TIM2_Init+0xdc>)
 80004d2:	f002 f8af 	bl	8002634 <HAL_TIM_ConfigClockSource>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d001      	beq.n	80004e0 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80004dc:	f7ff ff4a 	bl	8000374 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80004e0:	4816      	ldr	r0, [pc, #88]	@ (800053c <MX_TIM2_Init+0xdc>)
 80004e2:	f001 fdc8 	bl	8002076 <HAL_TIM_IC_Init>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d001      	beq.n	80004f0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80004ec:	f7ff ff42 	bl	8000374 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80004f0:	2300      	movs	r3, #0
 80004f2:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80004f4:	2300      	movs	r3, #0
 80004f6:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80004f8:	f107 0314 	add.w	r3, r7, #20
 80004fc:	4619      	mov	r1, r3
 80004fe:	480f      	ldr	r0, [pc, #60]	@ (800053c <MX_TIM2_Init+0xdc>)
 8000500:	f002 fbda 	bl	8002cb8 <HAL_TIMEx_MasterConfigSynchronization>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d001      	beq.n	800050e <MX_TIM2_Init+0xae>
  {
    Error_Handler();
 800050a:	f7ff ff33 	bl	8000374 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800050e:	2300      	movs	r3, #0
 8000510:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000512:	2301      	movs	r3, #1
 8000514:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000516:	2300      	movs	r3, #0
 8000518:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 800051a:	2300      	movs	r3, #0
 800051c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800051e:	1d3b      	adds	r3, r7, #4
 8000520:	2200      	movs	r2, #0
 8000522:	4619      	mov	r1, r3
 8000524:	4805      	ldr	r0, [pc, #20]	@ (800053c <MX_TIM2_Init+0xdc>)
 8000526:	f001 ffe9 	bl	80024fc <HAL_TIM_IC_ConfigChannel>
 800052a:	4603      	mov	r3, r0
 800052c:	2b00      	cmp	r3, #0
 800052e:	d001      	beq.n	8000534 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 8000530:	f7ff ff20 	bl	8000374 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000534:	bf00      	nop
 8000536:	3730      	adds	r7, #48	@ 0x30
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000028 	.word	0x20000028

08000540 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b08a      	sub	sp, #40	@ 0x28
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000548:	f107 0314 	add.w	r3, r7, #20
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
 8000550:	605a      	str	r2, [r3, #4]
 8000552:	609a      	str	r2, [r3, #8]
 8000554:	60da      	str	r2, [r3, #12]
 8000556:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000560:	d130      	bne.n	80005c4 <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000562:	4b1a      	ldr	r3, [pc, #104]	@ (80005cc <HAL_TIM_Base_MspInit+0x8c>)
 8000564:	69db      	ldr	r3, [r3, #28]
 8000566:	4a19      	ldr	r2, [pc, #100]	@ (80005cc <HAL_TIM_Base_MspInit+0x8c>)
 8000568:	f043 0301 	orr.w	r3, r3, #1
 800056c:	61d3      	str	r3, [r2, #28]
 800056e:	4b17      	ldr	r3, [pc, #92]	@ (80005cc <HAL_TIM_Base_MspInit+0x8c>)
 8000570:	69db      	ldr	r3, [r3, #28]
 8000572:	f003 0301 	and.w	r3, r3, #1
 8000576:	613b      	str	r3, [r7, #16]
 8000578:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800057a:	4b14      	ldr	r3, [pc, #80]	@ (80005cc <HAL_TIM_Base_MspInit+0x8c>)
 800057c:	695b      	ldr	r3, [r3, #20]
 800057e:	4a13      	ldr	r2, [pc, #76]	@ (80005cc <HAL_TIM_Base_MspInit+0x8c>)
 8000580:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000584:	6153      	str	r3, [r2, #20]
 8000586:	4b11      	ldr	r3, [pc, #68]	@ (80005cc <HAL_TIM_Base_MspInit+0x8c>)
 8000588:	695b      	ldr	r3, [r3, #20]
 800058a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800058e:	60fb      	str	r3, [r7, #12]
 8000590:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000592:	2320      	movs	r3, #32
 8000594:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000596:	2302      	movs	r3, #2
 8000598:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059a:	2300      	movs	r3, #0
 800059c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800059e:	2300      	movs	r3, #0
 80005a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80005a2:	2301      	movs	r3, #1
 80005a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a6:	f107 0314 	add.w	r3, r7, #20
 80005aa:	4619      	mov	r1, r3
 80005ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005b0:	f000 f9b0 	bl	8000914 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80005b4:	2200      	movs	r2, #0
 80005b6:	2100      	movs	r1, #0
 80005b8:	201c      	movs	r0, #28
 80005ba:	f000 f974 	bl	80008a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80005be:	201c      	movs	r0, #28
 80005c0:	f000 f98d 	bl	80008de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80005c4:	bf00      	nop
 80005c6:	3728      	adds	r7, #40	@ 0x28
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	40021000 	.word	0x40021000

080005d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000608 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80005d4:	f7ff ff32 	bl	800043c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005d8:	480c      	ldr	r0, [pc, #48]	@ (800060c <LoopForever+0x6>)
  ldr r1, =_edata
 80005da:	490d      	ldr	r1, [pc, #52]	@ (8000610 <LoopForever+0xa>)
  ldr r2, =_sidata
 80005dc:	4a0d      	ldr	r2, [pc, #52]	@ (8000614 <LoopForever+0xe>)
  movs r3, #0
 80005de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005e0:	e002      	b.n	80005e8 <LoopCopyDataInit>

080005e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005e6:	3304      	adds	r3, #4

080005e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005ec:	d3f9      	bcc.n	80005e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000618 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005f0:	4c0a      	ldr	r4, [pc, #40]	@ (800061c <LoopForever+0x16>)
  movs r3, #0
 80005f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005f4:	e001      	b.n	80005fa <LoopFillZerobss>

080005f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005f8:	3204      	adds	r2, #4

080005fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005fc:	d3fb      	bcc.n	80005f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005fe:	f002 fbe7 	bl	8002dd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000602:	f7ff fe61 	bl	80002c8 <main>

08000606 <LoopForever>:

LoopForever:
    b LoopForever
 8000606:	e7fe      	b.n	8000606 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000608:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 800060c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000610:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000614:	08002e68 	.word	0x08002e68
  ldr r2, =_sbss
 8000618:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800061c:	20000078 	.word	0x20000078

08000620 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000620:	e7fe      	b.n	8000620 <ADC1_IRQHandler>
	...

08000624 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000628:	4b08      	ldr	r3, [pc, #32]	@ (800064c <HAL_Init+0x28>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	4a07      	ldr	r2, [pc, #28]	@ (800064c <HAL_Init+0x28>)
 800062e:	f043 0310 	orr.w	r3, r3, #16
 8000632:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000634:	2003      	movs	r0, #3
 8000636:	f000 f92b 	bl	8000890 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800063a:	2000      	movs	r0, #0
 800063c:	f000 f808 	bl	8000650 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000640:	f7ff fe9e 	bl	8000380 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000644:	2300      	movs	r3, #0
}
 8000646:	4618      	mov	r0, r3
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	40022000 	.word	0x40022000

08000650 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000658:	4b12      	ldr	r3, [pc, #72]	@ (80006a4 <HAL_InitTick+0x54>)
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	4b12      	ldr	r3, [pc, #72]	@ (80006a8 <HAL_InitTick+0x58>)
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	4619      	mov	r1, r3
 8000662:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000666:	fbb3 f3f1 	udiv	r3, r3, r1
 800066a:	fbb2 f3f3 	udiv	r3, r2, r3
 800066e:	4618      	mov	r0, r3
 8000670:	f000 f943 	bl	80008fa <HAL_SYSTICK_Config>
 8000674:	4603      	mov	r3, r0
 8000676:	2b00      	cmp	r3, #0
 8000678:	d001      	beq.n	800067e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800067a:	2301      	movs	r3, #1
 800067c:	e00e      	b.n	800069c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	2b0f      	cmp	r3, #15
 8000682:	d80a      	bhi.n	800069a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000684:	2200      	movs	r2, #0
 8000686:	6879      	ldr	r1, [r7, #4]
 8000688:	f04f 30ff 	mov.w	r0, #4294967295
 800068c:	f000 f90b 	bl	80008a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000690:	4a06      	ldr	r2, [pc, #24]	@ (80006ac <HAL_InitTick+0x5c>)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000696:	2300      	movs	r3, #0
 8000698:	e000      	b.n	800069c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800069a:	2301      	movs	r3, #1
}
 800069c:	4618      	mov	r0, r3
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000000 	.word	0x20000000
 80006a8:	20000008 	.word	0x20000008
 80006ac:	20000004 	.word	0x20000004

080006b0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006b0:	b480      	push	{r7}
 80006b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006b4:	4b06      	ldr	r3, [pc, #24]	@ (80006d0 <HAL_IncTick+0x20>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	461a      	mov	r2, r3
 80006ba:	4b06      	ldr	r3, [pc, #24]	@ (80006d4 <HAL_IncTick+0x24>)
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	4413      	add	r3, r2
 80006c0:	4a04      	ldr	r2, [pc, #16]	@ (80006d4 <HAL_IncTick+0x24>)
 80006c2:	6013      	str	r3, [r2, #0]
}
 80006c4:	bf00      	nop
 80006c6:	46bd      	mov	sp, r7
 80006c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006cc:	4770      	bx	lr
 80006ce:	bf00      	nop
 80006d0:	20000008 	.word	0x20000008
 80006d4:	20000074 	.word	0x20000074

080006d8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  return uwTick;  
 80006dc:	4b03      	ldr	r3, [pc, #12]	@ (80006ec <HAL_GetTick+0x14>)
 80006de:	681b      	ldr	r3, [r3, #0]
}
 80006e0:	4618      	mov	r0, r3
 80006e2:	46bd      	mov	sp, r7
 80006e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	20000074 	.word	0x20000074

080006f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b085      	sub	sp, #20
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f003 0307 	and.w	r3, r3, #7
 80006fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000700:	4b0c      	ldr	r3, [pc, #48]	@ (8000734 <__NVIC_SetPriorityGrouping+0x44>)
 8000702:	68db      	ldr	r3, [r3, #12]
 8000704:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000706:	68ba      	ldr	r2, [r7, #8]
 8000708:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800070c:	4013      	ands	r3, r2
 800070e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000718:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800071c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000720:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000722:	4a04      	ldr	r2, [pc, #16]	@ (8000734 <__NVIC_SetPriorityGrouping+0x44>)
 8000724:	68bb      	ldr	r3, [r7, #8]
 8000726:	60d3      	str	r3, [r2, #12]
}
 8000728:	bf00      	nop
 800072a:	3714      	adds	r7, #20
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr
 8000734:	e000ed00 	.word	0xe000ed00

08000738 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800073c:	4b04      	ldr	r3, [pc, #16]	@ (8000750 <__NVIC_GetPriorityGrouping+0x18>)
 800073e:	68db      	ldr	r3, [r3, #12]
 8000740:	0a1b      	lsrs	r3, r3, #8
 8000742:	f003 0307 	and.w	r3, r3, #7
}
 8000746:	4618      	mov	r0, r3
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr
 8000750:	e000ed00 	.word	0xe000ed00

08000754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000754:	b480      	push	{r7}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800075e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000762:	2b00      	cmp	r3, #0
 8000764:	db0b      	blt.n	800077e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000766:	79fb      	ldrb	r3, [r7, #7]
 8000768:	f003 021f 	and.w	r2, r3, #31
 800076c:	4907      	ldr	r1, [pc, #28]	@ (800078c <__NVIC_EnableIRQ+0x38>)
 800076e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000772:	095b      	lsrs	r3, r3, #5
 8000774:	2001      	movs	r0, #1
 8000776:	fa00 f202 	lsl.w	r2, r0, r2
 800077a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800077e:	bf00      	nop
 8000780:	370c      	adds	r7, #12
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	e000e100 	.word	0xe000e100

08000790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	4603      	mov	r3, r0
 8000798:	6039      	str	r1, [r7, #0]
 800079a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800079c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	db0a      	blt.n	80007ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	b2da      	uxtb	r2, r3
 80007a8:	490c      	ldr	r1, [pc, #48]	@ (80007dc <__NVIC_SetPriority+0x4c>)
 80007aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007ae:	0112      	lsls	r2, r2, #4
 80007b0:	b2d2      	uxtb	r2, r2
 80007b2:	440b      	add	r3, r1
 80007b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007b8:	e00a      	b.n	80007d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	b2da      	uxtb	r2, r3
 80007be:	4908      	ldr	r1, [pc, #32]	@ (80007e0 <__NVIC_SetPriority+0x50>)
 80007c0:	79fb      	ldrb	r3, [r7, #7]
 80007c2:	f003 030f 	and.w	r3, r3, #15
 80007c6:	3b04      	subs	r3, #4
 80007c8:	0112      	lsls	r2, r2, #4
 80007ca:	b2d2      	uxtb	r2, r2
 80007cc:	440b      	add	r3, r1
 80007ce:	761a      	strb	r2, [r3, #24]
}
 80007d0:	bf00      	nop
 80007d2:	370c      	adds	r7, #12
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	e000e100 	.word	0xe000e100
 80007e0:	e000ed00 	.word	0xe000ed00

080007e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b089      	sub	sp, #36	@ 0x24
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	60f8      	str	r0, [r7, #12]
 80007ec:	60b9      	str	r1, [r7, #8]
 80007ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007f0:	68fb      	ldr	r3, [r7, #12]
 80007f2:	f003 0307 	and.w	r3, r3, #7
 80007f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007f8:	69fb      	ldr	r3, [r7, #28]
 80007fa:	f1c3 0307 	rsb	r3, r3, #7
 80007fe:	2b04      	cmp	r3, #4
 8000800:	bf28      	it	cs
 8000802:	2304      	movcs	r3, #4
 8000804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000806:	69fb      	ldr	r3, [r7, #28]
 8000808:	3304      	adds	r3, #4
 800080a:	2b06      	cmp	r3, #6
 800080c:	d902      	bls.n	8000814 <NVIC_EncodePriority+0x30>
 800080e:	69fb      	ldr	r3, [r7, #28]
 8000810:	3b03      	subs	r3, #3
 8000812:	e000      	b.n	8000816 <NVIC_EncodePriority+0x32>
 8000814:	2300      	movs	r3, #0
 8000816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000818:	f04f 32ff 	mov.w	r2, #4294967295
 800081c:	69bb      	ldr	r3, [r7, #24]
 800081e:	fa02 f303 	lsl.w	r3, r2, r3
 8000822:	43da      	mvns	r2, r3
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	401a      	ands	r2, r3
 8000828:	697b      	ldr	r3, [r7, #20]
 800082a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800082c:	f04f 31ff 	mov.w	r1, #4294967295
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	fa01 f303 	lsl.w	r3, r1, r3
 8000836:	43d9      	mvns	r1, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800083c:	4313      	orrs	r3, r2
         );
}
 800083e:	4618      	mov	r0, r3
 8000840:	3724      	adds	r7, #36	@ 0x24
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
	...

0800084c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	3b01      	subs	r3, #1
 8000858:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800085c:	d301      	bcc.n	8000862 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800085e:	2301      	movs	r3, #1
 8000860:	e00f      	b.n	8000882 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000862:	4a0a      	ldr	r2, [pc, #40]	@ (800088c <SysTick_Config+0x40>)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	3b01      	subs	r3, #1
 8000868:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800086a:	210f      	movs	r1, #15
 800086c:	f04f 30ff 	mov.w	r0, #4294967295
 8000870:	f7ff ff8e 	bl	8000790 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000874:	4b05      	ldr	r3, [pc, #20]	@ (800088c <SysTick_Config+0x40>)
 8000876:	2200      	movs	r2, #0
 8000878:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800087a:	4b04      	ldr	r3, [pc, #16]	@ (800088c <SysTick_Config+0x40>)
 800087c:	2207      	movs	r2, #7
 800087e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000880:	2300      	movs	r3, #0
}
 8000882:	4618      	mov	r0, r3
 8000884:	3708      	adds	r7, #8
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	e000e010 	.word	0xe000e010

08000890 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000898:	6878      	ldr	r0, [r7, #4]
 800089a:	f7ff ff29 	bl	80006f0 <__NVIC_SetPriorityGrouping>
}
 800089e:	bf00      	nop
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}

080008a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008a6:	b580      	push	{r7, lr}
 80008a8:	b086      	sub	sp, #24
 80008aa:	af00      	add	r7, sp, #0
 80008ac:	4603      	mov	r3, r0
 80008ae:	60b9      	str	r1, [r7, #8]
 80008b0:	607a      	str	r2, [r7, #4]
 80008b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008b4:	2300      	movs	r3, #0
 80008b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008b8:	f7ff ff3e 	bl	8000738 <__NVIC_GetPriorityGrouping>
 80008bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008be:	687a      	ldr	r2, [r7, #4]
 80008c0:	68b9      	ldr	r1, [r7, #8]
 80008c2:	6978      	ldr	r0, [r7, #20]
 80008c4:	f7ff ff8e 	bl	80007e4 <NVIC_EncodePriority>
 80008c8:	4602      	mov	r2, r0
 80008ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008ce:	4611      	mov	r1, r2
 80008d0:	4618      	mov	r0, r3
 80008d2:	f7ff ff5d 	bl	8000790 <__NVIC_SetPriority>
}
 80008d6:	bf00      	nop
 80008d8:	3718      	adds	r7, #24
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b082      	sub	sp, #8
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	4603      	mov	r3, r0
 80008e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ec:	4618      	mov	r0, r3
 80008ee:	f7ff ff31 	bl	8000754 <__NVIC_EnableIRQ>
}
 80008f2:	bf00      	nop
 80008f4:	3708      	adds	r7, #8
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}

080008fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008fa:	b580      	push	{r7, lr}
 80008fc:	b082      	sub	sp, #8
 80008fe:	af00      	add	r7, sp, #0
 8000900:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000902:	6878      	ldr	r0, [r7, #4]
 8000904:	f7ff ffa2 	bl	800084c <SysTick_Config>
 8000908:	4603      	mov	r3, r0
}
 800090a:	4618      	mov	r0, r3
 800090c:	3708      	adds	r7, #8
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000914:	b480      	push	{r7}
 8000916:	b087      	sub	sp, #28
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
 800091c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800091e:	2300      	movs	r3, #0
 8000920:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000922:	e14e      	b.n	8000bc2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000924:	683b      	ldr	r3, [r7, #0]
 8000926:	681a      	ldr	r2, [r3, #0]
 8000928:	2101      	movs	r1, #1
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	fa01 f303 	lsl.w	r3, r1, r3
 8000930:	4013      	ands	r3, r2
 8000932:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	2b00      	cmp	r3, #0
 8000938:	f000 8140 	beq.w	8000bbc <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800093c:	683b      	ldr	r3, [r7, #0]
 800093e:	685b      	ldr	r3, [r3, #4]
 8000940:	f003 0303 	and.w	r3, r3, #3
 8000944:	2b01      	cmp	r3, #1
 8000946:	d005      	beq.n	8000954 <HAL_GPIO_Init+0x40>
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	685b      	ldr	r3, [r3, #4]
 800094c:	f003 0303 	and.w	r3, r3, #3
 8000950:	2b02      	cmp	r3, #2
 8000952:	d130      	bne.n	80009b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	689b      	ldr	r3, [r3, #8]
 8000958:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	2203      	movs	r2, #3
 8000960:	fa02 f303 	lsl.w	r3, r2, r3
 8000964:	43db      	mvns	r3, r3
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	4013      	ands	r3, r2
 800096a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	68da      	ldr	r2, [r3, #12]
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	005b      	lsls	r3, r3, #1
 8000974:	fa02 f303 	lsl.w	r3, r2, r3
 8000978:	693a      	ldr	r2, [r7, #16]
 800097a:	4313      	orrs	r3, r2
 800097c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	693a      	ldr	r2, [r7, #16]
 8000982:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	685b      	ldr	r3, [r3, #4]
 8000988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800098a:	2201      	movs	r2, #1
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	fa02 f303 	lsl.w	r3, r2, r3
 8000992:	43db      	mvns	r3, r3
 8000994:	693a      	ldr	r2, [r7, #16]
 8000996:	4013      	ands	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	685b      	ldr	r3, [r3, #4]
 800099e:	091b      	lsrs	r3, r3, #4
 80009a0:	f003 0201 	and.w	r2, r3, #1
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	fa02 f303 	lsl.w	r3, r2, r3
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	4313      	orrs	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	f003 0303 	and.w	r3, r3, #3
 80009be:	2b03      	cmp	r3, #3
 80009c0:	d017      	beq.n	80009f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	68db      	ldr	r3, [r3, #12]
 80009c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	005b      	lsls	r3, r3, #1
 80009cc:	2203      	movs	r2, #3
 80009ce:	fa02 f303 	lsl.w	r3, r2, r3
 80009d2:	43db      	mvns	r3, r3
 80009d4:	693a      	ldr	r2, [r7, #16]
 80009d6:	4013      	ands	r3, r2
 80009d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	689a      	ldr	r2, [r3, #8]
 80009de:	697b      	ldr	r3, [r7, #20]
 80009e0:	005b      	lsls	r3, r3, #1
 80009e2:	fa02 f303 	lsl.w	r3, r2, r3
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	4313      	orrs	r3, r2
 80009ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f003 0303 	and.w	r3, r3, #3
 80009fa:	2b02      	cmp	r3, #2
 80009fc:	d123      	bne.n	8000a46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	08da      	lsrs	r2, r3, #3
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	3208      	adds	r2, #8
 8000a06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a0c:	697b      	ldr	r3, [r7, #20]
 8000a0e:	f003 0307 	and.w	r3, r3, #7
 8000a12:	009b      	lsls	r3, r3, #2
 8000a14:	220f      	movs	r2, #15
 8000a16:	fa02 f303 	lsl.w	r3, r2, r3
 8000a1a:	43db      	mvns	r3, r3
 8000a1c:	693a      	ldr	r2, [r7, #16]
 8000a1e:	4013      	ands	r3, r2
 8000a20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	691a      	ldr	r2, [r3, #16]
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	f003 0307 	and.w	r3, r3, #7
 8000a2c:	009b      	lsls	r3, r3, #2
 8000a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a32:	693a      	ldr	r2, [r7, #16]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	08da      	lsrs	r2, r3, #3
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	3208      	adds	r2, #8
 8000a40:	6939      	ldr	r1, [r7, #16]
 8000a42:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000a4c:	697b      	ldr	r3, [r7, #20]
 8000a4e:	005b      	lsls	r3, r3, #1
 8000a50:	2203      	movs	r2, #3
 8000a52:	fa02 f303 	lsl.w	r3, r2, r3
 8000a56:	43db      	mvns	r3, r3
 8000a58:	693a      	ldr	r2, [r7, #16]
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	f003 0203 	and.w	r2, r3, #3
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6e:	693a      	ldr	r2, [r7, #16]
 8000a70:	4313      	orrs	r3, r2
 8000a72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	693a      	ldr	r2, [r7, #16]
 8000a78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	685b      	ldr	r3, [r3, #4]
 8000a7e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	f000 809a 	beq.w	8000bbc <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a88:	4b55      	ldr	r3, [pc, #340]	@ (8000be0 <HAL_GPIO_Init+0x2cc>)
 8000a8a:	699b      	ldr	r3, [r3, #24]
 8000a8c:	4a54      	ldr	r2, [pc, #336]	@ (8000be0 <HAL_GPIO_Init+0x2cc>)
 8000a8e:	f043 0301 	orr.w	r3, r3, #1
 8000a92:	6193      	str	r3, [r2, #24]
 8000a94:	4b52      	ldr	r3, [pc, #328]	@ (8000be0 <HAL_GPIO_Init+0x2cc>)
 8000a96:	699b      	ldr	r3, [r3, #24]
 8000a98:	f003 0301 	and.w	r3, r3, #1
 8000a9c:	60bb      	str	r3, [r7, #8]
 8000a9e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000aa0:	4a50      	ldr	r2, [pc, #320]	@ (8000be4 <HAL_GPIO_Init+0x2d0>)
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	089b      	lsrs	r3, r3, #2
 8000aa6:	3302      	adds	r3, #2
 8000aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	f003 0303 	and.w	r3, r3, #3
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	220f      	movs	r2, #15
 8000ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8000abc:	43db      	mvns	r3, r3
 8000abe:	693a      	ldr	r2, [r7, #16]
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000aca:	d013      	beq.n	8000af4 <HAL_GPIO_Init+0x1e0>
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a46      	ldr	r2, [pc, #280]	@ (8000be8 <HAL_GPIO_Init+0x2d4>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d00d      	beq.n	8000af0 <HAL_GPIO_Init+0x1dc>
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a45      	ldr	r2, [pc, #276]	@ (8000bec <HAL_GPIO_Init+0x2d8>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d007      	beq.n	8000aec <HAL_GPIO_Init+0x1d8>
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	4a44      	ldr	r2, [pc, #272]	@ (8000bf0 <HAL_GPIO_Init+0x2dc>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d101      	bne.n	8000ae8 <HAL_GPIO_Init+0x1d4>
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	e006      	b.n	8000af6 <HAL_GPIO_Init+0x1e2>
 8000ae8:	2305      	movs	r3, #5
 8000aea:	e004      	b.n	8000af6 <HAL_GPIO_Init+0x1e2>
 8000aec:	2302      	movs	r3, #2
 8000aee:	e002      	b.n	8000af6 <HAL_GPIO_Init+0x1e2>
 8000af0:	2301      	movs	r3, #1
 8000af2:	e000      	b.n	8000af6 <HAL_GPIO_Init+0x1e2>
 8000af4:	2300      	movs	r3, #0
 8000af6:	697a      	ldr	r2, [r7, #20]
 8000af8:	f002 0203 	and.w	r2, r2, #3
 8000afc:	0092      	lsls	r2, r2, #2
 8000afe:	4093      	lsls	r3, r2
 8000b00:	693a      	ldr	r2, [r7, #16]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b06:	4937      	ldr	r1, [pc, #220]	@ (8000be4 <HAL_GPIO_Init+0x2d0>)
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	089b      	lsrs	r3, r3, #2
 8000b0c:	3302      	adds	r3, #2
 8000b0e:	693a      	ldr	r2, [r7, #16]
 8000b10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b14:	4b37      	ldr	r3, [pc, #220]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b16:	689b      	ldr	r3, [r3, #8]
 8000b18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	43db      	mvns	r3, r3
 8000b1e:	693a      	ldr	r2, [r7, #16]
 8000b20:	4013      	ands	r3, r2
 8000b22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	685b      	ldr	r3, [r3, #4]
 8000b28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d003      	beq.n	8000b38 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000b30:	693a      	ldr	r2, [r7, #16]
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	4313      	orrs	r3, r2
 8000b36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000b38:	4a2e      	ldr	r2, [pc, #184]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b3e:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b40:	68db      	ldr	r3, [r3, #12]
 8000b42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	43db      	mvns	r3, r3
 8000b48:	693a      	ldr	r2, [r7, #16]
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d003      	beq.n	8000b62 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000b5a:	693a      	ldr	r2, [r7, #16]
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	4313      	orrs	r3, r2
 8000b60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000b62:	4a24      	ldr	r2, [pc, #144]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b64:	693b      	ldr	r3, [r7, #16]
 8000b66:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000b68:	4b22      	ldr	r3, [pc, #136]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	43db      	mvns	r3, r3
 8000b72:	693a      	ldr	r2, [r7, #16]
 8000b74:	4013      	ands	r3, r2
 8000b76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d003      	beq.n	8000b8c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000b84:	693a      	ldr	r2, [r7, #16]
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	4313      	orrs	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000b8c:	4a19      	ldr	r2, [pc, #100]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b92:	4b18      	ldr	r3, [pc, #96]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	43db      	mvns	r3, r3
 8000b9c:	693a      	ldr	r2, [r7, #16]
 8000b9e:	4013      	ands	r3, r2
 8000ba0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d003      	beq.n	8000bb6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000bae:	693a      	ldr	r2, [r7, #16]
 8000bb0:	68fb      	ldr	r3, [r7, #12]
 8000bb2:	4313      	orrs	r3, r2
 8000bb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8000bf4 <HAL_GPIO_Init+0x2e0>)
 8000bb8:	693b      	ldr	r3, [r7, #16]
 8000bba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	f47f aea9 	bne.w	8000924 <HAL_GPIO_Init+0x10>
  }
}
 8000bd2:	bf00      	nop
 8000bd4:	bf00      	nop
 8000bd6:	371c      	adds	r7, #28
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	40021000 	.word	0x40021000
 8000be4:	40010000 	.word	0x40010000
 8000be8:	48000400 	.word	0x48000400
 8000bec:	48000800 	.word	0x48000800
 8000bf0:	48000c00 	.word	0x48000c00
 8000bf4:	40010400 	.word	0x40010400

08000bf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	460b      	mov	r3, r1
 8000c02:	807b      	strh	r3, [r7, #2]
 8000c04:	4613      	mov	r3, r2
 8000c06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000c08:	787b      	ldrb	r3, [r7, #1]
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d003      	beq.n	8000c16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c0e:	887a      	ldrh	r2, [r7, #2]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c14:	e002      	b.n	8000c1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c16:	887a      	ldrh	r2, [r7, #2]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr

08000c28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c34:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c38:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c3e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d102      	bne.n	8000c4e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	f000 bff4 	b.w	8001c36 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c52:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f003 0301 	and.w	r3, r3, #1
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	f000 816d 	beq.w	8000f3e <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c64:	4bb4      	ldr	r3, [pc, #720]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000c66:	685b      	ldr	r3, [r3, #4]
 8000c68:	f003 030c 	and.w	r3, r3, #12
 8000c6c:	2b04      	cmp	r3, #4
 8000c6e:	d00c      	beq.n	8000c8a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c70:	4bb1      	ldr	r3, [pc, #708]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f003 030c 	and.w	r3, r3, #12
 8000c78:	2b08      	cmp	r3, #8
 8000c7a:	d157      	bne.n	8000d2c <HAL_RCC_OscConfig+0x104>
 8000c7c:	4bae      	ldr	r3, [pc, #696]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000c7e:	685b      	ldr	r3, [r3, #4]
 8000c80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c88:	d150      	bne.n	8000d2c <HAL_RCC_OscConfig+0x104>
 8000c8a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000c8e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c92:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000c96:	fa93 f3a3 	rbit	r3, r3
 8000c9a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000c9e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ca2:	fab3 f383 	clz	r3, r3
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000caa:	d802      	bhi.n	8000cb2 <HAL_RCC_OscConfig+0x8a>
 8000cac:	4ba2      	ldr	r3, [pc, #648]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	e015      	b.n	8000cde <HAL_RCC_OscConfig+0xb6>
 8000cb2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000cb6:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cba:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000cbe:	fa93 f3a3 	rbit	r3, r3
 8000cc2:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000cc6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000cca:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000cce:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000cd2:	fa93 f3a3 	rbit	r3, r3
 8000cd6:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000cda:	4b97      	ldr	r3, [pc, #604]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cde:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000ce2:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000ce6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000cea:	fa92 f2a2 	rbit	r2, r2
 8000cee:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000cf2:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000cf6:	fab2 f282 	clz	r2, r2
 8000cfa:	b2d2      	uxtb	r2, r2
 8000cfc:	f042 0220 	orr.w	r2, r2, #32
 8000d00:	b2d2      	uxtb	r2, r2
 8000d02:	f002 021f 	and.w	r2, r2, #31
 8000d06:	2101      	movs	r1, #1
 8000d08:	fa01 f202 	lsl.w	r2, r1, r2
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	f000 8114 	beq.w	8000f3c <HAL_RCC_OscConfig+0x314>
 8000d14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d18:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	f040 810b 	bne.w	8000f3c <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8000d26:	2301      	movs	r3, #1
 8000d28:	f000 bf85 	b.w	8001c36 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d30:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d3c:	d106      	bne.n	8000d4c <HAL_RCC_OscConfig+0x124>
 8000d3e:	4b7e      	ldr	r3, [pc, #504]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a7d      	ldr	r2, [pc, #500]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000d44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d48:	6013      	str	r3, [r2, #0]
 8000d4a:	e036      	b.n	8000dba <HAL_RCC_OscConfig+0x192>
 8000d4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d50:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d10c      	bne.n	8000d76 <HAL_RCC_OscConfig+0x14e>
 8000d5c:	4b76      	ldr	r3, [pc, #472]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	4a75      	ldr	r2, [pc, #468]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000d62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d66:	6013      	str	r3, [r2, #0]
 8000d68:	4b73      	ldr	r3, [pc, #460]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a72      	ldr	r2, [pc, #456]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000d6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d72:	6013      	str	r3, [r2, #0]
 8000d74:	e021      	b.n	8000dba <HAL_RCC_OscConfig+0x192>
 8000d76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d7a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d86:	d10c      	bne.n	8000da2 <HAL_RCC_OscConfig+0x17a>
 8000d88:	4b6b      	ldr	r3, [pc, #428]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a6a      	ldr	r2, [pc, #424]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000d8e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d92:	6013      	str	r3, [r2, #0]
 8000d94:	4b68      	ldr	r3, [pc, #416]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a67      	ldr	r2, [pc, #412]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000d9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d9e:	6013      	str	r3, [r2, #0]
 8000da0:	e00b      	b.n	8000dba <HAL_RCC_OscConfig+0x192>
 8000da2:	4b65      	ldr	r3, [pc, #404]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a64      	ldr	r2, [pc, #400]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000da8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000dac:	6013      	str	r3, [r2, #0]
 8000dae:	4b62      	ldr	r3, [pc, #392]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a61      	ldr	r2, [pc, #388]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000db4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000db8:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000dba:	4b5f      	ldr	r3, [pc, #380]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000dbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dbe:	f023 020f 	bic.w	r2, r3, #15
 8000dc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000dc6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	689b      	ldr	r3, [r3, #8]
 8000dce:	495a      	ldr	r1, [pc, #360]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dd4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000dd8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	d054      	beq.n	8000e8e <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de4:	f7ff fc78 	bl	80006d8 <HAL_GetTick>
 8000de8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dec:	e00a      	b.n	8000e04 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dee:	f7ff fc73 	bl	80006d8 <HAL_GetTick>
 8000df2:	4602      	mov	r2, r0
 8000df4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	2b64      	cmp	r3, #100	@ 0x64
 8000dfc:	d902      	bls.n	8000e04 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	f000 bf19 	b.w	8001c36 <HAL_RCC_OscConfig+0x100e>
 8000e04:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e08:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e0c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000e10:	fa93 f3a3 	rbit	r3, r3
 8000e14:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8000e18:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e1c:	fab3 f383 	clz	r3, r3
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e24:	d802      	bhi.n	8000e2c <HAL_RCC_OscConfig+0x204>
 8000e26:	4b44      	ldr	r3, [pc, #272]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	e015      	b.n	8000e58 <HAL_RCC_OscConfig+0x230>
 8000e2c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e30:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e34:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8000e38:	fa93 f3a3 	rbit	r3, r3
 8000e3c:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000e40:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e44:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000e48:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000e4c:	fa93 f3a3 	rbit	r3, r3
 8000e50:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000e54:	4b38      	ldr	r3, [pc, #224]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000e56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e58:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e5c:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8000e60:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000e64:	fa92 f2a2 	rbit	r2, r2
 8000e68:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8000e6c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8000e70:	fab2 f282 	clz	r2, r2
 8000e74:	b2d2      	uxtb	r2, r2
 8000e76:	f042 0220 	orr.w	r2, r2, #32
 8000e7a:	b2d2      	uxtb	r2, r2
 8000e7c:	f002 021f 	and.w	r2, r2, #31
 8000e80:	2101      	movs	r1, #1
 8000e82:	fa01 f202 	lsl.w	r2, r1, r2
 8000e86:	4013      	ands	r3, r2
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d0b0      	beq.n	8000dee <HAL_RCC_OscConfig+0x1c6>
 8000e8c:	e057      	b.n	8000f3e <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e8e:	f7ff fc23 	bl	80006d8 <HAL_GetTick>
 8000e92:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e96:	e00a      	b.n	8000eae <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e98:	f7ff fc1e 	bl	80006d8 <HAL_GetTick>
 8000e9c:	4602      	mov	r2, r0
 8000e9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000ea2:	1ad3      	subs	r3, r2, r3
 8000ea4:	2b64      	cmp	r3, #100	@ 0x64
 8000ea6:	d902      	bls.n	8000eae <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8000ea8:	2303      	movs	r3, #3
 8000eaa:	f000 bec4 	b.w	8001c36 <HAL_RCC_OscConfig+0x100e>
 8000eae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000eb2:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eb6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000eba:	fa93 f3a3 	rbit	r3, r3
 8000ebe:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8000ec2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ec6:	fab3 f383 	clz	r3, r3
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ece:	d802      	bhi.n	8000ed6 <HAL_RCC_OscConfig+0x2ae>
 8000ed0:	4b19      	ldr	r3, [pc, #100]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	e015      	b.n	8000f02 <HAL_RCC_OscConfig+0x2da>
 8000ed6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000eda:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ede:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000ee2:	fa93 f3a3 	rbit	r3, r3
 8000ee6:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000eea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000eee:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000ef2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000ef6:	fa93 f3a3 	rbit	r3, r3
 8000efa:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000efe:	4b0e      	ldr	r3, [pc, #56]	@ (8000f38 <HAL_RCC_OscConfig+0x310>)
 8000f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f02:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f06:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8000f0a:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000f0e:	fa92 f2a2 	rbit	r2, r2
 8000f12:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8000f16:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8000f1a:	fab2 f282 	clz	r2, r2
 8000f1e:	b2d2      	uxtb	r2, r2
 8000f20:	f042 0220 	orr.w	r2, r2, #32
 8000f24:	b2d2      	uxtb	r2, r2
 8000f26:	f002 021f 	and.w	r2, r2, #31
 8000f2a:	2101      	movs	r1, #1
 8000f2c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f30:	4013      	ands	r3, r2
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d1b0      	bne.n	8000e98 <HAL_RCC_OscConfig+0x270>
 8000f36:	e002      	b.n	8000f3e <HAL_RCC_OscConfig+0x316>
 8000f38:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f42:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f003 0302 	and.w	r3, r3, #2
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	f000 816c 	beq.w	800122c <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f54:	4bcc      	ldr	r3, [pc, #816]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	f003 030c 	and.w	r3, r3, #12
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d00b      	beq.n	8000f78 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f60:	4bc9      	ldr	r3, [pc, #804]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f003 030c 	and.w	r3, r3, #12
 8000f68:	2b08      	cmp	r3, #8
 8000f6a:	d16d      	bne.n	8001048 <HAL_RCC_OscConfig+0x420>
 8000f6c:	4bc6      	ldr	r3, [pc, #792]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d167      	bne.n	8001048 <HAL_RCC_OscConfig+0x420>
 8000f78:	2302      	movs	r3, #2
 8000f7a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f7e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8000f82:	fa93 f3a3 	rbit	r3, r3
 8000f86:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8000f8a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f8e:	fab3 f383 	clz	r3, r3
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f96:	d802      	bhi.n	8000f9e <HAL_RCC_OscConfig+0x376>
 8000f98:	4bbb      	ldr	r3, [pc, #748]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	e013      	b.n	8000fc6 <HAL_RCC_OscConfig+0x39e>
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fa4:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8000fa8:	fa93 f3a3 	rbit	r3, r3
 8000fac:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8000fb6:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8000fba:	fa93 f3a3 	rbit	r3, r3
 8000fbe:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8000fc2:	4bb1      	ldr	r3, [pc, #708]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 8000fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fc6:	2202      	movs	r2, #2
 8000fc8:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8000fcc:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8000fd0:	fa92 f2a2 	rbit	r2, r2
 8000fd4:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8000fd8:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8000fdc:	fab2 f282 	clz	r2, r2
 8000fe0:	b2d2      	uxtb	r2, r2
 8000fe2:	f042 0220 	orr.w	r2, r2, #32
 8000fe6:	b2d2      	uxtb	r2, r2
 8000fe8:	f002 021f 	and.w	r2, r2, #31
 8000fec:	2101      	movs	r1, #1
 8000fee:	fa01 f202 	lsl.w	r2, r1, r2
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d00a      	beq.n	800100e <HAL_RCC_OscConfig+0x3e6>
 8000ff8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000ffc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	691b      	ldr	r3, [r3, #16]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d002      	beq.n	800100e <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8001008:	2301      	movs	r3, #1
 800100a:	f000 be14 	b.w	8001c36 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800100e:	4b9e      	ldr	r3, [pc, #632]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001016:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800101a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	695b      	ldr	r3, [r3, #20]
 8001022:	21f8      	movs	r1, #248	@ 0xf8
 8001024:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001028:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800102c:	fa91 f1a1 	rbit	r1, r1
 8001030:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001034:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001038:	fab1 f181 	clz	r1, r1
 800103c:	b2c9      	uxtb	r1, r1
 800103e:	408b      	lsls	r3, r1
 8001040:	4991      	ldr	r1, [pc, #580]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 8001042:	4313      	orrs	r3, r2
 8001044:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001046:	e0f1      	b.n	800122c <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001048:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800104c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	691b      	ldr	r3, [r3, #16]
 8001054:	2b00      	cmp	r3, #0
 8001056:	f000 8083 	beq.w	8001160 <HAL_RCC_OscConfig+0x538>
 800105a:	2301      	movs	r3, #1
 800105c:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001060:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001064:	fa93 f3a3 	rbit	r3, r3
 8001068:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800106c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001070:	fab3 f383 	clz	r3, r3
 8001074:	b2db      	uxtb	r3, r3
 8001076:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800107a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800107e:	009b      	lsls	r3, r3, #2
 8001080:	461a      	mov	r2, r3
 8001082:	2301      	movs	r3, #1
 8001084:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001086:	f7ff fb27 	bl	80006d8 <HAL_GetTick>
 800108a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800108e:	e00a      	b.n	80010a6 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001090:	f7ff fb22 	bl	80006d8 <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d902      	bls.n	80010a6 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80010a0:	2303      	movs	r3, #3
 80010a2:	f000 bdc8 	b.w	8001c36 <HAL_RCC_OscConfig+0x100e>
 80010a6:	2302      	movs	r3, #2
 80010a8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ac:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80010b0:	fa93 f3a3 	rbit	r3, r3
 80010b4:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80010b8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010bc:	fab3 f383 	clz	r3, r3
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80010c4:	d802      	bhi.n	80010cc <HAL_RCC_OscConfig+0x4a4>
 80010c6:	4b70      	ldr	r3, [pc, #448]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	e013      	b.n	80010f4 <HAL_RCC_OscConfig+0x4cc>
 80010cc:	2302      	movs	r3, #2
 80010ce:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010d2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80010d6:	fa93 f3a3 	rbit	r3, r3
 80010da:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80010de:	2302      	movs	r3, #2
 80010e0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80010e4:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80010e8:	fa93 f3a3 	rbit	r3, r3
 80010ec:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80010f0:	4b65      	ldr	r3, [pc, #404]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 80010f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010f4:	2202      	movs	r2, #2
 80010f6:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80010fa:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80010fe:	fa92 f2a2 	rbit	r2, r2
 8001102:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001106:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800110a:	fab2 f282 	clz	r2, r2
 800110e:	b2d2      	uxtb	r2, r2
 8001110:	f042 0220 	orr.w	r2, r2, #32
 8001114:	b2d2      	uxtb	r2, r2
 8001116:	f002 021f 	and.w	r2, r2, #31
 800111a:	2101      	movs	r1, #1
 800111c:	fa01 f202 	lsl.w	r2, r1, r2
 8001120:	4013      	ands	r3, r2
 8001122:	2b00      	cmp	r3, #0
 8001124:	d0b4      	beq.n	8001090 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001126:	4b58      	ldr	r3, [pc, #352]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800112e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001132:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	21f8      	movs	r1, #248	@ 0xf8
 800113c:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001140:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001144:	fa91 f1a1 	rbit	r1, r1
 8001148:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 800114c:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001150:	fab1 f181 	clz	r1, r1
 8001154:	b2c9      	uxtb	r1, r1
 8001156:	408b      	lsls	r3, r1
 8001158:	494b      	ldr	r1, [pc, #300]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 800115a:	4313      	orrs	r3, r2
 800115c:	600b      	str	r3, [r1, #0]
 800115e:	e065      	b.n	800122c <HAL_RCC_OscConfig+0x604>
 8001160:	2301      	movs	r3, #1
 8001162:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001166:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800116a:	fa93 f3a3 	rbit	r3, r3
 800116e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8001172:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001176:	fab3 f383 	clz	r3, r3
 800117a:	b2db      	uxtb	r3, r3
 800117c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001180:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001184:	009b      	lsls	r3, r3, #2
 8001186:	461a      	mov	r2, r3
 8001188:	2300      	movs	r3, #0
 800118a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118c:	f7ff faa4 	bl	80006d8 <HAL_GetTick>
 8001190:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001194:	e00a      	b.n	80011ac <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001196:	f7ff fa9f 	bl	80006d8 <HAL_GetTick>
 800119a:	4602      	mov	r2, r0
 800119c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d902      	bls.n	80011ac <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80011a6:	2303      	movs	r3, #3
 80011a8:	f000 bd45 	b.w	8001c36 <HAL_RCC_OscConfig+0x100e>
 80011ac:	2302      	movs	r3, #2
 80011ae:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011b2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80011b6:	fa93 f3a3 	rbit	r3, r3
 80011ba:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80011be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011c2:	fab3 f383 	clz	r3, r3
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80011ca:	d802      	bhi.n	80011d2 <HAL_RCC_OscConfig+0x5aa>
 80011cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	e013      	b.n	80011fa <HAL_RCC_OscConfig+0x5d2>
 80011d2:	2302      	movs	r3, #2
 80011d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80011dc:	fa93 f3a3 	rbit	r3, r3
 80011e0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80011e4:	2302      	movs	r3, #2
 80011e6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80011ea:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80011ee:	fa93 f3a3 	rbit	r3, r3
 80011f2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80011f6:	4b24      	ldr	r3, [pc, #144]	@ (8001288 <HAL_RCC_OscConfig+0x660>)
 80011f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011fa:	2202      	movs	r2, #2
 80011fc:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8001200:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001204:	fa92 f2a2 	rbit	r2, r2
 8001208:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 800120c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001210:	fab2 f282 	clz	r2, r2
 8001214:	b2d2      	uxtb	r2, r2
 8001216:	f042 0220 	orr.w	r2, r2, #32
 800121a:	b2d2      	uxtb	r2, r2
 800121c:	f002 021f 	and.w	r2, r2, #31
 8001220:	2101      	movs	r1, #1
 8001222:	fa01 f202 	lsl.w	r2, r1, r2
 8001226:	4013      	ands	r3, r2
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1b4      	bne.n	8001196 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800122c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001230:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f003 0308 	and.w	r3, r3, #8
 800123c:	2b00      	cmp	r3, #0
 800123e:	f000 8115 	beq.w	800146c <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001242:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001246:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	699b      	ldr	r3, [r3, #24]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d07e      	beq.n	8001350 <HAL_RCC_OscConfig+0x728>
 8001252:	2301      	movs	r3, #1
 8001254:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001258:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800125c:	fa93 f3a3 	rbit	r3, r3
 8001260:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001264:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001268:	fab3 f383 	clz	r3, r3
 800126c:	b2db      	uxtb	r3, r3
 800126e:	461a      	mov	r2, r3
 8001270:	4b06      	ldr	r3, [pc, #24]	@ (800128c <HAL_RCC_OscConfig+0x664>)
 8001272:	4413      	add	r3, r2
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	461a      	mov	r2, r3
 8001278:	2301      	movs	r3, #1
 800127a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800127c:	f7ff fa2c 	bl	80006d8 <HAL_GetTick>
 8001280:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001284:	e00f      	b.n	80012a6 <HAL_RCC_OscConfig+0x67e>
 8001286:	bf00      	nop
 8001288:	40021000 	.word	0x40021000
 800128c:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001290:	f7ff fa22 	bl	80006d8 <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	2b02      	cmp	r3, #2
 800129e:	d902      	bls.n	80012a6 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80012a0:	2303      	movs	r3, #3
 80012a2:	f000 bcc8 	b.w	8001c36 <HAL_RCC_OscConfig+0x100e>
 80012a6:	2302      	movs	r3, #2
 80012a8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ac:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80012b0:	fa93 f3a3 	rbit	r3, r3
 80012b4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80012b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012bc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012c0:	2202      	movs	r2, #2
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012c8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	fa93 f2a3 	rbit	r2, r3
 80012d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80012e4:	2202      	movs	r2, #2
 80012e6:	601a      	str	r2, [r3, #0]
 80012e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	fa93 f2a3 	rbit	r2, r3
 80012f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012fa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80012fe:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001300:	4bb0      	ldr	r3, [pc, #704]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 8001302:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001304:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001308:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800130c:	2102      	movs	r1, #2
 800130e:	6019      	str	r1, [r3, #0]
 8001310:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001314:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	fa93 f1a3 	rbit	r1, r3
 800131e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001322:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001326:	6019      	str	r1, [r3, #0]
  return result;
 8001328:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800132c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	fab3 f383 	clz	r3, r3
 8001336:	b2db      	uxtb	r3, r3
 8001338:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800133c:	b2db      	uxtb	r3, r3
 800133e:	f003 031f 	and.w	r3, r3, #31
 8001342:	2101      	movs	r1, #1
 8001344:	fa01 f303 	lsl.w	r3, r1, r3
 8001348:	4013      	ands	r3, r2
 800134a:	2b00      	cmp	r3, #0
 800134c:	d0a0      	beq.n	8001290 <HAL_RCC_OscConfig+0x668>
 800134e:	e08d      	b.n	800146c <HAL_RCC_OscConfig+0x844>
 8001350:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001354:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001358:	2201      	movs	r2, #1
 800135a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800135c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001360:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	fa93 f2a3 	rbit	r2, r3
 800136a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800136e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001372:	601a      	str	r2, [r3, #0]
  return result;
 8001374:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001378:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800137c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800137e:	fab3 f383 	clz	r3, r3
 8001382:	b2db      	uxtb	r3, r3
 8001384:	461a      	mov	r2, r3
 8001386:	4b90      	ldr	r3, [pc, #576]	@ (80015c8 <HAL_RCC_OscConfig+0x9a0>)
 8001388:	4413      	add	r3, r2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	461a      	mov	r2, r3
 800138e:	2300      	movs	r3, #0
 8001390:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001392:	f7ff f9a1 	bl	80006d8 <HAL_GetTick>
 8001396:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800139a:	e00a      	b.n	80013b2 <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800139c:	f7ff f99c 	bl	80006d8 <HAL_GetTick>
 80013a0:	4602      	mov	r2, r0
 80013a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d902      	bls.n	80013b2 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	f000 bc42 	b.w	8001c36 <HAL_RCC_OscConfig+0x100e>
 80013b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013b6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80013ba:	2202      	movs	r2, #2
 80013bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013c2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	fa93 f2a3 	rbit	r2, r3
 80013cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013d0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013da:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013de:	2202      	movs	r2, #2
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013e6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	fa93 f2a3 	rbit	r2, r3
 80013f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013f4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013fe:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001402:	2202      	movs	r2, #2
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800140a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	fa93 f2a3 	rbit	r2, r3
 8001414:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001418:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800141c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800141e:	4b69      	ldr	r3, [pc, #420]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 8001420:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001422:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001426:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800142a:	2102      	movs	r1, #2
 800142c:	6019      	str	r1, [r3, #0]
 800142e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001432:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	fa93 f1a3 	rbit	r1, r3
 800143c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001440:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001444:	6019      	str	r1, [r3, #0]
  return result;
 8001446:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800144a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	fab3 f383 	clz	r3, r3
 8001454:	b2db      	uxtb	r3, r3
 8001456:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800145a:	b2db      	uxtb	r3, r3
 800145c:	f003 031f 	and.w	r3, r3, #31
 8001460:	2101      	movs	r1, #1
 8001462:	fa01 f303 	lsl.w	r3, r1, r3
 8001466:	4013      	ands	r3, r2
 8001468:	2b00      	cmp	r3, #0
 800146a:	d197      	bne.n	800139c <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800146c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001470:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f003 0304 	and.w	r3, r3, #4
 800147c:	2b00      	cmp	r3, #0
 800147e:	f000 819e 	beq.w	80017be <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001482:	2300      	movs	r3, #0
 8001484:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001488:	4b4e      	ldr	r3, [pc, #312]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 800148a:	69db      	ldr	r3, [r3, #28]
 800148c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d116      	bne.n	80014c2 <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001494:	4b4b      	ldr	r3, [pc, #300]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 8001496:	69db      	ldr	r3, [r3, #28]
 8001498:	4a4a      	ldr	r2, [pc, #296]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 800149a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800149e:	61d3      	str	r3, [r2, #28]
 80014a0:	4b48      	ldr	r3, [pc, #288]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 80014a2:	69db      	ldr	r3, [r3, #28]
 80014a4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80014a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ac:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014b6:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80014ba:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80014bc:	2301      	movs	r3, #1
 80014be:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c2:	4b42      	ldr	r3, [pc, #264]	@ (80015cc <HAL_RCC_OscConfig+0x9a4>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d11a      	bne.n	8001504 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014ce:	4b3f      	ldr	r3, [pc, #252]	@ (80015cc <HAL_RCC_OscConfig+0x9a4>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a3e      	ldr	r2, [pc, #248]	@ (80015cc <HAL_RCC_OscConfig+0x9a4>)
 80014d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014da:	f7ff f8fd 	bl	80006d8 <HAL_GetTick>
 80014de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e2:	e009      	b.n	80014f8 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014e4:	f7ff f8f8 	bl	80006d8 <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	2b64      	cmp	r3, #100	@ 0x64
 80014f2:	d901      	bls.n	80014f8 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80014f4:	2303      	movs	r3, #3
 80014f6:	e39e      	b.n	8001c36 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f8:	4b34      	ldr	r3, [pc, #208]	@ (80015cc <HAL_RCC_OscConfig+0x9a4>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001500:	2b00      	cmp	r3, #0
 8001502:	d0ef      	beq.n	80014e4 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001504:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001508:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d106      	bne.n	8001522 <HAL_RCC_OscConfig+0x8fa>
 8001514:	4b2b      	ldr	r3, [pc, #172]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 8001516:	6a1b      	ldr	r3, [r3, #32]
 8001518:	4a2a      	ldr	r2, [pc, #168]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	6213      	str	r3, [r2, #32]
 8001520:	e035      	b.n	800158e <HAL_RCC_OscConfig+0x966>
 8001522:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001526:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d10c      	bne.n	800154c <HAL_RCC_OscConfig+0x924>
 8001532:	4b24      	ldr	r3, [pc, #144]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 8001534:	6a1b      	ldr	r3, [r3, #32]
 8001536:	4a23      	ldr	r2, [pc, #140]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 8001538:	f023 0301 	bic.w	r3, r3, #1
 800153c:	6213      	str	r3, [r2, #32]
 800153e:	4b21      	ldr	r3, [pc, #132]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 8001540:	6a1b      	ldr	r3, [r3, #32]
 8001542:	4a20      	ldr	r2, [pc, #128]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 8001544:	f023 0304 	bic.w	r3, r3, #4
 8001548:	6213      	str	r3, [r2, #32]
 800154a:	e020      	b.n	800158e <HAL_RCC_OscConfig+0x966>
 800154c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001550:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	2b05      	cmp	r3, #5
 800155a:	d10c      	bne.n	8001576 <HAL_RCC_OscConfig+0x94e>
 800155c:	4b19      	ldr	r3, [pc, #100]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 800155e:	6a1b      	ldr	r3, [r3, #32]
 8001560:	4a18      	ldr	r2, [pc, #96]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 8001562:	f043 0304 	orr.w	r3, r3, #4
 8001566:	6213      	str	r3, [r2, #32]
 8001568:	4b16      	ldr	r3, [pc, #88]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 800156a:	6a1b      	ldr	r3, [r3, #32]
 800156c:	4a15      	ldr	r2, [pc, #84]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 800156e:	f043 0301 	orr.w	r3, r3, #1
 8001572:	6213      	str	r3, [r2, #32]
 8001574:	e00b      	b.n	800158e <HAL_RCC_OscConfig+0x966>
 8001576:	4b13      	ldr	r3, [pc, #76]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 8001578:	6a1b      	ldr	r3, [r3, #32]
 800157a:	4a12      	ldr	r2, [pc, #72]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 800157c:	f023 0301 	bic.w	r3, r3, #1
 8001580:	6213      	str	r3, [r2, #32]
 8001582:	4b10      	ldr	r3, [pc, #64]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 8001584:	6a1b      	ldr	r3, [r3, #32]
 8001586:	4a0f      	ldr	r2, [pc, #60]	@ (80015c4 <HAL_RCC_OscConfig+0x99c>)
 8001588:	f023 0304 	bic.w	r3, r3, #4
 800158c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800158e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001592:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	68db      	ldr	r3, [r3, #12]
 800159a:	2b00      	cmp	r3, #0
 800159c:	f000 8087 	beq.w	80016ae <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015a0:	f7ff f89a 	bl	80006d8 <HAL_GetTick>
 80015a4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015a8:	e012      	b.n	80015d0 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015aa:	f7ff f895 	bl	80006d8 <HAL_GetTick>
 80015ae:	4602      	mov	r2, r0
 80015b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d908      	bls.n	80015d0 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e339      	b.n	8001c36 <HAL_RCC_OscConfig+0x100e>
 80015c2:	bf00      	nop
 80015c4:	40021000 	.word	0x40021000
 80015c8:	10908120 	.word	0x10908120
 80015cc:	40007000 	.word	0x40007000
 80015d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015d4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80015d8:	2202      	movs	r2, #2
 80015da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015e0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	fa93 f2a3 	rbit	r2, r3
 80015ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015ee:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015f8:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80015fc:	2202      	movs	r2, #2
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001604:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	fa93 f2a3 	rbit	r2, r3
 800160e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001612:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001616:	601a      	str	r2, [r3, #0]
  return result;
 8001618:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800161c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001620:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001622:	fab3 f383 	clz	r3, r3
 8001626:	b2db      	uxtb	r3, r3
 8001628:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800162c:	b2db      	uxtb	r3, r3
 800162e:	2b00      	cmp	r3, #0
 8001630:	d102      	bne.n	8001638 <HAL_RCC_OscConfig+0xa10>
 8001632:	4b98      	ldr	r3, [pc, #608]	@ (8001894 <HAL_RCC_OscConfig+0xc6c>)
 8001634:	6a1b      	ldr	r3, [r3, #32]
 8001636:	e013      	b.n	8001660 <HAL_RCC_OscConfig+0xa38>
 8001638:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800163c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001640:	2202      	movs	r2, #2
 8001642:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001644:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001648:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	fa93 f2a3 	rbit	r2, r3
 8001652:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001656:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	4b8d      	ldr	r3, [pc, #564]	@ (8001894 <HAL_RCC_OscConfig+0xc6c>)
 800165e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001660:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001664:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001668:	2102      	movs	r1, #2
 800166a:	6011      	str	r1, [r2, #0]
 800166c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001670:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001674:	6812      	ldr	r2, [r2, #0]
 8001676:	fa92 f1a2 	rbit	r1, r2
 800167a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800167e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001682:	6011      	str	r1, [r2, #0]
  return result;
 8001684:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001688:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800168c:	6812      	ldr	r2, [r2, #0]
 800168e:	fab2 f282 	clz	r2, r2
 8001692:	b2d2      	uxtb	r2, r2
 8001694:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	f002 021f 	and.w	r2, r2, #31
 800169e:	2101      	movs	r1, #1
 80016a0:	fa01 f202 	lsl.w	r2, r1, r2
 80016a4:	4013      	ands	r3, r2
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	f43f af7f 	beq.w	80015aa <HAL_RCC_OscConfig+0x982>
 80016ac:	e07d      	b.n	80017aa <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ae:	f7ff f813 	bl	80006d8 <HAL_GetTick>
 80016b2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016b6:	e00b      	b.n	80016d0 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016b8:	f7ff f80e 	bl	80006d8 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e2b2      	b.n	8001c36 <HAL_RCC_OscConfig+0x100e>
 80016d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016d4:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80016d8:	2202      	movs	r2, #2
 80016da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016e0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	fa93 f2a3 	rbit	r2, r3
 80016ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ee:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016f8:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80016fc:	2202      	movs	r2, #2
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001704:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	fa93 f2a3 	rbit	r2, r3
 800170e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001712:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001716:	601a      	str	r2, [r3, #0]
  return result;
 8001718:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800171c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001720:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001722:	fab3 f383 	clz	r3, r3
 8001726:	b2db      	uxtb	r3, r3
 8001728:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800172c:	b2db      	uxtb	r3, r3
 800172e:	2b00      	cmp	r3, #0
 8001730:	d102      	bne.n	8001738 <HAL_RCC_OscConfig+0xb10>
 8001732:	4b58      	ldr	r3, [pc, #352]	@ (8001894 <HAL_RCC_OscConfig+0xc6c>)
 8001734:	6a1b      	ldr	r3, [r3, #32]
 8001736:	e013      	b.n	8001760 <HAL_RCC_OscConfig+0xb38>
 8001738:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800173c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001740:	2202      	movs	r2, #2
 8001742:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001744:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001748:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	fa93 f2a3 	rbit	r2, r3
 8001752:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001756:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	4b4d      	ldr	r3, [pc, #308]	@ (8001894 <HAL_RCC_OscConfig+0xc6c>)
 800175e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001760:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001764:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001768:	2102      	movs	r1, #2
 800176a:	6011      	str	r1, [r2, #0]
 800176c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001770:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001774:	6812      	ldr	r2, [r2, #0]
 8001776:	fa92 f1a2 	rbit	r1, r2
 800177a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800177e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001782:	6011      	str	r1, [r2, #0]
  return result;
 8001784:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001788:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800178c:	6812      	ldr	r2, [r2, #0]
 800178e:	fab2 f282 	clz	r2, r2
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	f002 021f 	and.w	r2, r2, #31
 800179e:	2101      	movs	r1, #1
 80017a0:	fa01 f202 	lsl.w	r2, r1, r2
 80017a4:	4013      	ands	r3, r2
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d186      	bne.n	80016b8 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017aa:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d105      	bne.n	80017be <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017b2:	4b38      	ldr	r3, [pc, #224]	@ (8001894 <HAL_RCC_OscConfig+0xc6c>)
 80017b4:	69db      	ldr	r3, [r3, #28]
 80017b6:	4a37      	ldr	r2, [pc, #220]	@ (8001894 <HAL_RCC_OscConfig+0xc6c>)
 80017b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017bc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f000 8232 	beq.w	8001c34 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017d0:	4b30      	ldr	r3, [pc, #192]	@ (8001894 <HAL_RCC_OscConfig+0xc6c>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 030c 	and.w	r3, r3, #12
 80017d8:	2b08      	cmp	r3, #8
 80017da:	f000 8201 	beq.w	8001be0 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	69db      	ldr	r3, [r3, #28]
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	f040 8157 	bne.w	8001a9e <HAL_RCC_OscConfig+0xe76>
 80017f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017f4:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80017f8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80017fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001802:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	fa93 f2a3 	rbit	r2, r3
 800180c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001810:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001814:	601a      	str	r2, [r3, #0]
  return result;
 8001816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800181a:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800181e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001820:	fab3 f383 	clz	r3, r3
 8001824:	b2db      	uxtb	r3, r3
 8001826:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800182a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	461a      	mov	r2, r3
 8001832:	2300      	movs	r3, #0
 8001834:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001836:	f7fe ff4f 	bl	80006d8 <HAL_GetTick>
 800183a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800183e:	e009      	b.n	8001854 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001840:	f7fe ff4a 	bl	80006d8 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	2b02      	cmp	r3, #2
 800184e:	d901      	bls.n	8001854 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e1f0      	b.n	8001c36 <HAL_RCC_OscConfig+0x100e>
 8001854:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001858:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800185c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001860:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001862:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001866:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	fa93 f2a3 	rbit	r2, r3
 8001870:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001874:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001878:	601a      	str	r2, [r3, #0]
  return result;
 800187a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800187e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001882:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001884:	fab3 f383 	clz	r3, r3
 8001888:	b2db      	uxtb	r3, r3
 800188a:	2b3f      	cmp	r3, #63	@ 0x3f
 800188c:	d804      	bhi.n	8001898 <HAL_RCC_OscConfig+0xc70>
 800188e:	4b01      	ldr	r3, [pc, #4]	@ (8001894 <HAL_RCC_OscConfig+0xc6c>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	e029      	b.n	80018e8 <HAL_RCC_OscConfig+0xcc0>
 8001894:	40021000 	.word	0x40021000
 8001898:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800189c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80018a0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80018a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018aa:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	fa93 f2a3 	rbit	r2, r3
 80018b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018b8:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018c2:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80018c6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018d0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	fa93 f2a3 	rbit	r2, r3
 80018da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018de:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	4bc3      	ldr	r3, [pc, #780]	@ (8001bf4 <HAL_RCC_OscConfig+0xfcc>)
 80018e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018e8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80018ec:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80018f0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80018f4:	6011      	str	r1, [r2, #0]
 80018f6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80018fa:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80018fe:	6812      	ldr	r2, [r2, #0]
 8001900:	fa92 f1a2 	rbit	r1, r2
 8001904:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001908:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 800190c:	6011      	str	r1, [r2, #0]
  return result;
 800190e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001912:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001916:	6812      	ldr	r2, [r2, #0]
 8001918:	fab2 f282 	clz	r2, r2
 800191c:	b2d2      	uxtb	r2, r2
 800191e:	f042 0220 	orr.w	r2, r2, #32
 8001922:	b2d2      	uxtb	r2, r2
 8001924:	f002 021f 	and.w	r2, r2, #31
 8001928:	2101      	movs	r1, #1
 800192a:	fa01 f202 	lsl.w	r2, r1, r2
 800192e:	4013      	ands	r3, r2
 8001930:	2b00      	cmp	r3, #0
 8001932:	d185      	bne.n	8001840 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001934:	4baf      	ldr	r3, [pc, #700]	@ (8001bf4 <HAL_RCC_OscConfig+0xfcc>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800193c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001940:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001948:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800194c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	6a1b      	ldr	r3, [r3, #32]
 8001954:	430b      	orrs	r3, r1
 8001956:	49a7      	ldr	r1, [pc, #668]	@ (8001bf4 <HAL_RCC_OscConfig+0xfcc>)
 8001958:	4313      	orrs	r3, r2
 800195a:	604b      	str	r3, [r1, #4]
 800195c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001960:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001964:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001968:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800196a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800196e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	fa93 f2a3 	rbit	r2, r3
 8001978:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800197c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001980:	601a      	str	r2, [r3, #0]
  return result;
 8001982:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001986:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800198a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800198c:	fab3 f383 	clz	r3, r3
 8001990:	b2db      	uxtb	r3, r3
 8001992:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001996:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	461a      	mov	r2, r3
 800199e:	2301      	movs	r3, #1
 80019a0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a2:	f7fe fe99 	bl	80006d8 <HAL_GetTick>
 80019a6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019aa:	e009      	b.n	80019c0 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019ac:	f7fe fe94 	bl	80006d8 <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80019b6:	1ad3      	subs	r3, r2, r3
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d901      	bls.n	80019c0 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80019bc:	2303      	movs	r3, #3
 80019be:	e13a      	b.n	8001c36 <HAL_RCC_OscConfig+0x100e>
 80019c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019c4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80019c8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80019cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019d2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	fa93 f2a3 	rbit	r2, r3
 80019dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019e0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80019e4:	601a      	str	r2, [r3, #0]
  return result;
 80019e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ea:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80019ee:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80019f0:	fab3 f383 	clz	r3, r3
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	2b3f      	cmp	r3, #63	@ 0x3f
 80019f8:	d802      	bhi.n	8001a00 <HAL_RCC_OscConfig+0xdd8>
 80019fa:	4b7e      	ldr	r3, [pc, #504]	@ (8001bf4 <HAL_RCC_OscConfig+0xfcc>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	e027      	b.n	8001a50 <HAL_RCC_OscConfig+0xe28>
 8001a00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a04:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001a08:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a12:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	fa93 f2a3 	rbit	r2, r3
 8001a1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a20:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a2a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001a2e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a38:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	fa93 f2a3 	rbit	r2, r3
 8001a42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a46:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	4b69      	ldr	r3, [pc, #420]	@ (8001bf4 <HAL_RCC_OscConfig+0xfcc>)
 8001a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a50:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a54:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001a58:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001a5c:	6011      	str	r1, [r2, #0]
 8001a5e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a62:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001a66:	6812      	ldr	r2, [r2, #0]
 8001a68:	fa92 f1a2 	rbit	r1, r2
 8001a6c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a70:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001a74:	6011      	str	r1, [r2, #0]
  return result;
 8001a76:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001a7a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001a7e:	6812      	ldr	r2, [r2, #0]
 8001a80:	fab2 f282 	clz	r2, r2
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	f042 0220 	orr.w	r2, r2, #32
 8001a8a:	b2d2      	uxtb	r2, r2
 8001a8c:	f002 021f 	and.w	r2, r2, #31
 8001a90:	2101      	movs	r1, #1
 8001a92:	fa01 f202 	lsl.w	r2, r1, r2
 8001a96:	4013      	ands	r3, r2
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d087      	beq.n	80019ac <HAL_RCC_OscConfig+0xd84>
 8001a9c:	e0ca      	b.n	8001c34 <HAL_RCC_OscConfig+0x100c>
 8001a9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aa2:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001aa6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001aaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ab0:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	fa93 f2a3 	rbit	r2, r3
 8001aba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001abe:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001ac2:	601a      	str	r2, [r3, #0]
  return result;
 8001ac4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ac8:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001acc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ace:	fab3 f383 	clz	r3, r3
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001ad8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	461a      	mov	r2, r3
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae4:	f7fe fdf8 	bl	80006d8 <HAL_GetTick>
 8001ae8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aec:	e009      	b.n	8001b02 <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aee:	f7fe fdf3 	bl	80006d8 <HAL_GetTick>
 8001af2:	4602      	mov	r2, r0
 8001af4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e099      	b.n	8001c36 <HAL_RCC_OscConfig+0x100e>
 8001b02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b06:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001b0a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b14:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	fa93 f2a3 	rbit	r2, r3
 8001b1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b22:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001b26:	601a      	str	r2, [r3, #0]
  return result;
 8001b28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b2c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001b30:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b32:	fab3 f383 	clz	r3, r3
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b3a:	d802      	bhi.n	8001b42 <HAL_RCC_OscConfig+0xf1a>
 8001b3c:	4b2d      	ldr	r3, [pc, #180]	@ (8001bf4 <HAL_RCC_OscConfig+0xfcc>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	e027      	b.n	8001b92 <HAL_RCC_OscConfig+0xf6a>
 8001b42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b46:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001b4a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b54:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	fa93 f2a3 	rbit	r2, r3
 8001b5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b62:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001b66:	601a      	str	r2, [r3, #0]
 8001b68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b6c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001b70:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b7a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	fa93 f2a3 	rbit	r2, r3
 8001b84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b88:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	4b19      	ldr	r3, [pc, #100]	@ (8001bf4 <HAL_RCC_OscConfig+0xfcc>)
 8001b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b92:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b96:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001b9a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b9e:	6011      	str	r1, [r2, #0]
 8001ba0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ba4:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001ba8:	6812      	ldr	r2, [r2, #0]
 8001baa:	fa92 f1a2 	rbit	r1, r2
 8001bae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001bb2:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001bb6:	6011      	str	r1, [r2, #0]
  return result;
 8001bb8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001bbc:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001bc0:	6812      	ldr	r2, [r2, #0]
 8001bc2:	fab2 f282 	clz	r2, r2
 8001bc6:	b2d2      	uxtb	r2, r2
 8001bc8:	f042 0220 	orr.w	r2, r2, #32
 8001bcc:	b2d2      	uxtb	r2, r2
 8001bce:	f002 021f 	and.w	r2, r2, #31
 8001bd2:	2101      	movs	r1, #1
 8001bd4:	fa01 f202 	lsl.w	r2, r1, r2
 8001bd8:	4013      	ands	r3, r2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d187      	bne.n	8001aee <HAL_RCC_OscConfig+0xec6>
 8001bde:	e029      	b.n	8001c34 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001be0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001be4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	69db      	ldr	r3, [r3, #28]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d103      	bne.n	8001bf8 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e020      	b.n	8001c36 <HAL_RCC_OscConfig+0x100e>
 8001bf4:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bf8:	4b11      	ldr	r3, [pc, #68]	@ (8001c40 <HAL_RCC_OscConfig+0x1018>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c00:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001c04:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001c08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c0c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	6a1b      	ldr	r3, [r3, #32]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d10b      	bne.n	8001c30 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001c18:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001c1c:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001c20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c24:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d001      	beq.n	8001c34 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e000      	b.n	8001c36 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8001c34:	2300      	movs	r3, #0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40021000 	.word	0x40021000

08001c44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b09e      	sub	sp, #120	@ 0x78
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d101      	bne.n	8001c5c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e154      	b.n	8001f06 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c5c:	4b89      	ldr	r3, [pc, #548]	@ (8001e84 <HAL_RCC_ClockConfig+0x240>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0307 	and.w	r3, r3, #7
 8001c64:	683a      	ldr	r2, [r7, #0]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d910      	bls.n	8001c8c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c6a:	4b86      	ldr	r3, [pc, #536]	@ (8001e84 <HAL_RCC_ClockConfig+0x240>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f023 0207 	bic.w	r2, r3, #7
 8001c72:	4984      	ldr	r1, [pc, #528]	@ (8001e84 <HAL_RCC_ClockConfig+0x240>)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7a:	4b82      	ldr	r3, [pc, #520]	@ (8001e84 <HAL_RCC_ClockConfig+0x240>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d001      	beq.n	8001c8c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e13c      	b.n	8001f06 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0302 	and.w	r3, r3, #2
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d008      	beq.n	8001caa <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c98:	4b7b      	ldr	r3, [pc, #492]	@ (8001e88 <HAL_RCC_ClockConfig+0x244>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	4978      	ldr	r1, [pc, #480]	@ (8001e88 <HAL_RCC_ClockConfig+0x244>)
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 80cd 	beq.w	8001e52 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	2b01      	cmp	r3, #1
 8001cbe:	d137      	bne.n	8001d30 <HAL_RCC_ClockConfig+0xec>
 8001cc0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001cc8:	fa93 f3a3 	rbit	r3, r3
 8001ccc:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001cce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cd0:	fab3 f383 	clz	r3, r3
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cd8:	d802      	bhi.n	8001ce0 <HAL_RCC_ClockConfig+0x9c>
 8001cda:	4b6b      	ldr	r3, [pc, #428]	@ (8001e88 <HAL_RCC_ClockConfig+0x244>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	e00f      	b.n	8001d00 <HAL_RCC_ClockConfig+0xbc>
 8001ce0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ce4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ce8:	fa93 f3a3 	rbit	r3, r3
 8001cec:	667b      	str	r3, [r7, #100]	@ 0x64
 8001cee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cf2:	663b      	str	r3, [r7, #96]	@ 0x60
 8001cf4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001cf6:	fa93 f3a3 	rbit	r3, r3
 8001cfa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001cfc:	4b62      	ldr	r3, [pc, #392]	@ (8001e88 <HAL_RCC_ClockConfig+0x244>)
 8001cfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d00:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d04:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001d06:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001d08:	fa92 f2a2 	rbit	r2, r2
 8001d0c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001d0e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001d10:	fab2 f282 	clz	r2, r2
 8001d14:	b2d2      	uxtb	r2, r2
 8001d16:	f042 0220 	orr.w	r2, r2, #32
 8001d1a:	b2d2      	uxtb	r2, r2
 8001d1c:	f002 021f 	and.w	r2, r2, #31
 8001d20:	2101      	movs	r1, #1
 8001d22:	fa01 f202 	lsl.w	r2, r1, r2
 8001d26:	4013      	ands	r3, r2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d171      	bne.n	8001e10 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e0ea      	b.n	8001f06 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d137      	bne.n	8001da8 <HAL_RCC_ClockConfig+0x164>
 8001d38:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d3c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d40:	fa93 f3a3 	rbit	r3, r3
 8001d44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001d46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d48:	fab3 f383 	clz	r3, r3
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d50:	d802      	bhi.n	8001d58 <HAL_RCC_ClockConfig+0x114>
 8001d52:	4b4d      	ldr	r3, [pc, #308]	@ (8001e88 <HAL_RCC_ClockConfig+0x244>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	e00f      	b.n	8001d78 <HAL_RCC_ClockConfig+0x134>
 8001d58:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d60:	fa93 f3a3 	rbit	r3, r3
 8001d64:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d66:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8001d6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d6e:	fa93 f3a3 	rbit	r3, r3
 8001d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d74:	4b44      	ldr	r3, [pc, #272]	@ (8001e88 <HAL_RCC_ClockConfig+0x244>)
 8001d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d78:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d7c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001d7e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001d80:	fa92 f2a2 	rbit	r2, r2
 8001d84:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001d86:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001d88:	fab2 f282 	clz	r2, r2
 8001d8c:	b2d2      	uxtb	r2, r2
 8001d8e:	f042 0220 	orr.w	r2, r2, #32
 8001d92:	b2d2      	uxtb	r2, r2
 8001d94:	f002 021f 	and.w	r2, r2, #31
 8001d98:	2101      	movs	r1, #1
 8001d9a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d9e:	4013      	ands	r3, r2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d135      	bne.n	8001e10 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e0ae      	b.n	8001f06 <HAL_RCC_ClockConfig+0x2c2>
 8001da8:	2302      	movs	r3, #2
 8001daa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001dae:	fa93 f3a3 	rbit	r3, r3
 8001db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001db6:	fab3 f383 	clz	r3, r3
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	2b3f      	cmp	r3, #63	@ 0x3f
 8001dbe:	d802      	bhi.n	8001dc6 <HAL_RCC_ClockConfig+0x182>
 8001dc0:	4b31      	ldr	r3, [pc, #196]	@ (8001e88 <HAL_RCC_ClockConfig+0x244>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	e00d      	b.n	8001de2 <HAL_RCC_ClockConfig+0x19e>
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dcc:	fa93 f3a3 	rbit	r3, r3
 8001dd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	623b      	str	r3, [r7, #32]
 8001dd6:	6a3b      	ldr	r3, [r7, #32]
 8001dd8:	fa93 f3a3 	rbit	r3, r3
 8001ddc:	61fb      	str	r3, [r7, #28]
 8001dde:	4b2a      	ldr	r3, [pc, #168]	@ (8001e88 <HAL_RCC_ClockConfig+0x244>)
 8001de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de2:	2202      	movs	r2, #2
 8001de4:	61ba      	str	r2, [r7, #24]
 8001de6:	69ba      	ldr	r2, [r7, #24]
 8001de8:	fa92 f2a2 	rbit	r2, r2
 8001dec:	617a      	str	r2, [r7, #20]
  return result;
 8001dee:	697a      	ldr	r2, [r7, #20]
 8001df0:	fab2 f282 	clz	r2, r2
 8001df4:	b2d2      	uxtb	r2, r2
 8001df6:	f042 0220 	orr.w	r2, r2, #32
 8001dfa:	b2d2      	uxtb	r2, r2
 8001dfc:	f002 021f 	and.w	r2, r2, #31
 8001e00:	2101      	movs	r1, #1
 8001e02:	fa01 f202 	lsl.w	r2, r1, r2
 8001e06:	4013      	ands	r3, r2
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d101      	bne.n	8001e10 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e07a      	b.n	8001f06 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e10:	4b1d      	ldr	r3, [pc, #116]	@ (8001e88 <HAL_RCC_ClockConfig+0x244>)
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f023 0203 	bic.w	r2, r3, #3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	491a      	ldr	r1, [pc, #104]	@ (8001e88 <HAL_RCC_ClockConfig+0x244>)
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e22:	f7fe fc59 	bl	80006d8 <HAL_GetTick>
 8001e26:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e28:	e00a      	b.n	8001e40 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e2a:	f7fe fc55 	bl	80006d8 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d901      	bls.n	8001e40 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	e062      	b.n	8001f06 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e40:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <HAL_RCC_ClockConfig+0x244>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f003 020c 	and.w	r2, r3, #12
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d1eb      	bne.n	8001e2a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e52:	4b0c      	ldr	r3, [pc, #48]	@ (8001e84 <HAL_RCC_ClockConfig+0x240>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d215      	bcs.n	8001e8c <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e60:	4b08      	ldr	r3, [pc, #32]	@ (8001e84 <HAL_RCC_ClockConfig+0x240>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f023 0207 	bic.w	r2, r3, #7
 8001e68:	4906      	ldr	r1, [pc, #24]	@ (8001e84 <HAL_RCC_ClockConfig+0x240>)
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e70:	4b04      	ldr	r3, [pc, #16]	@ (8001e84 <HAL_RCC_ClockConfig+0x240>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0307 	and.w	r3, r3, #7
 8001e78:	683a      	ldr	r2, [r7, #0]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d006      	beq.n	8001e8c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e041      	b.n	8001f06 <HAL_RCC_ClockConfig+0x2c2>
 8001e82:	bf00      	nop
 8001e84:	40022000 	.word	0x40022000
 8001e88:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0304 	and.w	r3, r3, #4
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d008      	beq.n	8001eaa <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e98:	4b1d      	ldr	r3, [pc, #116]	@ (8001f10 <HAL_RCC_ClockConfig+0x2cc>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	491a      	ldr	r1, [pc, #104]	@ (8001f10 <HAL_RCC_ClockConfig+0x2cc>)
 8001ea6:	4313      	orrs	r3, r2
 8001ea8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0308 	and.w	r3, r3, #8
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d009      	beq.n	8001eca <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001eb6:	4b16      	ldr	r3, [pc, #88]	@ (8001f10 <HAL_RCC_ClockConfig+0x2cc>)
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	00db      	lsls	r3, r3, #3
 8001ec4:	4912      	ldr	r1, [pc, #72]	@ (8001f10 <HAL_RCC_ClockConfig+0x2cc>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001eca:	f000 f829 	bl	8001f20 <HAL_RCC_GetSysClockFreq>
 8001ece:	4601      	mov	r1, r0
 8001ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8001f10 <HAL_RCC_ClockConfig+0x2cc>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ed8:	22f0      	movs	r2, #240	@ 0xf0
 8001eda:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	fa92 f2a2 	rbit	r2, r2
 8001ee2:	60fa      	str	r2, [r7, #12]
  return result;
 8001ee4:	68fa      	ldr	r2, [r7, #12]
 8001ee6:	fab2 f282 	clz	r2, r2
 8001eea:	b2d2      	uxtb	r2, r2
 8001eec:	40d3      	lsrs	r3, r2
 8001eee:	4a09      	ldr	r2, [pc, #36]	@ (8001f14 <HAL_RCC_ClockConfig+0x2d0>)
 8001ef0:	5cd3      	ldrb	r3, [r2, r3]
 8001ef2:	fa21 f303 	lsr.w	r3, r1, r3
 8001ef6:	4a08      	ldr	r2, [pc, #32]	@ (8001f18 <HAL_RCC_ClockConfig+0x2d4>)
 8001ef8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001efa:	4b08      	ldr	r3, [pc, #32]	@ (8001f1c <HAL_RCC_ClockConfig+0x2d8>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe fba6 	bl	8000650 <HAL_InitTick>
  
  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3778      	adds	r7, #120	@ 0x78
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40021000 	.word	0x40021000
 8001f14:	08002e30 	.word	0x08002e30
 8001f18:	20000000 	.word	0x20000000
 8001f1c:	20000004 	.word	0x20000004

08001f20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b087      	sub	sp, #28
 8001f24:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f26:	2300      	movs	r3, #0
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	60bb      	str	r3, [r7, #8]
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	2300      	movs	r3, #0
 8001f34:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f36:	2300      	movs	r3, #0
 8001f38:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001f3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001fb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	f003 030c 	and.w	r3, r3, #12
 8001f46:	2b04      	cmp	r3, #4
 8001f48:	d002      	beq.n	8001f50 <HAL_RCC_GetSysClockFreq+0x30>
 8001f4a:	2b08      	cmp	r3, #8
 8001f4c:	d003      	beq.n	8001f56 <HAL_RCC_GetSysClockFreq+0x36>
 8001f4e:	e026      	b.n	8001f9e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f50:	4b19      	ldr	r3, [pc, #100]	@ (8001fb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f52:	613b      	str	r3, [r7, #16]
      break;
 8001f54:	e026      	b.n	8001fa4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	0c9b      	lsrs	r3, r3, #18
 8001f5a:	f003 030f 	and.w	r3, r3, #15
 8001f5e:	4a17      	ldr	r2, [pc, #92]	@ (8001fbc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f60:	5cd3      	ldrb	r3, [r2, r3]
 8001f62:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8001f64:	4b13      	ldr	r3, [pc, #76]	@ (8001fb4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f68:	f003 030f 	and.w	r3, r3, #15
 8001f6c:	4a14      	ldr	r2, [pc, #80]	@ (8001fc0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001f6e:	5cd3      	ldrb	r3, [r2, r3]
 8001f70:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d008      	beq.n	8001f8e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001f7c:	4a0e      	ldr	r2, [pc, #56]	@ (8001fb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	fbb2 f2f3 	udiv	r2, r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	fb02 f303 	mul.w	r3, r2, r3
 8001f8a:	617b      	str	r3, [r7, #20]
 8001f8c:	e004      	b.n	8001f98 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a0c      	ldr	r2, [pc, #48]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001f92:	fb02 f303 	mul.w	r3, r2, r3
 8001f96:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	613b      	str	r3, [r7, #16]
      break;
 8001f9c:	e002      	b.n	8001fa4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f9e:	4b06      	ldr	r3, [pc, #24]	@ (8001fb8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fa0:	613b      	str	r3, [r7, #16]
      break;
 8001fa2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fa4:	693b      	ldr	r3, [r7, #16]
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	371c      	adds	r7, #28
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	40021000 	.word	0x40021000
 8001fb8:	007a1200 	.word	0x007a1200
 8001fbc:	08002e40 	.word	0x08002e40
 8001fc0:	08002e50 	.word	0x08002e50
 8001fc4:	003d0900 	.word	0x003d0900

08001fc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e049      	b.n	800206e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d106      	bne.n	8001ff4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f7fe faa6 	bl	8000540 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	3304      	adds	r3, #4
 8002004:	4619      	mov	r1, r3
 8002006:	4610      	mov	r0, r2
 8002008:	f000 fc10 	bl	800282c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2201      	movs	r2, #1
 8002010:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2201      	movs	r2, #1
 8002020:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2201      	movs	r2, #1
 8002028:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2201      	movs	r2, #1
 8002030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2201      	movs	r2, #1
 8002048:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2201      	movs	r2, #1
 8002060:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2201      	movs	r2, #1
 8002068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b082      	sub	sp, #8
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e049      	b.n	800211c <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800208e:	b2db      	uxtb	r3, r3
 8002090:	2b00      	cmp	r3, #0
 8002092:	d106      	bne.n	80020a2 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f000 f841 	bl	8002124 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2202      	movs	r2, #2
 80020a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	3304      	adds	r3, #4
 80020b2:	4619      	mov	r1, r3
 80020b4:	4610      	mov	r0, r2
 80020b6:	f000 fbb9 	bl	800282c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2201      	movs	r2, #1
 80020be:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2201      	movs	r2, #1
 80020c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2201      	movs	r2, #1
 80020d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2201      	movs	r2, #1
 80020de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2201      	movs	r2, #1
 80020e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2201      	movs	r2, #1
 80020ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2201      	movs	r2, #1
 80020f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2201      	movs	r2, #1
 80020fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2201      	movs	r2, #1
 8002106:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2201      	movs	r2, #1
 8002116:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800211a:	2300      	movs	r3, #0
}
 800211c:	4618      	mov	r0, r3
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}

08002124 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800212c:	bf00      	nop
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d104      	bne.n	8002152 <HAL_TIM_IC_Start+0x1a>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800214e:	b2db      	uxtb	r3, r3
 8002150:	e023      	b.n	800219a <HAL_TIM_IC_Start+0x62>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	2b04      	cmp	r3, #4
 8002156:	d104      	bne.n	8002162 <HAL_TIM_IC_Start+0x2a>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800215e:	b2db      	uxtb	r3, r3
 8002160:	e01b      	b.n	800219a <HAL_TIM_IC_Start+0x62>
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	2b08      	cmp	r3, #8
 8002166:	d104      	bne.n	8002172 <HAL_TIM_IC_Start+0x3a>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800216e:	b2db      	uxtb	r3, r3
 8002170:	e013      	b.n	800219a <HAL_TIM_IC_Start+0x62>
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	2b0c      	cmp	r3, #12
 8002176:	d104      	bne.n	8002182 <HAL_TIM_IC_Start+0x4a>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800217e:	b2db      	uxtb	r3, r3
 8002180:	e00b      	b.n	800219a <HAL_TIM_IC_Start+0x62>
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	2b10      	cmp	r3, #16
 8002186:	d104      	bne.n	8002192 <HAL_TIM_IC_Start+0x5a>
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800218e:	b2db      	uxtb	r3, r3
 8002190:	e003      	b.n	800219a <HAL_TIM_IC_Start+0x62>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002198:	b2db      	uxtb	r3, r3
 800219a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d104      	bne.n	80021ac <HAL_TIM_IC_Start+0x74>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	e013      	b.n	80021d4 <HAL_TIM_IC_Start+0x9c>
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	2b04      	cmp	r3, #4
 80021b0:	d104      	bne.n	80021bc <HAL_TIM_IC_Start+0x84>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	e00b      	b.n	80021d4 <HAL_TIM_IC_Start+0x9c>
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	2b08      	cmp	r3, #8
 80021c0:	d104      	bne.n	80021cc <HAL_TIM_IC_Start+0x94>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	e003      	b.n	80021d4 <HAL_TIM_IC_Start+0x9c>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80021d6:	7bfb      	ldrb	r3, [r7, #15]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d102      	bne.n	80021e2 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80021dc:	7bbb      	ldrb	r3, [r7, #14]
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d001      	beq.n	80021e6 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
 80021e4:	e07e      	b.n	80022e4 <HAL_TIM_IC_Start+0x1ac>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d104      	bne.n	80021f6 <HAL_TIM_IC_Start+0xbe>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2202      	movs	r2, #2
 80021f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80021f4:	e023      	b.n	800223e <HAL_TIM_IC_Start+0x106>
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	2b04      	cmp	r3, #4
 80021fa:	d104      	bne.n	8002206 <HAL_TIM_IC_Start+0xce>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2202      	movs	r2, #2
 8002200:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002204:	e01b      	b.n	800223e <HAL_TIM_IC_Start+0x106>
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	2b08      	cmp	r3, #8
 800220a:	d104      	bne.n	8002216 <HAL_TIM_IC_Start+0xde>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2202      	movs	r2, #2
 8002210:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002214:	e013      	b.n	800223e <HAL_TIM_IC_Start+0x106>
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	2b0c      	cmp	r3, #12
 800221a:	d104      	bne.n	8002226 <HAL_TIM_IC_Start+0xee>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2202      	movs	r2, #2
 8002220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002224:	e00b      	b.n	800223e <HAL_TIM_IC_Start+0x106>
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	2b10      	cmp	r3, #16
 800222a:	d104      	bne.n	8002236 <HAL_TIM_IC_Start+0xfe>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2202      	movs	r2, #2
 8002230:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002234:	e003      	b.n	800223e <HAL_TIM_IC_Start+0x106>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2202      	movs	r2, #2
 800223a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d104      	bne.n	800224e <HAL_TIM_IC_Start+0x116>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2202      	movs	r2, #2
 8002248:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800224c:	e013      	b.n	8002276 <HAL_TIM_IC_Start+0x13e>
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	2b04      	cmp	r3, #4
 8002252:	d104      	bne.n	800225e <HAL_TIM_IC_Start+0x126>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2202      	movs	r2, #2
 8002258:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800225c:	e00b      	b.n	8002276 <HAL_TIM_IC_Start+0x13e>
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	2b08      	cmp	r3, #8
 8002262:	d104      	bne.n	800226e <HAL_TIM_IC_Start+0x136>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2202      	movs	r2, #2
 8002268:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800226c:	e003      	b.n	8002276 <HAL_TIM_IC_Start+0x13e>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2202      	movs	r2, #2
 8002272:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2201      	movs	r2, #1
 800227c:	6839      	ldr	r1, [r7, #0]
 800227e:	4618      	mov	r0, r3
 8002280:	f000 fcf4 	bl	8002c6c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a18      	ldr	r2, [pc, #96]	@ (80022ec <HAL_TIM_IC_Start+0x1b4>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d009      	beq.n	80022a2 <HAL_TIM_IC_Start+0x16a>
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002296:	d004      	beq.n	80022a2 <HAL_TIM_IC_Start+0x16a>
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a14      	ldr	r2, [pc, #80]	@ (80022f0 <HAL_TIM_IC_Start+0x1b8>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d115      	bne.n	80022ce <HAL_TIM_IC_Start+0x196>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	689a      	ldr	r2, [r3, #8]
 80022a8:	4b12      	ldr	r3, [pc, #72]	@ (80022f4 <HAL_TIM_IC_Start+0x1bc>)
 80022aa:	4013      	ands	r3, r2
 80022ac:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	2b06      	cmp	r3, #6
 80022b2:	d015      	beq.n	80022e0 <HAL_TIM_IC_Start+0x1a8>
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022ba:	d011      	beq.n	80022e0 <HAL_TIM_IC_Start+0x1a8>
    {
      __HAL_TIM_ENABLE(htim);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	681a      	ldr	r2, [r3, #0]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f042 0201 	orr.w	r2, r2, #1
 80022ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022cc:	e008      	b.n	80022e0 <HAL_TIM_IC_Start+0x1a8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f042 0201 	orr.w	r2, r2, #1
 80022dc:	601a      	str	r2, [r3, #0]
 80022de:	e000      	b.n	80022e2 <HAL_TIM_IC_Start+0x1aa>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022e0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3710      	adds	r7, #16
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	40012c00 	.word	0x40012c00
 80022f0:	40014000 	.word	0x40014000
 80022f4:	00010007 	.word	0x00010007

080022f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	691b      	ldr	r3, [r3, #16]
 800230e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	d020      	beq.n	800235c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f003 0302 	and.w	r3, r3, #2
 8002320:	2b00      	cmp	r3, #0
 8002322:	d01b      	beq.n	800235c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f06f 0202 	mvn.w	r2, #2
 800232c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2201      	movs	r2, #1
 8002332:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	f003 0303 	and.w	r3, r3, #3
 800233e:	2b00      	cmp	r3, #0
 8002340:	d003      	beq.n	800234a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f000 fa53 	bl	80027ee <HAL_TIM_IC_CaptureCallback>
 8002348:	e005      	b.n	8002356 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 fa45 	bl	80027da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f000 fa56 	bl	8002802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	f003 0304 	and.w	r3, r3, #4
 8002362:	2b00      	cmp	r3, #0
 8002364:	d020      	beq.n	80023a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f003 0304 	and.w	r3, r3, #4
 800236c:	2b00      	cmp	r3, #0
 800236e:	d01b      	beq.n	80023a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f06f 0204 	mvn.w	r2, #4
 8002378:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2202      	movs	r2, #2
 800237e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	699b      	ldr	r3, [r3, #24]
 8002386:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800238a:	2b00      	cmp	r3, #0
 800238c:	d003      	beq.n	8002396 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 fa2d 	bl	80027ee <HAL_TIM_IC_CaptureCallback>
 8002394:	e005      	b.n	80023a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 fa1f 	bl	80027da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f000 fa30 	bl	8002802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	f003 0308 	and.w	r3, r3, #8
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d020      	beq.n	80023f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	f003 0308 	and.w	r3, r3, #8
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d01b      	beq.n	80023f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f06f 0208 	mvn.w	r2, #8
 80023c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2204      	movs	r2, #4
 80023ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	69db      	ldr	r3, [r3, #28]
 80023d2:	f003 0303 	and.w	r3, r3, #3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d003      	beq.n	80023e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f000 fa07 	bl	80027ee <HAL_TIM_IC_CaptureCallback>
 80023e0:	e005      	b.n	80023ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f000 f9f9 	bl	80027da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	f000 fa0a 	bl	8002802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	f003 0310 	and.w	r3, r3, #16
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d020      	beq.n	8002440 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	f003 0310 	and.w	r3, r3, #16
 8002404:	2b00      	cmp	r3, #0
 8002406:	d01b      	beq.n	8002440 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f06f 0210 	mvn.w	r2, #16
 8002410:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2208      	movs	r2, #8
 8002416:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002422:	2b00      	cmp	r3, #0
 8002424:	d003      	beq.n	800242e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f9e1 	bl	80027ee <HAL_TIM_IC_CaptureCallback>
 800242c:	e005      	b.n	800243a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f000 f9d3 	bl	80027da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f000 f9e4 	bl	8002802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	f003 0301 	and.w	r3, r3, #1
 8002446:	2b00      	cmp	r3, #0
 8002448:	d00c      	beq.n	8002464 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f003 0301 	and.w	r3, r3, #1
 8002450:	2b00      	cmp	r3, #0
 8002452:	d007      	beq.n	8002464 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f06f 0201 	mvn.w	r2, #1
 800245c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f000 f9b1 	bl	80027c6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800246a:	2b00      	cmp	r3, #0
 800246c:	d00c      	beq.n	8002488 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002474:	2b00      	cmp	r3, #0
 8002476:	d007      	beq.n	8002488 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002480:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f000 fc88 	bl	8002d98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800248e:	2b00      	cmp	r3, #0
 8002490:	d00c      	beq.n	80024ac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002498:	2b00      	cmp	r3, #0
 800249a:	d007      	beq.n	80024ac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80024a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f000 fc80 	bl	8002dac <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d00c      	beq.n	80024d0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d007      	beq.n	80024d0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80024c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f000 f9a3 	bl	8002816 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	f003 0320 	and.w	r3, r3, #32
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d00c      	beq.n	80024f4 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f003 0320 	and.w	r3, r3, #32
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d007      	beq.n	80024f4 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f06f 0220 	mvn.w	r2, #32
 80024ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f000 fc48 	bl	8002d84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024f4:	bf00      	nop
 80024f6:	3710      	adds	r7, #16
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002508:	2300      	movs	r3, #0
 800250a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002512:	2b01      	cmp	r3, #1
 8002514:	d101      	bne.n	800251a <HAL_TIM_IC_ConfigChannel+0x1e>
 8002516:	2302      	movs	r3, #2
 8002518:	e088      	b.n	800262c <HAL_TIM_IC_ConfigChannel+0x130>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2201      	movs	r2, #1
 800251e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d11b      	bne.n	8002560 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8002538:	f000 f9f2 	bl	8002920 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	699a      	ldr	r2, [r3, #24]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 020c 	bic.w	r2, r2, #12
 800254a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6999      	ldr	r1, [r3, #24]
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	689a      	ldr	r2, [r3, #8]
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	619a      	str	r2, [r3, #24]
 800255e:	e060      	b.n	8002622 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b04      	cmp	r3, #4
 8002564:	d11c      	bne.n	80025a0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8002576:	f000 fa58 	bl	8002a2a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	699a      	ldr	r2, [r3, #24]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002588:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	6999      	ldr	r1, [r3, #24]
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	021a      	lsls	r2, r3, #8
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	430a      	orrs	r2, r1
 800259c:	619a      	str	r2, [r3, #24]
 800259e:	e040      	b.n	8002622 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b08      	cmp	r3, #8
 80025a4:	d11b      	bne.n	80025de <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80025b6:	f000 faa5 	bl	8002b04 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	69da      	ldr	r2, [r3, #28]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f022 020c 	bic.w	r2, r2, #12
 80025c8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	69d9      	ldr	r1, [r3, #28]
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	689a      	ldr	r2, [r3, #8]
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	61da      	str	r2, [r3, #28]
 80025dc:	e021      	b.n	8002622 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2b0c      	cmp	r3, #12
 80025e2:	d11c      	bne.n	800261e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80025f4:	f000 fac2 	bl	8002b7c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	69da      	ldr	r2, [r3, #28]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002606:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	69d9      	ldr	r1, [r3, #28]
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	021a      	lsls	r2, r3, #8
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	430a      	orrs	r2, r1
 800261a:	61da      	str	r2, [r3, #28]
 800261c:	e001      	b.n	8002622 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2200      	movs	r2, #0
 8002626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800262a:	7dfb      	ldrb	r3, [r7, #23]
}
 800262c:	4618      	mov	r0, r3
 800262e:	3718      	adds	r7, #24
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b084      	sub	sp, #16
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800263e:	2300      	movs	r3, #0
 8002640:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002648:	2b01      	cmp	r3, #1
 800264a:	d101      	bne.n	8002650 <HAL_TIM_ConfigClockSource+0x1c>
 800264c:	2302      	movs	r3, #2
 800264e:	e0b6      	b.n	80027be <HAL_TIM_ConfigClockSource+0x18a>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2202      	movs	r2, #2
 800265c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800266e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002672:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800267a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	68ba      	ldr	r2, [r7, #8]
 8002682:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800268c:	d03e      	beq.n	800270c <HAL_TIM_ConfigClockSource+0xd8>
 800268e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002692:	f200 8087 	bhi.w	80027a4 <HAL_TIM_ConfigClockSource+0x170>
 8002696:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800269a:	f000 8086 	beq.w	80027aa <HAL_TIM_ConfigClockSource+0x176>
 800269e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026a2:	d87f      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x170>
 80026a4:	2b70      	cmp	r3, #112	@ 0x70
 80026a6:	d01a      	beq.n	80026de <HAL_TIM_ConfigClockSource+0xaa>
 80026a8:	2b70      	cmp	r3, #112	@ 0x70
 80026aa:	d87b      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x170>
 80026ac:	2b60      	cmp	r3, #96	@ 0x60
 80026ae:	d050      	beq.n	8002752 <HAL_TIM_ConfigClockSource+0x11e>
 80026b0:	2b60      	cmp	r3, #96	@ 0x60
 80026b2:	d877      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x170>
 80026b4:	2b50      	cmp	r3, #80	@ 0x50
 80026b6:	d03c      	beq.n	8002732 <HAL_TIM_ConfigClockSource+0xfe>
 80026b8:	2b50      	cmp	r3, #80	@ 0x50
 80026ba:	d873      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x170>
 80026bc:	2b40      	cmp	r3, #64	@ 0x40
 80026be:	d058      	beq.n	8002772 <HAL_TIM_ConfigClockSource+0x13e>
 80026c0:	2b40      	cmp	r3, #64	@ 0x40
 80026c2:	d86f      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x170>
 80026c4:	2b30      	cmp	r3, #48	@ 0x30
 80026c6:	d064      	beq.n	8002792 <HAL_TIM_ConfigClockSource+0x15e>
 80026c8:	2b30      	cmp	r3, #48	@ 0x30
 80026ca:	d86b      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x170>
 80026cc:	2b20      	cmp	r3, #32
 80026ce:	d060      	beq.n	8002792 <HAL_TIM_ConfigClockSource+0x15e>
 80026d0:	2b20      	cmp	r3, #32
 80026d2:	d867      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x170>
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d05c      	beq.n	8002792 <HAL_TIM_ConfigClockSource+0x15e>
 80026d8:	2b10      	cmp	r3, #16
 80026da:	d05a      	beq.n	8002792 <HAL_TIM_ConfigClockSource+0x15e>
 80026dc:	e062      	b.n	80027a4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026ee:	f000 fa9d 	bl	8002c2c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002700:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	609a      	str	r2, [r3, #8]
      break;
 800270a:	e04f      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800271c:	f000 fa86 	bl	8002c2c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800272e:	609a      	str	r2, [r3, #8]
      break;
 8002730:	e03c      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800273e:	461a      	mov	r2, r3
 8002740:	f000 f944 	bl	80029cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2150      	movs	r1, #80	@ 0x50
 800274a:	4618      	mov	r0, r3
 800274c:	f000 fa53 	bl	8002bf6 <TIM_ITRx_SetConfig>
      break;
 8002750:	e02c      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800275e:	461a      	mov	r2, r3
 8002760:	f000 f9a0 	bl	8002aa4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2160      	movs	r1, #96	@ 0x60
 800276a:	4618      	mov	r0, r3
 800276c:	f000 fa43 	bl	8002bf6 <TIM_ITRx_SetConfig>
      break;
 8002770:	e01c      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800277e:	461a      	mov	r2, r3
 8002780:	f000 f924 	bl	80029cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2140      	movs	r1, #64	@ 0x40
 800278a:	4618      	mov	r0, r3
 800278c:	f000 fa33 	bl	8002bf6 <TIM_ITRx_SetConfig>
      break;
 8002790:	e00c      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4619      	mov	r1, r3
 800279c:	4610      	mov	r0, r2
 800279e:	f000 fa2a 	bl	8002bf6 <TIM_ITRx_SetConfig>
      break;
 80027a2:	e003      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
      break;
 80027a8:	e000      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x178>
      break;
 80027aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027da:	b480      	push	{r7}
 80027dc:	b083      	sub	sp, #12
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027e2:	bf00      	nop
 80027e4:	370c      	adds	r7, #12
 80027e6:	46bd      	mov	sp, r7
 80027e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ec:	4770      	bx	lr

080027ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027ee:	b480      	push	{r7}
 80027f0:	b083      	sub	sp, #12
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027f6:	bf00      	nop
 80027f8:	370c      	adds	r7, #12
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr

08002802 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002802:	b480      	push	{r7}
 8002804:	b083      	sub	sp, #12
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800280a:	bf00      	nop
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr

08002816 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002816:	b480      	push	{r7}
 8002818:	b083      	sub	sp, #12
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800282c:	b480      	push	{r7}
 800282e:	b085      	sub	sp, #20
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a34      	ldr	r2, [pc, #208]	@ (8002910 <TIM_Base_SetConfig+0xe4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d003      	beq.n	800284c <TIM_Base_SetConfig+0x20>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800284a:	d108      	bne.n	800285e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002852:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	68fa      	ldr	r2, [r7, #12]
 800285a:	4313      	orrs	r3, r2
 800285c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a2b      	ldr	r2, [pc, #172]	@ (8002910 <TIM_Base_SetConfig+0xe4>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d00f      	beq.n	8002886 <TIM_Base_SetConfig+0x5a>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800286c:	d00b      	beq.n	8002886 <TIM_Base_SetConfig+0x5a>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a28      	ldr	r2, [pc, #160]	@ (8002914 <TIM_Base_SetConfig+0xe8>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d007      	beq.n	8002886 <TIM_Base_SetConfig+0x5a>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a27      	ldr	r2, [pc, #156]	@ (8002918 <TIM_Base_SetConfig+0xec>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d003      	beq.n	8002886 <TIM_Base_SetConfig+0x5a>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a26      	ldr	r2, [pc, #152]	@ (800291c <TIM_Base_SetConfig+0xf0>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d108      	bne.n	8002898 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800288c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	68fa      	ldr	r2, [r7, #12]
 8002894:	4313      	orrs	r3, r2
 8002896:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	695b      	ldr	r3, [r3, #20]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	68fa      	ldr	r2, [r7, #12]
 80028aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	689a      	ldr	r2, [r3, #8]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a14      	ldr	r2, [pc, #80]	@ (8002910 <TIM_Base_SetConfig+0xe4>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d00b      	beq.n	80028dc <TIM_Base_SetConfig+0xb0>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	4a13      	ldr	r2, [pc, #76]	@ (8002914 <TIM_Base_SetConfig+0xe8>)
 80028c8:	4293      	cmp	r3, r2
 80028ca:	d007      	beq.n	80028dc <TIM_Base_SetConfig+0xb0>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	4a12      	ldr	r2, [pc, #72]	@ (8002918 <TIM_Base_SetConfig+0xec>)
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d003      	beq.n	80028dc <TIM_Base_SetConfig+0xb0>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a11      	ldr	r2, [pc, #68]	@ (800291c <TIM_Base_SetConfig+0xf0>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d103      	bne.n	80028e4 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	691a      	ldr	r2, [r3, #16]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2201      	movs	r2, #1
 80028e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	f003 0301 	and.w	r3, r3, #1
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d105      	bne.n	8002902 <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	f023 0201 	bic.w	r2, r3, #1
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	611a      	str	r2, [r3, #16]
  }
}
 8002902:	bf00      	nop
 8002904:	3714      	adds	r7, #20
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	40012c00 	.word	0x40012c00
 8002914:	40014000 	.word	0x40014000
 8002918:	40014400 	.word	0x40014400
 800291c:	40014800 	.word	0x40014800

08002920 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8002920:	b480      	push	{r7}
 8002922:	b087      	sub	sp, #28
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	607a      	str	r2, [r7, #4]
 800292c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6a1b      	ldr	r3, [r3, #32]
 8002932:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6a1b      	ldr	r3, [r3, #32]
 8002938:	f023 0201 	bic.w	r2, r3, #1
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	4a1e      	ldr	r2, [pc, #120]	@ (80029c4 <TIM_TI1_SetConfig+0xa4>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d007      	beq.n	800295e <TIM_TI1_SetConfig+0x3e>
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002954:	d003      	beq.n	800295e <TIM_TI1_SetConfig+0x3e>
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	4a1b      	ldr	r2, [pc, #108]	@ (80029c8 <TIM_TI1_SetConfig+0xa8>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d101      	bne.n	8002962 <TIM_TI1_SetConfig+0x42>
 800295e:	2301      	movs	r3, #1
 8002960:	e000      	b.n	8002964 <TIM_TI1_SetConfig+0x44>
 8002962:	2300      	movs	r3, #0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d008      	beq.n	800297a <TIM_TI1_SetConfig+0x5a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	f023 0303 	bic.w	r3, r3, #3
 800296e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8002970:	697a      	ldr	r2, [r7, #20]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4313      	orrs	r3, r2
 8002976:	617b      	str	r3, [r7, #20]
 8002978:	e003      	b.n	8002982 <TIM_TI1_SetConfig+0x62>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	f043 0301 	orr.w	r3, r3, #1
 8002980:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002988:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	011b      	lsls	r3, r3, #4
 800298e:	b2db      	uxtb	r3, r3
 8002990:	697a      	ldr	r2, [r7, #20]
 8002992:	4313      	orrs	r3, r2
 8002994:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002996:	693b      	ldr	r3, [r7, #16]
 8002998:	f023 030a 	bic.w	r3, r3, #10
 800299c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	f003 030a 	and.w	r3, r3, #10
 80029a4:	693a      	ldr	r2, [r7, #16]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	697a      	ldr	r2, [r7, #20]
 80029ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	621a      	str	r2, [r3, #32]
}
 80029b6:	bf00      	nop
 80029b8:	371c      	adds	r7, #28
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	40012c00 	.word	0x40012c00
 80029c8:	40014000 	.word	0x40014000

080029cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b087      	sub	sp, #28
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	60f8      	str	r0, [r7, #12]
 80029d4:	60b9      	str	r1, [r7, #8]
 80029d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	6a1b      	ldr	r3, [r3, #32]
 80029dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6a1b      	ldr	r3, [r3, #32]
 80029e2:	f023 0201 	bic.w	r2, r3, #1
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80029f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	011b      	lsls	r3, r3, #4
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	f023 030a 	bic.w	r3, r3, #10
 8002a08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002a0a:	697a      	ldr	r2, [r7, #20]
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	693a      	ldr	r2, [r7, #16]
 8002a16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	697a      	ldr	r2, [r7, #20]
 8002a1c:	621a      	str	r2, [r3, #32]
}
 8002a1e:	bf00      	nop
 8002a20:	371c      	adds	r7, #28
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	b087      	sub	sp, #28
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	60f8      	str	r0, [r7, #12]
 8002a32:	60b9      	str	r1, [r7, #8]
 8002a34:	607a      	str	r2, [r7, #4]
 8002a36:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6a1b      	ldr	r3, [r3, #32]
 8002a3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	6a1b      	ldr	r3, [r3, #32]
 8002a42:	f023 0210 	bic.w	r2, r3, #16
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	699b      	ldr	r3, [r3, #24]
 8002a4e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	021b      	lsls	r3, r3, #8
 8002a5c:	693a      	ldr	r2, [r7, #16]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002a68:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	031b      	lsls	r3, r3, #12
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	693a      	ldr	r2, [r7, #16]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002a7c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	011b      	lsls	r3, r3, #4
 8002a82:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	697a      	ldr	r2, [r7, #20]
 8002a96:	621a      	str	r2, [r3, #32]
}
 8002a98:	bf00      	nop
 8002a9a:	371c      	adds	r7, #28
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b087      	sub	sp, #28
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	60f8      	str	r0, [r7, #12]
 8002aac:	60b9      	str	r1, [r7, #8]
 8002aae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
 8002ab4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6a1b      	ldr	r3, [r3, #32]
 8002aba:	f023 0210 	bic.w	r2, r3, #16
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	699b      	ldr	r3, [r3, #24]
 8002ac6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002ace:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	031b      	lsls	r3, r3, #12
 8002ad4:	693a      	ldr	r2, [r7, #16]
 8002ad6:	4313      	orrs	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002ae0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	011b      	lsls	r3, r3, #4
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	697a      	ldr	r2, [r7, #20]
 8002af6:	621a      	str	r2, [r3, #32]
}
 8002af8:	bf00      	nop
 8002afa:	371c      	adds	r7, #28
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b087      	sub	sp, #28
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
 8002b10:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6a1b      	ldr	r3, [r3, #32]
 8002b16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	f023 0303 	bic.w	r3, r3, #3
 8002b30:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b40:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	011b      	lsls	r3, r3, #4
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	693a      	ldr	r2, [r7, #16]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8002b54:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	021b      	lsls	r3, r3, #8
 8002b5a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8002b5e:	697a      	ldr	r2, [r7, #20]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	697a      	ldr	r2, [r7, #20]
 8002b6e:	621a      	str	r2, [r3, #32]
}
 8002b70:	bf00      	nop
 8002b72:	371c      	adds	r7, #28
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b087      	sub	sp, #28
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	60f8      	str	r0, [r7, #12]
 8002b84:	60b9      	str	r1, [r7, #8]
 8002b86:	607a      	str	r2, [r7, #4]
 8002b88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	69db      	ldr	r3, [r3, #28]
 8002ba0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ba8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	021b      	lsls	r3, r3, #8
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002bba:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	031b      	lsls	r3, r3, #12
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8002bce:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	031b      	lsls	r3, r3, #12
 8002bd4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	693a      	ldr	r2, [r7, #16]
 8002be2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	621a      	str	r2, [r3, #32]
}
 8002bea:	bf00      	nop
 8002bec:	371c      	adds	r7, #28
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr

08002bf6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	b085      	sub	sp, #20
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
 8002bfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002c0e:	683a      	ldr	r2, [r7, #0]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	f043 0307 	orr.w	r3, r3, #7
 8002c18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	609a      	str	r2, [r3, #8]
}
 8002c20:	bf00      	nop
 8002c22:	3714      	adds	r7, #20
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b087      	sub	sp, #28
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
 8002c38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	021a      	lsls	r2, r3, #8
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	697a      	ldr	r2, [r7, #20]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	697a      	ldr	r2, [r7, #20]
 8002c5e:	609a      	str	r2, [r3, #8]
}
 8002c60:	bf00      	nop
 8002c62:	371c      	adds	r7, #28
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b087      	sub	sp, #28
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	60f8      	str	r0, [r7, #12]
 8002c74:	60b9      	str	r1, [r7, #8]
 8002c76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	f003 031f 	and.w	r3, r3, #31
 8002c7e:	2201      	movs	r2, #1
 8002c80:	fa02 f303 	lsl.w	r3, r2, r3
 8002c84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6a1a      	ldr	r2, [r3, #32]
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	401a      	ands	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	6a1a      	ldr	r2, [r3, #32]
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	f003 031f 	and.w	r3, r3, #31
 8002c9e:	6879      	ldr	r1, [r7, #4]
 8002ca0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ca4:	431a      	orrs	r2, r3
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	621a      	str	r2, [r3, #32]
}
 8002caa:	bf00      	nop
 8002cac:	371c      	adds	r7, #28
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
	...

08002cb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b085      	sub	sp, #20
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d101      	bne.n	8002cd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ccc:	2302      	movs	r3, #2
 8002cce:	e04f      	b.n	8002d70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2202      	movs	r2, #2
 8002cdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a21      	ldr	r2, [pc, #132]	@ (8002d7c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d108      	bne.n	8002d0c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002d00:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	68fa      	ldr	r2, [r7, #12]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68fa      	ldr	r2, [r7, #12]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	68fa      	ldr	r2, [r7, #12]
 8002d24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a14      	ldr	r2, [pc, #80]	@ (8002d7c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d009      	beq.n	8002d44 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d38:	d004      	beq.n	8002d44 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a10      	ldr	r2, [pc, #64]	@ (8002d80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d10c      	bne.n	8002d5e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d4a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	68ba      	ldr	r2, [r7, #8]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	68ba      	ldr	r2, [r7, #8]
 8002d5c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2201      	movs	r2, #1
 8002d62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3714      	adds	r7, #20
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr
 8002d7c:	40012c00 	.word	0x40012c00
 8002d80:	40014000 	.word	0x40014000

08002d84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002d8c:	bf00      	nop
 8002d8e:	370c      	adds	r7, #12
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr

08002d98 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002d98:	b480      	push	{r7}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002da0:	bf00      	nop
 8002da2:	370c      	adds	r7, #12
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr

08002dac <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr

08002dc0 <memset>:
 8002dc0:	4402      	add	r2, r0
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d100      	bne.n	8002dca <memset+0xa>
 8002dc8:	4770      	bx	lr
 8002dca:	f803 1b01 	strb.w	r1, [r3], #1
 8002dce:	e7f9      	b.n	8002dc4 <memset+0x4>

08002dd0 <__libc_init_array>:
 8002dd0:	b570      	push	{r4, r5, r6, lr}
 8002dd2:	4d0d      	ldr	r5, [pc, #52]	@ (8002e08 <__libc_init_array+0x38>)
 8002dd4:	4c0d      	ldr	r4, [pc, #52]	@ (8002e0c <__libc_init_array+0x3c>)
 8002dd6:	1b64      	subs	r4, r4, r5
 8002dd8:	10a4      	asrs	r4, r4, #2
 8002dda:	2600      	movs	r6, #0
 8002ddc:	42a6      	cmp	r6, r4
 8002dde:	d109      	bne.n	8002df4 <__libc_init_array+0x24>
 8002de0:	4d0b      	ldr	r5, [pc, #44]	@ (8002e10 <__libc_init_array+0x40>)
 8002de2:	4c0c      	ldr	r4, [pc, #48]	@ (8002e14 <__libc_init_array+0x44>)
 8002de4:	f000 f818 	bl	8002e18 <_init>
 8002de8:	1b64      	subs	r4, r4, r5
 8002dea:	10a4      	asrs	r4, r4, #2
 8002dec:	2600      	movs	r6, #0
 8002dee:	42a6      	cmp	r6, r4
 8002df0:	d105      	bne.n	8002dfe <__libc_init_array+0x2e>
 8002df2:	bd70      	pop	{r4, r5, r6, pc}
 8002df4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002df8:	4798      	blx	r3
 8002dfa:	3601      	adds	r6, #1
 8002dfc:	e7ee      	b.n	8002ddc <__libc_init_array+0xc>
 8002dfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e02:	4798      	blx	r3
 8002e04:	3601      	adds	r6, #1
 8002e06:	e7f2      	b.n	8002dee <__libc_init_array+0x1e>
 8002e08:	08002e60 	.word	0x08002e60
 8002e0c:	08002e60 	.word	0x08002e60
 8002e10:	08002e60 	.word	0x08002e60
 8002e14:	08002e64 	.word	0x08002e64

08002e18 <_init>:
 8002e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e1a:	bf00      	nop
 8002e1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e1e:	bc08      	pop	{r3}
 8002e20:	469e      	mov	lr, r3
 8002e22:	4770      	bx	lr

08002e24 <_fini>:
 8002e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e26:	bf00      	nop
 8002e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e2a:	bc08      	pop	{r3}
 8002e2c:	469e      	mov	lr, r3
 8002e2e:	4770      	bx	lr
