/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SS */
.set SS__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set SS__0__MASK, 0x04
.set SS__0__PC, CYREG_PRT1_PC2
.set SS__0__PORT, 1
.set SS__0__SHIFT, 2
.set SS__AG, CYREG_PRT1_AG
.set SS__AMUX, CYREG_PRT1_AMUX
.set SS__BIE, CYREG_PRT1_BIE
.set SS__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SS__BYP, CYREG_PRT1_BYP
.set SS__CTL, CYREG_PRT1_CTL
.set SS__DM0, CYREG_PRT1_DM0
.set SS__DM1, CYREG_PRT1_DM1
.set SS__DM2, CYREG_PRT1_DM2
.set SS__DR, CYREG_PRT1_DR
.set SS__INP_DIS, CYREG_PRT1_INP_DIS
.set SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SS__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SS__LCD_EN, CYREG_PRT1_LCD_EN
.set SS__MASK, 0x04
.set SS__PORT, 1
.set SS__PRT, CYREG_PRT1_PRT
.set SS__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SS__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SS__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SS__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SS__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SS__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SS__PS, CYREG_PRT1_PS
.set SS__SHIFT, 2
.set SS__SLW, CYREG_PRT1_SLW

/* LCD */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* COL1 */
.set COL1__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set COL1__0__MASK, 0x01
.set COL1__0__PC, CYREG_PRT3_PC0
.set COL1__0__PORT, 3
.set COL1__0__SHIFT, 0
.set COL1__AG, CYREG_PRT3_AG
.set COL1__AMUX, CYREG_PRT3_AMUX
.set COL1__BIE, CYREG_PRT3_BIE
.set COL1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set COL1__BYP, CYREG_PRT3_BYP
.set COL1__CTL, CYREG_PRT3_CTL
.set COL1__DM0, CYREG_PRT3_DM0
.set COL1__DM1, CYREG_PRT3_DM1
.set COL1__DM2, CYREG_PRT3_DM2
.set COL1__DR, CYREG_PRT3_DR
.set COL1__INP_DIS, CYREG_PRT3_INP_DIS
.set COL1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set COL1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set COL1__LCD_EN, CYREG_PRT3_LCD_EN
.set COL1__MASK, 0x01
.set COL1__PORT, 3
.set COL1__PRT, CYREG_PRT3_PRT
.set COL1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set COL1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set COL1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set COL1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set COL1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set COL1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set COL1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set COL1__PS, CYREG_PRT3_PS
.set COL1__SHIFT, 0
.set COL1__SLW, CYREG_PRT3_SLW

/* COL2 */
.set COL2__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set COL2__0__MASK, 0x08
.set COL2__0__PC, CYREG_PRT12_PC3
.set COL2__0__PORT, 12
.set COL2__0__SHIFT, 3
.set COL2__AG, CYREG_PRT12_AG
.set COL2__BIE, CYREG_PRT12_BIE
.set COL2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set COL2__BYP, CYREG_PRT12_BYP
.set COL2__DM0, CYREG_PRT12_DM0
.set COL2__DM1, CYREG_PRT12_DM1
.set COL2__DM2, CYREG_PRT12_DM2
.set COL2__DR, CYREG_PRT12_DR
.set COL2__INP_DIS, CYREG_PRT12_INP_DIS
.set COL2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set COL2__MASK, 0x08
.set COL2__PORT, 12
.set COL2__PRT, CYREG_PRT12_PRT
.set COL2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set COL2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set COL2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set COL2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set COL2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set COL2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set COL2__PS, CYREG_PRT12_PS
.set COL2__SHIFT, 3
.set COL2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set COL2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set COL2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set COL2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set COL2__SLW, CYREG_PRT12_SLW

/* COL3 */
.set COL3__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set COL3__0__MASK, 0x10
.set COL3__0__PC, CYREG_PRT12_PC4
.set COL3__0__PORT, 12
.set COL3__0__SHIFT, 4
.set COL3__AG, CYREG_PRT12_AG
.set COL3__BIE, CYREG_PRT12_BIE
.set COL3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set COL3__BYP, CYREG_PRT12_BYP
.set COL3__DM0, CYREG_PRT12_DM0
.set COL3__DM1, CYREG_PRT12_DM1
.set COL3__DM2, CYREG_PRT12_DM2
.set COL3__DR, CYREG_PRT12_DR
.set COL3__INP_DIS, CYREG_PRT12_INP_DIS
.set COL3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set COL3__MASK, 0x10
.set COL3__PORT, 12
.set COL3__PRT, CYREG_PRT12_PRT
.set COL3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set COL3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set COL3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set COL3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set COL3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set COL3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set COL3__PS, CYREG_PRT12_PS
.set COL3__SHIFT, 4
.set COL3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set COL3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set COL3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set COL3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set COL3__SLW, CYREG_PRT12_SLW

/* COL4 */
.set COL4__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set COL4__0__MASK, 0x20
.set COL4__0__PC, CYREG_PRT12_PC5
.set COL4__0__PORT, 12
.set COL4__0__SHIFT, 5
.set COL4__AG, CYREG_PRT12_AG
.set COL4__BIE, CYREG_PRT12_BIE
.set COL4__BIT_MASK, CYREG_PRT12_BIT_MASK
.set COL4__BYP, CYREG_PRT12_BYP
.set COL4__DM0, CYREG_PRT12_DM0
.set COL4__DM1, CYREG_PRT12_DM1
.set COL4__DM2, CYREG_PRT12_DM2
.set COL4__DR, CYREG_PRT12_DR
.set COL4__INP_DIS, CYREG_PRT12_INP_DIS
.set COL4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set COL4__MASK, 0x20
.set COL4__PORT, 12
.set COL4__PRT, CYREG_PRT12_PRT
.set COL4__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set COL4__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set COL4__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set COL4__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set COL4__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set COL4__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set COL4__PS, CYREG_PRT12_PS
.set COL4__SHIFT, 5
.set COL4__SIO_CFG, CYREG_PRT12_SIO_CFG
.set COL4__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set COL4__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set COL4__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set COL4__SLW, CYREG_PRT12_SLW

/* ROW1 */
.set ROW1__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set ROW1__0__MASK, 0x10
.set ROW1__0__PC, CYREG_PRT1_PC4
.set ROW1__0__PORT, 1
.set ROW1__0__SHIFT, 4
.set ROW1__AG, CYREG_PRT1_AG
.set ROW1__AMUX, CYREG_PRT1_AMUX
.set ROW1__BIE, CYREG_PRT1_BIE
.set ROW1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ROW1__BYP, CYREG_PRT1_BYP
.set ROW1__CTL, CYREG_PRT1_CTL
.set ROW1__DM0, CYREG_PRT1_DM0
.set ROW1__DM1, CYREG_PRT1_DM1
.set ROW1__DM2, CYREG_PRT1_DM2
.set ROW1__DR, CYREG_PRT1_DR
.set ROW1__INP_DIS, CYREG_PRT1_INP_DIS
.set ROW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ROW1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ROW1__LCD_EN, CYREG_PRT1_LCD_EN
.set ROW1__MASK, 0x10
.set ROW1__PORT, 1
.set ROW1__PRT, CYREG_PRT1_PRT
.set ROW1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ROW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ROW1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ROW1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ROW1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ROW1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ROW1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ROW1__PS, CYREG_PRT1_PS
.set ROW1__SHIFT, 4
.set ROW1__SLW, CYREG_PRT1_SLW

/* ROW2 */
.set ROW2__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set ROW2__0__MASK, 0x20
.set ROW2__0__PC, CYREG_PRT1_PC5
.set ROW2__0__PORT, 1
.set ROW2__0__SHIFT, 5
.set ROW2__AG, CYREG_PRT1_AG
.set ROW2__AMUX, CYREG_PRT1_AMUX
.set ROW2__BIE, CYREG_PRT1_BIE
.set ROW2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ROW2__BYP, CYREG_PRT1_BYP
.set ROW2__CTL, CYREG_PRT1_CTL
.set ROW2__DM0, CYREG_PRT1_DM0
.set ROW2__DM1, CYREG_PRT1_DM1
.set ROW2__DM2, CYREG_PRT1_DM2
.set ROW2__DR, CYREG_PRT1_DR
.set ROW2__INP_DIS, CYREG_PRT1_INP_DIS
.set ROW2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ROW2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ROW2__LCD_EN, CYREG_PRT1_LCD_EN
.set ROW2__MASK, 0x20
.set ROW2__PORT, 1
.set ROW2__PRT, CYREG_PRT1_PRT
.set ROW2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ROW2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ROW2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ROW2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ROW2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ROW2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ROW2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ROW2__PS, CYREG_PRT1_PS
.set ROW2__SHIFT, 5
.set ROW2__SLW, CYREG_PRT1_SLW

/* ROW3 */
.set ROW3__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set ROW3__0__MASK, 0x40
.set ROW3__0__PC, CYREG_PRT1_PC6
.set ROW3__0__PORT, 1
.set ROW3__0__SHIFT, 6
.set ROW3__AG, CYREG_PRT1_AG
.set ROW3__AMUX, CYREG_PRT1_AMUX
.set ROW3__BIE, CYREG_PRT1_BIE
.set ROW3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ROW3__BYP, CYREG_PRT1_BYP
.set ROW3__CTL, CYREG_PRT1_CTL
.set ROW3__DM0, CYREG_PRT1_DM0
.set ROW3__DM1, CYREG_PRT1_DM1
.set ROW3__DM2, CYREG_PRT1_DM2
.set ROW3__DR, CYREG_PRT1_DR
.set ROW3__INP_DIS, CYREG_PRT1_INP_DIS
.set ROW3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ROW3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ROW3__LCD_EN, CYREG_PRT1_LCD_EN
.set ROW3__MASK, 0x40
.set ROW3__PORT, 1
.set ROW3__PRT, CYREG_PRT1_PRT
.set ROW3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ROW3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ROW3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ROW3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ROW3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ROW3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ROW3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ROW3__PS, CYREG_PRT1_PS
.set ROW3__SHIFT, 6
.set ROW3__SLW, CYREG_PRT1_SLW

/* ROW4 */
.set ROW4__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set ROW4__0__MASK, 0x80
.set ROW4__0__PC, CYREG_PRT1_PC7
.set ROW4__0__PORT, 1
.set ROW4__0__SHIFT, 7
.set ROW4__AG, CYREG_PRT1_AG
.set ROW4__AMUX, CYREG_PRT1_AMUX
.set ROW4__BIE, CYREG_PRT1_BIE
.set ROW4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set ROW4__BYP, CYREG_PRT1_BYP
.set ROW4__CTL, CYREG_PRT1_CTL
.set ROW4__DM0, CYREG_PRT1_DM0
.set ROW4__DM1, CYREG_PRT1_DM1
.set ROW4__DM2, CYREG_PRT1_DM2
.set ROW4__DR, CYREG_PRT1_DR
.set ROW4__INP_DIS, CYREG_PRT1_INP_DIS
.set ROW4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set ROW4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set ROW4__LCD_EN, CYREG_PRT1_LCD_EN
.set ROW4__MASK, 0x80
.set ROW4__PORT, 1
.set ROW4__PRT, CYREG_PRT1_PRT
.set ROW4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set ROW4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set ROW4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set ROW4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set ROW4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set ROW4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set ROW4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set ROW4__PS, CYREG_PRT1_PS
.set ROW4__SHIFT, 7
.set ROW4__SLW, CYREG_PRT1_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Rx_2 */
.set Rx_2__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Rx_2__0__MASK, 0x80
.set Rx_2__0__PC, CYREG_PRT3_PC7
.set Rx_2__0__PORT, 3
.set Rx_2__0__SHIFT, 7
.set Rx_2__AG, CYREG_PRT3_AG
.set Rx_2__AMUX, CYREG_PRT3_AMUX
.set Rx_2__BIE, CYREG_PRT3_BIE
.set Rx_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx_2__BYP, CYREG_PRT3_BYP
.set Rx_2__CTL, CYREG_PRT3_CTL
.set Rx_2__DM0, CYREG_PRT3_DM0
.set Rx_2__DM1, CYREG_PRT3_DM1
.set Rx_2__DM2, CYREG_PRT3_DM2
.set Rx_2__DR, CYREG_PRT3_DR
.set Rx_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx_2__MASK, 0x80
.set Rx_2__PORT, 3
.set Rx_2__PRT, CYREG_PRT3_PRT
.set Rx_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx_2__PS, CYREG_PRT3_PS
.set Rx_2__SHIFT, 7
.set Rx_2__SLW, CYREG_PRT3_SLW

/* SPIM */
.set SPIM_BSPIM_BidirMode_CtrlReg__0__MASK, 0x01
.set SPIM_BSPIM_BidirMode_CtrlReg__0__POS, 0
.set SPIM_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPIM_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set SPIM_BSPIM_BidirMode_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set SPIM_BSPIM_BidirMode_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set SPIM_BSPIM_BidirMode_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set SPIM_BSPIM_BidirMode_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set SPIM_BSPIM_BidirMode_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set SPIM_BSPIM_BidirMode_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set SPIM_BSPIM_BidirMode_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set SPIM_BSPIM_BidirMode_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPIM_BSPIM_BidirMode_CtrlReg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set SPIM_BSPIM_BidirMode_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set SPIM_BSPIM_BidirMode_CtrlReg__COUNT_REG, CYREG_B1_UDB05_CTL
.set SPIM_BSPIM_BidirMode_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set SPIM_BSPIM_BidirMode_CtrlReg__MASK, 0x01
.set SPIM_BSPIM_BidirMode_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPIM_BSPIM_BidirMode_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPIM_BSPIM_BidirMode_CtrlReg__PERIOD_REG, CYREG_B1_UDB05_MSK
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set SPIM_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set SPIM_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set SPIM_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set SPIM_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SPIM_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set SPIM_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set SPIM_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIM_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPIM_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_RxStsReg__4__POS, 4
.set SPIM_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_BSPIM_RxStsReg__5__POS, 5
.set SPIM_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_BSPIM_RxStsReg__6__POS, 6
.set SPIM_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SPIM_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIM_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set SPIM_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set SPIM_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set SPIM_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB06_A0
.set SPIM_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB06_A1
.set SPIM_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set SPIM_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB06_D0
.set SPIM_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB06_D1
.set SPIM_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set SPIM_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB06_F0
.set SPIM_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB06_F1
.set SPIM_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set SPIM_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_BSPIM_TxStsReg__0__POS, 0
.set SPIM_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_BSPIM_TxStsReg__1__POS, 1
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPIM_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set SPIM_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_BSPIM_TxStsReg__2__POS, 2
.set SPIM_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_BSPIM_TxStsReg__3__POS, 3
.set SPIM_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_BSPIM_TxStsReg__4__POS, 4
.set SPIM_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB05_MSK
.set SPIM_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPIM_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPIM_BSPIM_TxStsReg__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set SPIM_BSPIM_TxStsReg__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set SPIM_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB05_ST
.set SPIM_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set SPIM_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set SPIM_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set SPIM_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIM_IntClock__INDEX, 0x00
.set SPIM_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIM_IntClock__PM_ACT_MSK, 0x01
.set SPIM_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIM_IntClock__PM_STBY_MSK, 0x01

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* Tx_2 */
.set Tx_2__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Tx_2__0__MASK, 0x04
.set Tx_2__0__PC, CYREG_PRT12_PC2
.set Tx_2__0__PORT, 12
.set Tx_2__0__SHIFT, 2
.set Tx_2__AG, CYREG_PRT12_AG
.set Tx_2__BIE, CYREG_PRT12_BIE
.set Tx_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_2__BYP, CYREG_PRT12_BYP
.set Tx_2__DM0, CYREG_PRT12_DM0
.set Tx_2__DM1, CYREG_PRT12_DM1
.set Tx_2__DM2, CYREG_PRT12_DM2
.set Tx_2__DR, CYREG_PRT12_DR
.set Tx_2__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_2__MASK, 0x04
.set Tx_2__PORT, 12
.set Tx_2__PRT, CYREG_PRT12_PRT
.set Tx_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_2__PS, CYREG_PRT12_PS
.set Tx_2__SHIFT, 2
.set Tx_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_2__SLW, CYREG_PRT12_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB03_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB03_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB03_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB03_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB03_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB03_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_GSM_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_GSM_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set UART_GSM_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set UART_GSM_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_GSM_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_GSM_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set UART_GSM_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set UART_GSM_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_GSM_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB07_CTL
.set UART_GSM_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_GSM_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB07_CTL
.set UART_GSM_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set UART_GSM_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_GSM_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_GSM_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB07_MSK
.set UART_GSM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_GSM_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_GSM_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_GSM_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_GSM_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_GSM_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_GSM_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB07_ST_CTL
.set UART_GSM_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB07_ST_CTL
.set UART_GSM_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB07_ST
.set UART_GSM_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_GSM_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_GSM_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_GSM_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_GSM_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_GSM_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_GSM_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_GSM_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_GSM_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_GSM_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_GSM_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_GSM_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_GSM_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_GSM_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_GSM_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_GSM_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_GSM_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_GSM_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_GSM_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_GSM_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_GSM_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_GSM_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_GSM_BUART_sRX_RxSts__3__POS, 3
.set UART_GSM_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_GSM_BUART_sRX_RxSts__4__POS, 4
.set UART_GSM_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_GSM_BUART_sRX_RxSts__5__POS, 5
.set UART_GSM_BUART_sRX_RxSts__MASK, 0x38
.set UART_GSM_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_GSM_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_GSM_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB02_A0
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB02_A1
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB02_D0
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB02_D1
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB02_F0
.set UART_GSM_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB02_F1
.set UART_GSM_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_GSM_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_GSM_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_GSM_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_GSM_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_GSM_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_GSM_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_GSM_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_GSM_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_GSM_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_GSM_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_GSM_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_GSM_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_GSM_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_GSM_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_GSM_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_GSM_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_GSM_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_GSM_BUART_sTX_TxSts__0__POS, 0
.set UART_GSM_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_GSM_BUART_sTX_TxSts__1__POS, 1
.set UART_GSM_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_GSM_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_GSM_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_GSM_BUART_sTX_TxSts__2__POS, 2
.set UART_GSM_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_GSM_BUART_sTX_TxSts__3__POS, 3
.set UART_GSM_BUART_sTX_TxSts__MASK, 0x0F
.set UART_GSM_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_GSM_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_GSM_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_GSM_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_GSM_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_GSM_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_GSM_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_GSM_IntClock__INDEX, 0x01
.set UART_GSM_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_GSM_IntClock__PM_ACT_MSK, 0x02
.set UART_GSM_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_GSM_IntClock__PM_STBY_MSK, 0x02
.set UART_GSM_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_GSM_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_GSM_RXInternalInterrupt__INTC_MASK, 0x04
.set UART_GSM_RXInternalInterrupt__INTC_NUMBER, 2
.set UART_GSM_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_GSM_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_GSM_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_GSM_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_GSM_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_GSM_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_GSM_TXInternalInterrupt__INTC_MASK, 0x08
.set UART_GSM_TXInternalInterrupt__INTC_NUMBER, 3
.set UART_GSM_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_GSM_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set UART_GSM_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_GSM_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04

/* PHRES */
.set PHRES__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set PHRES__0__MASK, 0x02
.set PHRES__0__PC, CYREG_PRT3_PC1
.set PHRES__0__PORT, 3
.set PHRES__0__SHIFT, 1
.set PHRES__AG, CYREG_PRT3_AG
.set PHRES__AMUX, CYREG_PRT3_AMUX
.set PHRES__BIE, CYREG_PRT3_BIE
.set PHRES__BIT_MASK, CYREG_PRT3_BIT_MASK
.set PHRES__BYP, CYREG_PRT3_BYP
.set PHRES__CTL, CYREG_PRT3_CTL
.set PHRES__DM0, CYREG_PRT3_DM0
.set PHRES__DM1, CYREG_PRT3_DM1
.set PHRES__DM2, CYREG_PRT3_DM2
.set PHRES__DR, CYREG_PRT3_DR
.set PHRES__INP_DIS, CYREG_PRT3_INP_DIS
.set PHRES__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set PHRES__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set PHRES__LCD_EN, CYREG_PRT3_LCD_EN
.set PHRES__MASK, 0x02
.set PHRES__PORT, 3
.set PHRES__PRT, CYREG_PRT3_PRT
.set PHRES__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set PHRES__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set PHRES__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set PHRES__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set PHRES__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set PHRES__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set PHRES__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set PHRES__PS, CYREG_PRT3_PS
.set PHRES__SHIFT, 1
.set PHRES__SLW, CYREG_PRT3_SLW

/* RADAR */
.set RADAR__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set RADAR__0__MASK, 0x08
.set RADAR__0__PC, CYREG_PRT3_PC3
.set RADAR__0__PORT, 3
.set RADAR__0__SHIFT, 3
.set RADAR__AG, CYREG_PRT3_AG
.set RADAR__AMUX, CYREG_PRT3_AMUX
.set RADAR__BIE, CYREG_PRT3_BIE
.set RADAR__BIT_MASK, CYREG_PRT3_BIT_MASK
.set RADAR__BYP, CYREG_PRT3_BYP
.set RADAR__CTL, CYREG_PRT3_CTL
.set RADAR__DM0, CYREG_PRT3_DM0
.set RADAR__DM1, CYREG_PRT3_DM1
.set RADAR__DM2, CYREG_PRT3_DM2
.set RADAR__DR, CYREG_PRT3_DR
.set RADAR__INP_DIS, CYREG_PRT3_INP_DIS
.set RADAR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set RADAR__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set RADAR__LCD_EN, CYREG_PRT3_LCD_EN
.set RADAR__MASK, 0x08
.set RADAR__PORT, 3
.set RADAR__PRT, CYREG_PRT3_PRT
.set RADAR__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set RADAR__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set RADAR__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set RADAR__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set RADAR__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set RADAR__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set RADAR__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set RADAR__PS, CYREG_PRT3_PS
.set RADAR__SHIFT, 3
.set RADAR__SLW, CYREG_PRT3_SLW

/* VDAC8 */
.set VDAC8_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC8_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC8_viDAC8__D, CYREG_DAC2_D
.set VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC8_viDAC8__PM_ACT_MSK, 0x04
.set VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC8_viDAC8__PM_STBY_MSK, 0x04
.set VDAC8_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC8_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC8_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC8_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC8_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC8_viDAC8__TR, CYREG_DAC2_TR
.set VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC8_viDAC8__TST, CYREG_DAC2_TST

/* BEEPER */
.set BEEPER__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set BEEPER__0__MASK, 0x40
.set BEEPER__0__PC, CYREG_PRT3_PC6
.set BEEPER__0__PORT, 3
.set BEEPER__0__SHIFT, 6
.set BEEPER__AG, CYREG_PRT3_AG
.set BEEPER__AMUX, CYREG_PRT3_AMUX
.set BEEPER__BIE, CYREG_PRT3_BIE
.set BEEPER__BIT_MASK, CYREG_PRT3_BIT_MASK
.set BEEPER__BYP, CYREG_PRT3_BYP
.set BEEPER__CTL, CYREG_PRT3_CTL
.set BEEPER__DM0, CYREG_PRT3_DM0
.set BEEPER__DM1, CYREG_PRT3_DM1
.set BEEPER__DM2, CYREG_PRT3_DM2
.set BEEPER__DR, CYREG_PRT3_DR
.set BEEPER__INP_DIS, CYREG_PRT3_INP_DIS
.set BEEPER__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set BEEPER__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set BEEPER__LCD_EN, CYREG_PRT3_LCD_EN
.set BEEPER__MASK, 0x40
.set BEEPER__PORT, 3
.set BEEPER__PRT, CYREG_PRT3_PRT
.set BEEPER__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set BEEPER__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set BEEPER__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set BEEPER__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set BEEPER__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set BEEPER__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set BEEPER__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set BEEPER__PS, CYREG_PRT3_PS
.set BEEPER__SHIFT, 6
.set BEEPER__SLW, CYREG_PRT3_SLW

/* SCLK_1 */
.set SCLK_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCLK_1__0__MASK, 0x01
.set SCLK_1__0__PC, CYREG_PRT12_PC0
.set SCLK_1__0__PORT, 12
.set SCLK_1__0__SHIFT, 0
.set SCLK_1__AG, CYREG_PRT12_AG
.set SCLK_1__BIE, CYREG_PRT12_BIE
.set SCLK_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCLK_1__BYP, CYREG_PRT12_BYP
.set SCLK_1__DM0, CYREG_PRT12_DM0
.set SCLK_1__DM1, CYREG_PRT12_DM1
.set SCLK_1__DM2, CYREG_PRT12_DM2
.set SCLK_1__DR, CYREG_PRT12_DR
.set SCLK_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCLK_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCLK_1__MASK, 0x01
.set SCLK_1__PORT, 12
.set SCLK_1__PRT, CYREG_PRT12_PRT
.set SCLK_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCLK_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCLK_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCLK_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCLK_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCLK_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCLK_1__PS, CYREG_PRT12_PS
.set SCLK_1__SHIFT, 0
.set SCLK_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCLK_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCLK_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCLK_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCLK_1__SLW, CYREG_PRT12_SLW

/* SDAT_1 */
.set SDAT_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDAT_1__0__MASK, 0x02
.set SDAT_1__0__PC, CYREG_PRT12_PC1
.set SDAT_1__0__PORT, 12
.set SDAT_1__0__SHIFT, 1
.set SDAT_1__AG, CYREG_PRT12_AG
.set SDAT_1__BIE, CYREG_PRT12_BIE
.set SDAT_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDAT_1__BYP, CYREG_PRT12_BYP
.set SDAT_1__DM0, CYREG_PRT12_DM0
.set SDAT_1__DM1, CYREG_PRT12_DM1
.set SDAT_1__DM2, CYREG_PRT12_DM2
.set SDAT_1__DR, CYREG_PRT12_DR
.set SDAT_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDAT_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDAT_1__MASK, 0x02
.set SDAT_1__PORT, 12
.set SDAT_1__PRT, CYREG_PRT12_PRT
.set SDAT_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDAT_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDAT_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDAT_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDAT_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDAT_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDAT_1__PS, CYREG_PRT12_PS
.set SDAT_1__SHIFT, 1
.set SDAT_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDAT_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDAT_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDAT_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDAT_1__SLW, CYREG_PRT12_SLW

/* pwn1_clk */
.set pwn1_clk__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set pwn1_clk__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set pwn1_clk__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set pwn1_clk__CFG2_SRC_SEL_MASK, 0x07
.set pwn1_clk__INDEX, 0x03
.set pwn1_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set pwn1_clk__PM_ACT_MSK, 0x08
.set pwn1_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set pwn1_clk__PM_STBY_MSK, 0x08

/* BACKLIGHT */
.set BACKLIGHT__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set BACKLIGHT__0__MASK, 0x80
.set BACKLIGHT__0__PC, CYREG_PRT2_PC7
.set BACKLIGHT__0__PORT, 2
.set BACKLIGHT__0__SHIFT, 7
.set BACKLIGHT__AG, CYREG_PRT2_AG
.set BACKLIGHT__AMUX, CYREG_PRT2_AMUX
.set BACKLIGHT__BIE, CYREG_PRT2_BIE
.set BACKLIGHT__BIT_MASK, CYREG_PRT2_BIT_MASK
.set BACKLIGHT__BYP, CYREG_PRT2_BYP
.set BACKLIGHT__CTL, CYREG_PRT2_CTL
.set BACKLIGHT__DM0, CYREG_PRT2_DM0
.set BACKLIGHT__DM1, CYREG_PRT2_DM1
.set BACKLIGHT__DM2, CYREG_PRT2_DM2
.set BACKLIGHT__DR, CYREG_PRT2_DR
.set BACKLIGHT__INP_DIS, CYREG_PRT2_INP_DIS
.set BACKLIGHT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set BACKLIGHT__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set BACKLIGHT__LCD_EN, CYREG_PRT2_LCD_EN
.set BACKLIGHT__MASK, 0x80
.set BACKLIGHT__PORT, 2
.set BACKLIGHT__PRT, CYREG_PRT2_PRT
.set BACKLIGHT__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set BACKLIGHT__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set BACKLIGHT__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set BACKLIGHT__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set BACKLIGHT__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set BACKLIGHT__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set BACKLIGHT__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set BACKLIGHT__PS, CYREG_PRT2_PS
.set BACKLIGHT__SHIFT, 7
.set BACKLIGHT__SLW, CYREG_PRT2_SLW

/* isr_Timer */
.set isr_Timer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Timer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Timer__INTC_MASK, 0x80000
.set isr_Timer__INTC_NUMBER, 19
.set isr_Timer__INTC_PRIOR_NUM, 7
.set isr_Timer__INTC_PRIOR_REG, CYREG_NVIC_PRI_19
.set isr_Timer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Timer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_PR */
.set ADC_SAR_PR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_PR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_PR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_PR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_PR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_PR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_PR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_PR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_PR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_PR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_PR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_PR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_PR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_PR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_PR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_PR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_PR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_PR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_PR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_PR_ADC_SAR__WRK1, CYREG_SAR0_WRK1
.set ADC_SAR_PR_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_PR_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_PR_IRQ__INTC_MASK, 0x01
.set ADC_SAR_PR_IRQ__INTC_NUMBER, 0
.set ADC_SAR_PR_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_PR_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_PR_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_PR_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_PR_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_PR_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_PR_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_PR_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_PR_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_PR_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_PR_theACLK__INDEX, 0x00
.set ADC_SAR_PR_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_PR_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_PR_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_PR_theACLK__PM_STBY_MSK, 0x01

/* PWM_BEEPER */
.set PWM_BEEPER_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWM_BEEPER_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWM_BEEPER_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWM_BEEPER_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWM_BEEPER_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWM_BEEPER_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWM_BEEPER_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWM_BEEPER_PWMHW__PER0, CYREG_TMR1_PER0
.set PWM_BEEPER_PWMHW__PER1, CYREG_TMR1_PER1
.set PWM_BEEPER_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_BEEPER_PWMHW__PM_ACT_MSK, 0x02
.set PWM_BEEPER_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_BEEPER_PWMHW__PM_STBY_MSK, 0x02
.set PWM_BEEPER_PWMHW__RT0, CYREG_TMR1_RT0
.set PWM_BEEPER_PWMHW__RT1, CYREG_TMR1_RT1
.set PWM_BEEPER_PWMHW__SR0, CYREG_TMR1_SR0

/* REED_RELAY */
.set REED_RELAY__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set REED_RELAY__0__MASK, 0x01
.set REED_RELAY__0__PC, CYREG_IO_PC_PRT15_PC0
.set REED_RELAY__0__PORT, 15
.set REED_RELAY__0__SHIFT, 0
.set REED_RELAY__AG, CYREG_PRT15_AG
.set REED_RELAY__AMUX, CYREG_PRT15_AMUX
.set REED_RELAY__BIE, CYREG_PRT15_BIE
.set REED_RELAY__BIT_MASK, CYREG_PRT15_BIT_MASK
.set REED_RELAY__BYP, CYREG_PRT15_BYP
.set REED_RELAY__CTL, CYREG_PRT15_CTL
.set REED_RELAY__DM0, CYREG_PRT15_DM0
.set REED_RELAY__DM1, CYREG_PRT15_DM1
.set REED_RELAY__DM2, CYREG_PRT15_DM2
.set REED_RELAY__DR, CYREG_PRT15_DR
.set REED_RELAY__INP_DIS, CYREG_PRT15_INP_DIS
.set REED_RELAY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set REED_RELAY__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set REED_RELAY__LCD_EN, CYREG_PRT15_LCD_EN
.set REED_RELAY__MASK, 0x01
.set REED_RELAY__PORT, 15
.set REED_RELAY__PRT, CYREG_PRT15_PRT
.set REED_RELAY__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set REED_RELAY__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set REED_RELAY__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set REED_RELAY__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set REED_RELAY__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set REED_RELAY__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set REED_RELAY__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set REED_RELAY__PS, CYREG_PRT15_PS
.set REED_RELAY__SHIFT, 0
.set REED_RELAY__SLW, CYREG_PRT15_SLW

/* beeper_clk */
.set beeper_clk__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set beeper_clk__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set beeper_clk__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set beeper_clk__CFG2_SRC_SEL_MASK, 0x07
.set beeper_clk__INDEX, 0x05
.set beeper_clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set beeper_clk__PM_ACT_MSK, 0x20
.set beeper_clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set beeper_clk__PM_STBY_MSK, 0x20

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x04
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x10
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x10

/* ADC_SAR_RADAR */
.set ADC_SAR_RADAR_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_RADAR_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_RADAR_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_RADAR_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_RADAR_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_RADAR_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_RADAR_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_RADAR_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_RADAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_RADAR_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_RADAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_RADAR_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_RADAR_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_RADAR_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_RADAR_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_RADAR_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_RADAR_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_RADAR_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_RADAR_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_RADAR_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_SAR_RADAR_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_RADAR_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_RADAR_IRQ__INTC_MASK, 0x02
.set ADC_SAR_RADAR_IRQ__INTC_NUMBER, 1
.set ADC_SAR_RADAR_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_RADAR_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_RADAR_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_RADAR_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_RADAR_theACLK__CFG0, CYREG_CLKDIST_ACFG1_CFG0
.set ADC_SAR_RADAR_theACLK__CFG1, CYREG_CLKDIST_ACFG1_CFG1
.set ADC_SAR_RADAR_theACLK__CFG2, CYREG_CLKDIST_ACFG1_CFG2
.set ADC_SAR_RADAR_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_RADAR_theACLK__CFG3, CYREG_CLKDIST_ACFG1_CFG3
.set ADC_SAR_RADAR_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_RADAR_theACLK__INDEX, 0x01
.set ADC_SAR_RADAR_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_RADAR_theACLK__PM_ACT_MSK, 0x02
.set ADC_SAR_RADAR_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_RADAR_theACLK__PM_STBY_MSK, 0x02

/* PWM_BACKLIGHT */
.set PWM_BACKLIGHT_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM_BACKLIGHT_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM_BACKLIGHT_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM_BACKLIGHT_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM_BACKLIGHT_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM_BACKLIGHT_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM_BACKLIGHT_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM_BACKLIGHT_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM_BACKLIGHT_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM_BACKLIGHT_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM_BACKLIGHT_PWMHW__PM_ACT_MSK, 0x01
.set PWM_BACKLIGHT_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM_BACKLIGHT_PWMHW__PM_STBY_MSK, 0x01
.set PWM_BACKLIGHT_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM_BACKLIGHT_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM_BACKLIGHT_PWMHW__SR0, CYREG_TMR0_SR0

/* Timer_TimerHW */
.set Timer_TimerHW__CAP0, CYREG_TMR2_CAP0
.set Timer_TimerHW__CAP1, CYREG_TMR2_CAP1
.set Timer_TimerHW__CFG0, CYREG_TMR2_CFG0
.set Timer_TimerHW__CFG1, CYREG_TMR2_CFG1
.set Timer_TimerHW__CFG2, CYREG_TMR2_CFG2
.set Timer_TimerHW__CNT_CMP0, CYREG_TMR2_CNT_CMP0
.set Timer_TimerHW__CNT_CMP1, CYREG_TMR2_CNT_CMP1
.set Timer_TimerHW__PER0, CYREG_TMR2_PER0
.set Timer_TimerHW__PER1, CYREG_TMR2_PER1
.set Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_TimerHW__PM_ACT_MSK, 0x04
.set Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_TimerHW__PM_STBY_MSK, 0x04
.set Timer_TimerHW__RT0, CYREG_TMR2_RT0
.set Timer_TimerHW__RT1, CYREG_TMR2_RT1
.set Timer_TimerHW__SR0, CYREG_TMR2_SR0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x800
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
