

================================================================
== Vitis HLS Report for 'operator_2'
================================================================
* Date:           Thu Mar 17 18:48:01 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        bans3hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.913 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n" [src/ban_s3.cpp:270]   --->   Operation 7 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13" [src/ban_s3.cpp:270]   --->   Operation 8 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%res_p = trunc i128 %p_read" [src/ban_s3.cpp:274]   --->   Operation 9 'trunc' 'res_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln276 = trunc i128 %p_read" [src/ban_s3.cpp:276]   --->   Operation 10 'trunc' 'trunc_ln276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %p_read, i32 31" [src/ban_s3.cpp:276]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln274_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [src/ban_s3.cpp:274]   --->   Operation 12 'partselect' 'trunc_ln274_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%num_res_4 = bitcast i32 %trunc_ln274_1" [src/ban_s3.cpp:274]   --->   Operation 13 'bitcast' 'num_res_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln274_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [src/ban_s3.cpp:274]   --->   Operation 14 'partselect' 'trunc_ln274_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%num_res = bitcast i32 %trunc_ln274_2" [src/ban_s3.cpp:274]   --->   Operation 15 'bitcast' 'num_res' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln274_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [src/ban_s3.cpp:274]   --->   Operation 16 'partselect' 'trunc_ln274_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bitcast_ln274_2 = bitcast i32 %trunc_ln274_3" [src/ban_s3.cpp:274]   --->   Operation 17 'bitcast' 'bitcast_ln274_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i128 %p_read" [src/ban_s3.cpp:282]   --->   Operation 18 'trunc' 'trunc_ln282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.47ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %num_res_4, i32 %num_res, i32 %bitcast_ln274_2, i2 %trunc_ln282" [src/ban_s3.cpp:282]   --->   Operation 19 'mux' 'tmp_12' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [4/4] (6.43ns)   --->   "%add = fadd i32 %tmp_12, i32 %n_read" [src/ban_s3.cpp:282]   --->   Operation 20 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.43>
ST_2 : Operation 21 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp_12, i32 %n_read" [src/ban_s3.cpp:282]   --->   Operation 21 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 22 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp_12, i32 %n_read" [src/ban_s3.cpp:282]   --->   Operation 22 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 23 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp_12, i32 %n_read" [src/ban_s3.cpp:282]   --->   Operation 23 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 24 [2/2] (2.78ns)   --->   "%tmp_11 = fcmp_oeq  i32 %n_read, i32 0" [src/ban_s3.cpp:273]   --->   Operation 24 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 25 [1/1] (0.44ns)   --->   "%icmp_ln282 = icmp_eq  i2 %trunc_ln282, i2 0" [src/ban_s3.cpp:282]   --->   Operation 25 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 26 [1/1] (0.44ns)   --->   "%select_ln282 = select i1 %icmp_ln282, i32 %add, i32 %num_res_4" [src/ban_s3.cpp:282]   --->   Operation 26 'select' 'select_ln282' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 27 [1/1] (0.44ns)   --->   "%icmp_ln282_1 = icmp_eq  i2 %trunc_ln282, i2 1" [src/ban_s3.cpp:282]   --->   Operation 27 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_2)   --->   "%select_ln282_1 = select i1 %icmp_ln282_1, i32 %add, i32 %num_res" [src/ban_s3.cpp:282]   --->   Operation 28 'select' 'select_ln282_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln282_2 = select i1 %icmp_ln282, i32 %num_res, i32 %select_ln282_1" [src/ban_s3.cpp:282]   --->   Operation 29 'select' 'select_ln282_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln282_4)   --->   "%select_ln282_3 = select i1 %icmp_ln282_1, i32 %bitcast_ln274_2, i32 %add" [src/ban_s3.cpp:282]   --->   Operation 30 'select' 'select_ln282_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln282_4 = select i1 %icmp_ln282, i32 %bitcast_ln274_2, i32 %select_ln282_3" [src/ban_s3.cpp:282]   --->   Operation 31 'select' 'select_ln282_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 32 [2/2] (2.78ns)   --->   "%tmp_14 = fcmp_oeq  i32 %select_ln282, i32 0" [src/ban_s3.cpp:27]   --->   Operation 32 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [2/2] (2.78ns)   --->   "%tmp_16 = fcmp_oeq  i32 %select_ln282_2, i32 0" [src/ban_s3.cpp:30]   --->   Operation 33 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [2/2] (2.78ns)   --->   "%tmp_18 = fcmp_oeq  i32 %select_ln282_4, i32 0" [src/ban_s3.cpp:38]   --->   Operation 34 'fcmp' 'tmp_18' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.01>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln273 = bitcast i32 %n_read" [src/ban_s3.cpp:273]   --->   Operation 35 'bitcast' 'bitcast_ln273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln273, i32 23, i32 30" [src/ban_s3.cpp:273]   --->   Operation 36 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln273 = trunc i32 %bitcast_ln273" [src/ban_s3.cpp:273]   --->   Operation 37 'trunc' 'trunc_ln273' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.84ns)   --->   "%icmp_ln273 = icmp_ne  i8 %tmp_s, i8 255" [src/ban_s3.cpp:273]   --->   Operation 38 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (1.05ns)   --->   "%icmp_ln273_1 = icmp_eq  i23 %trunc_ln273, i23 0" [src/ban_s3.cpp:273]   --->   Operation 39 'icmp' 'icmp_ln273_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln273)   --->   "%or_ln273 = or i1 %icmp_ln273_1, i1 %icmp_ln273" [src/ban_s3.cpp:273]   --->   Operation 40 'or' 'or_ln273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/2] (2.78ns)   --->   "%tmp_11 = fcmp_oeq  i32 %n_read, i32 0" [src/ban_s3.cpp:273]   --->   Operation 41 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln273 = and i1 %or_ln273, i1 %tmp_11" [src/ban_s3.cpp:273]   --->   Operation 42 'and' 'and_ln273' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.28ns)   --->   "%xor_ln273 = xor i1 %and_ln273, i1 1" [src/ban_s3.cpp:273]   --->   Operation 43 'xor' 'xor_ln273' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln276)   --->   "%xor_ln276 = xor i1 %tmp, i1 1" [src/ban_s3.cpp:276]   --->   Operation 44 'xor' 'xor_ln276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (1.01ns)   --->   "%add_ln279 = add i32 %res_p, i32 4294967293" [src/ban_s3.cpp:279]   --->   Operation 45 'add' 'add_ln279' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln279, i32 31" [src/ban_s3.cpp:279]   --->   Operation 46 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln279)   --->   "%xor_ln279 = xor i1 %tmp_1, i1 1" [src/ban_s3.cpp:279]   --->   Operation 47 'xor' 'xor_ln279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.99ns)   --->   "%icmp_ln291 = icmp_eq  i32 %res_p, i32 4294967294" [src/ban_s3.cpp:291]   --->   Operation 48 'icmp' 'icmp_ln291' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln276_2)   --->   "%num_res_5 = select i1 %icmp_ln291, i32 %num_res_4, i32 0" [src/ban_s3.cpp:291]   --->   Operation 49 'select' 'num_res_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.99ns)   --->   "%icmp_ln291_1 = icmp_eq  i32 %res_p, i32 4294967295" [src/ban_s3.cpp:291]   --->   Operation 50 'icmp' 'icmp_ln291_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln276_2)   --->   "%num_res_6 = select i1 %icmp_ln291_1, i32 %num_res, i32 %num_res_5" [src/ban_s3.cpp:291]   --->   Operation 51 'select' 'num_res_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln273_1)   --->   "%select_ln291 = select i1 %icmp_ln291_1, i32 %num_res_4, i32 0" [src/ban_s3.cpp:291]   --->   Operation 52 'select' 'select_ln291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %select_ln282" [src/ban_s3.cpp:27]   --->   Operation 53 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [src/ban_s3.cpp:27]   --->   Operation 54 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [src/ban_s3.cpp:27]   --->   Operation 55 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.84ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_13, i8 255" [src/ban_s3.cpp:27]   --->   Operation 56 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (1.05ns)   --->   "%icmp_ln27_2 = icmp_eq  i23 %trunc_ln27, i23 0" [src/ban_s3.cpp:27]   --->   Operation 57 'icmp' 'icmp_ln27_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_2, i1 %icmp_ln27" [src/ban_s3.cpp:27]   --->   Operation 58 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/2] (2.78ns)   --->   "%tmp_14 = fcmp_oeq  i32 %select_ln282, i32 0" [src/ban_s3.cpp:27]   --->   Operation 59 'fcmp' 'tmp_14' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_14" [src/ban_s3.cpp:27]   --->   Operation 60 'and' 'and_ln27' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_1)   --->   "%xor_ln27 = xor i1 %and_ln27, i1 1" [src/ban_s3.cpp:27]   --->   Operation 61 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %select_ln282_2" [src/ban_s3.cpp:30]   --->   Operation 62 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [src/ban_s3.cpp:30]   --->   Operation 63 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [src/ban_s3.cpp:30]   --->   Operation 64 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.84ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_15, i8 255" [src/ban_s3.cpp:30]   --->   Operation 65 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (1.05ns)   --->   "%icmp_ln30_2 = icmp_eq  i23 %trunc_ln30, i23 0" [src/ban_s3.cpp:30]   --->   Operation 66 'icmp' 'icmp_ln30_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_2, i1 %icmp_ln30" [src/ban_s3.cpp:30]   --->   Operation 67 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/2] (2.78ns)   --->   "%tmp_16 = fcmp_oeq  i32 %select_ln282_2, i32 0" [src/ban_s3.cpp:30]   --->   Operation 68 'fcmp' 'tmp_16' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_16" [src/ban_s3.cpp:30]   --->   Operation 69 'and' 'and_ln30' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_1)   --->   "%xor_ln30 = xor i1 %and_ln30, i1 1" [src/ban_s3.cpp:30]   --->   Operation 70 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (1.01ns)   --->   "%res_p_1 = add i32 %res_p, i32 4294967295" [src/ban_s3.cpp:34]   --->   Operation 71 'add' 'res_p_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %select_ln282_4" [src/ban_s3.cpp:38]   --->   Operation 72 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [src/ban_s3.cpp:38]   --->   Operation 73 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [src/ban_s3.cpp:38]   --->   Operation 74 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.84ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_17, i8 255" [src/ban_s3.cpp:38]   --->   Operation 75 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.05ns)   --->   "%icmp_ln38_2 = icmp_eq  i23 %trunc_ln38, i23 0" [src/ban_s3.cpp:38]   --->   Operation 76 'icmp' 'icmp_ln38_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%or_ln38 = or i1 %icmp_ln38_2, i1 %icmp_ln38" [src/ban_s3.cpp:38]   --->   Operation 77 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/2] (2.78ns)   --->   "%tmp_18 = fcmp_oeq  i32 %select_ln282_4, i32 0" [src/ban_s3.cpp:38]   --->   Operation 78 'fcmp' 'tmp_18' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_18" [src/ban_s3.cpp:38]   --->   Operation 79 'and' 'and_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%xor_ln38 = xor i1 %and_ln38, i1 1" [src/ban_s3.cpp:38]   --->   Operation 80 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.01ns)   --->   "%res_p_2 = add i32 %res_p, i32 4294967294" [src/ban_s3.cpp:41]   --->   Operation 81 'add' 'res_p_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln276 = and i1 %xor_ln276, i1 %xor_ln273" [src/ban_s3.cpp:276]   --->   Operation 82 'and' 'and_ln276' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln279 = and i1 %and_ln276, i1 %xor_ln279" [src/ban_s3.cpp:279]   --->   Operation 83 'and' 'and_ln279' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln27)   --->   "%select_ln279 = select i1 %and_ln279, i32 %num_res_4, i32 %select_ln282" [src/ban_s3.cpp:279]   --->   Operation 84 'select' 'select_ln279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.28ns)   --->   "%and_ln279_1 = and i1 %and_ln276, i1 %tmp_1" [src/ban_s3.cpp:279]   --->   Operation 85 'and' 'and_ln279_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln27_1 = and i1 %and_ln279_1, i1 %xor_ln27" [src/ban_s3.cpp:27]   --->   Operation 86 'and' 'and_ln27_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln27 = select i1 %and_ln27_1, i32 %select_ln282, i32 %select_ln279" [src/ban_s3.cpp:27]   --->   Operation 87 'select' 'select_ln27' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.28ns)   --->   "%and_ln27_2 = and i1 %and_ln279_1, i1 %and_ln27" [src/ban_s3.cpp:27]   --->   Operation 88 'and' 'and_ln27_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30_1 = and i1 %and_ln27_2, i1 %xor_ln30" [src/ban_s3.cpp:30]   --->   Operation 89 'and' 'and_ln30_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%select_ln30 = select i1 %and_ln30_1, i32 %select_ln282_2, i32 %select_ln27" [src/ban_s3.cpp:30]   --->   Operation 90 'select' 'select_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_2)   --->   "%and_ln38_1 = and i1 %and_ln30, i1 %xor_ln38" [src/ban_s3.cpp:38]   --->   Operation 91 'and' 'and_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln38_2 = and i1 %and_ln38_1, i1 %and_ln27_2" [src/ban_s3.cpp:38]   --->   Operation 92 'and' 'and_ln38_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %and_ln38_2, i32 %select_ln282_4, i32 %select_ln30" [src/ban_s3.cpp:38]   --->   Operation 93 'select' 'select_ln38' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.28ns)   --->   "%and_ln276_1 = and i1 %tmp, i1 %xor_ln273" [src/ban_s3.cpp:276]   --->   Operation 94 'and' 'and_ln276_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln273)   --->   "%select_ln276 = select i1 %and_ln276_1, i32 %n_read, i32 %select_ln38" [src/ban_s3.cpp:276]   --->   Operation 95 'select' 'select_ln276' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln273 = select i1 %and_ln273, i32 %num_res_4, i32 %select_ln276" [src/ban_s3.cpp:273]   --->   Operation 96 'select' 'select_ln273' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_1)   --->   "%select_ln279_1 = select i1 %and_ln279, i32 %num_res, i32 %select_ln282_2" [src/ban_s3.cpp:279]   --->   Operation 97 'select' 'select_ln279_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln27_1 = select i1 %and_ln27_1, i32 %select_ln282_2, i32 %select_ln279_1" [src/ban_s3.cpp:27]   --->   Operation 98 'select' 'select_ln27_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_3)   --->   "%select_ln30_1 = select i1 %and_ln30_1, i32 %select_ln282_4, i32 %select_ln27_1" [src/ban_s3.cpp:30]   --->   Operation 99 'select' 'select_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln38_3 = select i1 %and_ln38_2, i32 %select_ln282_2, i32 %select_ln30_1" [src/ban_s3.cpp:38]   --->   Operation 100 'select' 'select_ln38_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln273_1)   --->   "%select_ln276_1 = select i1 %and_ln276_1, i32 %select_ln291, i32 %select_ln38_3" [src/ban_s3.cpp:276]   --->   Operation 101 'select' 'select_ln276_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln273_1 = select i1 %and_ln273, i32 %num_res, i32 %select_ln276_1" [src/ban_s3.cpp:273]   --->   Operation 102 'select' 'select_ln273_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_2)   --->   "%select_ln279_2 = select i1 %and_ln279, i32 %bitcast_ln274_2, i32 %select_ln282_4" [src/ban_s3.cpp:279]   --->   Operation 103 'select' 'select_ln279_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln27_2 = select i1 %and_ln27_1, i32 %select_ln282_4, i32 %select_ln279_2" [src/ban_s3.cpp:27]   --->   Operation 104 'select' 'select_ln27_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_4)   --->   "%or_ln38_1 = or i1 %and_ln38_2, i1 %and_ln30_1" [src/ban_s3.cpp:38]   --->   Operation 105 'or' 'or_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln38_4 = select i1 %or_ln38_1, i32 0, i32 %select_ln27_2" [src/ban_s3.cpp:38]   --->   Operation 106 'select' 'select_ln38_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln276_2 = select i1 %and_ln276_1, i32 %num_res_6, i32 %select_ln38_4" [src/ban_s3.cpp:276]   --->   Operation 107 'select' 'select_ln276_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln273_2 = select i1 %and_ln273, i32 %bitcast_ln274_2, i32 %select_ln276_2" [src/ban_s3.cpp:273]   --->   Operation 108 'select' 'select_ln273_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node res_p_5)   --->   "%res_p_3 = select i1 %and_ln279, i31 %trunc_ln276, i31 0" [src/ban_s3.cpp:279]   --->   Operation 109 'select' 'res_p_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node res_p_5)   --->   "%res_p_4 = select i1 %and_ln27_1, i31 %trunc_ln276, i31 %res_p_3" [src/ban_s3.cpp:27]   --->   Operation 110 'select' 'res_p_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node res_p_5)   --->   "%zext_ln34 = zext i31 %res_p_4" [src/ban_s3.cpp:34]   --->   Operation 111 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_5 = select i1 %and_ln30_1, i32 %res_p_1, i32 %zext_ln34" [src/ban_s3.cpp:30]   --->   Operation 112 'select' 'res_p_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node res_p_8)   --->   "%res_p_6 = select i1 %and_ln38_2, i32 %res_p_2, i32 %res_p_5" [src/ban_s3.cpp:38]   --->   Operation 113 'select' 'res_p_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node res_p_8)   --->   "%res_p_7 = select i1 %and_ln276_1, i32 0, i32 %res_p_6" [src/ban_s3.cpp:276]   --->   Operation 114 'select' 'res_p_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.44ns) (out node of the LUT)   --->   "%res_p_8 = select i1 %and_ln273, i32 %res_p, i32 %res_p_7" [src/ban_s3.cpp:273]   --->   Operation 115 'select' 'res_p_8' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %res_p_8" [src/ban_s3.cpp:309]   --->   Operation 116 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %select_ln273" [src/ban_s3.cpp:309]   --->   Operation 117 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln273_1" [src/ban_s3.cpp:309]   --->   Operation 118 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln273_2" [src/ban_s3.cpp:309]   --->   Operation 119 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%ret_ln309 = ret i128 %mrv_3" [src/ban_s3.cpp:309]   --->   Operation 120 'ret' 'ret_ln309' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.91ns
The critical path consists of the following:
	wire read operation ('p_read', src/ban_s3.cpp:270) on port 'p_read13' (src/ban_s3.cpp:270) [4]  (0 ns)
	'mux' operation ('tmp_12', src/ban_s3.cpp:282) [28]  (0.476 ns)
	'fadd' operation ('add', src/ban_s3.cpp:282) [29]  (6.44 ns)

 <State 2>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', src/ban_s3.cpp:282) [29]  (6.44 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', src/ban_s3.cpp:282) [29]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add', src/ban_s3.cpp:282) [29]  (6.44 ns)

 <State 5>: 3.68ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln282', src/ban_s3.cpp:282) [35]  (0.446 ns)
	'select' operation ('select_ln282', src/ban_s3.cpp:282) [36]  (0.449 ns)
	'fcmp' operation ('tmp_14', src/ban_s3.cpp:27) [48]  (2.78 ns)

 <State 6>: 6.01ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', src/ban_s3.cpp:273) [11]  (2.78 ns)
	'and' operation ('and_ln273', src/ban_s3.cpp:273) [12]  (0.287 ns)
	'xor' operation ('xor_ln273', src/ban_s3.cpp:273) [13]  (0.287 ns)
	'and' operation ('and_ln276', src/ban_s3.cpp:276) [71]  (0.287 ns)
	'and' operation ('and_ln279_1', src/ban_s3.cpp:279) [74]  (0.287 ns)
	'and' operation ('and_ln27_1', src/ban_s3.cpp:27) [75]  (0.287 ns)
	'select' operation ('select_ln27_2', src/ban_s3.cpp:27) [93]  (0.449 ns)
	'select' operation ('select_ln38_4', src/ban_s3.cpp:38) [95]  (0.449 ns)
	'select' operation ('select_ln276_2', src/ban_s3.cpp:276) [96]  (0.449 ns)
	'select' operation ('this.num[2]', src/ban_s3.cpp:273) [97]  (0.449 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
