set_property SRC_FILE_INFO {cfile:C:/Users/daq/Desktop/Active_FPGA/KC705_V1.1_ADCpattern/HDL/xillybus/vivado-essentials/xillydemo.xdc rfile:../../../HDL/xillybus/vivado-essentials/xillydemo.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:11 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC IBUFDS_GTE2_X0Y1 [get_cells xillybus_ins/pcieclk_ibuf]
