#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 13 23:58:01 2020
# Process ID: 13961
# Current directory: /home/gsaied/Desktop/old_rtl/fire4_5_expand3
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire4_5_expand3/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire4_5_expand3/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire4_5_expand_3 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13969 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1427.461 ; gain = 72.000 ; free physical = 2074 ; free virtual = 5252
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire4_5_expand_3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/fire4_5_expand3.sv:11]
	Parameter WOUT bound to: 32 - type: integer 
	Parameter DSP_NO bound to: 128 - type: integer 
	Parameter W_IN bound to: 32 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 32 - type: integer 
	Parameter KERNEL_DIM bound to: 3 - type: integer 
	Parameter CHOUT bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/fire4_5_expand3.sv:219]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/fire4_5_expand3.sv:220]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire4_expand3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/biasing_fire4_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire4_expand3' (2#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/biasing_fire4_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire5_expand3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/biasing_fire5_expand3.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire5_expand3' (3#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/biasing_fire5_expand3.sv:2]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom_fire4' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/wrapper_rom_fire4.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 9 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_fire4_expand3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:205]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:208]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:211]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:214]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:217]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:220]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:223]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:226]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:229]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:232]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:235]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:238]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:241]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:244]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:247]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:250]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:253]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:256]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:259]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:262]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:265]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:268]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:271]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:274]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:277]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:280]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:283]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:286]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:289]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:292]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:295]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:298]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:301]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:304]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:307]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:399]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:400]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:401]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:402]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:403]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:404]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:405]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:406]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:407]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:408]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:409]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:410]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:411]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:412]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:413]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:414]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:415]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:416]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:417]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:418]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:419]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:420]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:421]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:422]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:423]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:424]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:425]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:426]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:427]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:428]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:429]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:430]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:431]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:432]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:433]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:434]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:435]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:436]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:437]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:438]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:439]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:440]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:441]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:442]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:443]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:444]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:445]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:446]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:447]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:448]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:449]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:450]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:451]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:452]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:453]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:454]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:455]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:456]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:457]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:458]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:459]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:460]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:461]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:462]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_65.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:463]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_66.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:464]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_67.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:465]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_68.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:466]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_69.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:467]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_70.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:468]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_71.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:469]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_72.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:470]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_73.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:471]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_74.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:472]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_75.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:473]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_76.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:474]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_77.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:475]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_78.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:476]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_79.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:477]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_80.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:478]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_81.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:479]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_82.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:480]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_83.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:481]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_84.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:482]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_85.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:483]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_86.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:484]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_87.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:485]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_88.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:486]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_89.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:487]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_90.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:488]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_91.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:489]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_92.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:490]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_93.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:491]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_94.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:492]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_95.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:493]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_96.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:494]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_97.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:495]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_98.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:496]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_99.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:497]
INFO: [Synth 8-3876] $readmem data file 'file_fire4_expand3_100.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:498]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire4_expand3' (4#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire4_expand3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire4_expand3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom2_fire4_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire4_expand3' (5#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom2_fire4_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom_fire4' (6#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/wrapper_rom_fire4.sv:3]
INFO: [Synth 8-6157] synthesizing module 'wrapper_rom_fire5' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/wrapper_rom_fire5.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 9 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rom_fire5_expand3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire5_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom_fire5_expand3' (7#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom_fire5_expand3.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom2_fire5_expand3' [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom2_fire5_expand3.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 3 - type: integer 
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUM bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom2_fire5_expand3' (8#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/rom2_fire5_expand3.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'wrapper_rom_fire5' (9#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/wrapper_rom_fire5.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire4_5_expand_3' (10#1) [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/fire4_5_expand3.sv:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1575.211 ; gain = 219.750 ; free physical = 1987 ; free virtual = 5168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1575.211 ; gain = 219.750 ; free physical = 2011 ; free virtual = 5192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1575.211 ; gain = 219.750 ; free physical = 2011 ; free virtual = 5192
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2096.438 ; gain = 0.000 ; free physical = 1527 ; free virtual = 4708
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2097.438 ; gain = 0.000 ; free physical = 1524 ; free virtual = 4705
Constraint Validation Runtime : Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2097.438 ; gain = 1.000 ; free physical = 1524 ; free virtual = 4705
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2097.438 ; gain = 741.977 ; free physical = 1663 ; free virtual = 4844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2097.438 ; gain = 741.977 ; free physical = 1663 ; free virtual = 4844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2097.438 ; gain = 741.977 ; free physical = 1662 ; free virtual = 4844
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 2097.438 ; gain = 741.977 ; free physical = 1269 ; free virtual = 4445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire4_5_expand_3__GB0 |           1|     25712|
|2     |fire4_5_expand_3__GB1 |           1|     20624|
|3     |fire4_5_expand_3__GB2 |           1|      8818|
|4     |fire4_5_expand_3__GB3 |           1|     20014|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 384   
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 385   
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire4_5_expand_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 128   
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 384   
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 129   
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mac__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module wrapper_rom_fire4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 128   
Module mac__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__102 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__103 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__104 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__105 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__106 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__107 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__108 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__109 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__110 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__111 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__112 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__113 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__114 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__115 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__116 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__117 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__118 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__119 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__120 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__121 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__122 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__123 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__125 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__126 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac__127 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module wrapper_rom_fire5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP genblk1[122].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[122] is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: register genblk1[122].mac_i/mul_out_reg is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: operator genblk1[122].mac_i/intermed0 is absorbed into DSP genblk1[122].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[120].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[120].mac_i/mul_out_reg is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: operator genblk1[120].mac_i/intermed0 is absorbed into DSP genblk1[120].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[123].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[123].mac_i/mul_out_reg is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: operator genblk1[123].mac_i/intermed0 is absorbed into DSP genblk1[123].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[119].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[119].mac_i/mul_out_reg is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: operator genblk1[119].mac_i/intermed0 is absorbed into DSP genblk1[119].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[124].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[124] is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: register genblk1[124].mac_i/mul_out_reg is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: operator genblk1[124].mac_i/intermed0 is absorbed into DSP genblk1[124].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[118].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[118] is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: register genblk1[118].mac_i/mul_out_reg is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: operator genblk1[118].mac_i/intermed0 is absorbed into DSP genblk1[118].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[125].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[125] is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: register genblk1[125].mac_i/mul_out_reg is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: operator genblk1[125].mac_i/intermed0 is absorbed into DSP genblk1[125].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[117].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[117] is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: register genblk1[117].mac_i/mul_out_reg is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: operator genblk1[117].mac_i/intermed0 is absorbed into DSP genblk1[117].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[126].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[126] is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: register genblk1[126].mac_i/mul_out_reg is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: operator genblk1[126].mac_i/intermed0 is absorbed into DSP genblk1[126].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[76].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[76] is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: register genblk1[76].mac_i/mul_out_reg is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: operator genblk1[76].mac_i/intermed0 is absorbed into DSP genblk1[76].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[116].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[116] is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: register genblk1[116].mac_i/mul_out_reg is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: operator genblk1[116].mac_i/intermed0 is absorbed into DSP genblk1[116].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[127].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[127] is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: register genblk1[127].mac_i/mul_out_reg is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: operator genblk1[127].mac_i/intermed0 is absorbed into DSP genblk1[127].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[114].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[114] is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: register genblk1[114].mac_i/mul_out_reg is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: operator genblk1[114].mac_i/intermed0 is absorbed into DSP genblk1[114].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[113].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[113].mac_i/mul_out_reg is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: operator genblk1[113].mac_i/intermed0 is absorbed into DSP genblk1[113].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[112].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[112].mac_i/mul_out_reg is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: operator genblk1[112].mac_i/intermed0 is absorbed into DSP genblk1[112].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[77].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[77] is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: register genblk1[77].mac_i/mul_out_reg is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: operator genblk1[77].mac_i/intermed0 is absorbed into DSP genblk1[77].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[72].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[72] is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: register genblk1[72].mac_i/mul_out_reg is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: operator genblk1[72].mac_i/intermed0 is absorbed into DSP genblk1[72].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[110].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[110] is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: register genblk1[110].mac_i/mul_out_reg is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: operator genblk1[110].mac_i/intermed0 is absorbed into DSP genblk1[110].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[71].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[71] is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: register genblk1[71].mac_i/mul_out_reg is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: operator genblk1[71].mac_i/intermed0 is absorbed into DSP genblk1[71].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[109].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[109] is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: register genblk1[109].mac_i/mul_out_reg is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: operator genblk1[109].mac_i/intermed0 is absorbed into DSP genblk1[109].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[108].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[108] is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: register genblk1[108].mac_i/mul_out_reg is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: operator genblk1[108].mac_i/intermed0 is absorbed into DSP genblk1[108].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[107].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[107].mac_i/mul_out_reg is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: operator genblk1[107].mac_i/intermed0 is absorbed into DSP genblk1[107].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[106].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[106] is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: register genblk1[106].mac_i/mul_out_reg is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: operator genblk1[106].mac_i/intermed0 is absorbed into DSP genblk1[106].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[78].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[78] is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: register genblk1[78].mac_i/mul_out_reg is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: operator genblk1[78].mac_i/intermed0 is absorbed into DSP genblk1[78].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[70].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[70] is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: register genblk1[70].mac_i/mul_out_reg is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: operator genblk1[70].mac_i/intermed0 is absorbed into DSP genblk1[70].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[105].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[105] is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: register genblk1[105].mac_i/mul_out_reg is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: operator genblk1[105].mac_i/intermed0 is absorbed into DSP genblk1[105].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[104].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[104] is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: register genblk1[104].mac_i/mul_out_reg is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: operator genblk1[104].mac_i/intermed0 is absorbed into DSP genblk1[104].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[69].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[69].mac_i/mul_out_reg is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: operator genblk1[69].mac_i/intermed0 is absorbed into DSP genblk1[69].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[103].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[103] is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: register genblk1[103].mac_i/mul_out_reg is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: operator genblk1[103].mac_i/intermed0 is absorbed into DSP genblk1[103].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[102].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[102] is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: register genblk1[102].mac_i/mul_out_reg is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: operator genblk1[102].mac_i/intermed0 is absorbed into DSP genblk1[102].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[101].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[101].mac_i/mul_out_reg is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: operator genblk1[101].mac_i/intermed0 is absorbed into DSP genblk1[101].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[100].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[100] is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: register genblk1[100].mac_i/mul_out_reg is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: operator genblk1[100].mac_i/intermed0 is absorbed into DSP genblk1[100].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[99].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[99].mac_i/mul_out_reg is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: operator genblk1[99].mac_i/intermed0 is absorbed into DSP genblk1[99].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[68].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[68] is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: register genblk1[68].mac_i/mul_out_reg is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: operator genblk1[68].mac_i/intermed0 is absorbed into DSP genblk1[68].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[98].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[98] is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: register genblk1[98].mac_i/mul_out_reg is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: operator genblk1[98].mac_i/intermed0 is absorbed into DSP genblk1[98].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[97].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[97] is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: register genblk1[97].mac_i/mul_out_reg is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: operator genblk1[97].mac_i/intermed0 is absorbed into DSP genblk1[97].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[96].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[96] is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: register genblk1[96].mac_i/mul_out_reg is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: operator genblk1[96].mac_i/intermed0 is absorbed into DSP genblk1[96].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[79].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[79].mac_i/mul_out_reg is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: operator genblk1[79].mac_i/intermed0 is absorbed into DSP genblk1[79].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[67].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[67] is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: register genblk1[67].mac_i/mul_out_reg is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: operator genblk1[67].mac_i/intermed0 is absorbed into DSP genblk1[67].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[95].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[95] is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: register genblk1[95].mac_i/mul_out_reg is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: operator genblk1[95].mac_i/intermed0 is absorbed into DSP genblk1[95].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[80].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[80].mac_i/mul_out_reg is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: operator genblk1[80].mac_i/intermed0 is absorbed into DSP genblk1[80].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[94].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[94] is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: register genblk1[94].mac_i/mul_out_reg is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: operator genblk1[94].mac_i/intermed0 is absorbed into DSP genblk1[94].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[93].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[93].mac_i/mul_out_reg is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: operator genblk1[93].mac_i/intermed0 is absorbed into DSP genblk1[93].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[66].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[66] is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: register genblk1[66].mac_i/mul_out_reg is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: operator genblk1[66].mac_i/intermed0 is absorbed into DSP genblk1[66].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[92].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[92] is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: register genblk1[92].mac_i/mul_out_reg is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: operator genblk1[92].mac_i/intermed0 is absorbed into DSP genblk1[92].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[81].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[81] is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: register genblk1[81].mac_i/mul_out_reg is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: operator genblk1[81].mac_i/intermed0 is absorbed into DSP genblk1[81].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[91].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[91] is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: register genblk1[91].mac_i/mul_out_reg is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: operator genblk1[91].mac_i/intermed0 is absorbed into DSP genblk1[91].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[82].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[82] is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: register genblk1[82].mac_i/mul_out_reg is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: operator genblk1[82].mac_i/intermed0 is absorbed into DSP genblk1[82].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[83].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[83] is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: register genblk1[83].mac_i/mul_out_reg is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: operator genblk1[83].mac_i/intermed0 is absorbed into DSP genblk1[83].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[84].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[84].mac_i/mul_out_reg is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: operator genblk1[84].mac_i/intermed0 is absorbed into DSP genblk1[84].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[90].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[90] is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: register genblk1[90].mac_i/mul_out_reg is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: operator genblk1[90].mac_i/intermed0 is absorbed into DSP genblk1[90].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[85].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[85].mac_i/mul_out_reg is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: operator genblk1[85].mac_i/intermed0 is absorbed into DSP genblk1[85].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[86].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[86] is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: register genblk1[86].mac_i/mul_out_reg is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: operator genblk1[86].mac_i/intermed0 is absorbed into DSP genblk1[86].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[87].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[87] is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: register genblk1[87].mac_i/mul_out_reg is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: operator genblk1[87].mac_i/intermed0 is absorbed into DSP genblk1[87].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[65].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[65] is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: register genblk1[65].mac_i/mul_out_reg is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: operator genblk1[65].mac_i/intermed0 is absorbed into DSP genblk1[65].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[64].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[64] is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: register genblk1[64].mac_i/mul_out_reg is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: operator genblk1[64].mac_i/intermed0 is absorbed into DSP genblk1[64].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[89].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[89].mac_i/mul_out_reg is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: operator genblk1[89].mac_i/intermed0 is absorbed into DSP genblk1[89].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[88].mac_i/mul_out_reg, operation Mode is: (P+A*B)'.
DSP Report: register genblk1[88].mac_i/mul_out_reg is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: operator genblk1[88].mac_i/intermed0 is absorbed into DSP genblk1[88].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[74].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[74] is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: register genblk1[74].mac_i/mul_out_reg is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: operator genblk1[74].mac_i/intermed0 is absorbed into DSP genblk1[74].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[73].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[73] is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: register genblk1[73].mac_i/mul_out_reg is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: operator genblk1[73].mac_i/intermed0 is absorbed into DSP genblk1[73].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[75].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[75] is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: register genblk1[75].mac_i/mul_out_reg is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: operator genblk1[75].mac_i/intermed0 is absorbed into DSP genblk1[75].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[121].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[121] is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: register genblk1[121].mac_i/mul_out_reg is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: operator genblk1[121].mac_i/intermed0 is absorbed into DSP genblk1[121].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[115].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[115] is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: register genblk1[115].mac_i/mul_out_reg is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: operator genblk1[115].mac_i/intermed0 is absorbed into DSP genblk1[115].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[111].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[111] is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: register genblk1[111].mac_i/mul_out_reg is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: operator genblk1[111].mac_i/intermed0 is absorbed into DSP genblk1[111].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A*B2)'.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[123][13]' (FD) to 'i_1/kernel_regs_reg[123][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[123][14]' (FD) to 'i_1/kernel_regs_reg[123][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[120][13]' (FD) to 'i_1/kernel_regs_reg[120][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[120][14]' (FD) to 'i_1/kernel_regs_reg[120][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[119][12]' (FD) to 'i_1/kernel_regs_reg[119][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[119][13]' (FD) to 'i_1/kernel_regs_reg[119][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[119][14]' (FD) to 'i_1/kernel_regs_reg[119][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[113][13]' (FD) to 'i_1/kernel_regs_reg[113][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[112][13]' (FD) to 'i_1/kernel_regs_reg[112][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[112][14]' (FD) to 'i_1/kernel_regs_reg[112][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[107][13]' (FD) to 'i_1/kernel_regs_reg[107][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[107][14]' (FD) to 'i_1/kernel_regs_reg[107][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[101][12]' (FD) to 'i_1/kernel_regs_reg[101][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[101][13]' (FD) to 'i_1/kernel_regs_reg[101][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[101][14]' (FD) to 'i_1/kernel_regs_reg[101][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[99][12]' (FD) to 'i_1/kernel_regs_reg[99][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[99][13]' (FD) to 'i_1/kernel_regs_reg[99][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[93][12]' (FD) to 'i_1/kernel_regs_reg[93][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[93][13]' (FD) to 'i_1/kernel_regs_reg[93][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[93][14]' (FD) to 'i_1/kernel_regs_reg[93][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[89][12]' (FD) to 'i_1/kernel_regs_reg[89][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[89][13]' (FD) to 'i_1/kernel_regs_reg[89][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[89][14]' (FD) to 'i_1/kernel_regs_reg[89][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[88][13]' (FD) to 'i_1/kernel_regs_reg[88][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[88][14]' (FD) to 'i_1/kernel_regs_reg[88][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[85][12]' (FD) to 'i_1/kernel_regs_reg[85][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[85][13]' (FD) to 'i_1/kernel_regs_reg[85][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[85][14]' (FD) to 'i_1/kernel_regs_reg[85][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[84][12]' (FD) to 'i_1/kernel_regs_reg[84][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[84][14]' (FD) to 'i_1/kernel_regs_reg[84][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[80][12]' (FD) to 'i_1/kernel_regs_reg[80][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[80][13]' (FD) to 'i_1/kernel_regs_reg[80][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[80][14]' (FD) to 'i_1/kernel_regs_reg[80][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[79][12]' (FD) to 'i_1/kernel_regs_reg[79][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[79][13]' (FD) to 'i_1/kernel_regs_reg[79][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[79][14]' (FD) to 'i_1/kernel_regs_reg[79][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[69][13]' (FD) to 'i_1/kernel_regs_reg[69][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[69][14]' (FD) to 'i_1/kernel_regs_reg[69][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[53][12]' (FD) to 'i_1/kernel_regs_reg[53][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[53][13]' (FD) to 'i_1/kernel_regs_reg[53][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[53][14]' (FD) to 'i_1/kernel_regs_reg[53][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[49][13]' (FD) to 'i_1/kernel_regs_reg[49][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[49][14]' (FD) to 'i_1/kernel_regs_reg[49][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[44][12]' (FD) to 'i_1/kernel_regs_reg[44][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[44][13]' (FD) to 'i_1/kernel_regs_reg[44][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[44][14]' (FD) to 'i_1/kernel_regs_reg[44][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[42][13]' (FD) to 'i_1/kernel_regs_reg[42][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[42][14]' (FD) to 'i_1/kernel_regs_reg[42][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[41][12]' (FD) to 'i_1/kernel_regs_reg[41][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[41][13]' (FD) to 'i_1/kernel_regs_reg[41][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[41][14]' (FD) to 'i_1/kernel_regs_reg[41][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[40][13]' (FD) to 'i_1/kernel_regs_reg[40][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[40][14]' (FD) to 'i_1/kernel_regs_reg[40][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[39][13]' (FD) to 'i_1/kernel_regs_reg[39][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[39][14]' (FD) to 'i_1/kernel_regs_reg[39][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[38][12]' (FD) to 'i_1/kernel_regs_reg[38][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[38][13]' (FD) to 'i_1/kernel_regs_reg[38][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[38][14]' (FD) to 'i_1/kernel_regs_reg[38][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[37][12]' (FD) to 'i_1/kernel_regs_reg[37][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[37][13]' (FD) to 'i_1/kernel_regs_reg[37][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[36][12]' (FD) to 'i_1/kernel_regs_reg[36][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[36][13]' (FD) to 'i_1/kernel_regs_reg[36][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[36][14]' (FD) to 'i_1/kernel_regs_reg[36][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[35][12]' (FD) to 'i_1/kernel_regs_reg[35][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[35][13]' (FD) to 'i_1/kernel_regs_reg[35][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[35][14]' (FD) to 'i_1/kernel_regs_reg[35][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[33][12]' (FD) to 'i_1/kernel_regs_reg[33][13]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[33][13]' (FD) to 'i_1/kernel_regs_reg[33][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[31][13]' (FD) to 'i_1/kernel_regs_reg[31][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[31][14]' (FD) to 'i_1/kernel_regs_reg[31][15]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[30][13]' (FD) to 'i_1/kernel_regs_reg[30][14]'
INFO: [Synth 8-3886] merging instance 'i_1/kernel_regs_reg[30][14]' (FD) to 'i_1/kernel_regs_reg[30][15]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:18:37 ; elapsed = 00:19:16 . Memory (MB): peak = 2791.531 ; gain = 1436.070 ; free physical = 2253 ; free virtual = 5906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------+------------+---------------+----------------+
|Module Name        | RTL Object | Depth x Width | Implemented As | 
+-------------------+------------+---------------+----------------+
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire4_expand3 | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom2_fire5_expand3 | p_0_out    | 32x16         | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire4_expand3  | p_0_out    | 256x16        | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire4  | p_0_out    | 32x16         | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|rom_fire5_expand3  | p_0_out    | 256x16        | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
|wrapper_rom_fire5  | p_0_out    | 32x16         | LUT            | 
+-------------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|mac              | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|fire4_5_expand_3 | (P+A*B2)'   | 16     | 16     | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire4_5_expand_3__GB0 |           1|      7446|
|2     |fire4_5_expand_3__GB1 |           1|     22911|
|3     |fire4_5_expand_3__GB2 |           1|      4900|
|4     |fire4_5_expand_3__GB3 |           1|     21068|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:18:46 ; elapsed = 00:19:25 . Memory (MB): peak = 2791.531 ; gain = 1436.070 ; free physical = 2125 ; free virtual = 5783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:19:56 ; elapsed = 00:20:38 . Memory (MB): peak = 2811.797 ; gain = 1456.336 ; free physical = 2035 ; free virtual = 5698
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |fire4_5_expand_3__GB0 |           1|      7446|
|2     |fire4_5_expand_3_GT0  |           1|     28733|
|3     |wrapper_rom_fire5     |           1|     20146|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[37][14]' (FD) to 'kernel_regs_reg[37][15]'
INFO: [Synth 8-3886] merging instance 'kernel_regs_reg[33][14]' (FD) to 'kernel_regs_reg[33][15]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:20:18 ; elapsed = 00:21:00 . Memory (MB): peak = 2811.797 ; gain = 1456.336 ; free physical = 2107 ; free virtual = 5771
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:20:21 ; elapsed = 00:21:03 . Memory (MB): peak = 2811.797 ; gain = 1456.336 ; free physical = 2100 ; free virtual = 5769
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:20:21 ; elapsed = 00:21:03 . Memory (MB): peak = 2811.797 ; gain = 1456.336 ; free physical = 2100 ; free virtual = 5769
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:20:30 ; elapsed = 00:21:12 . Memory (MB): peak = 2811.797 ; gain = 1456.336 ; free physical = 2097 ; free virtual = 5751
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:20:33 ; elapsed = 00:21:15 . Memory (MB): peak = 2811.797 ; gain = 1456.336 ; free physical = 2101 ; free virtual = 5755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:20:38 ; elapsed = 00:21:20 . Memory (MB): peak = 2811.797 ; gain = 1456.336 ; free physical = 2112 ; free virtual = 5766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:20:38 ; elapsed = 00:21:20 . Memory (MB): peak = 2811.797 ; gain = 1456.336 ; free physical = 2107 ; free virtual = 5766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1024|
|2     |DSP48E1 |   128|
|3     |LUT1    |   908|
|4     |LUT2    |  1804|
|5     |LUT3    |  1254|
|6     |LUT4    |    68|
|7     |LUT5    |  6097|
|8     |LUT6    | 13489|
|9     |MUXF7   |  5687|
|10    |MUXF8   |   763|
|11    |FDRE    |  4195|
|12    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------+------------------+------+
|      |Instance               |Module            |Cells |
+------+-----------------------+------------------+------+
|1     |top                    |                  | 35418|
|2     |  \genblk1[0].mac_i    |mac               |   100|
|3     |  \genblk1[100].mac_i  |mac_0             |    75|
|4     |  \genblk1[101].mac_i  |mac_1             |    74|
|5     |  \genblk1[102].mac_i  |mac_2             |    73|
|6     |  \genblk1[103].mac_i  |mac_3             |    50|
|7     |  \genblk1[104].mac_i  |mac_4             |   104|
|8     |  \genblk1[105].mac_i  |mac_5             |    76|
|9     |  \genblk1[106].mac_i  |mac_6             |    73|
|10    |  \genblk1[107].mac_i  |mac_7             |   104|
|11    |  \genblk1[108].mac_i  |mac_8             |   101|
|12    |  \genblk1[109].mac_i  |mac_9             |   104|
|13    |  \genblk1[10].mac_i   |mac_10            |   104|
|14    |  \genblk1[110].mac_i  |mac_11            |   133|
|15    |  \genblk1[111].mac_i  |mac_12            |   177|
|16    |  \genblk1[112].mac_i  |mac_13            |    78|
|17    |  \genblk1[113].mac_i  |mac_14            |    55|
|18    |  \genblk1[114].mac_i  |mac_15            |    82|
|19    |  \genblk1[115].mac_i  |mac_16            |   103|
|20    |  \genblk1[116].mac_i  |mac_17            |    76|
|21    |  \genblk1[117].mac_i  |mac_18            |    98|
|22    |  \genblk1[118].mac_i  |mac_19            |    74|
|23    |  \genblk1[119].mac_i  |mac_20            |    75|
|24    |  \genblk1[11].mac_i   |mac_21            |    75|
|25    |  \genblk1[120].mac_i  |mac_22            |   101|
|26    |  \genblk1[121].mac_i  |mac_23            |    99|
|27    |  \genblk1[122].mac_i  |mac_24            |   103|
|28    |  \genblk1[123].mac_i  |mac_25            |   100|
|29    |  \genblk1[124].mac_i  |mac_26            |    76|
|30    |  \genblk1[125].mac_i  |mac_27            |    76|
|31    |  \genblk1[126].mac_i  |mac_28            |    75|
|32    |  \genblk1[127].mac_i  |mac_29            |   101|
|33    |  \genblk1[12].mac_i   |mac_30            |    99|
|34    |  \genblk1[13].mac_i   |mac_31            |    99|
|35    |  \genblk1[14].mac_i   |mac_32            |   100|
|36    |  \genblk1[15].mac_i   |mac_33            |   102|
|37    |  \genblk1[16].mac_i   |mac_34            |    77|
|38    |  \genblk1[17].mac_i   |mac_35            |   102|
|39    |  \genblk1[18].mac_i   |mac_36            |    75|
|40    |  \genblk1[19].mac_i   |mac_37            |    73|
|41    |  \genblk1[1].mac_i    |mac_38            |    91|
|42    |  \genblk1[20].mac_i   |mac_39            |   103|
|43    |  \genblk1[21].mac_i   |mac_40            |   100|
|44    |  \genblk1[22].mac_i   |mac_41            |   101|
|45    |  \genblk1[23].mac_i   |mac_42            |    71|
|46    |  \genblk1[24].mac_i   |mac_43            |   101|
|47    |  \genblk1[25].mac_i   |mac_44            |    97|
|48    |  \genblk1[26].mac_i   |mac_45            |   105|
|49    |  \genblk1[27].mac_i   |mac_46            |    27|
|50    |  \genblk1[28].mac_i   |mac_47            |   102|
|51    |  \genblk1[29].mac_i   |mac_48            |   100|
|52    |  \genblk1[2].mac_i    |mac_49            |   100|
|53    |  \genblk1[30].mac_i   |mac_50            |   104|
|54    |  \genblk1[31].mac_i   |mac_51            |   103|
|55    |  \genblk1[32].mac_i   |mac_52            |   103|
|56    |  \genblk1[33].mac_i   |mac_53            |   179|
|57    |  \genblk1[34].mac_i   |mac_54            |   102|
|58    |  \genblk1[35].mac_i   |mac_55            |    76|
|59    |  \genblk1[36].mac_i   |mac_56            |   102|
|60    |  \genblk1[37].mac_i   |mac_57            |   153|
|61    |  \genblk1[38].mac_i   |mac_58            |    77|
|62    |  \genblk1[39].mac_i   |mac_59            |   104|
|63    |  \genblk1[3].mac_i    |mac_60            |    75|
|64    |  \genblk1[40].mac_i   |mac_61            |    77|
|65    |  \genblk1[41].mac_i   |mac_62            |   103|
|66    |  \genblk1[42].mac_i   |mac_63            |   101|
|67    |  \genblk1[43].mac_i   |mac_64            |    76|
|68    |  \genblk1[44].mac_i   |mac_65            |   104|
|69    |  \genblk1[45].mac_i   |mac_66            |   103|
|70    |  \genblk1[46].mac_i   |mac_67            |    75|
|71    |  \genblk1[47].mac_i   |mac_68            |    77|
|72    |  \genblk1[48].mac_i   |mac_69            |   108|
|73    |  \genblk1[49].mac_i   |mac_70            |   100|
|74    |  \genblk1[4].mac_i    |mac_71            |    75|
|75    |  \genblk1[50].mac_i   |mac_72            |   105|
|76    |  \genblk1[51].mac_i   |mac_73            |    76|
|77    |  \genblk1[52].mac_i   |mac_74            |    74|
|78    |  \genblk1[53].mac_i   |mac_75            |   104|
|79    |  \genblk1[54].mac_i   |mac_76            |    76|
|80    |  \genblk1[55].mac_i   |mac_77            |    73|
|81    |  \genblk1[56].mac_i   |mac_78            |   102|
|82    |  \genblk1[57].mac_i   |mac_79            |   102|
|83    |  \genblk1[58].mac_i   |mac_80            |    76|
|84    |  \genblk1[59].mac_i   |mac_81            |   102|
|85    |  \genblk1[5].mac_i    |mac_82            |   102|
|86    |  \genblk1[60].mac_i   |mac_83            |   105|
|87    |  \genblk1[61].mac_i   |mac_84            |   102|
|88    |  \genblk1[62].mac_i   |mac_85            |   101|
|89    |  \genblk1[63].mac_i   |mac_86            |   104|
|90    |  \genblk1[64].mac_i   |mac_87            |   103|
|91    |  \genblk1[65].mac_i   |mac_88            |   125|
|92    |  \genblk1[66].mac_i   |mac_89            |    76|
|93    |  \genblk1[67].mac_i   |mac_90            |    74|
|94    |  \genblk1[68].mac_i   |mac_91            |   100|
|95    |  \genblk1[69].mac_i   |mac_92            |    77|
|96    |  \genblk1[6].mac_i    |mac_93            |    99|
|97    |  \genblk1[70].mac_i   |mac_94            |   105|
|98    |  \genblk1[71].mac_i   |mac_95            |    74|
|99    |  \genblk1[72].mac_i   |mac_96            |    51|
|100   |  \genblk1[73].mac_i   |mac_97            |   102|
|101   |  \genblk1[74].mac_i   |mac_98            |   100|
|102   |  \genblk1[75].mac_i   |mac_99            |   180|
|103   |  \genblk1[76].mac_i   |mac_100           |    97|
|104   |  \genblk1[77].mac_i   |mac_101           |   100|
|105   |  \genblk1[78].mac_i   |mac_102           |    75|
|106   |  \genblk1[79].mac_i   |mac_103           |   103|
|107   |  \genblk1[7].mac_i    |mac_104           |    51|
|108   |  \genblk1[80].mac_i   |mac_105           |   103|
|109   |  \genblk1[81].mac_i   |mac_106           |    73|
|110   |  \genblk1[82].mac_i   |mac_107           |   101|
|111   |  \genblk1[83].mac_i   |mac_108           |   102|
|112   |  \genblk1[84].mac_i   |mac_109           |    99|
|113   |  \genblk1[85].mac_i   |mac_110           |   103|
|114   |  \genblk1[86].mac_i   |mac_111           |    75|
|115   |  \genblk1[87].mac_i   |mac_112           |   100|
|116   |  \genblk1[88].mac_i   |mac_113           |   101|
|117   |  \genblk1[89].mac_i   |mac_114           |   104|
|118   |  \genblk1[8].mac_i    |mac_115           |    99|
|119   |  \genblk1[90].mac_i   |mac_116           |   106|
|120   |  \genblk1[91].mac_i   |mac_117           |   101|
|121   |  \genblk1[92].mac_i   |mac_118           |    76|
|122   |  \genblk1[93].mac_i   |mac_119           |   106|
|123   |  \genblk1[94].mac_i   |mac_120           |   109|
|124   |  \genblk1[95].mac_i   |mac_121           |    77|
|125   |  \genblk1[96].mac_i   |mac_122           |   102|
|126   |  \genblk1[97].mac_i   |mac_123           |    77|
|127   |  \genblk1[98].mac_i   |mac_124           |    76|
|128   |  \genblk1[99].mac_i   |mac_125           |    53|
|129   |  \genblk1[9].mac_i    |mac_126           |   102|
|130   |  u_2                  |wrapper_rom_fire4 |  6271|
|131   |    u1                 |rom_fire4_expand3 |  6271|
|132   |  u_3                  |wrapper_rom_fire5 | 12357|
|133   |    u1                 |rom_fire5_expand3 |  2986|
+------+-----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:20:38 ; elapsed = 00:21:20 . Memory (MB): peak = 2811.797 ; gain = 1456.336 ; free physical = 2107 ; free virtual = 5766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:20:23 ; elapsed = 00:21:05 . Memory (MB): peak = 2811.797 ; gain = 934.109 ; free physical = 2171 ; free virtual = 5830
Synthesis Optimization Complete : Time (s): cpu = 00:20:38 ; elapsed = 00:21:21 . Memory (MB): peak = 2811.805 ; gain = 1456.336 ; free physical = 2172 ; free virtual = 5831
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7602 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire4_5_expand3/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2811.805 ; gain = 0.000 ; free physical = 2110 ; free virtual = 5769
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
309 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:20:50 ; elapsed = 00:21:31 . Memory (MB): peak = 2811.805 ; gain = 1464.336 ; free physical = 2210 ; free virtual = 5870
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2956.285 ; gain = 144.480 ; free physical = 1727 ; free virtual = 5386
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# #phys_opt_design -directive AggressiveExplore
# }
# write_checkpoint -force post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2956.285 ; gain = 0.000 ; free physical = 1745 ; free virtual = 5404
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2988.301 ; gain = 0.000 ; free physical = 1705 ; free virtual = 5391
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire4_5_expand3/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2988.301 ; gain = 32.016 ; free physical = 1723 ; free virtual = 5381
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2989.848 ; gain = 0.000 ; free physical = 1720 ; free virtual = 5376
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5e71e31a

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2989.848 ; gain = 0.000 ; free physical = 1720 ; free virtual = 5376
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2989.848 ; gain = 0.000 ; free physical = 1765 ; free virtual = 5421

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c1be7f39

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2989.848 ; gain = 0.000 ; free physical = 1712 ; free virtual = 5372

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b6d3edac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1637 ; free virtual = 5300

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b6d3edac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1632 ; free virtual = 5300
Phase 1 Placer Initialization | Checksum: 1b6d3edac

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1632 ; free virtual = 5300

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18136e797

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1606 ; free virtual = 5269
Phase 2 Global Placement | Checksum: 18c9ba119

Time (s): cpu = 00:02:17 ; elapsed = 00:01:45 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1375 ; free virtual = 5132

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c9ba119

Time (s): cpu = 00:02:17 ; elapsed = 00:01:46 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1363 ; free virtual = 5125

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bfd1c10a

Time (s): cpu = 00:02:40 ; elapsed = 00:02:05 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1426 ; free virtual = 5168

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1538ba6f6

Time (s): cpu = 00:02:41 ; elapsed = 00:02:06 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1414 ; free virtual = 5161

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a32da282

Time (s): cpu = 00:02:41 ; elapsed = 00:02:06 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1414 ; free virtual = 5161

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a5d2af87

Time (s): cpu = 00:04:10 ; elapsed = 00:03:32 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1413 ; free virtual = 5158

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2225e7cc0

Time (s): cpu = 00:04:21 ; elapsed = 00:03:43 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1378 ; free virtual = 5134

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2814e4046

Time (s): cpu = 00:04:23 ; elapsed = 00:03:45 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1377 ; free virtual = 5132

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22fe444d2

Time (s): cpu = 00:04:24 ; elapsed = 00:03:45 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1372 ; free virtual = 5132

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 108d1d2a8

Time (s): cpu = 00:06:09 ; elapsed = 00:05:28 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1399 ; free virtual = 5151
Phase 3 Detail Placement | Checksum: 108d1d2a8

Time (s): cpu = 00:06:10 ; elapsed = 00:05:28 . Memory (MB): peak = 3008.863 ; gain = 19.016 ; free physical = 1388 ; free virtual = 5145

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1be3bd575

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1be3bd575

Time (s): cpu = 00:06:35 ; elapsed = 00:05:46 . Memory (MB): peak = 3009.867 ; gain = 20.020 ; free physical = 1322 ; free virtual = 5088
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.157. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 221752138

Time (s): cpu = 00:10:12 ; elapsed = 00:09:20 . Memory (MB): peak = 3009.867 ; gain = 20.020 ; free physical = 1141 ; free virtual = 5008
Phase 4.1 Post Commit Optimization | Checksum: 221752138

Time (s): cpu = 00:10:12 ; elapsed = 00:09:20 . Memory (MB): peak = 3009.867 ; gain = 20.020 ; free physical = 1141 ; free virtual = 5008
Post Placement Optimization Initialization | Checksum: 1d86d4677
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.157. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1898558da

Time (s): cpu = 00:13:14 ; elapsed = 00:12:09 . Memory (MB): peak = 3029.977 ; gain = 40.129 ; free physical = 1154 ; free virtual = 4995

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1898558da

Time (s): cpu = 00:13:14 ; elapsed = 00:12:10 . Memory (MB): peak = 3029.977 ; gain = 40.129 ; free physical = 1154 ; free virtual = 4995

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3029.977 ; gain = 0.000 ; free physical = 1154 ; free virtual = 4995
Phase 4.4 Final Placement Cleanup | Checksum: 145272421

Time (s): cpu = 00:13:15 ; elapsed = 00:12:10 . Memory (MB): peak = 3029.977 ; gain = 40.129 ; free physical = 1263 ; free virtual = 5103
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 145272421

Time (s): cpu = 00:13:15 ; elapsed = 00:12:11 . Memory (MB): peak = 3029.977 ; gain = 40.129 ; free physical = 1265 ; free virtual = 5106
Ending Placer Task | Checksum: 125ece0b4

Time (s): cpu = 00:13:15 ; elapsed = 00:12:11 . Memory (MB): peak = 3029.977 ; gain = 40.129 ; free physical = 1347 ; free virtual = 5188
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:13:22 ; elapsed = 00:12:14 . Memory (MB): peak = 3029.977 ; gain = 41.676 ; free physical = 1347 ; free virtual = 5188
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 92fd3443 ConstDB: 0 ShapeSum: 92efac71 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fire4_expand_3_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire4_expand_3_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_5" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_5". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_4" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_4". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire5_expand_3_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire5_expand_3_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: d08a989f

Time (s): cpu = 00:02:28 ; elapsed = 00:01:28 . Memory (MB): peak = 3386.082 ; gain = 356.102 ; free physical = 941 ; free virtual = 4770
Post Restoration Checksum: NetGraph: 883ad36f NumContArr: 484fc530 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d08a989f

Time (s): cpu = 00:02:29 ; elapsed = 00:01:28 . Memory (MB): peak = 3403.078 ; gain = 373.098 ; free physical = 900 ; free virtual = 4738

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d08a989f

Time (s): cpu = 00:02:29 ; elapsed = 00:01:29 . Memory (MB): peak = 3436.328 ; gain = 406.348 ; free physical = 866 ; free virtual = 4704

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d08a989f

Time (s): cpu = 00:02:29 ; elapsed = 00:01:29 . Memory (MB): peak = 3436.328 ; gain = 406.348 ; free physical = 866 ; free virtual = 4704
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b81005e2

Time (s): cpu = 00:02:50 ; elapsed = 00:01:43 . Memory (MB): peak = 3482.906 ; gain = 452.926 ; free physical = 861 ; free virtual = 4690
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.017 | TNS=-1563.336| WHS=0.059  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 179b9d1fe

Time (s): cpu = 00:02:56 ; elapsed = 00:01:46 . Memory (MB): peak = 3482.906 ; gain = 452.926 ; free physical = 895 ; free virtual = 4724

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1505bfb1c

Time (s): cpu = 00:05:36 ; elapsed = 00:02:49 . Memory (MB): peak = 3990.375 ; gain = 960.395 ; free physical = 811 ; free virtual = 4647

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 38729
 Number of Nodes with overlaps = 15415
 Number of Nodes with overlaps = 3397
 Number of Nodes with overlaps = 1282
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.180 | TNS=-3307.955| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b775af0d

Time (s): cpu = 00:29:42 ; elapsed = 00:17:35 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 450 ; free virtual = 4122

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.355 | TNS=-3309.342| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13f144e2e

Time (s): cpu = 00:32:19 ; elapsed = 00:20:11 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 541 ; free virtual = 4223
Phase 4 Rip-up And Reroute | Checksum: 13f144e2e

Time (s): cpu = 00:32:20 ; elapsed = 00:20:12 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 541 ; free virtual = 4223

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 13f144e2e

Time (s): cpu = 00:32:33 ; elapsed = 00:20:24 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 535 ; free virtual = 4212
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.180 | TNS=-3307.955| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 117ee611b

Time (s): cpu = 00:32:50 ; elapsed = 00:20:33 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 545 ; free virtual = 4211
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.179 | TNS=-3305.046| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 13b86700b

Time (s): cpu = 00:33:08 ; elapsed = 00:20:46 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 523 ; free virtual = 4197
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.179 | TNS=-3223.093| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 1bdd5873a

Time (s): cpu = 00:33:25 ; elapsed = 00:20:57 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 458 ; free virtual = 4139
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.179 | TNS=-3053.135| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 26b6bb3e1

Time (s): cpu = 00:33:46 ; elapsed = 00:21:08 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 519 ; free virtual = 4014
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.179 | TNS=-2786.849| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.6 Update Timing
Phase 5.1.1.6 Update Timing | Checksum: 267793c5f

Time (s): cpu = 00:34:05 ; elapsed = 00:21:16 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 509 ; free virtual = 4012
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.179 | TNS=-2587.965| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.7 Update Timing
Phase 5.1.1.7 Update Timing | Checksum: 172e5984d

Time (s): cpu = 00:34:16 ; elapsed = 00:21:21 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 509 ; free virtual = 4011
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.179 | TNS=-2544.989| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.8 Update Timing
Phase 5.1.1.8 Update Timing | Checksum: 1864ceaad

Time (s): cpu = 00:34:21 ; elapsed = 00:21:24 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 511 ; free virtual = 4014
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.179 | TNS=-2514.660| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.9 Update Timing
Phase 5.1.1.9 Update Timing | Checksum: 17fbd0148

Time (s): cpu = 00:34:30 ; elapsed = 00:21:28 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 508 ; free virtual = 4010
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.179 | TNS=-2497.371| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.10 Update Timing
Phase 5.1.1.10 Update Timing | Checksum: 1616d5e77

Time (s): cpu = 00:34:38 ; elapsed = 00:21:33 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 504 ; free virtual = 4007
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.179 | TNS=-2483.572| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1.1 Delay CleanUp | Checksum: 14b7805e2

Time (s): cpu = 00:34:46 ; elapsed = 00:21:37 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 505 ; free virtual = 4008
Phase 5.1 TNS Cleanup | Checksum: 14b7805e2

Time (s): cpu = 00:34:46 ; elapsed = 00:21:37 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 505 ; free virtual = 4008

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14b7805e2

Time (s): cpu = 00:34:46 ; elapsed = 00:21:37 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 505 ; free virtual = 4008
Phase 5 Delay and Skew Optimization | Checksum: 14b7805e2

Time (s): cpu = 00:34:47 ; elapsed = 00:21:37 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 504 ; free virtual = 4007

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13d237936

Time (s): cpu = 00:34:51 ; elapsed = 00:21:40 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 509 ; free virtual = 4007
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.179 | TNS=-2479.240| WHS=0.116  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13d237936

Time (s): cpu = 00:34:51 ; elapsed = 00:21:40 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 506 ; free virtual = 4010
Phase 6 Post Hold Fix | Checksum: 13d237936

Time (s): cpu = 00:34:51 ; elapsed = 00:21:40 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 505 ; free virtual = 4009

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 142aa5b97

Time (s): cpu = 00:35:00 ; elapsed = 00:21:47 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 503 ; free virtual = 4001
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.179 | TNS=-2479.240| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 142aa5b97

Time (s): cpu = 00:35:00 ; elapsed = 00:21:47 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 506 ; free virtual = 4000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.54114 %
  Global Horizontal Routing Utilization  = 1.67941 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 142aa5b97

Time (s): cpu = 00:35:02 ; elapsed = 00:21:48 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 492 ; free virtual = 3994

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 142aa5b97

Time (s): cpu = 00:35:03 ; elapsed = 00:21:48 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 492 ; free virtual = 3994

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 141f6bf0a

Time (s): cpu = 00:35:08 ; elapsed = 00:21:54 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 493 ; free virtual = 3991

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4050.875 ; gain = 0.000 ; free physical = 548 ; free virtual = 4052
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.064. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 18462f497

Time (s): cpu = 00:03:07 ; elapsed = 00:02:51 . Memory (MB): peak = 4050.875 ; gain = 0.000 ; free physical = 711 ; free virtual = 4215
Phase 11 Incr Placement Change | Checksum: 141f6bf0a

Time (s): cpu = 00:38:17 ; elapsed = 00:24:46 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 710 ; free virtual = 4214

Phase 12 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "fire4_expand_3_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire4_expand_3_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_5" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_5". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_4" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_4". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire5_expand_3_en" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire5_expand_3_en". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_4[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_4[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: 77780d91

Time (s): cpu = 00:39:30 ; elapsed = 00:26:01 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 589 ; free virtual = 4187
Post Restoration Checksum: NetGraph: 938ca7f5 NumContArr: af311b08 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 142bdc2fd

Time (s): cpu = 00:39:39 ; elapsed = 00:26:10 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 585 ; free virtual = 4184

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 142bdc2fd

Time (s): cpu = 00:39:40 ; elapsed = 00:26:12 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 551 ; free virtual = 4151

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: cc2497a3

Time (s): cpu = 00:39:41 ; elapsed = 00:26:13 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 552 ; free virtual = 4152
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 35d348a5

Time (s): cpu = 00:40:10 ; elapsed = 00:26:33 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 511 ; free virtual = 4113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.069 | TNS=-2493.734| WHS=0.059  | THS=0.000  |

Phase 13 Router Initialization | Checksum: 1028b2593

Time (s): cpu = 00:40:16 ; elapsed = 00:26:36 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 509 ; free virtual = 4111

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: 1af82f424

Time (s): cpu = 00:40:26 ; elapsed = 00:26:41 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 466 ; free virtual = 4068

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 2046
 Number of Nodes with overlaps = 1170
 Number of Nodes with overlaps = 705
 Number of Nodes with overlaps = 358
 Number of Nodes with overlaps = 150
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2481.784| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 110b818d4

Time (s): cpu = 00:45:08 ; elapsed = 00:29:22 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 528 ; free virtual = 4129

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 214
 Number of Nodes with overlaps = 203
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.377 | TNS=-2503.643| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 155cbdf85

Time (s): cpu = 00:47:33 ; elapsed = 00:31:02 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 504 ; free virtual = 4109
Phase 15 Rip-up And Reroute | Checksum: 155cbdf85

Time (s): cpu = 00:47:33 ; elapsed = 00:31:02 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 504 ; free virtual = 4109

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 155cbdf85

Time (s): cpu = 00:47:37 ; elapsed = 00:31:05 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 514 ; free virtual = 4110
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2481.784| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 19f60e0f5

Time (s): cpu = 00:47:43 ; elapsed = 00:31:08 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 502 ; free virtual = 4107
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2482.761| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 1db0c2481

Time (s): cpu = 00:47:48 ; elapsed = 00:31:11 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 480 ; free virtual = 4088
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2470.545| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: 10c627d01

Time (s): cpu = 00:47:55 ; elapsed = 00:31:14 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 470 ; free virtual = 4078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2431.015| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: 13c95a390

Time (s): cpu = 00:48:04 ; elapsed = 00:31:18 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 462 ; free virtual = 4070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2320.387| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.6 Update Timing
Phase 16.1.1.6 Update Timing | Checksum: 1ea6d0a80

Time (s): cpu = 00:48:15 ; elapsed = 00:31:22 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 460 ; free virtual = 4069
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2196.722| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.7 Update Timing
Phase 16.1.1.7 Update Timing | Checksum: 1b3cbf821

Time (s): cpu = 00:48:21 ; elapsed = 00:31:25 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 459 ; free virtual = 4068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2136.065| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.8 Update Timing
Phase 16.1.1.8 Update Timing | Checksum: 28a8351b7

Time (s): cpu = 00:48:28 ; elapsed = 00:31:28 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 460 ; free virtual = 4068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2119.120| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.9 Update Timing
Phase 16.1.1.9 Update Timing | Checksum: 18c104701

Time (s): cpu = 00:48:36 ; elapsed = 00:31:31 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 460 ; free virtual = 4068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2110.306| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.10 Update Timing
Phase 16.1.1.10 Update Timing | Checksum: 999eec40

Time (s): cpu = 00:48:40 ; elapsed = 00:31:33 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 461 ; free virtual = 4070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2109.782| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 16.1.1 Delay CleanUp | Checksum: a266b7a4

Time (s): cpu = 00:48:41 ; elapsed = 00:31:34 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 461 ; free virtual = 4070
Phase 16.1 TNS Cleanup | Checksum: a266b7a4

Time (s): cpu = 00:48:41 ; elapsed = 00:31:34 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 461 ; free virtual = 4070

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: a266b7a4

Time (s): cpu = 00:48:41 ; elapsed = 00:31:34 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 463 ; free virtual = 4071
Phase 16 Delay and Skew Optimization | Checksum: a266b7a4

Time (s): cpu = 00:48:41 ; elapsed = 00:31:34 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 463 ; free virtual = 4071

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 77e136e3

Time (s): cpu = 00:48:43 ; elapsed = 00:31:35 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 462 ; free virtual = 4070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2109.788| WHS=0.116  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 77e136e3

Time (s): cpu = 00:48:43 ; elapsed = 00:31:35 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 462 ; free virtual = 4070
Phase 17 Post Hold Fix | Checksum: 77e136e3

Time (s): cpu = 00:48:44 ; elapsed = 00:31:35 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 462 ; free virtual = 4070

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 9a5ca841

Time (s): cpu = 00:48:49 ; elapsed = 00:31:39 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 468 ; free virtual = 4067
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.051 | TNS=-2109.788| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 9a5ca841

Time (s): cpu = 00:48:49 ; elapsed = 00:31:39 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 460 ; free virtual = 4068

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.5643 %
  Global Horizontal Routing Utilization  = 1.69147 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 19 Route finalize | Checksum: 9a5ca841

Time (s): cpu = 00:48:51 ; elapsed = 00:31:40 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 454 ; free virtual = 4063

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 9a5ca841

Time (s): cpu = 00:48:51 ; elapsed = 00:31:40 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 454 ; free virtual = 4063

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 12e78a9e1

Time (s): cpu = 00:48:54 ; elapsed = 00:31:43 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 464 ; free virtual = 4063

Phase 22 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.047 | TNS=-2102.581| WHS=0.117  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 22 Post Router Timing | Checksum: 15c5642a5

Time (s): cpu = 00:49:11 ; elapsed = 00:31:50 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 493 ; free virtual = 4097
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:49:11 ; elapsed = 00:31:51 . Memory (MB): peak = 4050.875 ; gain = 1020.895 ; free physical = 853 ; free virtual = 4458

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 75 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:49:20 ; elapsed = 00:31:55 . Memory (MB): peak = 4050.875 ; gain = 1020.898 ; free physical = 853 ; free virtual = 4458
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Mar 14 01:04:29 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire4_5_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.047ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[65].mac_i/mul_out_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 0.526ns (14.172%)  route 3.186ns (85.828%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4323, unset)         0.508     0.508    clk
    SLICE_X53Y62         FDRE                                         r  weight_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  weight_rom_address_reg[1]/Q
                         net (fo=15880, routed)       2.119     2.843    genblk1[65].mac_i/Q[1]
    SLICE_X4Y107         LUT6 (Prop_lut6_I1_O)        0.043     2.886 r  genblk1[65].mac_i/g2_b4__62/O
                         net (fo=1, routed)           0.000     2.886    u_2/u1/mul_out_reg_i_30__47_2
    SLICE_X4Y107         MUXF7 (Prop_muxf7_I0_O)      0.104     2.990 r  u_2/u1/p_0_out_inferred__64/mul_out_reg_i_62/O
                         net (fo=1, routed)           0.317     3.307    u_2/u1/p_0_out_inferred__64/mul_out_reg_i_62_n_0
    SLICE_X4Y108         LUT5 (Prop_lut5_I1_O)        0.120     3.427 r  u_2/u1/mul_out_reg_i_30__47/O
                         net (fo=1, routed)           0.292     3.719    u_2/u1/kernels_4[65][4]
    SLICE_X5Y108         LUT3 (Prop_lut3_I0_O)        0.043     3.762 r  u_2/u1/mul_out_reg_i_9__44/O
                         net (fo=1, routed)           0.457     4.220    genblk1[65].mac_i/B[4]
    DSP48_X0Y45          DSP48E1                                      r  genblk1[65].mac_i/mul_out_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=4323, unset)         0.483     3.483    genblk1[65].mac_i/clk
    DSP48_X0Y45          DSP48E1                                      r  genblk1[65].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
    DSP48_X0Y45          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.275     3.172    genblk1[65].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                 -1.047    




report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 4050.875 ; gain = 0.000 ; free physical = 869 ; free virtual = 4474
write_checkpoint post_route_with_slack.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4050.875 ; gain = 0.000 ; free physical = 2469 ; free virtual = 5863
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4050.875 ; gain = 0.000 ; free physical = 2454 ; free virtual = 5861
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4050.875 ; gain = 0.000 ; free physical = 2411 ; free virtual = 5859
INFO: [Common 17-1381] The checkpoint '/home/gsaied/Desktop/old_rtl/fire4_5_expand3/post_route_with_slack.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 4050.875 ; gain = 0.000 ; free physical = 3129 ; free virtual = 6473
/home/gsaied/Desktop/old_rtl/fire4_5_expand3/post_route_with_slack.dcp
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 14 01:10:54 2020...
