0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.srcs/sim_1/new/Test_MyRAM.vhd,1608203235,vhdl,,,,test_myram,,,,,,,,
C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.srcs/sources_1/imports/sources_1/imports/Downloads/Registro.vhd,1608048300,vhdl,,,,registro,,,,,,,,
C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.srcs/sources_1/imports/sources_1/imports/new/RegAdder.vhd,1608054348,vhdl,,,,regadder,,,,,,,,
C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.srcs/sources_1/imports/sources_1/new/Mul.vhd,1608055012,vhdl,,,,mul,,,,,,,,
C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1608119039,verilog,,,,blk_mem_gen_0,,,,,,,,
C:/Users/Daniele/Desktop/università/elettronica digitale/progetto III/RAM/RAM.srcs/sources_1/new/Usa_RAM.vhd,1608126958,vhdl,,,,usa_ram,,,,,,,,
