# Design Description

This is an universal advanced memory controller core intended for embedded applications. It supports a variety of memory devices, flexible timing and predefined system startup from a Flash or ROM memory.

# Directory structure

    ├── doc            # Documentation
    ├── rtl            # RTL Sources
    │   └── verilog    # Verilog Sources
    └── testbench      # Testbench
        ├── richard
        ├── verilog    # Verilog Sources
        └── vhdl       # Vhdl Sources
        
# Utilization Report
Synthesized on Artix-7 device using vivado.

|Resource| No.|
|:---:|:---:|
|LUT|1120|
|FF|992|
|DSP|0|
|BRAM|1|
|IO|267|

# Testbench
Available

# Documentation
Available
