
---------- Begin Simulation Statistics ----------
final_tick                                44309420500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204788                       # Simulator instruction rate (inst/s)
host_mem_usage                                4435520                       # Number of bytes of host memory used
host_op_rate                                   348436                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    86.23                       # Real time elapsed on the host
host_tick_rate                              513853412                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    17658798                       # Number of instructions simulated
sim_ops                                      30045513                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.044309                       # Number of seconds simulated
sim_ticks                                 44309420500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              8.861884                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3503894                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2501847                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        32888                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1829031                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1223                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       56119596                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.112843                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    3359313                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          219                       # TLB misses on write requests
system.cpu0.numCycles                        88618841                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                18916380                       # Class of committed instruction
system.cpu0.tickCycles                       32499245                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   39                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     84                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    7658798                       # Number of instructions committed
system.cpu1.committedOps                     11129133                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.570855                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1480752                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1438073                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       278969                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    5560713                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        21682                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       73285484                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086424                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1776895                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          250                       # TLB misses on write requests
system.cpu1.numCycles                        88618841                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3853745     34.63%     34.65% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.65% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.66% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               830634      7.46%     42.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     42.15% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.15% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.16% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     42.17% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.17% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.17% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.18% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.38%     42.56% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               299320      2.69%     45.25% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           832716      7.48%     52.73% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         5260617     47.27%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                11129133                       # Class of committed instruction
system.cpu1.tickCycles                       15333357                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       883212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1767466                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2980145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          326                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5960355                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            326                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             149842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       745178                       # Transaction distribution
system.membus.trans_dist::CleanEvict           138034                       # Transaction distribution
system.membus.trans_dist::ReadExReq            734412                       # Transaction distribution
system.membus.trans_dist::ReadExResp           734412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149842                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2651720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2651720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2651720                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    104283648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    104283648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               104283648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            884254                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  884254    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              884254                       # Request fanout histogram
system.membus.reqLayer4.occupancy          5048219500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4650594500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1730484                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1730484                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1730484                       # number of overall hits
system.cpu0.icache.overall_hits::total        1730484                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1628776                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1628776                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1628776                       # number of overall misses
system.cpu0.icache.overall_misses::total      1628776                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  30440597500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  30440597500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  30440597500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  30440597500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3359260                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3359260                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3359260                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3359260                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.484862                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.484862                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.484862                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.484862                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 18689.247324                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18689.247324                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 18689.247324                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18689.247324                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1628760                       # number of writebacks
system.cpu0.icache.writebacks::total          1628760                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1628776                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1628776                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1628776                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1628776                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  28811821500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  28811821500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  28811821500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  28811821500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.484862                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.484862                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.484862                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.484862                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17689.247324                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17689.247324                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17689.247324                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17689.247324                       # average overall mshr miss latency
system.cpu0.icache.replacements               1628760                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1730484                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1730484                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1628776                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1628776                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  30440597500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  30440597500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3359260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3359260                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.484862                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.484862                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 18689.247324                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18689.247324                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1628776                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1628776                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  28811821500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  28811821500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.484862                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.484862                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17689.247324                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17689.247324                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999691                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3359260                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1628776                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.062444                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999691                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999981                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         28502856                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        28502856                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3401567                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3401567                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3401567                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3401567                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       723056                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        723056                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       723056                       # number of overall misses
system.cpu0.dcache.overall_misses::total       723056                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  17697258000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  17697258000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  17697258000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  17697258000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4124623                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4124623                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4124623                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4124623                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175302                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175302                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175302                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175302                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24475.639508                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24475.639508                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24475.639508                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24475.639508                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       382200                       # number of writebacks
system.cpu0.dcache.writebacks::total           382200                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        85853                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        85853                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        85853                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        85853                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       637203                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       637203                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       637203                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       637203                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  13855849500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13855849500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  13855849500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13855849500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154488                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154488                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154488                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154488                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21744.796399                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21744.796399                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21744.796399                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21744.796399                       # average overall mshr miss latency
system.cpu0.dcache.replacements                637187                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1963593                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1963593                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       466645                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       466645                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   8886438000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8886438000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2430238                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2430238                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.192016                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.192016                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19043.251294                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19043.251294                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        18096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       448549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       448549                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   8110752500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8110752500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.184570                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.184570                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18082.199492                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18082.199492                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1437974                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1437974                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       256411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       256411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   8810820000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   8810820000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.151330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.151330                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34362.098350                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34362.098350                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        67757                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        67757                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5745097000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5745097000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30453.088723                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30453.088723                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999711                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4038770                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           637203                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.338278                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999711                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         33634187                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        33634187                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1765712                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1765712                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1765712                       # number of overall hits
system.cpu1.icache.overall_hits::total        1765712                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11116                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11116                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11116                       # number of overall misses
system.cpu1.icache.overall_misses::total        11116                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    278910000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    278910000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    278910000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    278910000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1776828                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1776828                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1776828                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1776828                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006256                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006256                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006256                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006256                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25090.860022                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25090.860022                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25090.860022                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25090.860022                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11100                       # number of writebacks
system.cpu1.icache.writebacks::total            11100                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11116                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11116                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11116                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11116                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    267794000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    267794000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    267794000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    267794000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006256                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006256                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006256                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006256                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24090.860022                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24090.860022                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24090.860022                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24090.860022                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11100                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1765712                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1765712                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    278910000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    278910000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1776828                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1776828                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006256                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006256                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25090.860022                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25090.860022                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11116                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11116                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    267794000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    267794000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006256                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006256                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24090.860022                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24090.860022                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999678                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1776828                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11116                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           159.844189                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999678                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999980                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14225740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14225740                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5588331                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5588331                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5588331                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5588331                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1119451                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1119451                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1119451                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1119451                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  75947188000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  75947188000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  75947188000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  75947188000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6707782                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6707782                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6707782                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6707782                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166888                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166888                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166888                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166888                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67843.244590                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67843.244590                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67843.244590                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67843.244590                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       696027                       # number of writebacks
system.cpu1.dcache.writebacks::total           696027                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       416336                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       416336                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       416336                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       416336                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       703115                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       703115                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       703115                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       703115                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  60039068500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  60039068500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  60039068500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  60039068500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104821                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104821                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104821                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104821                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85390.111859                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85390.111859                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85390.111859                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85390.111859                       # average overall mshr miss latency
system.cpu1.dcache.replacements                703098                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1149295                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1149295                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    332506000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    332506000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1158669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1158669                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.008090                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008090                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35471.090250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35471.090250                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    309504500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    309504500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.007802                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007802                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34237.223451                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34237.223451                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4439036                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4439036                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1110077                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1110077                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  75614682000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  75614682000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5549113                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5549113                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200046                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200046                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68116.609929                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68116.609929                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       416002                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       416002                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       694075                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       694075                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  59729564000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  59729564000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125079                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125079                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86056.354140                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86056.354140                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999699                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6291445                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           703114                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.947973                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999699                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         54365370                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        54365370                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1514513                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              564509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9279                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7654                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2095955                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1514513                       # number of overall hits
system.l2.overall_hits::.cpu0.data             564509                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9279                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7654                       # number of overall hits
system.l2.overall_hits::total                 2095955                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            114263                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             72694                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            695461                       # number of demand (read+write) misses
system.l2.demand_misses::total                 884255                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           114263                       # number of overall misses
system.l2.overall_misses::.cpu0.data            72694                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1837                       # number of overall misses
system.l2.overall_misses::.cpu1.data           695461                       # number of overall misses
system.l2.overall_misses::total                884255                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10386922000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   6674234000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    148184500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58862507000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      76071847500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10386922000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   6674234000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    148184500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58862507000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     76071847500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1628776                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          637203                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11116                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          703115                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2980210                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1628776                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         637203                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11116                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         703115                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2980210                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.070153                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.114083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.165257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.989114                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.296709                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.070153                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.114083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.165257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.989114                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.296709                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90903.634597                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91812.721820                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80666.575939                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84638.113424                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86029.309984                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90903.634597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91812.721820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80666.575939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84638.113424                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86029.309984                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              745178                       # number of writebacks
system.l2.writebacks::total                    745178                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst       114263                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        72694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1837                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       695461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            884255                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       114263                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        72694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1837                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       695461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           884255                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9244292000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   5947294000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    129814500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  51907907000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  67229307500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9244292000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   5947294000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    129814500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  51907907000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  67229307500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.070153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.114083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.165257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.989114                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.296709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.070153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.114083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.165257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.989114                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.296709                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80903.634597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81812.721820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70666.575939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74638.127803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76029.321293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80903.634597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81812.721820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70666.575939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74638.127803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76029.321293                       # average overall mshr miss latency
system.l2.replacements                         883400                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1078227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1078227                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1078227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1078227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1639860                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1639860                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1639860                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1639860                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          138                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           138                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           146911                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                148316                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          41743                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         692670                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              734413                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3900585000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  58633809500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   62534394500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       694075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            882729                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.221268                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.831980                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93442.852694                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84648.980756                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85148.812044                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        41743                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       692670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         734413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3483155000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  51707119500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  55190274500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.221268                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.831980                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83442.852694                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74648.995193                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75148.825661                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1514513                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1523792                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       114263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1837                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           116100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10386922000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    148184500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10535106500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1628776                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11116                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1639892                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.070153                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.165257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.070797                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90903.634597                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80666.575939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90741.658053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       114263                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       116100                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9244292000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    129814500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9374106500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.070153                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.165257                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.070797                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80903.634597                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70666.575939                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80741.658053                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       417598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            423847                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        30951                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33742                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   2773649000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    228697500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3002346500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       448549                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        457589                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.069002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.308739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89614.196633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81941.060552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88979.506253                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        30951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2791                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33742                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   2464139000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    200787500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2664926500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.069002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.308739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79614.196633                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71941.060552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78979.506253                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.472174                       # Cycle average of tags in use
system.l2.tags.total_refs                     5960216                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    884424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.739093                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.360675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      152.578768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      231.252999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.065009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      627.214723                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.149003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.225833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.612514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999485                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  48567264                       # Number of tag accesses
system.l2.tags.data_accesses                 48567264                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       7312832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       4652416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        117568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      44509440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           56592256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7312832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       117568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7430400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47691392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47691392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         114263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          72694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         695460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              884254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       745178                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             745178                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        165040118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        104998349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2653341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1004514153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1277205961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    165040118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2653341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        167693459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1076326241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1076326241                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1076326241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       165040118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       104998349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2653341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1004514153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2353532202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    745156.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    114263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     67419.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    695436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000191778750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        46372                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        46372                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2382003                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             700418                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      884254                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     745178                       # Number of write requests accepted
system.mem_ctrls.readBursts                    884254                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   745178                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5299                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             50032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             48280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             82366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             46833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             68868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             80965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             47048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             53601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             54763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            46259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            53690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            60541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            46175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            46289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            46758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             45663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             45654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             45618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             45582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             45710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             45776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            45673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            46025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            45833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            45657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            45836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45743                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14333340500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4394775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30813746750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16307.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35057.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   736399                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  664012                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                884254                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               745178                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  479354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  336508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   59909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  47235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  50303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  52198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  48298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  49639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  49516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  47061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  46706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       223664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    464.711639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   267.916885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.342761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        61364     27.44%     27.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        48292     21.59%     49.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18127      8.10%     57.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8343      3.73%     60.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5704      2.55%     63.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4818      2.15%     65.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4236      1.89%     67.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4232      1.89%     69.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        68548     30.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       223664                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        46372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.954175                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.675348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.773332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          46280     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            28      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            20      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           16      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            6      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         46372                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        46372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.068468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.062673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.460317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            45142     97.35%     97.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              350      0.75%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              187      0.40%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              372      0.80%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              271      0.58%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               49      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         46372                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               56253120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  339136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                47688128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                56592256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47691392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1269.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1076.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1277.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1076.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   44309387000                       # Total gap between requests
system.mem_ctrls.avgGap                      27193.15                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7312832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      4314816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       117568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44507904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     47688128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 165040118.274622887373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 97379201.788477465510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2653340.952631054912                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1004479487.606929898262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1076252577.033816099167                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       114263                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        72694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       695460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       745178                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4521651500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2989530250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     54497500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  23248067500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1111050761750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39572.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     41124.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29666.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33428.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1490987.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            732721080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            389446695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2913662640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1980687240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3497301600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19347317910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        722339520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29583476685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        667.656592                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1687905500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1479400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41142115000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            864289860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            459358185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3362076060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1908875700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3497301600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19832973300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        313366560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30238241265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        682.433688                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    637355250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1479400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42192665250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2097481                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1823405                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1639860                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          400280                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           882729                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          882728                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1639892                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       457589                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4886312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1911593                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2109327                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8940564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    208482304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     65241792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1421824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     89545024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              364690944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          883400                       # Total snoops (count)
system.tol2bus.snoopTraffic                  47691392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3863610                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000084                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009185                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3863284     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    326      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3863610                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5698264500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1063644516                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16683481                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         955861386                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2443197433                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  44309420500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
