{"vcs1":{"timestamp_begin":1747834450.931644915, "rt":9.76, "ut":9.93, "st":0.58}}
{"vcselab":{"timestamp_begin":1747834460.775870039, "rt":0.39, "ut":0.28, "st":0.10}}
{"link":{"timestamp_begin":1747834461.221341172, "rt":0.42, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747834450.248969990}
{"VCS_COMP_START_TIME": 1747834450.248969990}
{"VCS_COMP_END_TIME": 1747834461.800841418}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488780}}
{"vcselab": {"peak_mem": 183884}}
