Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr 25 13:48:50 2020
| Host         : DESKTOP-L3OMJC1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   110 |
| Unused register locations in slices containing registers |   274 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           14 |
|      4 |            4 |
|      6 |            4 |
|      8 |           11 |
|     10 |            2 |
|     12 |            6 |
|     14 |            6 |
|    16+ |           63 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             122 |           21 |
| No           | No                    | Yes                    |             622 |          123 |
| No           | Yes                   | No                     |             212 |           35 |
| Yes          | No                    | No                     |            1156 |          280 |
| Yes          | No                    | Yes                    |            1370 |          282 |
| Yes          | Yes                   | No                     |             140 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|             Clock Signal            |                                                                              Enable Signal                                                                              |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/E[0]                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_wdata_sel_ex_reg_0                                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/E[0]                                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]_0                                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/i_dbg_wdata_sel_de_reg                                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/htranscoreppb_reg_reg[1]_0                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/E[0]                                                                                                             | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_reg_0                                                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/hold_reg2_reg[31]_0[0]                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_wdata_sel_ex_reg_0                                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/update_n_ex                                                                                                     | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/drack_reg_0                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_psv_lvl_reg[1][0]                                                                                              | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/htranscoreppb_reg_reg[1]_0                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/NewAddr                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[0]_0                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/held_fault1_reg[0]                                                                                      | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]_0                                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_psv_lvl_reg[1][0]                                                                                              | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]_0                                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/hwdata_en                                                                                                               | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/htranscoreppb_reg_reg[1]_0                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_wdata_sel_ex_reg_0                                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/drack_reg_0                                                                       |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/adv_de_to_ex                                                                                                            | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/htranscoreppb_reg_reg[1]_0                                                        |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/adv_de_to_ex                                                                                                            | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[0]_0                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/i_psv_lvl_reg[1][0]                                                                                              | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt4_ex2_reg_0                                                          |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_rdy                                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/htranscoreppb_reg_reg[1]_0                                                        |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/update_n_ex                                                                                                     | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[0]_0                                                                                   |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_rdy                                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]_0                                                                |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/i_dbg_wdata_sel_de_reg                                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_reg_0                                                                 |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                    |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0             |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                               |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_main/nvic_excpt_pend                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_wdata_sel_ex_reg_0                                                          |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/E[0]                                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/htranscoreppb_reg_reg[1]_0                                                        |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/adv_de_to_ex                                                                                                            | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/drack_reg_0                                                                       |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_rdy                                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[0]_0                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                              |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                           | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                              |                1 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/i_dbg_wdata_sel_de_reg                                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[0]_0                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                                   |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                                   |                1 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                                   |                1 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                              |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/NewAddr                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[31]_0                                                                       |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                                   |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                       |                                                                                                                                                   |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                             |                                                                                                                                                   |                1 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]_0                                                                |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                2 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                   |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/i_dbg_wdata_sel_de_reg                                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_ex_reg[6]_0                                                                            |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/i_dbg_wdata_sel_de_reg                                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/drack_reg_0                                                                       |                5 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/update_ipsr                                                                                             | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_reg_0                                                                 |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                               |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                   |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/drack_reg_0                                                                       |                6 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                   |                2 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/i_dbg_wdata_sel_de_reg                                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]_0                                                                |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/adv_de_to_ex                                                                                                            | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]_0                                                                |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/haddr_en                                                                                                                | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]_0                                                                |                5 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/held_fault1_reg[0]                                                                                      | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_wdata_sel_ex_reg_0                                                          |                4 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/uhalf_instr_reg[0][0]                                                                                                   | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_wdata_sel_ex_reg_0                                                          |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_wdata_sel_ex_reg_0                                                          |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/E[0]                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]_0                                                                |                3 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_rdy                                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_wdata_sel_ex_reg_0                                                          |                7 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/adv_de_to_ex                                                                                                            | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_wdata_sel_ex_reg_0                                                          |                7 |             38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb/E[0]                                                                                                             | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/htranscoreppb_reg_reg[1]_0                                                        |                6 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/haddr_en                                                                                                                | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/htranscoreppb_reg_reg[1]_0                                                        |               13 |             46 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_nvic/u_ahb_os/tck_count_en                                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt4_ex2_reg_0                                                          |               10 |             48 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/imm_ex[29]_i_1_n_0                                                                                              | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_ex_reg[6]_0                                                                            |               12 |             50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/E[0]                                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_ex_reg[6]_0                                                                            |               11 |             52 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/htranscoreppb_reg_reg[1]_0                                                        |               12 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                   |                5 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/haddr_en                                                                                                                | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[0]_0                                                                                   |               10 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/hwdata_en                                                                                                               | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[0]_0                                                                                   |                7 |             58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]_0                                                                   |                9 |             60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/hold_reg2_reg[31]_0[0]                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/drack_reg_0                                                                       |               17 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_ex_reg[6]_0                                                                            |                8 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/pc_reg[31]_0[0]                                                                                         | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/pc_ex_reg[6]_0                                                                            |               17 |             62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/hold_reg1_reg[31][0]                                                                                                    | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/drack_reg_0                                                                       |               14 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[5][0][0]                                                                                 |                                                                                                                                                   |               15 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[2][0][0]                                                                                 |                                                                                                                                                   |               18 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[1][0][0]                                                                                 |                                                                                                                                                   |               15 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[12][0][0]                                                                                |                                                                                                                                                   |               15 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[15][0][0]                                                                                |                                                                                                                                                   |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[8][0][0]                                                                                 |                                                                                                                                                   |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[10][0][0]                                                                                |                                                                                                                                                   |               14 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[14][0][0]                                                                                |                                                                                                                                                   |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[0][0]_0[0]                                                                               |                                                                                                                                                   |               20 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[9][0][0]                                                                                 |                                                                                                                                                   |               24 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[4][0][0]                                                                                 |                                                                                                                                                   |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[11][0][0]                                                                                |                                                                                                                                                   |               11 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[6][0][0]                                                                                 |                                                                                                                                                   |               12 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[3][0][0]                                                                                 |                                                                                                                                                   |               16 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[7][0][0]                                                                                 |                                                                                                                                                   |               21 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[13][0][0]                                                                                |                                                                                                                                                   |               17 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/i_dbg_wdata_sel_de_reg                                                                                                  | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_wdata_sel_ex_reg_0                                                          |               14 |             66 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_rdy                                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mem_ctl/drack_reg_0                                                                       |                9 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/core_start                                                                                              | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_matrix/u_matrix_sys/htranscoreppb_reg_reg[1]_0                                                        |               11 |             74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/CORTEXM1_AXI_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               12 |             84 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/HWDATA_reg[0]_0                                                                                   |               16 |             88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_ahb/biu_rdy                                                                                                                 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_reg_0                                                                 |               15 |             88 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/reg_file_a_reg[0][0]                                                                                    |                                                                                                                                                   |                6 |             96 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_decode/imm_held_reg[0]_0                                                                |               16 |            114 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         |                                                                                                                                                   |               22 |            124 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_ctrl/u_excpt/use_dp_ipsr_reg_0                                                                 |               24 |            132 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                         | design_1_i/CORTEXM1_AXI_0/inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_shft/r_amt4_ex2_reg_0                                                          |               44 |            198 |
+-------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


