# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 14:33:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/memory_datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/memory_datapath.sv 
# -- Compiling module memory_datapath
# 
# Top level modules:
# 	memory_datapath
# End time: 14:33:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 14:33:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 14:33:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 14:33:06 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:06 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 14:33:07 on Nov 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:07 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 14:33:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/IR_datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:07 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/IR_datapath.sv 
# -- Compiling module IR_datapath
# ** Warning: D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/IR_datapath.sv(37): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	IR_datapath
# End time: 14:33:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:07 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 14:33:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/Register_ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:07 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/Register_ALU.sv 
# -- Compiling module Register_ALU
# 
# Top level modules:
# 	Register_ALU
# End time: 14:33:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/NZP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:07 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/NZP.sv 
# -- Compiling module NZP
# 
# Top level modules:
# 	NZP
# End time: 14:33:07 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:08 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 14:33:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:08 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 14:33:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:08 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 14:33:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/OneDrive\ -\ International\ Campus,\ Zhejiang\ University/ece385/lab6/lab6 {D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/testbench_week2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:08 on Nov 11,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6" D:/OneDrive - International Campus, Zhejiang University/ece385/lab6/lab6/testbench_week2.sv 
# -- Compiling module testbench_week2
# 
# Top level modules:
# 	testbench_week2
# End time: 14:33:08 on Nov 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench_week2
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 280 us
add wave -position 2  sim:/testbench_week2/PC
add wave -position 2  sim:/testbench_week2/test/my_slc/PC
add wave -position 3  sim:/testbench_week2/test/my_slc/MAR
add wave -position 5  sim:/testbench_week2/test/my_slc/MDR
add wave -position 5  sim:/testbench_week2/test/my_slc/IR
add wave -position end  sim:/testbench_week2/test/my_slc/my_RA/R0
add wave -position end  sim:/testbench_week2/test/my_slc/my_RA/R1
restart -f
run 280us

