// Seed: 441593097
module module_0 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input wire id_6,
    input tri id_7,
    input supply1 id_8,
    input supply1 id_9,
    output wor id_10,
    input wire id_11,
    input wire id_12,
    input wire id_13,
    input supply1 id_14,
    input tri0 id_15
);
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output wand id_2,
    input tri0 id_3,
    output wire id_4,
    output wire id_5,
    input wire id_6,
    output wire id_7,
    input uwire id_8,
    input tri0 id_9,
    output wor id_10
);
  xnor (id_4, id_3, id_6, id_8, id_0, id_1);
  final begin
    id_2 = id_6 & id_3;
  end
  module_0(
      id_0,
      id_3,
      id_1,
      id_9,
      id_9,
      id_2,
      id_8,
      id_8,
      id_3,
      id_6,
      id_10,
      id_8,
      id_6,
      id_3,
      id_8,
      id_9
  );
endmodule
