// Seed: 1209306873
module module_0 (
    input uwire id_0,
    input wire id_1,
    output supply1 id_2,
    input uwire id_3
);
  wire id_5;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wire id_9,
    input tri0 id_10,
    output supply1 id_11,
    output supply0 id_12,
    inout supply1 id_13,
    input tri0 id_14,
    input tri0 id_15
);
  wire id_17;
  nand (id_12, id_8, id_1, id_7, id_0, id_5, id_15, id_10, id_13);
  wire id_18;
  module_0(
      id_4, id_2, id_11, id_2
  );
  wire id_19;
  wire id_20;
endmodule
