

================================================================
== Vitis HLS Report for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'
================================================================
* Date:           Wed Mar 20 05:12:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.018 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        6|  2073605|  60.000 ns|  20.736 ms|    6|  2073605|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterInLoopRow  |        4|  2073603|         5|          1|          1|  1 ~ 2073600|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|  12788|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    104|    -|
|Register         |        -|    -|    2709|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    2709|  13020|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|     24|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln1054_fu_221_p2              |         +|   0|  0|    38|          31|           1|
    |add_ln1071_fu_371_p2              |         +|   0|  0|    14|           6|           2|
    |add_ln1074_fu_298_p2              |         +|   0|  0|    13|          10|           9|
    |add_ln1086_fu_237_p2              |         +|   0|  0|    39|          32|           1|
    |rem_2_fu_401_p2                   |         +|   0|  0|    39|          32|          32|
    |rem_3_fu_340_p2                   |         -|   0|  0|    39|          32|          32|
    |sub_ln1067_1_fu_553_p2            |         -|   0|  0|    13|           5|           5|
    |sub_ln1067_fu_365_p2              |         -|   0|  0|    14|           1|           9|
    |sub_ln1071_1_fu_593_p2            |         -|   0|  0|    13|           5|           5|
    |sub_ln1071_2_fu_494_p2            |         -|   0|  0|    13|           5|           5|
    |sub_ln1071_fu_385_p2              |         -|   0|  0|    14|           9|           9|
    |sub_ln1074_1_fu_320_p2            |         -|   0|  0|    39|          10|          32|
    |sub_ln1074_2_fu_425_p2            |         -|   0|  0|    14|           9|           9|
    |sub_ln1074_3_fu_434_p2            |         -|   0|  0|    14|           9|           9|
    |sub_ln1074_fu_314_p2              |         -|   0|  0|    39|          32|          32|
    |sub_ln1082_fu_685_p2              |         -|   0|  0|    13|           5|           5|
    |and_ln1067_fu_547_p2              |       and|   0|  0|    24|          24|          24|
    |and_ln1071_1_fu_655_p2            |       and|   0|  0|    24|          24|          24|
    |and_ln1071_2_fu_667_p2            |       and|   0|  0|    24|          24|          24|
    |and_ln1071_3_fu_673_p2            |       and|   0|  0|    24|          24|          24|
    |and_ln1071_fu_587_p2              |       and|   0|  0|    24|          24|          24|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|     2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5  |       and|   0|  0|     2|           1|           1|
    |ap_condition_682                  |       and|   0|  0|     2|           1|           1|
    |ap_condition_685                  |       and|   0|  0|     2|           1|           1|
    |ap_condition_688                  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op89_read_state4     |       and|   0|  0|     2|           1|           1|
    |imgInput0_data_din                |       and|   0|  0|    24|          24|          24|
    |localbuffer_5_fu_530_p2           |       and|   0|  0|    24|          24|          24|
    |localbuffer_fu_568_p2             |       and|   0|  0|    24|          24|          24|
    |bLast_width_fu_227_p2             |      icmp|   0|  0|    39|          32|          32|
    |icmp_ln1054_fu_216_p2             |      icmp|   0|  0|    39|          32|          32|
    |icmp_ln1065_fu_292_p2             |      icmp|   0|  0|    39|          32|          32|
    |icmp_ln1066_fu_351_p2             |      icmp|   0|  0|    39|          32|           1|
    |icmp_ln1071_fu_391_p2             |      icmp|   0|  0|    39|          32|          32|
    |icmp_ln1074_fu_326_p2             |      icmp|   0|  0|    39|          32|          32|
    |icmp_ln1084_fu_232_p2             |      icmp|   0|  0|    39|          32|          32|
    |lshr_ln1067_1_fu_538_p2           |      lshr|   0|  0|  2171|           2|         512|
    |lshr_ln1067_2_fu_562_p2           |      lshr|   0|  0|    67|           2|          24|
    |lshr_ln1067_fu_468_p2             |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln1071_1_fu_649_p2           |      lshr|   0|  0|    67|           2|          24|
    |lshr_ln1071_fu_483_p2             |      lshr|   0|  0|  2171|           2|         512|
    |lshr_ln1074_1_fu_520_p2           |      lshr|   0|  0|  2171|           2|         512|
    |lshr_ln1074_fu_455_p2             |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln1082_fu_694_p2             |      lshr|   0|  0|    67|           2|          24|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|     2|           1|           1|
    |localbuffer_4_fu_679_p2           |        or|   0|  0|    24|          24|          24|
    |j_3_fu_243_p3                     |    select|   0|  0|    32|           1|           1|
    |localbuffer_3_fu_574_p3           |    select|   0|  0|    24|           1|           1|
    |ptr_width_minus_fu_282_p3         |    select|   0|  0|    10|           1|          10|
    |select_ln1059_fu_700_p3           |    select|   0|  0|    24|           1|          24|
    |select_ln1071_1_fu_598_p3         |    select|   0|  0|     5|           1|           5|
    |select_ln1071_2_fu_603_p3         |    select|   0|  0|     5|           1|           5|
    |select_ln1071_3_fu_636_p3         |    select|   0|  0|    24|           1|          24|
    |select_ln1071_fu_489_p3           |    select|   0|  0|     5|           1|           5|
    |select_ln1074_1_fu_505_p3         |    select|   0|  0|     9|           1|           9|
    |select_ln1074_2_fu_438_p3         |    select|   0|  0|   512|           1|         512|
    |select_ln1074_3_fu_445_p3         |    select|   0|  0|     9|           1|           9|
    |select_ln1074_fu_303_p3           |    select|   0|  0|    10|           1|          10|
    |xf_bits_per_clock_fu_264_p3       |    select|   0|  0|     5|           1|           4|
    |shl_ln1071_1_fu_643_p2            |       shl|   0|  0|    67|           2|          24|
    |shl_ln1071_fu_620_p2              |       shl|   0|  0|    67|          24|          24|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    |xor_ln1071_1_fu_661_p2            |       xor|   0|  0|    24|           2|          24|
    |xor_ln1071_fu_474_p2              |       xor|   0|  0|     9|           9|           2|
    |xor_ln1074_1_fu_510_p2            |       xor|   0|  0|     9|           9|           2|
    |xor_ln1074_fu_429_p2              |       xor|   0|  0|     9|           9|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0| 12788|        1785|        3944|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                     |   9|          2|    1|          2|
    |ap_phi_mux_localbuffer_1_phi_fu_168_p4      |   9|          2|   24|         48|
    |ap_phi_reg_pp0_iter5_localbuffer_1_reg_165  |   9|          2|   24|         48|
    |i_fu_98                                     |   9|          2|   31|         62|
    |imgInput0_data_blk_n                        |   9|          2|    1|          2|
    |j_fu_102                                    |   9|          2|   32|         64|
    |ldata_blk_n                                 |   9|          2|    1|          2|
    |rem_fu_94                                   |  14|          3|   32|         96|
    |val_fu_106                                  |   9|          2|  512|       1024|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 104|         23|  660|       1352|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                              |    1|   0|    1|          0|
    |ap_done_reg                                            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                       |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_localbuffer_1_reg_165             |   24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_localbuffer_1_reg_165             |   24|   0|   24|          0|
    |ap_phi_reg_pp0_iter3_localbuffer_1_reg_165             |   24|   0|   24|          0|
    |ap_phi_reg_pp0_iter4_localbuffer_1_reg_165             |   24|   0|   24|          0|
    |ap_phi_reg_pp0_iter5_localbuffer_1_reg_165             |   24|   0|   24|          0|
    |bLast_width_reg_781                                    |    1|   0|    1|          0|
    |i_fu_98                                                |   31|   0|   31|          0|
    |icmp_ln1054_reg_777                                    |    1|   0|    1|          0|
    |icmp_ln1065_reg_793                                    |    1|   0|    1|          0|
    |icmp_ln1066_reg_818                                    |    1|   0|    1|          0|
    |icmp_ln1066_reg_818_pp0_iter3_reg                      |    1|   0|    1|          0|
    |icmp_ln1071_reg_842                                    |    1|   0|    1|          0|
    |icmp_ln1071_reg_842_pp0_iter3_reg                      |    1|   0|    1|          0|
    |icmp_ln1074_reg_797                                    |    1|   0|    1|          0|
    |icmp_ln1074_reg_797_pp0_iter3_reg                      |    1|   0|    1|          0|
    |icmp_ln1084_reg_789                                    |    1|   0|    1|          0|
    |j_fu_102                                               |   32|   0|   32|          0|
    |last_blk_width_cast2_cast_cast_cast8_reg_772           |    5|   0|    5|          0|
    |last_blk_width_cast2_cast_cast_cast_cast_cast_reg_767  |    5|   0|   10|          5|
    |localbuffer_4_reg_901                                  |   24|   0|   24|          0|
    |lshr_ln1067_reg_876                                    |  512|   0|  512|          0|
    |lshr_ln1071_reg_886                                    |  512|   0|  512|          0|
    |lshr_ln1082_reg_906                                    |   24|   0|   24|          0|
    |rem_fu_94                                              |   32|   0|   32|          0|
    |sub_ln1067_reg_832                                     |    9|   0|    9|          0|
    |sub_ln1071_2_reg_891                                   |    5|   0|    5|          0|
    |sub_ln1071_reg_837                                     |    9|   0|    9|          0|
    |sub_ln1074_2_reg_856                                   |    9|   0|    9|          0|
    |sub_ln1074_3_reg_861                                   |    9|   0|    9|          0|
    |trunc_ln1067_1_reg_823                                 |    5|   0|    5|          0|
    |trunc_ln1067_1_reg_823_pp0_iter3_reg                   |    5|   0|    5|          0|
    |trunc_ln1071_1_reg_850                                 |    5|   0|    5|          0|
    |trunc_ln1071_1_reg_850_pp0_iter3_reg                   |    5|   0|    5|          0|
    |trunc_ln1074_1_reg_812                                 |    9|   0|    9|          0|
    |trunc_ln1074_2_reg_866                                 |   24|   0|   24|          0|
    |trunc_ln1074_reg_804                                   |    9|   0|    9|          0|
    |val_2_reg_881                                          |  512|   0|  512|          0|
    |val_fu_106                                             |  512|   0|  512|          0|
    |zext_ln1067_reg_871                                    |    9|   0|  512|        503|
    |bLast_width_reg_781                                    |   64|  32|    1|          0|
    |icmp_ln1054_reg_777                                    |   64|  32|    1|          0|
    |icmp_ln1065_reg_793                                    |   64|  32|    1|          0|
    |icmp_ln1084_reg_789                                    |   64|  32|    1|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 2709| 128| 2965|        508|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow|  return value|
|ldata_dout                           |   in|  512|     ap_fifo|                                            ldata|       pointer|
|ldata_num_data_valid                 |   in|    3|     ap_fifo|                                            ldata|       pointer|
|ldata_fifo_cap                       |   in|    3|     ap_fifo|                                            ldata|       pointer|
|ldata_empty_n                        |   in|    1|     ap_fifo|                                            ldata|       pointer|
|ldata_read                           |  out|    1|     ap_fifo|                                            ldata|       pointer|
|imgInput0_data_din                   |  out|   24|     ap_fifo|                                   imgInput0_data|       pointer|
|imgInput0_data_num_data_valid        |   in|    3|     ap_fifo|                                   imgInput0_data|       pointer|
|imgInput0_data_fifo_cap              |   in|    3|     ap_fifo|                                   imgInput0_data|       pointer|
|imgInput0_data_full_n                |   in|    1|     ap_fifo|                                   imgInput0_data|       pointer|
|imgInput0_data_write                 |  out|    1|     ap_fifo|                                   imgInput0_data|       pointer|
|bound                                |   in|   32|     ap_none|                                            bound|        scalar|
|last_blk_width_cast2_cast_cast       |   in|    4|     ap_none|                   last_blk_width_cast2_cast_cast|        scalar|
|cols_bound_per_npc_load              |   in|   32|     ap_none|                          cols_bound_per_npc_load|        scalar|
|sub                                  |   in|   32|     ap_none|                                              sub|        scalar|
|last_blk_width_load                  |   in|    4|     ap_none|                              last_blk_width_load|        scalar|
|sub3                                 |   in|   10|     ap_none|                                             sub3|        scalar|
|last_blk_width_cast2_cast_cast_cast  |   in|    4|     ap_none|              last_blk_width_cast2_cast_cast_cast|        scalar|
+-------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rem = alloca i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 8 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%val = alloca i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 11 'alloca' 'val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_cast_cast_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_cast2_cast_cast_cast"   --->   Operation 12 'read' 'last_blk_width_cast2_cast_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub3_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sub3"   --->   Operation 13 'read' 'sub3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%last_blk_width_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_load"   --->   Operation 14 'read' 'last_blk_width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 15 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_bound_per_npc_load"   --->   Operation 16 'read' 'cols_bound_per_npc_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_cast_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_cast2_cast_cast"   --->   Operation 17 'read' 'last_blk_width_cast2_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 18 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_cast_cast_cast_cast = sext i4 %last_blk_width_cast2_cast_cast_cast_read"   --->   Operation 19 'sext' 'last_blk_width_cast2_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_cast_cast_cast_cast_cast = zext i5 %last_blk_width_cast2_cast_cast_cast_cast"   --->   Operation 20 'zext' 'last_blk_width_cast2_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%last_blk_width_cast2_cast_cast_cast8 = sext i4 %last_blk_width_cast2_cast_cast_read"   --->   Operation 21 'sext' 'last_blk_width_cast2_cast_cast_cast8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgInput0_data, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln1049 = store i512 0, i512 %val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 24 'store' 'store_ln1049' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln1051 = store i32 0, i32 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051]   --->   Operation 25 'store' 'store_ln1051' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 0, i32 %rem" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 27 'store' 'store_ln1048' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.83>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 29 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j_2 = load i32 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086]   --->   Operation 30 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1054 = zext i31 %i_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 31 'zext' 'zext_ln1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln1054 = icmp_slt  i32 %zext_ln1054, i32 %bound_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 32 'icmp' 'icmp_ln1054' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.52ns)   --->   "%add_ln1054 = add i31 %i_load, i31 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 33 'add' 'add_ln1054' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1054 = br i1 %icmp_ln1054, void %for.end.loopexit.exitStub, void %for.body.split" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 34 'br' 'br_ln1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.55ns)   --->   "%bLast_width = icmp_eq  i32 %j_2, i32 %sub_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1059]   --->   Operation 35 'icmp' 'bLast_width' <Predicate = (icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.55ns)   --->   "%icmp_ln1084 = icmp_slt  i32 %j_2, i32 %cols_bound_per_npc_load_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 36 'icmp' 'icmp_ln1084' <Predicate = (icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1084 = br i1 %icmp_ln1084, void %if.end42, void %if.then41" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 37 'br' 'br_ln1084' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%add_ln1086 = add i32 %j_2, i32 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086]   --->   Operation 38 'add' 'add_ln1086' <Predicate = (icmp_ln1054)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.69ns)   --->   "%j_3 = select i1 %bLast_width, i32 0, i32 %add_ln1086" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086]   --->   Operation 39 'select' 'j_3' <Predicate = (icmp_ln1054)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln1051 = store i32 %j_3, i32 %j" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1051]   --->   Operation 40 'store' 'store_ln1051' <Predicate = (icmp_ln1054)> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln1054 = store i31 %add_ln1054, i31 %i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 41 'store' 'store_ln1054' <Predicate = (icmp_ln1054)> <Delay = 1.58>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln1054 = br void %for.body" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 42 'br' 'br_ln1054' <Predicate = (icmp_ln1054)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.83>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%rem_1 = load i32 %rem" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 43 'load' 'rem_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.02ns)   --->   "%xf_bits_per_clock = select i1 %bLast_width, i4 %last_blk_width_load_read, i4 8" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1060]   --->   Operation 44 'select' 'xf_bits_per_clock' <Predicate = (icmp_ln1054)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1060 = sext i4 %xf_bits_per_clock" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1060]   --->   Operation 45 'sext' 'sext_ln1060' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1060 = zext i5 %sext_ln1060" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1060]   --->   Operation 46 'zext' 'zext_ln1060' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1060_1 = zext i5 %sext_ln1060" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1060]   --->   Operation 47 'zext' 'zext_ln1060_1' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.68ns)   --->   "%ptr_width_minus = select i1 %bLast_width, i10 %sub3_read, i10 488" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1061]   --->   Operation 48 'select' 'ptr_width_minus' <Predicate = (icmp_ln1054)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1061 = zext i10 %ptr_width_minus" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1061]   --->   Operation 49 'zext' 'zext_ln1061' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%icmp_ln1065 = icmp_slt  i32 %rem_1, i32 %zext_ln1060" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1065]   --->   Operation 50 'icmp' 'icmp_ln1065' <Predicate = (icmp_ln1054)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln1065 = br i1 %icmp_ln1065, void %if.else, void %if.then_ifconv" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1065]   --->   Operation 51 'br' 'br_ln1065' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%add_ln1074 = add i10 %last_blk_width_cast2_cast_cast_cast_cast_cast, i10 511" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 52 'add' 'add_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065 & bLast_width)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1074)   --->   "%select_ln1074 = select i1 %bLast_width, i10 %add_ln1074, i10 535" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 53 'select' 'select_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1074)   --->   "%zext_ln1074 = zext i10 %select_ln1074" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 54 'zext' 'zext_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln1074 = sub i32 %zext_ln1074, i32 %rem_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 55 'sub' 'sub_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (2.55ns)   --->   "%sub_ln1074_1 = sub i32 512, i32 %rem_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 56 'sub' 'sub_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (2.55ns)   --->   "%icmp_ln1074 = icmp_ugt  i32 %sub_ln1074_1, i32 %sub_ln1074" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 57 'icmp' 'icmp_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1074 = trunc i32 %sub_ln1074_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 58 'trunc' 'trunc_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln1074_1 = trunc i32 %sub_ln1074" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 59 'trunc' 'trunc_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.55ns)   --->   "%rem_3 = sub i32 %rem_1, i32 %zext_ln1060" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1075]   --->   Operation 60 'sub' 'rem_3' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 %rem_3, i32 %rem" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 61 'store' 'store_ln1048' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.70>
ST_3 : Operation 62 [1/1] (2.55ns)   --->   "%icmp_ln1066 = icmp_eq  i32 %rem_1, i32 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066]   --->   Operation 62 'icmp' 'icmp_ln1066' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1067 = trunc i32 %rem_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 63 'trunc' 'trunc_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1067_1 = trunc i32 %rem_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 64 'trunc' 'trunc_ln1067_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.82ns)   --->   "%sub_ln1067 = sub i9 0, i9 %trunc_ln1067" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 65 'sub' 'sub_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.78ns)   --->   "%add_ln1071 = add i6 %zext_ln1060_1, i6 63" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 66 'add' 'add_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1071 = sext i6 %add_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 67 'sext' 'sext_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1071_1 = sext i6 %add_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 68 'sext' 'sext_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.82ns)   --->   "%sub_ln1071 = sub i9 %sext_ln1071_1, i9 %trunc_ln1067" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 69 'sub' 'sub_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (2.55ns)   --->   "%icmp_ln1071 = icmp_ugt  i32 %rem_1, i32 %sext_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 70 'icmp' 'icmp_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1071_1 = trunc i6 %add_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 71 'trunc' 'trunc_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.55ns)   --->   "%rem_2 = add i32 %rem_1, i32 %zext_ln1061" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1072]   --->   Operation 72 'add' 'rem_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.70ns)   --->   "%store_ln1048 = store i32 %rem_2, i32 %rem" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1048]   --->   Operation 73 'store' 'store_ln1048' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.70>

State 4 <SV = 3> <Delay = 5.94>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln1057 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1057]   --->   Operation 74 'specpipeline' 'specpipeline_ln1057' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1056 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2073600, i64 1036800" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1056]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln1056' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln1054 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054]   --->   Operation 76 'specloopname' 'specloopname_ln1054' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%val_load = load i512 %val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 77 'load' 'val_load' <Predicate = (icmp_ln1054)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%tmp_2 = partselect i512 @llvm.part.select.i512, i512 %val_load, i32 511, i32 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 78 'partselect' 'tmp_2' <Predicate = (icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.82ns)   --->   "%sub_ln1074_2 = sub i9 %trunc_ln1074, i9 %trunc_ln1074_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 79 'sub' 'sub_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%xor_ln1074 = xor i9 %trunc_ln1074, i9 511" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 80 'xor' 'xor_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065 & icmp_ln1074)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.82ns)   --->   "%sub_ln1074_3 = sub i9 %trunc_ln1074_1, i9 %trunc_ln1074" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 81 'sub' 'sub_ln1074_3' <Predicate = (icmp_ln1054 & !icmp_ln1065 & !icmp_ln1074)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%select_ln1074_2 = select i1 %icmp_ln1074, i512 %tmp_2, i512 %val_load" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 82 'select' 'select_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%select_ln1074_3 = select i1 %icmp_ln1074, i9 %xor_ln1074, i9 %trunc_ln1074" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 83 'select' 'select_ln1074_3' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074)   --->   "%zext_ln1074_1 = zext i9 %select_ln1074_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 84 'zext' 'zext_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (5.94ns) (out node of the LUT)   --->   "%lshr_ln1074 = lshr i512 %select_ln1074_2, i512 %zext_ln1074_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 85 'lshr' 'lshr_ln1074' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1074_2 = trunc i512 %lshr_ln1074" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 86 'trunc' 'trunc_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i9 %sub_ln1067" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 87 'zext' 'zext_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (5.94ns)   --->   "%lshr_ln1067 = lshr i512 %val_load, i512 %zext_ln1067" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 88 'lshr' 'lshr_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (3.63ns)   --->   "%val_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %ldata" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1069]   --->   Operation 89 'read' 'val_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071)   --->   "%xor_ln1071 = xor i9 %sub_ln1071, i9 511" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 90 'xor' 'xor_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1071)   --->   "%zext_ln1071 = zext i9 %xor_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 91 'zext' 'zext_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (3.25ns) (out node of the LUT)   --->   "%lshr_ln1071 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 92 'lshr' 'lshr_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1071_2)   --->   "%select_ln1071 = select i1 %icmp_ln1071, i5 %trunc_ln1067_1, i5 %trunc_ln1071_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 93 'select' 'select_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.78ns) (out node of the LUT)   --->   "%sub_ln1071_2 = sub i5 23, i5 %select_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 94 'sub' 'sub_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln1049 = store i512 %val_2, i512 %val" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 95 'store' 'store_ln1049' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%select_ln1074_1 = select i1 %icmp_ln1074, i9 %sub_ln1074_2, i9 %sub_ln1074_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 96 'select' 'select_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%xor_ln1074_1 = xor i9 %select_ln1074_1, i9 511" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 97 'xor' 'xor_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln1074_1)   --->   "%zext_ln1074_2 = zext i9 %xor_ln1074_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 98 'zext' 'zext_ln1074_2' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (3.25ns) (out node of the LUT)   --->   "%lshr_ln1074_1 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln1074_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 99 'lshr' 'lshr_ln1074_1' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln1074_3 = trunc i512 %lshr_ln1074_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 100 'trunc' 'trunc_ln1074_3' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.03ns)   --->   "%localbuffer_5 = and i24 %trunc_ln1074_2, i24 %trunc_ln1074_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074]   --->   Operation 101 'and' 'localbuffer_5' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end30_ifconv"   --->   Operation 102 'br' 'br_ln0' <Predicate = (icmp_ln1054 & !icmp_ln1065)> <Delay = 1.58>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_2)   --->   "%trunc_ln1067_2 = trunc i512 %lshr_ln1067" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 103 'trunc' 'trunc_ln1067_2' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (3.25ns)   --->   "%lshr_ln1067_1 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln1067" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 104 'lshr' 'lshr_ln1067_1' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_2)   --->   "%trunc_ln1067_3 = trunc i512 %lshr_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 105 'trunc' 'trunc_ln1067_3' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_2)   --->   "%and_ln1067 = and i24 %trunc_ln1067_2, i24 %trunc_ln1067_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 106 'and' 'and_ln1067' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.78ns)   --->   "%sub_ln1067_1 = sub i5 24, i5 %trunc_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 107 'sub' 'sub_ln1067_1' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1067_1 = zext i5 %sub_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 108 'zext' 'zext_ln1067_1' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (2.66ns)   --->   "%lshr_ln1067_2 = lshr i24 16777215, i24 %zext_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 109 'lshr' 'lshr_ln1067_2' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_2)   --->   "%localbuffer = and i24 %and_ln1067, i24 %lshr_ln1067_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067]   --->   Operation 110 'and' 'localbuffer' <Predicate = (icmp_ln1054 & icmp_ln1065 & !icmp_ln1066)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_2)   --->   "%localbuffer_3 = select i1 %icmp_ln1066, i24 0, i24 %localbuffer" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066]   --->   Operation 111 'select' 'localbuffer_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%trunc_ln1049 = trunc i512 %val_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1049]   --->   Operation 112 'trunc' 'trunc_ln1049' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%trunc_ln1071 = trunc i512 %lshr_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 113 'trunc' 'trunc_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%and_ln1071 = and i24 %trunc_ln1049, i24 %trunc_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 114 'and' 'and_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (1.78ns)   --->   "%sub_ln1071_1 = sub i5 23, i5 %trunc_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 115 'sub' 'sub_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065 & icmp_ln1071)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%select_ln1071_1 = select i1 %icmp_ln1071, i5 %trunc_ln1071_1, i5 %trunc_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 116 'select' 'select_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%select_ln1071_2 = select i1 %icmp_ln1071, i5 %sub_ln1071_1, i5 %trunc_ln1067_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 117 'select' 'select_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071)   --->   "%zext_ln1071_1 = zext i5 %select_ln1071_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 118 'zext' 'zext_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node shl_ln1071_1)   --->   "%zext_ln1071_2 = zext i5 %select_ln1071_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 119 'zext' 'zext_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1071_3 = zext i5 %sub_ln1071_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 120 'zext' 'zext_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (4.20ns) (out node of the LUT)   --->   "%shl_ln1071 = shl i24 %and_ln1071, i24 %zext_ln1071_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 121 'shl' 'shl_ln1071' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 4.20> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%tmp = partselect i24 @llvm.part.select.i24, i24 %shl_ln1071, i32 23, i32 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 122 'partselect' 'tmp' <Predicate = (icmp_ln1054 & icmp_ln1065 & icmp_ln1071)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%select_ln1071_3 = select i1 %icmp_ln1071, i24 %tmp, i24 %shl_ln1071" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 123 'select' 'select_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (2.66ns) (out node of the LUT)   --->   "%shl_ln1071_1 = shl i24 16777215, i24 %zext_ln1071_2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 124 'shl' 'shl_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (2.66ns)   --->   "%lshr_ln1071_1 = lshr i24 16777215, i24 %zext_ln1071_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 125 'lshr' 'lshr_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.03ns)   --->   "%and_ln1071_1 = and i24 %shl_ln1071_1, i24 %lshr_ln1071_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 126 'and' 'and_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln1071_2)   --->   "%xor_ln1071_1 = xor i24 %and_ln1071_1, i24 16777215" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 127 'xor' 'xor_ln1071_1' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.03ns) (out node of the LUT)   --->   "%and_ln1071_2 = and i24 %localbuffer_3, i24 %xor_ln1071_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 128 'and' 'and_ln1071_2' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node localbuffer_4)   --->   "%and_ln1071_3 = and i24 %select_ln1071_3, i24 %and_ln1071_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 129 'and' 'and_ln1071_3' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.03ns) (out node of the LUT)   --->   "%localbuffer_4 = or i24 %and_ln1071_2, i24 %and_ln1071_3" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071]   --->   Operation 130 'or' 'localbuffer_4' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (1.73ns)   --->   "%sub_ln1082 = sub i5 24, i5 %last_blk_width_cast2_cast_cast_cast8" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1082]   --->   Operation 131 'sub' 'sub_ln1082' <Predicate = (bLast_width)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1082 = zext i5 %sub_ln1082" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1082]   --->   Operation 132 'zext' 'zext_ln1082' <Predicate = (bLast_width)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (2.66ns)   --->   "%lshr_ln1082 = lshr i24 16777215, i24 %zext_ln1082" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1082]   --->   Operation 133 'lshr' 'lshr_ln1082' <Predicate = (bLast_width)> <Delay = 2.66> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (!icmp_ln1054)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.25>
ST_6 : Operation 134 [1/1] (1.58ns)   --->   "%br_ln1073 = br void %if.end30_ifconv" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1073]   --->   Operation 134 'br' 'br_ln1073' <Predicate = (icmp_ln1054 & icmp_ln1065)> <Delay = 1.58>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2)   --->   "%localbuffer_1 = phi i24 %localbuffer_4, void %if.then_ifconv, i24 %localbuffer_5, void %if.else"   --->   Operation 135 'phi' 'localbuffer_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2)   --->   "%select_ln1059 = select i1 %bLast_width, i24 %lshr_ln1082, i24 16777215" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1059]   --->   Operation 136 'select' 'select_ln1059' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (1.03ns) (out node of the LUT)   --->   "%localbuffer2 = and i24 %localbuffer_1, i24 %select_ln1059" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1059]   --->   Operation 137 'and' 'localbuffer2' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (3.63ns)   --->   "%write_ln1084 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %imgInput0_data, i24 %localbuffer2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 138 'write' 'write_ln1084' <Predicate = (icmp_ln1084)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln1084 = br void %if.end42" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084]   --->   Operation 139 'br' 'br_ln1084' <Predicate = (icmp_ln1084)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_blk_width_cast2_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols_bound_per_npc_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_blk_width_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_blk_width_cast2_cast_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgInput0_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rem                                           (alloca           ) [ 0111000]
i                                             (alloca           ) [ 0110000]
j                                             (alloca           ) [ 0110000]
val                                           (alloca           ) [ 0111100]
last_blk_width_cast2_cast_cast_cast_read      (read             ) [ 0000000]
sub3_read                                     (read             ) [ 0111000]
last_blk_width_load_read                      (read             ) [ 0111000]
sub_read                                      (read             ) [ 0110000]
cols_bound_per_npc_load_read                  (read             ) [ 0110000]
last_blk_width_cast2_cast_cast_read           (read             ) [ 0000000]
bound_read                                    (read             ) [ 0110000]
last_blk_width_cast2_cast_cast_cast_cast      (sext             ) [ 0000000]
last_blk_width_cast2_cast_cast_cast_cast_cast (zext             ) [ 0111000]
last_blk_width_cast2_cast_cast_cast8          (sext             ) [ 0111110]
specinterface_ln0                             (specinterface    ) [ 0000000]
specinterface_ln0                             (specinterface    ) [ 0000000]
store_ln1049                                  (store            ) [ 0000000]
store_ln1051                                  (store            ) [ 0000000]
store_ln0                                     (store            ) [ 0000000]
store_ln1048                                  (store            ) [ 0000000]
br_ln0                                        (br               ) [ 0000000]
i_load                                        (load             ) [ 0000000]
j_2                                           (load             ) [ 0000000]
zext_ln1054                                   (zext             ) [ 0000000]
icmp_ln1054                                   (icmp             ) [ 0111111]
add_ln1054                                    (add              ) [ 0000000]
br_ln1054                                     (br               ) [ 0000000]
bLast_width                                   (icmp             ) [ 0101111]
icmp_ln1084                                   (icmp             ) [ 0101111]
br_ln1084                                     (br               ) [ 0000000]
add_ln1086                                    (add              ) [ 0000000]
j_3                                           (select           ) [ 0000000]
store_ln1051                                  (store            ) [ 0000000]
store_ln1054                                  (store            ) [ 0000000]
br_ln1054                                     (br               ) [ 0000000]
rem_1                                         (load             ) [ 0000000]
xf_bits_per_clock                             (select           ) [ 0000000]
sext_ln1060                                   (sext             ) [ 0000000]
zext_ln1060                                   (zext             ) [ 0000000]
zext_ln1060_1                                 (zext             ) [ 0000000]
ptr_width_minus                               (select           ) [ 0000000]
zext_ln1061                                   (zext             ) [ 0000000]
icmp_ln1065                                   (icmp             ) [ 0101111]
br_ln1065                                     (br               ) [ 0000000]
add_ln1074                                    (add              ) [ 0000000]
select_ln1074                                 (select           ) [ 0000000]
zext_ln1074                                   (zext             ) [ 0000000]
sub_ln1074                                    (sub              ) [ 0000000]
sub_ln1074_1                                  (sub              ) [ 0000000]
icmp_ln1074                                   (icmp             ) [ 0100110]
trunc_ln1074                                  (trunc            ) [ 0100100]
trunc_ln1074_1                                (trunc            ) [ 0100100]
rem_3                                         (sub              ) [ 0000000]
store_ln1048                                  (store            ) [ 0000000]
icmp_ln1066                                   (icmp             ) [ 0100110]
trunc_ln1067                                  (trunc            ) [ 0000000]
trunc_ln1067_1                                (trunc            ) [ 0100110]
sub_ln1067                                    (sub              ) [ 0100100]
add_ln1071                                    (add              ) [ 0000000]
sext_ln1071                                   (sext             ) [ 0000000]
sext_ln1071_1                                 (sext             ) [ 0000000]
sub_ln1071                                    (sub              ) [ 0100100]
icmp_ln1071                                   (icmp             ) [ 0100110]
trunc_ln1071_1                                (trunc            ) [ 0100110]
rem_2                                         (add              ) [ 0000000]
store_ln1048                                  (store            ) [ 0000000]
specpipeline_ln1057                           (specpipeline     ) [ 0000000]
speclooptripcount_ln1056                      (speclooptripcount) [ 0000000]
specloopname_ln1054                           (specloopname     ) [ 0000000]
val_load                                      (load             ) [ 0000000]
tmp_2                                         (partselect       ) [ 0000000]
sub_ln1074_2                                  (sub              ) [ 0100010]
xor_ln1074                                    (xor              ) [ 0000000]
sub_ln1074_3                                  (sub              ) [ 0100010]
select_ln1074_2                               (select           ) [ 0000000]
select_ln1074_3                               (select           ) [ 0000000]
zext_ln1074_1                                 (zext             ) [ 0000000]
lshr_ln1074                                   (lshr             ) [ 0000000]
trunc_ln1074_2                                (trunc            ) [ 0100010]
zext_ln1067                                   (zext             ) [ 0100010]
lshr_ln1067                                   (lshr             ) [ 0100010]
val_2                                         (read             ) [ 0100010]
xor_ln1071                                    (xor              ) [ 0000000]
zext_ln1071                                   (zext             ) [ 0000000]
lshr_ln1071                                   (lshr             ) [ 0100010]
select_ln1071                                 (select           ) [ 0000000]
sub_ln1071_2                                  (sub              ) [ 0100010]
store_ln1049                                  (store            ) [ 0000000]
select_ln1074_1                               (select           ) [ 0000000]
xor_ln1074_1                                  (xor              ) [ 0000000]
zext_ln1074_2                                 (zext             ) [ 0000000]
lshr_ln1074_1                                 (lshr             ) [ 0000000]
trunc_ln1074_3                                (trunc            ) [ 0000000]
localbuffer_5                                 (and              ) [ 0100011]
br_ln0                                        (br               ) [ 0100011]
trunc_ln1067_2                                (trunc            ) [ 0000000]
lshr_ln1067_1                                 (lshr             ) [ 0000000]
trunc_ln1067_3                                (trunc            ) [ 0000000]
and_ln1067                                    (and              ) [ 0000000]
sub_ln1067_1                                  (sub              ) [ 0000000]
zext_ln1067_1                                 (zext             ) [ 0000000]
lshr_ln1067_2                                 (lshr             ) [ 0000000]
localbuffer                                   (and              ) [ 0000000]
localbuffer_3                                 (select           ) [ 0000000]
trunc_ln1049                                  (trunc            ) [ 0000000]
trunc_ln1071                                  (trunc            ) [ 0000000]
and_ln1071                                    (and              ) [ 0000000]
sub_ln1071_1                                  (sub              ) [ 0000000]
select_ln1071_1                               (select           ) [ 0000000]
select_ln1071_2                               (select           ) [ 0000000]
zext_ln1071_1                                 (zext             ) [ 0000000]
zext_ln1071_2                                 (zext             ) [ 0000000]
zext_ln1071_3                                 (zext             ) [ 0000000]
shl_ln1071                                    (shl              ) [ 0000000]
tmp                                           (partselect       ) [ 0000000]
select_ln1071_3                               (select           ) [ 0000000]
shl_ln1071_1                                  (shl              ) [ 0000000]
lshr_ln1071_1                                 (lshr             ) [ 0000000]
and_ln1071_1                                  (and              ) [ 0000000]
xor_ln1071_1                                  (xor              ) [ 0000000]
and_ln1071_2                                  (and              ) [ 0000000]
and_ln1071_3                                  (and              ) [ 0000000]
localbuffer_4                                 (or               ) [ 0100011]
sub_ln1082                                    (sub              ) [ 0000000]
zext_ln1082                                   (zext             ) [ 0000000]
lshr_ln1082                                   (lshr             ) [ 0100001]
br_ln1073                                     (br               ) [ 0000000]
localbuffer_1                                 (phi              ) [ 0100001]
select_ln1059                                 (select           ) [ 0000000]
localbuffer2                                  (and              ) [ 0000000]
write_ln1084                                  (write            ) [ 0000000]
br_ln1084                                     (br               ) [ 0000000]
ret_ln0                                       (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="last_blk_width_cast2_cast_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_cast2_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols_bound_per_npc_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ldata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="last_blk_width_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sub3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="last_blk_width_cast2_cast_cast_cast">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_cast2_cast_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="imgInput0_data">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgInput0_data"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i512"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i24"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="rem_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="val_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="val/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="last_blk_width_cast2_cast_cast_cast_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_cast2_cast_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sub3_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="10" slack="0"/>
<pin id="119" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub3_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="last_blk_width_load_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_load_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sub_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="cols_bound_per_npc_load_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_load_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="last_blk_width_cast2_cast_cast_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="4" slack="0"/>
<pin id="143" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_cast2_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bound_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="val_2_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="512" slack="0"/>
<pin id="154" dir="0" index="1" bw="512" slack="0"/>
<pin id="155" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_2/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln1084_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="24" slack="0"/>
<pin id="161" dir="0" index="2" bw="24" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1084/6 "/>
</bind>
</comp>

<comp id="165" class="1005" name="localbuffer_1_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="167" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="localbuffer_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="localbuffer_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="24" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="localbuffer_1/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="last_blk_width_cast2_cast_cast_cast_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="last_blk_width_cast2_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="last_blk_width_cast2_cast_cast_cast_cast_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_blk_width_cast2_cast_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="last_blk_width_cast2_cast_cast_cast8_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="last_blk_width_cast2_cast_cast_cast8/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln1049_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="512" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1049/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln1051_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1051/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="31" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln1048_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1048/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="31" slack="1"/>
<pin id="208" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_2_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln1054_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1054/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="icmp_ln1054_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1054/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln1054_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="31" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1054/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="bLast_width_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast_width/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln1084_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1084/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln1086_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1086/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="j_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="0"/>
<pin id="247" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln1051_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="1"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1051/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln1054_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="31" slack="0"/>
<pin id="258" dir="0" index="1" bw="31" slack="1"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1054/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="rem_1_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="2"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem_1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xf_bits_per_clock_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="4" slack="2"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln1060_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1060/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln1060_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1060/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln1060_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1060_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="ptr_width_minus_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="10" slack="2"/>
<pin id="285" dir="0" index="2" bw="10" slack="0"/>
<pin id="286" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ptr_width_minus/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln1061_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1061/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln1065_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln1074_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="2"/>
<pin id="300" dir="0" index="1" bw="10" slack="0"/>
<pin id="301" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1074/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln1074_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="10" slack="0"/>
<pin id="306" dir="0" index="2" bw="10" slack="0"/>
<pin id="307" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln1074_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1074/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sub_ln1074_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sub_ln1074_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074_1/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln1074_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1074/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln1074_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln1074_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074_1/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="rem_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rem_3/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln1048_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="2"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1048/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln1066_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1066/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln1067_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1067/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln1067_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1067_1/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sub_ln1067_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="9" slack="0"/>
<pin id="368" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1067/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln1071_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1071/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln1071_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1071/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln1071_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1071_1/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sub_ln1071_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="9" slack="0"/>
<pin id="388" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1071/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln1071_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1071/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln1071_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1071_1/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="rem_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="10" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem_2/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln1048_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="2"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1048/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="val_load_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="512" slack="3"/>
<pin id="414" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_load/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="512" slack="0"/>
<pin id="417" dir="0" index="1" bw="512" slack="0"/>
<pin id="418" dir="0" index="2" bw="10" slack="0"/>
<pin id="419" dir="0" index="3" bw="1" slack="0"/>
<pin id="420" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sub_ln1074_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="1"/>
<pin id="427" dir="0" index="1" bw="9" slack="1"/>
<pin id="428" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074_2/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="xor_ln1074_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="1"/>
<pin id="431" dir="0" index="1" bw="9" slack="0"/>
<pin id="432" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1074/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sub_ln1074_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="1"/>
<pin id="436" dir="0" index="1" bw="9" slack="1"/>
<pin id="437" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1074_3/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln1074_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="0" index="1" bw="512" slack="0"/>
<pin id="441" dir="0" index="2" bw="512" slack="0"/>
<pin id="442" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074_2/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln1074_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="1"/>
<pin id="447" dir="0" index="1" bw="9" slack="0"/>
<pin id="448" dir="0" index="2" bw="9" slack="1"/>
<pin id="449" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074_3/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln1074_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="9" slack="0"/>
<pin id="453" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1074_1/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="lshr_ln1074_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="512" slack="0"/>
<pin id="457" dir="0" index="1" bw="9" slack="0"/>
<pin id="458" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1074/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln1074_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="512" slack="0"/>
<pin id="463" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074_2/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln1067_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="1"/>
<pin id="467" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="lshr_ln1067_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="512" slack="0"/>
<pin id="470" dir="0" index="1" bw="9" slack="0"/>
<pin id="471" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1067/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="xor_ln1071_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="1"/>
<pin id="476" dir="0" index="1" bw="9" slack="0"/>
<pin id="477" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1071/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln1071_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="0"/>
<pin id="481" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="lshr_ln1071_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="9" slack="0"/>
<pin id="486" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1071/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="select_ln1071_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="5" slack="1"/>
<pin id="492" dir="0" index="2" bw="5" slack="1"/>
<pin id="493" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1071/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sub_ln1071_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="0" index="1" bw="5" slack="0"/>
<pin id="497" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1071_2/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln1049_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="512" slack="0"/>
<pin id="502" dir="0" index="1" bw="512" slack="3"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1049/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln1074_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="2"/>
<pin id="507" dir="0" index="1" bw="9" slack="1"/>
<pin id="508" dir="0" index="2" bw="9" slack="1"/>
<pin id="509" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1074_1/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="xor_ln1074_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="9" slack="0"/>
<pin id="512" dir="0" index="1" bw="9" slack="0"/>
<pin id="513" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1074_1/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln1074_2_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="9" slack="0"/>
<pin id="518" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1074_2/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="lshr_ln1074_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="9" slack="0"/>
<pin id="523" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1074_1/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln1074_3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="512" slack="0"/>
<pin id="528" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074_3/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="localbuffer_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="24" slack="1"/>
<pin id="532" dir="0" index="1" bw="24" slack="0"/>
<pin id="533" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="localbuffer_5/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln1067_2_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="512" slack="1"/>
<pin id="537" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1067_2/5 "/>
</bind>
</comp>

<comp id="538" class="1004" name="lshr_ln1067_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="9" slack="1"/>
<pin id="541" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1067_1/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln1067_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="512" slack="0"/>
<pin id="545" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1067_3/5 "/>
</bind>
</comp>

<comp id="547" class="1004" name="and_ln1067_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="24" slack="0"/>
<pin id="549" dir="0" index="1" bw="24" slack="0"/>
<pin id="550" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1067/5 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sub_ln1067_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="4" slack="0"/>
<pin id="555" dir="0" index="1" bw="5" slack="2"/>
<pin id="556" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1067_1/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln1067_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="0"/>
<pin id="560" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_1/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="lshr_ln1067_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="5" slack="0"/>
<pin id="565" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1067_2/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="localbuffer_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="24" slack="0"/>
<pin id="570" dir="0" index="1" bw="24" slack="0"/>
<pin id="571" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="localbuffer/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="localbuffer_3_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="2"/>
<pin id="576" dir="0" index="1" bw="24" slack="0"/>
<pin id="577" dir="0" index="2" bw="24" slack="0"/>
<pin id="578" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="localbuffer_3/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln1049_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="512" slack="1"/>
<pin id="583" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1049/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln1071_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="512" slack="1"/>
<pin id="586" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1071/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="and_ln1071_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="24" slack="0"/>
<pin id="589" dir="0" index="1" bw="24" slack="0"/>
<pin id="590" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sub_ln1071_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="5" slack="0"/>
<pin id="595" dir="0" index="1" bw="5" slack="2"/>
<pin id="596" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1071_1/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln1071_1_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="2"/>
<pin id="600" dir="0" index="1" bw="5" slack="2"/>
<pin id="601" dir="0" index="2" bw="5" slack="2"/>
<pin id="602" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1071_1/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln1071_2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="2"/>
<pin id="605" dir="0" index="1" bw="5" slack="0"/>
<pin id="606" dir="0" index="2" bw="5" slack="2"/>
<pin id="607" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1071_2/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln1071_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071_1/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln1071_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071_2/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln1071_3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="1"/>
<pin id="619" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1071_3/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="shl_ln1071_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="24" slack="0"/>
<pin id="622" dir="0" index="1" bw="5" slack="0"/>
<pin id="623" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1071/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="24" slack="0"/>
<pin id="628" dir="0" index="1" bw="24" slack="0"/>
<pin id="629" dir="0" index="2" bw="6" slack="0"/>
<pin id="630" dir="0" index="3" bw="1" slack="0"/>
<pin id="631" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln1071_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="2"/>
<pin id="638" dir="0" index="1" bw="24" slack="0"/>
<pin id="639" dir="0" index="2" bw="24" slack="0"/>
<pin id="640" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1071_3/5 "/>
</bind>
</comp>

<comp id="643" class="1004" name="shl_ln1071_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="5" slack="0"/>
<pin id="646" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1071_1/5 "/>
</bind>
</comp>

<comp id="649" class="1004" name="lshr_ln1071_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="5" slack="0"/>
<pin id="652" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1071_1/5 "/>
</bind>
</comp>

<comp id="655" class="1004" name="and_ln1071_1_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="24" slack="0"/>
<pin id="657" dir="0" index="1" bw="24" slack="0"/>
<pin id="658" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071_1/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="xor_ln1071_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="24" slack="0"/>
<pin id="663" dir="0" index="1" bw="24" slack="0"/>
<pin id="664" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1071_1/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="and_ln1071_2_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="24" slack="0"/>
<pin id="669" dir="0" index="1" bw="24" slack="0"/>
<pin id="670" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071_2/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="and_ln1071_3_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="24" slack="0"/>
<pin id="675" dir="0" index="1" bw="24" slack="0"/>
<pin id="676" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1071_3/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="localbuffer_4_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="24" slack="0"/>
<pin id="681" dir="0" index="1" bw="24" slack="0"/>
<pin id="682" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="localbuffer_4/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sub_ln1082_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="0"/>
<pin id="687" dir="0" index="1" bw="4" slack="4"/>
<pin id="688" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1082/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln1082_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="5" slack="0"/>
<pin id="692" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1082/5 "/>
</bind>
</comp>

<comp id="694" class="1004" name="lshr_ln1082_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="5" slack="0"/>
<pin id="697" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1082/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="select_ln1059_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="4"/>
<pin id="702" dir="0" index="1" bw="24" slack="1"/>
<pin id="703" dir="0" index="2" bw="24" slack="0"/>
<pin id="704" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1059/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="localbuffer2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="24" slack="0"/>
<pin id="708" dir="0" index="1" bw="24" slack="0"/>
<pin id="709" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="localbuffer2/6 "/>
</bind>
</comp>

<comp id="713" class="1005" name="rem_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="0"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rem "/>
</bind>
</comp>

<comp id="721" class="1005" name="i_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="31" slack="0"/>
<pin id="723" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="728" class="1005" name="j_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="735" class="1005" name="val_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="512" slack="0"/>
<pin id="737" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="742" class="1005" name="sub3_read_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="10" slack="2"/>
<pin id="744" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sub3_read "/>
</bind>
</comp>

<comp id="747" class="1005" name="last_blk_width_load_read_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="4" slack="2"/>
<pin id="749" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="last_blk_width_load_read "/>
</bind>
</comp>

<comp id="752" class="1005" name="sub_read_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="757" class="1005" name="cols_bound_per_npc_load_read_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_load_read "/>
</bind>
</comp>

<comp id="762" class="1005" name="bound_read_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="767" class="1005" name="last_blk_width_cast2_cast_cast_cast_cast_cast_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="10" slack="2"/>
<pin id="769" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="last_blk_width_cast2_cast_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="772" class="1005" name="last_blk_width_cast2_cast_cast_cast8_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="5" slack="4"/>
<pin id="774" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="last_blk_width_cast2_cast_cast_cast8 "/>
</bind>
</comp>

<comp id="777" class="1005" name="icmp_ln1054_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="1"/>
<pin id="779" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1054 "/>
</bind>
</comp>

<comp id="781" class="1005" name="bLast_width_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="1"/>
<pin id="783" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast_width "/>
</bind>
</comp>

<comp id="789" class="1005" name="icmp_ln1084_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="4"/>
<pin id="791" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1084 "/>
</bind>
</comp>

<comp id="793" class="1005" name="icmp_ln1065_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="1"/>
<pin id="795" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1065 "/>
</bind>
</comp>

<comp id="797" class="1005" name="icmp_ln1074_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1074 "/>
</bind>
</comp>

<comp id="804" class="1005" name="trunc_ln1074_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="9" slack="1"/>
<pin id="806" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1074 "/>
</bind>
</comp>

<comp id="812" class="1005" name="trunc_ln1074_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="9" slack="1"/>
<pin id="814" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1074_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="icmp_ln1066_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="1"/>
<pin id="820" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln1066 "/>
</bind>
</comp>

<comp id="823" class="1005" name="trunc_ln1067_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="5" slack="1"/>
<pin id="825" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1067_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="sub_ln1067_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="9" slack="1"/>
<pin id="834" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1067 "/>
</bind>
</comp>

<comp id="837" class="1005" name="sub_ln1071_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="9" slack="1"/>
<pin id="839" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1071 "/>
</bind>
</comp>

<comp id="842" class="1005" name="icmp_ln1071_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1071 "/>
</bind>
</comp>

<comp id="850" class="1005" name="trunc_ln1071_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="5" slack="1"/>
<pin id="852" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1071_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="sub_ln1074_2_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="9" slack="1"/>
<pin id="858" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1074_2 "/>
</bind>
</comp>

<comp id="861" class="1005" name="sub_ln1074_3_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="9" slack="1"/>
<pin id="863" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1074_3 "/>
</bind>
</comp>

<comp id="866" class="1005" name="trunc_ln1074_2_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="24" slack="1"/>
<pin id="868" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1074_2 "/>
</bind>
</comp>

<comp id="871" class="1005" name="zext_ln1067_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="512" slack="1"/>
<pin id="873" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1067 "/>
</bind>
</comp>

<comp id="876" class="1005" name="lshr_ln1067_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="512" slack="1"/>
<pin id="878" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1067 "/>
</bind>
</comp>

<comp id="881" class="1005" name="val_2_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="512" slack="1"/>
<pin id="883" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="val_2 "/>
</bind>
</comp>

<comp id="886" class="1005" name="lshr_ln1071_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="512" slack="1"/>
<pin id="888" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1071 "/>
</bind>
</comp>

<comp id="891" class="1005" name="sub_ln1071_2_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="5" slack="1"/>
<pin id="893" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1071_2 "/>
</bind>
</comp>

<comp id="896" class="1005" name="localbuffer_5_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="24" slack="1"/>
<pin id="898" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="localbuffer_5 "/>
</bind>
</comp>

<comp id="901" class="1005" name="localbuffer_4_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="24" slack="1"/>
<pin id="903" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="localbuffer_4 "/>
</bind>
</comp>

<comp id="906" class="1005" name="lshr_ln1082_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="24" slack="1"/>
<pin id="908" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1082 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="92" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="177"><net_src comp="110" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="140" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="38" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="30" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="206" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="209" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="209" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="209" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="227" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="237" pin="2"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="221" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="264" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="270" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="282" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="261" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="274" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="313"><net_src comp="303" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="261" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="261" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="314" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="320" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="314" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="261" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="274" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="261" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="30" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="261" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="261" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="357" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="278" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="54" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="371" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="357" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="261" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="377" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="371" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="261" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="288" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="421"><net_src comp="70" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="72" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="424"><net_src comp="30" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="433"><net_src comp="74" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="443"><net_src comp="415" pin="4"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="412" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="429" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="445" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="438" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="412" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="74" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="474" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="78" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="479" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="498"><net_src comp="80" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="489" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="152" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="514"><net_src comp="505" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="74" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="78" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="516" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="78" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="538" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="535" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="82" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="84" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="547" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="562" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="86" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="580"><net_src comp="568" pin="2"/><net_sink comp="574" pin=2"/></net>

<net id="591"><net_src comp="581" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="80" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="608"><net_src comp="593" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="603" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="598" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="624"><net_src comp="587" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="609" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="632"><net_src comp="88" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="620" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="90" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="30" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="641"><net_src comp="626" pin="4"/><net_sink comp="636" pin=1"/></net>

<net id="642"><net_src comp="620" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="84" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="613" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="84" pin="0"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="617" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="643" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="649" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="655" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="84" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="574" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="661" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="636" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="655" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="667" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="673" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="82" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="84" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="84" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="710"><net_src comp="168" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="700" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="706" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="716"><net_src comp="94" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="724"><net_src comp="98" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="731"><net_src comp="102" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="738"><net_src comp="106" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="745"><net_src comp="116" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="750"><net_src comp="122" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="755"><net_src comp="128" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="760"><net_src comp="134" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="765"><net_src comp="146" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="770"><net_src comp="178" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="775"><net_src comp="182" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="780"><net_src comp="216" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="227" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="788"><net_src comp="781" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="792"><net_src comp="232" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="292" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="326" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="803"><net_src comp="797" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="807"><net_src comp="332" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="811"><net_src comp="804" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="815"><net_src comp="336" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="821"><net_src comp="351" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="826"><net_src comp="361" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="835"><net_src comp="365" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="840"><net_src comp="385" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="845"><net_src comp="391" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="848"><net_src comp="842" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="849"><net_src comp="842" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="853"><net_src comp="397" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="859"><net_src comp="425" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="864"><net_src comp="434" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="869"><net_src comp="461" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="874"><net_src comp="465" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="879"><net_src comp="468" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="884"><net_src comp="152" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="889"><net_src comp="483" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="894"><net_src comp="494" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="899"><net_src comp="530" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="904"><net_src comp="679" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="909"><net_src comp="694" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="700" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ldata | {}
	Port: imgInput0_data | {6 }
 - Input state : 
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : bound | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : last_blk_width_cast2_cast_cast | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : cols_bound_per_npc_load | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : ldata | {4 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : sub | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : last_blk_width_load | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : sub3 | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : last_blk_width_cast2_cast_cast_cast | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : imgInput0_data | {}
  - Chain level:
	State 1
		last_blk_width_cast2_cast_cast_cast_cast_cast : 1
		store_ln1049 : 1
		store_ln1051 : 1
		store_ln0 : 1
		store_ln1048 : 1
	State 2
		zext_ln1054 : 1
		icmp_ln1054 : 2
		add_ln1054 : 1
		br_ln1054 : 3
		bLast_width : 1
		icmp_ln1084 : 1
		br_ln1084 : 2
		add_ln1086 : 1
		j_3 : 2
		store_ln1051 : 3
		store_ln1054 : 2
	State 3
		sext_ln1060 : 1
		zext_ln1060 : 2
		zext_ln1060_1 : 2
		zext_ln1061 : 1
		icmp_ln1065 : 3
		br_ln1065 : 4
		select_ln1074 : 1
		zext_ln1074 : 2
		sub_ln1074 : 3
		sub_ln1074_1 : 1
		icmp_ln1074 : 4
		trunc_ln1074 : 2
		trunc_ln1074_1 : 4
		rem_3 : 3
		store_ln1048 : 4
		icmp_ln1066 : 1
		trunc_ln1067 : 1
		trunc_ln1067_1 : 1
		sub_ln1067 : 2
		add_ln1071 : 3
		sext_ln1071 : 4
		sext_ln1071_1 : 4
		sub_ln1071 : 5
		icmp_ln1071 : 5
		trunc_ln1071_1 : 4
		rem_2 : 2
		store_ln1048 : 3
	State 4
		tmp_2 : 1
		select_ln1074_2 : 2
		zext_ln1074_1 : 1
		lshr_ln1074 : 2
		trunc_ln1074_2 : 3
		lshr_ln1067 : 1
		lshr_ln1071 : 1
		sub_ln1071_2 : 1
	State 5
		xor_ln1074_1 : 1
		zext_ln1074_2 : 1
		lshr_ln1074_1 : 2
		trunc_ln1074_3 : 3
		localbuffer_5 : 4
		trunc_ln1067_3 : 1
		and_ln1067 : 2
		zext_ln1067_1 : 1
		lshr_ln1067_2 : 2
		localbuffer : 3
		localbuffer_3 : 3
		and_ln1071 : 1
		select_ln1071_2 : 1
		zext_ln1071_1 : 2
		zext_ln1071_2 : 1
		shl_ln1071 : 3
		tmp : 4
		select_ln1071_3 : 5
		shl_ln1071_1 : 2
		lshr_ln1071_1 : 1
		and_ln1071_1 : 3
		xor_ln1071_1 : 3
		and_ln1071_2 : 3
		and_ln1071_3 : 6
		localbuffer_4 : 6
		zext_ln1082 : 1
		lshr_ln1082 : 2
	State 6
		localbuffer_1 : 1
		localbuffer2 : 2
		write_ln1084 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------|---------|---------|
| Operation|                    Functional Unit                   |    FF   |   LUT   |
|----------|------------------------------------------------------|---------|---------|
|          |                  lshr_ln1074_fu_455                  |    0    |   2171  |
|          |                  lshr_ln1067_fu_468                  |    0    |   2171  |
|          |                  lshr_ln1071_fu_483                  |    0    |    19   |
|   lshr   |                 lshr_ln1074_1_fu_520                 |    0    |    19   |
|          |                 lshr_ln1067_1_fu_538                 |    0    |    19   |
|          |                 lshr_ln1067_2_fu_562                 |    0    |    11   |
|          |                 lshr_ln1071_1_fu_649                 |    0    |    11   |
|          |                  lshr_ln1082_fu_694                  |    0    |    11   |
|----------|------------------------------------------------------|---------|---------|
|          |                      j_3_fu_243                      |    0    |    32   |
|          |               xf_bits_per_clock_fu_264               |    0    |    4    |
|          |                ptr_width_minus_fu_282                |    0    |    10   |
|          |                 select_ln1074_fu_303                 |    0    |    10   |
|          |                select_ln1074_2_fu_438                |    0    |   512   |
|          |                select_ln1074_3_fu_445                |    0    |    9    |
|  select  |                 select_ln1071_fu_489                 |    0    |    5    |
|          |                select_ln1074_1_fu_505                |    0    |    9    |
|          |                 localbuffer_3_fu_574                 |    0    |    24   |
|          |                select_ln1071_1_fu_598                |    0    |    5    |
|          |                select_ln1071_2_fu_603                |    0    |    5    |
|          |                select_ln1071_3_fu_636                |    0    |    24   |
|          |                 select_ln1059_fu_700                 |    0    |    24   |
|----------|------------------------------------------------------|---------|---------|
|          |                  icmp_ln1054_fu_216                  |    0    |    39   |
|          |                  bLast_width_fu_227                  |    0    |    39   |
|          |                  icmp_ln1084_fu_232                  |    0    |    39   |
|   icmp   |                  icmp_ln1065_fu_292                  |    0    |    39   |
|          |                  icmp_ln1074_fu_326                  |    0    |    39   |
|          |                  icmp_ln1066_fu_351                  |    0    |    39   |
|          |                  icmp_ln1071_fu_391                  |    0    |    39   |
|----------|------------------------------------------------------|---------|---------|
|          |                   sub_ln1074_fu_314                  |    0    |    39   |
|          |                  sub_ln1074_1_fu_320                 |    0    |    39   |
|          |                     rem_3_fu_340                     |    0    |    39   |
|          |                   sub_ln1067_fu_365                  |    0    |    14   |
|          |                   sub_ln1071_fu_385                  |    0    |    14   |
|    sub   |                  sub_ln1074_2_fu_425                 |    0    |    14   |
|          |                  sub_ln1074_3_fu_434                 |    0    |    14   |
|          |                  sub_ln1071_2_fu_494                 |    0    |    13   |
|          |                  sub_ln1067_1_fu_553                 |    0    |    13   |
|          |                  sub_ln1071_1_fu_593                 |    0    |    13   |
|          |                   sub_ln1082_fu_685                  |    0    |    13   |
|----------|------------------------------------------------------|---------|---------|
|          |                 localbuffer_5_fu_530                 |    0    |    24   |
|          |                   and_ln1067_fu_547                  |    0    |    24   |
|          |                  localbuffer_fu_568                  |    0    |    24   |
|    and   |                   and_ln1071_fu_587                  |    0    |    24   |
|          |                  and_ln1071_1_fu_655                 |    0    |    24   |
|          |                  and_ln1071_2_fu_667                 |    0    |    24   |
|          |                  and_ln1071_3_fu_673                 |    0    |    24   |
|          |                  localbuffer2_fu_706                 |    0    |    24   |
|----------|------------------------------------------------------|---------|---------|
|          |                   add_ln1054_fu_221                  |    0    |    38   |
|          |                   add_ln1086_fu_237                  |    0    |    39   |
|    add   |                   add_ln1074_fu_298                  |    0    |    13   |
|          |                   add_ln1071_fu_371                  |    0    |    13   |
|          |                     rem_2_fu_401                     |    0    |    39   |
|----------|------------------------------------------------------|---------|---------|
|    shl   |                   shl_ln1071_fu_620                  |    0    |    67   |
|          |                  shl_ln1071_1_fu_643                 |    0    |    11   |
|----------|------------------------------------------------------|---------|---------|
|          |                   xor_ln1074_fu_429                  |    0    |    9    |
|    xor   |                   xor_ln1071_fu_474                  |    0    |    9    |
|          |                  xor_ln1074_1_fu_510                 |    0    |    9    |
|          |                  xor_ln1071_1_fu_661                 |    0    |    24   |
|----------|------------------------------------------------------|---------|---------|
|    or    |                 localbuffer_4_fu_679                 |    0    |    24   |
|----------|------------------------------------------------------|---------|---------|
|          | last_blk_width_cast2_cast_cast_cast_read_read_fu_110 |    0    |    0    |
|          |                 sub3_read_read_fu_116                |    0    |    0    |
|          |         last_blk_width_load_read_read_fu_122         |    0    |    0    |
|   read   |                 sub_read_read_fu_128                 |    0    |    0    |
|          |       cols_bound_per_npc_load_read_read_fu_134       |    0    |    0    |
|          |    last_blk_width_cast2_cast_cast_read_read_fu_140   |    0    |    0    |
|          |                bound_read_read_fu_146                |    0    |    0    |
|          |                   val_2_read_fu_152                  |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   write  |               write_ln1084_write_fu_158              |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |    last_blk_width_cast2_cast_cast_cast_cast_fu_174   |    0    |    0    |
|          |      last_blk_width_cast2_cast_cast_cast8_fu_182     |    0    |    0    |
|   sext   |                  sext_ln1060_fu_270                  |    0    |    0    |
|          |                  sext_ln1071_fu_377                  |    0    |    0    |
|          |                 sext_ln1071_1_fu_381                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          | last_blk_width_cast2_cast_cast_cast_cast_cast_fu_178 |    0    |    0    |
|          |                  zext_ln1054_fu_212                  |    0    |    0    |
|          |                  zext_ln1060_fu_274                  |    0    |    0    |
|          |                 zext_ln1060_1_fu_278                 |    0    |    0    |
|          |                  zext_ln1061_fu_288                  |    0    |    0    |
|          |                  zext_ln1074_fu_310                  |    0    |    0    |
|          |                 zext_ln1074_1_fu_451                 |    0    |    0    |
|   zext   |                  zext_ln1067_fu_465                  |    0    |    0    |
|          |                  zext_ln1071_fu_479                  |    0    |    0    |
|          |                 zext_ln1074_2_fu_516                 |    0    |    0    |
|          |                 zext_ln1067_1_fu_558                 |    0    |    0    |
|          |                 zext_ln1071_1_fu_609                 |    0    |    0    |
|          |                 zext_ln1071_2_fu_613                 |    0    |    0    |
|          |                 zext_ln1071_3_fu_617                 |    0    |    0    |
|          |                  zext_ln1082_fu_690                  |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|          |                  trunc_ln1074_fu_332                 |    0    |    0    |
|          |                 trunc_ln1074_1_fu_336                |    0    |    0    |
|          |                  trunc_ln1067_fu_357                 |    0    |    0    |
|          |                 trunc_ln1067_1_fu_361                |    0    |    0    |
|          |                 trunc_ln1071_1_fu_397                |    0    |    0    |
|   trunc  |                 trunc_ln1074_2_fu_461                |    0    |    0    |
|          |                 trunc_ln1074_3_fu_526                |    0    |    0    |
|          |                 trunc_ln1067_2_fu_535                |    0    |    0    |
|          |                 trunc_ln1067_3_fu_543                |    0    |    0    |
|          |                  trunc_ln1049_fu_581                 |    0    |    0    |
|          |                  trunc_ln1071_fu_584                 |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|partselect|                     tmp_2_fu_415                     |    0    |    0    |
|          |                      tmp_fu_626                      |    0    |    0    |
|----------|------------------------------------------------------|---------|---------|
|   Total  |                                                      |    0    |   6090  |
|----------|------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------+--------+
|                                                     |   FF   |
+-----------------------------------------------------+--------+
|                 bLast_width_reg_781                 |    1   |
|                  bound_read_reg_762                 |   32   |
|         cols_bound_per_npc_load_read_reg_757        |   32   |
|                      i_reg_721                      |   31   |
|                 icmp_ln1054_reg_777                 |    1   |
|                 icmp_ln1065_reg_793                 |    1   |
|                 icmp_ln1066_reg_818                 |    1   |
|                 icmp_ln1071_reg_842                 |    1   |
|                 icmp_ln1074_reg_797                 |    1   |
|                 icmp_ln1084_reg_789                 |    1   |
|                      j_reg_728                      |   32   |
|     last_blk_width_cast2_cast_cast_cast8_reg_772    |    5   |
|last_blk_width_cast2_cast_cast_cast_cast_cast_reg_767|   10   |
|           last_blk_width_load_read_reg_747          |    4   |
|                localbuffer_1_reg_165                |   24   |
|                localbuffer_4_reg_901                |   24   |
|                localbuffer_5_reg_896                |   24   |
|                 lshr_ln1067_reg_876                 |   512  |
|                 lshr_ln1071_reg_886                 |   512  |
|                 lshr_ln1082_reg_906                 |   24   |
|                     rem_reg_713                     |   32   |
|                  sub3_read_reg_742                  |   10   |
|                  sub_ln1067_reg_832                 |    9   |
|                 sub_ln1071_2_reg_891                |    5   |
|                  sub_ln1071_reg_837                 |    9   |
|                 sub_ln1074_2_reg_856                |    9   |
|                 sub_ln1074_3_reg_861                |    9   |
|                   sub_read_reg_752                  |   32   |
|                trunc_ln1067_1_reg_823               |    5   |
|                trunc_ln1071_1_reg_850               |    5   |
|                trunc_ln1074_1_reg_812               |    9   |
|                trunc_ln1074_2_reg_866               |   24   |
|                 trunc_ln1074_reg_804                |    9   |
|                    val_2_reg_881                    |   512  |
|                     val_reg_735                     |   512  |
|                 zext_ln1067_reg_871                 |   512  |
+-----------------------------------------------------+--------+
|                        Total                        |  2976  |
+-----------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  6090  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  2976  |    -   |
+-----------+--------+--------+
|   Total   |  2976  |  6090  |
+-----------+--------+--------+
