Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 32b7850fd47f4f8e9b06517df0e8f56e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Counter_behav xil_defaultlib.Counter -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package unimacro.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,mreg=0,u...]
Compiling architecture count of entity unimacro.COUNTER_TC_MACRO [\COUNTER_TC_MACRO(device="7SERIE...]
Compiling architecture behavioral of entity xil_defaultlib.Reset [reset_default]
Compiling architecture behavioral of entity xil_defaultlib.Enable [enable_default]
Compiling architecture behavioral of entity xil_defaultlib.Clock [clock_default]
Compiling architecture behavioral of entity xil_defaultlib.Output [\Output(0,0)\]
Compiling architecture behavioral of entity xil_defaultlib.Not_gate [not_gate_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture structural of entity xil_defaultlib.counter
Built simulation snapshot Counter_behav
