#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000207f1385410 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v00000207f13f6e40_0 .net "PC", 31 0, v00000207f13efe80_0;  1 drivers
v00000207f13f6bc0_0 .var "clk", 0 0;
v00000207f13f7160_0 .net "clkout", 0 0, L_00000207f1380890;  1 drivers
v00000207f13f7840_0 .net "cycles_consumed", 31 0, v00000207f13f4bc0_0;  1 drivers
v00000207f13f78e0_0 .net "regs0", 31 0, L_00000207f13809e0;  1 drivers
v00000207f13f6940_0 .net "regs1", 31 0, L_00000207f1380a50;  1 drivers
v00000207f13f6080_0 .net "regs2", 31 0, L_00000207f1380ba0;  1 drivers
v00000207f13f7520_0 .net "regs3", 31 0, L_00000207f1380f20;  1 drivers
v00000207f13f6620_0 .net "regs4", 31 0, L_00000207f1380c10;  1 drivers
v00000207f13f66c0_0 .net "regs5", 31 0, L_00000207f1381230;  1 drivers
v00000207f13f6b20_0 .var "rst", 0 0;
S_00000207f1305c90 .scope module, "cpu" "processor" 2 33, 3 4 0, S_00000207f1385410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000207f1385730 .param/l "RType" 0 4 2, C4<000000>;
P_00000207f1385768 .param/l "add" 0 4 5, C4<100000>;
P_00000207f13857a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000207f13857d8 .param/l "addu" 0 4 5, C4<100001>;
P_00000207f1385810 .param/l "and_" 0 4 5, C4<100100>;
P_00000207f1385848 .param/l "andi" 0 4 8, C4<001100>;
P_00000207f1385880 .param/l "beq" 0 4 10, C4<000100>;
P_00000207f13858b8 .param/l "bne" 0 4 10, C4<000101>;
P_00000207f13858f0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_00000207f1385928 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000207f1385960 .param/l "j" 0 4 12, C4<000010>;
P_00000207f1385998 .param/l "jal" 0 4 12, C4<000011>;
P_00000207f13859d0 .param/l "jr" 0 4 6, C4<001000>;
P_00000207f1385a08 .param/l "lw" 0 4 8, C4<100011>;
P_00000207f1385a40 .param/l "nor_" 0 4 5, C4<100111>;
P_00000207f1385a78 .param/l "or_" 0 4 5, C4<100101>;
P_00000207f1385ab0 .param/l "ori" 0 4 8, C4<001101>;
P_00000207f1385ae8 .param/l "sgt" 0 4 6, C4<101011>;
P_00000207f1385b20 .param/l "sll" 0 4 6, C4<000000>;
P_00000207f1385b58 .param/l "slt" 0 4 5, C4<101010>;
P_00000207f1385b90 .param/l "slti" 0 4 8, C4<101010>;
P_00000207f1385bc8 .param/l "srl" 0 4 6, C4<000010>;
P_00000207f1385c00 .param/l "sub" 0 4 5, C4<100010>;
P_00000207f1385c38 .param/l "subu" 0 4 5, C4<100011>;
P_00000207f1385c70 .param/l "sw" 0 4 8, C4<101011>;
P_00000207f1385ca8 .param/l "xor_" 0 4 5, C4<100110>;
P_00000207f1385ce0 .param/l "xori" 0 4 8, C4<001110>;
L_00000207f13807b0 .functor NOT 1, v00000207f13f6b20_0, C4<0>, C4<0>, C4<0>;
L_00000207f1381310 .functor NOT 1, v00000207f13f6b20_0, C4<0>, C4<0>, C4<0>;
L_00000207f1381070 .functor NOT 1, v00000207f13f6b20_0, C4<0>, C4<0>, C4<0>;
L_00000207f1380cf0 .functor NOT 1, v00000207f13f6b20_0, C4<0>, C4<0>, C4<0>;
L_00000207f13805f0 .functor NOT 1, v00000207f13f6b20_0, C4<0>, C4<0>, C4<0>;
L_00000207f1380820 .functor NOT 1, v00000207f13f6b20_0, C4<0>, C4<0>, C4<0>;
L_00000207f1380dd0 .functor NOT 1, v00000207f13f6b20_0, C4<0>, C4<0>, C4<0>;
L_00000207f13806d0 .functor NOT 1, v00000207f13f6b20_0, C4<0>, C4<0>, C4<0>;
L_00000207f1380890 .functor OR 1, v00000207f13f6bc0_0, v00000207f1377110_0, C4<0>, C4<0>;
L_00000207f13804a0 .functor OR 1, L_00000207f13f5f40, L_00000207f13f6800, C4<0>, C4<0>;
L_00000207f1380740 .functor AND 1, L_00000207f144fed0, L_00000207f1451a50, C4<1>, C4<1>;
L_00000207f1381150 .functor NOT 1, v00000207f13f6b20_0, C4<0>, C4<0>, C4<0>;
L_00000207f1380c80 .functor OR 1, L_00000207f14517d0, L_00000207f1451d70, C4<0>, C4<0>;
L_00000207f1380510 .functor OR 1, L_00000207f1380c80, L_00000207f1450650, C4<0>, C4<0>;
L_00000207f13812a0 .functor OR 1, L_00000207f1450970, L_00000207f1451050, C4<0>, C4<0>;
L_00000207f1380eb0 .functor AND 1, L_00000207f1450fb0, L_00000207f13812a0, C4<1>, C4<1>;
L_00000207f1380430 .functor OR 1, L_00000207f1451910, L_00000207f14512d0, C4<0>, C4<0>;
L_00000207f1380580 .functor AND 1, L_00000207f1451230, L_00000207f1380430, C4<1>, C4<1>;
L_00000207f13398b0 .functor NOT 1, L_00000207f1380890, C4<0>, C4<0>, C4<0>;
v00000207f13f01a0_0 .net "ALUOp", 3 0, v00000207f1376530_0;  1 drivers
v00000207f13ef980_0 .net "ALUResult", 31 0, v00000207f13e6240_0;  1 drivers
v00000207f13f11e0_0 .net "ALUSrc", 0 0, v00000207f13774d0_0;  1 drivers
v00000207f13f04c0_0 .net "ALUin2", 31 0, L_00000207f1450010;  1 drivers
v00000207f13f0240_0 .net "MemReadEn", 0 0, v00000207f13779d0_0;  1 drivers
v00000207f13ef7a0_0 .net "MemWriteEn", 0 0, v00000207f1376d50_0;  1 drivers
v00000207f13efc00_0 .net "MemtoReg", 0 0, v00000207f1378010_0;  1 drivers
v00000207f13efca0_0 .net "PC", 31 0, v00000207f13efe80_0;  alias, 1 drivers
v00000207f13f0c40_0 .net "PCPlus1", 31 0, L_00000207f13f5ea0;  1 drivers
v00000207f13ef840_0 .net "PCsrc", 1 0, v00000207f13e75a0_0;  1 drivers
v00000207f13f0920_0 .net "RegDst", 0 0, v00000207f1376fd0_0;  1 drivers
v00000207f13f10a0_0 .net "RegWriteEn", 0 0, v00000207f1377430_0;  1 drivers
v00000207f13f0420_0 .net "WriteRegister", 4 0, L_00000207f1450510;  1 drivers
v00000207f13efd40_0 .net *"_ivl_0", 0 0, L_00000207f13807b0;  1 drivers
L_00000207f13f7eb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000207f13ef660_0 .net/2u *"_ivl_10", 4 0, L_00000207f13f7eb0;  1 drivers
L_00000207f13f82a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f1280_0 .net *"_ivl_101", 15 0, L_00000207f13f82a0;  1 drivers
v00000207f13efde0_0 .net *"_ivl_102", 31 0, L_00000207f1450790;  1 drivers
L_00000207f13f82e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f0560_0 .net *"_ivl_105", 25 0, L_00000207f13f82e8;  1 drivers
L_00000207f13f8330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f1140_0 .net/2u *"_ivl_106", 31 0, L_00000207f13f8330;  1 drivers
v00000207f13eff20_0 .net *"_ivl_108", 0 0, L_00000207f144fed0;  1 drivers
L_00000207f13f8378 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000207f13f06a0_0 .net/2u *"_ivl_110", 5 0, L_00000207f13f8378;  1 drivers
v00000207f13f0600_0 .net *"_ivl_112", 0 0, L_00000207f1451a50;  1 drivers
v00000207f13f0ce0_0 .net *"_ivl_115", 0 0, L_00000207f1380740;  1 drivers
v00000207f13f0740_0 .net *"_ivl_116", 47 0, L_00000207f1451370;  1 drivers
L_00000207f13f83c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f1320_0 .net *"_ivl_119", 15 0, L_00000207f13f83c0;  1 drivers
L_00000207f13f7ef8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000207f13f0100_0 .net/2u *"_ivl_12", 5 0, L_00000207f13f7ef8;  1 drivers
v00000207f13f0380_0 .net *"_ivl_120", 47 0, L_00000207f1451730;  1 drivers
L_00000207f13f8408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f07e0_0 .net *"_ivl_123", 15 0, L_00000207f13f8408;  1 drivers
v00000207f13effc0_0 .net *"_ivl_125", 0 0, L_00000207f1450bf0;  1 drivers
v00000207f13f09c0_0 .net *"_ivl_126", 31 0, L_00000207f1451410;  1 drivers
v00000207f13f0a60_0 .net *"_ivl_128", 47 0, L_00000207f1450ab0;  1 drivers
v00000207f13ef700_0 .net *"_ivl_130", 47 0, L_00000207f1450290;  1 drivers
v00000207f13ef8e0_0 .net *"_ivl_132", 47 0, L_00000207f1450e70;  1 drivers
v00000207f13efa20_0 .net *"_ivl_134", 47 0, L_00000207f14500b0;  1 drivers
L_00000207f13f8450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000207f13f0060_0 .net/2u *"_ivl_138", 1 0, L_00000207f13f8450;  1 drivers
v00000207f13f0d80_0 .net *"_ivl_14", 0 0, L_00000207f13f63a0;  1 drivers
v00000207f13f0e20_0 .net *"_ivl_140", 0 0, L_00000207f1450830;  1 drivers
L_00000207f13f8498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000207f13f0f60_0 .net/2u *"_ivl_142", 1 0, L_00000207f13f8498;  1 drivers
v00000207f13f13c0_0 .net *"_ivl_144", 0 0, L_00000207f14506f0;  1 drivers
L_00000207f13f84e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000207f13f0ec0_0 .net/2u *"_ivl_146", 1 0, L_00000207f13f84e0;  1 drivers
v00000207f13f1460_0 .net *"_ivl_148", 0 0, L_00000207f14519b0;  1 drivers
L_00000207f13f8528 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000207f13f1500_0 .net/2u *"_ivl_150", 31 0, L_00000207f13f8528;  1 drivers
L_00000207f13f8570 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v00000207f13f2c50_0 .net/2u *"_ivl_152", 31 0, L_00000207f13f8570;  1 drivers
v00000207f13f30b0_0 .net *"_ivl_154", 31 0, L_00000207f14501f0;  1 drivers
v00000207f13f18f0_0 .net *"_ivl_156", 31 0, L_00000207f144ff70;  1 drivers
L_00000207f13f7f40 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000207f13f3010_0 .net/2u *"_ivl_16", 4 0, L_00000207f13f7f40;  1 drivers
v00000207f13f33d0_0 .net *"_ivl_160", 0 0, L_00000207f1381150;  1 drivers
L_00000207f13f8600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f1a30_0 .net/2u *"_ivl_162", 31 0, L_00000207f13f8600;  1 drivers
L_00000207f13f86d8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000207f13f1d50_0 .net/2u *"_ivl_166", 5 0, L_00000207f13f86d8;  1 drivers
v00000207f13f21b0_0 .net *"_ivl_168", 0 0, L_00000207f14517d0;  1 drivers
L_00000207f13f8720 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000207f13f2570_0 .net/2u *"_ivl_170", 5 0, L_00000207f13f8720;  1 drivers
v00000207f13f2110_0 .net *"_ivl_172", 0 0, L_00000207f1451d70;  1 drivers
v00000207f13f26b0_0 .net *"_ivl_175", 0 0, L_00000207f1380c80;  1 drivers
L_00000207f13f8768 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000207f13f1b70_0 .net/2u *"_ivl_176", 5 0, L_00000207f13f8768;  1 drivers
v00000207f13f1df0_0 .net *"_ivl_178", 0 0, L_00000207f1450650;  1 drivers
v00000207f13f3330_0 .net *"_ivl_181", 0 0, L_00000207f1380510;  1 drivers
L_00000207f13f87b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f31f0_0 .net/2u *"_ivl_182", 15 0, L_00000207f13f87b0;  1 drivers
v00000207f13f2a70_0 .net *"_ivl_184", 31 0, L_00000207f1450dd0;  1 drivers
v00000207f13f2250_0 .net *"_ivl_187", 0 0, L_00000207f1451190;  1 drivers
v00000207f13f1710_0 .net *"_ivl_188", 15 0, L_00000207f1450a10;  1 drivers
v00000207f13f3290_0 .net *"_ivl_19", 4 0, L_00000207f13f7480;  1 drivers
v00000207f13f2d90_0 .net *"_ivl_190", 31 0, L_00000207f14515f0;  1 drivers
v00000207f13f1990_0 .net *"_ivl_194", 31 0, L_00000207f1451870;  1 drivers
L_00000207f13f87f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f3150_0 .net *"_ivl_197", 25 0, L_00000207f13f87f8;  1 drivers
L_00000207f13f8840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f2e30_0 .net/2u *"_ivl_198", 31 0, L_00000207f13f8840;  1 drivers
L_00000207f13f7e68 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f1850_0 .net/2u *"_ivl_2", 5 0, L_00000207f13f7e68;  1 drivers
v00000207f13f22f0_0 .net *"_ivl_20", 4 0, L_00000207f13f75c0;  1 drivers
v00000207f13f2cf0_0 .net *"_ivl_200", 0 0, L_00000207f1450fb0;  1 drivers
L_00000207f13f8888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f1ad0_0 .net/2u *"_ivl_202", 5 0, L_00000207f13f8888;  1 drivers
v00000207f13f1c10_0 .net *"_ivl_204", 0 0, L_00000207f1450970;  1 drivers
L_00000207f13f88d0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000207f13f2b10_0 .net/2u *"_ivl_206", 5 0, L_00000207f13f88d0;  1 drivers
v00000207f13f2750_0 .net *"_ivl_208", 0 0, L_00000207f1451050;  1 drivers
v00000207f13f2430_0 .net *"_ivl_211", 0 0, L_00000207f13812a0;  1 drivers
v00000207f13f1670_0 .net *"_ivl_213", 0 0, L_00000207f1380eb0;  1 drivers
L_00000207f13f8918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000207f13f17b0_0 .net/2u *"_ivl_214", 5 0, L_00000207f13f8918;  1 drivers
v00000207f13f24d0_0 .net *"_ivl_216", 0 0, L_00000207f1450b50;  1 drivers
L_00000207f13f8960 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000207f13f3470_0 .net/2u *"_ivl_218", 31 0, L_00000207f13f8960;  1 drivers
v00000207f13f1e90_0 .net *"_ivl_220", 31 0, L_00000207f14510f0;  1 drivers
v00000207f13f2610_0 .net *"_ivl_224", 31 0, L_00000207f1451cd0;  1 drivers
L_00000207f13f89a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f1cb0_0 .net *"_ivl_227", 25 0, L_00000207f13f89a8;  1 drivers
L_00000207f13f89f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f29d0_0 .net/2u *"_ivl_228", 31 0, L_00000207f13f89f0;  1 drivers
v00000207f13f2390_0 .net *"_ivl_230", 0 0, L_00000207f1451230;  1 drivers
L_00000207f13f8a38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f3510_0 .net/2u *"_ivl_232", 5 0, L_00000207f13f8a38;  1 drivers
v00000207f13f1f30_0 .net *"_ivl_234", 0 0, L_00000207f1451910;  1 drivers
L_00000207f13f8a80 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000207f13f1fd0_0 .net/2u *"_ivl_236", 5 0, L_00000207f13f8a80;  1 drivers
v00000207f13f2ed0_0 .net *"_ivl_238", 0 0, L_00000207f14512d0;  1 drivers
v00000207f13f27f0_0 .net *"_ivl_24", 0 0, L_00000207f1381070;  1 drivers
v00000207f13f2070_0 .net *"_ivl_241", 0 0, L_00000207f1380430;  1 drivers
v00000207f13f2890_0 .net *"_ivl_243", 0 0, L_00000207f1380580;  1 drivers
L_00000207f13f8ac8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000207f13f2bb0_0 .net/2u *"_ivl_244", 5 0, L_00000207f13f8ac8;  1 drivers
v00000207f13f2930_0 .net *"_ivl_246", 0 0, L_00000207f1451690;  1 drivers
v00000207f13f2f70_0 .net *"_ivl_248", 31 0, L_00000207f1452430;  1 drivers
L_00000207f13f7f88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000207f13f4620_0 .net/2u *"_ivl_26", 4 0, L_00000207f13f7f88;  1 drivers
v00000207f13f3b80_0 .net *"_ivl_29", 4 0, L_00000207f13f6f80;  1 drivers
v00000207f13f3e00_0 .net *"_ivl_32", 0 0, L_00000207f1380cf0;  1 drivers
L_00000207f13f7fd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000207f13f4440_0 .net/2u *"_ivl_34", 4 0, L_00000207f13f7fd0;  1 drivers
v00000207f13f3cc0_0 .net *"_ivl_37", 4 0, L_00000207f13f6c60;  1 drivers
v00000207f13f3680_0 .net *"_ivl_40", 0 0, L_00000207f13805f0;  1 drivers
L_00000207f13f8018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f52a0_0 .net/2u *"_ivl_42", 15 0, L_00000207f13f8018;  1 drivers
v00000207f13f3ae0_0 .net *"_ivl_45", 15 0, L_00000207f13f7020;  1 drivers
v00000207f13f4580_0 .net *"_ivl_48", 0 0, L_00000207f1380820;  1 drivers
v00000207f13f3ea0_0 .net *"_ivl_5", 5 0, L_00000207f13f6ee0;  1 drivers
L_00000207f13f8060 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f4300_0 .net/2u *"_ivl_50", 36 0, L_00000207f13f8060;  1 drivers
L_00000207f13f80a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f46c0_0 .net/2u *"_ivl_52", 31 0, L_00000207f13f80a8;  1 drivers
v00000207f13f44e0_0 .net *"_ivl_55", 4 0, L_00000207f13f7980;  1 drivers
v00000207f13f43a0_0 .net *"_ivl_56", 36 0, L_00000207f13f6120;  1 drivers
v00000207f13f4e40_0 .net *"_ivl_58", 36 0, L_00000207f13f61c0;  1 drivers
v00000207f13f5520_0 .net *"_ivl_62", 0 0, L_00000207f1380dd0;  1 drivers
L_00000207f13f80f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f3f40_0 .net/2u *"_ivl_64", 5 0, L_00000207f13f80f0;  1 drivers
v00000207f13f4d00_0 .net *"_ivl_67", 5 0, L_00000207f13f7b60;  1 drivers
v00000207f13f3c20_0 .net *"_ivl_70", 0 0, L_00000207f13806d0;  1 drivers
L_00000207f13f8138 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f41c0_0 .net/2u *"_ivl_72", 57 0, L_00000207f13f8138;  1 drivers
L_00000207f13f8180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13f3d60_0 .net/2u *"_ivl_74", 31 0, L_00000207f13f8180;  1 drivers
v00000207f13f5020_0 .net *"_ivl_77", 25 0, L_00000207f13f6440;  1 drivers
v00000207f13f3fe0_0 .net *"_ivl_78", 57 0, L_00000207f13f7ca0;  1 drivers
v00000207f13f4260_0 .net *"_ivl_8", 0 0, L_00000207f1381310;  1 drivers
v00000207f13f4080_0 .net *"_ivl_80", 57 0, L_00000207f13f6580;  1 drivers
L_00000207f13f81c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000207f13f4120_0 .net/2u *"_ivl_84", 31 0, L_00000207f13f81c8;  1 drivers
L_00000207f13f8210 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000207f13f4760_0 .net/2u *"_ivl_88", 5 0, L_00000207f13f8210;  1 drivers
v00000207f13f4800_0 .net *"_ivl_90", 0 0, L_00000207f13f5f40;  1 drivers
L_00000207f13f8258 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000207f13f48a0_0 .net/2u *"_ivl_92", 5 0, L_00000207f13f8258;  1 drivers
v00000207f13f4940_0 .net *"_ivl_94", 0 0, L_00000207f13f6800;  1 drivers
v00000207f13f4da0_0 .net *"_ivl_97", 0 0, L_00000207f13804a0;  1 drivers
v00000207f13f49e0_0 .net *"_ivl_98", 47 0, L_00000207f1451b90;  1 drivers
v00000207f13f3720_0 .net "adderResult", 31 0, L_00000207f1450330;  1 drivers
v00000207f13f4a80_0 .net "address", 31 0, L_00000207f13f7d40;  1 drivers
v00000207f13f4b20_0 .net "clk", 0 0, L_00000207f1380890;  alias, 1 drivers
v00000207f13f4bc0_0 .var "cycles_consumed", 31 0;
o00000207f13a1888 .functor BUFZ 1, C4<z>; HiZ drive
v00000207f13f4c60_0 .net "excep_flag", 0 0, o00000207f13a1888;  0 drivers
v00000207f13f37c0_0 .net "extImm", 31 0, L_00000207f1450150;  1 drivers
v00000207f13f4ee0_0 .net "funct", 5 0, L_00000207f13f7c00;  1 drivers
v00000207f13f4f80_0 .net "hlt", 0 0, v00000207f1377110_0;  1 drivers
v00000207f13f50c0_0 .net "imm", 15 0, L_00000207f13f77a0;  1 drivers
v00000207f13f5160_0 .net "immediate", 31 0, L_00000207f1451c30;  1 drivers
v00000207f13f5200_0 .net "input_clk", 0 0, v00000207f13f6bc0_0;  1 drivers
v00000207f13f5340_0 .net "instruction", 31 0, L_00000207f1450d30;  1 drivers
v00000207f13f53e0_0 .net "memoryReadData", 31 0, v00000207f13efac0_0;  1 drivers
v00000207f13f5480_0 .net "nextPC", 31 0, L_00000207f1451af0;  1 drivers
v00000207f13f3860_0 .net "opcode", 5 0, L_00000207f13f6300;  1 drivers
v00000207f13f3900_0 .net "rd", 4 0, L_00000207f13f6760;  1 drivers
v00000207f13f39a0_0 .net "readData1", 31 0, L_00000207f1380970;  1 drivers
v00000207f13f3a40_0 .net "readData1_w", 31 0, L_00000207f14527f0;  1 drivers
v00000207f13f5fe0_0 .net "readData2", 31 0, L_00000207f1380e40;  1 drivers
v00000207f13f7200_0 .net "regs0", 31 0, L_00000207f13809e0;  alias, 1 drivers
v00000207f13f64e0_0 .net "regs1", 31 0, L_00000207f1380a50;  alias, 1 drivers
v00000207f13f7660_0 .net "regs2", 31 0, L_00000207f1380ba0;  alias, 1 drivers
v00000207f13f72a0_0 .net "regs3", 31 0, L_00000207f1380f20;  alias, 1 drivers
v00000207f13f7700_0 .net "regs4", 31 0, L_00000207f1380c10;  alias, 1 drivers
v00000207f13f6260_0 .net "regs5", 31 0, L_00000207f1381230;  alias, 1 drivers
v00000207f13f7a20_0 .net "rs", 4 0, L_00000207f13f68a0;  1 drivers
v00000207f13f7340_0 .net "rst", 0 0, v00000207f13f6b20_0;  1 drivers
v00000207f13f70c0_0 .net "rt", 4 0, L_00000207f13f6d00;  1 drivers
v00000207f13f69e0_0 .net "shamt", 31 0, L_00000207f13f7ac0;  1 drivers
v00000207f13f73e0_0 .net "wire_instruction", 31 0, L_00000207f1380900;  1 drivers
v00000207f13f6a80_0 .net "writeData", 31 0, L_00000207f1452110;  1 drivers
v00000207f13f6da0_0 .net "zero", 0 0, L_00000207f1453bf0;  1 drivers
L_00000207f13f6ee0 .part L_00000207f1450d30, 26, 6;
L_00000207f13f6300 .functor MUXZ 6, L_00000207f13f6ee0, L_00000207f13f7e68, L_00000207f13807b0, C4<>;
L_00000207f13f63a0 .cmp/eq 6, L_00000207f13f6300, L_00000207f13f7ef8;
L_00000207f13f7480 .part L_00000207f1450d30, 11, 5;
L_00000207f13f75c0 .functor MUXZ 5, L_00000207f13f7480, L_00000207f13f7f40, L_00000207f13f63a0, C4<>;
L_00000207f13f6760 .functor MUXZ 5, L_00000207f13f75c0, L_00000207f13f7eb0, L_00000207f1381310, C4<>;
L_00000207f13f6f80 .part L_00000207f1450d30, 21, 5;
L_00000207f13f68a0 .functor MUXZ 5, L_00000207f13f6f80, L_00000207f13f7f88, L_00000207f1381070, C4<>;
L_00000207f13f6c60 .part L_00000207f1450d30, 16, 5;
L_00000207f13f6d00 .functor MUXZ 5, L_00000207f13f6c60, L_00000207f13f7fd0, L_00000207f1380cf0, C4<>;
L_00000207f13f7020 .part L_00000207f1450d30, 0, 16;
L_00000207f13f77a0 .functor MUXZ 16, L_00000207f13f7020, L_00000207f13f8018, L_00000207f13805f0, C4<>;
L_00000207f13f7980 .part L_00000207f1450d30, 6, 5;
L_00000207f13f6120 .concat [ 5 32 0 0], L_00000207f13f7980, L_00000207f13f80a8;
L_00000207f13f61c0 .functor MUXZ 37, L_00000207f13f6120, L_00000207f13f8060, L_00000207f1380820, C4<>;
L_00000207f13f7ac0 .part L_00000207f13f61c0, 0, 32;
L_00000207f13f7b60 .part L_00000207f1450d30, 0, 6;
L_00000207f13f7c00 .functor MUXZ 6, L_00000207f13f7b60, L_00000207f13f80f0, L_00000207f1380dd0, C4<>;
L_00000207f13f6440 .part L_00000207f1450d30, 0, 26;
L_00000207f13f7ca0 .concat [ 26 32 0 0], L_00000207f13f6440, L_00000207f13f8180;
L_00000207f13f6580 .functor MUXZ 58, L_00000207f13f7ca0, L_00000207f13f8138, L_00000207f13806d0, C4<>;
L_00000207f13f7d40 .part L_00000207f13f6580, 0, 32;
L_00000207f13f5ea0 .arith/sum 32, v00000207f13efe80_0, L_00000207f13f81c8;
L_00000207f13f5f40 .cmp/eq 6, L_00000207f13f6300, L_00000207f13f8210;
L_00000207f13f6800 .cmp/eq 6, L_00000207f13f6300, L_00000207f13f8258;
L_00000207f1451b90 .concat [ 32 16 0 0], L_00000207f13f7d40, L_00000207f13f82a0;
L_00000207f1450790 .concat [ 6 26 0 0], L_00000207f13f6300, L_00000207f13f82e8;
L_00000207f144fed0 .cmp/eq 32, L_00000207f1450790, L_00000207f13f8330;
L_00000207f1451a50 .cmp/eq 6, L_00000207f13f7c00, L_00000207f13f8378;
L_00000207f1451370 .concat [ 32 16 0 0], L_00000207f1380970, L_00000207f13f83c0;
L_00000207f1451730 .concat [ 32 16 0 0], v00000207f13efe80_0, L_00000207f13f8408;
L_00000207f1450bf0 .part L_00000207f13f77a0, 15, 1;
LS_00000207f1451410_0_0 .concat [ 1 1 1 1], L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0;
LS_00000207f1451410_0_4 .concat [ 1 1 1 1], L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0;
LS_00000207f1451410_0_8 .concat [ 1 1 1 1], L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0;
LS_00000207f1451410_0_12 .concat [ 1 1 1 1], L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0;
LS_00000207f1451410_0_16 .concat [ 1 1 1 1], L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0;
LS_00000207f1451410_0_20 .concat [ 1 1 1 1], L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0;
LS_00000207f1451410_0_24 .concat [ 1 1 1 1], L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0;
LS_00000207f1451410_0_28 .concat [ 1 1 1 1], L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0, L_00000207f1450bf0;
LS_00000207f1451410_1_0 .concat [ 4 4 4 4], LS_00000207f1451410_0_0, LS_00000207f1451410_0_4, LS_00000207f1451410_0_8, LS_00000207f1451410_0_12;
LS_00000207f1451410_1_4 .concat [ 4 4 4 4], LS_00000207f1451410_0_16, LS_00000207f1451410_0_20, LS_00000207f1451410_0_24, LS_00000207f1451410_0_28;
L_00000207f1451410 .concat [ 16 16 0 0], LS_00000207f1451410_1_0, LS_00000207f1451410_1_4;
L_00000207f1450ab0 .concat [ 16 32 0 0], L_00000207f13f77a0, L_00000207f1451410;
L_00000207f1450290 .arith/sum 48, L_00000207f1451730, L_00000207f1450ab0;
L_00000207f1450e70 .functor MUXZ 48, L_00000207f1450290, L_00000207f1451370, L_00000207f1380740, C4<>;
L_00000207f14500b0 .functor MUXZ 48, L_00000207f1450e70, L_00000207f1451b90, L_00000207f13804a0, C4<>;
L_00000207f1450330 .part L_00000207f14500b0, 0, 32;
L_00000207f1450830 .cmp/eq 2, v00000207f13e75a0_0, L_00000207f13f8450;
L_00000207f14506f0 .cmp/eq 2, v00000207f13e75a0_0, L_00000207f13f8498;
L_00000207f14519b0 .cmp/eq 2, v00000207f13e75a0_0, L_00000207f13f84e0;
L_00000207f14501f0 .functor MUXZ 32, L_00000207f13f8570, L_00000207f13f8528, L_00000207f14519b0, C4<>;
L_00000207f144ff70 .functor MUXZ 32, L_00000207f14501f0, L_00000207f1450330, L_00000207f14506f0, C4<>;
L_00000207f1451af0 .functor MUXZ 32, L_00000207f144ff70, L_00000207f13f5ea0, L_00000207f1450830, C4<>;
L_00000207f1450d30 .functor MUXZ 32, L_00000207f1380900, L_00000207f13f8600, L_00000207f1381150, C4<>;
L_00000207f14517d0 .cmp/eq 6, L_00000207f13f6300, L_00000207f13f86d8;
L_00000207f1451d70 .cmp/eq 6, L_00000207f13f6300, L_00000207f13f8720;
L_00000207f1450650 .cmp/eq 6, L_00000207f13f6300, L_00000207f13f8768;
L_00000207f1450dd0 .concat [ 16 16 0 0], L_00000207f13f77a0, L_00000207f13f87b0;
L_00000207f1451190 .part L_00000207f13f77a0, 15, 1;
LS_00000207f1450a10_0_0 .concat [ 1 1 1 1], L_00000207f1451190, L_00000207f1451190, L_00000207f1451190, L_00000207f1451190;
LS_00000207f1450a10_0_4 .concat [ 1 1 1 1], L_00000207f1451190, L_00000207f1451190, L_00000207f1451190, L_00000207f1451190;
LS_00000207f1450a10_0_8 .concat [ 1 1 1 1], L_00000207f1451190, L_00000207f1451190, L_00000207f1451190, L_00000207f1451190;
LS_00000207f1450a10_0_12 .concat [ 1 1 1 1], L_00000207f1451190, L_00000207f1451190, L_00000207f1451190, L_00000207f1451190;
L_00000207f1450a10 .concat [ 4 4 4 4], LS_00000207f1450a10_0_0, LS_00000207f1450a10_0_4, LS_00000207f1450a10_0_8, LS_00000207f1450a10_0_12;
L_00000207f14515f0 .concat [ 16 16 0 0], L_00000207f13f77a0, L_00000207f1450a10;
L_00000207f1450150 .functor MUXZ 32, L_00000207f14515f0, L_00000207f1450dd0, L_00000207f1380510, C4<>;
L_00000207f1451870 .concat [ 6 26 0 0], L_00000207f13f6300, L_00000207f13f87f8;
L_00000207f1450fb0 .cmp/eq 32, L_00000207f1451870, L_00000207f13f8840;
L_00000207f1450970 .cmp/eq 6, L_00000207f13f7c00, L_00000207f13f8888;
L_00000207f1451050 .cmp/eq 6, L_00000207f13f7c00, L_00000207f13f88d0;
L_00000207f1450b50 .cmp/eq 6, L_00000207f13f6300, L_00000207f13f8918;
L_00000207f14510f0 .functor MUXZ 32, L_00000207f1450150, L_00000207f13f8960, L_00000207f1450b50, C4<>;
L_00000207f1451c30 .functor MUXZ 32, L_00000207f14510f0, L_00000207f13f7ac0, L_00000207f1380eb0, C4<>;
L_00000207f1451cd0 .concat [ 6 26 0 0], L_00000207f13f6300, L_00000207f13f89a8;
L_00000207f1451230 .cmp/eq 32, L_00000207f1451cd0, L_00000207f13f89f0;
L_00000207f1451910 .cmp/eq 6, L_00000207f13f7c00, L_00000207f13f8a38;
L_00000207f14512d0 .cmp/eq 6, L_00000207f13f7c00, L_00000207f13f8a80;
L_00000207f1451690 .cmp/eq 6, L_00000207f13f6300, L_00000207f13f8ac8;
L_00000207f1452430 .functor MUXZ 32, L_00000207f1380970, v00000207f13efe80_0, L_00000207f1451690, C4<>;
L_00000207f14527f0 .functor MUXZ 32, L_00000207f1452430, L_00000207f1380e40, L_00000207f1380580, C4<>;
S_00000207f1305e20 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_00000207f1305c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000207f136a400 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000207f1380f90 .functor NOT 1, v00000207f13774d0_0, C4<0>, C4<0>, C4<0>;
v00000207f1376c10_0 .net *"_ivl_0", 0 0, L_00000207f1380f90;  1 drivers
v00000207f13763f0_0 .net "in1", 31 0, L_00000207f1380e40;  alias, 1 drivers
v00000207f1377b10_0 .net "in2", 31 0, L_00000207f1451c30;  alias, 1 drivers
v00000207f1376cb0_0 .net "out", 31 0, L_00000207f1450010;  alias, 1 drivers
v00000207f1377390_0 .net "s", 0 0, v00000207f13774d0_0;  alias, 1 drivers
L_00000207f1450010 .functor MUXZ 32, L_00000207f1451c30, L_00000207f1380e40, L_00000207f1380f90, C4<>;
S_00000207f131dc40 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_00000207f1305c90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000207f139e800 .param/l "RType" 0 4 2, C4<000000>;
P_00000207f139e838 .param/l "add" 0 4 5, C4<100000>;
P_00000207f139e870 .param/l "addi" 0 4 8, C4<001000>;
P_00000207f139e8a8 .param/l "addu" 0 4 5, C4<100001>;
P_00000207f139e8e0 .param/l "and_" 0 4 5, C4<100100>;
P_00000207f139e918 .param/l "andi" 0 4 8, C4<001100>;
P_00000207f139e950 .param/l "beq" 0 4 10, C4<000100>;
P_00000207f139e988 .param/l "bne" 0 4 10, C4<000101>;
P_00000207f139e9c0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000207f139e9f8 .param/l "j" 0 4 12, C4<000010>;
P_00000207f139ea30 .param/l "jal" 0 4 12, C4<000011>;
P_00000207f139ea68 .param/l "jr" 0 4 6, C4<001000>;
P_00000207f139eaa0 .param/l "lw" 0 4 8, C4<100011>;
P_00000207f139ead8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000207f139eb10 .param/l "or_" 0 4 5, C4<100101>;
P_00000207f139eb48 .param/l "ori" 0 4 8, C4<001101>;
P_00000207f139eb80 .param/l "sgt" 0 4 6, C4<101011>;
P_00000207f139ebb8 .param/l "sll" 0 4 6, C4<000000>;
P_00000207f139ebf0 .param/l "slt" 0 4 5, C4<101010>;
P_00000207f139ec28 .param/l "slti" 0 4 8, C4<101010>;
P_00000207f139ec60 .param/l "srl" 0 4 6, C4<000010>;
P_00000207f139ec98 .param/l "sub" 0 4 5, C4<100010>;
P_00000207f139ecd0 .param/l "subu" 0 4 5, C4<100011>;
P_00000207f139ed08 .param/l "sw" 0 4 8, C4<101011>;
P_00000207f139ed40 .param/l "xor_" 0 4 5, C4<100110>;
P_00000207f139ed78 .param/l "xori" 0 4 8, C4<001110>;
v00000207f1376530_0 .var "ALUOp", 3 0;
v00000207f13774d0_0 .var "ALUSrc", 0 0;
v00000207f13779d0_0 .var "MemReadEn", 0 0;
v00000207f1376d50_0 .var "MemWriteEn", 0 0;
v00000207f1378010_0 .var "MemtoReg", 0 0;
v00000207f1376fd0_0 .var "RegDst", 0 0;
v00000207f1377430_0 .var "RegWriteEn", 0 0;
v00000207f1377070_0 .net "funct", 5 0, L_00000207f13f7c00;  alias, 1 drivers
v00000207f1377110_0 .var "hlt", 0 0;
v00000207f1377570_0 .net "opcode", 5 0, L_00000207f13f6300;  alias, 1 drivers
v00000207f1377610_0 .net "rst", 0 0, v00000207f13f6b20_0;  alias, 1 drivers
E_00000207f136a740 .event anyedge, v00000207f1377610_0, v00000207f1377570_0, v00000207f1377070_0;
S_00000207f139edc0 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_00000207f1305c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000207f136a9c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000207f1380900 .functor BUFZ 32, L_00000207f14508d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207f1377a70_0 .net "Data_Out", 31 0, L_00000207f1380900;  alias, 1 drivers
v00000207f1377750 .array "InstMem", 0 1023, 31 0;
v00000207f13781f0_0 .net *"_ivl_0", 31 0, L_00000207f14508d0;  1 drivers
v00000207f13765d0_0 .net *"_ivl_3", 9 0, L_00000207f1451550;  1 drivers
v00000207f13777f0_0 .net *"_ivl_4", 11 0, L_00000207f1450470;  1 drivers
L_00000207f13f85b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000207f1377890_0 .net *"_ivl_7", 1 0, L_00000207f13f85b8;  1 drivers
v00000207f1377930_0 .net "addr", 31 0, v00000207f13efe80_0;  alias, 1 drivers
v00000207f134d5a0_0 .var/i "i", 31 0;
L_00000207f14508d0 .array/port v00000207f1377750, L_00000207f1450470;
L_00000207f1451550 .part v00000207f13efe80_0, 0, 10;
L_00000207f1450470 .concat [ 10 2 0 0], L_00000207f1451550, L_00000207f13f85b8;
S_00000207f131ddd0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_00000207f1305c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000207f1380970 .functor BUFZ 32, L_00000207f14503d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000207f1380e40 .functor BUFZ 32, L_00000207f1450f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207f13e6f60_1 .array/port v00000207f13e6f60, 1;
L_00000207f13809e0 .functor BUFZ 32, v00000207f13e6f60_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207f13e6f60_2 .array/port v00000207f13e6f60, 2;
L_00000207f1380a50 .functor BUFZ 32, v00000207f13e6f60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207f13e6f60_3 .array/port v00000207f13e6f60, 3;
L_00000207f1380ba0 .functor BUFZ 32, v00000207f13e6f60_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207f13e6f60_4 .array/port v00000207f13e6f60, 4;
L_00000207f1380f20 .functor BUFZ 32, v00000207f13e6f60_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207f13e6f60_5 .array/port v00000207f13e6f60, 5;
L_00000207f1380c10 .functor BUFZ 32, v00000207f13e6f60_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207f13e6f60_6 .array/port v00000207f13e6f60, 6;
L_00000207f1381230 .functor BUFZ 32, v00000207f13e6f60_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000207f13e7780_0 .net *"_ivl_0", 31 0, L_00000207f14503d0;  1 drivers
v00000207f13e6a60_0 .net *"_ivl_10", 6 0, L_00000207f1450c90;  1 drivers
L_00000207f13f8690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000207f13e6d80_0 .net *"_ivl_13", 1 0, L_00000207f13f8690;  1 drivers
v00000207f13e64c0_0 .net *"_ivl_2", 6 0, L_00000207f14505b0;  1 drivers
L_00000207f13f8648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000207f13e6b00_0 .net *"_ivl_5", 1 0, L_00000207f13f8648;  1 drivers
v00000207f13e7320_0 .net *"_ivl_8", 31 0, L_00000207f1450f10;  1 drivers
v00000207f13e6060_0 .net "clk", 0 0, L_00000207f1380890;  alias, 1 drivers
v00000207f13e6600_0 .var/i "i", 31 0;
v00000207f13e6c40_0 .net "readData1", 31 0, L_00000207f1380970;  alias, 1 drivers
v00000207f13e7aa0_0 .net "readData2", 31 0, L_00000207f1380e40;  alias, 1 drivers
v00000207f13e71e0_0 .net "readRegister1", 4 0, L_00000207f13f68a0;  alias, 1 drivers
v00000207f13e7960_0 .net "readRegister2", 4 0, L_00000207f13f6d00;  alias, 1 drivers
v00000207f13e6f60 .array "registers", 31 0, 31 0;
v00000207f13e6ba0_0 .net "regs0", 31 0, L_00000207f13809e0;  alias, 1 drivers
v00000207f13e6560_0 .net "regs1", 31 0, L_00000207f1380a50;  alias, 1 drivers
v00000207f13e69c0_0 .net "regs2", 31 0, L_00000207f1380ba0;  alias, 1 drivers
v00000207f13e6e20_0 .net "regs3", 31 0, L_00000207f1380f20;  alias, 1 drivers
v00000207f13e6ce0_0 .net "regs4", 31 0, L_00000207f1380c10;  alias, 1 drivers
v00000207f13e7000_0 .net "regs5", 31 0, L_00000207f1381230;  alias, 1 drivers
v00000207f13e6ec0_0 .net "rst", 0 0, v00000207f13f6b20_0;  alias, 1 drivers
v00000207f13e61a0_0 .net "we", 0 0, v00000207f1377430_0;  alias, 1 drivers
v00000207f13e66a0_0 .net "writeData", 31 0, L_00000207f1452110;  alias, 1 drivers
v00000207f13e6740_0 .net "writeRegister", 4 0, L_00000207f1450510;  alias, 1 drivers
E_00000207f136ad40/0 .event negedge, v00000207f1377610_0;
E_00000207f136ad40/1 .event posedge, v00000207f13e6060_0;
E_00000207f136ad40 .event/or E_00000207f136ad40/0, E_00000207f136ad40/1;
L_00000207f14503d0 .array/port v00000207f13e6f60, L_00000207f14505b0;
L_00000207f14505b0 .concat [ 5 2 0 0], L_00000207f13f68a0, L_00000207f13f8648;
L_00000207f1450f10 .array/port v00000207f13e6f60, L_00000207f1450c90;
L_00000207f1450c90 .concat [ 5 2 0 0], L_00000207f13f6d00, L_00000207f13f8690;
S_00000207f1305350 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_00000207f131ddd0;
 .timescale 0 0;
v00000207f134da00_0 .var/i "i", 31 0;
S_00000207f13054e0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_00000207f1305c90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000207f136b200 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000207f1380d60 .functor NOT 1, v00000207f1376fd0_0, C4<0>, C4<0>, C4<0>;
v00000207f13e6880_0 .net *"_ivl_0", 0 0, L_00000207f1380d60;  1 drivers
v00000207f13e6920_0 .net "in1", 4 0, L_00000207f13f6d00;  alias, 1 drivers
v00000207f13e67e0_0 .net "in2", 4 0, L_00000207f13f6760;  alias, 1 drivers
v00000207f13e6100_0 .net "out", 4 0, L_00000207f1450510;  alias, 1 drivers
v00000207f13e7820_0 .net "s", 0 0, v00000207f1376fd0_0;  alias, 1 drivers
L_00000207f1450510 .functor MUXZ 5, L_00000207f13f6760, L_00000207f13f6d00, L_00000207f1380d60, C4<>;
S_00000207f1335270 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_00000207f1305c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000207f136c100 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000207f1456640 .functor NOT 1, v00000207f1378010_0, C4<0>, C4<0>, C4<0>;
v00000207f13e7c80_0 .net *"_ivl_0", 0 0, L_00000207f1456640;  1 drivers
v00000207f13e70a0_0 .net "in1", 31 0, v00000207f13e6240_0;  alias, 1 drivers
v00000207f13e7500_0 .net "in2", 31 0, v00000207f13efac0_0;  alias, 1 drivers
v00000207f13e7a00_0 .net "out", 31 0, L_00000207f1452110;  alias, 1 drivers
v00000207f13e7140_0 .net "s", 0 0, v00000207f1378010_0;  alias, 1 drivers
L_00000207f1452110 .functor MUXZ 32, v00000207f13efac0_0, v00000207f13e6240_0, L_00000207f1456640, C4<>;
S_00000207f1335400 .scope module, "alu" "ALU" 3 99, 9 1 0, S_00000207f1305c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000207f12e6af0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000207f12e6b28 .param/l "AND" 0 9 12, C4<0010>;
P_00000207f12e6b60 .param/l "NOR" 0 9 12, C4<0101>;
P_00000207f12e6b98 .param/l "OR" 0 9 12, C4<0011>;
P_00000207f12e6bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000207f12e6c08 .param/l "SLL" 0 9 12, C4<1000>;
P_00000207f12e6c40 .param/l "SLT" 0 9 12, C4<0110>;
P_00000207f12e6c78 .param/l "SRL" 0 9 12, C4<1001>;
P_00000207f12e6cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000207f12e6ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000207f12e6d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000207f12e6d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000207f13f8b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000207f13e7280_0 .net/2u *"_ivl_0", 31 0, L_00000207f13f8b10;  1 drivers
v00000207f13e73c0_0 .net "opSel", 3 0, v00000207f1376530_0;  alias, 1 drivers
v00000207f13e7b40_0 .net "operand1", 31 0, L_00000207f14527f0;  alias, 1 drivers
v00000207f13e7460_0 .net "operand2", 31 0, L_00000207f1450010;  alias, 1 drivers
v00000207f13e6240_0 .var "result", 31 0;
v00000207f13e7be0_0 .net "zero", 0 0, L_00000207f1453bf0;  alias, 1 drivers
E_00000207f136b740 .event anyedge, v00000207f1376530_0, v00000207f13e7b40_0, v00000207f1376cb0_0;
L_00000207f1453bf0 .cmp/eq 32, v00000207f13e6240_0, L_00000207f13f8b10;
S_00000207f12e6da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_00000207f1305c90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000207f13ea030 .param/l "RType" 0 4 2, C4<000000>;
P_00000207f13ea068 .param/l "add" 0 4 5, C4<100000>;
P_00000207f13ea0a0 .param/l "addi" 0 4 8, C4<001000>;
P_00000207f13ea0d8 .param/l "addu" 0 4 5, C4<100001>;
P_00000207f13ea110 .param/l "and_" 0 4 5, C4<100100>;
P_00000207f13ea148 .param/l "andi" 0 4 8, C4<001100>;
P_00000207f13ea180 .param/l "beq" 0 4 10, C4<000100>;
P_00000207f13ea1b8 .param/l "bne" 0 4 10, C4<000101>;
P_00000207f13ea1f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000207f13ea228 .param/l "j" 0 4 12, C4<000010>;
P_00000207f13ea260 .param/l "jal" 0 4 12, C4<000011>;
P_00000207f13ea298 .param/l "jr" 0 4 6, C4<001000>;
P_00000207f13ea2d0 .param/l "lw" 0 4 8, C4<100011>;
P_00000207f13ea308 .param/l "nor_" 0 4 5, C4<100111>;
P_00000207f13ea340 .param/l "or_" 0 4 5, C4<100101>;
P_00000207f13ea378 .param/l "ori" 0 4 8, C4<001101>;
P_00000207f13ea3b0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000207f13ea3e8 .param/l "sll" 0 4 6, C4<000000>;
P_00000207f13ea420 .param/l "slt" 0 4 5, C4<101010>;
P_00000207f13ea458 .param/l "slti" 0 4 8, C4<101010>;
P_00000207f13ea490 .param/l "srl" 0 4 6, C4<000010>;
P_00000207f13ea4c8 .param/l "sub" 0 4 5, C4<100010>;
P_00000207f13ea500 .param/l "subu" 0 4 5, C4<100011>;
P_00000207f13ea538 .param/l "sw" 0 4 8, C4<101011>;
P_00000207f13ea570 .param/l "xor_" 0 4 5, C4<100110>;
P_00000207f13ea5a8 .param/l "xori" 0 4 8, C4<001110>;
v00000207f13e75a0_0 .var "PCsrc", 1 0;
v00000207f13e76e0_0 .net "excep_flag", 0 0, o00000207f13a1888;  alias, 0 drivers
v00000207f13e7640_0 .net "funct", 5 0, L_00000207f13f7c00;  alias, 1 drivers
v00000207f13e78c0_0 .net "opcode", 5 0, L_00000207f13f6300;  alias, 1 drivers
v00000207f13e62e0_0 .net "operand1", 31 0, L_00000207f1380970;  alias, 1 drivers
v00000207f13e7d20_0 .net "operand2", 31 0, L_00000207f1450010;  alias, 1 drivers
v00000207f13e7dc0_0 .net "rst", 0 0, v00000207f13f6b20_0;  alias, 1 drivers
E_00000207f136b140/0 .event anyedge, v00000207f1377610_0, v00000207f13e76e0_0, v00000207f1377570_0, v00000207f13e6c40_0;
E_00000207f136b140/1 .event anyedge, v00000207f1376cb0_0, v00000207f1377070_0;
E_00000207f136b140 .event/or E_00000207f136b140/0, E_00000207f136b140/1;
S_00000207f131b6b0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_00000207f1305c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000207f13e7f00 .array "DataMem", 0 1023, 31 0;
v00000207f13e7e60_0 .net "address", 31 0, v00000207f13e6240_0;  alias, 1 drivers
v00000207f13e6380_0 .net "clock", 0 0, L_00000207f13398b0;  1 drivers
v00000207f13e6420_0 .net "data", 31 0, L_00000207f1380e40;  alias, 1 drivers
v00000207f13f1000_0 .var/i "i", 31 0;
v00000207f13efac0_0 .var "q", 31 0;
v00000207f13efb60_0 .net "rden", 0 0, v00000207f13779d0_0;  alias, 1 drivers
v00000207f13f0b00_0 .net "wren", 0 0, v00000207f1376d50_0;  alias, 1 drivers
E_00000207f136b580 .event posedge, v00000207f13e6380_0;
S_00000207f131b840 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_00000207f1305c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000207f136b7c0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000207f13f0880_0 .net "PCin", 31 0, L_00000207f1451af0;  alias, 1 drivers
v00000207f13efe80_0 .var "PCout", 31 0;
v00000207f13f02e0_0 .net "clk", 0 0, L_00000207f1380890;  alias, 1 drivers
v00000207f13f0ba0_0 .net "rst", 0 0, v00000207f13f6b20_0;  alias, 1 drivers
    .scope S_00000207f12e6da0;
T_0 ;
    %wait E_00000207f136b140;
    %load/vec4 v00000207f13e7dc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000207f13e75a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000207f13e76e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000207f13e75a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000207f13e78c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000207f13e62e0_0;
    %load/vec4 v00000207f13e7d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000207f13e78c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000207f13e62e0_0;
    %load/vec4 v00000207f13e7d20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000207f13e78c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000207f13e78c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000207f13e78c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000207f13e7640_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000207f13e75a0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000207f13e75a0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000207f131b840;
T_1 ;
    %wait E_00000207f136ad40;
    %load/vec4 v00000207f13f0ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000207f13efe80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000207f13f0880_0;
    %assign/vec4 v00000207f13efe80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000207f139edc0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207f134d5a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000207f134d5a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000207f134d5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %load/vec4 v00000207f134d5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207f134d5a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f1377750, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000207f131dc40;
T_3 ;
    %wait E_00000207f136a740;
    %load/vec4 v00000207f1377610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000207f1377110_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207f13774d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207f1377430_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207f1376d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207f1378010_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000207f13779d0_0, 0;
    %assign/vec4 v00000207f1376fd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000207f1377110_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000207f1376530_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000207f13774d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000207f1377430_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000207f1376d50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000207f1378010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000207f13779d0_0, 0, 1;
    %store/vec4 v00000207f1376fd0_0, 0, 1;
    %load/vec4 v00000207f1377570_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1377110_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1376fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1377430_0, 0;
    %load/vec4 v00000207f1377070_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f13774d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f13774d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1377430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1376fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f13774d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1377430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000207f1376fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f13774d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1377430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f13774d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1377430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f13774d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1377430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f13774d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1377430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f13774d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f13779d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1377430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f13774d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1378010_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f1376d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000207f13774d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000207f1376530_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000207f131ddd0;
T_4 ;
    %wait E_00000207f136ad40;
    %fork t_1, S_00000207f1305350;
    %jmp t_0;
    .scope S_00000207f1305350;
t_1 ;
    %load/vec4 v00000207f13e6ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207f134da00_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000207f134da00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000207f134da00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f13e6f60, 0, 4;
    %load/vec4 v00000207f134da00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207f134da00_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000207f13e61a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000207f13e66a0_0;
    %load/vec4 v00000207f13e6740_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f13e6f60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f13e6f60, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000207f131ddd0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000207f131ddd0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207f13e6600_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000207f13e6600_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000207f13e6600_0;
    %ix/getv/s 4, v00000207f13e6600_0;
    %load/vec4a v00000207f13e6f60, 4;
    %ix/getv/s 4, v00000207f13e6600_0;
    %load/vec4a v00000207f13e6f60, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000207f13e6600_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207f13e6600_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000207f1335400;
T_6 ;
    %wait E_00000207f136b740;
    %load/vec4 v00000207f13e73c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000207f13e6240_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000207f13e7b40_0;
    %load/vec4 v00000207f13e7460_0;
    %add;
    %assign/vec4 v00000207f13e6240_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000207f13e7b40_0;
    %load/vec4 v00000207f13e7460_0;
    %sub;
    %assign/vec4 v00000207f13e6240_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000207f13e7b40_0;
    %load/vec4 v00000207f13e7460_0;
    %and;
    %assign/vec4 v00000207f13e6240_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000207f13e7b40_0;
    %load/vec4 v00000207f13e7460_0;
    %or;
    %assign/vec4 v00000207f13e6240_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000207f13e7b40_0;
    %load/vec4 v00000207f13e7460_0;
    %xor;
    %assign/vec4 v00000207f13e6240_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000207f13e7b40_0;
    %load/vec4 v00000207f13e7460_0;
    %or;
    %inv;
    %assign/vec4 v00000207f13e6240_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000207f13e7b40_0;
    %load/vec4 v00000207f13e7460_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000207f13e6240_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000207f13e7460_0;
    %load/vec4 v00000207f13e7b40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000207f13e6240_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000207f13e7b40_0;
    %ix/getv 4, v00000207f13e7460_0;
    %shiftl 4;
    %assign/vec4 v00000207f13e6240_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000207f13e7b40_0;
    %ix/getv 4, v00000207f13e7460_0;
    %shiftr 4;
    %assign/vec4 v00000207f13e6240_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000207f131b6b0;
T_7 ;
    %wait E_00000207f136b580;
    %load/vec4 v00000207f13efb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000207f13e7e60_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000207f13e7f00, 4;
    %assign/vec4 v00000207f13efac0_0, 0;
T_7.0 ;
    %load/vec4 v00000207f13f0b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000207f13e6420_0;
    %ix/getv 3, v00000207f13e7e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000207f13e7f00, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000207f131b6b0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_00000207f131b6b0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000207f13f1000_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000207f13f1000_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000207f13f1000_0;
    %load/vec4a v00000207f13e7f00, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v00000207f13f1000_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000207f13f1000_0;
    %addi 1, 0, 32;
    %store/vec4 v00000207f13f1000_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000207f1305c90;
T_10 ;
    %wait E_00000207f136ad40;
    %load/vec4 v00000207f13f7340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000207f13f4bc0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000207f13f4bc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000207f13f4bc0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000207f1385410;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207f13f6bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207f13f6b20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000207f1385410;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000207f13f6bc0_0;
    %inv;
    %assign/vec4 v00000207f13f6bc0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000207f1385410;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000207f13f6b20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000207f13f6b20_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v00000207f13f7840_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
