<component id="root" name="root">
  <component id="system" name="system">
    <param name="number_of_cores" value="1" />
    <param name="number_of_L1Directories" value="0" />
    <param name="number_of_L2Directories" value="0" />
    <param name="number_of_L2s" value="0" />
    <param name="Private_L2" value="0" />
    <param name="number_of_L3s" value="0" />
    <param name="number_of_NoCs" value="0" />
    <param name="homogeneous_cores" value="0" />
    <param name="homogeneous_L2s" value="0" />
    <param name="homogeneous_L1Directories" value="0" />
    <param name="homogeneous_L2Directories" value="0" />
    <param name="homogeneous_L3s" value="0" />
    <param name="homogeneous_ccs" value="0" />
    <param name="homogeneous_NoCs" value="0" />
    <param name="core_tech_node" value="40" />
    <param name="target_core_clockrate" value="500" />
    <param name="temperature" value="340" />
    <param name="number_cache_levels" value="2" />
    <param name="interconnect_projection_type" value="1" />
    <param name="device_type" value="2" />
    <param name="longer_channel_device" value="1" />
    <param name="Embedded" value="1" />
    <param name="opt_clockrate" value="1" />
    <param name="machine_bits" value="64" />
    <param name="virtual_address_width" value="32" />
    <param name="physical_address_width" value="32" />
    <param name="virtual_memory_page_size" value="4096" />
    <stat name="total_cycles" value="6400687" />
    <stat name="idle_cycles" value="68359" />
    <stat name="busy_cycles" value="6332328" />
    <component id="system.core0" name="core0">
      <param name="clock_rate" value="500" />
      <param name="opt_local" value="0" />
      <param name="instruction_length" value="32" />
      <param name="opcode_width" value="7" />
      <param name="x86" value="0" />
      <param name="micro_opcode_width" value="8" />
      <param name="machine_type" value="0" />
      <param name="number_hardware_threads" value="1" />
      <param name="fetch_width" value="8" />
      <param name="number_instruction_fetch_ports" value="1" />
      <param name="decode_width" value="8" />
      <param name="issue_width" value="8" />
      <param name="peak_issue_width" value="7" />
      <param name="commit_width" value="8" />
      <param name="fp_issue_width" value="1" />
      <param name="prediction_width" value="1" />
      <param name="pipelines_per_core" value="1,1" />
      <param name="pipeline_depth" value="9,13" />
      <param name="ALU_per_core" value="3" />
      <param name="MUL_per_core" value="1" />
      <param name="FPU_per_core" value="1" />
      <param name="instruction_buffer_size" value="64" />
      <param name="decoded_stream_buffer_size" value="16" />
      <param name="instruction_window_scheme" value="0" />
      <param name="instruction_window_size" value="32" />
      <param name="fp_instruction_window_size" value="32" />
      <param name="ROB_size" value="192" />
      <param name="archi_Regs_IRF_size" value="32" />
      <param name="archi_Regs_FRF_size" value="32" />
      <param name="phy_Regs_IRF_size" value="256" />
      <param name="phy_Regs_FRF_size" value="256" />
      <param name="rename_scheme" value="0" />
      <param name="checkpoint_depth" value="1" />
      <param name="register_windows_size" value="0" />
      <param name="LSU_order" value="inorder" />
      <param name="store_buffer_size" value="32" />
      <param name="load_buffer_size" value="32" />
      <param name="memory_ports" value="1" />
      <param name="RAS_size" value="16" />
      <stat name="total_instructions" value="25256283" />
      <stat name="int_instructions" value="200000" />
      <stat name="fp_instructions" value="100000" />
      <stat name="branch_instructions" value="2664428" />
      <stat name="branch_mispredictions" value="134173" />
      <stat name="load_instructions" value="5696369" />
      <stat name="store_instructions" value="175277" />
      <stat name="committed_instructions" value="19609950" />
      <stat name="committed_int_instructions" value="19609934" />
      <stat name="committed_fp_instructions" value="16" />
      <stat name="pipeline_duty_cycle" value="2.825113" />
      <stat name="total_cycles" value="6400687" />
      <stat name="idle_cycles" value="68359" />
      <stat name="busy_cycles" value="6332328" />
      <stat name="ROB_reads" value="27713481" />
      <stat name="ROB_writes" value="47092407" />
      <stat name="rename_reads" value="36828214" />
      <stat name="rename_writes" value="8712764" />
      <stat name="fp_rename_reads" value="16" />
      <stat name="fp_rename_writes" value="3" />
      <stat name="inst_window_reads" value="51360466" />
      <stat name="inst_window_writes" value="25265148" />
      <stat name="inst_window_wakeup_accesses" value="22066261" />
      <stat name="fp_inst_window_reads" value="36" />
      <stat name="fp_inst_window_writes" value="16" />
      <stat name="fp_inst_window_wakeup_accesses" value="16" />
      <stat name="int_regfile_reads" value="33317597" />
      <stat name="float_regfile_reads" value="16" />
      <stat name="int_regfile_writes" value="17907326" />
      <stat name="float_regfile_writes" value="0" />
      <stat name="function_calls" value="55013" />
      <stat name="context_switches" value="260343" />
      <stat name="ialu_accesses" value="22533071" />
      <stat name="fpu_accesses" value="20" />
      <stat name="mul_accesses" value="0" />
      <stat name="cdb_alu_accesses" value="22533071" />
      <stat name="cdb_mul_accesses" value="0" />
      <stat name="cdb_fpu_accesses" value="20" />
      <stat name="IFU_duty_cycle" value="0.9" />
      <stat name="BR_duty_cycle" value="0.72" />
      <stat name="LSU_duty_cycle" value="0.71" />
      <stat name="MemManU_I_duty_cycle" value="0.9" />
      <stat name="MemManU_D_duty_cycle" value="0.71" />
      <stat name="ALU_duty_cycle" value="0.76" />
      <stat name="MUL_duty_cycle" value="0.82" />
      <stat name="FPU_duty_cycle" value="0.0" />
      <stat name="ALU_cdb_duty_cycle" value="0.76" />
      <stat name="MUL_cdb_duty_cycle" value="0.82" />
      <stat name="FPU_cdb_duty_cycle" value="0.0" />
      <param name="number_of_BPT" value="2" />
      <component id="system.core0.predictor" name="PBT">
        <param name="local_predictor_size" value="2048" />
        <param name="local_predictor_entries" value="2048" />
        <param name="global_predictor_entries" value="8192" />
        <param name="global_predictor_bits" value="2" />
        <param name="chooser_predictor_entries" value="8192" />
        <param name="chooser_predictor_bits" value="2" />
      </component>
      <component id="system.core0.itlb" name="itlb">
        <param name="number_entries" value="64" />
        <stat name="total_accesses" value="0" />
        <stat name="total_misses" value="0" />
        <stat name="conflicts" value="0" />
      </component>
      <component id="system.core0.icache" name="icache">
        <param name="icache_config" value="16384,64,2,1,0,2,64,1" />
        <param name="buffer_sizes" value="4,4,4,4" />
        <stat name="read_accesses" value="640789" />
        <stat name="read_misses" value="1265" />
        <stat name="conflicts" value="0" />
      </component>
      <component id="system.core0.dtlb" name="dtlb">
        <param name="number_entries" value="64" />
        <stat name="total_accesses" value="0" />
        <stat name="total_misses" value="0" />
        <stat name="conflicts" value="0" />
      </component>
      <component id="system.core0.dcache" name="dcache">
        <param name="dcache_config" value="16384,64,2,1,0,2,64,1" />
        <param name="buffer_sizes" value="4,4,4,4" />
        <stat name="read_accesses" value="5638146" />
        <stat name="write_accesses" value="162905" />
        <stat name="read_misses" value="8576" />
        <stat name="write_misses" value="5530" />
        <stat name="conflicts" value="0" />
      </component>
      <component id="system.core0.spm" name="spm">
        <param name="spm_config" value="1,1,1,1,0,1,1,1" />
        <param name="buffer_sizes" value="1,1,1,1" />
        <stat name="read_accesses" value="0" />
        <stat name="write_accesses" value="0" />
        <stat name="read_misses" value="0" />
        <stat name="write_misses" value="0" />
        <stat name="conflicts" value="0" />
      </component>
      <param name="number_of_BTB" value="1" />
      <component id="system.core0.BTB" name="BTB">
        <param name="BTB_config" value="4096,16,2,1,0,2" />
        <stat name="read_accesses" value="2553102" />
        <stat name="write_accesses" value="2490983" />
      </component>
    </component>
    <component id="system.L1Directory0" name="L1Directory0">
      <param name="Directory_type" value="0" />
      <param name="Dir_config" value="2048,1,0,1, 4, 4, 8" />
      <param name="buffer_sizes" value="8, 8, 8, 8" />
      <param name="clockrate" value="500" />
      <param name="ports" value="1,1,1" />
      <param name="device_type" value="2" />
      <stat name="read_accesses" value="800000" />
      <stat name="write_accesses" value="27276" />
      <stat name="read_misses" value="1632" />
      <stat name="write_misses" value="183" />
      <stat name="conflicts" value="20" />
      <stat name="duty_cycle" value="0.1" />
    </component>
    <component id="system.L2Directory0" name="L2Directory0">
      <param name="Directory_type" value="1" />
      <param name="Dir_config" value="1048576,16,16,1,2, 100" />
      <param name="buffer_sizes" value="8, 8, 8, 8" />
      <param name="clockrate" value="500" />
      <param name="ports" value="1,1,1" />
      <param name="device_type" value="0" />
      <stat name="read_accesses" value="58824" />
      <stat name="write_accesses" value="27276" />
      <stat name="read_misses" value="1632" />
      <stat name="write_misses" value="183" />
      <stat name="conflicts" value="100" />
      <stat name="duty_cycle" value="0.1" />
    </component>
    <component id="system.L20" name="L20">
      <param name="L2_config" value="1,1,1,1,1,1,1,1" />
      <param name="buffer_sizes" value="1,1,1,1" />
      <param name="clockrate" value="500" />
      <param name="ports" value="1,1,1" />
      <param name="device_type" value="0" />
      <stat name="read_accesses" value="0" />
      <stat name="write_accesses" value="0" />
      <stat name="read_misses" value="0" />
      <stat name="write_misses" value="0" />
      <stat name="conflicts" value="0" />
      <stat name="duty_cycle" value="1.0" />
    </component>
    <component id="system.L30" name="L30">
      <param name="L3_config" value="1,1,1,1,1,1,1,1" />
      <param name="clockrate" value="800" />
      <param name="ports" value="1,1,1" />
      <param name="device_type" value="0" />
      <param name="buffer_sizes" value="1,1,1,1" />
      <stat name="read_accesses" value="0" />
      <stat name="write_accesses" value="0" />
      <stat name="read_misses" value="0" />
      <stat name="write_misses" value="0" />
      <stat name="conflicts" value="0" />
      <stat name="duty_cycle" value="1.0" />
    </component>
    <component id="system.NoC0" name="noc0">
      <param name="clockrate" value="2000" />
      <param name="type" value="0" />
      <param name="horizontal_nodes" value="1" />
      <param name="vertical_nodes" value="1" />
      <param name="has_global_link" value="0" />
      <param name="link_throughput" value="1" />
      <param name="link_latency" value="1" />
      <param name="input_ports" value="1" />
      <param name="output_ports" value="1" />
      <param name="flit_bits" value="64" />
      <param name="chip_coverage" value="1" />
      <param name="link_routing_over_percentage" value="0.5" />
      <stat name="total_accesses" value="100000" />
      <stat name="duty_cycle" value="0.2" />
    </component>
    <component id="system.mc" name="mc">
      <param name="type" value="1" />
      <param name="mc_clock" value="500" />
      <param name="peak_transfer_rate" value="6400" />
      <param name="block_size" value="64" />
      <param name="number_mcs" value="1" />
      <param name="memory_channels_per_mc" value="1" />
      <param name="number_ranks" value="2" />
      <param name="req_window_size_per_channel" value="32" />
      <param name="IO_buffer_size_per_channel" value="32" />
      <param name="databus_width" value="128" />
      <param name="addressbus_width" value="51" />
      <stat name="memory_accesses" value="5001" />
      <stat name="memory_reads" value="3401" />
      <stat name="memory_writes" value="1600" />
      <param name="withPHY" value="1" />
    </component>
    <component id="system.niu" name="niu">
      <param name="type" value="1" />
      <param name="clockrate" value="350" />
      <param name="number_units" value="0" />
      <stat name="duty_cycle" value="1.0" />
      <stat name="total_load_perc" value="0.7" />
    </component>
    <component id="system.pcie" name="pcie">
      <param name="type" value="1" />
      <param name="withPHY" value="1" />
      <param name="clockrate" value="350" />
      <param name="number_units" value="0" />
      <param name="num_channels" value="8" />
      <stat name="duty_cycle" value="1.0" />
      <stat name="total_load_perc" value="0.7" />
    </component>
    <component id="system.flashc" name="flashc">
      <param name="number_flashcs" value="0" />
      <param name="type" value="1" />
      <param name="withPHY" value="1" />
      <param name="peak_transfer_rate" value="200" />
      <stat name="duty_cycle" value="1.0" />
      <stat name="total_load_perc" value="0.7" />
    </component>
  </component>
</component>
