#ifndef _VTSS_OCELOT_REGS_ANA_H_
#define _VTSS_OCELOT_REGS_ANA_H_

//Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
//SPDX-License-Identifier: MIT

#include "vtss_ocelot_regs_common.h"

/*********************************************************************** 
 *
 * Target: \a ANA
 *
 * Analyzer Configuration
 *
 ***********************************************************************/

/**
 * Register Group: \a ANA:ANA
 *
 * Common analyzer registers
 */


/** 
 * \brief Advanced learning setup
 *
 * \details
 * Register: \a ANA:ANA:ADVLEARN
 */
#define VTSS_ANA_ANA_ADVLEARN                VTSS_IOREG(VTSS_TO_ANA,0x2400)

/** 
 * \brief
 * If this bit is set, a frame discarded because of VLAN ingress filtering
 * is not subject to learning. VLAN ingress filtering is controlled by the
 * VLAN_SRC_CHK flag in the VLAN table (see VLANACCESS register) or the
 * VLANMASK register.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ADVLEARN . VLAN_CHK
 */
#define  VTSS_F_ANA_ANA_ADVLEARN_VLAN_CHK(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_ANA_ANA_ADVLEARN_VLAN_CHK     VTSS_BIT(11)
#define  VTSS_X_ANA_ANA_ADVLEARN_VLAN_CHK(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/** 
 * \brief
 * Learn frames are also forwarded to ports marked in this mask.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ADVLEARN . LEARN_MIRROR
 */
#define  VTSS_F_ANA_ANA_ADVLEARN_LEARN_MIRROR(x)  VTSS_ENCODE_BITFIELD(x,0,11)
#define  VTSS_M_ANA_ANA_ADVLEARN_LEARN_MIRROR     VTSS_ENCODE_BITMASK(0,11)
#define  VTSS_X_ANA_ANA_ADVLEARN_LEARN_MIRROR(x)  VTSS_EXTRACT_BITFIELD(x,0,11)


/** 
 * \brief VLAN source port mask
 *
 * \details
 * Register: \a ANA:ANA:VLANMASK
 */
#define VTSS_ANA_ANA_VLANMASK                VTSS_IOREG(VTSS_TO_ANA,0x2401)

/** 
 * \brief
 * Mask for requiring VLAN ingress filtering. If the bit for the frame's
 * physical ingress port is set in this mask,  then the port must be member
 * of ingress frame's VLAN (VLANACCESS.VLAN_PORT_MASK), otherwise the frame
 *  is discarded.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_VLANMASK . VLANMASK
 */
#define  VTSS_F_ANA_ANA_VLANMASK_VLANMASK(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_ANA_VLANMASK_VLANMASK     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_ANA_VLANMASK_VLANMASK(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief B-domain setup
 *
 * \details
 * Register: \a ANA:ANA:PORT_B_DOMAIN
 */
#define VTSS_ANA_ANA_PORT_B_DOMAIN           VTSS_IOREG(VTSS_TO_ANA,0x2402)

/** 
 * \brief
 * Ports marked in this mask are B-ports. Cleared ports are C-ports. The
 * mask influences the VLAN mask.
 * If ANA::PORT_CFG.USE_B_DOM_TBL is set for the ingress port profile, then
 * the VLAN mask from the VLAN table is AND'ed with the B-port mask. 
 * If ANA::PORT_CFG.USE_B_DOM_TBL is cleared for the ingress port profile,
 * then the VLAN mask for service frames (ISDX>0) is AND'ed with the C-port
 * mask and OR'ed with the B-port mask, and the VLAN mask for non-service
 * frames (ISDX=0) is the VLAN mask AND'ed with the C-port mask. 
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_PORT_B_DOMAIN . PORT_B_DOMAIN
 */
#define  VTSS_F_ANA_ANA_PORT_B_DOMAIN_PORT_B_DOMAIN(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_ANA_PORT_B_DOMAIN_PORT_B_DOMAIN     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_ANA_PORT_B_DOMAIN_PORT_B_DOMAIN(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief Aging filter
 *
 * \details
 * This register sets up which entries are touched by an aging operation
 * (manual as well as automatic aging). 
 * In this way, it is possible to have different aging periods in each VLAN
 * and to have quick removal of entries on specific ports.
 * 
 * The register also affects the GET_NEXT MAC table command. When using the
 * register to control the behavior of GET_NEXT, it is recommended to
 * disable automatic aging while executing the GET_NEXT command.
 *
 * Register: \a ANA:ANA:ANAGEFIL
 */
#define VTSS_ANA_ANA_ANAGEFIL                VTSS_IOREG(VTSS_TO_ANA,0x2403)

/** 
 * \brief
 * If set, only MAC table entries with B-domain flag B_DOM matching
 * B_DOM_VAL are aged. This is not used with GET_NEXT MAC table searching.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANAGEFIL . B_DOM_EN
 */
#define  VTSS_F_ANA_ANA_ANAGEFIL_B_DOM_EN(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_ANA_ANA_ANAGEFIL_B_DOM_EN     VTSS_BIT(22)
#define  VTSS_X_ANA_ANA_ANAGEFIL_B_DOM_EN(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/** 
 * \brief
 * B-domain flag used in selective aging.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANAGEFIL . B_DOM_VAL
 */
#define  VTSS_F_ANA_ANA_ANAGEFIL_B_DOM_VAL(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_ANA_ANA_ANAGEFIL_B_DOM_VAL    VTSS_BIT(21)
#define  VTSS_X_ANA_ANA_ANAGEFIL_B_DOM_VAL(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/** 
 * \brief
 * Select entries to age. If cleared, unlocked entries are aged and
 * potentially removed. If set, locked entries are aged but not removed.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANAGEFIL . AGE_LOCKED
 */
#define  VTSS_F_ANA_ANA_ANAGEFIL_AGE_LOCKED(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_ANA_ANA_ANAGEFIL_AGE_LOCKED   VTSS_BIT(20)
#define  VTSS_X_ANA_ANA_ANAGEFIL_AGE_LOCKED(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/** 
 * \brief
 * If set, only MAC table entries with a destination index matching PID_VAL
 * are aged or searched with GET_NEXT.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANAGEFIL . PID_EN
 */
#define  VTSS_F_ANA_ANA_ANAGEFIL_PID_EN(x)    VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_ANA_ANA_ANAGEFIL_PID_EN       VTSS_BIT(19)
#define  VTSS_X_ANA_ANA_ANAGEFIL_PID_EN(x)    VTSS_EXTRACT_BITFIELD(x,19,1)

/** 
 * \brief
 * Destination index used in selective aging or MAC table searching.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANAGEFIL . PID_VAL
 */
#define  VTSS_F_ANA_ANA_ANAGEFIL_PID_VAL(x)   VTSS_ENCODE_BITFIELD(x,14,5)
#define  VTSS_M_ANA_ANA_ANAGEFIL_PID_VAL      VTSS_ENCODE_BITMASK(14,5)
#define  VTSS_X_ANA_ANA_ANAGEFIL_PID_VAL(x)   VTSS_EXTRACT_BITFIELD(x,14,5)

/** 
 * \brief
 * If set, only MAC table entries with a VID matching VID_VAL are aged or
 * searched with GET_NEXT.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANAGEFIL . VID_EN
 */
#define  VTSS_F_ANA_ANA_ANAGEFIL_VID_EN(x)    VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_ANA_ANA_ANAGEFIL_VID_EN       VTSS_BIT(13)
#define  VTSS_X_ANA_ANA_ANAGEFIL_VID_EN(x)    VTSS_EXTRACT_BITFIELD(x,13,1)

/** 
 * \brief
 * VID used in selective aging or MAC table searching.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANAGEFIL . VID_VAL
 */
#define  VTSS_F_ANA_ANA_ANAGEFIL_VID_VAL(x)   VTSS_ENCODE_BITFIELD(x,0,13)
#define  VTSS_M_ANA_ANA_ANAGEFIL_VID_VAL      VTSS_ENCODE_BITMASK(0,13)
#define  VTSS_X_ANA_ANA_ANAGEFIL_VID_VAL(x)   VTSS_EXTRACT_BITFIELD(x,0,13)


/** 
 * \brief Event sticky bits
 *
 * \details
 * Register: \a ANA:ANA:ANEVENTS
 */
#define VTSS_ANA_ANA_ANEVENTS                VTSS_IOREG(VTSS_TO_ANA,0x2404)

/** 
 * \brief
 * A frame was discarded due to blocking MSTI.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . MSTI_DROP
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_MSTI_DROP(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_MSTI_DROP    VTSS_BIT(27)
#define  VTSS_X_ANA_ANA_ANEVENTS_MSTI_DROP(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/** 
 * \brief
 * A frame was discarded due to an ACL rule.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . ACLKILL
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_ACLKILL(x)   VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_ACLKILL      VTSS_BIT(26)
#define  VTSS_X_ANA_ANA_ANEVENTS_ACLKILL(x)   VTSS_EXTRACT_BITFIELD(x,26,1)

/** 
 * \brief
 * An ACL action was taken.

 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . ACLUSED
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_ACLUSED(x)   VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_ACLUSED      VTSS_BIT(25)
#define  VTSS_X_ANA_ANA_ANEVENTS_ACLUSED(x)   VTSS_EXTRACT_BITFIELD(x,25,1)

/** 
 * \brief
 * An AUTOAGE run was performed.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . AUTOAGE
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_AUTOAGE(x)   VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_AUTOAGE      VTSS_BIT(24)
#define  VTSS_X_ANA_ANA_ANEVENTS_AUTOAGE(x)   VTSS_EXTRACT_BITFIELD(x,24,1)

/** 
 * \brief
 * A frame was parsed from a stackport with TTL=1.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . VS2TTL1
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_VS2TTL1(x)   VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_VS2TTL1      VTSS_BIT(23)
#define  VTSS_X_ANA_ANA_ANEVENTS_VS2TTL1(x)   VTSS_EXTRACT_BITFIELD(x,23,1)

/** 
 * \brief
 * A frame was discarded, because it exceeded the flooding storm
 * limitations configured in STORMLIMIT.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . STORM_DROP
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_STORM_DROP(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_STORM_DROP   VTSS_BIT(22)
#define  VTSS_X_ANA_ANA_ANEVENTS_STORM_DROP(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/** 
 * \brief
 * A frame was discarded, because it was subject to learning, and the
 * DropMode flag was set in ADVLEARN.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . LEARN_DROP
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_LEARN_DROP(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_LEARN_DROP   VTSS_BIT(21)
#define  VTSS_X_ANA_ANA_ANEVENTS_LEARN_DROP(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/** 
 * \brief
 * An entry was removed at CPU Learn, or CPU requested an aging process.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . AGED_ENTRY
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_AGED_ENTRY(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_AGED_ENTRY   VTSS_BIT(20)
#define  VTSS_X_ANA_ANA_ANEVENTS_AGED_ENTRY(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/** 
 * \brief
 * A learn operation failed due to hash table depletion. CPU-based learning
 * only.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . CPU_LEARN_FAILED
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_CPU_LEARN_FAILED(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_CPU_LEARN_FAILED  VTSS_BIT(19)
#define  VTSS_X_ANA_ANA_ANEVENTS_CPU_LEARN_FAILED(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/** 
 * \brief
 * A learn operation of incoming source MAC address failed due to hash
 * table depletion. Hardware-based learning only.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . AUTO_LEARN_FAILED
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_AUTO_LEARN_FAILED(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_AUTO_LEARN_FAILED  VTSS_BIT(18)
#define  VTSS_X_ANA_ANA_ANEVENTS_AUTO_LEARN_FAILED(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/** 
 * \brief
 * An entry was removed when learning a new source MAC address.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . LEARN_REMOVE
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_LEARN_REMOVE(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_LEARN_REMOVE  VTSS_BIT(17)
#define  VTSS_X_ANA_ANA_ANEVENTS_LEARN_REMOVE(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/** 
 * \brief
 * An entry was learned from an incoming frame. Hardware-based learning
 * only.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . AUTO_LEARNED
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_AUTO_LEARNED(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_AUTO_LEARNED  VTSS_BIT(16)
#define  VTSS_X_ANA_ANA_ANEVENTS_AUTO_LEARNED(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/** 
 * \brief
 * A station was moved to another port.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . AUTO_MOVED
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_AUTO_MOVED(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_AUTO_MOVED   VTSS_BIT(15)
#define  VTSS_X_ANA_ANA_ANEVENTS_AUTO_MOVED(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/** 
 * \brief
 * A frame was not transmitted to any ports.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . DROPPED
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_DROPPED(x)   VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_DROPPED      VTSS_BIT(14)
#define  VTSS_X_ANA_ANA_ANEVENTS_DROPPED(x)   VTSS_EXTRACT_BITFIELD(x,14,1)

/** 
 * \brief
 * A frame was not forwarded due to classification (such as BPDUs).
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . CLASSIFIED_DROP
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_CLASSIFIED_DROP(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_CLASSIFIED_DROP  VTSS_BIT(13)
#define  VTSS_X_ANA_ANA_ANEVENTS_CLASSIFIED_DROP(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/** 
 * \brief
 * A frame was copied to the CPU due to classification.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . CLASSIFIED_COPY
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_CLASSIFIED_COPY(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_CLASSIFIED_COPY  VTSS_BIT(12)
#define  VTSS_X_ANA_ANA_ANEVENTS_CLASSIFIED_COPY(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/** 
 * \brief
 * A frame was discarded due to lack of VLAN membership on source port.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . VLAN_DISCARD
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_VLAN_DISCARD(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_VLAN_DISCARD  VTSS_BIT(11)
#define  VTSS_X_ANA_ANA_ANEVENTS_VLAN_DISCARD(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/** 
 * \brief
 * A frame was discarded due to missing forwarding state on source port.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . FWD_DISCARD
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_FWD_DISCARD(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_FWD_DISCARD  VTSS_BIT(10)
#define  VTSS_X_ANA_ANA_ANEVENTS_FWD_DISCARD(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/** 
 * \brief
 * A frame was flooded with multicast flooding mask.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . MULTICAST_FLOOD
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_MULTICAST_FLOOD(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_MULTICAST_FLOOD  VTSS_BIT(9)
#define  VTSS_X_ANA_ANA_ANEVENTS_MULTICAST_FLOOD(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * A frame was flooded with unicast flooding mask.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . UNICAST_FLOOD
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_UNICAST_FLOOD(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_UNICAST_FLOOD  VTSS_BIT(8)
#define  VTSS_X_ANA_ANA_ANEVENTS_UNICAST_FLOOD(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * A frame was forwarded with known destination MAC address.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . DEST_KNOWN
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_DEST_KNOWN(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_DEST_KNOWN   VTSS_BIT(7)
#define  VTSS_X_ANA_ANA_ANEVENTS_DEST_KNOWN(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * A destination was found in hash table bucket 3.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . BUCKET3_MATCH
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_BUCKET3_MATCH(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_BUCKET3_MATCH  VTSS_BIT(6)
#define  VTSS_X_ANA_ANA_ANEVENTS_BUCKET3_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * A destination was found in hash table bucket 2.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . BUCKET2_MATCH
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_BUCKET2_MATCH(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_BUCKET2_MATCH  VTSS_BIT(5)
#define  VTSS_X_ANA_ANA_ANEVENTS_BUCKET2_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * A destination was found in hash table bucket 1.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . BUCKET1_MATCH
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_BUCKET1_MATCH(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_BUCKET1_MATCH  VTSS_BIT(4)
#define  VTSS_X_ANA_ANA_ANEVENTS_BUCKET1_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * A destination was found in hash table bucket 0.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . BUCKET0_MATCH
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_BUCKET0_MATCH(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_BUCKET0_MATCH  VTSS_BIT(3)
#define  VTSS_X_ANA_ANA_ANEVENTS_BUCKET0_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * A CPU-initiated operation on the MAC or VLAN table was processed.
 * Default is 1 due to auto-initialization of the MAC and VLAN table.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . CPU_OPERATION
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_CPU_OPERATION(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_CPU_OPERATION  VTSS_BIT(2)
#define  VTSS_X_ANA_ANA_ANEVENTS_CPU_OPERATION(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * A destination address was looked up in the MAC table.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . DMAC_LOOKUP
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_DMAC_LOOKUP(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_DMAC_LOOKUP  VTSS_BIT(1)
#define  VTSS_X_ANA_ANA_ANEVENTS_DMAC_LOOKUP(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * A source address was looked up in the MAC table.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ANEVENTS . SMAC_LOOKUP
 */
#define  VTSS_F_ANA_ANA_ANEVENTS_SMAC_LOOKUP(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_ANA_ANEVENTS_SMAC_LOOKUP  VTSS_BIT(0)
#define  VTSS_X_ANA_ANA_ANEVENTS_SMAC_LOOKUP(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Storm policer burst
 *
 * \details
 * Register: \a ANA:ANA:STORMLIMIT_BURST
 */
#define VTSS_ANA_ANA_STORMLIMIT_BURST        VTSS_IOREG(VTSS_TO_ANA,0x2405)

/** 
 * \brief
 * Allowed number of frames in a burst is 2**STORM_BURST. The maximum
 * allowed burst is 4096 frames, which corresponds to STORM_BURST = 12. The
 * STORM_BURST is common for all storm policers.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_STORMLIMIT_BURST . STORM_BURST
 */
#define  VTSS_F_ANA_ANA_STORMLIMIT_BURST_STORM_BURST(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ANA_ANA_STORMLIMIT_BURST_STORM_BURST     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ANA_ANA_STORMLIMIT_BURST_STORM_BURST(x)  VTSS_EXTRACT_BITFIELD(x,0,4)


/** 
 * \brief Storm policer configuration per storm policer
 *
 * \details
 * 0: UC storm policer
 * 1: BC storm policer
 * 2: MC policer
 * 3: Learn policer
 *
 * Register: \a ANA:ANA:STORMLIMIT_CFG
 *
 * @param ri Register: STORMLIMIT_CFG (??), 0-3
 */
#define VTSS_ANA_ANA_STORMLIMIT_CFG(ri)      VTSS_IOREG(VTSS_TO_ANA,0x2406 + (ri))

/** 
 * \brief
 * Allowed rate of storm policer is 2**STORM_UNIT frames/sec or
 * kiloframes/sec (see STORM_UNIT). The maximum allowed rate is 1024
 * kiloframes/sec, which corresponds to STORM_RATE = 10 with STORM_UNIT set
 * to 0.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_STORMLIMIT_CFG . STORM_RATE
 */
#define  VTSS_F_ANA_ANA_STORMLIMIT_CFG_STORM_RATE(x)  VTSS_ENCODE_BITFIELD(x,3,4)
#define  VTSS_M_ANA_ANA_STORMLIMIT_CFG_STORM_RATE     VTSS_ENCODE_BITMASK(3,4)
#define  VTSS_X_ANA_ANA_STORMLIMIT_CFG_STORM_RATE(x)  VTSS_EXTRACT_BITFIELD(x,3,4)

/** 
 * \brief
 * If set, the base unit for the storm policer is 1 frame per second. If
 * cleared, the base unit is 1 kiloframes per second.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_STORMLIMIT_CFG . STORM_UNIT
 */
#define  VTSS_F_ANA_ANA_STORMLIMIT_CFG_STORM_UNIT(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_ANA_STORMLIMIT_CFG_STORM_UNIT  VTSS_BIT(2)
#define  VTSS_X_ANA_ANA_STORMLIMIT_CFG_STORM_UNIT(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Mode of operation for storm policer.
 *
 * \details 
 * 0: Disabled
 * 1: Police CPU destination only.
 * 2: Police front port destinations only.
 * 3: Police both CPU and front port destinations.
 *
 * Field: ::VTSS_ANA_ANA_STORMLIMIT_CFG . STORM_MODE
 */
#define  VTSS_F_ANA_ANA_STORMLIMIT_CFG_STORM_MODE(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ANA_ANA_STORMLIMIT_CFG_STORM_MODE     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ANA_ANA_STORMLIMIT_CFG_STORM_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,2)


/** 
 * \brief Private VLAN mask for isolated ports
 *
 * \details
 * Register: \a ANA:ANA:ISOLATED_PORTS
 */
#define VTSS_ANA_ANA_ISOLATED_PORTS          VTSS_IOREG(VTSS_TO_ANA,0x240a)

/** 
 * \brief
 * This mask is used in private VLANs applications. Promiscuous and
 * community ports must be set and isolated ports must be cleared. 
 * 
 * For frames classified to a private VLAN (see the VLAN_PRIV_VLAN field in
 * VLAN table), the resulting VLAN mask is calculated as follows:
 * - Frames received on a promiscuous port use the VLAN mask directly.
 * - Frames received on a community port use the VLAN mask AND'ed with the
 * ISOL_PORTS.
 * - Frames received on a isolated port use the VLAN mask AND'ed with the
 * COMM_PORTS AND'ed with the ISOL_PORTS.
 * 
 * For frames classified to a non-private VLAN, this mask is not used.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_ISOLATED_PORTS . ISOL_PORTS
 */
#define  VTSS_F_ANA_ANA_ISOLATED_PORTS_ISOL_PORTS(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_ANA_ISOLATED_PORTS_ISOL_PORTS     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_ANA_ISOLATED_PORTS_ISOL_PORTS(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief Private VLAN mask for community ports
 *
 * \details
 * Register: \a ANA:ANA:COMMUNITY_PORTS
 */
#define VTSS_ANA_ANA_COMMUNITY_PORTS         VTSS_IOREG(VTSS_TO_ANA,0x240b)

/** 
 * \brief
 * This mask is used in private VLANs applications. Promiscuous and
 * isolated ports must be set and community ports must be cleared. 
 * 
 * See ISOLATED_PORTS.ISOL_PORTS for details.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_COMMUNITY_PORTS . COMM_PORTS
 */
#define  VTSS_F_ANA_ANA_COMMUNITY_PORTS_COMM_PORTS(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_ANA_COMMUNITY_PORTS_COMM_PORTS     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_ANA_COMMUNITY_PORTS_COMM_PORTS(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief Auto-age timer
 *
 * \details
 * Register: \a ANA:ANA:AUTOAGE
 */
#define VTSS_ANA_ANA_AUTOAGE                 VTSS_IOREG(VTSS_TO_ANA,0x240c)

/** 
 * \brief
 * Sets the unit of AGE_PERIOD to 13.1 us. AGE_PERIOD must be a minimum of
 * 3 when using the FAST option.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AUTOAGE . AGE_FAST
 */
#define  VTSS_F_ANA_ANA_AUTOAGE_AGE_FAST(x)   VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_ANA_ANA_AUTOAGE_AGE_FAST      VTSS_BIT(21)
#define  VTSS_X_ANA_ANA_AUTOAGE_AGE_FAST(x)   VTSS_EXTRACT_BITFIELD(x,21,1)

/** 
 * \brief
 * Time in seconds between automatic aging of a MAC table entry. Setting
 * AGE_PERIOD to zero effectively disables automatic aging. An inactive
 * unlocked MAC table entry is aged after 2*AGE_PERIOD.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AUTOAGE . AGE_PERIOD
 */
#define  VTSS_F_ANA_ANA_AUTOAGE_AGE_PERIOD(x)  VTSS_ENCODE_BITFIELD(x,1,20)
#define  VTSS_M_ANA_ANA_AUTOAGE_AGE_PERIOD     VTSS_ENCODE_BITMASK(1,20)
#define  VTSS_X_ANA_ANA_AUTOAGE_AGE_PERIOD(x)  VTSS_EXTRACT_BITFIELD(x,1,20)

/** 
 * \brief
 * Enable setting of the AGED_FLAG for locked entries in the MAC table when
 * doing an age scan. Locked entries are never removed but the AGED_FLAG
 * can be used to indicate activity for the MAC address.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AUTOAGE . AUTOAGE_LOCKED
 */
#define  VTSS_F_ANA_ANA_AUTOAGE_AUTOAGE_LOCKED(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_ANA_AUTOAGE_AUTOAGE_LOCKED  VTSS_BIT(0)
#define  VTSS_X_ANA_ANA_AUTOAGE_AUTOAGE_LOCKED(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief MAC table options
 *
 * \details
 * Register: \a ANA:ANA:MACTOPTIONS
 */
#define VTSS_ANA_ANA_MACTOPTIONS             VTSS_IOREG(VTSS_TO_ANA,0x240d)

/** 
 * \brief
 * When set, the MAC table is reduced to 256 entries (64 rows of 4
 * entries).
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_MACTOPTIONS . REDUCED_TABLE
 */
#define  VTSS_F_ANA_ANA_MACTOPTIONS_REDUCED_TABLE(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_ANA_MACTOPTIONS_REDUCED_TABLE  VTSS_BIT(1)
#define  VTSS_X_ANA_ANA_MACTOPTIONS_REDUCED_TABLE(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Enable MAC table shadow registers. The SHADOW bit affects the behavior
 * of the READ command in MACACCESS.MAC_TABLE_CMD: With the shadow bit set,
 * reading bucket 0 causes the remaining 3 buckets in the row to be stored
 * in "shadow registers". Following read accesses to bucket 1-3 return the
 * content of the shadow registers. This is useful when reading a MAC
 * table, which can change while being read.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_MACTOPTIONS . SHADOW
 */
#define  VTSS_F_ANA_ANA_MACTOPTIONS_SHADOW(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_ANA_MACTOPTIONS_SHADOW    VTSS_BIT(0)
#define  VTSS_X_ANA_ANA_MACTOPTIONS_SHADOW(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Learn discard counter
 *
 * \details
 * The total number of MAC table entries that have been or would have been
 * learned, but have been discarded due to a lack of storage space.
 *
 * Register: \a ANA:ANA:LEARNDISC
 */
#define VTSS_ANA_ANA_LEARNDISC               VTSS_IOREG(VTSS_TO_ANA,0x240e)

/** 
 * \brief
 * Number of discarded learn requests due to MAC table overflow (collisions
 * or MAC table entry limits).
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_LEARNDISC . LEARNDISC
 */
#define  VTSS_F_ANA_ANA_LEARNDISC_LEARNDISC(x)  (x)
#define  VTSS_M_ANA_ANA_LEARNDISC_LEARNDISC     0xffffffff
#define  VTSS_X_ANA_ANA_LEARNDISC_LEARNDISC(x)  (x)


/** 
 * \brief Analyzer configuration
 *
 * \details
 * Register: \a ANA:ANA:AGENCTRL
 */
#define VTSS_ANA_ANA_AGENCTRL                VTSS_IOREG(VTSS_TO_ANA,0x240f)

/** 
 * \brief
 * Mask used to enable shared learning among multiple VLANs. The FID value
 * used in learning and MAC table lookup is calculated as: FID = VID and
 * (not FID_MASK) By default, FID_MASK is set to all-zeros, corresponding
 * to independent VLAN learning. In this case FID becomes identical to VID.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AGENCTRL . FID_MASK
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_FID_MASK(x)  VTSS_ENCODE_BITFIELD(x,12,12)
#define  VTSS_M_ANA_ANA_AGENCTRL_FID_MASK     VTSS_ENCODE_BITMASK(12,12)
#define  VTSS_X_ANA_ANA_AGENCTRL_FID_MASK(x)  VTSS_EXTRACT_BITFIELD(x,12,12)

/** 
 * \brief
 * Do not react to flags found in the DMAC entry or the corresponding flags
 * for flooded frames (FLOOD_IGNORE_VLAN).
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AGENCTRL . IGNORE_DMAC_FLAGS
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_IGNORE_DMAC_FLAGS(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_ANA_ANA_AGENCTRL_IGNORE_DMAC_FLAGS  VTSS_BIT(11)
#define  VTSS_X_ANA_ANA_AGENCTRL_IGNORE_DMAC_FLAGS(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/** 
 * \brief
 * Do not react to flags found in the SMAC entry. Note, the IGNORE_VLAN
 * flag is not checked for SMAC entries.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AGENCTRL . IGNORE_SMAC_FLAGS
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_IGNORE_SMAC_FLAGS(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_ANA_ANA_AGENCTRL_IGNORE_SMAC_FLAGS  VTSS_BIT(10)
#define  VTSS_X_ANA_ANA_AGENCTRL_IGNORE_SMAC_FLAGS(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/** 
 * \brief
 * Flood frames using the lowest 12 bits of DMAC as destination port mask.
 * This is only added for testing purposes.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AGENCTRL . FLOOD_SPECIAL
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_FLOOD_SPECIAL(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_ANA_AGENCTRL_FLOOD_SPECIAL  VTSS_BIT(9)
#define  VTSS_X_ANA_ANA_AGENCTRL_FLOOD_SPECIAL(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * VLAN mask is not applied to flooded frames.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AGENCTRL . FLOOD_IGNORE_VLAN
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_FLOOD_IGNORE_VLAN(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_ANA_AGENCTRL_FLOOD_IGNORE_VLAN  VTSS_BIT(8)
#define  VTSS_X_ANA_ANA_AGENCTRL_FLOOD_IGNORE_VLAN(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * Frames destined for the CPU extraction queues are also forwarded to the
 * port set configured in MIRRORPORTS.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AGENCTRL . MIRROR_CPU
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_MIRROR_CPU(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_ANA_AGENCTRL_MIRROR_CPU   VTSS_BIT(7)
#define  VTSS_X_ANA_ANA_AGENCTRL_MIRROR_CPU(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * If set, auto-learned stations get the CPU_COPY flag set in the MAC table
 * entry.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AGENCTRL . LEARN_CPU_COPY
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_LEARN_CPU_COPY(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_ANA_AGENCTRL_LEARN_CPU_COPY  VTSS_BIT(6)
#define  VTSS_X_ANA_ANA_AGENCTRL_LEARN_CPU_COPY(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * If set, auto-learned stations get the SRC_KILL flag set in the MAC table
 * entry.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AGENCTRL . LEARN_SRC_KILL
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_LEARN_SRC_KILL(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_ANA_AGENCTRL_LEARN_SRC_KILL  VTSS_BIT(5)
#define  VTSS_X_ANA_ANA_AGENCTRL_LEARN_SRC_KILL(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * If set, auto-learned stations get the IGNORE_VLAN flag set in the MAC
 * table entry.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AGENCTRL . LEARN_IGNORE_VLAN
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_LEARN_IGNORE_VLAN(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_ANA_AGENCTRL_LEARN_IGNORE_VLAN  VTSS_BIT(4)
#define  VTSS_X_ANA_ANA_AGENCTRL_LEARN_IGNORE_VLAN(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * If set, CPU injected frames are never sent back to the CPU.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_AGENCTRL . CPU_CPU_KILL_ENA
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_CPU_CPU_KILL_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_ANA_AGENCTRL_CPU_CPU_KILL_ENA  VTSS_BIT(3)
#define  VTSS_X_ANA_ANA_AGENCTRL_CPU_CPU_KILL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Counter mode for the Rx priority counters for green frames
 * (C_RX_GREEN_PRIO_x)
 *
 * \details 
 * 0: Count octets
 * 1: Count frames
 *
 * Field: ::VTSS_ANA_ANA_AGENCTRL . GREEN_COUNT_MODE
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_GREEN_COUNT_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_ANA_AGENCTRL_GREEN_COUNT_MODE  VTSS_BIT(2)
#define  VTSS_X_ANA_ANA_AGENCTRL_GREEN_COUNT_MODE(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Counter mode for the Rx priority counters for yellow frames
 * (C_RX_YELLOW_PRIO_x)
 *
 * \details 
 * 0: Count octets
 * 1: Count frames
 *
 * Field: ::VTSS_ANA_ANA_AGENCTRL . YELLOW_COUNT_MODE
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_YELLOW_COUNT_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_ANA_AGENCTRL_YELLOW_COUNT_MODE  VTSS_BIT(1)
#define  VTSS_X_ANA_ANA_AGENCTRL_YELLOW_COUNT_MODE(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Counter mode for the Rx priority counters for red frames
 * (C_RX_RED_PRIO_x)
 *
 * \details 
 * 0: Count octets
 * 1: Count frames
 *
 * Field: ::VTSS_ANA_ANA_AGENCTRL . RED_COUNT_MODE
 */
#define  VTSS_F_ANA_ANA_AGENCTRL_RED_COUNT_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_ANA_AGENCTRL_RED_COUNT_MODE  VTSS_BIT(0)
#define  VTSS_X_ANA_ANA_AGENCTRL_RED_COUNT_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Mirror target ports
 *
 * \details
 * Register: \a ANA:ANA:MIRRORPORTS
 */
#define VTSS_ANA_ANA_MIRRORPORTS             VTSS_IOREG(VTSS_TO_ANA,0x2410)

/** 
 * \brief
 * Ports set in this mask receive a mirror copy. If CPU is included in mask
 * (most significant bit set), then the frame is copied to CPU extraction
 * queue CPUQ_CFG.CPUQ_MIRROR.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_MIRRORPORTS . MIRRORPORTS
 */
#define  VTSS_F_ANA_ANA_MIRRORPORTS_MIRRORPORTS(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_ANA_MIRRORPORTS_MIRRORPORTS     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_ANA_MIRRORPORTS_MIRRORPORTS(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief Egress mirror mask
 *
 * \details
 * Register: \a ANA:ANA:EMIRRORPORTS
 */
#define VTSS_ANA_ANA_EMIRRORPORTS            VTSS_IOREG(VTSS_TO_ANA,0x2411)

/** 
 * \brief
 * Frames forwarded to ports in this mask are mirrored to the port set
 * configured in MIRRORPORTS (i.e. egress port mirroring).
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_EMIRRORPORTS . EMIRRORPORTS
 */
#define  VTSS_F_ANA_ANA_EMIRRORPORTS_EMIRRORPORTS(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_ANA_EMIRRORPORTS_EMIRRORPORTS     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_ANA_EMIRRORPORTS_EMIRRORPORTS(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief Standard flooding configuration
 *
 * \details
 * Register: \a ANA:ANA:FLOODING
 */
#define VTSS_ANA_ANA_FLOODING                VTSS_IOREG(VTSS_TO_ANA,0x2412)

/** 
 * \brief
 * Set the PGID mask to use when flooding unknown unicast frames.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_FLOODING . FLD_UNICAST
 */
#define  VTSS_F_ANA_ANA_FLOODING_FLD_UNICAST(x)  VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_ANA_ANA_FLOODING_FLD_UNICAST     VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_ANA_ANA_FLOODING_FLD_UNICAST(x)  VTSS_EXTRACT_BITFIELD(x,12,6)

/** 
 * \brief
 * Set the PGID mask to use when flooding unknown broadcast frames.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_FLOODING . FLD_BROADCAST
 */
#define  VTSS_F_ANA_ANA_FLOODING_FLD_BROADCAST(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_ANA_ANA_FLOODING_FLD_BROADCAST     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_ANA_ANA_FLOODING_FLD_BROADCAST(x)  VTSS_EXTRACT_BITFIELD(x,6,6)

/** 
 * \brief
 * Set the PGID mask to use when flooding unknown multicast frames (except
 * IP multicasts).
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_FLOODING . FLD_MULTICAST
 */
#define  VTSS_F_ANA_ANA_FLOODING_FLD_MULTICAST(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_ANA_FLOODING_FLD_MULTICAST     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_ANA_FLOODING_FLD_MULTICAST(x)  VTSS_EXTRACT_BITFIELD(x,0,6)


/** 
 * \brief Flooding configuration for IP multicasts
 *
 * \details
 * Register: \a ANA:ANA:FLOODING_IPMC
 */
#define VTSS_ANA_ANA_FLOODING_IPMC           VTSS_IOREG(VTSS_TO_ANA,0x2413)

/** 
 * \brief
 * Set the PGID mask to use when flooding unknown IPv4 Multicast Control
 * frames.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_FLOODING_IPMC . FLD_MC4_CTRL
 */
#define  VTSS_F_ANA_ANA_FLOODING_IPMC_FLD_MC4_CTRL(x)  VTSS_ENCODE_BITFIELD(x,18,6)
#define  VTSS_M_ANA_ANA_FLOODING_IPMC_FLD_MC4_CTRL     VTSS_ENCODE_BITMASK(18,6)
#define  VTSS_X_ANA_ANA_FLOODING_IPMC_FLD_MC4_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,18,6)

/** 
 * \brief
 * Set the PGID mask to use when flooding unknown IPv4 Multicast Data
 * frames.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_FLOODING_IPMC . FLD_MC4_DATA
 */
#define  VTSS_F_ANA_ANA_FLOODING_IPMC_FLD_MC4_DATA(x)  VTSS_ENCODE_BITFIELD(x,12,6)
#define  VTSS_M_ANA_ANA_FLOODING_IPMC_FLD_MC4_DATA     VTSS_ENCODE_BITMASK(12,6)
#define  VTSS_X_ANA_ANA_FLOODING_IPMC_FLD_MC4_DATA(x)  VTSS_EXTRACT_BITFIELD(x,12,6)

/** 
 * \brief
 * Set the PGID mask to use when flooding unknown IPv6 Multicast Control
 * frames.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_FLOODING_IPMC . FLD_MC6_CTRL
 */
#define  VTSS_F_ANA_ANA_FLOODING_IPMC_FLD_MC6_CTRL(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_ANA_ANA_FLOODING_IPMC_FLD_MC6_CTRL     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_ANA_ANA_FLOODING_IPMC_FLD_MC6_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,6,6)

/** 
 * \brief
 * Set the PGID mask to use when flooding unknown IPv6 Multicast Data
 * frames.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_FLOODING_IPMC . FLD_MC6_DATA
 */
#define  VTSS_F_ANA_ANA_FLOODING_IPMC_FLD_MC6_DATA(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_ANA_FLOODING_IPMC_FLD_MC6_DATA     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_ANA_FLOODING_IPMC_FLD_MC6_DATA(x)  VTSS_EXTRACT_BITFIELD(x,0,6)


/** 
 * \brief sFlow sampling configuration per switch port
 *
 * \details
 * Register: \a ANA:ANA:SFLOW_CFG
 *
 * @param ri Replicator: x_GAZ_CORE_SPORT_CNT (??), 0-11
 */
#define VTSS_ANA_ANA_SFLOW_CFG(ri)           VTSS_IOREG(VTSS_TO_ANA,0x2414 + (ri))

/** 
 * \brief
 * Probability of a frame being SFLOW sampled. Unit is 1/4096. A value of 0
 * makes 1/4096 of the candidates being forwarded to the SFLOW CPU
 * extraction queue. A values of 4095 makes all candidates being forwarded. 
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_SFLOW_CFG . SF_RATE
 */
#define  VTSS_F_ANA_ANA_SFLOW_CFG_SF_RATE(x)  VTSS_ENCODE_BITFIELD(x,2,12)
#define  VTSS_M_ANA_ANA_SFLOW_CFG_SF_RATE     VTSS_ENCODE_BITMASK(2,12)
#define  VTSS_X_ANA_ANA_SFLOW_CFG_SF_RATE(x)  VTSS_EXTRACT_BITFIELD(x,2,12)

/** 
 * \brief
 * Enable SFLOW sampling of frames received on this port. 
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_SFLOW_CFG . SF_SAMPLE_RX
 */
#define  VTSS_F_ANA_ANA_SFLOW_CFG_SF_SAMPLE_RX(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_ANA_SFLOW_CFG_SF_SAMPLE_RX  VTSS_BIT(1)
#define  VTSS_X_ANA_ANA_SFLOW_CFG_SF_SAMPLE_RX(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Enable SFLOW sampling of frames transmitted on this port. 
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_SFLOW_CFG . SF_SAMPLE_TX
 */
#define  VTSS_F_ANA_ANA_SFLOW_CFG_SF_SAMPLE_TX(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_ANA_SFLOW_CFG_SF_SAMPLE_TX  VTSS_BIT(0)
#define  VTSS_X_ANA_ANA_SFLOW_CFG_SF_SAMPLE_TX(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Port configuration per device port
 *
 * \details
 * These configurations exists per front port and for two CPU ports.
 *
 * Register: \a ANA:ANA:PORT_MODE
 *
 * @param ri Replicator: x_GAZ_CORE_DPORT_CNT (??), 0-12
 */
#define VTSS_ANA_ANA_PORT_MODE(ri)           VTSS_IOREG(VTSS_TO_ANA,0x2420 + (ri))

/** 
 * \brief
 * Maximum number of tags to parse looking for higher layer protocol
 * information.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_PORT_MODE . VLAN_PARSE_CFG
 */
#define  VTSS_F_ANA_ANA_PORT_MODE_VLAN_PARSE_CFG(x)  VTSS_ENCODE_BITFIELD(x,1,2)
#define  VTSS_M_ANA_ANA_PORT_MODE_VLAN_PARSE_CFG     VTSS_ENCODE_BITMASK(1,2)
#define  VTSS_X_ANA_ANA_PORT_MODE_VLAN_PARSE_CFG(x)  VTSS_EXTRACT_BITFIELD(x,1,2)

/** 
 * \brief
 * Enable frame analysis on Layer-3 and Layer-4 protocol information. If
 * cleared, all frames are seen as non-IP and are handled accordingly. This
 * affects all blocks using IP information such as classification, TCAM
 * lookups, IP flooding and forwarding, and DSCP rewriting.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_PORT_MODE . L3_PARSE_CFG
 */
#define  VTSS_F_ANA_ANA_PORT_MODE_L3_PARSE_CFG(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_ANA_PORT_MODE_L3_PARSE_CFG  VTSS_BIT(0)
#define  VTSS_X_ANA_ANA_PORT_MODE_L3_PARSE_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * Register Group: \a ANA:PGID
 *
 * Port Group Identifier table
 */


/** 
 * \brief Port Group Identifiers
 *
 * \details
 * Three port masks are applied to all frames, allowing transmission to a
 * port if the corresponding bit is set in all masks.
 * 0-63: A mask is applied based on destination analysis
 * 64-79: A mask is applied based on aggregation analysis
 * 80-90: A mask is applied based on source port analysis
 * 
 * Destination analysis:
 * There are 64 destination masks in total. By default, the first 11 port
 * masks only have the bit corresponding to their port number set. These
 * masks should not be changed, except for aggregation.
 * 
 * The remaining destination masks are set to 0 by default and are
 * available for use for Layer-2 multicasts and flooding (See FLOODING and
 * FLOODING_IPMC).
 * 
 * Aggregation analysis:
 * The aggregation port masks are used to select only one port within each
 * aggregation group. These 16 masks must be setup to select only one port
 * in each aggregated port group. 
 * For ports, which are not part of any aggregation group, the
 * corresponding bits in all 16 masks must be set. 
 * I.e. if no aggregation is configured, all masks must be set to all-ones.
 * 
 * The aggregation mask used for the forwarding of a given frame is
 * selected by the frame's aggregation code (see AGGRCTRL).
 * 
 * Source port analysis:
 * The source port masks are used to prevent frames from being looped back
 * to the ports on which they were received, and must be updated according
 * to the
 * aggregation configuration. A frame that is received on port n, uses mask
 * 80+n as a mask to filter out destination ports to avoid loopback, or to
 * facilitate port grouping (port-based VLANs). The default values are that
 * all bits are set except for the index number.
 *
 * Register: \a ANA:PGID:PGID
 *
 * @param ri Replicator: x_NUM_PGIDS (??), 0-91
 */
#define VTSS_ANA_PGID_PGID(ri)               VTSS_IOREG(VTSS_TO_ANA,0x2300 + (ri))

/** 
 * \brief
 * CPU extraction queue used when CPU port is enabled in PGID. Only
 * applicable for the destination analysis.
 *
 * \details 
 * Field: ::VTSS_ANA_PGID_PGID . CPUQ_DST_PGID
 */
#define  VTSS_F_ANA_PGID_PGID_CPUQ_DST_PGID(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_ANA_PGID_PGID_CPUQ_DST_PGID     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_ANA_PGID_PGID_CPUQ_DST_PGID(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/** 
 * \brief
 * When a mask is chosen, bit N must be set for the frame to be transmitted
 * on port N.
 *
 * \details 
 * Field: ::VTSS_ANA_PGID_PGID . PGID
 */
#define  VTSS_F_ANA_PGID_PGID_PGID(x)         VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_PGID_PGID_PGID            VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_PGID_PGID_PGID(x)         VTSS_EXTRACT_BITFIELD(x,0,12)

/**
 * Register Group: \a ANA:ANA_TABLES
 *
 * Analyzer tables
 */


/** 
 * \brief Station move logger
 *
 * \details
 * Register: \a ANA:ANA_TABLES:ANMOVED
 */
#define VTSS_ANA_ANA_TABLES_ANMOVED          VTSS_IOREG(VTSS_TO_ANA,0x22cc)

/** 
 * \brief
 * This mask detects port moves in the MAC table. When a station is learned
 * on a new port while already learned on another port, the bit
 * corresponding to the new port is set in this mask. This mask can be used
 * to detect topology problems in the network, where stations are learned
 * on multiple ports repeatedly. If some bits in this register get asserted
 * repeatedly, the ports can be shut down, or management warnings can be
 * issued.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_ANMOVED . ANMOVED
 */
#define  VTSS_F_ANA_ANA_TABLES_ANMOVED_ANMOVED(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_ANA_TABLES_ANMOVED_ANMOVED     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_ANA_TABLES_ANMOVED_ANMOVED(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief MAC address high
 *
 * \details
 * Register: \a ANA:ANA_TABLES:MACHDATA
 */
#define VTSS_ANA_ANA_TABLES_MACHDATA         VTSS_IOREG(VTSS_TO_ANA,0x22cd)

/** 
 * \brief
 * VID used in MAC table operations through MACACCESS. For read operations,
 * the VID value is returned in this field.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACHDATA . VID
 */
#define  VTSS_F_ANA_ANA_TABLES_MACHDATA_VID(x)  VTSS_ENCODE_BITFIELD(x,16,13)
#define  VTSS_M_ANA_ANA_TABLES_MACHDATA_VID     VTSS_ENCODE_BITMASK(16,13)
#define  VTSS_X_ANA_ANA_TABLES_MACHDATA_VID(x)  VTSS_EXTRACT_BITFIELD(x,16,13)

/** 
 * \brief
 * Most significant 16 MAC address bits used in MAC table operations
 * through MACACCESS.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACHDATA . MACHDATA
 */
#define  VTSS_F_ANA_ANA_TABLES_MACHDATA_MACHDATA(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ANA_ANA_TABLES_MACHDATA_MACHDATA     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ANA_ANA_TABLES_MACHDATA_MACHDATA(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief MAC address low
 *
 * \details
 * Register: \a ANA:ANA_TABLES:MACLDATA
 */
#define VTSS_ANA_ANA_TABLES_MACLDATA         VTSS_IOREG(VTSS_TO_ANA,0x22ce)

/** 
 * \brief
 * Lower 32 MAC address bits used in MAC table operations through
 * MACACCESS.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACLDATA . MACLDATA
 */
#define  VTSS_F_ANA_ANA_TABLES_MACLDATA_MACLDATA(x)  (x)
#define  VTSS_M_ANA_ANA_TABLES_MACLDATA_MACLDATA     0xffffffff
#define  VTSS_X_ANA_ANA_TABLES_MACLDATA_MACLDATA(x)  (x)


/** 
 * \brief MAC table command
 *
 * \details
 * This register is used for updating or reading the MAC table from the
 * CPU.
 * The command (MAC_TABLE_CMD) selects between different operations and
 * uses the following encoding:
 *     000 - IDLE:
 *     The previous operation has completed.
 *     
 *     001 - LEARN:
 *     Insert/learn new entry in MAC table. Position given by (MAC, VID) in
 * MACHDATA and MACLDATA.
 *     
 *     010 - FORGET:
 *     Delete/unlearn entry given by (MAC, VID) in MACHDATA and MACLDATA. 
 *     Both locked and unlocked entries are deleted.
 *     
 *     011 - AGE:
 *     Start an age scan on the MAC table.
 *     
 *     100 - GET_NEXT:
 *     Get the smallest entry in the MAC table numerically larger than the
 * (MAC, VID) specified in MACHDATA and MACLDATA. The VID and MAC are
 * evaluated as a 60-bit number with the VID being most significant.
 *     
 *     101 - INIT:
 *     Table is initialized (completely cleared).
 *     
 *     110 - READ:
 *     The READ command is divided into two modes: Direct mode and indirect
 * mode.
 *     Direct mode (read):
 *     With MACACCESS.VALID cleared, the entry pointed to by
 * MACTINDX.M_INDEX (row) and MACTINDX.BUCKET (column) is read.
 *     Indirect mode (lookup):
 *     With MACACCESS.VALID set, the entry pointed to by (MAC, VID) in the
 * MACHDATA and MACLDATA is read.
 *     
 *     111 - WRITE
 *     Write entry. Address of the entry is specified in MACTINDX.M_INDEX
 * (row) and MACTINDX.BUCKET (column).
 *     An existing entry (locked or unlocked) is overwritten.
 *     
 * The MAC_TABLE_CMD must be IDLE before a new command can be issued.
 * The AGE and CLEAR commands run for approximately 50 us. The other
 * commands execute immediately.
 *     
 * The flags IGNORE_VLAN and MAC_CPU_COPY are ignored for DMAC lookup if
 * AGENCTRL.IGNORE_DMAC_FLAGS is set. 
 * The flags SRC_KILL and MAC_CPU_COPY are ignored for SMAC lookup if
 * AGENCTRL.IGNORE_SMAC_FLAGS is set.
 *
 * Register: \a ANA:ANA_TABLES:MACACCESS
 */
#define VTSS_ANA_ANA_TABLES_MACACCESS        VTSS_IOREG(VTSS_TO_ANA,0x22cf)

/** 
 * \brief
 * If set, MAC table entry is only applicable in the B-domain. Ports with
 * ANA::PORT_CFG.USE_B_DOM_TBL set are B-ports.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACACCESS . B_DOM
 */
#define  VTSS_F_ANA_ANA_TABLES_MACACCESS_B_DOM(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_ANA_ANA_TABLES_MACACCESS_B_DOM  VTSS_BIT(18)
#define  VTSS_X_ANA_ANA_TABLES_MACACCESS_B_DOM(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/** 
 * \brief
 * Frames matching this entry are copied  to the CPU extraction queue
 * CPUQ_CFG.CPUQ_MAC_COPY. Applies to both SMAC and DMAC lookup.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACACCESS . MAC_CPU_COPY
 */
#define  VTSS_F_ANA_ANA_TABLES_MACACCESS_MAC_CPU_COPY(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_ANA_ANA_TABLES_MACACCESS_MAC_CPU_COPY  VTSS_BIT(15)
#define  VTSS_X_ANA_ANA_TABLES_MACACCESS_MAC_CPU_COPY(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/** 
 * \brief
 * Frames matching this entry are discarded. Applies only to the SMAC
 * lookup. For discarding frames based on the DMAC lookup a NULL PGID mask
 * can be used.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACACCESS . SRC_KILL
 */
#define  VTSS_F_ANA_ANA_TABLES_MACACCESS_SRC_KILL(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_ANA_ANA_TABLES_MACACCESS_SRC_KILL  VTSS_BIT(14)
#define  VTSS_X_ANA_ANA_TABLES_MACACCESS_SRC_KILL(x)  VTSS_EXTRACT_BITFIELD(x,14,1)

/** 
 * \brief
 * The VLAN mask is ignored for this destination. Applies only to DMAC
 * lookup.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACACCESS . IGNORE_VLAN
 */
#define  VTSS_F_ANA_ANA_TABLES_MACACCESS_IGNORE_VLAN(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_ANA_ANA_TABLES_MACACCESS_IGNORE_VLAN  VTSS_BIT(13)
#define  VTSS_X_ANA_ANA_TABLES_MACACCESS_IGNORE_VLAN(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/** 
 * \brief
 * This flag is set on every aging run. Entry is removed if flag is already
 * set. The flag is cleared when the entry is target for a SMAC lookup.
 * Locked entries will not be removed. Bit is for IPv6 Multicast used for
 * port 25.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACACCESS . AGED_FLAG
 */
#define  VTSS_F_ANA_ANA_TABLES_MACACCESS_AGED_FLAG(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_ANA_ANA_TABLES_MACACCESS_AGED_FLAG  VTSS_BIT(12)
#define  VTSS_X_ANA_ANA_TABLES_MACACCESS_AGED_FLAG(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/** 
 * \brief
 * Entry is valid.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACACCESS . VALID
 */
#define  VTSS_F_ANA_ANA_TABLES_MACACCESS_VALID(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_ANA_ANA_TABLES_MACACCESS_VALID  VTSS_BIT(11)
#define  VTSS_X_ANA_ANA_TABLES_MACACCESS_VALID(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/** 
 * \brief
 * Type of entry:
 *
 * \details 
 * 0: Normal entry eligible for aging.
 * 1: Locked entry. Entry is not removed by aging.
 * 2: IPv4 Multicast entry. Entry is not removed by aging.
 * 3: IPv6 Multicast entry. Entry is not removed by aging.
 *
 * Field: ::VTSS_ANA_ANA_TABLES_MACACCESS . ENTRY_TYPE
 */
#define  VTSS_F_ANA_ANA_TABLES_MACACCESS_ENTRY_TYPE(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_ANA_ANA_TABLES_MACACCESS_ENTRY_TYPE     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_ANA_ANA_TABLES_MACACCESS_ENTRY_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,9,2)

/** 
 * \brief
 * Index for the destination masks table (PGID). For unicasts, this is a
 * number from 0-EXB_PORT_CNT_MINUS_ONE.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACACCESS . DEST_IDX
 */
#define  VTSS_F_ANA_ANA_TABLES_MACACCESS_DEST_IDX(x)  VTSS_ENCODE_BITFIELD(x,3,6)
#define  VTSS_M_ANA_ANA_TABLES_MACACCESS_DEST_IDX     VTSS_ENCODE_BITMASK(3,6)
#define  VTSS_X_ANA_ANA_TABLES_MACACCESS_DEST_IDX(x)  VTSS_EXTRACT_BITFIELD(x,3,6)

/** 
 * \brief
 * MAC Table Command. See below.

 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACACCESS . MAC_TABLE_CMD
 */
#define  VTSS_F_ANA_ANA_TABLES_MACACCESS_MAC_TABLE_CMD(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_ANA_TABLES_MACACCESS_MAC_TABLE_CMD     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_ANA_TABLES_MACACCESS_MAC_TABLE_CMD(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief MAC table index
 *
 * \details
 * Register: \a ANA:ANA_TABLES:MACTINDX
 */
#define VTSS_ANA_ANA_TABLES_MACTINDX         VTSS_IOREG(VTSS_TO_ANA,0x22d0)

/** 
 * \brief
 * Selects one of the four MAC table entries in a row. The row is addressed
 * with the INDEX field. 
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACTINDX . BUCKET
 */
#define  VTSS_F_ANA_ANA_TABLES_MACTINDX_BUCKET(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_ANA_ANA_TABLES_MACTINDX_BUCKET     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_ANA_ANA_TABLES_MACTINDX_BUCKET(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/** 
 * \brief
 * The index selects one of the 1024 MAC table rows. Within a row the entry
 * is addressed by the BUCKET field
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_MACTINDX . M_INDEX
 */
#define  VTSS_F_ANA_ANA_TABLES_MACTINDX_M_INDEX(x)  VTSS_ENCODE_BITFIELD(x,0,10)
#define  VTSS_M_ANA_ANA_TABLES_MACTINDX_M_INDEX     VTSS_ENCODE_BITMASK(0,10)
#define  VTSS_X_ANA_ANA_TABLES_MACTINDX_M_INDEX(x)  VTSS_EXTRACT_BITFIELD(x,0,10)


/** 
 * \brief VLAN table command
 *
 * \details
 * The VLAN_TBL_CMD field of this register is used for updating and reading
 * the VLAN table. The command (VLAN_TBL_CMD) selects between different
 * operations and uses the following encoding:
 *   00 - IDLE:
 *   The previous operation has completed.
 * 
 *   01 - READ:
 *   The VLAN table entry set in VLANTIDX.V_INDEX is returned in
 * VLANACCESS.VLAN_PORT_MASK and the VLAN flags in VLANTIDX.
 * 
 *   10 - WRITE:
 *   The VLAN table entry pointed to by VLANTIDX.V_INDEX is updated with
 * VLANACCESS.VLAN_PORT_MASK and the VLAN flags in VLANTIDX.
 * 
 *   11 - INIT:
 *   The VLAN table is initialized to default values (all ports are members
 * of all VLANs).
 * 
 * The VLAN_TBL_CMD must be IDLE before a new command can be issued. The
 * INIT command run for approximately 50 us whereas the other commands
 * execute immediately. When an operation has completed, VLAN_TBL_CMD
 * changes to IDLE.
 *
 * Register: \a ANA:ANA_TABLES:VLANACCESS
 */
#define VTSS_ANA_ANA_TABLES_VLANACCESS       VTSS_IOREG(VTSS_TO_ANA,0x22d1)

/** 
 * \brief
 * Frames classified to this VLAN can only be sent to ports in this mask.
 * Note that the CPU port module is always member of all VLANs and its VLAN
 * membership can therefore not be configured through this mask.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_VLANACCESS . VLAN_PORT_MASK
 */
#define  VTSS_F_ANA_ANA_TABLES_VLANACCESS_VLAN_PORT_MASK(x)  VTSS_ENCODE_BITFIELD(x,2,12)
#define  VTSS_M_ANA_ANA_TABLES_VLANACCESS_VLAN_PORT_MASK     VTSS_ENCODE_BITMASK(2,12)
#define  VTSS_X_ANA_ANA_TABLES_VLANACCESS_VLAN_PORT_MASK(x)  VTSS_EXTRACT_BITFIELD(x,2,12)

/** 
 * \brief
 * VLAN Table Command.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_VLANACCESS . VLAN_TBL_CMD
 */
#define  VTSS_F_ANA_ANA_TABLES_VLANACCESS_VLAN_TBL_CMD(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ANA_ANA_TABLES_VLANACCESS_VLAN_TBL_CMD     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ANA_ANA_TABLES_VLANACCESS_VLAN_TBL_CMD(x)  VTSS_EXTRACT_BITFIELD(x,0,2)


/** 
 * \brief VLAN table index
 *
 * \details
 * Register: \a ANA:ANA_TABLES:VLANTIDX
 */
#define VTSS_ANA_ANA_TABLES_VLANTIDX         VTSS_IOREG(VTSS_TO_ANA,0x22d2)

/** 
 * \brief
 * If set, a VLAN is a private VLAN. See ISOLATED_PORTS.ISOL_PORTS for
 * details.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_VLANTIDX . VLAN_PRIV_VLAN
 */
#define  VTSS_F_ANA_ANA_TABLES_VLANTIDX_VLAN_PRIV_VLAN(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_ANA_ANA_TABLES_VLANTIDX_VLAN_PRIV_VLAN  VTSS_BIT(15)
#define  VTSS_X_ANA_ANA_TABLES_VLANTIDX_VLAN_PRIV_VLAN(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/** 
 * \brief
 * Disable learning for this VLAN.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_VLANTIDX . VLAN_LEARN_DISABLED
 */
#define  VTSS_F_ANA_ANA_TABLES_VLANTIDX_VLAN_LEARN_DISABLED(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_ANA_ANA_TABLES_VLANTIDX_VLAN_LEARN_DISABLED  VTSS_BIT(14)
#define  VTSS_X_ANA_ANA_TABLES_VLANTIDX_VLAN_LEARN_DISABLED(x)  VTSS_EXTRACT_BITFIELD(x,14,1)

/** 
 * \brief
 * If set, all frames classified to this VLAN are mirrored to the port set
 * configured in MIRRORPORTS.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_VLANTIDX . VLAN_MIRROR
 */
#define  VTSS_F_ANA_ANA_TABLES_VLANTIDX_VLAN_MIRROR(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_ANA_ANA_TABLES_VLANTIDX_VLAN_MIRROR  VTSS_BIT(13)
#define  VTSS_X_ANA_ANA_TABLES_VLANTIDX_VLAN_MIRROR(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/** 
 * \brief
 * If set, VLAN ingress filtering is enabled for this VLAN. If set, a
 * frame's ingress port must be member of the frame's VLAN, otherwise the
 * frame is discarded.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_VLANTIDX . VLAN_SRC_CHK
 */
#define  VTSS_F_ANA_ANA_TABLES_VLANTIDX_VLAN_SRC_CHK(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_ANA_ANA_TABLES_VLANTIDX_VLAN_SRC_CHK  VTSS_BIT(12)
#define  VTSS_X_ANA_ANA_TABLES_VLANTIDX_VLAN_SRC_CHK(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/** 
 * \brief
 * Index used to select VLAN table entry for read/write operations (see
 * VLANACCESS). This value equals the VID.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_VLANTIDX . V_INDEX
 */
#define  VTSS_F_ANA_ANA_TABLES_VLANTIDX_V_INDEX(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_ANA_TABLES_VLANTIDX_V_INDEX     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_ANA_TABLES_VLANTIDX_V_INDEX(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief ISDX table command
 *
 * \details
 * The ISDX_TBL_CMD field of this register is used for updating and reading
 * the ISDX table. The command (ISDX_TBL_CMD) selects between different
 * operations and uses the following encoding:
 *   00 - IDLE:
 *   The previous operation has completed.
 * 
 *   01 - READ:
 *   The ISDX table entry set in ISDXTIDX.ISDX_INDEX is returned in
 * ISDXACCESS.ISDX_PORT_MASK and ISDXTIDX.
 * 
 *   10 - WRITE:
 *   The ISDX table entry pointed to by ISDXTIDX.ISDX_INDEX is updated with
 * ISDXACCESS.ISDX_PORT_MASK and ISDXTIDX
 * 
 *   11 - INIT:
 *   The ISDX table is initialized to default values (all ports are members
 * of all ISDXs).
 * 
 * The ISDX_TBL_CMD must be IDLE before a new command can be issued. The
 * INIT command run for approximately 50 us whereas the other commands
 * execute immediately. When an operation has completed, ISDX_TBL_CMD
 * changes to IDLE.
 *
 * Register: \a ANA:ANA_TABLES:ISDXACCESS
 */
#define VTSS_ANA_ANA_TABLES_ISDXACCESS       VTSS_IOREG(VTSS_TO_ANA,0x22d3)

/** 
 * \brief
 * Frames classified to this ISDX can only be sent to ports in this mask.
 * Note that the CPU port module is always member of all ISDXs and its ISDX
 * membership can therefore not be configured through this mask.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_ISDXACCESS . ISDX_PORT_MASK
 */
#define  VTSS_F_ANA_ANA_TABLES_ISDXACCESS_ISDX_PORT_MASK(x)  VTSS_ENCODE_BITFIELD(x,2,12)
#define  VTSS_M_ANA_ANA_TABLES_ISDXACCESS_ISDX_PORT_MASK     VTSS_ENCODE_BITMASK(2,12)
#define  VTSS_X_ANA_ANA_TABLES_ISDXACCESS_ISDX_PORT_MASK(x)  VTSS_EXTRACT_BITFIELD(x,2,12)

/** 
 * \brief
 * ISDX Table Command.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_ISDXACCESS . ISDX_TBL_CMD
 */
#define  VTSS_F_ANA_ANA_TABLES_ISDXACCESS_ISDX_TBL_CMD(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ANA_ANA_TABLES_ISDXACCESS_ISDX_TBL_CMD     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ANA_ANA_TABLES_ISDXACCESS_ISDX_TBL_CMD(x)  VTSS_EXTRACT_BITFIELD(x,0,2)


/** 
 * \brief ISDX table index
 *
 * \details
 * Register: \a ANA:ANA_TABLES:ISDXTIDX
 */
#define VTSS_ANA_ANA_TABLES_ISDXTIDX         VTSS_IOREG(VTSS_TO_ANA,0x22d4)

/** 
 * \brief
 * Index of service DLB policer. If ISDX_SDLBI is zero, service policing is
 * disabled for this service and frames classified to the service can be
 * policed by a QoS policer instead, see ANA:PORT:POL_CFG.QUEUE_POL_ENA.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_ISDXTIDX . ISDX_SDLBI
 */
#define  VTSS_F_ANA_ANA_TABLES_ISDXTIDX_ISDX_SDLBI(x)  VTSS_ENCODE_BITFIELD(x,21,8)
#define  VTSS_M_ANA_ANA_TABLES_ISDXTIDX_ISDX_SDLBI     VTSS_ENCODE_BITMASK(21,8)
#define  VTSS_X_ANA_ANA_TABLES_ISDXTIDX_ISDX_SDLBI(x)  VTSS_EXTRACT_BITFIELD(x,21,8)

/** 
 * \brief
 * Index of associated MSTP instance, see ANA::MSTI_STATE.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_ISDXTIDX . ISDX_MSTI
 */
#define  VTSS_F_ANA_ANA_TABLES_ISDXTIDX_ISDX_MSTI(x)  VTSS_ENCODE_BITFIELD(x,15,6)
#define  VTSS_M_ANA_ANA_TABLES_ISDXTIDX_ISDX_MSTI     VTSS_ENCODE_BITMASK(15,6)
#define  VTSS_X_ANA_ANA_TABLES_ISDXTIDX_ISDX_MSTI(x)  VTSS_EXTRACT_BITFIELD(x,15,6)

/** 
 * \brief
 * Enable use of ISDX value in ES0 lookup in the rewriter. Otherwise a VID
 * lookup is made.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_ISDXTIDX . ISDX_ES0_KEY_ENA
 */
#define  VTSS_F_ANA_ANA_TABLES_ISDXTIDX_ISDX_ES0_KEY_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_ANA_ANA_TABLES_ISDXTIDX_ISDX_ES0_KEY_ENA  VTSS_BIT(14)
#define  VTSS_X_ANA_ANA_TABLES_ISDXTIDX_ISDX_ES0_KEY_ENA(x)  VTSS_EXTRACT_BITFIELD(x,14,1)

/** 
 * \brief
 * If set, the VLAN mask and the destination mask are not used in the
 * forwarding decision.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_ISDXTIDX . ISDX_FORCE_ENA
 */
#define  VTSS_F_ANA_ANA_TABLES_ISDXTIDX_ISDX_FORCE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_ANA_ANA_TABLES_ISDXTIDX_ISDX_FORCE_ENA  VTSS_BIT(10)
#define  VTSS_X_ANA_ANA_TABLES_ISDXTIDX_ISDX_FORCE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/** 
 * \brief
 * Index used to select ISDX table entry for read/write operations (see
 * ISDXACCESS).
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_ISDXTIDX . ISDX_INDEX
 */
#define  VTSS_F_ANA_ANA_TABLES_ISDXTIDX_ISDX_INDEX(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_ANA_ANA_TABLES_ISDXTIDX_ISDX_INDEX     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_ANA_ANA_TABLES_ISDXTIDX_ISDX_INDEX(x)  VTSS_EXTRACT_BITFIELD(x,0,8)


/** 
 * \brief MAC table entry limits per switch port
 *
 * \details
 * Register: \a ANA:ANA_TABLES:ENTRYLIM
 *
 * @param ri Replicator: x_GAZ_CORE_SPORT_CNT (??), 0-11
 */
#define VTSS_ANA_ANA_TABLES_ENTRYLIM(ri)     VTSS_IOREG(VTSS_TO_ANA,0x22c0 + (ri))

/** 
 * \brief
 * Maximum number of unlocked entries in the MAC table learned on this
 * port.
 * Locked entries and IPMC entries do not obey this limit.
 * Both auto-learned and unlocked CPU-learned entries obey this limit.
 *
 * \details 
 * 0: 1 entry
 * 1: 2 entries
 * n: 2**n entries
 * >12: 8192 entries
 *
 * Field: ::VTSS_ANA_ANA_TABLES_ENTRYLIM . ENTRYLIM
 */
#define  VTSS_F_ANA_ANA_TABLES_ENTRYLIM_ENTRYLIM(x)  VTSS_ENCODE_BITFIELD(x,14,4)
#define  VTSS_M_ANA_ANA_TABLES_ENTRYLIM_ENTRYLIM     VTSS_ENCODE_BITMASK(14,4)
#define  VTSS_X_ANA_ANA_TABLES_ENTRYLIM_ENTRYLIM(x)  VTSS_EXTRACT_BITFIELD(x,14,4)

/** 
 * \brief
 * Current number of unlocked MAC table entries learned on this port.
 *
 * \details 
 * Field: ::VTSS_ANA_ANA_TABLES_ENTRYLIM . ENTRYSTAT
 */
#define  VTSS_F_ANA_ANA_TABLES_ENTRYLIM_ENTRYSTAT(x)  VTSS_ENCODE_BITFIELD(x,0,14)
#define  VTSS_M_ANA_ANA_TABLES_ENTRYLIM_ENTRYSTAT     VTSS_ENCODE_BITMASK(0,14)
#define  VTSS_X_ANA_ANA_TABLES_ENTRYLIM_ENTRYSTAT(x)  VTSS_EXTRACT_BITFIELD(x,0,14)


/** 
 * \brief PTP identifiers 63-32
 *
 * \details
 * Register: \a ANA:ANA_TABLES:PTP_ID_HIGH
 */
#define VTSS_ANA_ANA_TABLES_PTP_ID_HIGH      VTSS_IOREG(VTSS_TO_ANA,0x22d5)

/** 
 * \brief
 * Bit vector with current use of PTP timestamp identifiers 32 through 63.
 * Timestamp identifier is 63 is reserved for signaling that no identifiers
 * are available. A timestamp identifier is released by setting the
 * corresponding bit.
 *
 * \details 
 * Bit 0: Timestamp identifier 32
 * ...
 * Bit 31: Timestamp identifier 63.
 *
 * Field: ::VTSS_ANA_ANA_TABLES_PTP_ID_HIGH . PTP_ID_HIGH
 */
#define  VTSS_F_ANA_ANA_TABLES_PTP_ID_HIGH_PTP_ID_HIGH(x)  (x)
#define  VTSS_M_ANA_ANA_TABLES_PTP_ID_HIGH_PTP_ID_HIGH     0xffffffff
#define  VTSS_X_ANA_ANA_TABLES_PTP_ID_HIGH_PTP_ID_HIGH(x)  (x)


/** 
 * \brief PTP identifiers 31-0
 *
 * \details
 * Register: \a ANA:ANA_TABLES:PTP_ID_LOW
 */
#define VTSS_ANA_ANA_TABLES_PTP_ID_LOW       VTSS_IOREG(VTSS_TO_ANA,0x22d6)

/** 
 * \brief
 * Bit vector with current use of PTP timestamp identifiers 0 through 31. A
 * timestamp identifier is released by setting the corresponding bit.
 *
 * \details 
 * Bit 0: Timestamp identifier 0
 * ...
 * Bit 31: Timestamp identifier 31.
 *
 * Field: ::VTSS_ANA_ANA_TABLES_PTP_ID_LOW . PTP_ID_LOW
 */
#define  VTSS_F_ANA_ANA_TABLES_PTP_ID_LOW_PTP_ID_LOW(x)  (x)
#define  VTSS_M_ANA_ANA_TABLES_PTP_ID_LOW_PTP_ID_LOW     0xffffffff
#define  VTSS_X_ANA_ANA_TABLES_PTP_ID_LOW_PTP_ID_LOW(x)  (x)

/**
 * Register Group: \a ANA:MSTI_STATE
 *
 * Multiple Spanning Tree states
 */


/** 
 * \brief Multiple spanning tree states
 *
 * \details
 * Configuration of forwarding states per MSTi.
 * 
 * The table is looked up twice per frame:
 * 1) Entries 0 through 63 are looked up using the frame's FID as key. If
 * the FID is larger than 63, then entry 0 is looked up.
 * 2) Entries 64 through 127 are looked up using the ISDX_MSTI from the
 * ISDX table. The key is ISDX_MSTI+64.
 *
 * Register: \a ANA:MSTI_STATE:MSTI_STATE
 *
 * @param ri Register: MSTI_STATE (??), 0-127
 */
#define VTSS_ANA_MSTI_STATE_MSTI_STATE(ri)   VTSS_IOREG(VTSS_TO_ANA,0x2380 + (ri))

/** 
 * \brief
 * Enable/disable MSTP forwarding per port. Ports in MSTP forwarding state
 * must be enabled in this port mask. If a port is disabled in this mask,
 * frames received on the port are not forwarded, and frames are not
 * forwarded to the port.
 *
 * \details 
 * Field: ::VTSS_ANA_MSTI_STATE_MSTI_STATE . MSTI_FWD_ENA
 */
#define  VTSS_F_ANA_MSTI_STATE_MSTI_STATE_MSTI_FWD_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,11)
#define  VTSS_M_ANA_MSTI_STATE_MSTI_STATE_MSTI_FWD_ENA     VTSS_ENCODE_BITMASK(0,11)
#define  VTSS_X_ANA_MSTI_STATE_MSTI_STATE_MSTI_FWD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,11)

/**
 * Register Group: \a ANA:OAM_UPM_LM_CNT
 *
 * OAM Up-MEP loss measurement counters
 */


/** 
 * \brief OAM Up-MEP loss measurement counters
 *
 * \details
 * Register: \a ANA:OAM_UPM_LM_CNT:OAM_UPM_LM_CNT
 *
 * @param ri Replicator: x_NUM_UPM_CNT (??), 0-255
 */
#define VTSS_ANA_OAM_UPM_LM_CNT_OAM_UPM_LM_CNT(ri)  VTSS_IOREG(VTSS_TO_ANA,0x1f00 + (ri))

/** 
 * \brief
 * Up-MEP OAM service Tx loss measurement counters.
 *
 * \details 
 * Field: ::VTSS_ANA_OAM_UPM_LM_CNT_OAM_UPM_LM_CNT . OAM_UPM_LM_CNT_VAL
 */
#define  VTSS_F_ANA_OAM_UPM_LM_CNT_OAM_UPM_LM_CNT_OAM_UPM_LM_CNT_VAL(x)  (x)
#define  VTSS_M_ANA_OAM_UPM_LM_CNT_OAM_UPM_LM_CNT_OAM_UPM_LM_CNT_VAL     0xffffffff
#define  VTSS_X_ANA_OAM_UPM_LM_CNT_OAM_UPM_LM_CNT_OAM_UPM_LM_CNT_VAL(x)  (x)

/**
 * Register Group: \a ANA:PORT
 *
 * Classifier configuration per virtual port
 */


/** 
 * \brief Port VLAN configuration
 *
 * \details
 * Register: \a ANA:PORT:VLAN_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_VLAN_CFG(gi)           VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,0)

/** 
 * \brief
 * Use LSB of classified VID value as ISDX
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VLAN_CFG . VLAN_VID_AS_ISDX
 */
#define  VTSS_F_ANA_PORT_VLAN_CFG_VLAN_VID_AS_ISDX(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_ANA_PORT_VLAN_CFG_VLAN_VID_AS_ISDX  VTSS_BIT(21)
#define  VTSS_X_ANA_PORT_VLAN_CFG_VLAN_VID_AS_ISDX(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/** 
 * \brief
 * Enable VLAN awareness. If set, Q-tag headers are processed during the
 * basic VLAN classification. If cleared, Q-tag headers are ignored during
 * the basic VLAN classification.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VLAN_CFG . VLAN_AWARE_ENA
 */
#define  VTSS_F_ANA_PORT_VLAN_CFG_VLAN_AWARE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_ANA_PORT_VLAN_CFG_VLAN_AWARE_ENA  VTSS_BIT(20)
#define  VTSS_X_ANA_PORT_VLAN_CFG_VLAN_AWARE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/** 
 * \brief
 * Number of tag headers to remove from ingress frame.
 *
 * \details 
 * 0: Keep all tags.
 * 1: Pop up to 1 tag (outer tag if available).
 * 2: Pop up to 2 tags (outer and inner tag if available).
 * 3: Disable rewriting of VLAN tags and DSCP value. The rewriter can still
 * update the FCS.

 *
 * Field: ::VTSS_ANA_PORT_VLAN_CFG . VLAN_POP_CNT
 */
#define  VTSS_F_ANA_PORT_VLAN_CFG_VLAN_POP_CNT(x)  VTSS_ENCODE_BITFIELD(x,18,2)
#define  VTSS_M_ANA_PORT_VLAN_CFG_VLAN_POP_CNT     VTSS_ENCODE_BITMASK(18,2)
#define  VTSS_X_ANA_PORT_VLAN_CFG_VLAN_POP_CNT(x)  VTSS_EXTRACT_BITFIELD(x,18,2)

/** 
 * \brief
 * Set if the inner Q-tag must be used instead of the outer Q-tag. If the
 * received frame is single tagged, the outer tag is used. This bit
 * influences the VLAN acceptance filter (DROP_CFG), the basic VLAN
 * classification (VLAN_CFG), and the basic QoS classification (QOS_CFG).
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VLAN_CFG . VLAN_INNER_TAG_ENA
 */
#define  VTSS_F_ANA_PORT_VLAN_CFG_VLAN_INNER_TAG_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_ANA_PORT_VLAN_CFG_VLAN_INNER_TAG_ENA  VTSS_BIT(17)
#define  VTSS_X_ANA_PORT_VLAN_CFG_VLAN_INNER_TAG_ENA(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/** 
 * \brief
 * Tag Protocol Identifier type for port-based VLAN.
 *
 * \details 
 * 0: C-tag (EtherType = 0x8100)
 * 1: S-tag (EtherType = 0x88A8 or configurable value (VLAN_ETYPE_CFG))
 *
 * Field: ::VTSS_ANA_PORT_VLAN_CFG . VLAN_TAG_TYPE
 */
#define  VTSS_F_ANA_PORT_VLAN_CFG_VLAN_TAG_TYPE(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_ANA_PORT_VLAN_CFG_VLAN_TAG_TYPE  VTSS_BIT(16)
#define  VTSS_X_ANA_PORT_VLAN_CFG_VLAN_TAG_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/** 
 * \brief
 * DEI value for port-based VLAN.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VLAN_CFG . VLAN_DEI
 */
#define  VTSS_F_ANA_PORT_VLAN_CFG_VLAN_DEI(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_ANA_PORT_VLAN_CFG_VLAN_DEI    VTSS_BIT(15)
#define  VTSS_X_ANA_PORT_VLAN_CFG_VLAN_DEI(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/** 
 * \brief
 * PCP value for port-based VLAN.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VLAN_CFG . VLAN_PCP
 */
#define  VTSS_F_ANA_PORT_VLAN_CFG_VLAN_PCP(x)  VTSS_ENCODE_BITFIELD(x,12,3)
#define  VTSS_M_ANA_PORT_VLAN_CFG_VLAN_PCP     VTSS_ENCODE_BITMASK(12,3)
#define  VTSS_X_ANA_PORT_VLAN_CFG_VLAN_PCP(x)  VTSS_EXTRACT_BITFIELD(x,12,3)

/** 
 * \brief
 * VID value for port-based VLAN.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VLAN_CFG . VLAN_VID
 */
#define  VTSS_F_ANA_PORT_VLAN_CFG_VLAN_VID(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_PORT_VLAN_CFG_VLAN_VID     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_PORT_VLAN_CFG_VLAN_VID(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief VLAN acceptance filtering
 *
 * \details
 * Register: \a ANA:PORT:DROP_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_DROP_CFG(gi)           VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,1)

/** 
 * \brief
 * Drop untagged frames.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_DROP_CFG . DROP_UNTAGGED_ENA
 */
#define  VTSS_F_ANA_PORT_DROP_CFG_DROP_UNTAGGED_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_PORT_DROP_CFG_DROP_UNTAGGED_ENA  VTSS_BIT(6)
#define  VTSS_X_ANA_PORT_DROP_CFG_DROP_UNTAGGED_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Drop S-tagged frames (VID different from 0 and EtherType = 0x88A8 or
 * configurable value (VLAN_ETYPE_CFG)).
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_DROP_CFG . DROP_S_TAGGED_ENA
 */
#define  VTSS_F_ANA_PORT_DROP_CFG_DROP_S_TAGGED_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_PORT_DROP_CFG_DROP_S_TAGGED_ENA  VTSS_BIT(5)
#define  VTSS_X_ANA_PORT_DROP_CFG_DROP_S_TAGGED_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * Drop C-tagged frames (VID different from 0 and EtherType = 0x8100).
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_DROP_CFG . DROP_C_TAGGED_ENA
 */
#define  VTSS_F_ANA_PORT_DROP_CFG_DROP_C_TAGGED_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_PORT_DROP_CFG_DROP_C_TAGGED_ENA  VTSS_BIT(4)
#define  VTSS_X_ANA_PORT_DROP_CFG_DROP_C_TAGGED_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Drop S-tagged frames (VID=0 and EtherType = 0x88A8 or configurable value
 * (VLAN_ETYPE_CFG)).
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_DROP_CFG . DROP_PRIO_S_TAGGED_ENA
 */
#define  VTSS_F_ANA_PORT_DROP_CFG_DROP_PRIO_S_TAGGED_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_PORT_DROP_CFG_DROP_PRIO_S_TAGGED_ENA  VTSS_BIT(3)
#define  VTSS_X_ANA_PORT_DROP_CFG_DROP_PRIO_S_TAGGED_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Drop priority C-tagged frames (VID=0 and EtherType = 0x8100).
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_DROP_CFG . DROP_PRIO_C_TAGGED_ENA
 */
#define  VTSS_F_ANA_PORT_DROP_CFG_DROP_PRIO_C_TAGGED_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_PORT_DROP_CFG_DROP_PRIO_C_TAGGED_ENA  VTSS_BIT(2)
#define  VTSS_X_ANA_PORT_DROP_CFG_DROP_PRIO_C_TAGGED_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Drop frames with source or destination MAC address equal to
 * 0x000000000000.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_DROP_CFG . DROP_NULL_MAC_ENA
 */
#define  VTSS_F_ANA_PORT_DROP_CFG_DROP_NULL_MAC_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_PORT_DROP_CFG_DROP_NULL_MAC_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_PORT_DROP_CFG_DROP_NULL_MAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Drop frames with multicast source MAC address.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_DROP_CFG . DROP_MC_SMAC_ENA
 */
#define  VTSS_F_ANA_PORT_DROP_CFG_DROP_MC_SMAC_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_PORT_DROP_CFG_DROP_MC_SMAC_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_PORT_DROP_CFG_DROP_MC_SMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief QoS and DSCP configuration
 *
 * \details
 * Register: \a ANA:PORT:QOS_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_QOS_CFG(gi)            VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,2)

/** 
 * \brief
 * Default drop precedence level.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_QOS_CFG . DP_DEFAULT_VAL
 */
#define  VTSS_F_ANA_PORT_QOS_CFG_DP_DEFAULT_VAL(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_PORT_QOS_CFG_DP_DEFAULT_VAL  VTSS_BIT(8)
#define  VTSS_X_ANA_PORT_QOS_CFG_DP_DEFAULT_VAL(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * Default QoS class.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_QOS_CFG . QOS_DEFAULT_VAL
 */
#define  VTSS_F_ANA_PORT_QOS_CFG_QOS_DEFAULT_VAL(x)  VTSS_ENCODE_BITFIELD(x,5,3)
#define  VTSS_M_ANA_PORT_QOS_CFG_QOS_DEFAULT_VAL     VTSS_ENCODE_BITMASK(5,3)
#define  VTSS_X_ANA_PORT_QOS_CFG_QOS_DEFAULT_VAL(x)  VTSS_EXTRACT_BITFIELD(x,5,3)

/** 
 * \brief
 * If set, the DP level and QoS class can be based on DSCP values.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_QOS_CFG . QOS_DSCP_ENA
 */
#define  VTSS_F_ANA_PORT_QOS_CFG_QOS_DSCP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_PORT_QOS_CFG_QOS_DSCP_ENA  VTSS_BIT(4)
#define  VTSS_X_ANA_PORT_QOS_CFG_QOS_DSCP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * If set, DP level and QoS class can be based on the PCP and DEI bits for
 * tagged frames.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_QOS_CFG . QOS_PCP_ENA
 */
#define  VTSS_F_ANA_PORT_QOS_CFG_QOS_PCP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_PORT_QOS_CFG_QOS_PCP_ENA  VTSS_BIT(3)
#define  VTSS_X_ANA_PORT_QOS_CFG_QOS_PCP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Set if the DSCP value must be translated before using the DSCP value. If
 * set, the translated DSCP value is given from
 * DSCP_CFG[DSCP].DSCP_TRANSLATE_VAL.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_QOS_CFG . DSCP_TRANSLATE_ENA
 */
#define  VTSS_F_ANA_PORT_QOS_CFG_DSCP_TRANSLATE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_PORT_QOS_CFG_DSCP_TRANSLATE_ENA  VTSS_BIT(2)
#define  VTSS_X_ANA_PORT_QOS_CFG_DSCP_TRANSLATE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Configure which DSCP values to rewrite based on DP level and QoS class.
 * If the DSCP value is to be rewritten, then the new DSCP =
 * DSCP_REWR_CFG[8*DP level + QoS class].DSCP_QOS_REWR_VAL.
 *
 * \details 
 * 0: Rewrite none.
 * 1: Rewrite if DSCP=0
 * 2: Rewrite for selected values configured in
 * DSCP_CFG[DSCP].DSCP_REWR_ENA.
 * 3: Rewrite all.
 *
 * Field: ::VTSS_ANA_PORT_QOS_CFG . DSCP_REWR_CFG
 */
#define  VTSS_F_ANA_PORT_QOS_CFG_DSCP_REWR_CFG(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ANA_PORT_QOS_CFG_DSCP_REWR_CFG     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ANA_PORT_QOS_CFG_DSCP_REWR_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0,2)


/** 
 * \brief VCAP configuration
 *
 * \details
 * Register: \a ANA:PORT:VCAP_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_VCAP_CFG(gi)           VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,3)

/** 
 * \brief
 * If S1 is enabled, each frame received on this port is processed and
 * matched against the entries in the S1 TCAM. Each frame results in three
 * lookups.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VCAP_CFG . S1_ENA
 */
#define  VTSS_F_ANA_PORT_VCAP_CFG_S1_ENA(x)   VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_ANA_PORT_VCAP_CFG_S1_ENA      VTSS_BIT(14)
#define  VTSS_X_ANA_PORT_VCAP_CFG_S1_ENA(x)   VTSS_EXTRACT_BITFIELD(x,14,1)

/** 
 * \brief
 * Set if the destination MAC address and the destination IP address must
 * be used in S1 key instead of the source MAC address and the source IP
 * address. One bit per lookup. Only applicable to S1 keys S1_NORMAL and
 * S1_NORMAL_IP6.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VCAP_CFG . S1_DMAC_DIP_ENA
 */
#define  VTSS_F_ANA_PORT_VCAP_CFG_S1_DMAC_DIP_ENA(x)  VTSS_ENCODE_BITFIELD(x,11,3)
#define  VTSS_M_ANA_PORT_VCAP_CFG_S1_DMAC_DIP_ENA     VTSS_ENCODE_BITMASK(11,3)
#define  VTSS_X_ANA_PORT_VCAP_CFG_S1_DMAC_DIP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,11,3)

/** 
 * \brief
 * Set if the inner Q-tag must be passed on to the S1 TCAM instead of the
 * outer Q-tag. For single tagged frames, the outer tag is used. For
 * untagged frames, the port VLAN is used. This bit influences the TPID,
 * VID, PCP, and DEI input to the S1 key generation. One bit per lookup.
 * Only applicable to S1_NORMAL.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VCAP_CFG . S1_VLAN_INNER_TAG_ENA
 */
#define  VTSS_F_ANA_PORT_VCAP_CFG_S1_VLAN_INNER_TAG_ENA(x)  VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_ANA_PORT_VCAP_CFG_S1_VLAN_INNER_TAG_ENA     VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_ANA_PORT_VCAP_CFG_S1_VLAN_INNER_TAG_ENA(x)  VTSS_EXTRACT_BITFIELD(x,8,3)

/** 
 * \brief
 * Default PAG value used as input to S2. The PAG value can be changed by
 * S1 actions.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VCAP_CFG . PAG_VAL
 */
#define  VTSS_F_ANA_PORT_VCAP_CFG_PAG_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,8)
#define  VTSS_M_ANA_PORT_VCAP_CFG_PAG_VAL     VTSS_ENCODE_BITMASK(0,8)
#define  VTSS_X_ANA_PORT_VCAP_CFG_PAG_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,8)


/** 
 * \brief VCAP S1 key configuration per S1 lookup
 *
 * \details
 * Register: \a ANA:PORT:VCAP_S1_KEY_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 * @param ri Register: VCAP_S1_KEY_CFG (??), 0-2
 */
#define VTSS_ANA_PORT_VCAP_S1_KEY_CFG(gi,ri)  VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,ri,4)

/** 
 * \brief
 * Selects key per lookup in S1 for IPv6 frames.
 *
 * \details 
 * 0: Use key S1_NORMAL
 * 1: Use key S1_7TUPLE
 * 2: Use key S1_5TUPLE_IP4
 * 3: Use key S1_NORMAL_IP6
 * 4: Use key S1_5TUPLE_IP6
 * 5: Use key S1_DBL_VID
 *
 * Field: ::VTSS_ANA_PORT_VCAP_S1_KEY_CFG . S1_KEY_IP6_CFG
 */
#define  VTSS_F_ANA_PORT_VCAP_S1_KEY_CFG_S1_KEY_IP6_CFG(x)  VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_ANA_PORT_VCAP_S1_KEY_CFG_S1_KEY_IP6_CFG     VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_ANA_PORT_VCAP_S1_KEY_CFG_S1_KEY_IP6_CFG(x)  VTSS_EXTRACT_BITFIELD(x,4,3)

/** 
 * \brief
 * Selects key per lookup in S1 for IPv4 frames.
 *
 * \details 
 * 0: Use key S1_NORMAL
 * 1: Use key S1_7TUPLE
 * 2: Use key S1_5TUPLE_IP4
 * 3: Use key S1_DBL_VID
 *
 * Field: ::VTSS_ANA_PORT_VCAP_S1_KEY_CFG . S1_KEY_IP4_CFG
 */
#define  VTSS_F_ANA_PORT_VCAP_S1_KEY_CFG_S1_KEY_IP4_CFG(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_ANA_PORT_VCAP_S1_KEY_CFG_S1_KEY_IP4_CFG     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_ANA_PORT_VCAP_S1_KEY_CFG_S1_KEY_IP4_CFG(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/** 
 * \brief
 * Selects key per lookup in S1 for non-IP frames.
 *
 * \details 
 * 0: Use key S1_NORMAL
 * 1: Use key S1_7TUPLE
 * 2: Use key S1_DBL_VID
 *
 * Field: ::VTSS_ANA_PORT_VCAP_S1_KEY_CFG . S1_KEY_OTHER_CFG
 */
#define  VTSS_F_ANA_PORT_VCAP_S1_KEY_CFG_S1_KEY_OTHER_CFG(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ANA_PORT_VCAP_S1_KEY_CFG_S1_KEY_OTHER_CFG     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ANA_PORT_VCAP_S1_KEY_CFG_S1_KEY_OTHER_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0,2)


/** 
 * \brief VCAP S2 configuration
 *
 * \details
 * Register: \a ANA:PORT:VCAP_S2_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_VCAP_S2_CFG(gi)        VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,7)

/** 
 * \brief
 * If set, payload bytes 0, 1, 4, and 6 following the UDP header replaces
 * the source IP address in the S2 IP4_TCP_UDP key for UDP frames. Bit 0
 * controls first lookup in S2 and bit 1 controls second lookup in S2.

 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VCAP_S2_CFG . S2_UDP_PAYLOAD_ENA
 */
#define  VTSS_F_ANA_PORT_VCAP_S2_CFG_S2_UDP_PAYLOAD_ENA(x)  VTSS_ENCODE_BITFIELD(x,17,2)
#define  VTSS_M_ANA_PORT_VCAP_S2_CFG_S2_UDP_PAYLOAD_ENA     VTSS_ENCODE_BITMASK(17,2)
#define  VTSS_X_ANA_PORT_VCAP_S2_CFG_S2_UDP_PAYLOAD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,17,2)

/** 
 * \brief
 * If set, payload bytes 2-7 following the EtherType replaces the source
 * MAC address in the S2 MAC ETYPE key. Payload bytes 0-1 immediately after
 * the EtherType are already available in the key. Bit 0 controls first
 * lookup in S2 and bit 1 controls second lookup in S2.

 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VCAP_S2_CFG . S2_ETYPE_PAYLOAD_ENA
 */
#define  VTSS_F_ANA_PORT_VCAP_S2_CFG_S2_ETYPE_PAYLOAD_ENA(x)  VTSS_ENCODE_BITFIELD(x,15,2)
#define  VTSS_M_ANA_PORT_VCAP_S2_CFG_S2_ETYPE_PAYLOAD_ENA     VTSS_ENCODE_BITMASK(15,2)
#define  VTSS_X_ANA_PORT_VCAP_S2_CFG_S2_ETYPE_PAYLOAD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,15,2)

/** 
 * \brief
 * If S2 is enabled, each frame received on this port is processed and
 * matched against the entries in the S2 TCAM. Each frame results in two
 * lookups to determine both an ingress and an egress action.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VCAP_S2_CFG . S2_ENA
 */
#define  VTSS_F_ANA_PORT_VCAP_S2_CFG_S2_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_ANA_PORT_VCAP_S2_CFG_S2_ENA   VTSS_BIT(14)
#define  VTSS_X_ANA_PORT_VCAP_S2_CFG_S2_ENA(x)  VTSS_EXTRACT_BITFIELD(x,14,1)

/** 
 * \brief
 * If set, MAC_SNAP frames received on this port are treated as MAC_LLC
 * frames when matching in S2.
 * Bit 0 controls the first lookup and bit 1 controls the second lookup.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VCAP_S2_CFG . S2_SNAP_DIS
 */
#define  VTSS_F_ANA_PORT_VCAP_S2_CFG_S2_SNAP_DIS(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_ANA_PORT_VCAP_S2_CFG_S2_SNAP_DIS     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_ANA_PORT_VCAP_S2_CFG_S2_SNAP_DIS(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/** 
 * \brief
 * If set, MAC_ARP frames received on this port are treated as MAC_ETYPE
 * frames when matching in S2.
 * Bit 0 controls the first lookup and bit 1 controls the second lookup.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VCAP_S2_CFG . S2_ARP_DIS
 */
#define  VTSS_F_ANA_PORT_VCAP_S2_CFG_S2_ARP_DIS(x)  VTSS_ENCODE_BITFIELD(x,10,2)
#define  VTSS_M_ANA_PORT_VCAP_S2_CFG_S2_ARP_DIS     VTSS_ENCODE_BITMASK(10,2)
#define  VTSS_X_ANA_PORT_VCAP_S2_CFG_S2_ARP_DIS(x)  VTSS_EXTRACT_BITFIELD(x,10,2)

/** 
 * \brief
 * If set, IP_TCPUDP frames received on this port are treated as MAC_ETYPE
 * frames when matching in S2.
 * Bit 0 controls the first lookup and bit 1 controls the second lookup.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VCAP_S2_CFG . S2_IP_TCPUDP_DIS
 */
#define  VTSS_F_ANA_PORT_VCAP_S2_CFG_S2_IP_TCPUDP_DIS(x)  VTSS_ENCODE_BITFIELD(x,8,2)
#define  VTSS_M_ANA_PORT_VCAP_S2_CFG_S2_IP_TCPUDP_DIS     VTSS_ENCODE_BITMASK(8,2)
#define  VTSS_X_ANA_PORT_VCAP_S2_CFG_S2_IP_TCPUDP_DIS(x)  VTSS_EXTRACT_BITFIELD(x,8,2)

/** 
 * \brief
 * If set, IP_OTHER frames received on this port are treated as MAC_ETYPE
 * frames when matching in S2.
 * Bit 0 controls the first lookup and bit 1 controls the second lookup.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VCAP_S2_CFG . S2_IP_OTHER_DIS
 */
#define  VTSS_F_ANA_PORT_VCAP_S2_CFG_S2_IP_OTHER_DIS(x)  VTSS_ENCODE_BITFIELD(x,6,2)
#define  VTSS_M_ANA_PORT_VCAP_S2_CFG_S2_IP_OTHER_DIS     VTSS_ENCODE_BITMASK(6,2)
#define  VTSS_X_ANA_PORT_VCAP_S2_CFG_S2_IP_OTHER_DIS(x)  VTSS_EXTRACT_BITFIELD(x,6,2)

/** 
 * \brief
 * S2_IP6_CFG controls the key generation for IPv6 frames. Bits 1:0 control
 * the first lookup and bits 3:2 control the second lookup.
 *
 * \details 
 * 0: IPv6 frames are matched against IP6_TCP_UDP or IP6_OTHER entries
 * 1: IPv6 frames are matched against IP6_STD entries
 * 2: IPv6 frames are matched against IP4_TCP_UDP or IP4_OTHER entries
 * 3: IPv6 frames are matched against MAC_ETYPE entries
 *
 * Field: ::VTSS_ANA_PORT_VCAP_S2_CFG . S2_IP6_CFG
 */
#define  VTSS_F_ANA_PORT_VCAP_S2_CFG_S2_IP6_CFG(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_ANA_PORT_VCAP_S2_CFG_S2_IP6_CFG     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_ANA_PORT_VCAP_S2_CFG_S2_IP6_CFG(x)  VTSS_EXTRACT_BITFIELD(x,2,4)

/** 
 * \brief
 * If set, OAM frames received on this port are treated as MAC_ETYPE frames
 * when matching in S2.
 * Bit 0 controls the first lookup and bit 1 controls the second lookup.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_VCAP_S2_CFG . S2_OAM_DIS
 */
#define  VTSS_F_ANA_PORT_VCAP_S2_CFG_S2_OAM_DIS(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ANA_PORT_VCAP_S2_CFG_S2_OAM_DIS     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ANA_PORT_VCAP_S2_CFG_S2_OAM_DIS(x)  VTSS_EXTRACT_BITFIELD(x,0,2)


/** 
 * \brief Mapping of DEI and PCP to QoS class and drop precedence level
 *
 * \details
 * Register: \a ANA:PORT:QOS_PCP_DEI_MAP_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 * @param ri Register: QOS_PCP_DEI_MAP_CFG (??), 0-15
 */
#define VTSS_ANA_PORT_QOS_PCP_DEI_MAP_CFG(gi,ri)  VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,ri,8)

/** 
 * \brief
 * Map the frame's PCP and DEI values to a drop precedence level. DP level
 * = QOS_PCP_DEI_MAP_CFG[index].DP_PCP_DEI_VAL, where index = 8*DEI + PCP.
 * Only applicable to tagged frames. The use of Inner or outer tag can be
 * selected using VLAN_CFG.VLAN_INNER_TAG_ENA.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_QOS_PCP_DEI_MAP_CFG . DP_PCP_DEI_VAL
 */
#define  VTSS_F_ANA_PORT_QOS_PCP_DEI_MAP_CFG_DP_PCP_DEI_VAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_PORT_QOS_PCP_DEI_MAP_CFG_DP_PCP_DEI_VAL  VTSS_BIT(3)
#define  VTSS_X_ANA_PORT_QOS_PCP_DEI_MAP_CFG_DP_PCP_DEI_VAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Map the frame's PCP and DEI values to a QoS class. QoS class =
 * QOS_PCP_DEI_MAP_CFG[index].QOS_PCP_DEI_VAL, where index = 8*DEI + PCP.
 * Only applicable to tagged frames. The use of inner or outer tag can be
 * selected using VLAN_CFG.VLAN_INNER_TAG_ENA.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_QOS_PCP_DEI_MAP_CFG . QOS_PCP_DEI_VAL
 */
#define  VTSS_F_ANA_PORT_QOS_PCP_DEI_MAP_CFG_QOS_PCP_DEI_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_PORT_QOS_PCP_DEI_MAP_CFG_QOS_PCP_DEI_VAL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_PORT_QOS_PCP_DEI_MAP_CFG_QOS_PCP_DEI_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief CPU forwarding of special protocols
 *
 * \details
 * Register: \a ANA:PORT:CPU_FWD_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_CPU_FWD_CFG(gi)        VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,24)

/** 
 * \brief
 * If set, VRAP frames are redirected to the CPU extraction queue given by
 * CPUQ_CFG2.CPUQ_VRAP.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_CPU_FWD_CFG . CPU_VRAP_REDIR_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_CFG_CPU_VRAP_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_PORT_CPU_FWD_CFG_CPU_VRAP_REDIR_ENA  VTSS_BIT(7)
#define  VTSS_X_ANA_PORT_CPU_FWD_CFG_CPU_VRAP_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * If set, MLD frames are redirected to the CPU.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_CPU_FWD_CFG . CPU_MLD_REDIR_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_CFG_CPU_MLD_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_PORT_CPU_FWD_CFG_CPU_MLD_REDIR_ENA  VTSS_BIT(6)
#define  VTSS_X_ANA_PORT_CPU_FWD_CFG_CPU_MLD_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * If set, IGMP frames are redirected to the CPU.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_CPU_FWD_CFG . CPU_IGMP_REDIR_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_CFG_CPU_IGMP_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_PORT_CPU_FWD_CFG_CPU_IGMP_REDIR_ENA  VTSS_BIT(5)
#define  VTSS_X_ANA_PORT_CPU_FWD_CFG_CPU_IGMP_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * If set, IPv4 multicast control frames (destination IP address in the
 * range 224.0.0.x) are copied to the CPU.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_CPU_FWD_CFG . CPU_IPMC_CTRL_COPY_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_CFG_CPU_IPMC_CTRL_COPY_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_PORT_CPU_FWD_CFG_CPU_IPMC_CTRL_COPY_ENA  VTSS_BIT(4)
#define  VTSS_X_ANA_PORT_CPU_FWD_CFG_CPU_IPMC_CTRL_COPY_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * If set, all frames received on this port are copied to the CPU
 * extraction queue given by CPUQ_CFG.CPUQ_SRC_COPY.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_CPU_FWD_CFG . CPU_SRC_COPY_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_CFG_CPU_SRC_COPY_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_PORT_CPU_FWD_CFG_CPU_SRC_COPY_ENA  VTSS_BIT(3)
#define  VTSS_X_ANA_PORT_CPU_FWD_CFG_CPU_SRC_COPY_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * If set, All LANs Bridge Management Group Address frames (DMAC =
 * 01-80-C2-00-00-10) are not forwarded to any front ports. Together with
 * CPU_ALLBRIDGE_REDIR_ENA, CPU_ALLBRIDGE_DROP_ENA controls the forwarding:
 *
 * \details 
 * CPU_ALLBRIDGE_DROP_ENA=0, CPU_ALLBRIDGE_REDIR_ENA=0: No action
 * CPU_ALLBRIDGE_DROP_ENA=0, CPU_ALLBRIDGE_REDIR_ENA=1: Redirect to CPU
 * CPU_ALLBRIDGE_DROP_ENA=1, CPU_ALLBRIDGE_REDIR_ENA=0: Discard
 * CPU_ALLBRIDGE_DROP_ENA=1, CPU_ALLBRIDGE_REDIR_ENA=1: Copy to CPU
 *
 * Field: ::VTSS_ANA_PORT_CPU_FWD_CFG . CPU_ALLBRIDGE_DROP_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_CFG_CPU_ALLBRIDGE_DROP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_PORT_CPU_FWD_CFG_CPU_ALLBRIDGE_DROP_ENA  VTSS_BIT(2)
#define  VTSS_X_ANA_PORT_CPU_FWD_CFG_CPU_ALLBRIDGE_DROP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * If set, All LANs Bridge Management Group Address frames (DMAC =
 * 01-80-C2-00-00-10) are redirected to the CPU. See also
 * CPU_ALLBRIDGE_DROP_ENA.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_CPU_FWD_CFG . CPU_ALLBRIDGE_REDIR_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_CFG_CPU_ALLBRIDGE_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_PORT_CPU_FWD_CFG_CPU_ALLBRIDGE_REDIR_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_PORT_CPU_FWD_CFG_CPU_ALLBRIDGE_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * If set, frames redirected to the CPU will still be added to the OAM
 * statistics.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_CPU_FWD_CFG . CPU_OAM_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_CFG_CPU_OAM_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_PORT_CPU_FWD_CFG_CPU_OAM_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_PORT_CPU_FWD_CFG_CPU_OAM_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief CPU forwarding of BPDU frames
 *
 * \details
 * Register: \a ANA:PORT:CPU_FWD_BPDU_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_CPU_FWD_BPDU_CFG(gi)   VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,25)

/** 
 * \brief
 * If bit x is set, BPDU frame (DMAC = 01-80-C2-00-00-0x) is not forwarded
 * to any front ports.
 * Together with BPDU_REDIR_ENA, BPDU_DROP_ENA controls the forwarding of
 * BPDU frames:

 *
 * \details 
 * BPDU_DROP_ENA=0, BPDU_REDIR_ENA=0: No action
 * BPDU_DROP_ENA=0, BPDU_REDIR_ENA=1: Redirect to CPU
 * BPDU_DROP_ENA=1, BPDU_REDIR_ENA=0: Discard
 * BPDU_DROP_ENA=1, BPDU_REDIR_ENA=1: Copy to CPU

 *
 * Field: ::VTSS_ANA_PORT_CPU_FWD_BPDU_CFG . BPDU_DROP_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_ANA_PORT_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_ANA_PORT_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,16,16)

/** 
 * \brief
 * If bit x is set, BPDU frame (DMAC = 01-80-C2-00-00-0x) is redirected to
 * the CPU. See also BPDU_DROP_ENA.

 *
 * \details 
 * Field: ::VTSS_ANA_PORT_CPU_FWD_BPDU_CFG . BPDU_REDIR_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ANA_PORT_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ANA_PORT_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief CPU forwarding of GARP frames
 *
 * \details
 * Register: \a ANA:PORT:CPU_FWD_GARP_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_CPU_FWD_GARP_CFG(gi)   VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,26)

/** 
 * \brief
 * If bit x is set, GARP frame (DMAC = 01-80-C2-00-00-2x) is not forwarded
 * to any front port.
 * Together with GARP_REDIR_ENA, GARP_DROP_ENA controls the forwarding of
 * GARP frames:
 *
 * \details 
 * GARP_DROP_ENA=0, GARP_REDIR_ENA=0: No action
 * GARP_DROP_ENA=0, GARP_REDIR_ENA=1: Redirect to CPU
 * GARP_DROP_ENA=1, GARP_REDIR_ENA=0: Discard
 * GARP_DROP_ENA=1, GARP_REDIR_ENA=1: Copy to CPU
 *
 * Field: ::VTSS_ANA_PORT_CPU_FWD_GARP_CFG . GARP_DROP_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_GARP_CFG_GARP_DROP_ENA(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_ANA_PORT_CPU_FWD_GARP_CFG_GARP_DROP_ENA     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_ANA_PORT_CPU_FWD_GARP_CFG_GARP_DROP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,16,16)

/** 
 * \brief
 * If bit x is set, GARP frame (DMAC = 01-80-C2-00-00-2x) is redirected to
 * the CPU. See also GARP_DROP_ENA.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_CPU_FWD_GARP_CFG . GARP_REDIR_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_GARP_CFG_GARP_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ANA_PORT_CPU_FWD_GARP_CFG_GARP_REDIR_ENA     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ANA_PORT_CPU_FWD_GARP_CFG_GARP_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief CPU forwarding of CCM/Link trace frames
 *
 * \details
 * Register: \a ANA:PORT:CPU_FWD_CCM_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_CPU_FWD_CCM_CFG(gi)    VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,27)

/** 
 * \brief
 * If bit x is set, CCM/Link trace frame (DMAC = 01-80-C2-00-00-3x) is not
 * forwarded to any front port.
 * Together with CCM_REDIR_ENA, CCM_DROP_ENA controls the forwarding of
 * CCM/Link trace frames:
 *
 * \details 
 * CCM_DROP_ENA=0, CCM_REDIR_ENA=0: No action
 * CCM_DROP_ENA=0, CCM_REDIR_ENA=1: Redirect to CPU
 * CCM_DROP_ENA=1, CCM_REDIR_ENA=0: Discard
 * CCM_DROP_ENA=1, CCM_REDIR_ENA=1: Copy to CPU
 *
 * Field: ::VTSS_ANA_PORT_CPU_FWD_CCM_CFG . CCM_DROP_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_CCM_CFG_CCM_DROP_ENA(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_ANA_PORT_CPU_FWD_CCM_CFG_CCM_DROP_ENA     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_ANA_PORT_CPU_FWD_CCM_CFG_CCM_DROP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,16,16)

/** 
 * \brief
 * If bit x is set, CCM/Link trace frame (DMAC = 01-80-C2-00-00-3x) is
 * redirected to the CPU. See also CCM_DROP_ENA.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_CPU_FWD_CCM_CFG . CCM_REDIR_ENA
 */
#define  VTSS_F_ANA_PORT_CPU_FWD_CCM_CFG_CCM_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ANA_PORT_CPU_FWD_CCM_CFG_CCM_REDIR_ENA     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ANA_PORT_CPU_FWD_CCM_CFG_CCM_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Special port configuration
 *
 * \details
 * Register: \a ANA:PORT:PORT_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_PORT_CFG(gi)           VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,28)

/** 
 * \brief
 * If set, all frames received on this port are mirrored to the port set
 * configured in MIRRORPORTS (ie. ingress mirroring). For egress mirroring,
 * see EMIRRORMASK.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . SRC_MIRROR_ENA
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_SRC_MIRROR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_ANA_PORT_PORT_CFG_SRC_MIRROR_ENA  VTSS_BIT(15)
#define  VTSS_X_ANA_PORT_PORT_CFG_SRC_MIRROR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/** 
 * \brief
 * If set, learn frames on an ingress port, which has exceeded the maximum
 * number of MAC table entries are discarded. Forwarding to CPU is still
 * allowed. Note that if LEARN_ENA is cleared, then the LIMIT_DROP is
 * ignored.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . LIMIT_DROP
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_LIMIT_DROP(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_ANA_PORT_PORT_CFG_LIMIT_DROP  VTSS_BIT(14)
#define  VTSS_X_ANA_PORT_PORT_CFG_LIMIT_DROP(x)  VTSS_EXTRACT_BITFIELD(x,14,1)

/** 
 * \brief
 * If set, learn frames on an ingress port, which has exceeded the maximum
 * number of MAC table entries are copied to the CPU extraction queue
 * specified in CPUQ_CFG.CPUQ_LRN. Note that if LEARN_ENA is cleared, then
 * the LIMIT_CPU is ignored.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . LIMIT_CPU
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_LIMIT_CPU(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_ANA_PORT_PORT_CFG_LIMIT_CPU   VTSS_BIT(13)
#define  VTSS_X_ANA_PORT_PORT_CFG_LIMIT_CPU(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/** 
 * \brief
 * If set, incoming frames triggering a port move for a locked entry in the
 * MAC table received on this port are discarded. Forwarding to CPU is
 * still allowed. Note that if LEARN_ENA is cleared, then the
 * LOCKED_PORTMOVE_DROP is ignored.

 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . LOCKED_PORTMOVE_DROP
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_LOCKED_PORTMOVE_DROP(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_ANA_PORT_PORT_CFG_LOCKED_PORTMOVE_DROP  VTSS_BIT(12)
#define  VTSS_X_ANA_PORT_PORT_CFG_LOCKED_PORTMOVE_DROP(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/** 
 * \brief
 * If set, incoming frames triggering a port move for a locked MAC table
 * entry received on this port are copied to the CPU extraction queue
 * specified in CPUQ_CFG.CPUQ_LOCKED_PORTMOVE. Note that if LEARN_ENA is
 * cleared, then the LOCKED_PORTMOVE_CPU is ignored.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . LOCKED_PORTMOVE_CPU
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_LOCKED_PORTMOVE_CPU(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_ANA_PORT_PORT_CFG_LOCKED_PORTMOVE_CPU  VTSS_BIT(11)
#define  VTSS_X_ANA_PORT_PORT_CFG_LOCKED_PORTMOVE_CPU(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/** 
 * \brief
 * If set, incoming learn frames received on this port are discarded.
 * Forwarding to CPU is still allowed. Note that if LEARN_ENA is cleared,
 * then the LEARNDROP is ignored.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . LEARNDROP
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_LEARNDROP(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_ANA_PORT_PORT_CFG_LEARNDROP   VTSS_BIT(10)
#define  VTSS_X_ANA_PORT_PORT_CFG_LEARNDROP(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/** 
 * \brief
 * If set, incoming learn frames received on this port are copied to the
 * CPU extraction queue specified in CPUQ_CFG.CPUQ_LRN. Note that if
 * LEARN_ENA is cleared, then the LEARNCPU is ignored.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . LEARNCPU
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_LEARNCPU(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_PORT_PORT_CFG_LEARNCPU    VTSS_BIT(9)
#define  VTSS_X_ANA_PORT_PORT_CFG_LEARNCPU(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * If set, incoming learn frames received on this port are auto learned.
 * Note that if LEARN_ENA is cleared, then the LEARNAUTO is ignored.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . LEARNAUTO
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_LEARNAUTO(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_PORT_PORT_CFG_LEARNAUTO   VTSS_BIT(8)
#define  VTSS_X_ANA_PORT_PORT_CFG_LEARNAUTO(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * Enable learning for frames received on this port. If cleared, learning
 * is skipped and any configuration settings in LEARNAUTO, LEARNCPU,
 * LEARNDROP is ignored.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . LEARN_ENA
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_LEARN_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_PORT_PORT_CFG_LEARN_ENA   VTSS_BIT(7)
#define  VTSS_X_ANA_PORT_PORT_CFG_LEARN_ENA(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * Enable forwarding from this port based on VLAN and destination MAC
 * address. If cleared, the VLAN and MAC tables are not looked up and
 * result is set to 0. Learning and CPU forwarding are still possible.

 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . RECV_ENA
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_RECV_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_PORT_PORT_CFG_RECV_ENA    VTSS_BIT(6)
#define  VTSS_X_ANA_PORT_PORT_CFG_RECV_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Logical port number for front port. 
 * If port is not a member of a LLAG, then PORTID must be set to the
 * physical port number.
 * If port is a member of a LLAG, then PORTID must be set to the common
 * PORTID_VAL used for all member ports of the LLAG.
 * The value must not exceed the number of physical ports on the device.

 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . PORTID_VAL
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_PORTID_VAL(x)  VTSS_ENCODE_BITFIELD(x,2,4)
#define  VTSS_M_ANA_PORT_PORT_CFG_PORTID_VAL     VTSS_ENCODE_BITMASK(2,4)
#define  VTSS_X_ANA_PORT_PORT_CFG_PORTID_VAL(x)  VTSS_EXTRACT_BITFIELD(x,2,4)

/** 
 * \brief
 * Select B-domain table for frames received on this ingress port. MAC
 * table is looked up and learning updated in the B-domain, not affecting
 * or hitting stations learned on C-ports.    
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . USE_B_DOM_TBL
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_USE_B_DOM_TBL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_PORT_PORT_CFG_USE_B_DOM_TBL  VTSS_BIT(1)
#define  VTSS_X_ANA_PORT_PORT_CFG_USE_B_DOM_TBL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Assume LSR operation on this port. Rewriting will be enabled after
 * popped encapsulation.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PORT_CFG . LSR_MODE
 */
#define  VTSS_F_ANA_PORT_PORT_CFG_LSR_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_PORT_PORT_CFG_LSR_MODE    VTSS_BIT(0)
#define  VTSS_X_ANA_PORT_PORT_CFG_LSR_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Policer selection
 *
 * \details
 * Register: \a ANA:PORT:POL_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_POL_CFG(gi)            VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,29)

/** 
 * \brief
 * If set, frames with a DMAC = IEEE reserved addresses (BPDU, GARP, CCM,
 * ALLBRIGDE), which are copied to the CPU are not policed by any policers.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_POL_CFG . POL_CPU_REDIR_8021
 */
#define  VTSS_F_ANA_PORT_POL_CFG_POL_CPU_REDIR_8021(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_ANA_PORT_POL_CFG_POL_CPU_REDIR_8021  VTSS_BIT(19)
#define  VTSS_X_ANA_PORT_POL_CFG_POL_CPU_REDIR_8021(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/** 
 * \brief
 * If set, IGMP and MLD frames, which are redirected to the CPU are not
 * policed by any policers. The frames are still counted in the policers
 * buckets.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_POL_CFG . POL_CPU_REDIR_IP
 */
#define  VTSS_F_ANA_PORT_POL_CFG_POL_CPU_REDIR_IP(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_ANA_PORT_POL_CFG_POL_CPU_REDIR_IP  VTSS_BIT(18)
#define  VTSS_X_ANA_PORT_POL_CFG_POL_CPU_REDIR_IP(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/** 
 * \brief
 * Enable port policing for frames using this virtual port profile. Port
 * policing on physical port P uses policer P.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_POL_CFG . PORT_POL_ENA
 */
#define  VTSS_F_ANA_PORT_POL_CFG_PORT_POL_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_ANA_PORT_POL_CFG_PORT_POL_ENA  VTSS_BIT(17)
#define  VTSS_X_ANA_PORT_POL_CFG_PORT_POL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/** 
 * \brief
 * Bit mask, where bit<n> enables policing of frames classified to QoS
 * class n on this port. Policing of QoS class Q on physical port P uses
 * policer 32+P*8+Q. 
 * Only applicable to non-service-classified frames (ISDX=0) or
 * service-classified frames with disabled service policer
 * (ISDXTIDX.ISDX_SDLBI=0).

 *
 * \details 
 * Field: ::VTSS_ANA_PORT_POL_CFG . QUEUE_POL_ENA
 */
#define  VTSS_F_ANA_PORT_POL_CFG_QUEUE_POL_ENA(x)  VTSS_ENCODE_BITFIELD(x,9,8)
#define  VTSS_M_ANA_PORT_POL_CFG_QUEUE_POL_ENA     VTSS_ENCODE_BITMASK(9,8)
#define  VTSS_X_ANA_PORT_POL_CFG_QUEUE_POL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,9,8)

/** 
 * \brief
 * Each frame is checked against three policers: 1) port, 2) QoS or
 * service, and 3) VCAP. In this register, a bit set makes updating of a
 * policer dependant on the result from another. 
 * 
 * Bit<n+3*m> set means: Policer state <n> is checked before policer <m> is
 * updated.
 * 
 * Bit0: Port policer must be open in order to update port policer with
 * frame
 * Bit1: QoS or service policer must be open in order to update port
 * policer with frame
 * Bit2: VCAP policer must be open in order to update port policer with
 * frame
 * 
 * Bit3: Port policer must be open in order to update QoS or service
 * policer with frame
 * Bit4: QoS or service policer must be open in order to update QoS or
 * service policer with frame
 * Bit5: VCAP policer must be open in order to update QoS or service
 * policer with frame
 * 
 * Bit6: Port policer must be open in order to update VCAP policer with
 * frame
 * Bit7: QoS or service policer must be open in order to update VCAP
 * policer with frame
 * Bit8: VCAP policer must be open in order to update VCAP policer with
 * frame

 *
 * \details 
 * Field: ::VTSS_ANA_PORT_POL_CFG . POL_ORDER
 */
#define  VTSS_F_ANA_PORT_POL_CFG_POL_ORDER(x)  VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_ANA_PORT_POL_CFG_POL_ORDER     VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_ANA_PORT_POL_CFG_POL_ORDER(x)  VTSS_EXTRACT_BITFIELD(x,0,9)


/** 
 * \brief Timing protocol configuration
 *
 * \details
 * Register: \a ANA:PORT:PTP_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_PTP_CFG(gi)            VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,30)

/** 
 * \brief
 * Backplane mode for PTP. If set, the receive timestamp is read from the
 * PTP header (4 reserved bytes at offset 16) instead of from the ingress
 * timer. Ingress delays, PTP_DLY1_CFG and PTP_DLY2_CFG, are not applied in
 * backplane mode.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PTP_CFG . PTP_BACKPLANE_MODE
 */
#define  VTSS_F_ANA_PORT_PTP_CFG_PTP_BACKPLANE_MODE(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_PORT_PTP_CFG_PTP_BACKPLANE_MODE  VTSS_BIT(0)
#define  VTSS_X_ANA_PORT_PTP_CFG_PTP_BACKPLANE_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief PTP ingress delay 1 configuration
 *
 * \details
 * Register: \a ANA:PORT:PTP_DLY1_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_PTP_DLY1_CFG(gi)       VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,31)

/** 
 * \brief
 * Delay optionally subtracted from the frame's receive timestamp. This can
 * for instance be a peer-to-peer link delay or a delay due to asymmetry.
 * The subtraction is enabled through IS2 action REW_OP for one-step PTP.
 * Unit is ns. Value is signed.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PTP_DLY1_CFG . PTP_DLY1_VAL
 */
#define  VTSS_F_ANA_PORT_PTP_DLY1_CFG_PTP_DLY1_VAL(x)  (x)
#define  VTSS_M_ANA_PORT_PTP_DLY1_CFG_PTP_DLY1_VAL     0xffffffff
#define  VTSS_X_ANA_PORT_PTP_DLY1_CFG_PTP_DLY1_VAL(x)  (x)


/** 
 * \brief PTP ingress delay 2 configuration
 *
 * \details
 * Register: \a ANA:PORT:PTP_DLY2_CFG
 *
 * @param gi Replicator: x_ANA_PORT_CNT (??), 0-11
 */
#define VTSS_ANA_PORT_PTP_DLY2_CFG(gi)       VTSS_IOREG_IX(VTSS_TO_ANA,0x1c00,gi,64,0,32)

/** 
 * \brief
 * Delay optionally subtracted from the frame's receive timestamp. This can
 * for instance be a peer-to-peer link delay or a delay due to asymmetry.
 * The subtraction is enabled through IS2 action REW_OP for one-step PTP.
 * This is not applicable if the ingress port is in backplane mode. Unit is
 * ns. Value is signed.
 *
 * \details 
 * Field: ::VTSS_ANA_PORT_PTP_DLY2_CFG . PTP_DLY2_VAL
 */
#define  VTSS_F_ANA_PORT_PTP_DLY2_CFG_PTP_DLY2_VAL(x)  (x)
#define  VTSS_M_ANA_PORT_PTP_DLY2_CFG_PTP_DLY2_VAL     0xffffffff
#define  VTSS_X_ANA_PORT_PTP_DLY2_CFG_PTP_DLY2_VAL(x)  (x)

/**
 * Register Group: \a ANA:PFC
 *
 * Priority-based flow control configuration
 */


/** 
 * \brief Priority-based flow control configuration
 *
 * \details
 * Register: \a ANA:PFC:PFC_CFG
 *
 * @param gi Replicator: x_GAZ_CORE_FPORT_CNT (??), 0-10
 */
#define VTSS_ANA_PFC_PFC_CFG(gi)             VTSS_IOREG_IX(VTSS_TO_ANA,0x2200,gi,16,0,0)

/** 
 * \brief
 * Enable PFC per priority. Bit n enables PFC on priority n.
 *
 * \details 
 * Field: ::VTSS_ANA_PFC_PFC_CFG . RX_PFC_ENA
 */
#define  VTSS_F_ANA_PFC_PFC_CFG_RX_PFC_ENA(x)  VTSS_ENCODE_BITFIELD(x,2,8)
#define  VTSS_M_ANA_PFC_PFC_CFG_RX_PFC_ENA     VTSS_ENCODE_BITMASK(2,8)
#define  VTSS_X_ANA_PFC_PFC_CFG_RX_PFC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,8)

/** 
 * \brief
 * Configures the link speed. This is used to evaluate the time
 * specifications in incoming pause frames. 
 *
 * \details 
 * 0: 2500 Mbps
 * 1: 1000 Mbps
 * 2: 100 Mbps
 * 3: 10 Mbps
 *
 * Field: ::VTSS_ANA_PFC_PFC_CFG . FC_LINK_SPEED
 */
#define  VTSS_F_ANA_PFC_PFC_CFG_FC_LINK_SPEED(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ANA_PFC_PFC_CFG_FC_LINK_SPEED     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ANA_PFC_PFC_CFG_FC_LINK_SPEED(x)  VTSS_EXTRACT_BITFIELD(x,0,2)


/** 
 * \brief Current timer per priority
 *
 * \details
 * Register: \a ANA:PFC:PFC_TIMER
 *
 * @param gi Replicator: x_GAZ_CORE_FPORT_CNT (??), 0-10
 * @param ri Replicator: x_GAZ_CORE_PRIO_CNT (??), 0-7
 */
#define VTSS_ANA_PFC_PFC_TIMER(gi,ri)        VTSS_IOREG_IX(VTSS_TO_ANA,0x2200,gi,16,ri,1)

/** 
 * \brief
 * The current timer value per priority. Value >0 indicates that the
 * priority is paused.
 *
 * \details 
 * Unit is 512 bit times.
 *
 * Field: ::VTSS_ANA_PFC_PFC_TIMER . PFC_TIMER_VAL
 */
#define  VTSS_F_ANA_PFC_PFC_TIMER_PFC_TIMER_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ANA_PFC_PFC_TIMER_PFC_TIMER_VAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ANA_PFC_PFC_TIMER_PFC_TIMER_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)

/**
 * Register Group: \a ANA:IPT
 *
 * Protection table per ISDX
 */


/** 
 * \brief Configuration of OAM MEP
 *
 * \details
 * Register: \a ANA:IPT:OAM_MEP_CFG
 *
 * @param gi Replicator: x_GAZ_CORE_ISDX_COUNT (??), 0-255
 */
#define VTSS_ANA_IPT_OAM_MEP_CFG(gi)         VTSS_IOREG_IX(VTSS_TO_ANA,0x2000,gi,2,0,0)

/** 
 * \brief
 * Configures the associated protected OAM MEP for service protection.
 *
 * \details 
 * Field: ::VTSS_ANA_IPT_OAM_MEP_CFG . MEP_IDX_P
 */
#define  VTSS_F_ANA_IPT_OAM_MEP_CFG_MEP_IDX_P(x)  VTSS_ENCODE_BITFIELD(x,6,5)
#define  VTSS_M_ANA_IPT_OAM_MEP_CFG_MEP_IDX_P     VTSS_ENCODE_BITMASK(6,5)
#define  VTSS_X_ANA_IPT_OAM_MEP_CFG_MEP_IDX_P(x)  VTSS_EXTRACT_BITFIELD(x,6,5)

/** 
 * \brief
 * Configures the associated OAM MEP.
 *
 * \details 
 * Field: ::VTSS_ANA_IPT_OAM_MEP_CFG . MEP_IDX
 */
#define  VTSS_F_ANA_IPT_OAM_MEP_CFG_MEP_IDX(x)  VTSS_ENCODE_BITFIELD(x,1,5)
#define  VTSS_M_ANA_IPT_OAM_MEP_CFG_MEP_IDX     VTSS_ENCODE_BITMASK(1,5)
#define  VTSS_X_ANA_IPT_OAM_MEP_CFG_MEP_IDX(x)  VTSS_EXTRACT_BITFIELD(x,1,5)

/** 
 * \brief
 * Use the associated OAM MEP.
 *
 * \details 
 * Field: ::VTSS_ANA_IPT_OAM_MEP_CFG . MEP_IDX_ENA
 */
#define  VTSS_F_ANA_IPT_OAM_MEP_CFG_MEP_IDX_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_IPT_OAM_MEP_CFG_MEP_IDX_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_IPT_OAM_MEP_CFG_MEP_IDX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief ISDX protection table
 *
 * \details
 * Register: \a ANA:IPT:IPT
 *
 * @param gi Replicator: x_GAZ_CORE_ISDX_COUNT (??), 0-255
 */
#define VTSS_ANA_IPT_IPT(gi)                 VTSS_IOREG_IX(VTSS_TO_ANA,0x2000,gi,2,0,1)

/** 
 * \brief
 * Protection configuration for ISDX.
 *
 * \details 
 * 0: No protection
 * 1: Replace classified ISDX with ISDX_P if the ISDX's path group uses the
 * protected path.
 * 2: Working path: Discard the frame if the ISDX's path group uses the
 * protected path.
 * 3: Protected path: Discard the frame if the ISDX's path group uses the
 * working path.

 *
 * Field: ::VTSS_ANA_IPT_IPT . IPT_CFG
 */
#define  VTSS_F_ANA_IPT_IPT_IPT_CFG(x)        VTSS_ENCODE_BITFIELD(x,15,2)
#define  VTSS_M_ANA_IPT_IPT_IPT_CFG           VTSS_ENCODE_BITMASK(15,2)
#define  VTSS_X_ANA_IPT_IPT_IPT_CFG(x)        VTSS_EXTRACT_BITFIELD(x,15,2)

/** 
 * \brief
 * Replace the frame's classified ISDX with ISDX_P if the ISDX's path group
 * is upstream-protected and is using the protect path.
 * The new ISDX_P is used in the ISDX table, in VCAP IS2, VCAP ES0, and
 * when updating ingress service counters.
 *
 * \details 
 * Field: ::VTSS_ANA_IPT_IPT . ISDX_P
 */
#define  VTSS_F_ANA_IPT_IPT_ISDX_P(x)         VTSS_ENCODE_BITFIELD(x,7,8)
#define  VTSS_M_ANA_IPT_IPT_ISDX_P            VTSS_ENCODE_BITMASK(7,8)
#define  VTSS_X_ANA_IPT_IPT_ISDX_P(x)         VTSS_EXTRACT_BITFIELD(x,7,8)

/** 
 * \brief
 * Path protection group. This index points to the path protection entry in
 * the path protection table used for this ISDX. Only indexes 0 through 75
 * are valid.
 *
 * \details 
 * Field: ::VTSS_ANA_IPT_IPT . PPT_IDX
 */
#define  VTSS_F_ANA_IPT_IPT_PPT_IDX(x)        VTSS_ENCODE_BITFIELD(x,0,7)
#define  VTSS_M_ANA_IPT_IPT_PPT_IDX           VTSS_ENCODE_BITMASK(0,7)
#define  VTSS_X_ANA_IPT_IPT_PPT_IDX(x)        VTSS_EXTRACT_BITFIELD(x,0,7)

/**
 * Register Group: \a ANA:PPT
 *
 * Path group protection table per path
 */


/** 
 * \brief Path protection table
 *
 * \details
 * First register in this group maps to path protection group indexes 31:0.
 * Second register in this group maps to path protection group indexes
 * 63:32.
 * Third register in this group maps to path protection group indexes
 * 75:64.
 *
 * Register: \a ANA:PPT:PPT
 *
 * @param ri Register: PPT (??), 0-2
 */
#define VTSS_ANA_PPT_PPT(ri)                 VTSS_IOREG(VTSS_TO_ANA,0x22b0 + (ri))

/** 
 * \brief
 * Path protection status with one entry per path protection group. The
 * path protection group is selected by IPT.PPT_IDX from the ISDX
 * protection table. 
 * 
 * Bit n in PPT[0].PATH_CFG returns the status for path protection group n,
 * n <= 31.
 * Bit n in PPT[1].PATH_CFG returns the status for path protection group
 * n+32, 32 <= n <= 63.
 * Bit n in PPT[2].PATH_CFG returns the status for path protection group
 * n+64, 64 <= n <= 75.
 * 
 * Each bit is encoded the following way:
 *
 * \details 
 * 0: Path protection group uses working path.
 * 1: Path protection group uses protected path.
 *
 * Field: ::VTSS_ANA_PPT_PPT . PATH_STAT
 */
#define  VTSS_F_ANA_PPT_PPT_PATH_STAT(x)      (x)
#define  VTSS_M_ANA_PPT_PPT_PATH_STAT         0xffffffff
#define  VTSS_X_ANA_PPT_PPT_PATH_STAT(x)      (x)

/**
 * Register Group: \a ANA:FID_MAP
 *
 * FID mapping table per VID
 */


/** 
 * \brief Map VIDs to FIDs
 *
 * \details
 * FID mapping table per VID.
 * 
 * The table is looked up with the frame's VID as key. The returned FID is
 * used in MAC table lookups, MAC table learning, and in MSTP forwarding
 * (ANA::MSTI_STATE).
 *
 * Register: \a ANA:FID_MAP:FID_MAP
 *
 * @param ri Register: FID_MAP (??), 0-4095
 */
#define VTSS_ANA_FID_MAP_FID_MAP(ri)         VTSS_IOREG(VTSS_TO_ANA,0x0 + (ri))

/** 
 * \brief
 * FID used for frames received on C-ports
 * (ANA:PORT:PORT_CFG.USE_B_DOM_TBL=0). If FID_C_VAL=0 then FID_C_VAL=VID
 * is used instead.
 *
 * \details 
 * Field: ::VTSS_ANA_FID_MAP_FID_MAP . FID_C_VAL
 */
#define  VTSS_F_ANA_FID_MAP_FID_MAP_FID_C_VAL(x)  VTSS_ENCODE_BITFIELD(x,6,6)
#define  VTSS_M_ANA_FID_MAP_FID_MAP_FID_C_VAL     VTSS_ENCODE_BITMASK(6,6)
#define  VTSS_X_ANA_FID_MAP_FID_MAP_FID_C_VAL(x)  VTSS_EXTRACT_BITFIELD(x,6,6)

/** 
 * \brief
 * FID used for frames received on B-ports
 * (ANA:PORT:PORT_CFG.USE_B_DOM_TBL=1). If FID_B_VAL=0 then FID_B_VAL=VID
 * is used instead.
 *
 * \details 
 * Field: ::VTSS_ANA_FID_MAP_FID_MAP . FID_B_VAL
 */
#define  VTSS_F_ANA_FID_MAP_FID_MAP_FID_B_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_FID_MAP_FID_MAP_FID_B_VAL     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_FID_MAP_FID_MAP_FID_B_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * Register Group: \a ANA:COMMON
 *
 * Common configurations for classifier
 */


/** 
 * \brief Aggregation code generation
 *
 * \details
 * Register: \a ANA:COMMON:AGGR_CFG
 */
#define VTSS_ANA_COMMON_AGGR_CFG             VTSS_IOREG(VTSS_TO_ANA,0x242d)

/** 
 * \brief
 * Use pseudo random number for aggregation code. Overrule other
 * contributions.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_AGGR_CFG . AC_RND_ENA
 */
#define  VTSS_F_ANA_COMMON_AGGR_CFG_AC_RND_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_COMMON_AGGR_CFG_AC_RND_ENA  VTSS_BIT(7)
#define  VTSS_X_ANA_COMMON_AGGR_CFG_AC_RND_ENA(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * Use the lower 12 bits of the destination MAC address for aggregation
 * code.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_AGGR_CFG . AC_DMAC_ENA
 */
#define  VTSS_F_ANA_COMMON_AGGR_CFG_AC_DMAC_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_COMMON_AGGR_CFG_AC_DMAC_ENA  VTSS_BIT(6)
#define  VTSS_X_ANA_COMMON_AGGR_CFG_AC_DMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Use the lower 12 bits of the source MAC address for aggregation code.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_AGGR_CFG . AC_SMAC_ENA
 */
#define  VTSS_F_ANA_COMMON_AGGR_CFG_AC_SMAC_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_COMMON_AGGR_CFG_AC_SMAC_ENA  VTSS_BIT(5)
#define  VTSS_X_ANA_COMMON_AGGR_CFG_AC_SMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * Use the 20-bit IPv6 flow label for aggregation code.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_AGGR_CFG . AC_IP6_FLOW_LBL_ENA
 */
#define  VTSS_F_ANA_COMMON_AGGR_CFG_AC_IP6_FLOW_LBL_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_COMMON_AGGR_CFG_AC_IP6_FLOW_LBL_ENA  VTSS_BIT(4)
#define  VTSS_X_ANA_COMMON_AGGR_CFG_AC_IP6_FLOW_LBL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Use least significant 8 bits of both source port and destination port of
 * IPv6 frames for aggregation code.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_AGGR_CFG . AC_IP6_TCPUDP_ENA
 */
#define  VTSS_F_ANA_COMMON_AGGR_CFG_AC_IP6_TCPUDP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_COMMON_AGGR_CFG_AC_IP6_TCPUDP_ENA  VTSS_BIT(3)
#define  VTSS_X_ANA_COMMON_AGGR_CFG_AC_IP6_TCPUDP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Use least significant 8 bits of both source IP address and destination
 * IP address of IPv4 frames for aggregation code.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_AGGR_CFG . AC_IP4_SIPDIP_ENA
 */
#define  VTSS_F_ANA_COMMON_AGGR_CFG_AC_IP4_SIPDIP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_COMMON_AGGR_CFG_AC_IP4_SIPDIP_ENA  VTSS_BIT(2)
#define  VTSS_X_ANA_COMMON_AGGR_CFG_AC_IP4_SIPDIP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Use least significant 8 bits of both source port and destination port of
 * IPv4 frames for aggregation code.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_AGGR_CFG . AC_IP4_TCPUDP_ENA
 */
#define  VTSS_F_ANA_COMMON_AGGR_CFG_AC_IP4_TCPUDP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_COMMON_AGGR_CFG_AC_IP4_TCPUDP_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_COMMON_AGGR_CFG_AC_IP4_TCPUDP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Use the ISDX for aggregation code.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_AGGR_CFG . AC_ISDX_ENA
 */
#define  VTSS_F_ANA_COMMON_AGGR_CFG_AC_ISDX_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_COMMON_AGGR_CFG_AC_ISDX_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_COMMON_AGGR_CFG_AC_ISDX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief CPU extraction queue configuration
 *
 * \details
 * Register: \a ANA:COMMON:CPUQ_CFG
 */
#define VTSS_ANA_COMMON_CPUQ_CFG             VTSS_IOREG(VTSS_TO_ANA,0x242e)

/** 
 * \brief
 * CPU extraction queue used for MLD frames.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_CFG . CPUQ_MLD
 */
#define  VTSS_F_ANA_COMMON_CPUQ_CFG_CPUQ_MLD(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_ANA_COMMON_CPUQ_CFG_CPUQ_MLD     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_ANA_COMMON_CPUQ_CFG_CPUQ_MLD(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/** 
 * \brief
 * CPU extraction queue used for IGMP frames.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_CFG . CPUQ_IGMP
 */
#define  VTSS_F_ANA_COMMON_CPUQ_CFG_CPUQ_IGMP(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_ANA_COMMON_CPUQ_CFG_CPUQ_IGMP     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_ANA_COMMON_CPUQ_CFG_CPUQ_IGMP(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/** 
 * \brief
 * CPU extraction queue used for IPv4 multicast control frames.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_CFG . CPUQ_IPMC_CTRL
 */
#define  VTSS_F_ANA_COMMON_CPUQ_CFG_CPUQ_IPMC_CTRL(x)  VTSS_ENCODE_BITFIELD(x,21,3)
#define  VTSS_M_ANA_COMMON_CPUQ_CFG_CPUQ_IPMC_CTRL     VTSS_ENCODE_BITMASK(21,3)
#define  VTSS_X_ANA_COMMON_CPUQ_CFG_CPUQ_IPMC_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,21,3)

/** 
 * \brief
 * CPU extraction queue used for All LANs Bridge Management Group Address
 * frames (DMAC = 01-80-C2-00-00-10).
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_CFG . CPUQ_ALLBRIDGE
 */
#define  VTSS_F_ANA_COMMON_CPUQ_CFG_CPUQ_ALLBRIDGE(x)  VTSS_ENCODE_BITFIELD(x,18,3)
#define  VTSS_M_ANA_COMMON_CPUQ_CFG_CPUQ_ALLBRIDGE     VTSS_ENCODE_BITMASK(18,3)
#define  VTSS_X_ANA_COMMON_CPUQ_CFG_CPUQ_ALLBRIDGE(x)  VTSS_EXTRACT_BITFIELD(x,18,3)

/** 
 * \brief
 * CPU extraction queue for frames triggering a port move for a locked MAC
 * table entry.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_CFG . CPUQ_LOCKED_PORTMOVE
 */
#define  VTSS_F_ANA_COMMON_CPUQ_CFG_CPUQ_LOCKED_PORTMOVE(x)  VTSS_ENCODE_BITFIELD(x,15,3)
#define  VTSS_M_ANA_COMMON_CPUQ_CFG_CPUQ_LOCKED_PORTMOVE     VTSS_ENCODE_BITMASK(15,3)
#define  VTSS_X_ANA_COMMON_CPUQ_CFG_CPUQ_LOCKED_PORTMOVE(x)  VTSS_EXTRACT_BITFIELD(x,15,3)

/** 
 * \brief
 * CPU extraction queue for frames copied due to CPU_SRC_COPY_ENA
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_CFG . CPUQ_SRC_COPY
 */
#define  VTSS_F_ANA_COMMON_CPUQ_CFG_CPUQ_SRC_COPY(x)  VTSS_ENCODE_BITFIELD(x,12,3)
#define  VTSS_M_ANA_COMMON_CPUQ_CFG_CPUQ_SRC_COPY     VTSS_ENCODE_BITMASK(12,3)
#define  VTSS_X_ANA_COMMON_CPUQ_CFG_CPUQ_SRC_COPY(x)  VTSS_EXTRACT_BITFIELD(x,12,3)

/** 
 * \brief
 * CPU extraction queue for frames copied due to CPU_COPY return by MAC
 * table lookup
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_CFG . CPUQ_MAC_COPY
 */
#define  VTSS_F_ANA_COMMON_CPUQ_CFG_CPUQ_MAC_COPY(x)  VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_ANA_COMMON_CPUQ_CFG_CPUQ_MAC_COPY     VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_ANA_COMMON_CPUQ_CFG_CPUQ_MAC_COPY(x)  VTSS_EXTRACT_BITFIELD(x,9,3)

/** 
 * \brief
 * CPU extraction queue for frames copied due to learned or moved stations.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_CFG . CPUQ_LRN
 */
#define  VTSS_F_ANA_COMMON_CPUQ_CFG_CPUQ_LRN(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_ANA_COMMON_CPUQ_CFG_CPUQ_LRN     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_ANA_COMMON_CPUQ_CFG_CPUQ_LRN(x)  VTSS_EXTRACT_BITFIELD(x,6,3)

/** 
 * \brief
 * CPU extraction queue for frames copied due to mirroring to the CPU.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_CFG . CPUQ_MIRROR
 */
#define  VTSS_F_ANA_COMMON_CPUQ_CFG_CPUQ_MIRROR(x)  VTSS_ENCODE_BITFIELD(x,3,3)
#define  VTSS_M_ANA_COMMON_CPUQ_CFG_CPUQ_MIRROR     VTSS_ENCODE_BITMASK(3,3)
#define  VTSS_X_ANA_COMMON_CPUQ_CFG_CPUQ_MIRROR(x)  VTSS_EXTRACT_BITFIELD(x,3,3)

/** 
 * \brief
 * CPU extraction queue for frames copied due to SFLOW sampling.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_CFG . CPUQ_SFLOW
 */
#define  VTSS_F_ANA_COMMON_CPUQ_CFG_CPUQ_SFLOW(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_COMMON_CPUQ_CFG_CPUQ_SFLOW     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_COMMON_CPUQ_CFG_CPUQ_SFLOW(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief CPU extraction queue configuration 2
 *
 * \details
 * Register: \a ANA:COMMON:CPUQ_CFG2
 */
#define VTSS_ANA_COMMON_CPUQ_CFG2            VTSS_IOREG(VTSS_TO_ANA,0x242f)

/** 
 * \brief
 * CPU extraction queue used for VRAP frames.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_CFG2 . CPUQ_VRAP
 */
#define  VTSS_F_ANA_COMMON_CPUQ_CFG2_CPUQ_VRAP(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_COMMON_CPUQ_CFG2_CPUQ_VRAP     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_COMMON_CPUQ_CFG2_CPUQ_VRAP(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief CPU extraction queue per address of BPDU, GARP, and CCM frames.
 *
 * \details
 * The register instance number corresponds to the address of the extracted
 * frame. For instance: CPUQ_8021_CFG[4].CPUQ_BPDU_VAL is the CPU
 * extraction queue used for BPDU frames with address 01-80-C2-00-00-04.
 *
 * Register: \a ANA:COMMON:CPUQ_8021_CFG
 *
 * @param ri Register: CPUQ_8021_CFG (??), 0-15
 */
#define VTSS_ANA_COMMON_CPUQ_8021_CFG(ri)    VTSS_IOREG(VTSS_TO_ANA,0x2430 + (ri))

/** 
 * \brief
 * CPU extraction queue used for BPDU frames.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_8021_CFG . CPUQ_BPDU_VAL
 */
#define  VTSS_F_ANA_COMMON_CPUQ_8021_CFG_CPUQ_BPDU_VAL(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_ANA_COMMON_CPUQ_8021_CFG_CPUQ_BPDU_VAL     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_ANA_COMMON_CPUQ_8021_CFG_CPUQ_BPDU_VAL(x)  VTSS_EXTRACT_BITFIELD(x,6,3)

/** 
 * \brief
 * CPU extraction queue used for GARP frames.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_8021_CFG . CPUQ_GARP_VAL
 */
#define  VTSS_F_ANA_COMMON_CPUQ_8021_CFG_CPUQ_GARP_VAL(x)  VTSS_ENCODE_BITFIELD(x,3,3)
#define  VTSS_M_ANA_COMMON_CPUQ_8021_CFG_CPUQ_GARP_VAL     VTSS_ENCODE_BITMASK(3,3)
#define  VTSS_X_ANA_COMMON_CPUQ_8021_CFG_CPUQ_GARP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,3,3)

/** 
 * \brief
 * CPU extraction queue used for CCM/Link trace frames.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_CPUQ_8021_CFG . CPUQ_CCM_VAL
 */
#define  VTSS_F_ANA_COMMON_CPUQ_8021_CFG_CPUQ_CCM_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_COMMON_CPUQ_8021_CFG_CPUQ_CCM_VAL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_COMMON_CPUQ_8021_CFG_CPUQ_CCM_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief DSCP configuration per DSCP value.
 *
 * \details
 * Register: \a ANA:COMMON:DSCP_CFG
 *
 * @param ri Register: DSCP_CFG (??), 0-63
 */
#define VTSS_ANA_COMMON_DSCP_CFG(ri)         VTSS_IOREG(VTSS_TO_ANA,0x2440 + (ri))

/** 
 * \brief
 * Maps the frame's DSCP value to a drop precedence level. This is enabled
 * in QOS_CFG.QOS_DSCP_ENA.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_DSCP_CFG . DP_DSCP_VAL
 */
#define  VTSS_F_ANA_COMMON_DSCP_CFG_DP_DSCP_VAL(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_ANA_COMMON_DSCP_CFG_DP_DSCP_VAL  VTSS_BIT(11)
#define  VTSS_X_ANA_COMMON_DSCP_CFG_DP_DSCP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/** 
 * \brief
 * Maps the frame's DSCP value to a QoS class. This is enabled in
 * QOS_CFG.QOS_DSCP_ENA.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_DSCP_CFG . QOS_DSCP_VAL
 */
#define  VTSS_F_ANA_COMMON_DSCP_CFG_QOS_DSCP_VAL(x)  VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_ANA_COMMON_DSCP_CFG_QOS_DSCP_VAL     VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_ANA_COMMON_DSCP_CFG_QOS_DSCP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,8,3)

/** 
 * \brief
 * Translated DSCP value triggered if DSCP translation is set for port
 * (QOS_CFG[port].DSCP_TRANSLATE_ENA)
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_DSCP_CFG . DSCP_TRANSLATE_VAL
 */
#define  VTSS_F_ANA_COMMON_DSCP_CFG_DSCP_TRANSLATE_VAL(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_ANA_COMMON_DSCP_CFG_DSCP_TRANSLATE_VAL     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_ANA_COMMON_DSCP_CFG_DSCP_TRANSLATE_VAL(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/** 
 * \brief
 * Must be set for a DSCP value if the DSCP value is to be used for QoS
 * classification.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_DSCP_CFG . DSCP_TRUST_ENA
 */
#define  VTSS_F_ANA_COMMON_DSCP_CFG_DSCP_TRUST_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_COMMON_DSCP_CFG_DSCP_TRUST_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_COMMON_DSCP_CFG_DSCP_TRUST_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Set if the DSCP value is selected to be rewritten. This is controlled in
 * QOS_CFG.DSCP_REWR_CFG.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_DSCP_CFG . DSCP_REWR_ENA
 */
#define  VTSS_F_ANA_COMMON_DSCP_CFG_DSCP_REWR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_COMMON_DSCP_CFG_DSCP_REWR_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_COMMON_DSCP_CFG_DSCP_REWR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief DSCP rewrite values per DP level and QoS class
 *
 * \details
 * Register: \a ANA:COMMON:DSCP_REWR_CFG
 *
 * @param ri Register: DSCP_REWR_CFG (??), 0-15
 */
#define VTSS_ANA_COMMON_DSCP_REWR_CFG(ri)    VTSS_IOREG(VTSS_TO_ANA,0x2480 + (ri))

/** 
 * \brief
 * Map the frame's DP level and QoS class to a DSCP value. DSCP =
 * DSCP_REWR_CFG[8*DP level + QoS class].DSCP_QOS_REWR_VAL. This is
 * controlled in QOS_CFG.DSCP_REWR_CFG and DSCP_CFG.DSCP_REWR_ENA.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_DSCP_REWR_CFG . DSCP_QOS_REWR_VAL
 */
#define  VTSS_F_ANA_COMMON_DSCP_REWR_CFG_DSCP_QOS_REWR_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_COMMON_DSCP_REWR_CFG_DSCP_QOS_REWR_VAL     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_COMMON_DSCP_REWR_CFG_DSCP_QOS_REWR_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,6)


/** 
 * \brief VCAP range checkers
 *
 * \details
 * Register: \a ANA:COMMON:VCAP_RNG_TYPE_CFG
 *
 * @param ri Register: VCAP_RNG_TYPE_CFG (??), 0-7
 */
#define VTSS_ANA_COMMON_VCAP_RNG_TYPE_CFG(ri)  VTSS_IOREG(VTSS_TO_ANA,0x2490 + (ri))

/** 
 * \details 
 * 0: Idle
 * 1: TCP/UDP destination port is matched against range
 * 2: TCP/UDP source port is matched against range
 * 3: TCP/UDP source and destination ports are matched against range. Match
 * if either source or destination port is within range.
 * 4: VID is matched against range (S1: VID in frame, S2: classified VID)
 * 5: DSCP value is matched against range
 * 6: Reserved
 * 7: Reserved
 *
 * Field: ::VTSS_ANA_COMMON_VCAP_RNG_TYPE_CFG . VCAP_RNG_CFG
 */
#define  VTSS_F_ANA_COMMON_VCAP_RNG_TYPE_CFG_VCAP_RNG_CFG(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_COMMON_VCAP_RNG_TYPE_CFG_VCAP_RNG_CFG     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_COMMON_VCAP_RNG_TYPE_CFG_VCAP_RNG_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief Range configuration per range checker
 *
 * \details
 * Register: \a ANA:COMMON:VCAP_RNG_VAL_CFG
 *
 * @param ri Register: VCAP_RNG_VAL_CFG (??), 0-7
 */
#define VTSS_ANA_COMMON_VCAP_RNG_VAL_CFG(ri)  VTSS_IOREG(VTSS_TO_ANA,0x2498 + (ri))

/** 
 * \brief
 * Lower value. Value is included in range.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_VCAP_RNG_VAL_CFG . VCAP_RNG_MIN_VAL
 */
#define  VTSS_F_ANA_COMMON_VCAP_RNG_VAL_CFG_VCAP_RNG_MIN_VAL(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_ANA_COMMON_VCAP_RNG_VAL_CFG_VCAP_RNG_MIN_VAL     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_ANA_COMMON_VCAP_RNG_VAL_CFG_VCAP_RNG_MIN_VAL(x)  VTSS_EXTRACT_BITFIELD(x,16,16)

/** 
 * \brief
 * Upper value. Value is included in range.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_VCAP_RNG_VAL_CFG . VCAP_RNG_MAX_VAL
 */
#define  VTSS_F_ANA_COMMON_VCAP_RNG_VAL_CFG_VCAP_RNG_MAX_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ANA_COMMON_VCAP_RNG_VAL_CFG_VCAP_RNG_MAX_VAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ANA_COMMON_VCAP_RNG_VAL_CFG_VCAP_RNG_MAX_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief VRAP classifier configuration
 *
 * \details
 * Register: \a ANA:COMMON:VRAP_CFG
 */
#define VTSS_ANA_COMMON_VRAP_CFG             VTSS_IOREG(VTSS_TO_ANA,0x24a0)

/** 
 * \brief
 * If set, VRAP frames must be single VLAN tagged and the frame's VID must
 * match ANA::VRAP_CFG.VRAP_VID. If cleared, VRAP frames must be untagged.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_VRAP_CFG . VRAP_VLAN_AWARE_ENA
 */
#define  VTSS_F_ANA_COMMON_VRAP_CFG_VRAP_VLAN_AWARE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_ANA_COMMON_VRAP_CFG_VRAP_VLAN_AWARE_ENA  VTSS_BIT(12)
#define  VTSS_X_ANA_COMMON_VRAP_CFG_VRAP_VLAN_AWARE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/** 
 * \brief
 * VID value for VRAP frames.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_VRAP_CFG . VRAP_VID
 */
#define  VTSS_F_ANA_COMMON_VRAP_CFG_VRAP_VID(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_COMMON_VRAP_CFG_VRAP_VID     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_COMMON_VRAP_CFG_VRAP_VID(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief VRAP data
 *
 * \details
 * Register: \a ANA:COMMON:VRAP_HDR_DATA
 */
#define VTSS_ANA_COMMON_VRAP_HDR_DATA        VTSS_IOREG(VTSS_TO_ANA,0x24a1)

/** 
 * \brief
 * The frame's VRAP header (4 bytes after EPID) is matched against
 * VRAP_HDR_DATA, except for bits don't cared by VRAP_HDR_MASK.

 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_VRAP_HDR_DATA . VRAP_HDR_DATA
 */
#define  VTSS_F_ANA_COMMON_VRAP_HDR_DATA_VRAP_HDR_DATA(x)  (x)
#define  VTSS_M_ANA_COMMON_VRAP_HDR_DATA_VRAP_HDR_DATA     0xffffffff
#define  VTSS_X_ANA_COMMON_VRAP_HDR_DATA_VRAP_HDR_DATA(x)  (x)


/** 
 * \brief VRAP mask
 *
 * \details
 * Register: \a ANA:COMMON:VRAP_HDR_MASK
 */
#define VTSS_ANA_COMMON_VRAP_HDR_MASK        VTSS_IOREG(VTSS_TO_ANA,0x24a2)

/** 
 * \brief
 * Bits set in VRAP_HDR_MASK don't care the equivalent bits in
 * VRAP_HDR_DATA.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_VRAP_HDR_MASK . VRAP_HDR_MASK
 */
#define  VTSS_F_ANA_COMMON_VRAP_HDR_MASK_VRAP_HDR_MASK(x)  (x)
#define  VTSS_M_ANA_COMMON_VRAP_HDR_MASK_VRAP_HDR_MASK     0xffffffff
#define  VTSS_X_ANA_COMMON_VRAP_HDR_MASK_VRAP_HDR_MASK(x)  (x)


/** 
 * \brief Various options for discard filters
 *
 * \details
 * Register: \a ANA:COMMON:DISCARD_CFG
 */
#define VTSS_ANA_COMMON_DISCARD_CFG          VTSS_IOREG(VTSS_TO_ANA,0x24a3)

/** 
 * \brief
 * Frames discarded due to wrong tagging will be classified to ISDX 0.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_DISCARD_CFG . DROP_TAGGING_ISDX0
 */
#define  VTSS_F_ANA_COMMON_DISCARD_CFG_DROP_TAGGING_ISDX0(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_COMMON_DISCARD_CFG_DROP_TAGGING_ISDX0  VTSS_BIT(3)
#define  VTSS_X_ANA_COMMON_DISCARD_CFG_DROP_TAGGING_ISDX0(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Frames discarded with L2/L3 protocol filter will be classified to ISDX
 * 0.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_DISCARD_CFG . DROP_CTRLPROT_ISDX0
 */
#define  VTSS_F_ANA_COMMON_DISCARD_CFG_DROP_CTRLPROT_ISDX0(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_COMMON_DISCARD_CFG_DROP_CTRLPROT_ISDX0  VTSS_BIT(2)
#define  VTSS_X_ANA_COMMON_DISCARD_CFG_DROP_CTRLPROT_ISDX0(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Frames discarded due to wrong tagging will still allow S2 lookup.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_DISCARD_CFG . DROP_TAGGING_S2_ENA
 */
#define  VTSS_F_ANA_COMMON_DISCARD_CFG_DROP_TAGGING_S2_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_COMMON_DISCARD_CFG_DROP_TAGGING_S2_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_COMMON_DISCARD_CFG_DROP_TAGGING_S2_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Frames discarded with L2/L3 protocol filter will still allow S2 lookup.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_DISCARD_CFG . DROP_CTRLPROT_S2_ENA
 */
#define  VTSS_F_ANA_COMMON_DISCARD_CFG_DROP_CTRLPROT_S2_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_COMMON_DISCARD_CFG_DROP_CTRLPROT_S2_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_COMMON_DISCARD_CFG_DROP_CTRLPROT_S2_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief FID selector configuration
 *
 * \details
 * Register: \a ANA:COMMON:FID_CFG
 */
#define VTSS_ANA_COMMON_FID_CFG              VTSS_IOREG(VTSS_TO_ANA,0x24a4)

/** 
 * \brief
 * If set, the frame's classified VID is used instead of the FID for
 * multicast frames when hashing into the MAC table for the DMAC lookup.
 * The IS1 action FID_SEL can still overrule this setting. The SMAC lookup
 * is unchanged by this configuration.
 *
 * \details 
 * Field: ::VTSS_ANA_COMMON_FID_CFG . VID_MC_ENA
 */
#define  VTSS_F_ANA_COMMON_FID_CFG_VID_MC_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_COMMON_FID_CFG_VID_MC_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_COMMON_FID_CFG_VID_MC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * Register Group: \a ANA:POL
 *
 * Policer configuration
 */


/** 
 * \brief Excess configuration
 *
 * \details
 * Register: \a ANA:POL:POL_PIR_CFG
 *
 * @param gi Replicator: x_GAZ_CORE_POL_COUNT (??), 0-383
 */
#define VTSS_ANA_POL_POL_PIR_CFG(gi)         VTSS_IOREG_IX(VTSS_TO_ANA,0x1000,gi,8,0,0)

/** 
 * \brief
 * Excess information rate (EIR). Unit is 33 1/3 kbps.
 *
 * \details 
 * Field: ::VTSS_ANA_POL_POL_PIR_CFG . PIR_RATE
 */
#define  VTSS_F_ANA_POL_POL_PIR_CFG_PIR_RATE(x)  VTSS_ENCODE_BITFIELD(x,6,15)
#define  VTSS_M_ANA_POL_POL_PIR_CFG_PIR_RATE     VTSS_ENCODE_BITMASK(6,15)
#define  VTSS_X_ANA_POL_POL_PIR_CFG_PIR_RATE(x)  VTSS_EXTRACT_BITFIELD(x,6,15)

/** 
 * \brief
 * Excess burst size (EBS). Maximum allowed value is 60. Unit is 4
 * kilobytes.
 *
 * \details 
 * Field: ::VTSS_ANA_POL_POL_PIR_CFG . PIR_BURST
 */
#define  VTSS_F_ANA_POL_POL_PIR_CFG_PIR_BURST(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_POL_POL_PIR_CFG_PIR_BURST     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_POL_POL_PIR_CFG_PIR_BURST(x)  VTSS_EXTRACT_BITFIELD(x,0,6)


/** 
 * \brief Committed configuration
 *
 * \details
 * Register: \a ANA:POL:POL_CIR_CFG
 *
 * @param gi Replicator: x_GAZ_CORE_POL_COUNT (??), 0-383
 */
#define VTSS_ANA_POL_POL_CIR_CFG(gi)         VTSS_IOREG_IX(VTSS_TO_ANA,0x1000,gi,8,0,1)

/** 
 * \brief
 * Committed information rate (CIR). Unit is 33 1/3 kbps.
 *
 * \details 
 * Field: ::VTSS_ANA_POL_POL_CIR_CFG . CIR_RATE
 */
#define  VTSS_F_ANA_POL_POL_CIR_CFG_CIR_RATE(x)  VTSS_ENCODE_BITFIELD(x,6,15)
#define  VTSS_M_ANA_POL_POL_CIR_CFG_CIR_RATE     VTSS_ENCODE_BITMASK(6,15)
#define  VTSS_X_ANA_POL_POL_CIR_CFG_CIR_RATE(x)  VTSS_EXTRACT_BITFIELD(x,6,15)

/** 
 * \brief
 * Committed burst size (CBS). Maximum allowed value is 60. Unit is 4
 * kilobytes.
 *
 * \details 
 * Field: ::VTSS_ANA_POL_POL_CIR_CFG . CIR_BURST
 */
#define  VTSS_F_ANA_POL_POL_CIR_CFG_CIR_BURST(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_POL_POL_CIR_CFG_CIR_BURST     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_POL_POL_CIR_CFG_CIR_BURST(x)  VTSS_EXTRACT_BITFIELD(x,0,6)


/** 
 * \brief Common configuration for this policer
 *
 * \details
 * Register: \a ANA:POL:POL_MODE_CFG
 *
 * @param gi Replicator: x_GAZ_CORE_POL_COUNT (??), 0-383
 */
#define VTSS_ANA_POL_POL_MODE_CFG(gi)        VTSS_IOREG_IX(VTSS_TO_ANA,0x1000,gi,8,0,2)

/** 
 * \brief
 * Size of interframe gap to add to each frame if line rate policing is
 * chosen in FRM_MODE.
 *
 * \details 
 * Field: ::VTSS_ANA_POL_POL_MODE_CFG . IPG_SIZE
 */
#define  VTSS_F_ANA_POL_POL_MODE_CFG_IPG_SIZE(x)  VTSS_ENCODE_BITFIELD(x,5,5)
#define  VTSS_M_ANA_POL_POL_MODE_CFG_IPG_SIZE     VTSS_ENCODE_BITMASK(5,5)
#define  VTSS_X_ANA_POL_POL_MODE_CFG_IPG_SIZE(x)  VTSS_EXTRACT_BITFIELD(x,5,5)

/** 
 * \brief
 * Accounting mode of the policer.
 *
 * \details 
 * 0: Line rate. Measure bytes in frames including IPG_SIZE.
 * 1: Data rate. Measure bytes in frames excluding IPG.
 * 2. Frame rate. Measure frames with rate unit = 33 1/3 frames per second
 * and burst unit = 32.8 frames.
 * 3: Frame rate. Measure frames with rate unit = 1/3 frame per second
 * burst unit = 0.3 frames.
 *
 * Field: ::VTSS_ANA_POL_POL_MODE_CFG . FRM_MODE
 */
#define  VTSS_F_ANA_POL_POL_MODE_CFG_FRM_MODE(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_ANA_POL_POL_MODE_CFG_FRM_MODE     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_ANA_POL_POL_MODE_CFG_FRM_MODE(x)  VTSS_EXTRACT_BITFIELD(x,3,2)

/** 
 * \brief
 * Coupling flag. If enabled, yellow frames are allowed to use CIR as well
 * as EIR. If disabled, yellow frames are only allowed to use CIR.
 *
 * \details 
 * 0. Coupling is disabled.
 * 1: Coupling is enabled.
 *
 * Field: ::VTSS_ANA_POL_POL_MODE_CFG . DLB_COUPLED
 */
#define  VTSS_F_ANA_POL_POL_MODE_CFG_DLB_COUPLED(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_POL_POL_MODE_CFG_DLB_COUPLED  VTSS_BIT(2)
#define  VTSS_X_ANA_POL_POL_MODE_CFG_DLB_COUPLED(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Enable dual leaky bucket mode. If disabled, the policer operates as a
 * single leaky bucket policer governed by POL_PIR_CFG. If enabled, the
 * policer operates as a dual leaky bucket policer governed by POL_PIR_CFG
 * and POL_CIR_CFG.
 *
 * \details 
 * Field: ::VTSS_ANA_POL_POL_MODE_CFG . CIR_ENA
 */
#define  VTSS_F_ANA_POL_POL_MODE_CFG_CIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_POL_POL_MODE_CFG_CIR_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_POL_POL_MODE_CFG_CIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * If set, overshoot is allowed. This enables that a frame of any length is
 * accepted if the policer is open even if the frame causes the bucket to
 * use more than the remaining capacity. 
 * If cleared, overshoot is not allowed. This enables that the policer will
 * not accept a new frame if accepting the frame means that more than
 * policer's remaining capacity is used.
 *
 * \details 
 * Field: ::VTSS_ANA_POL_POL_MODE_CFG . OVERSHOOT_ENA
 */
#define  VTSS_F_ANA_POL_POL_MODE_CFG_OVERSHOOT_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_POL_POL_MODE_CFG_OVERSHOOT_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_POL_POL_MODE_CFG_OVERSHOOT_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Excess state of the policer
 *
 * \details
 * Register: \a ANA:POL:POL_PIR_STATE
 *
 * @param gi Replicator: x_GAZ_CORE_POL_COUNT (??), 0-383
 */
#define VTSS_ANA_POL_POL_PIR_STATE(gi)       VTSS_IOREG_IX(VTSS_TO_ANA,0x1000,gi,8,0,3)

/** 
 * \brief
 * Current fill level of the excess bucket. Unit is 0.5 bits.
 *
 * \details 
 * Field: ::VTSS_ANA_POL_POL_PIR_STATE . PIR_LVL
 */
#define  VTSS_F_ANA_POL_POL_PIR_STATE_PIR_LVL(x)  VTSS_ENCODE_BITFIELD(x,0,22)
#define  VTSS_M_ANA_POL_POL_PIR_STATE_PIR_LVL     VTSS_ENCODE_BITMASK(0,22)
#define  VTSS_X_ANA_POL_POL_PIR_STATE_PIR_LVL(x)  VTSS_EXTRACT_BITFIELD(x,0,22)


/** 
 * \brief Committed state of the policer
 *
 * \details
 * Register: \a ANA:POL:POL_CIR_STATE
 *
 * @param gi Replicator: x_GAZ_CORE_POL_COUNT (??), 0-383
 */
#define VTSS_ANA_POL_POL_CIR_STATE(gi)       VTSS_IOREG_IX(VTSS_TO_ANA,0x1000,gi,8,0,4)

/** 
 * \brief
 * Current fill level of the committed bucket. Unit is 0.5 bits.
 *
 * \details 
 * Field: ::VTSS_ANA_POL_POL_CIR_STATE . CIR_LVL
 */
#define  VTSS_F_ANA_POL_POL_CIR_STATE_CIR_LVL(x)  VTSS_ENCODE_BITFIELD(x,0,22)
#define  VTSS_M_ANA_POL_POL_CIR_STATE_CIR_LVL     VTSS_ENCODE_BITMASK(0,22)
#define  VTSS_X_ANA_POL_POL_CIR_STATE_CIR_LVL(x)  VTSS_EXTRACT_BITFIELD(x,0,22)


/** 
 * \brief Internal policer state
 *
 * \details
 * Register: \a ANA:POL:POL_STATE
 *
 * @param gi Replicator: x_GAZ_CORE_POL_COUNT (??), 0-383
 */
#define VTSS_ANA_POL_POL_STATE(gi)           VTSS_IOREG_IX(VTSS_TO_ANA,0x1000,gi,8,0,5)

/** 
 * \brief
 * The last 5us fraction the bucket was updated
 *
 * \details 
 * Field: ::VTSS_ANA_POL_POL_STATE . LEAK_TIME
 */
#define  VTSS_F_ANA_POL_POL_STATE_LEAK_TIME(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ANA_POL_POL_STATE_LEAK_TIME     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ANA_POL_POL_STATE_LEAK_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * Register Group: \a ANA:POL_MISC
 *
 * Policer flow control configuration
 */


/** 
 * \brief Flow control configuration per front port
 *
 * \details
 * Register: \a ANA:POL_MISC:POL_FLOWC
 *
 * @param ri Register: POL_FLOWC (??), 0-26
 */
#define VTSS_ANA_POL_MISC_POL_FLOWC(ri)      VTSS_IOREG(VTSS_TO_ANA,0x22e0 + (ri))

/** 
 * \brief
 * Use MAC flow control for lowering ingress rate
 *
 * \details 
 * 0: Standard policing. Frames are discarded when the rate is exceeded.
 * 1: Flow control policing. Policer instructs the MAC to issue pause
 * frames when the rate is exceeded.

 *
 * Field: ::VTSS_ANA_POL_MISC_POL_FLOWC . POL_FLOWC
 */
#define  VTSS_F_ANA_POL_MISC_POL_FLOWC_POL_FLOWC(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_POL_MISC_POL_FLOWC_POL_FLOWC  VTSS_BIT(0)
#define  VTSS_X_ANA_POL_MISC_POL_FLOWC_POL_FLOWC(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Set flow control hysteresis
 *
 * \details
 * Register: \a ANA:POL_MISC:POL_HYST
 */
#define VTSS_ANA_POL_MISC_POL_HYST           VTSS_IOREG(VTSS_TO_ANA,0x22fb)

/** 
 * \brief
 * Set hysteresis for when to re-open a bucket after the burst capacity has
 * been used. Unit is 1 kilobytes. This applies to policer in flow control
 * mode (POL_FLOWC=1).
 *
 * \details 
 * Field: ::VTSS_ANA_POL_MISC_POL_HYST . POL_FC_HYST
 */
#define  VTSS_F_ANA_POL_MISC_POL_HYST_POL_FC_HYST(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_ANA_POL_MISC_POL_HYST_POL_FC_HYST     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_ANA_POL_MISC_POL_HYST_POL_FC_HYST(x)  VTSS_EXTRACT_BITFIELD(x,4,6)

/** 
 * \brief
 * Set hysteresis for when to re-open a bucket after the burst capacity has
 * been used. Unit is 2 kilobytes. This applies to policer in drop mode
 * (POL_FLOWC=0).
 *
 * \details 
 * Field: ::VTSS_ANA_POL_MISC_POL_HYST . POL_DROP_HYST
 */
#define  VTSS_F_ANA_POL_MISC_POL_HYST_POL_DROP_HYST(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ANA_POL_MISC_POL_HYST_POL_DROP_HYST     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ANA_POL_MISC_POL_HYST_POL_DROP_HYST(x)  VTSS_EXTRACT_BITFIELD(x,0,4)


/** 
 * \brief Common configuration for all policers
 *
 * \details
 * Register: \a ANA:POL_MISC:POL_MISC_CFG
 */
#define VTSS_ANA_POL_MISC_POL_MISC_CFG       VTSS_IOREG(VTSS_TO_ANA,0x22fc)

/** 
 * \brief
 * Keep all configured buckets closed.
 *
 * \details 
 * Field: ::VTSS_ANA_POL_MISC_POL_MISC_CFG . POL_CLOSE_ALL
 */
#define  VTSS_F_ANA_POL_MISC_POL_MISC_CFG_POL_CLOSE_ALL(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_POL_MISC_POL_MISC_CFG_POL_CLOSE_ALL  VTSS_BIT(1)
#define  VTSS_X_ANA_POL_MISC_POL_MISC_CFG_POL_CLOSE_ALL(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Disable leaking from the policers.
 *
 * \details 
 * Field: ::VTSS_ANA_POL_MISC_POL_MISC_CFG . POL_LEAK_DIS
 */
#define  VTSS_F_ANA_POL_MISC_POL_MISC_CFG_POL_LEAK_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_POL_MISC_POL_MISC_CFG_POL_LEAK_DIS  VTSS_BIT(0)
#define  VTSS_X_ANA_POL_MISC_POL_MISC_CFG_POL_LEAK_DIS(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


#endif /* _VTSS_OCELOT_REGS_ANA_H_ */
