HelpInfo,C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\mbin\assistant
Implementation;Synthesis;RootName:M2sExt
Implementation;Synthesis|| CL240 ||@W:XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. ||M2sExt.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/145||M2sExt_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2sExt.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/146||M2sExt_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. ||M2sExt.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/147||M2sExt_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2sExt.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/148||M2sExt_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:RCOSC_25_50MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. ||M2sExt.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/149||M2sExt_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\FABOSC_0\M2sExt_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||M2sExt.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/155||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/157||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal aempty is undriven ||M2sExt.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/160||fifo_256x8_smartfusion2.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal afull is undriven ||M2sExt.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/161||fifo_256x8_smartfusion2.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal inv_1_y is undriven ||M2sExt.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/167||fifo_256x8_smartfusion2.vhd(354);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/354
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/181||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/182||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0||M2sExt.srr(185);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/185||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning register receive_full_int  ||M2sExt.srr(186);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/186||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||M2sExt.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/191||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/195||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/196||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/197||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_9\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||M2sExt.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/201||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/203||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal aempty is undriven ||M2sExt.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/206||fifo_256x8_smartfusion2.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal afull is undriven ||M2sExt.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/207||fifo_256x8_smartfusion2.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal inv_1_y is undriven ||M2sExt.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/211||fifo_256x8_smartfusion2.vhd(354);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/354
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/219||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/220||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0||M2sExt.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/223||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning register receive_full_int  ||M2sExt.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/224||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||M2sExt.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/229||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/233||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/234||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/235||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_8\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||M2sExt.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/239||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(241);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/241||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal aempty is undriven ||M2sExt.srr(244);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/244||fifo_256x8_smartfusion2.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal afull is undriven ||M2sExt.srr(245);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/245||fifo_256x8_smartfusion2.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal inv_1_y is undriven ||M2sExt.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/249||fifo_256x8_smartfusion2.vhd(354);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/354
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/257||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/258||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0||M2sExt.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/261||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning register receive_full_int  ||M2sExt.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/262||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||M2sExt.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/267||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/271||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/272||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/273||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_7\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||M2sExt.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/277||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/279||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal aempty is undriven ||M2sExt.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/282||fifo_256x8_smartfusion2.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal afull is undriven ||M2sExt.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/283||fifo_256x8_smartfusion2.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal inv_1_y is undriven ||M2sExt.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/287||fifo_256x8_smartfusion2.vhd(354);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/354
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/295||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/296||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0||M2sExt.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/299||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning register receive_full_int  ||M2sExt.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/300||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||M2sExt.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/305||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/309||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/310||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/311||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_6\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||M2sExt.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/315||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/317||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal aempty is undriven ||M2sExt.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/320||fifo_256x8_smartfusion2.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal afull is undriven ||M2sExt.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/321||fifo_256x8_smartfusion2.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal inv_1_y is undriven ||M2sExt.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/325||fifo_256x8_smartfusion2.vhd(354);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/354
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/333||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/334||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0||M2sExt.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/337||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning register receive_full_int  ||M2sExt.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/338||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||M2sExt.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/343||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/347||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/348||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/349||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_5\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||M2sExt.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/353||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/355||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal aempty is undriven ||M2sExt.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/358||fifo_256x8_smartfusion2.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal afull is undriven ||M2sExt.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/359||fifo_256x8_smartfusion2.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal inv_1_y is undriven ||M2sExt.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/363||fifo_256x8_smartfusion2.vhd(354);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/354
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/371||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/372||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0||M2sExt.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/375||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning register receive_full_int  ||M2sExt.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/376||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||M2sExt.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/381||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/385||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/386||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/387||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_4\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||M2sExt.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/391||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/393||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal aempty is undriven ||M2sExt.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/396||fifo_256x8_smartfusion2.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal afull is undriven ||M2sExt.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/397||fifo_256x8_smartfusion2.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal inv_1_y is undriven ||M2sExt.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/401||fifo_256x8_smartfusion2.vhd(354);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/354
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/409||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/410||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0||M2sExt.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/413||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning register receive_full_int  ||M2sExt.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/414||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||M2sExt.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/419||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/423||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/424||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/425||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_3\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||M2sExt.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/429||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/431||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal aempty is undriven ||M2sExt.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/434||fifo_256x8_smartfusion2.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal afull is undriven ||M2sExt.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/435||fifo_256x8_smartfusion2.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal inv_1_y is undriven ||M2sExt.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/439||fifo_256x8_smartfusion2.vhd(354);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/354
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/447||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/448||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0||M2sExt.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/451||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning register receive_full_int  ||M2sExt.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/452||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||M2sExt.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/457||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/461||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/462||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/463||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_2\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||M2sExt.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/467||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/469||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal aempty is undriven ||M2sExt.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/472||fifo_256x8_smartfusion2.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal afull is undriven ||M2sExt.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/473||fifo_256x8_smartfusion2.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal inv_1_y is undriven ||M2sExt.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/477||fifo_256x8_smartfusion2.vhd(354);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/354
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/485||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(486);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/486||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0||M2sExt.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/489||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning register receive_full_int  ||M2sExt.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/490||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||M2sExt.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/495||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(499);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/499||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/500||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/501||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_1\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD638 ||@W:Signal controlreg3 is undriven ||M2sExt.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/505||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/507||CoreUART.vhd(358);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/358
Implementation;Synthesis|| CD638 ||@W:Signal aempty is undriven ||M2sExt.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/510||fifo_256x8_smartfusion2.vhd(70);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/70
Implementation;Synthesis|| CD638 ||@W:Signal afull is undriven ||M2sExt.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/511||fifo_256x8_smartfusion2.vhd(71);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/71
Implementation;Synthesis|| CD638 ||@W:Signal inv_1_y is undriven ||M2sExt.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/515||fifo_256x8_smartfusion2.vhd(354);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd'/linenumber/354
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/523||Rx_async.vhd(269);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/269
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/524||Rx_async.vhd(361);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/361
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0||M2sExt.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/527||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CL169 ||@W:Pruning register receive_full_int  ||M2sExt.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/528||Rx_async.vhd(380);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/380
Implementation;Synthesis|| CD638 ||@W:Signal baud_cntr_one is undriven ||M2sExt.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/533||Clock_gen.vhd(55);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/55
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/537||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/538||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.||M2sExt.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/539||CoreUARTapb.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\work\M2sExt_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd'/linenumber/149
Implementation;Synthesis|| CD604 ||@W:OTHERS clause is not synthesized ||M2sExt.srr(546);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/546||spi_master.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CORESPI\3.0.156\rtl\vhdl\core\spi_master.vhd'/linenumber/107
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process||M2sExt.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/551||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process||M2sExt.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/552||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process||M2sExt.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/553||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process||M2sExt.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/554||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process||M2sExt.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/555||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process||M2sExt.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/556||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process||M2sExt.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/557||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process||M2sExt.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/558||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process||M2sExt.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/559||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process||M2sExt.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/560||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process||M2sExt.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/561||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process||M2sExt.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/562||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process||M2sExt.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/563||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process||M2sExt.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/564||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process||M2sExt.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/565||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_2(13 downto 0)  ||M2sExt.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/567||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_2(12 downto 0)  ||M2sExt.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/568||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_2(12 downto 0)  ||M2sExt.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/569||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_2(12 downto 0)  ||M2sExt.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/570||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_2(12 downto 0)  ||M2sExt.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/571||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_rcosc_2  ||M2sExt.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/572||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_q1_2  ||M2sExt.srr(573);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/573||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_rcosc_2  ||M2sExt.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/574||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_rcosc_2  ||M2sExt.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/575||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_rcosc_2  ||M2sExt.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/576||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_rcosc_2  ||M2sExt.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/577||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_q1_2  ||M2sExt.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/578||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_q1_2  ||M2sExt.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/579||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_q1_2  ||M2sExt.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/580||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_q1_2  ||M2sExt.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/581||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif3_enable_3  ||M2sExt.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/582||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif2_enable_3  ||M2sExt.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/583||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif1_enable_3  ||M2sExt.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/584||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning register count_sdif0_enable_3  ||M2sExt.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/585||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL169 ||@W:Pruning register count_ddr_enable_3  ||M2sExt.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/586||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0||M2sExt.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/592||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register release_ext_reset  ||M2sExt.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/593||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| CL169 ||@W:Pruning register EXT_RESET_OUT_int  ||M2sExt.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/594||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_state(2 downto 0)  ||M2sExt.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/595||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_q1  ||M2sExt.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/596||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis|| CL169 ||@W:Pruning register sm2_areset_n_clk_base  ||M2sExt.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\synthesis\M2sExt.srr'/linenumber/597||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'C:\Users\AndersonHan\Desktop\BentoBox\Fpga\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||(null)||Please refer to the log file for details about 679 Warning(s)||M2sExt.srr;liberoaction://open_report/file/M2sExt.srr||(null);(null)
Implementation;Compile;RootName:M2sExt
Implementation;Compile||(null)||Please refer to the log file for details about 8 Info(s)||M2sExt_compile_log.log;liberoaction://open_report/file/M2sExt_compile_log.log||(null);(null)
Implementation;Place and Route;RootName:M2sExt
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||M2sExt_layout_log.log;liberoaction://open_report/file/M2sExt_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||M2sExt_generateBitstream.log;liberoaction://open_report/file/M2sExt_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:M2sExt
