Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jul 30 12:08:18 2018
| Host         : HEP-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.035       -0.057                      2                15132        0.042        0.000                      0                15102        3.187        0.000                       0                  5180  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 12.500}       25.000          40.000          
design_1_i/clk_wiz_0/inst/clk_in1        {0.000 12.500}       25.000          40.000          
  clk_out1_design_1_clk_wiz_0_0          {0.000 4.167}        8.333           120.000         
  clkfbout_design_1_clk_wiz_0_0          {0.000 12.500}       25.000          40.000          
design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                               6.664        0.000                      0                13995        0.058        0.000                      0                13995       11.520        0.000                       0                  4909  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    7.500        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -0.035       -0.057                      2                 1095        0.042        0.000                      0                 1095        3.187        0.000                       0                   267  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     22.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0            clk_fpga_0                                     2.741        0.000                      0                  135        0.337        0.000                      0                  120  
design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]  clk_fpga_0                                     2.717        0.000                      0                    1        0.195        0.000                      0                    1  
clk_fpga_0                               clk_out1_design_1_clk_wiz_0_0                  0.334        0.000                      0                   42        0.193        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0        3.769        0.000                      0                    1        0.328        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.214ns  (logic 1.059ns (20.310%)  route 4.155ns (79.690%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 15.463 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.655    15.463    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.459    15.922 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/Q
                         net (fo=7, routed)           2.086    18.008    design_1_i/tdc_0/inst/trig_arbiter_inst/l1a_seen
    SLICE_X32Y43         LUT4 (Prop_lut4_I0_O)        0.124    18.132 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2/O
                         net (fo=5, routed)           0.597    18.729    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.150    18.879 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6/O
                         net (fo=1, routed)           0.429    19.308    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.326    19.634 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          1.043    20.677    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X33Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X33Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[1]/C
                         clock pessimism              0.230    27.923    
                         clock uncertainty           -0.377    27.546    
    SLICE_X33Y43         FDSE (Setup_fdse_C_CE)      -0.205    27.341    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[1]
  -------------------------------------------------------------------
                         required time                         27.341    
                         arrival time                         -20.677    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.214ns  (logic 1.059ns (20.310%)  route 4.155ns (79.690%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 15.463 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.655    15.463    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.459    15.922 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/Q
                         net (fo=7, routed)           2.086    18.008    design_1_i/tdc_0/inst/trig_arbiter_inst/l1a_seen
    SLICE_X32Y43         LUT4 (Prop_lut4_I0_O)        0.124    18.132 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2/O
                         net (fo=5, routed)           0.597    18.729    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.150    18.879 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6/O
                         net (fo=1, routed)           0.429    19.308    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.326    19.634 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          1.043    20.677    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X33Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X33Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[2]/C
                         clock pessimism              0.230    27.923    
                         clock uncertainty           -0.377    27.546    
    SLICE_X33Y43         FDSE (Setup_fdse_C_CE)      -0.205    27.341    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[2]
  -------------------------------------------------------------------
                         required time                         27.341    
                         arrival time                         -20.677    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.214ns  (logic 1.059ns (20.310%)  route 4.155ns (79.690%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 15.463 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.655    15.463    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.459    15.922 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/Q
                         net (fo=7, routed)           2.086    18.008    design_1_i/tdc_0/inst/trig_arbiter_inst/l1a_seen
    SLICE_X32Y43         LUT4 (Prop_lut4_I0_O)        0.124    18.132 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2/O
                         net (fo=5, routed)           0.597    18.729    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.150    18.879 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6/O
                         net (fo=1, routed)           0.429    19.308    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.326    19.634 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          1.043    20.677    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X33Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X33Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[6]/C
                         clock pessimism              0.230    27.923    
                         clock uncertainty           -0.377    27.546    
    SLICE_X33Y43         FDSE (Setup_fdse_C_CE)      -0.205    27.341    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[6]
  -------------------------------------------------------------------
                         required time                         27.341    
                         arrival time                         -20.677    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.761ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.116ns  (logic 1.059ns (20.699%)  route 4.057ns (79.301%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 15.463 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.655    15.463    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.459    15.922 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/Q
                         net (fo=7, routed)           2.086    18.008    design_1_i/tdc_0/inst/trig_arbiter_inst/l1a_seen
    SLICE_X32Y43         LUT4 (Prop_lut4_I0_O)        0.124    18.132 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2/O
                         net (fo=5, routed)           0.597    18.729    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.150    18.879 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6/O
                         net (fo=1, routed)           0.429    19.308    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.326    19.634 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.945    20.579    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X33Y42         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.499    27.691    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X33Y42         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[7]/C
                         clock pessimism              0.230    27.922    
                         clock uncertainty           -0.377    27.545    
    SLICE_X33Y42         FDSE (Setup_fdse_C_CE)      -0.205    27.340    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[7]
  -------------------------------------------------------------------
                         required time                         27.340    
                         arrival time                         -20.579    
  -------------------------------------------------------------------
                         slack                                  6.761    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.120ns  (logic 1.059ns (20.683%)  route 4.061ns (79.317%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 15.463 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.655    15.463    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.459    15.922 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/Q
                         net (fo=7, routed)           2.086    18.008    design_1_i/tdc_0/inst/trig_arbiter_inst/l1a_seen
    SLICE_X32Y43         LUT4 (Prop_lut4_I0_O)        0.124    18.132 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2/O
                         net (fo=5, routed)           0.597    18.729    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.150    18.879 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6/O
                         net (fo=1, routed)           0.429    19.308    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.326    19.634 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.949    20.583    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X34Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X34Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[3]/C
                         clock pessimism              0.230    27.923    
                         clock uncertainty           -0.377    27.546    
    SLICE_X34Y43         FDSE (Setup_fdse_C_CE)      -0.169    27.377    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[3]
  -------------------------------------------------------------------
                         required time                         27.377    
                         arrival time                         -20.583    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.062ns  (logic 1.059ns (20.922%)  route 4.003ns (79.078%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 15.463 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.655    15.463    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.459    15.922 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/Q
                         net (fo=7, routed)           2.086    18.008    design_1_i/tdc_0/inst/trig_arbiter_inst/l1a_seen
    SLICE_X32Y43         LUT4 (Prop_lut4_I0_O)        0.124    18.132 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2/O
                         net (fo=5, routed)           0.597    18.729    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.150    18.879 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6/O
                         net (fo=1, routed)           0.429    19.308    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.326    19.634 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.891    20.525    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X33Y44         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X33Y44         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[0]/C
                         clock pessimism              0.230    27.923    
                         clock uncertainty           -0.377    27.546    
    SLICE_X33Y44         FDSE (Setup_fdse_C_CE)      -0.205    27.341    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[0]
  -------------------------------------------------------------------
                         required time                         27.341    
                         arrival time                         -20.525    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.074ns  (logic 1.059ns (20.871%)  route 4.015ns (79.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 15.463 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.655    15.463    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.459    15.922 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/Q
                         net (fo=7, routed)           2.086    18.008    design_1_i/tdc_0/inst/trig_arbiter_inst/l1a_seen
    SLICE_X32Y43         LUT4 (Prop_lut4_I0_O)        0.124    18.132 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2/O
                         net (fo=5, routed)           0.597    18.729    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.150    18.879 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6/O
                         net (fo=1, routed)           0.429    19.308    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.326    19.634 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.903    20.537    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X32Y44         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X32Y44         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[10]/C
                         clock pessimism              0.230    27.923    
                         clock uncertainty           -0.377    27.546    
    SLICE_X32Y44         FDSE (Setup_fdse_C_CE)      -0.169    27.377    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[10]
  -------------------------------------------------------------------
                         required time                         27.377    
                         arrival time                         -20.537    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.840ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.074ns  (logic 1.059ns (20.871%)  route 4.015ns (79.130%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 15.463 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.655    15.463    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.459    15.922 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/Q
                         net (fo=7, routed)           2.086    18.008    design_1_i/tdc_0/inst/trig_arbiter_inst/l1a_seen
    SLICE_X32Y43         LUT4 (Prop_lut4_I0_O)        0.124    18.132 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2/O
                         net (fo=5, routed)           0.597    18.729    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.150    18.879 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6/O
                         net (fo=1, routed)           0.429    19.308    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.326    19.634 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.903    20.537    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X32Y44         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X32Y44         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[9]/C
                         clock pessimism              0.230    27.923    
                         clock uncertainty           -0.377    27.546    
    SLICE_X32Y44         FDSE (Setup_fdse_C_CE)      -0.169    27.377    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[9]
  -------------------------------------------------------------------
                         required time                         27.377    
                         arrival time                         -20.537    
  -------------------------------------------------------------------
                         slack                                  6.840    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        5.025ns  (logic 1.059ns (21.075%)  route 3.966ns (78.925%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 15.463 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.655    15.463    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.459    15.922 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/Q
                         net (fo=7, routed)           2.086    18.008    design_1_i/tdc_0/inst/trig_arbiter_inst/l1a_seen
    SLICE_X32Y43         LUT4 (Prop_lut4_I0_O)        0.124    18.132 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2/O
                         net (fo=5, routed)           0.597    18.729    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.150    18.879 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6/O
                         net (fo=1, routed)           0.429    19.308    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.326    19.634 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.854    20.488    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X32Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X32Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[8]/C
                         clock pessimism              0.230    27.923    
                         clock uncertainty           -0.377    27.546    
    SLICE_X32Y43         FDSE (Setup_fdse_C_CE)      -0.169    27.377    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[8]
  -------------------------------------------------------------------
                         required time                         27.377    
                         arrival time                         -20.488    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.935ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 fall@12.500ns)
  Data Path Delay:        4.978ns  (logic 1.059ns (21.273%)  route 3.919ns (78.727%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    2.963ns = ( 15.463 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                     12.500    12.500 f  
    PS7_X0Y0             PS7                          0.000    12.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    13.707    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.808 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.655    15.463    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X23Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y21         FDRE (Prop_fdre_C_Q)         0.459    15.922 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_seen_reg/Q
                         net (fo=7, routed)           2.086    18.008    design_1_i/tdc_0/inst/trig_arbiter_inst/l1a_seen
    SLICE_X32Y43         LUT4 (Prop_lut4_I0_O)        0.124    18.132 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2/O
                         net (fo=5, routed)           0.597    18.729    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[8]_i_2_n_0
    SLICE_X33Y42         LUT2 (Prop_lut2_I0_O)        0.150    18.879 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6/O
                         net (fo=1, routed)           0.429    19.308    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_6_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I5_O)        0.326    19.634 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.807    20.441    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X34Y42         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.499    27.691    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X34Y42         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[4]/C
                         clock pessimism              0.230    27.922    
                         clock uncertainty           -0.377    27.545    
    SLICE_X34Y42         FDSE (Setup_fdse_C_CE)      -0.169    27.376    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[4]
  -------------------------------------------------------------------
                         required time                         27.376    
                         arrival time                         -20.441    
  -------------------------------------------------------------------
                         slack                                  6.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.566     0.907    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y46         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.116     1.164    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X12Y45         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.834     1.204    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y45         SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X12Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/cmd_out_hist_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/cmd_out_hist_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.702%)  route 0.243ns (63.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.558     0.899    design_1_i/main_0/inst/clk40
    SLICE_X22Y53         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/Q
                         net (fo=8, routed)           0.243     1.283    design_1_i/main_0/inst/data2[128]
    SLICE_X18Y54         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.830     1.200    design_1_i/main_0/inst/clk40
    SLICE_X18Y54         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[1]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X18Y54         FDRE (Hold_fdre_C_D)         0.047     1.213    design_1_i/main_0/inst/cmd_out_hist_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.282%)  route 0.276ns (59.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.582     0.923    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y42          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.276     1.339    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X2Y52          LUT5 (Prop_lut5_I3_O)        0.045     1.384 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.384    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X2Y52          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.853     1.223    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X2Y52          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y52          FDRE (Hold_fdre_C_D)         0.091     1.285    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.607%)  route 0.272ns (59.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.564     0.905    design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y49         FDRE                                         r  design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=2, routed)           0.272     1.318    design_1_i/main_0/inst/field15[7]
    SLICE_X19Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.363 r  design_1_i/main_0/inst/msg[151]_i_1/O
                         net (fo=1, routed)           0.000     1.363    design_1_i/main_0/inst/p_2_in[151]
    SLICE_X19Y50         FDRE                                         r  design_1_i/main_0/inst/msg_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.831     1.201    design_1_i/main_0/inst/clk40
    SLICE_X19Y50         FDRE                                         r  design_1_i/main_0/inst/msg_reg[151]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X19Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    design_1_i/main_0/inst/msg_reg[151]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.215%)  route 0.178ns (55.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.567     0.908    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y48         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.178     1.226    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X8Y47          SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.835     1.205    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.943    
    SLICE_X8Y47          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/msg_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.458%)  route 0.274ns (59.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.567     0.908    design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y49         FDRE                                         r  design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/cccd_0/inst/cccd_v1_0_S00_AXI_inst/slv_reg5_reg[3]/Q
                         net (fo=2, routed)           0.274     1.322    design_1_i/main_0/inst/field6[115]
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.045     1.367 r  design_1_i/main_0/inst/msg[115]_i_1/O
                         net (fo=1, routed)           0.000     1.367    design_1_i/main_0/inst/p_2_in[115]
    SLICE_X13Y50         FDRE                                         r  design_1_i/main_0/inst/msg_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.834     1.204    design_1_i/main_0/inst/clk40
    SLICE_X13Y50         FDRE                                         r  design_1_i/main_0/inst/msg_reg[115]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/main_0/inst/msg_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/main_0/inst/cmd_out_hist_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/main_0/inst/received_data_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.026%)  route 0.303ns (61.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.558     0.899    design_1_i/main_0/inst/clk40
    SLICE_X22Y56         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y56         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/main_0/inst/cmd_out_hist_reg[61]/Q
                         net (fo=2, routed)           0.303     1.343    design_1_i/main_0/inst/cmd_out_hist_reg_n_0_[61]
    SLICE_X20Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.388 r  design_1_i/main_0/inst/received_data[61]_i_1/O
                         net (fo=1, routed)           0.000     1.388    design_1_i/main_0/inst/received_data[61]_i_1_n_0
    SLICE_X20Y56         FDRE                                         r  design_1_i/main_0/inst/received_data_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.829     1.199    design_1_i/main_0/inst/clk40
    SLICE_X20Y56         FDRE                                         r  design_1_i/main_0/inst/received_data_reg[61]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y56         FDRE (Hold_fdre_C_D)         0.120     1.285    design_1_i/main_0/inst/received_data_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.221ns (46.668%)  route 0.253ns (53.332%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.554     0.895    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/rd_clk
    SLICE_X21Y17         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.253     1.288    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X25Y18         MUXF8 (Prop_muxf8_S_O)       0.080     1.368 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     1.368    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]__0[31]
    SLICE_X25Y18         FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.819     1.189    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X25Y18         FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X25Y18         FDSE (Hold_fdse_C_D)         0.105     1.260    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.564     0.905    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X9Y38          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.102    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X8Y38          LUT5 (Prop_lut5_I0_O)        0.045     1.147 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.147    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X8Y38          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.832     1.202    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y38          FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.285     0.918    
    SLICE_X8Y38          FDRE (Hold_fdre_C_D)         0.120     1.038    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.221ns (45.905%)  route 0.260ns (54.095%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.554     0.895    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/rd_clk
    SLICE_X21Y17         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=32, routed)          0.260     1.296    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X25Y16         MUXF8 (Prop_muxf8_S_O)       0.080     1.376 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/goreg_bm.dout_i_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     1.376    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[15]__0[23]
    SLICE_X25Y16         FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.821     1.191    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X25Y16         FDSE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X25Y16         FDSE (Hold_fdse_C_D)         0.105     1.262    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y8   design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y1   design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y1   design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y3   design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y0   design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y6   design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y10  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y12  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y9   design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y2   design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y41  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y44   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y44  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y45  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y44   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y45   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y45   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y41   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y44  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y44  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         12.500      11.520     SLICE_X16Y19  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y41  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y44   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y44  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y45  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y44   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y45   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y45   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X8Y41   design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         12.500      11.520     SLICE_X12Y44  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            2  Failing Endpoints,  Worst Slack       -0.035ns,  Total Violation       -0.057ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.187ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.035ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.534ns  (logic 0.896ns (25.351%)  route 2.638ns (74.649%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 9.860 - 8.333 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 5.818 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.651     5.818    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y26         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.524     6.342 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/Q
                         net (fo=18, routed)          0.394     6.735    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=19, routed)          0.576     7.435    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.559 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.505     8.064    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ENA_I_2
    SLICE_X24Y38         LUT2 (Prop_lut2_I0_O)        0.124     8.188 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           1.164     9.352    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_15
    RAMB36_X1Y12         RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.526     9.860    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y12         RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.850    
                         clock uncertainty           -0.090     9.760    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.317    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.317    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                 -0.035    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.555ns  (logic 0.896ns (25.205%)  route 2.659ns (74.795%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 9.879 - 8.333 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 5.818 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.651     5.818    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y26         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.524     6.342 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/Q
                         net (fo=18, routed)          0.394     6.735    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=19, routed)          0.680     7.539    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     7.663 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=7, routed)           0.769     8.432    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ENA_I
    SLICE_X15Y36         LUT2 (Prop_lut2_I0_O)        0.124     8.556 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.817     9.372    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.546     9.879    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.004     9.883    
                         clock uncertainty           -0.090     9.794    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.351    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.351    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.498ns  (logic 0.896ns (25.613%)  route 2.602ns (74.387%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 9.881 - 8.333 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 5.818 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.651     5.818    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y26         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.524     6.342 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/Q
                         net (fo=18, routed)          0.394     6.735    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=19, routed)          1.480     8.339    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X11Y11         LUT6 (Prop_lut6_I4_O)        0.124     8.463 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=1, routed)           0.154     8.618    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ENA_I_16
    SLICE_X11Y11         LUT2 (Prop_lut2_I0_O)        0.124     8.742 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_43/O
                         net (fo=1, routed)           0.574     9.316    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_22
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.548     9.881    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y1          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.004     9.885    
                         clock uncertainty           -0.090     9.796    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.353    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.353    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.436ns  (logic 0.896ns (26.079%)  route 2.540ns (73.921%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 9.875 - 8.333 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 5.818 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.651     5.818    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y26         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.524     6.342 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/Q
                         net (fo=18, routed)          0.394     6.735    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=19, routed)          0.680     7.539    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     7.663 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=7, routed)           0.975     8.638    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    SLICE_X9Y31          LUT2 (Prop_lut2_I0_O)        0.124     8.762 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           0.492     9.253    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_8
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.542     9.875    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.004     9.879    
                         clock uncertainty           -0.090     9.790    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.347    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.347    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.435ns  (logic 0.896ns (26.082%)  route 2.539ns (73.918%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 9.882 - 8.333 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 5.818 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.651     5.818    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y26         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.524     6.342 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/Q
                         net (fo=18, routed)          0.394     6.735    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=19, routed)          0.680     7.539    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     7.663 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=7, routed)           0.193     7.856    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    SLICE_X25Y30         LUT2 (Prop_lut2_I0_O)        0.124     7.980 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           1.273     9.253    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_7
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.549     9.882    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.004     9.886    
                         clock uncertainty           -0.090     9.797    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.354    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.354    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.422ns  (logic 0.896ns (26.183%)  route 2.526ns (73.817%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.877 - 8.333 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 5.818 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.651     5.818    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y26         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.524     6.342 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/Q
                         net (fo=18, routed)          0.394     6.735    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=19, routed)          1.476     8.336    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X8Y14          LUT6 (Prop_lut6_I1_O)        0.124     8.460 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.295     8.755    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ENA_I_6
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124     8.879 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.361     9.240    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_17
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.544     9.877    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y2          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.004     9.881    
                         clock uncertainty           -0.090     9.792    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.349    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.349    
                         arrival time                          -9.240    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.387ns  (logic 0.896ns (26.457%)  route 2.491ns (73.543%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 9.864 - 8.333 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 5.818 - 4.167 ) 
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.651     5.818    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y26         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.524     6.342 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/Q
                         net (fo=18, routed)          0.394     6.735    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=19, routed)          0.382     7.242    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X23Y26         LUT3 (Prop_lut3_I2_O)        0.124     7.366 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16/O
                         net (fo=7, routed)           1.075     8.441    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENA_I_0
    SLICE_X24Y51         LUT2 (Prop_lut2_I0_O)        0.124     8.565 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.639     9.204    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_12
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.530     9.864    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.010     9.854    
                         clock uncertainty           -0.090     9.764    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.321    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.321    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.379ns  (logic 0.896ns (26.514%)  route 2.483ns (73.486%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 9.876 - 8.333 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 5.818 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.651     5.818    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y26         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.524     6.342 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/Q
                         net (fo=18, routed)          0.394     6.735    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=19, routed)          0.680     7.539    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     7.663 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=7, routed)           0.971     8.634    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA_I
    SLICE_X24Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.758 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.439     9.197    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_1
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.543     9.876    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.105     9.981    
                         clock uncertainty           -0.090     9.891    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.448    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.448    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.378ns  (logic 0.896ns (26.524%)  route 2.482ns (73.476%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 9.877 - 8.333 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 5.818 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.651     5.818    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y26         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.524     6.342 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/Q
                         net (fo=18, routed)          0.394     6.735    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=19, routed)          0.382     7.242    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X23Y26         LUT3 (Prop_lut3_I2_O)        0.124     7.366 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16/O
                         net (fo=7, routed)           1.354     8.719    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ENA_I_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.124     8.843 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.352     9.196    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_11
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.544     9.877    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.105     9.982    
                         clock uncertainty           -0.090     9.892    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.449    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.449    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_out1_design_1_clk_wiz_0_0 fall@4.167ns)
  Data Path Delay:        3.342ns  (logic 0.896ns (26.808%)  route 2.446ns (73.192%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 9.875 - 8.333 ) 
    Source Clock Delay      (SCD):    1.651ns = ( 5.818 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677     5.844    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     2.306 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.066    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.651     5.818    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y26         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         FDRE (Prop_fdre_C_Q)         0.524     6.342 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/Q
                         net (fo=18, routed)          0.394     6.735    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X25Y26         LUT2 (Prop_lut2_I0_O)        0.124     6.859 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_5/O
                         net (fo=19, routed)          0.680     7.539    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg
    SLICE_X25Y30         LUT3 (Prop_lut3_I2_O)        0.124     7.663 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15/O
                         net (fo=7, routed)           0.881     8.544    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENA_I
    SLICE_X29Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.668 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.491     9.160    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.542     9.875    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.105     9.980    
                         clock uncertainty           -0.090     9.890    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     9.447    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          9.447    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  0.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.645%)  route 0.234ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.550     0.550    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y28         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/Q
                         net (fo=3, routed)           0.234     0.924    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[6]
    SLICE_X22Y29         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.817     0.817    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y29         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X22Y29         FDRE (Hold_fdre_C_D)         0.070     0.882    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.246ns (61.484%)  route 0.154ns (38.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552     0.552    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X20Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y30         FDRE (Prop_fdre_C_Q)         0.148     0.700 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/Q
                         net (fo=3, routed)           0.154     0.854    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][11]
    SLICE_X22Y30         LUT5 (Prop_lut5_I4_O)        0.098     0.952 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[10]_i_1/O
                         net (fo=1, routed)           0.000     0.952    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[10]
    SLICE_X22Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.818     0.818    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[10]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.091     0.904    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.128ns (33.353%)  route 0.256ns (66.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.550     0.550    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.128     0.678 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=6, routed)           0.256     0.933    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[15]_0[1]
    SLICE_X25Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.815     0.815    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X25Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep/C
                         clock pessimism             -0.005     0.810    
    SLICE_X25Y27         FDRE (Hold_fdre_C_D)         0.018     0.828    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.560%)  route 0.239ns (51.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552     0.552    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/Q
                         net (fo=5, routed)           0.239     0.919    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][13]
    SLICE_X22Y30         LUT3 (Prop_lut3_I2_O)        0.098     1.017 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[12]_i_1/O
                         net (fo=1, routed)           0.000     1.017    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[12]
    SLICE_X22Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.818     0.818    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[12]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.092     0.905    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.187ns (36.872%)  route 0.320ns (63.128%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.547     0.547    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y25         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141     0.688 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=2, routed)           0.320     1.008    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[5]
    SLICE_X20Y25         LUT2 (Prop_lut2_I1_O)        0.046     1.054 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[5]_i_1/O
                         net (fo=1, routed)           0.000     1.054    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[5]
    SLICE_X20Y25         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.814     0.814    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X20Y25         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X20Y25         FDRE (Hold_fdre_C_D)         0.131     0.940    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.449%)  route 0.294ns (67.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.550     0.550    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y28         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[11]/Q
                         net (fo=3, routed)           0.294     0.984    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[9]
    SLICE_X22Y28         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.816     0.816    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X22Y28         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X22Y28         FDRE (Hold_fdre_C_D)         0.059     0.870    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.226ns (48.178%)  route 0.243ns (51.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552     0.552    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][13]/Q
                         net (fo=5, routed)           0.243     0.923    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[1][13]
    SLICE_X22Y30         LUT4 (Prop_lut4_I1_O)        0.098     1.021 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff[11]_i_1/O
                         net (fo=1, routed)           0.000     1.021    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/binval[11]
    SLICE_X22Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.818     0.818    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X22Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X22Y30         FDRE (Hold_fdre_C_D)         0.092     0.905    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552     0.552    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/Q
                         net (fo=1, routed)           0.056     0.748    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][14]
    SLICE_X21Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.820     0.820    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][14]/C
                         clock pessimism             -0.268     0.552    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.076     0.628    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][14]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.842%)  route 0.302ns (68.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.550     0.550    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[5]/Q
                         net (fo=3, routed)           0.302     0.992    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/D[3]
    SLICE_X23Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.815     0.815    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X23Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X23Y27         FDRE (Hold_fdre_C_D)         0.061     0.871    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552     0.552    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     0.748    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X21Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.820     0.820    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X21Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.268     0.552    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.075     0.627    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y8      design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y1      design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X0Y1      design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y3      design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y0      design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y6      design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y10     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X1Y12     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y9      design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.333       5.757      RAMB36_X2Y2      design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X20Y31     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X20Y31     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y31     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X21Y31     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X20Y31     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X23Y24     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X23Y24     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X22Y24     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X22Y24     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X22Y24     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X20Y31     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.167       3.187      SLICE_X20Y31     design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y21     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y21     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y21     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y21     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y21     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y21     design_1_i/tdc_0/inst/data_recorder_inst/FSM_onehot_inner_cntr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y21     design_1_i/tdc_0/inst/data_recorder_inst/cycler40_sync120_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X27Y21     design_1_i/tdc_0/inst/data_recorder_inst/cycler40_sync120_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y3    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.337ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.851ns  (logic 1.782ns (30.455%)  route 4.069ns (69.545%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 18.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677    18.344    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    14.806 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.652    18.319    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X24Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.518    18.837 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=2, routed)           1.281    20.118    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[3]
    SLICE_X25Y37         LUT4 (Prop_lut4_I1_O)        0.124    20.242 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7/O
                         net (fo=1, routed)           0.000    20.242    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.792 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.020 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.020    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.134 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.905    22.039    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    22.163 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5/O
                         net (fo=1, routed)           0.840    23.003    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.124    23.127 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          1.043    24.170    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X33Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X33Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[1]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X33Y43         FDSE (Setup_fdse_C_CE)      -0.205    26.911    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[1]
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -24.170    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.851ns  (logic 1.782ns (30.455%)  route 4.069ns (69.545%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 18.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677    18.344    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    14.806 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.652    18.319    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X24Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.518    18.837 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=2, routed)           1.281    20.118    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[3]
    SLICE_X25Y37         LUT4 (Prop_lut4_I1_O)        0.124    20.242 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7/O
                         net (fo=1, routed)           0.000    20.242    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.792 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.020 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.020    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.134 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.905    22.039    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    22.163 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5/O
                         net (fo=1, routed)           0.840    23.003    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.124    23.127 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          1.043    24.170    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X33Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X33Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[2]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X33Y43         FDSE (Setup_fdse_C_CE)      -0.205    26.911    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[2]
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -24.170    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.741ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.851ns  (logic 1.782ns (30.455%)  route 4.069ns (69.545%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 18.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677    18.344    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    14.806 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.652    18.319    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X24Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.518    18.837 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=2, routed)           1.281    20.118    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[3]
    SLICE_X25Y37         LUT4 (Prop_lut4_I1_O)        0.124    20.242 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7/O
                         net (fo=1, routed)           0.000    20.242    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.792 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.020 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.020    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.134 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.905    22.039    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    22.163 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5/O
                         net (fo=1, routed)           0.840    23.003    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.124    23.127 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          1.043    24.170    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X33Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X33Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[6]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X33Y43         FDSE (Setup_fdse_C_CE)      -0.205    26.911    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[6]
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -24.170    
  -------------------------------------------------------------------
                         slack                                  2.741    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.753ns  (logic 1.782ns (30.974%)  route 3.971ns (69.026%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 27.691 - 25.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 18.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677    18.344    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    14.806 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.652    18.319    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X24Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.518    18.837 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=2, routed)           1.281    20.118    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[3]
    SLICE_X25Y37         LUT4 (Prop_lut4_I1_O)        0.124    20.242 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7/O
                         net (fo=1, routed)           0.000    20.242    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.792 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.020 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.020    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.134 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.905    22.039    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    22.163 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5/O
                         net (fo=1, routed)           0.840    23.003    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.124    23.127 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.945    24.072    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X33Y42         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.499    27.691    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X33Y42         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[7]/C
                         clock pessimism              0.000    27.691    
                         clock uncertainty           -0.576    27.115    
    SLICE_X33Y42         FDSE (Setup_fdse_C_CE)      -0.205    26.910    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[7]
  -------------------------------------------------------------------
                         required time                         26.910    
                         arrival time                         -24.072    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.757ns  (logic 1.782ns (30.953%)  route 3.975ns (69.047%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 18.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677    18.344    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    14.806 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.652    18.319    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X24Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.518    18.837 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=2, routed)           1.281    20.118    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[3]
    SLICE_X25Y37         LUT4 (Prop_lut4_I1_O)        0.124    20.242 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7/O
                         net (fo=1, routed)           0.000    20.242    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.792 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.020 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.020    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.134 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.905    22.039    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    22.163 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5/O
                         net (fo=1, routed)           0.840    23.003    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.124    23.127 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.949    24.076    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X34Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X34Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[3]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X34Y43         FDSE (Setup_fdse_C_CE)      -0.169    26.947    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[3]
  -------------------------------------------------------------------
                         required time                         26.947    
                         arrival time                         -24.076    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.699ns  (logic 1.782ns (31.270%)  route 3.917ns (68.730%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 18.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677    18.344    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    14.806 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.652    18.319    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X24Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.518    18.837 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=2, routed)           1.281    20.118    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[3]
    SLICE_X25Y37         LUT4 (Prop_lut4_I1_O)        0.124    20.242 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7/O
                         net (fo=1, routed)           0.000    20.242    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.792 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.020 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.020    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.134 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.905    22.039    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    22.163 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5/O
                         net (fo=1, routed)           0.840    23.003    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.124    23.127 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.891    24.017    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X33Y44         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X33Y44         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[0]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X33Y44         FDSE (Setup_fdse_C_CE)      -0.205    26.911    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[0]
  -------------------------------------------------------------------
                         required time                         26.911    
                         arrival time                         -24.017    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.711ns  (logic 1.782ns (31.202%)  route 3.929ns (68.798%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 18.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677    18.344    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    14.806 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.652    18.319    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X24Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.518    18.837 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=2, routed)           1.281    20.118    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[3]
    SLICE_X25Y37         LUT4 (Prop_lut4_I1_O)        0.124    20.242 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7/O
                         net (fo=1, routed)           0.000    20.242    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.792 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.020 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.020    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.134 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.905    22.039    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    22.163 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5/O
                         net (fo=1, routed)           0.840    23.003    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.124    23.127 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.903    24.030    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X32Y44         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X32Y44         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[10]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X32Y44         FDSE (Setup_fdse_C_CE)      -0.169    26.947    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[10]
  -------------------------------------------------------------------
                         required time                         26.947    
                         arrival time                         -24.030    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.917ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.711ns  (logic 1.782ns (31.202%)  route 3.929ns (68.798%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 18.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677    18.344    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    14.806 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.652    18.319    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X24Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.518    18.837 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=2, routed)           1.281    20.118    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[3]
    SLICE_X25Y37         LUT4 (Prop_lut4_I1_O)        0.124    20.242 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7/O
                         net (fo=1, routed)           0.000    20.242    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.792 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.020 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.020    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.134 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.905    22.039    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    22.163 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5/O
                         net (fo=1, routed)           0.840    23.003    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.124    23.127 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.903    24.030    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X32Y44         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X32Y44         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[9]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X32Y44         FDSE (Setup_fdse_C_CE)      -0.169    26.947    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[9]
  -------------------------------------------------------------------
                         required time                         26.947    
                         arrival time                         -24.030    
  -------------------------------------------------------------------
                         slack                                  2.917    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.662ns  (logic 1.782ns (31.474%)  route 3.880ns (68.526%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 27.692 - 25.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 18.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677    18.344    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    14.806 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.652    18.319    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X24Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.518    18.837 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=2, routed)           1.281    20.118    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[3]
    SLICE_X25Y37         LUT4 (Prop_lut4_I1_O)        0.124    20.242 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7/O
                         net (fo=1, routed)           0.000    20.242    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.792 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.020 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.020    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.134 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.905    22.039    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X31Y42         LUT3 (Prop_lut3_I0_O)        0.124    22.163 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5/O
                         net (fo=1, routed)           0.840    23.003    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.124    23.127 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.854    23.981    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X32Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.500    27.692    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X32Y43         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[8]/C
                         clock pessimism              0.000    27.692    
                         clock uncertainty           -0.576    27.116    
    SLICE_X32Y43         FDSE (Setup_fdse_C_CE)      -0.169    26.947    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[8]
  -------------------------------------------------------------------
                         required time                         26.947    
                         arrival time                         -23.981    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/buffer_rejects_tracker_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_fpga_0 rise@25.000ns - clk_out1_design_1_clk_wiz_0_0 rise@16.667ns)
  Data Path Delay:        5.622ns  (logic 1.658ns (29.491%)  route 3.964ns (70.509%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        1.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 27.681 - 25.000 ) 
    Source Clock Delay      (SCD):    1.652ns = ( 18.319 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.667 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.677    18.344    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    14.806 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    16.566    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.652    18.319    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X24Y27         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y27         FDRE (Prop_fdre_C_Q)         0.518    18.837 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[3]/Q
                         net (fo=2, routed)           1.281    20.118    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[3]
    SLICE_X25Y37         LUT4 (Prop_lut4_I1_O)        0.124    20.242 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7/O
                         net (fo=1, routed)           0.000    20.242    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_7_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.792 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000    20.792    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.906 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.906    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.020 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.020    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.134 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           1.235    22.368    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X31Y42         LUT6 (Prop_lut6_I5_O)        0.124    22.492 r  design_1_i/tdc_0/inst/trig_arbiter_inst/buffer_rejects_tracker[0]_i_1/O
                         net (fo=32, routed)          1.448    23.941    design_1_i/tdc_0/inst/trig_arbiter_inst/buffer_rejects_tracker[0]_i_1_n_0
    SLICE_X28Y56         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/buffer_rejects_tracker_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    26.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.489    27.681    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X28Y56         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/buffer_rejects_tracker_reg[24]/C
                         clock pessimism              0.000    27.681    
                         clock uncertainty           -0.576    27.104    
    SLICE_X28Y56         FDRE (Setup_fdre_C_CE)      -0.169    26.935    design_1_i/tdc_0/inst/trig_arbiter_inst/buffer_rejects_tracker_reg[24]
  -------------------------------------------------------------------
                         required time                         26.935    
                         arrival time                         -23.941    
  -------------------------------------------------------------------
                         slack                                  2.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.172%)  route 1.342ns (87.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.547     0.547    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y24         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     0.688 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=8, routed)           0.823     1.510    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_rst_busy
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.555 r  design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker[0]_i_1/O
                         net (fo=32, routed)          0.519     2.075    design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker[0]_i_1_n_0
    SLICE_X29Y53         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.830     1.200    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X29Y53         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[0]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.576     1.776    
    SLICE_X29Y53         FDRE (Hold_fdre_C_CE)       -0.039     1.737    design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.172%)  route 1.342ns (87.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.547     0.547    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y24         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     0.688 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=8, routed)           0.823     1.510    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_rst_busy
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.555 r  design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker[0]_i_1/O
                         net (fo=32, routed)          0.519     2.075    design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker[0]_i_1_n_0
    SLICE_X29Y53         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.830     1.200    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X29Y53         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[1]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.576     1.776    
    SLICE_X29Y53         FDRE (Hold_fdre_C_CE)       -0.039     1.737    design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.172%)  route 1.342ns (87.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.547     0.547    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y24         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     0.688 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=8, routed)           0.823     1.510    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_rst_busy
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.555 r  design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker[0]_i_1/O
                         net (fo=32, routed)          0.519     2.075    design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker[0]_i_1_n_0
    SLICE_X29Y53         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.830     1.200    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X29Y53         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[2]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.576     1.776    
    SLICE_X29Y53         FDRE (Hold_fdre_C_CE)       -0.039     1.737    design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.186ns (12.172%)  route 1.342ns (87.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.547     0.547    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y24         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     0.688 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=8, routed)           0.823     1.510    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_rst_busy
    SLICE_X30Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.555 r  design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker[0]_i_1/O
                         net (fo=32, routed)          0.519     2.075    design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker[0]_i_1_n_0
    SLICE_X29Y53         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.830     1.200    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X29Y53         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[3]/C
                         clock pessimism              0.000     1.200    
                         clock uncertainty            0.576     1.776    
    SLICE_X29Y53         FDRE (Hold_fdre_C_CE)       -0.039     1.737    design_1_i/tdc_0/inst/trig_arbiter_inst/derandomizer_rejects_tracker_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.481ns (29.606%)  route 1.144ns (70.394%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552     0.552    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X25Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/Q
                         net (fo=2, routed)           0.400     1.092    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[0]
    SLICE_X25Y37         LUT2 (Prop_lut2_I1_O)        0.046     1.138 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_4/O
                         net (fo=1, routed)           0.000     1.138    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_4_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.270 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.309 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.309    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.348 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.387 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.511     1.899    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_2/O
                         net (fo=4, routed)           0.232     2.176    design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_2_n_0
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.831     1.201    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[0]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.576     1.777    
    SLICE_X30Y43         FDRE (Hold_fdre_C_CE)       -0.016     1.761    design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.481ns (29.606%)  route 1.144ns (70.394%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552     0.552    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X25Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/Q
                         net (fo=2, routed)           0.400     1.092    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[0]
    SLICE_X25Y37         LUT2 (Prop_lut2_I1_O)        0.046     1.138 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_4/O
                         net (fo=1, routed)           0.000     1.138    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_4_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.270 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.309 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.309    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.348 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.387 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.511     1.899    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_2/O
                         net (fo=4, routed)           0.232     2.176    design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_2_n_0
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.831     1.201    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[1]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.576     1.777    
    SLICE_X30Y43         FDRE (Hold_fdre_C_CE)       -0.016     1.761    design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.481ns (29.606%)  route 1.144ns (70.394%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552     0.552    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X25Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/Q
                         net (fo=2, routed)           0.400     1.092    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[0]
    SLICE_X25Y37         LUT2 (Prop_lut2_I1_O)        0.046     1.138 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_4/O
                         net (fo=1, routed)           0.000     1.138    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_4_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.270 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.309 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.309    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.348 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.387 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.511     1.899    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_2/O
                         net (fo=4, routed)           0.232     2.176    design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_2_n_0
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.831     1.201    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[2]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.576     1.777    
    SLICE_X30Y43         FDRE (Hold_fdre_C_CE)       -0.016     1.761    design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.481ns (29.606%)  route 1.144ns (70.394%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.552     0.552    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_clk
    SLICE_X25Y30         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_reg[0]/Q
                         net (fo=2, routed)           0.400     1.092    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_data_count[0]
    SLICE_X25Y37         LUT2 (Prop_lut2_I1_O)        0.046     1.138 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_4/O
                         net (fo=1, routed)           0.000     1.138    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_i_4_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     1.270 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry/CO[3]
                         net (fo=1, routed)           0.000     1.270    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.309 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.309    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__0_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.348 r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.348    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__1_n_0
    SLICE_X25Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.387 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full_carry__2/CO[3]
                         net (fo=6, routed)           0.511     1.899    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_will_be_full
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_2/O
                         net (fo=4, routed)           0.232     2.176    design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr[3]_i_2_n_0
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.831     1.201    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X30Y43         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[3]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.576     1.777    
    SLICE_X30Y43         FDRE (Hold_fdre_C_CE)       -0.016     1.761    design_1_i/tdc_0/inst/trig_arbiter_inst/msgcntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.231ns (14.085%)  route 1.409ns (85.915%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.547     0.547    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y24         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     0.688 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=8, routed)           0.775     1.463    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_rst_busy
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.508 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5/O
                         net (fo=1, routed)           0.305     1.812    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.857 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.329     2.187    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X34Y42         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.831     1.201    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X34Y42         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[4]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.576     1.777    
    SLICE_X34Y42         FDSE (Hold_fdse_C_CE)       -0.016     1.761    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.231ns (14.085%)  route 1.409ns (85.915%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.547     0.547    design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y24         FDRE                                         r  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.141     0.688 f  design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_busy_i_reg/Q
                         net (fo=8, routed)           0.775     1.463    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_wr_rst_busy
    SLICE_X31Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.508 f  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5/O
                         net (fo=1, routed)           0.305     1.812    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_5_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.857 r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2/O
                         net (fo=11, routed)          0.329     2.187    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a[10]_i_2_n_0
    SLICE_X34Y42         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.831     1.201    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X34Y42         FDSE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[5]/C
                         clock pessimism              0.000     1.201    
                         clock uncertainty            0.576     1.777    
    SLICE_X34Y42         FDSE (Hold_fdse_C_CE)       -0.016     1.761    design_1_i/tdc_0/inst/trig_arbiter_inst/expecting_l1a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@50.000ns - design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] fall@45.000ns)
  Data Path Delay:        4.515ns  (logic 0.000ns (0.000%)  route 4.515ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 52.677 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 45.000 - 45.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] fall edge)
                                                     45.000    45.000 f  
    U14                  IBUFDS                       0.000    45.000 f  design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           4.515    49.515    design_1_i/main_0/inst/dtm_cmd_out
    SLICE_X22Y53         FDRE                                         f  design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    51.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    51.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.485    52.677    design_1_i/main_0/inst/clk40
    SLICE_X22Y53         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/C
                         clock pessimism              0.000    52.677    
                         clock uncertainty           -0.377    52.300    
    SLICE_X22Y53         FDRE (Setup_fdre_C_D)       -0.068    52.232    design_1_i/main_0/inst/cmd_out_hist_reg[0]
  -------------------------------------------------------------------
                         required time                         52.232    
                         arrival time                         -49.515    
  -------------------------------------------------------------------
                         slack                                  2.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                            (clock source 'design_1_i/util_ds_buf_1/U0/IBUF_OUT[0]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.000ns (0.000%)  route 1.838ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/util_ds_buf_1/U0/IBUF_OUT[0] rise edge)
                                                      0.000     0.000 r  
    U14                  IBUFDS                       0.000     0.000 r  design_1_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.838     1.838    design_1_i/main_0/inst/dtm_cmd_out
    SLICE_X22Y53         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.827     1.197    design_1_i/main_0/inst/clk40
    SLICE_X22Y53         FDRE                                         r  design_1_i/main_0/inst/cmd_out_hist_reg[0]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.377     1.574    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.069     1.643    design_1_i/main_0/inst/cmd_out_hist_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.704ns (38.847%)  route 1.108ns (61.153%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.651 - 4.167 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.655     2.963    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X26Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[31]/Q
                         net (fo=4, routed)           0.503     3.922    design_1_i/tdc_0/inst/data_recorder_inst/in3[15]
    SLICE_X26Y23         LUT5 (Prop_lut5_I0_O)        0.124     4.046 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[7]_i_2/O
                         net (fo=8, routed)           0.605     4.651    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[7]_i_2_n_0
    SLICE_X27Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.775 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[0]_i_1/O
                         net (fo=1, routed)           0.000     4.775    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[0]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.484     5.651    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X27Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.651    
                         clock uncertainty           -0.576     5.075    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)        0.035     5.110    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[0]
  -------------------------------------------------------------------
                         required time                          5.110    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.729ns (39.679%)  route 1.108ns (60.321%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.651 - 4.167 ) 
    Source Clock Delay      (SCD):    2.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.655     2.963    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X26Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.456     3.419 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[31]/Q
                         net (fo=4, routed)           0.503     3.922    design_1_i/tdc_0/inst/data_recorder_inst/in3[15]
    SLICE_X26Y23         LUT5 (Prop_lut5_I0_O)        0.124     4.046 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[7]_i_2/O
                         net (fo=8, routed)           0.605     4.651    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[7]_i_2_n_0
    SLICE_X27Y23         LUT3 (Prop_lut3_I2_O)        0.149     4.800 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[7]_i_1/O
                         net (fo=1, routed)           0.000     4.800    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[7]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.484     5.651    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X27Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.651    
                         clock uncertainty           -0.576     5.075    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)        0.078     5.153    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[7]
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.766ns (43.184%)  route 1.008ns (56.816%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.651 - 4.167 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.656     2.964    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X28Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=4, routed)           0.568     4.050    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X28Y23         LUT5 (Prop_lut5_I0_O)        0.124     4.174 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3/O
                         net (fo=8, routed)           0.440     4.614    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3_n_0
    SLICE_X27Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.738 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[11]_i_1/O
                         net (fo=1, routed)           0.000     4.738    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[11]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.484     5.651    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X27Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.651    
                         clock uncertainty           -0.576     5.075    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)        0.034     5.109    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[11]
  -------------------------------------------------------------------
                         required time                          5.109    
                         arrival time                          -4.738    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.766ns (43.217%)  route 1.006ns (56.783%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.651 - 4.167 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.656     2.964    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X28Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=4, routed)           0.568     4.050    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X28Y23         LUT5 (Prop_lut5_I0_O)        0.124     4.174 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3/O
                         net (fo=8, routed)           0.438     4.612    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3_n_0
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.736 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[14]_i_1/O
                         net (fo=1, routed)           0.000     4.736    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[14]_i_1_n_0
    SLICE_X29Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.484     5.651    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X29Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.651    
                         clock uncertainty           -0.576     5.075    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)        0.034     5.109    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[14]
  -------------------------------------------------------------------
                         required time                          5.109    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.766ns (43.242%)  route 1.005ns (56.758%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.651 - 4.167 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.656     2.964    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X28Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=4, routed)           0.568     4.050    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X28Y23         LUT5 (Prop_lut5_I0_O)        0.124     4.174 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3/O
                         net (fo=8, routed)           0.437     4.611    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3_n_0
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.735 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[10]_i_1/O
                         net (fo=1, routed)           0.000     4.735    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[10]_i_1_n_0
    SLICE_X29Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.484     5.651    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X29Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.651    
                         clock uncertainty           -0.576     5.075    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)        0.035     5.110    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[10]
  -------------------------------------------------------------------
                         required time                          5.110    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.766ns (42.899%)  route 1.020ns (57.101%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.651 - 4.167 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.656     2.964    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X28Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=4, routed)           0.568     4.050    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X28Y23         LUT5 (Prop_lut5_I0_O)        0.124     4.174 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3/O
                         net (fo=8, routed)           0.452     4.626    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3_n_0
    SLICE_X30Y23         LUT3 (Prop_lut3_I2_O)        0.124     4.750 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[12]_i_1/O
                         net (fo=1, routed)           0.000     4.750    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[12]_i_1_n_0
    SLICE_X30Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.484     5.651    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X30Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.651    
                         clock uncertainty           -0.576     5.075    
    SLICE_X30Y23         FDRE (Setup_fdre_C_D)        0.084     5.159    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[12]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.761ns (43.023%)  route 1.008ns (56.977%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.651 - 4.167 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.656     2.964    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X28Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=4, routed)           0.568     4.050    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X28Y23         LUT5 (Prop_lut5_I0_O)        0.124     4.174 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3/O
                         net (fo=8, routed)           0.440     4.614    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3_n_0
    SLICE_X27Y23         LUT3 (Prop_lut3_I2_O)        0.119     4.733 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[13]_i_1/O
                         net (fo=1, routed)           0.000     4.733    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[13]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.484     5.651    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X27Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.651    
                         clock uncertainty           -0.576     5.075    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)        0.078     5.153    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[13]
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -4.733    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.762ns (43.089%)  route 1.006ns (56.911%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.651 - 4.167 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.656     2.964    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X28Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=4, routed)           0.568     4.050    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X28Y23         LUT5 (Prop_lut5_I0_O)        0.124     4.174 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3/O
                         net (fo=8, routed)           0.438     4.612    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3_n_0
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.120     4.732 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_2/O
                         net (fo=1, routed)           0.000     4.732    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_2_n_0
    SLICE_X29Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.484     5.651    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X29Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.651    
                         clock uncertainty           -0.576     5.075    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)        0.078     5.153    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[15]
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.759ns (43.017%)  route 1.005ns (56.983%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.651 - 4.167 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.656     2.964    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X28Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=4, routed)           0.568     4.050    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X28Y23         LUT5 (Prop_lut5_I0_O)        0.124     4.174 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3/O
                         net (fo=8, routed)           0.437     4.611    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3_n_0
    SLICE_X29Y23         LUT3 (Prop_lut3_I2_O)        0.117     4.728 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.728    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[9]_i_1_n_0
    SLICE_X29Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.484     5.651    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X29Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.651    
                         clock uncertainty           -0.576     5.075    
    SLICE_X29Y23         FDRE (Setup_fdre_C_D)        0.078     5.153    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[9]
  -------------------------------------------------------------------
                         required time                          5.153    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@4.167ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.759ns (42.675%)  route 1.020ns (57.325%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 5.651 - 4.167 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.656     2.964    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X28Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.518     3.482 r  design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg[15]/Q
                         net (fo=4, routed)           0.568     4.050    design_1_i/tdc_0/inst/data_recorder_inst/dout_hist_reg_n_0_[15]
    SLICE_X28Y23         LUT5 (Prop_lut5_I0_O)        0.124     4.174 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3/O
                         net (fo=8, routed)           0.452     4.626    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[15]_i_3_n_0
    SLICE_X30Y23         LUT3 (Prop_lut3_I2_O)        0.117     4.743 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[8]_i_1/O
                         net (fo=1, routed)           0.000     4.743    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata[8]_i_1_n_0
    SLICE_X30Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                      4.167     4.167 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     5.654    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     2.477 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     4.076    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.167 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.484     5.651    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X30Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000     5.651    
                         clock uncertainty           -0.576     5.075    
    SLICE_X30Y23         FDRE (Setup_fdre_C_D)        0.123     5.198    design_1_i/tdc_0/inst/data_recorder_inst/fifowrdata_reg[8]
  -------------------------------------------------------------------
                         required time                          5.198    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                  0.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.148ns (20.816%)  route 0.563ns (79.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.550     0.891    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[4]/Q
                         net (fo=5, routed)           0.563     1.601    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[4]
    SLICE_X23Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.815     0.815    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X23Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[4]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.576     1.391    
    SLICE_X23Y22         FDRE (Hold_fdre_C_D)         0.017     1.408    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.164ns (20.758%)  route 0.626ns (79.242%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.550     0.891    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[3]/Q
                         net (fo=6, routed)           0.626     1.681    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[3]
    SLICE_X22Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.816     0.816    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X22Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[3]/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.576     1.392    
    SLICE_X22Y21         FDRE (Hold_fdre_C_D)         0.070     1.462    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.128ns (17.257%)  route 0.614ns (82.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.550     0.891    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X25Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[2]/Q
                         net (fo=7, routed)           0.614     1.632    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[2]
    SLICE_X23Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.815     0.815    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X23Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[2]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.576     1.391    
    SLICE_X23Y22         FDRE (Hold_fdre_C_D)        -0.007     1.384    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.148ns (19.250%)  route 0.621ns (80.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.550     0.891    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[8]/Q
                         net (fo=6, routed)           0.621     1.659    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[8]
    SLICE_X23Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.813     0.813    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X23Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[8]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.576     1.389    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.012     1.401    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.507%)  route 0.713ns (83.493%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.550     0.891    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X25Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[1]/Q
                         net (fo=8, routed)           0.713     1.745    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[1]
    SLICE_X23Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.813     0.813    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X23Y23         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[1]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.576     1.389    
    SLICE_X23Y23         FDRE (Hold_fdre_C_D)         0.070     1.459    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.164ns (19.078%)  route 0.696ns (80.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.550     0.891    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[5]/Q
                         net (fo=4, routed)           0.696     1.750    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[5]
    SLICE_X23Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.815     0.815    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X23Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[5]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.576     1.391    
    SLICE_X23Y22         FDRE (Hold_fdre_C_D)         0.072     1.463    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.164ns (18.732%)  route 0.712ns (81.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.550     0.891    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X24Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[6]/Q
                         net (fo=7, routed)           0.712     1.766    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[6]
    SLICE_X23Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.815     0.815    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X23Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[6]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.576     1.391    
    SLICE_X23Y22         FDRE (Hold_fdre_C_D)         0.075     1.466    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (16.009%)  route 0.740ns (83.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.553     0.894    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X26Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[7]/Q
                         net (fo=7, routed)           0.740     1.774    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[7]
    SLICE_X23Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.815     0.815    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X23Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[7]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.576     1.391    
    SLICE_X23Y22         FDRE (Hold_fdre_C_D)         0.071     1.462    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.141ns (16.261%)  route 0.726ns (83.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.550     0.891    design_1_i/tdc_0/inst/data_recorder_inst/clk40
    SLICE_X25Y21         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y21         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_reg[0]/Q
                         net (fo=9, routed)           0.726     1.758    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr[0]
    SLICE_X23Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.815     0.815    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X23Y22         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[0]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.576     1.391    
    SLICE_X23Y22         FDRE (Hold_fdre_C_D)         0.046     1.437    design_1_i/tdc_0/inst/data_recorder_inst/l1a_cntr_sync120_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             3.872ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -4.167ns  (clk_out1_design_1_clk_wiz_0_0 fall@20.833ns - clk_fpga_0 rise@25.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.376%)  route 0.144ns (43.624%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns = ( 21.646 - 20.833 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 25.888 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315    25.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.548    25.888    design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y26         FDRE                                         r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.141    26.029 r  design_1_i/tdc_0/inst/tdc_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=198, routed)         0.144    26.173    design_1_i/tdc_0/inst/data_recorder_inst/is_data_mode
    SLICE_X24Y26         LUT4 (Prop_lut4_I0_O)        0.045    26.218 r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_i_1/O
                         net (fo=1, routed)           0.000    26.218    design_1_i/tdc_0/inst/data_recorder_inst/fifowren_i_1_n_0
    SLICE_X24Y26         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.833 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812    21.645    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    20.276 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    20.804    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    20.833 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.813    21.646    design_1_i/tdc_0/inst/data_recorder_inst/clk120
    SLICE_X24Y26         FDRE                                         r  design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    21.646    
                         clock uncertainty            0.576    22.223    
    SLICE_X24Y26         FDRE (Hold_fdre_C_D)         0.124    22.347    design_1_i/tdc_0/inst/data_recorder_inst/fifowren_reg
  -------------------------------------------------------------------
                         required time                        -22.347    
                         arrival time                          26.218    
  -------------------------------------------------------------------
                         slack                                  3.872    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_rst_cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dips_0/inst/dips_v1_0_S01_AXI_inst/FDCE_inst/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_1_clk_wiz_0_0 rise@8.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.718ns (34.316%)  route 1.374ns (65.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.822 - 8.333 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.671     2.979    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X31Y38         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_rst_cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.419     3.398 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_rst_cntr_reg[1]/Q
                         net (fo=3, routed)           0.448     3.846    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_rst_cntr[1]
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.299     4.145 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_rst_INST_0/O
                         net (fo=3, routed)           0.927     5.071    design_1_i/dips_0/inst/dips_v1_0_S01_AXI_inst/fifo_rst
    SLICE_X22Y33         FDCE                                         f  design_1_i/dips_0/inst/dips_v1_0_S01_AXI_inst/FDCE_inst/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      8.333     8.333 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.333 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        1.487     9.821    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     6.643 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     8.242    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.333 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         1.488     9.822    design_1_i/dips_0/inst/dips_v1_0_S01_AXI_inst/fifo_wrclk
    SLICE_X22Y33         FDCE                                         r  design_1_i/dips_0/inst/dips_v1_0_S01_AXI_inst/FDCE_inst/C
                         clock pessimism              0.000     9.822    
                         clock uncertainty           -0.576     9.245    
    SLICE_X22Y33         FDCE (Recov_fdce_C_CLR)     -0.405     8.840    design_1_i/dips_0/inst/dips_v1_0_S01_AXI_inst/FDCE_inst
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  3.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_rst_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            design_1_i/dips_0/inst/dips_v1_0_S01_AXI_inst/FDCE_inst/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.186ns (25.410%)  route 0.546ns (74.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.576ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.191ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.561     0.901    design_1_i/tdc_0/inst/trig_arbiter_inst/clk40
    SLICE_X31Y38         FDRE                                         r  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_rst_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_rst_cntr_reg[0]/Q
                         net (fo=3, routed)           0.145     1.188    design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_rst_cntr[0]
    SLICE_X31Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.233 f  design_1_i/tdc_0/inst/trig_arbiter_inst/fifo_rst_INST_0/O
                         net (fo=3, routed)           0.401     1.633    design_1_i/dips_0/inst/dips_v1_0_S01_AXI_inst/fifo_rst
    SLICE_X22Y33         FDCE                                         f  design_1_i/dips_0/inst/dips_v1_0_S01_AXI_inst/FDCE_inst/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4909, routed)        0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=265, routed)         0.821     0.821    design_1_i/dips_0/inst/dips_v1_0_S01_AXI_inst/fifo_wrclk
    SLICE_X22Y33         FDCE                                         r  design_1_i/dips_0/inst/dips_v1_0_S01_AXI_inst/FDCE_inst/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.576     1.397    
    SLICE_X22Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.305    design_1_i/dips_0/inst/dips_v1_0_S01_AXI_inst/FDCE_inst
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.328    





