// Seed: 3687523259
module module_0 #(
    parameter id_7 = 32'd98
) (
    output supply1 id_0,
    input wand id_1,
    output supply0 id_2
);
  wire id_4 = id_4, id_5;
  parameter id_6 = 1;
  wire _id_7;
  wire [id_7 : 1 'd0] id_8;
  id_9();
  wire id_10;
  wire id_11;
  assign id_2 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output wire id_2,
    input wor id_3,
    output supply1 id_4,
    output logic id_5,
    output supply0 id_6,
    inout wand id_7,
    input supply0 id_8,
    inout tri id_9,
    input tri id_10
);
  always @(1) begin : LABEL_0
    id_5 <= 1;
  end
  always @(negedge id_0) begin : LABEL_1
    if (1) assert (-1 - id_7);
  end
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7
  );
  assign modCall_1.id_0 = 0;
endmodule
