#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5c3eedf2cb20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c3eedf13120 .scope package, "definitions_pkg" "definitions_pkg" 3 1;
 .timescale 0 0;
enum0x5c3eede88b90 .enum4 (7)
   "OPC_LUI" 7'b0110111,
   "OPC_AUIPC" 7'b0010111,
   "OPC_JAL" 7'b1101111,
   "OPC_JALR" 7'b1100111,
   "OPC_BRANCH" 7'b1100011,
   "OPC_LOAD" 7'b0000011,
   "OPC_STORE" 7'b0100011,
   "OPC_OP_IMM" 7'b0010011,
   "OPC_OP" 7'b0110011,
   "OPC_FENCE" 7'b0001111,
   "OPC_SYSTEM" 7'b1110011
 ;
enum0x5c3eede88d90 .enum4 (5)
   "ALU_ADD" 5'b00000,
   "ALU_SUB" 5'b00001,
   "ALU_AND" 5'b00010,
   "ALU_OR" 5'b00011,
   "ALU_XOR" 5'b00100,
   "ALU_SLL" 5'b00101,
   "ALU_SRL" 5'b00110,
   "ALU_SRA" 5'b00111,
   "ALU_SLT" 5'b01000,
   "ALU_SLTU" 5'b01001
 ;
S_0x5c3eedf20020 .scope module, "flopenr" "flopenr" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0x5c3eedee5660 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000001000>;
o0x762547ba0018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c3eedf1bab0_0 .net "clk", 0 0, o0x762547ba0018;  0 drivers
o0x762547ba0048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5c3eedf06010_0 .net "d", 7 0, o0x762547ba0048;  0 drivers
o0x762547ba0078 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c3eede64330_0 .net "en", 0 0, o0x762547ba0078;  0 drivers
v0x5c3eedf422b0_0 .var "q", 7 0;
o0x762547ba00d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5c3eedf42390_0 .net "reset", 0 0, o0x762547ba00d8;  0 drivers
E_0x5c3eede9e680 .event posedge, v0x5c3eedf1bab0_0;
S_0x5c3eedf178a0 .scope begin, "flip_flop_en" "flip_flop_en" 4 6, 4 6 0, S_0x5c3eedf20020;
 .timescale 0 0;
S_0x5c3eedf19c30 .scope module, "tb_top" "tb_top" 5 1;
 .timescale 0 0;
v0x5c3eedf506d0_0 .net "DataAdr", 31 0, v0x5c3eedf47010_0;  1 drivers
v0x5c3eedf507b0_0 .net "Ebreak", 0 0, L_0x5c3eedf612f0;  1 drivers
v0x5c3eedf50870_0 .net "Ecall", 0 0, L_0x5c3eedf61050;  1 drivers
v0x5c3eedf50910_0 .net "MemWrite", 0 0, L_0x5c3eedf61760;  1 drivers
v0x5c3eedf50a40_0 .net "WriteData", 31 0, L_0x5c3eedf63240;  1 drivers
v0x5c3eedf50ae0_0 .var "clk", 0 0;
v0x5c3eedf50b80_0 .var "reset", 0 0;
E_0x5c3eede9e060 .event anyedge, v0x5c3eedf44550_0;
S_0x5c3eedf42530 .scope module, "dut" "top" 5 8, 6 1 0, S_0x5c3eedf19c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Ecall";
    .port_info 6 /OUTPUT 1 "Ebreak";
    .port_info 7 /OUTPUT 1 "Fence";
v0x5c3eedf4f320_0 .net "ALUControl", 4 0, v0x5c3eedf42f30_0;  1 drivers
v0x5c3eedf4f3e0_0 .net "ALUSrc", 0 0, L_0x5c3eedf616c0;  1 drivers
v0x5c3eedf4f530_0 .net "DataAdr", 31 0, v0x5c3eedf47010_0;  alias, 1 drivers
v0x5c3eedf4f660_0 .net "Ebreak", 0 0, L_0x5c3eedf612f0;  alias, 1 drivers
v0x5c3eedf4f700_0 .net "Ecall", 0 0, L_0x5c3eedf61050;  alias, 1 drivers
v0x5c3eedf4f7a0_0 .net "Fence", 0 0, L_0x5c3eedf613b0;  1 drivers
v0x5c3eedf4f840_0 .net "ImmSrc", 2 0, L_0x5c3eedf615d0;  1 drivers
v0x5c3eedf4f970_0 .net "Instr", 31 0, L_0x5c3eedf622a0;  1 drivers
v0x5c3eedf4fa10_0 .net "JalrSel", 0 0, L_0x5c3eedf50c20;  1 drivers
v0x5c3eedf4fb40_0 .net "MemWrite", 0 0, L_0x5c3eedf61760;  alias, 1 drivers
v0x5c3eedf4fbe0_0 .net "PC", 31 0, v0x5c3eedf49c90_0;  1 drivers
v0x5c3eedf4fc80_0 .net "PCSrc", 0 0, L_0x5c3eedf61de0;  1 drivers
v0x5c3eedf4fd20_0 .net "ReadData", 31 0, L_0x5c3eedf64700;  1 drivers
v0x5c3eedf4fdc0_0 .net "RegWrite", 0 0, L_0x5c3eedf61530;  1 drivers
v0x5c3eedf4fef0_0 .net "ResultSrc", 1 0, L_0x5c3eedf61890;  1 drivers
v0x5c3eedf50040_0 .net "SrcA_Control", 1 0, L_0x5c3eedf61b00;  1 drivers
v0x5c3eedf50190_0 .net "WriteData", 31 0, L_0x5c3eedf63240;  alias, 1 drivers
v0x5c3eedf50360_0 .net "Zero", 0 0, L_0x5c3eedf63cc0;  1 drivers
v0x5c3eedf50400_0 .net "clk", 0 0, v0x5c3eedf50ae0_0;  1 drivers
v0x5c3eedf50530_0 .net "reset", 0 0, v0x5c3eedf50b80_0;  1 drivers
L_0x5c3eedf61e50 .part L_0x5c3eedf622a0, 0, 7;
L_0x5c3eedf61ef0 .part L_0x5c3eedf622a0, 12, 3;
L_0x5c3eedf62020 .part L_0x5c3eedf622a0, 30, 1;
L_0x5c3eedf620c0 .part L_0x5c3eedf622a0, 20, 12;
L_0x5c3eedf62160 .part v0x5c3eedf47010_0, 0, 1;
L_0x5c3eedf64770 .part L_0x5c3eedf622a0, 12, 3;
S_0x5c3eedf42850 .scope module, "c" "control_unit" 6 17, 7 1 0, S_0x5c3eedf42530;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7";
    .port_info 3 /INPUT 12 "funct12";
    .port_info 4 /INPUT 1 "ZeroFlag";
    .port_info 5 /INPUT 1 "LessThanFlag";
    .port_info 6 /OUTPUT 2 "ResultSrc";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 3 "ImmSrc";
    .port_info 10 /OUTPUT 1 "RegWrite";
    .port_info 11 /OUTPUT 2 "SrcA";
    .port_info 12 /OUTPUT 1 "PCSrc";
    .port_info 13 /OUTPUT 1 "JalrSel";
    .port_info 14 /OUTPUT 1 "InstrEcall";
    .port_info 15 /OUTPUT 1 "InstrEbreak";
    .port_info 16 /OUTPUT 1 "InstrFence";
    .port_info 17 /OUTPUT 5 "ALUControl";
L_0x5c3eedf50e90 .functor AND 1, L_0x5c3eedf50cc0, L_0x5c3eedf50df0, C4<1>, C4<1>;
L_0x5c3eedf61050 .functor AND 1, L_0x5c3eedf50e90, L_0x5c3eedf60f60, C4<1>, C4<1>;
L_0x5c3eedf612f0 .functor AND 1, L_0x5c3eedf50e90, L_0x5c3eedf611b0, C4<1>, C4<1>;
L_0x5c3eedf61d70 .functor AND 1, L_0x5c3eedf61930, v0x5c3eedf44370_0, C4<1>, C4<1>;
L_0x5c3eedf61de0 .functor OR 1, L_0x5c3eedf61a10, L_0x5c3eedf61d70, C4<0>, C4<0>;
v0x5c3eedf44090_0 .net "ALUControl", 4 0, v0x5c3eedf42f30_0;  alias, 1 drivers
v0x5c3eedf441a0_0 .net "ALUSrc", 0 0, L_0x5c3eedf616c0;  alias, 1 drivers
v0x5c3eedf44270_0 .net "Branch", 0 0, L_0x5c3eedf61930;  1 drivers
v0x5c3eedf44370_0 .var "BranchTaken", 0 0;
v0x5c3eedf44410_0 .net "ImmSrc", 2 0, L_0x5c3eedf615d0;  alias, 1 drivers
v0x5c3eedf444b0_0 .net "InstrEbreak", 0 0, L_0x5c3eedf612f0;  alias, 1 drivers
v0x5c3eedf44550_0 .net "InstrEcall", 0 0, L_0x5c3eedf61050;  alias, 1 drivers
v0x5c3eedf445f0_0 .net "InstrFence", 0 0, L_0x5c3eedf613b0;  alias, 1 drivers
v0x5c3eedf44690_0 .net "IsSystem", 0 0, L_0x5c3eedf50e90;  1 drivers
v0x5c3eedf44750_0 .net "JalrSel", 0 0, L_0x5c3eedf50c20;  alias, 1 drivers
v0x5c3eedf44810_0 .net "Jump", 0 0, L_0x5c3eedf61a10;  1 drivers
v0x5c3eedf448e0_0 .net "LessThanFlag", 0 0, L_0x5c3eedf62160;  1 drivers
v0x5c3eedf44980_0 .net "MemWrite", 0 0, L_0x5c3eedf61760;  alias, 1 drivers
v0x5c3eedf44a50_0 .net "PCSrc", 0 0, L_0x5c3eedf61de0;  alias, 1 drivers
v0x5c3eedf44af0_0 .net "RegWrite", 0 0, L_0x5c3eedf61530;  alias, 1 drivers
v0x5c3eedf44bc0_0 .net "ResultSrc", 1 0, L_0x5c3eedf61890;  alias, 1 drivers
v0x5c3eedf44c90_0 .net "SrcA", 1 0, L_0x5c3eedf61b00;  alias, 1 drivers
v0x5c3eedf44d60_0 .net "ZeroFlag", 0 0, L_0x5c3eedf63cc0;  alias, 1 drivers
L_0x762547b57018 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf44e00_0 .net/2u *"_ivl_0", 6 0, L_0x762547b57018;  1 drivers
v0x5c3eedf44ee0_0 .net *"_ivl_10", 0 0, L_0x5c3eedf50df0;  1 drivers
L_0x762547b570f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf44fa0_0 .net/2u *"_ivl_14", 11 0, L_0x762547b570f0;  1 drivers
v0x5c3eedf45080_0 .net *"_ivl_16", 0 0, L_0x5c3eedf60f60;  1 drivers
L_0x762547b57138 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf45140_0 .net/2u *"_ivl_20", 11 0, L_0x762547b57138;  1 drivers
v0x5c3eedf45220_0 .net *"_ivl_22", 0 0, L_0x5c3eedf611b0;  1 drivers
L_0x762547b57180 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf452e0_0 .net/2u *"_ivl_26", 6 0, L_0x762547b57180;  1 drivers
v0x5c3eedf453c0_0 .net *"_ivl_30", 0 0, L_0x5c3eedf61d70;  1 drivers
L_0x762547b57060 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf454a0_0 .net/2u *"_ivl_4", 6 0, L_0x762547b57060;  1 drivers
v0x5c3eedf45580_0 .net *"_ivl_6", 0 0, L_0x5c3eedf50cc0;  1 drivers
L_0x762547b570a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf45640_0 .net/2u *"_ivl_8", 2 0, L_0x762547b570a8;  1 drivers
v0x5c3eedf45720_0 .net "funct12", 11 0, L_0x5c3eedf620c0;  1 drivers
v0x5c3eedf45800_0 .net "funct3", 2 0, L_0x5c3eedf61ef0;  1 drivers
v0x5c3eedf458f0_0 .net "funct7", 0 0, L_0x5c3eedf62020;  1 drivers
v0x5c3eedf459c0_0 .net "opcode", 6 0, L_0x5c3eedf61e50;  1 drivers
E_0x5c3eede9e300 .event anyedge, v0x5c3eedf43030_0, v0x5c3eedf44d60_0, v0x5c3eedf448e0_0;
L_0x5c3eedf50c20 .cmp/eq 7, L_0x5c3eedf61e50, L_0x762547b57018;
L_0x5c3eedf50cc0 .cmp/eq 7, L_0x5c3eedf61e50, L_0x762547b57060;
L_0x5c3eedf50df0 .cmp/eq 3, L_0x5c3eedf61ef0, L_0x762547b570a8;
L_0x5c3eedf60f60 .cmp/eq 12, L_0x5c3eedf620c0, L_0x762547b570f0;
L_0x5c3eedf611b0 .cmp/eq 12, L_0x5c3eedf620c0, L_0x762547b57138;
L_0x5c3eedf613b0 .cmp/eq 7, L_0x5c3eedf61e50, L_0x762547b57180;
S_0x5c3eedf42cf0 .scope module, "ad" "alu_decoder" 7 50, 8 1 0, S_0x5c3eedf42850;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7";
    .port_info 3 /OUTPUT 5 "ALUControl";
v0x5c3eedf42f30_0 .var "ALUControl", 4 0;
v0x5c3eedf43030_0 .net "funct3", 2 0, L_0x5c3eedf61ef0;  alias, 1 drivers
v0x5c3eedf43110_0 .net "funct7", 0 0, L_0x5c3eedf62020;  alias, 1 drivers
v0x5c3eedf431b0_0 .net "opcode", 6 0, L_0x5c3eedf61e50;  alias, 1 drivers
E_0x5c3eede9e6c0 .event anyedge, v0x5c3eedf431b0_0, v0x5c3eedf43030_0, v0x5c3eedf43110_0;
S_0x5c3eedf43310 .scope module, "md" "main_decoder" 7 38, 9 1 0, S_0x5c3eedf42850;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 3 "ImmSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "SrcA";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
v0x5c3eedf43660_0 .net "ALUSrc", 0 0, L_0x5c3eedf616c0;  alias, 1 drivers
v0x5c3eedf43740_0 .net "Branch", 0 0, L_0x5c3eedf61930;  alias, 1 drivers
v0x5c3eedf43800_0 .net "ImmSrc", 2 0, L_0x5c3eedf615d0;  alias, 1 drivers
v0x5c3eedf438c0_0 .net "Jump", 0 0, L_0x5c3eedf61a10;  alias, 1 drivers
v0x5c3eedf43980_0 .net "MemWrite", 0 0, L_0x5c3eedf61760;  alias, 1 drivers
v0x5c3eedf43a90_0 .net "RegWrite", 0 0, L_0x5c3eedf61530;  alias, 1 drivers
v0x5c3eedf43b50_0 .net "ResultSrc", 1 0, L_0x5c3eedf61890;  alias, 1 drivers
v0x5c3eedf43c30_0 .net "SrcA", 1 0, L_0x5c3eedf61b00;  alias, 1 drivers
v0x5c3eedf43d10_0 .net *"_ivl_10", 11 0, v0x5c3eedf43df0_0;  1 drivers
v0x5c3eedf43df0_0 .var "controls", 11 0;
v0x5c3eedf43ed0_0 .net "opcode", 6 0, L_0x5c3eedf61e50;  alias, 1 drivers
E_0x5c3eede87780 .event anyedge, v0x5c3eedf431b0_0;
L_0x5c3eedf61530 .part v0x5c3eedf43df0_0, 11, 1;
L_0x5c3eedf615d0 .part v0x5c3eedf43df0_0, 8, 3;
L_0x5c3eedf616c0 .part v0x5c3eedf43df0_0, 7, 1;
L_0x5c3eedf61760 .part v0x5c3eedf43df0_0, 6, 1;
L_0x5c3eedf61890 .part v0x5c3eedf43df0_0, 4, 2;
L_0x5c3eedf61930 .part v0x5c3eedf43df0_0, 3, 1;
L_0x5c3eedf61a10 .part v0x5c3eedf43df0_0, 2, 1;
L_0x5c3eedf61b00 .part v0x5c3eedf43df0_0, 0, 2;
S_0x5c3eedf45d20 .scope module, "dmem" "dmem" 6 58, 10 1 0, S_0x5c3eedf42530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /OUTPUT 32 "rd";
L_0x5c3eedf64700 .functor BUFZ 32, L_0x5c3eedf64570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c3eedf45f80 .array "RAM", 63 0, 31 0;
v0x5c3eedf46060_0 .net *"_ivl_0", 31 0, L_0x5c3eedf64570;  1 drivers
v0x5c3eedf46140_0 .net *"_ivl_3", 29 0, L_0x5c3eedf64610;  1 drivers
v0x5c3eedf46200_0 .net "a", 31 0, v0x5c3eedf47010_0;  alias, 1 drivers
v0x5c3eedf462e0_0 .net "clk", 0 0, v0x5c3eedf50ae0_0;  alias, 1 drivers
v0x5c3eedf463f0_0 .net "funct3", 2 0, L_0x5c3eedf64770;  1 drivers
v0x5c3eedf464d0_0 .net "rd", 31 0, L_0x5c3eedf64700;  alias, 1 drivers
v0x5c3eedf465b0_0 .net "wd", 31 0, L_0x5c3eedf63240;  alias, 1 drivers
v0x5c3eedf46690_0 .net "we", 0 0, L_0x5c3eedf61760;  alias, 1 drivers
v0x5c3eedf46730_0 .var "word_data", 31 0;
v0x5c3eedf46810_0 .var "write_val", 31 0;
E_0x5c3eedf45f20 .event posedge, v0x5c3eedf462e0_0;
L_0x5c3eedf64570 .array/port v0x5c3eedf45f80, L_0x5c3eedf64610;
L_0x5c3eedf64610 .part v0x5c3eedf47010_0, 2, 30;
S_0x5c3eedf469f0 .scope module, "dp" "datapath" 6 38, 11 1 0, S_0x5c3eedf42530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "ResultSrc";
    .port_info 3 /INPUT 1 "PCSrc";
    .port_info 4 /INPUT 1 "JalrSel";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /INPUT 3 "ImmSrc";
    .port_info 8 /INPUT 5 "ALUControl";
    .port_info 9 /INPUT 2 "SrcA_Control";
    .port_info 10 /INPUT 32 "Instr";
    .port_info 11 /INPUT 32 "ReadData";
    .port_info 12 /OUTPUT 1 "Zero";
    .port_info 13 /OUTPUT 32 "PC";
    .port_info 14 /OUTPUT 32 "ALUResult";
    .port_info 15 /OUTPUT 32 "WriteData";
v0x5c3eedf4d4d0_0 .net "ALUControl", 4 0, v0x5c3eedf42f30_0;  alias, 1 drivers
v0x5c3eedf4d5b0_0 .net "ALUResult", 31 0, v0x5c3eedf47010_0;  alias, 1 drivers
v0x5c3eedf4d670_0 .net "ALUSrc", 0 0, L_0x5c3eedf616c0;  alias, 1 drivers
v0x5c3eedf4d710_0 .net "BranchTarget", 31 0, L_0x5c3eedf623a0;  1 drivers
v0x5c3eedf4d7e0_0 .net "ImmExt", 31 0, v0x5c3eedf47930_0;  1 drivers
v0x5c3eedf4d8d0_0 .net "ImmSrc", 2 0, L_0x5c3eedf615d0;  alias, 1 drivers
v0x5c3eedf4d990_0 .net "Instr", 31 0, L_0x5c3eedf622a0;  alias, 1 drivers
v0x5c3eedf4da70_0 .net "JalrSel", 0 0, L_0x5c3eedf50c20;  alias, 1 drivers
v0x5c3eedf4db10_0 .net "PC", 31 0, v0x5c3eedf49c90_0;  alias, 1 drivers
v0x5c3eedf4dc40_0 .net "PCNext", 31 0, L_0x5c3eedf626d0;  1 drivers
v0x5c3eedf4dd00_0 .net "PCPlus4", 31 0, L_0x5c3eedf62200;  1 drivers
v0x5c3eedf4ddc0_0 .net "PCSrc", 0 0, L_0x5c3eedf61de0;  alias, 1 drivers
v0x5c3eedf4de60_0 .net "PCTarget", 31 0, L_0x5c3eedf625a0;  1 drivers
v0x5c3eedf4df20_0 .net "RD1", 31 0, L_0x5c3eedf62bc0;  1 drivers
v0x5c3eedf4e010_0 .net "ReadData", 31 0, L_0x5c3eedf64700;  alias, 1 drivers
v0x5c3eedf4e120_0 .net "ReadDataExtended", 31 0, v0x5c3eedf47fb0_0;  1 drivers
v0x5c3eedf4e230_0 .net "RegWrite", 0 0, L_0x5c3eedf61530;  alias, 1 drivers
v0x5c3eedf4e2d0_0 .net "Result", 31 0, L_0x5c3eedf64220;  1 drivers
v0x5c3eedf4e3e0_0 .net "ResultSrc", 1 0, L_0x5c3eedf61890;  alias, 1 drivers
v0x5c3eedf4e4a0_0 .net "SrcA", 31 0, L_0x5c3eedf639a0;  1 drivers
v0x5c3eedf4e5b0_0 .net "SrcA_Control", 1 0, L_0x5c3eedf61b00;  alias, 1 drivers
v0x5c3eedf4e670_0 .net "SrcB", 31 0, L_0x5c3eedf63b10;  1 drivers
v0x5c3eedf4e780_0 .net "WriteData", 31 0, L_0x5c3eedf63240;  alias, 1 drivers
v0x5c3eedf4e840_0 .net "Zero", 0 0, L_0x5c3eedf63cc0;  alias, 1 drivers
v0x5c3eedf4e930_0 .net "clk", 0 0, v0x5c3eedf50ae0_0;  alias, 1 drivers
v0x5c3eedf4e9d0_0 .net "rst", 0 0, v0x5c3eedf50b80_0;  alias, 1 drivers
L_0x5c3eedf625a0 .functor MUXZ 32, L_0x5c3eedf623a0, v0x5c3eedf47010_0, L_0x5c3eedf50c20, C4<>;
L_0x5c3eedf633e0 .part L_0x5c3eedf622a0, 15, 5;
L_0x5c3eedf63480 .part L_0x5c3eedf622a0, 20, 5;
L_0x5c3eedf63630 .part L_0x5c3eedf622a0, 7, 5;
L_0x5c3eedf636d0 .part L_0x5c3eedf622a0, 7, 25;
L_0x5c3eedf63e70 .part v0x5c3eedf47010_0, 0, 2;
L_0x5c3eedf63f50 .part L_0x5c3eedf622a0, 12, 3;
S_0x5c3eedf46df0 .scope module, "alu" "alu" 11 56, 12 1 0, S_0x5c3eedf469f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "alu_op";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 1 "ZeroFlag";
    .port_info 4 /OUTPUT 32 "ALUResult";
v0x5c3eedf47010_0 .var "ALUResult", 31 0;
v0x5c3eedf47120_0 .net "SrcA", 31 0, L_0x5c3eedf639a0;  alias, 1 drivers
v0x5c3eedf471e0_0 .net "SrcB", 31 0, L_0x5c3eedf63b10;  alias, 1 drivers
v0x5c3eedf472d0_0 .net "ZeroFlag", 0 0, L_0x5c3eedf63cc0;  alias, 1 drivers
L_0x762547b57498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf473a0_0 .net/2u *"_ivl_0", 31 0, L_0x762547b57498;  1 drivers
v0x5c3eedf474b0_0 .net "alu_op", 4 0, v0x5c3eedf42f30_0;  alias, 1 drivers
E_0x5c3eedf2d830 .event anyedge, v0x5c3eedf42f30_0, v0x5c3eedf47120_0, v0x5c3eedf471e0_0;
L_0x5c3eedf63cc0 .cmp/eq 32, v0x5c3eedf47010_0, L_0x762547b57498;
S_0x5c3eedf47660 .scope module, "ext" "extend" 11 50, 13 1 0, S_0x5c3eedf469f0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x5c3eedf47930_0 .var "immext", 31 0;
v0x5c3eedf47a30_0 .net "immsrc", 2 0, L_0x5c3eedf615d0;  alias, 1 drivers
v0x5c3eedf47b40_0 .net "instr", 31 7, L_0x5c3eedf636d0;  1 drivers
E_0x5c3eedf478b0 .event anyedge, v0x5c3eedf43800_0, v0x5c3eedf47b40_0;
S_0x5c3eedf47c80 .scope module, "ld_ext" "load_extender" 11 64, 14 1 0, S_0x5c3eedf469f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadData";
    .port_info 1 /INPUT 2 "ByteOffset";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 32 "FinalData";
v0x5c3eedf47ed0_0 .net "ByteOffset", 1 0, L_0x5c3eedf63e70;  1 drivers
v0x5c3eedf47fb0_0 .var "FinalData", 31 0;
v0x5c3eedf48090_0 .net "ReadData", 31 0, L_0x5c3eedf64700;  alias, 1 drivers
v0x5c3eedf48190_0 .var "byte_val", 7 0;
v0x5c3eedf48250_0 .net "funct3", 2 0, L_0x5c3eedf63f50;  1 drivers
v0x5c3eedf48380_0 .var "half_val", 15 0;
E_0x5c3eedf47e60/0 .event anyedge, v0x5c3eedf47ed0_0, v0x5c3eedf464d0_0, v0x5c3eedf48250_0, v0x5c3eedf48190_0;
E_0x5c3eedf47e60/1 .event anyedge, v0x5c3eedf48380_0;
E_0x5c3eedf47e60 .event/or E_0x5c3eedf47e60/0, E_0x5c3eedf47e60/1;
S_0x5c3eedf484e0 .scope module, "pcadd4" "adder" 11 30, 15 1 0, S_0x5c3eedf469f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x5c3eedf48730_0 .net "a", 31 0, v0x5c3eedf49c90_0;  alias, 1 drivers
L_0x762547b571c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf48830_0 .net "b", 31 0, L_0x762547b571c8;  1 drivers
v0x5c3eedf48910_0 .net "y", 31 0, L_0x5c3eedf62200;  alias, 1 drivers
L_0x5c3eedf62200 .arith/sum 32, v0x5c3eedf49c90_0, L_0x762547b571c8;
S_0x5c3eedf48a50 .scope module, "pcaddbranch" "adder" 11 31, 15 1 0, S_0x5c3eedf469f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x5c3eedf48cd0_0 .net "a", 31 0, v0x5c3eedf49c90_0;  alias, 1 drivers
v0x5c3eedf48db0_0 .net "b", 31 0, v0x5c3eedf47930_0;  alias, 1 drivers
v0x5c3eedf48e80_0 .net "y", 31 0, L_0x5c3eedf623a0;  alias, 1 drivers
L_0x5c3eedf623a0 .arith/sum 32, v0x5c3eedf49c90_0, v0x5c3eedf47930_0;
S_0x5c3eedf48fd0 .scope module, "pcmux" "mux2" 11 37, 16 1 0, S_0x5c3eedf469f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5c3eedf491b0 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v0x5c3eedf493b0_0 .net "d0", 31 0, L_0x5c3eedf62200;  alias, 1 drivers
v0x5c3eedf494a0_0 .net "d1", 31 0, L_0x5c3eedf625a0;  alias, 1 drivers
v0x5c3eedf49560_0 .net "s", 0 0, L_0x5c3eedf61de0;  alias, 1 drivers
v0x5c3eedf49660_0 .net "y", 31 0, L_0x5c3eedf626d0;  alias, 1 drivers
L_0x5c3eedf626d0 .functor MUXZ 32, L_0x5c3eedf62200, L_0x5c3eedf625a0, L_0x5c3eedf61de0, C4<>;
S_0x5c3eedf497b0 .scope module, "pcreg" "flopr" 11 29, 17 1 0, S_0x5c3eedf469f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5c3eedf49990 .param/l "WIDTH" 0 17 1, +C4<00000000000000000000000000100000>;
v0x5c3eedf49ad0_0 .net "clk", 0 0, v0x5c3eedf50ae0_0;  alias, 1 drivers
v0x5c3eedf49bc0_0 .net "d", 31 0, L_0x5c3eedf626d0;  alias, 1 drivers
v0x5c3eedf49c90_0 .var "q", 31 0;
v0x5c3eedf49db0_0 .net "rst", 0 0, v0x5c3eedf50b80_0;  alias, 1 drivers
S_0x5c3eedf49ed0 .scope module, "resultmux" "mux3" 11 72, 18 1 0, S_0x5c3eedf469f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x5c3eedf4a0b0 .param/l "WIDTH" 0 18 1, +C4<00000000000000000000000000100000>;
v0x5c3eedf4a180_0 .net *"_ivl_1", 0 0, L_0x5c3eedf63ff0;  1 drivers
v0x5c3eedf4a280_0 .net *"_ivl_3", 0 0, L_0x5c3eedf64090;  1 drivers
v0x5c3eedf4a360_0 .net *"_ivl_4", 31 0, L_0x5c3eedf64130;  1 drivers
v0x5c3eedf4a450_0 .net "d0", 31 0, v0x5c3eedf47010_0;  alias, 1 drivers
v0x5c3eedf4a560_0 .net "d1", 31 0, v0x5c3eedf47fb0_0;  alias, 1 drivers
v0x5c3eedf4a670_0 .net "d2", 31 0, L_0x5c3eedf62200;  alias, 1 drivers
v0x5c3eedf4a760_0 .net "s", 1 0, L_0x5c3eedf61890;  alias, 1 drivers
v0x5c3eedf4a870_0 .net "y", 31 0, L_0x5c3eedf64220;  alias, 1 drivers
L_0x5c3eedf63ff0 .part L_0x5c3eedf61890, 1, 1;
L_0x5c3eedf64090 .part L_0x5c3eedf61890, 0, 1;
L_0x5c3eedf64130 .functor MUXZ 32, v0x5c3eedf47010_0, v0x5c3eedf47fb0_0, L_0x5c3eedf64090, C4<>;
L_0x5c3eedf64220 .functor MUXZ 32, L_0x5c3eedf64130, L_0x5c3eedf62200, L_0x5c3eedf63ff0, C4<>;
S_0x5c3eedf4a9f0 .scope module, "rf" "regfile" 11 39, 19 1 0, S_0x5c3eedf469f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x5c3eedf4aca0_0 .net *"_ivl_0", 31 0, L_0x5c3eedf62770;  1 drivers
v0x5c3eedf4ada0_0 .net *"_ivl_10", 6 0, L_0x5c3eedf62a30;  1 drivers
L_0x762547b572a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf4ae80_0 .net *"_ivl_13", 1 0, L_0x762547b572a0;  1 drivers
L_0x762547b572e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf4af40_0 .net/2u *"_ivl_14", 31 0, L_0x762547b572e8;  1 drivers
v0x5c3eedf4b020_0 .net *"_ivl_18", 31 0, L_0x5c3eedf62d50;  1 drivers
L_0x762547b57330 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf4b150_0 .net *"_ivl_21", 26 0, L_0x762547b57330;  1 drivers
L_0x762547b57378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf4b230_0 .net/2u *"_ivl_22", 31 0, L_0x762547b57378;  1 drivers
v0x5c3eedf4b310_0 .net *"_ivl_24", 0 0, L_0x5c3eedf62e80;  1 drivers
v0x5c3eedf4b3d0_0 .net *"_ivl_26", 31 0, L_0x5c3eedf62fc0;  1 drivers
v0x5c3eedf4b540_0 .net *"_ivl_28", 6 0, L_0x5c3eedf630b0;  1 drivers
L_0x762547b57210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf4b620_0 .net *"_ivl_3", 26 0, L_0x762547b57210;  1 drivers
L_0x762547b573c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf4b700_0 .net *"_ivl_31", 1 0, L_0x762547b573c0;  1 drivers
L_0x762547b57408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf4b7e0_0 .net/2u *"_ivl_32", 31 0, L_0x762547b57408;  1 drivers
L_0x762547b57258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf4b8c0_0 .net/2u *"_ivl_4", 31 0, L_0x762547b57258;  1 drivers
v0x5c3eedf4b9a0_0 .net *"_ivl_6", 0 0, L_0x5c3eedf628a0;  1 drivers
v0x5c3eedf4ba60_0 .net *"_ivl_8", 31 0, L_0x5c3eedf62990;  1 drivers
v0x5c3eedf4bb40_0 .net "a1", 4 0, L_0x5c3eedf633e0;  1 drivers
v0x5c3eedf4bc20_0 .net "a2", 4 0, L_0x5c3eedf63480;  1 drivers
v0x5c3eedf4bd00_0 .net "a3", 4 0, L_0x5c3eedf63630;  1 drivers
v0x5c3eedf4bde0_0 .net "clk", 0 0, v0x5c3eedf50ae0_0;  alias, 1 drivers
v0x5c3eedf4be80_0 .net "rd1", 31 0, L_0x5c3eedf62bc0;  alias, 1 drivers
v0x5c3eedf4bf60_0 .net "rd2", 31 0, L_0x5c3eedf63240;  alias, 1 drivers
v0x5c3eedf4c020 .array "rf", 0 31, 31 0;
v0x5c3eedf4c0c0_0 .net "wd3", 31 0, L_0x5c3eedf64220;  alias, 1 drivers
v0x5c3eedf4c180_0 .net "we3", 0 0, L_0x5c3eedf61530;  alias, 1 drivers
L_0x5c3eedf62770 .concat [ 5 27 0 0], L_0x5c3eedf633e0, L_0x762547b57210;
L_0x5c3eedf628a0 .cmp/ne 32, L_0x5c3eedf62770, L_0x762547b57258;
L_0x5c3eedf62990 .array/port v0x5c3eedf4c020, L_0x5c3eedf62a30;
L_0x5c3eedf62a30 .concat [ 5 2 0 0], L_0x5c3eedf633e0, L_0x762547b572a0;
L_0x5c3eedf62bc0 .functor MUXZ 32, L_0x762547b572e8, L_0x5c3eedf62990, L_0x5c3eedf628a0, C4<>;
L_0x5c3eedf62d50 .concat [ 5 27 0 0], L_0x5c3eedf63480, L_0x762547b57330;
L_0x5c3eedf62e80 .cmp/ne 32, L_0x5c3eedf62d50, L_0x762547b57378;
L_0x5c3eedf62fc0 .array/port v0x5c3eedf4c020, L_0x5c3eedf630b0;
L_0x5c3eedf630b0 .concat [ 5 2 0 0], L_0x5c3eedf63480, L_0x762547b573c0;
L_0x5c3eedf63240 .functor MUXZ 32, L_0x762547b57408, L_0x5c3eedf62fc0, L_0x5c3eedf62e80, C4<>;
S_0x5c3eedf4c3a0 .scope module, "srcamux" "mux3" 11 53, 18 1 0, S_0x5c3eedf469f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x5c3eedf4c530 .param/l "WIDTH" 0 18 1, +C4<00000000000000000000000000100000>;
v0x5c3eedf4c5d0_0 .net *"_ivl_1", 0 0, L_0x5c3eedf63770;  1 drivers
v0x5c3eedf4c6d0_0 .net *"_ivl_3", 0 0, L_0x5c3eedf63810;  1 drivers
v0x5c3eedf4c7b0_0 .net *"_ivl_4", 31 0, L_0x5c3eedf638b0;  1 drivers
v0x5c3eedf4c870_0 .net "d0", 31 0, L_0x5c3eedf62bc0;  alias, 1 drivers
v0x5c3eedf4c960_0 .net "d1", 31 0, v0x5c3eedf49c90_0;  alias, 1 drivers
L_0x762547b57450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5c3eedf4ca50_0 .net "d2", 31 0, L_0x762547b57450;  1 drivers
v0x5c3eedf4cb30_0 .net "s", 1 0, L_0x5c3eedf61b00;  alias, 1 drivers
v0x5c3eedf4cc40_0 .net "y", 31 0, L_0x5c3eedf639a0;  alias, 1 drivers
L_0x5c3eedf63770 .part L_0x5c3eedf61b00, 1, 1;
L_0x5c3eedf63810 .part L_0x5c3eedf61b00, 0, 1;
L_0x5c3eedf638b0 .functor MUXZ 32, L_0x5c3eedf62bc0, v0x5c3eedf49c90_0, L_0x5c3eedf63810, C4<>;
L_0x5c3eedf639a0 .functor MUXZ 32, L_0x5c3eedf638b0, L_0x762547b57450, L_0x5c3eedf63770, C4<>;
S_0x5c3eedf4cd80 .scope module, "srcbmux" "mux2" 11 54, 16 1 0, S_0x5c3eedf469f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5c3eedf4cf60 .param/l "WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
v0x5c3eedf4d0a0_0 .net "d0", 31 0, L_0x5c3eedf63240;  alias, 1 drivers
v0x5c3eedf4d1d0_0 .net "d1", 31 0, v0x5c3eedf47930_0;  alias, 1 drivers
v0x5c3eedf4d2e0_0 .net "s", 0 0, L_0x5c3eedf616c0;  alias, 1 drivers
v0x5c3eedf4d3d0_0 .net "y", 31 0, L_0x5c3eedf63b10;  alias, 1 drivers
L_0x5c3eedf63b10 .functor MUXZ 32, L_0x5c3eedf63240, v0x5c3eedf47930_0, L_0x5c3eedf616c0, C4<>;
S_0x5c3eedf4ec50 .scope module, "imem" "imem" 6 57, 20 1 0, S_0x5c3eedf42530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x5c3eedf622a0 .functor BUFZ 32, L_0x5c3eedf64390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5c3eedf4ee90 .array "RAM", 63 0, 31 0;
v0x5c3eedf4ef70_0 .net *"_ivl_0", 31 0, L_0x5c3eedf64390;  1 drivers
v0x5c3eedf4f050_0 .net *"_ivl_3", 29 0, L_0x5c3eedf64430;  1 drivers
v0x5c3eedf4f110_0 .net "a", 31 0, v0x5c3eedf49c90_0;  alias, 1 drivers
v0x5c3eedf4f1d0_0 .net "rd", 31 0, L_0x5c3eedf622a0;  alias, 1 drivers
L_0x5c3eedf64390 .array/port v0x5c3eedf4ee90, L_0x5c3eedf64430;
L_0x5c3eedf64430 .part v0x5c3eedf49c90_0, 2, 30;
    .scope S_0x5c3eedf20020;
T_0 ;
    %wait E_0x5c3eede9e680;
    %fork t_1, S_0x5c3eedf178a0;
    %jmp t_0;
    .scope S_0x5c3eedf178a0;
t_1 ;
    %load/vec4 v0x5c3eedf42390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5c3eedf422b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5c3eedf06010_0;
    %assign/vec4 v0x5c3eedf422b0_0, 0;
T_0.1 ;
    %end;
    .scope S_0x5c3eedf20020;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5c3eedf43310;
T_1 ;
    %wait E_0x5c3eede87780;
    %load/vec4 v0x5c3eedf43ed0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5c3eedf43df0_0, 0, 12;
    %jmp T_1.12;
T_1.0 ;
    %pushi/vec4 3840, 1792, 12;
    %store/vec4 v0x5c3eedf43df0_0, 0, 12;
    %jmp T_1.12;
T_1.1 ;
    %pushi/vec4 2176, 0, 12;
    %store/vec4 v0x5c3eedf43df0_0, 0, 12;
    %jmp T_1.12;
T_1.2 ;
    %pushi/vec4 2192, 0, 12;
    %store/vec4 v0x5c3eedf43df0_0, 0, 12;
    %jmp T_1.12;
T_1.3 ;
    %pushi/vec4 496, 48, 12;
    %store/vec4 v0x5c3eedf43df0_0, 0, 12;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 568, 48, 12;
    %store/vec4 v0x5c3eedf43df0_0, 0, 12;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 2983, 131, 12;
    %store/vec4 v0x5c3eedf43df0_0, 0, 12;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 3202, 0, 12;
    %store/vec4 v0x5c3eedf43df0_0, 0, 12;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 3201, 0, 12;
    %store/vec4 v0x5c3eedf43df0_0, 0, 12;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 2212, 0, 12;
    %store/vec4 v0x5c3eedf43df0_0, 0, 12;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5c3eedf43df0_0, 0, 12;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5c3eedf43df0_0, 0, 12;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5c3eedf42cf0;
T_2 ;
    %wait E_0x5c3eede9e6c0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %load/vec4 v0x5c3eedf431b0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.10;
T_2.6 ;
    %load/vec4 v0x5c3eedf43030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.18;
T_2.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.18;
T_2.12 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.18;
T_2.13 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.18;
T_2.14 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.18;
T_2.15 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.18;
T_2.16 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.18;
T_2.18 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.7 ;
    %load/vec4 v0x5c3eedf43030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.28;
T_2.19 ;
    %load/vec4 v0x5c3eedf43110_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.29, 8;
    %pushi/vec4 1, 0, 5;
    %jmp/1 T_2.30, 8;
T_2.29 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_2.30, 8;
 ; End of false expr.
    %blend;
T_2.30;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.28;
T_2.20 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.28;
T_2.21 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.28;
T_2.22 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.28;
T_2.23 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.28;
T_2.24 ;
    %load/vec4 v0x5c3eedf43110_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.31, 8;
    %pushi/vec4 7, 0, 5;
    %jmp/1 T_2.32, 8;
T_2.31 ; End of true expr.
    %pushi/vec4 6, 0, 5;
    %jmp/0 T_2.32, 8;
 ; End of false expr.
    %blend;
T_2.32;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.28;
T_2.25 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.28;
T_2.26 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.28;
T_2.28 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x5c3eedf43030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.42;
T_2.33 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.42;
T_2.34 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.42;
T_2.35 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.42;
T_2.36 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.42;
T_2.37 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.42;
T_2.38 ;
    %load/vec4 v0x5c3eedf43110_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.43, 8;
    %pushi/vec4 7, 0, 5;
    %jmp/1 T_2.44, 8;
T_2.43 ; End of true expr.
    %pushi/vec4 6, 0, 5;
    %jmp/0 T_2.44, 8;
 ; End of false expr.
    %blend;
T_2.44;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.42;
T_2.39 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.42;
T_2.40 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5c3eedf42f30_0, 0, 5;
    %jmp T_2.42;
T_2.42 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5c3eedf42850;
T_3 ;
    %wait E_0x5c3eede9e300;
    %load/vec4 v0x5c3eedf45800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c3eedf44370_0, 0, 1;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x5c3eedf44d60_0;
    %store/vec4 v0x5c3eedf44370_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x5c3eedf44d60_0;
    %nor/r;
    %store/vec4 v0x5c3eedf44370_0, 0, 1;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x5c3eedf448e0_0;
    %store/vec4 v0x5c3eedf44370_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x5c3eedf448e0_0;
    %nor/r;
    %store/vec4 v0x5c3eedf44370_0, 0, 1;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x5c3eedf448e0_0;
    %store/vec4 v0x5c3eedf44370_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x5c3eedf448e0_0;
    %nor/r;
    %store/vec4 v0x5c3eedf44370_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5c3eedf497b0;
T_4 ;
    %wait E_0x5c3eedf45f20;
    %load/vec4 v0x5c3eedf49db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5c3eedf49c90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5c3eedf49bc0_0;
    %assign/vec4 v0x5c3eedf49c90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5c3eedf4a9f0;
T_5 ;
    %wait E_0x5c3eedf45f20;
    %load/vec4 v0x5c3eedf4c180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5c3eedf4c0c0_0;
    %load/vec4 v0x5c3eedf4bd00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c3eedf4c020, 0, 4;
    %load/vec4 v0x5c3eedf4bd00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %vpi_call/w 19 13 "$display", "Time %0t | Reg Write: x%0d = %h (%0d)", $time, v0x5c3eedf4bd00_0, v0x5c3eedf4c0c0_0, v0x5c3eedf4c0c0_0 {0 0 0};
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5c3eedf47660;
T_6 ;
    %wait E_0x5c3eedf478b0;
    %load/vec4 v0x5c3eedf47a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5c3eedf47930_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c3eedf47930_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c3eedf47930_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5c3eedf47930_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5c3eedf47930_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x5c3eedf47b40_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5c3eedf47930_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5c3eedf46df0;
T_7 ;
    %wait E_0x5c3eedf2d830;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c3eedf47010_0, 0, 32;
    %load/vec4 v0x5c3eedf474b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5c3eedf47010_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v0x5c3eedf47120_0;
    %load/vec4 v0x5c3eedf471e0_0;
    %add;
    %store/vec4 v0x5c3eedf47010_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v0x5c3eedf47120_0;
    %load/vec4 v0x5c3eedf471e0_0;
    %sub;
    %store/vec4 v0x5c3eedf47010_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v0x5c3eedf47120_0;
    %load/vec4 v0x5c3eedf471e0_0;
    %and;
    %store/vec4 v0x5c3eedf47010_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v0x5c3eedf47120_0;
    %load/vec4 v0x5c3eedf471e0_0;
    %or;
    %store/vec4 v0x5c3eedf47010_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v0x5c3eedf47120_0;
    %load/vec4 v0x5c3eedf471e0_0;
    %xor;
    %store/vec4 v0x5c3eedf47010_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v0x5c3eedf47120_0;
    %load/vec4 v0x5c3eedf471e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5c3eedf47010_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v0x5c3eedf47120_0;
    %load/vec4 v0x5c3eedf471e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5c3eedf47010_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v0x5c3eedf47120_0;
    %load/vec4 v0x5c3eedf471e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5c3eedf47010_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v0x5c3eedf47120_0;
    %load/vec4 v0x5c3eedf471e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v0x5c3eedf47010_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v0x5c3eedf47120_0;
    %load/vec4 v0x5c3eedf471e0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v0x5c3eedf47010_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5c3eedf47c80;
T_8 ;
    %wait E_0x5c3eedf47e60;
    %load/vec4 v0x5c3eedf47ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x5c3eedf48090_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5c3eedf48190_0, 0, 8;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x5c3eedf48090_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5c3eedf48190_0, 0, 8;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x5c3eedf48090_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5c3eedf48190_0, 0, 8;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x5c3eedf48090_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5c3eedf48190_0, 0, 8;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %load/vec4 v0x5c3eedf47ed0_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0x5c3eedf48090_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5c3eedf48380_0, 0, 16;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x5c3eedf48090_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5c3eedf48380_0, 0, 16;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5c3eedf48250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %load/vec4 v0x5c3eedf48090_0;
    %store/vec4 v0x5c3eedf47fb0_0, 0, 32;
    %jmp T_8.14;
T_8.8 ;
    %load/vec4 v0x5c3eedf48190_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5c3eedf48190_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c3eedf47fb0_0, 0, 32;
    %jmp T_8.14;
T_8.9 ;
    %load/vec4 v0x5c3eedf48380_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5c3eedf48380_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c3eedf47fb0_0, 0, 32;
    %jmp T_8.14;
T_8.10 ;
    %load/vec4 v0x5c3eedf48090_0;
    %store/vec4 v0x5c3eedf47fb0_0, 0, 32;
    %jmp T_8.14;
T_8.11 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5c3eedf48190_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c3eedf47fb0_0, 0, 32;
    %jmp T_8.14;
T_8.12 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5c3eedf48380_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c3eedf47fb0_0, 0, 32;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5c3eedf4ec50;
T_9 ;
    %vpi_call/w 20 5 "$readmemh", "riscvtest.txt", v0x5c3eedf4ee90 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5c3eedf45d20;
T_10 ;
    %wait E_0x5c3eedf45f20;
    %load/vec4 v0x5c3eedf46690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5c3eedf46200_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x5c3eedf45f80, 4;
    %store/vec4 v0x5c3eedf46730_0, 0, 32;
    %load/vec4 v0x5c3eedf463f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %load/vec4 v0x5c3eedf465b0_0;
    %store/vec4 v0x5c3eedf46810_0, 0, 32;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x5c3eedf46200_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v0x5c3eedf46730_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5c3eedf465b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c3eedf46810_0, 0, 32;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v0x5c3eedf46730_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5c3eedf465b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c3eedf46730_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c3eedf46810_0, 0, 32;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v0x5c3eedf46730_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5c3eedf465b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5c3eedf46730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c3eedf46810_0, 0, 32;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x5c3eedf465b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5c3eedf46730_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c3eedf46810_0, 0, 32;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x5c3eedf46200_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x5c3eedf46730_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5c3eedf465b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c3eedf46810_0, 0, 32;
    %jmp T_10.13;
T_10.12 ;
    %load/vec4 v0x5c3eedf465b0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5c3eedf46730_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5c3eedf46810_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5c3eedf46810_0;
    %load/vec4 v0x5c3eedf46200_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5c3eedf45f80, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5c3eedf19c30;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c3eedf50ae0_0, 0, 1;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x5c3eedf50ae0_0;
    %inv;
    %store/vec4 v0x5c3eedf50ae0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x5c3eedf19c30;
T_12 ;
    %vpi_call/w 5 25 "$dumpfile", "cpu_wave.vcd" {0 0 0};
    %vpi_call/w 5 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5c3eedf19c30 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5c3eedf50b80_0, 0, 1;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c3eedf50b80_0, 0, 1;
T_12.0 ;
    %load/vec4 v0x5c3eedf50870_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_12.1, 6;
    %wait E_0x5c3eede9e060;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call/w 5 33 "$display", "----------------------------------------" {0 0 0};
    %vpi_call/w 5 34 "$display", "ECALL detected at time %0t. Simulation Succeeded!", $time {0 0 0};
    %vpi_call/w 5 35 "$display", "----------------------------------------" {0 0 0};
    %vpi_call/w 5 36 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "src/definitions_pkg.sv";
    "src/flopenr.sv";
    "tb/tb_top.sv";
    "src/top.sv";
    "src/control_unit.sv";
    "src/alu_decoder.sv";
    "src/main_decoder.sv";
    "src/dmem.sv";
    "src/datapath.sv";
    "src/alu.sv";
    "src/extend.sv";
    "src/load_extender.sv";
    "src/adder.sv";
    "src/mux2.sv";
    "src/flopr.sv";
    "src/mux3.sv";
    "src/regfile.sv";
    "src/imem.sv";
