// Seed: 1522308565
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_10;
  assign id_7 = id_4 == 1'b0;
  rpmos (id_5, 1 <= 1'b0, id_5++, id_3, 1);
  id_11(
      .id_0(id_3 == ""), .id_1(1), .id_2(), .id_3(id_1)
  );
  assign id_5 = id_3;
  wire id_12;
  always #(id_9)
    #0 begin
      id_7 <= 1'b0;
      id_1 = (id_8) | 1;
    end
  wire id_13;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always_comb @* id_1 <= 1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_2, id_1, id_5, id_4
  );
  wire  id_6;
  uwire id_7 = 1;
  and (id_4, id_5, id_3);
endmodule
