
hydro-stm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055c0  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08005758  08005758  00006758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057d4  080057d4  00007030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080057d4  080057d4  000067d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057dc  080057dc  00007030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057dc  080057dc  000067dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080057e0  080057e0  000067e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  080057e4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001a4  20000030  08005814  00007030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001d4  08005814  000071d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e14f  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002720  00000000  00000000  000151af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e28  00000000  00000000  000178d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aed  00000000  00000000  000186f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016b81  00000000  00000000  000191e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001201d  00000000  00000000  0002fd66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a463  00000000  00000000  00041d83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cc1e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b0c  00000000  00000000  000cc22c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000cfd38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000030 	.word	0x20000030
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08005740 	.word	0x08005740

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000034 	.word	0x20000034
 80001d4:	08005740 	.word	0x08005740

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2f>:
 8000974:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000978:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 800097c:	bf24      	itt	cs
 800097e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000982:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000986:	d90d      	bls.n	80009a4 <__aeabi_d2f+0x30>
 8000988:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800098c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000990:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000994:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000998:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800099c:	bf08      	it	eq
 800099e:	f020 0001 	biceq.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009a8:	d121      	bne.n	80009ee <__aeabi_d2f+0x7a>
 80009aa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009ae:	bfbc      	itt	lt
 80009b0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009b4:	4770      	bxlt	lr
 80009b6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009be:	f1c2 0218 	rsb	r2, r2, #24
 80009c2:	f1c2 0c20 	rsb	ip, r2, #32
 80009c6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ca:	fa20 f002 	lsr.w	r0, r0, r2
 80009ce:	bf18      	it	ne
 80009d0:	f040 0001 	orrne.w	r0, r0, #1
 80009d4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009dc:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009e0:	ea40 000c 	orr.w	r0, r0, ip
 80009e4:	fa23 f302 	lsr.w	r3, r3, r2
 80009e8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009ec:	e7cc      	b.n	8000988 <__aeabi_d2f+0x14>
 80009ee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009f2:	d107      	bne.n	8000a04 <__aeabi_d2f+0x90>
 80009f4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f8:	bf1e      	ittt	ne
 80009fa:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80009fe:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a02:	4770      	bxne	lr
 8000a04:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop

08000a14 <__aeabi_uldivmod>:
 8000a14:	b953      	cbnz	r3, 8000a2c <__aeabi_uldivmod+0x18>
 8000a16:	b94a      	cbnz	r2, 8000a2c <__aeabi_uldivmod+0x18>
 8000a18:	2900      	cmp	r1, #0
 8000a1a:	bf08      	it	eq
 8000a1c:	2800      	cmpeq	r0, #0
 8000a1e:	bf1c      	itt	ne
 8000a20:	f04f 31ff 	movne.w	r1, #4294967295
 8000a24:	f04f 30ff 	movne.w	r0, #4294967295
 8000a28:	f000 b988 	b.w	8000d3c <__aeabi_idiv0>
 8000a2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a34:	f000 f806 	bl	8000a44 <__udivmoddi4>
 8000a38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a40:	b004      	add	sp, #16
 8000a42:	4770      	bx	lr

08000a44 <__udivmoddi4>:
 8000a44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a48:	9d08      	ldr	r5, [sp, #32]
 8000a4a:	468e      	mov	lr, r1
 8000a4c:	4604      	mov	r4, r0
 8000a4e:	4688      	mov	r8, r1
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d14a      	bne.n	8000aea <__udivmoddi4+0xa6>
 8000a54:	428a      	cmp	r2, r1
 8000a56:	4617      	mov	r7, r2
 8000a58:	d962      	bls.n	8000b20 <__udivmoddi4+0xdc>
 8000a5a:	fab2 f682 	clz	r6, r2
 8000a5e:	b14e      	cbz	r6, 8000a74 <__udivmoddi4+0x30>
 8000a60:	f1c6 0320 	rsb	r3, r6, #32
 8000a64:	fa01 f806 	lsl.w	r8, r1, r6
 8000a68:	fa20 f303 	lsr.w	r3, r0, r3
 8000a6c:	40b7      	lsls	r7, r6
 8000a6e:	ea43 0808 	orr.w	r8, r3, r8
 8000a72:	40b4      	lsls	r4, r6
 8000a74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a78:	fa1f fc87 	uxth.w	ip, r7
 8000a7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000a80:	0c23      	lsrs	r3, r4, #16
 8000a82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000a86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000a8e:	429a      	cmp	r2, r3
 8000a90:	d909      	bls.n	8000aa6 <__udivmoddi4+0x62>
 8000a92:	18fb      	adds	r3, r7, r3
 8000a94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000a98:	f080 80ea 	bcs.w	8000c70 <__udivmoddi4+0x22c>
 8000a9c:	429a      	cmp	r2, r3
 8000a9e:	f240 80e7 	bls.w	8000c70 <__udivmoddi4+0x22c>
 8000aa2:	3902      	subs	r1, #2
 8000aa4:	443b      	add	r3, r7
 8000aa6:	1a9a      	subs	r2, r3, r2
 8000aa8:	b2a3      	uxth	r3, r4
 8000aaa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000aae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ab2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ab6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000aba:	459c      	cmp	ip, r3
 8000abc:	d909      	bls.n	8000ad2 <__udivmoddi4+0x8e>
 8000abe:	18fb      	adds	r3, r7, r3
 8000ac0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ac4:	f080 80d6 	bcs.w	8000c74 <__udivmoddi4+0x230>
 8000ac8:	459c      	cmp	ip, r3
 8000aca:	f240 80d3 	bls.w	8000c74 <__udivmoddi4+0x230>
 8000ace:	443b      	add	r3, r7
 8000ad0:	3802      	subs	r0, #2
 8000ad2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ad6:	eba3 030c 	sub.w	r3, r3, ip
 8000ada:	2100      	movs	r1, #0
 8000adc:	b11d      	cbz	r5, 8000ae6 <__udivmoddi4+0xa2>
 8000ade:	40f3      	lsrs	r3, r6
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	e9c5 3200 	strd	r3, r2, [r5]
 8000ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aea:	428b      	cmp	r3, r1
 8000aec:	d905      	bls.n	8000afa <__udivmoddi4+0xb6>
 8000aee:	b10d      	cbz	r5, 8000af4 <__udivmoddi4+0xb0>
 8000af0:	e9c5 0100 	strd	r0, r1, [r5]
 8000af4:	2100      	movs	r1, #0
 8000af6:	4608      	mov	r0, r1
 8000af8:	e7f5      	b.n	8000ae6 <__udivmoddi4+0xa2>
 8000afa:	fab3 f183 	clz	r1, r3
 8000afe:	2900      	cmp	r1, #0
 8000b00:	d146      	bne.n	8000b90 <__udivmoddi4+0x14c>
 8000b02:	4573      	cmp	r3, lr
 8000b04:	d302      	bcc.n	8000b0c <__udivmoddi4+0xc8>
 8000b06:	4282      	cmp	r2, r0
 8000b08:	f200 8105 	bhi.w	8000d16 <__udivmoddi4+0x2d2>
 8000b0c:	1a84      	subs	r4, r0, r2
 8000b0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b12:	2001      	movs	r0, #1
 8000b14:	4690      	mov	r8, r2
 8000b16:	2d00      	cmp	r5, #0
 8000b18:	d0e5      	beq.n	8000ae6 <__udivmoddi4+0xa2>
 8000b1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000b1e:	e7e2      	b.n	8000ae6 <__udivmoddi4+0xa2>
 8000b20:	2a00      	cmp	r2, #0
 8000b22:	f000 8090 	beq.w	8000c46 <__udivmoddi4+0x202>
 8000b26:	fab2 f682 	clz	r6, r2
 8000b2a:	2e00      	cmp	r6, #0
 8000b2c:	f040 80a4 	bne.w	8000c78 <__udivmoddi4+0x234>
 8000b30:	1a8a      	subs	r2, r1, r2
 8000b32:	0c03      	lsrs	r3, r0, #16
 8000b34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b38:	b280      	uxth	r0, r0
 8000b3a:	b2bc      	uxth	r4, r7
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d907      	bls.n	8000b62 <__udivmoddi4+0x11e>
 8000b52:	18fb      	adds	r3, r7, r3
 8000b54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000b58:	d202      	bcs.n	8000b60 <__udivmoddi4+0x11c>
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	f200 80e0 	bhi.w	8000d20 <__udivmoddi4+0x2dc>
 8000b60:	46c4      	mov	ip, r8
 8000b62:	1a9b      	subs	r3, r3, r2
 8000b64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b70:	fb02 f404 	mul.w	r4, r2, r4
 8000b74:	429c      	cmp	r4, r3
 8000b76:	d907      	bls.n	8000b88 <__udivmoddi4+0x144>
 8000b78:	18fb      	adds	r3, r7, r3
 8000b7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000b7e:	d202      	bcs.n	8000b86 <__udivmoddi4+0x142>
 8000b80:	429c      	cmp	r4, r3
 8000b82:	f200 80ca 	bhi.w	8000d1a <__udivmoddi4+0x2d6>
 8000b86:	4602      	mov	r2, r0
 8000b88:	1b1b      	subs	r3, r3, r4
 8000b8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000b8e:	e7a5      	b.n	8000adc <__udivmoddi4+0x98>
 8000b90:	f1c1 0620 	rsb	r6, r1, #32
 8000b94:	408b      	lsls	r3, r1
 8000b96:	fa22 f706 	lsr.w	r7, r2, r6
 8000b9a:	431f      	orrs	r7, r3
 8000b9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ba0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ba4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ba8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bac:	4323      	orrs	r3, r4
 8000bae:	fa00 f801 	lsl.w	r8, r0, r1
 8000bb2:	fa1f fc87 	uxth.w	ip, r7
 8000bb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000bba:	0c1c      	lsrs	r4, r3, #16
 8000bbc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000bc0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000bc4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000bc8:	45a6      	cmp	lr, r4
 8000bca:	fa02 f201 	lsl.w	r2, r2, r1
 8000bce:	d909      	bls.n	8000be4 <__udivmoddi4+0x1a0>
 8000bd0:	193c      	adds	r4, r7, r4
 8000bd2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000bd6:	f080 809c 	bcs.w	8000d12 <__udivmoddi4+0x2ce>
 8000bda:	45a6      	cmp	lr, r4
 8000bdc:	f240 8099 	bls.w	8000d12 <__udivmoddi4+0x2ce>
 8000be0:	3802      	subs	r0, #2
 8000be2:	443c      	add	r4, r7
 8000be4:	eba4 040e 	sub.w	r4, r4, lr
 8000be8:	fa1f fe83 	uxth.w	lr, r3
 8000bec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000bf0:	fb09 4413 	mls	r4, r9, r3, r4
 8000bf4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000bf8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000bfc:	45a4      	cmp	ip, r4
 8000bfe:	d908      	bls.n	8000c12 <__udivmoddi4+0x1ce>
 8000c00:	193c      	adds	r4, r7, r4
 8000c02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c06:	f080 8082 	bcs.w	8000d0e <__udivmoddi4+0x2ca>
 8000c0a:	45a4      	cmp	ip, r4
 8000c0c:	d97f      	bls.n	8000d0e <__udivmoddi4+0x2ca>
 8000c0e:	3b02      	subs	r3, #2
 8000c10:	443c      	add	r4, r7
 8000c12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c16:	eba4 040c 	sub.w	r4, r4, ip
 8000c1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c1e:	4564      	cmp	r4, ip
 8000c20:	4673      	mov	r3, lr
 8000c22:	46e1      	mov	r9, ip
 8000c24:	d362      	bcc.n	8000cec <__udivmoddi4+0x2a8>
 8000c26:	d05f      	beq.n	8000ce8 <__udivmoddi4+0x2a4>
 8000c28:	b15d      	cbz	r5, 8000c42 <__udivmoddi4+0x1fe>
 8000c2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000c2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000c32:	fa04 f606 	lsl.w	r6, r4, r6
 8000c36:	fa22 f301 	lsr.w	r3, r2, r1
 8000c3a:	431e      	orrs	r6, r3
 8000c3c:	40cc      	lsrs	r4, r1
 8000c3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000c42:	2100      	movs	r1, #0
 8000c44:	e74f      	b.n	8000ae6 <__udivmoddi4+0xa2>
 8000c46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c4a:	0c01      	lsrs	r1, r0, #16
 8000c4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c50:	b280      	uxth	r0, r0
 8000c52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c56:	463b      	mov	r3, r7
 8000c58:	4638      	mov	r0, r7
 8000c5a:	463c      	mov	r4, r7
 8000c5c:	46b8      	mov	r8, r7
 8000c5e:	46be      	mov	lr, r7
 8000c60:	2620      	movs	r6, #32
 8000c62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c66:	eba2 0208 	sub.w	r2, r2, r8
 8000c6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c6e:	e766      	b.n	8000b3e <__udivmoddi4+0xfa>
 8000c70:	4601      	mov	r1, r0
 8000c72:	e718      	b.n	8000aa6 <__udivmoddi4+0x62>
 8000c74:	4610      	mov	r0, r2
 8000c76:	e72c      	b.n	8000ad2 <__udivmoddi4+0x8e>
 8000c78:	f1c6 0220 	rsb	r2, r6, #32
 8000c7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000c80:	40b7      	lsls	r7, r6
 8000c82:	40b1      	lsls	r1, r6
 8000c84:	fa20 f202 	lsr.w	r2, r0, r2
 8000c88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c8c:	430a      	orrs	r2, r1
 8000c8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000c92:	b2bc      	uxth	r4, r7
 8000c94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000c98:	0c11      	lsrs	r1, r2, #16
 8000c9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c9e:	fb08 f904 	mul.w	r9, r8, r4
 8000ca2:	40b0      	lsls	r0, r6
 8000ca4:	4589      	cmp	r9, r1
 8000ca6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000caa:	b280      	uxth	r0, r0
 8000cac:	d93e      	bls.n	8000d2c <__udivmoddi4+0x2e8>
 8000cae:	1879      	adds	r1, r7, r1
 8000cb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cb4:	d201      	bcs.n	8000cba <__udivmoddi4+0x276>
 8000cb6:	4589      	cmp	r9, r1
 8000cb8:	d81f      	bhi.n	8000cfa <__udivmoddi4+0x2b6>
 8000cba:	eba1 0109 	sub.w	r1, r1, r9
 8000cbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000cc2:	fb09 f804 	mul.w	r8, r9, r4
 8000cc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cca:	b292      	uxth	r2, r2
 8000ccc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cd0:	4542      	cmp	r2, r8
 8000cd2:	d229      	bcs.n	8000d28 <__udivmoddi4+0x2e4>
 8000cd4:	18ba      	adds	r2, r7, r2
 8000cd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000cda:	d2c4      	bcs.n	8000c66 <__udivmoddi4+0x222>
 8000cdc:	4542      	cmp	r2, r8
 8000cde:	d2c2      	bcs.n	8000c66 <__udivmoddi4+0x222>
 8000ce0:	f1a9 0102 	sub.w	r1, r9, #2
 8000ce4:	443a      	add	r2, r7
 8000ce6:	e7be      	b.n	8000c66 <__udivmoddi4+0x222>
 8000ce8:	45f0      	cmp	r8, lr
 8000cea:	d29d      	bcs.n	8000c28 <__udivmoddi4+0x1e4>
 8000cec:	ebbe 0302 	subs.w	r3, lr, r2
 8000cf0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000cf4:	3801      	subs	r0, #1
 8000cf6:	46e1      	mov	r9, ip
 8000cf8:	e796      	b.n	8000c28 <__udivmoddi4+0x1e4>
 8000cfa:	eba7 0909 	sub.w	r9, r7, r9
 8000cfe:	4449      	add	r1, r9
 8000d00:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d04:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d08:	fb09 f804 	mul.w	r8, r9, r4
 8000d0c:	e7db      	b.n	8000cc6 <__udivmoddi4+0x282>
 8000d0e:	4673      	mov	r3, lr
 8000d10:	e77f      	b.n	8000c12 <__udivmoddi4+0x1ce>
 8000d12:	4650      	mov	r0, sl
 8000d14:	e766      	b.n	8000be4 <__udivmoddi4+0x1a0>
 8000d16:	4608      	mov	r0, r1
 8000d18:	e6fd      	b.n	8000b16 <__udivmoddi4+0xd2>
 8000d1a:	443b      	add	r3, r7
 8000d1c:	3a02      	subs	r2, #2
 8000d1e:	e733      	b.n	8000b88 <__udivmoddi4+0x144>
 8000d20:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d24:	443b      	add	r3, r7
 8000d26:	e71c      	b.n	8000b62 <__udivmoddi4+0x11e>
 8000d28:	4649      	mov	r1, r9
 8000d2a:	e79c      	b.n	8000c66 <__udivmoddi4+0x222>
 8000d2c:	eba1 0109 	sub.w	r1, r1, r9
 8000d30:	46c4      	mov	ip, r8
 8000d32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d36:	fb09 f804 	mul.w	r8, r9, r4
 8000d3a:	e7c4      	b.n	8000cc6 <__udivmoddi4+0x282>

08000d3c <__aeabi_idiv0>:
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop

08000d40 <Port_From_ID>:

#include "actuator_manager.h"
#include "stm32f4xx_hal.h"

static GPIO_TypeDef* Port_From_ID(uint8_t id)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b083      	sub	sp, #12
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	71fb      	strb	r3, [r7, #7]
    switch (id)
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2b02      	cmp	r3, #2
 8000d4e:	d00a      	beq.n	8000d66 <Port_From_ID+0x26>
 8000d50:	2b02      	cmp	r3, #2
 8000d52:	dc0a      	bgt.n	8000d6a <Port_From_ID+0x2a>
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d002      	beq.n	8000d5e <Port_From_ID+0x1e>
 8000d58:	2b01      	cmp	r3, #1
 8000d5a:	d002      	beq.n	8000d62 <Port_From_ID+0x22>
 8000d5c:	e005      	b.n	8000d6a <Port_From_ID+0x2a>
    {
        case 0: return GPIOA;
 8000d5e:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <Port_From_ID+0x38>)
 8000d60:	e004      	b.n	8000d6c <Port_From_ID+0x2c>
        case 1: return GPIOB;
 8000d62:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <Port_From_ID+0x3c>)
 8000d64:	e002      	b.n	8000d6c <Port_From_ID+0x2c>
        case 2: return GPIOC;
 8000d66:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <Port_From_ID+0x40>)
 8000d68:	e000      	b.n	8000d6c <Port_From_ID+0x2c>
        default: return NULL;
 8000d6a:	2300      	movs	r3, #0
    }
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	40020000 	.word	0x40020000
 8000d7c:	40020400 	.word	0x40020400
 8000d80:	40020800 	.word	0x40020800

08000d84 <PinMask_From_Number>:

static inline uint16_t PinMask_From_Number(uint8_t pin)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	71fb      	strb	r3, [r7, #7]
    if (pin > 15)
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	2b0f      	cmp	r3, #15
 8000d92:	d901      	bls.n	8000d98 <PinMask_From_Number+0x14>
        return 0;
 8000d94:	2300      	movs	r3, #0
 8000d96:	e004      	b.n	8000da2 <PinMask_From_Number+0x1e>

    return (uint16_t)(1U << pin);
 8000d98:	79fb      	ldrb	r3, [r7, #7]
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000da0:	b29b      	uxth	r3, r3
}
 8000da2:	4618      	mov	r0, r3
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr

08000dae <Set_Pin>:

flag_t Set_Pin(uint8_t portId, uint8_t pinNum, flag_t state)
{
 8000dae:	b580      	push	{r7, lr}
 8000db0:	b084      	sub	sp, #16
 8000db2:	af00      	add	r7, sp, #0
 8000db4:	4603      	mov	r3, r0
 8000db6:	71fb      	strb	r3, [r7, #7]
 8000db8:	460b      	mov	r3, r1
 8000dba:	71bb      	strb	r3, [r7, #6]
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	717b      	strb	r3, [r7, #5]
    GPIO_TypeDef *port = Port_From_ID(portId);
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f7ff ffbc 	bl	8000d40 <Port_From_ID>
 8000dc8:	60f8      	str	r0, [r7, #12]
    uint16_t pinMask   = PinMask_From_Number(pinNum);
 8000dca:	79bb      	ldrb	r3, [r7, #6]
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f7ff ffd9 	bl	8000d84 <PinMask_From_Number>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	817b      	strh	r3, [r7, #10]

    if (port == NULL || pinMask == 0)
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d002      	beq.n	8000de2 <Set_Pin+0x34>
 8000ddc:	897b      	ldrh	r3, [r7, #10]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d101      	bne.n	8000de6 <Set_Pin+0x38>
        return 0;
 8000de2:	2300      	movs	r3, #0
 8000de4:	e00c      	b.n	8000e00 <Set_Pin+0x52>

    HAL_GPIO_WritePin(
 8000de6:	797b      	ldrb	r3, [r7, #5]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	bf14      	ite	ne
 8000dec:	2301      	movne	r3, #1
 8000dee:	2300      	moveq	r3, #0
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	461a      	mov	r2, r3
 8000df4:	897b      	ldrh	r3, [r7, #10]
 8000df6:	4619      	mov	r1, r3
 8000df8:	68f8      	ldr	r0, [r7, #12]
 8000dfa:	f002 f8a1 	bl	8002f40 <HAL_GPIO_WritePin>
        port,
		pinMask,
        state ? GPIO_PIN_SET : GPIO_PIN_RESET
    );

    return 1;
 8000dfe:	2301      	movs	r3, #1
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	3710      	adds	r7, #16
 8000e04:	46bd      	mov	sp, r7
 8000e06:	bd80      	pop	{r7, pc}

08000e08 <Config_CalcCRC>:

/* =======================
 *  CRC32 (simple software)
 * ======================= */
static uint32_t Config_CalcCRC(const SystemConfig_t *cfg)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b089      	sub	sp, #36	@ 0x24
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
    const uint32_t *data = (const uint32_t *)cfg;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	613b      	str	r3, [r7, #16]
    uint32_t words = (sizeof(SystemConfig_t) - sizeof(uint32_t)) / 4;
 8000e14:	2305      	movs	r3, #5
 8000e16:	60fb      	str	r3, [r7, #12]

    uint32_t crc = 0xFFFFFFFF;
 8000e18:	f04f 33ff 	mov.w	r3, #4294967295
 8000e1c:	61fb      	str	r3, [r7, #28]

    for (uint32_t i = 0; i < words; i++)
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61bb      	str	r3, [r7, #24]
 8000e22:	e021      	b.n	8000e68 <Config_CalcCRC+0x60>
    {
        crc ^= data[i];
 8000e24:	69bb      	ldr	r3, [r7, #24]
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4413      	add	r3, r2
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	69fa      	ldr	r2, [r7, #28]
 8000e30:	4053      	eors	r3, r2
 8000e32:	61fb      	str	r3, [r7, #28]
        for (uint32_t b = 0; b < 32; b++)
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]
 8000e38:	e010      	b.n	8000e5c <Config_CalcCRC+0x54>
        {
            if (crc & 1)
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	f003 0301 	and.w	r3, r3, #1
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d005      	beq.n	8000e50 <Config_CalcCRC+0x48>
                crc = (crc >> 1) ^ 0xEDB88320;
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	085a      	lsrs	r2, r3, #1
 8000e48:	4b0d      	ldr	r3, [pc, #52]	@ (8000e80 <Config_CalcCRC+0x78>)
 8000e4a:	4053      	eors	r3, r2
 8000e4c:	61fb      	str	r3, [r7, #28]
 8000e4e:	e002      	b.n	8000e56 <Config_CalcCRC+0x4e>
            else
                crc >>= 1;
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	085b      	lsrs	r3, r3, #1
 8000e54:	61fb      	str	r3, [r7, #28]
        for (uint32_t b = 0; b < 32; b++)
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	617b      	str	r3, [r7, #20]
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	2b1f      	cmp	r3, #31
 8000e60:	d9eb      	bls.n	8000e3a <Config_CalcCRC+0x32>
    for (uint32_t i = 0; i < words; i++)
 8000e62:	69bb      	ldr	r3, [r7, #24]
 8000e64:	3301      	adds	r3, #1
 8000e66:	61bb      	str	r3, [r7, #24]
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	429a      	cmp	r2, r3
 8000e6e:	d3d9      	bcc.n	8000e24 <Config_CalcCRC+0x1c>
        }
    }

    return crc;
 8000e70:	69fb      	ldr	r3, [r7, #28]
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3724      	adds	r7, #36	@ 0x24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	edb88320 	.word	0xedb88320

08000e84 <Config_IsValid>:

/* =======================
 *  Validation
 * ======================= */
int Config_IsValid(const SystemConfig_t *cfg)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b084      	sub	sp, #16
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
    if (cfg->version != CONFIG_VERSION)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d001      	beq.n	8000e98 <Config_IsValid+0x14>
        return 0;
 8000e94:	2300      	movs	r3, #0
 8000e96:	e00b      	b.n	8000eb0 <Config_IsValid+0x2c>

    uint32_t expected = Config_CalcCRC(cfg);
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f7ff ffb5 	bl	8000e08 <Config_CalcCRC>
 8000e9e:	60f8      	str	r0, [r7, #12]
    return (expected == cfg->crc);
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	695b      	ldr	r3, [r3, #20]
 8000ea4:	68fa      	ldr	r2, [r7, #12]
 8000ea6:	429a      	cmp	r2, r3
 8000ea8:	bf0c      	ite	eq
 8000eaa:	2301      	moveq	r3, #1
 8000eac:	2300      	movne	r3, #0
 8000eae:	b2db      	uxtb	r3, r3
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3710      	adds	r7, #16
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <Config_Load>:

/* =======================
 *  Load from Flash
 * ======================= */
void Config_Load(SystemConfig_t *cfg)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
    memcpy(cfg, (const void *)CONFIG_FLASH_ADDR, sizeof(SystemConfig_t));
 8000ec0:	2218      	movs	r2, #24
 8000ec2:	4904      	ldr	r1, [pc, #16]	@ (8000ed4 <Config_Load+0x1c>)
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	f004 fc2d 	bl	8005724 <memcpy>
}
 8000eca:	bf00      	nop
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	08060000 	.word	0x08060000

08000ed8 <Config_Save>:

/* =======================
 *  Save to Flash
 * ======================= */
void Config_Save(const SystemConfig_t *cfg)
{
 8000ed8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000edc:	b092      	sub	sp, #72	@ 0x48
 8000ede:	af00      	add	r7, sp, #0
 8000ee0:	6078      	str	r0, [r7, #4]
    SystemConfig_t tmp = *cfg;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000ee8:	461d      	mov	r5, r3
 8000eea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000eec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000eee:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000ef2:	e884 0003 	stmia.w	r4, {r0, r1}
    tmp.crc = Config_CalcCRC(&tmp);
 8000ef6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000efa:	4618      	mov	r0, r3
 8000efc:	f7ff ff84 	bl	8000e08 <Config_CalcCRC>
 8000f00:	4603      	mov	r3, r0
 8000f02:	63bb      	str	r3, [r7, #56]	@ 0x38

    HAL_FLASH_Unlock();
 8000f04:	f001 fbee 	bl	80026e4 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef erase =
 8000f08:	f107 0310 	add.w	r3, r7, #16
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
 8000f18:	2307      	movs	r3, #7
 8000f1a:	61bb      	str	r3, [r7, #24]
 8000f1c:	2301      	movs	r3, #1
 8000f1e:	61fb      	str	r3, [r7, #28]
 8000f20:	2302      	movs	r3, #2
 8000f22:	623b      	str	r3, [r7, #32]
        .NbSectors    = 1,
        .VoltageRange = FLASH_VOLTAGE_RANGE_3
    };

    uint32_t sectorError;
    HAL_FLASHEx_Erase(&erase, &sectorError);
 8000f24:	f107 020c 	add.w	r2, r7, #12
 8000f28:	f107 0310 	add.w	r3, r7, #16
 8000f2c:	4611      	mov	r1, r2
 8000f2e:	4618      	mov	r0, r3
 8000f30:	f001 fd4a 	bl	80029c8 <HAL_FLASHEx_Erase>

    uint32_t addr = CONFIG_FLASH_ADDR;
 8000f34:	4b12      	ldr	r3, [pc, #72]	@ (8000f80 <Config_Save+0xa8>)
 8000f36:	647b      	str	r3, [r7, #68]	@ 0x44
    const uint32_t *data = (const uint32_t *)&tmp;
 8000f38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c

    for (uint32_t i = 0; i < sizeof(SystemConfig_t) / 4; i++)
 8000f3e:	2300      	movs	r3, #0
 8000f40:	643b      	str	r3, [r7, #64]	@ 0x40
 8000f42:	e013      	b.n	8000f6c <Config_Save+0x94>
    {
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, data[i]);
 8000f44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000f4a:	4413      	add	r3, r2
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	4698      	mov	r8, r3
 8000f52:	4691      	mov	r9, r2
 8000f54:	4642      	mov	r2, r8
 8000f56:	464b      	mov	r3, r9
 8000f58:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8000f5a:	2002      	movs	r0, #2
 8000f5c:	f001 fb70 	bl	8002640 <HAL_FLASH_Program>
        addr += 4;
 8000f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f62:	3304      	adds	r3, #4
 8000f64:	647b      	str	r3, [r7, #68]	@ 0x44
    for (uint32_t i = 0; i < sizeof(SystemConfig_t) / 4; i++)
 8000f66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f68:	3301      	adds	r3, #1
 8000f6a:	643b      	str	r3, [r7, #64]	@ 0x40
 8000f6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000f6e:	2b05      	cmp	r3, #5
 8000f70:	d9e8      	bls.n	8000f44 <Config_Save+0x6c>
    }

    HAL_FLASH_Lock();
 8000f72:	f001 fbd9 	bl	8002728 <HAL_FLASH_Lock>
}
 8000f76:	bf00      	nop
 8000f78:	3748      	adds	r7, #72	@ 0x48
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000f80:	08060000 	.word	0x08060000

08000f84 <ControlLoop_Run>:

#include "actuator_manager.h"
#include "control_loop.h"
#include "sensor_manager.h"

void ControlLoop_Run(void){
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af00      	add	r7, sp, #0
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	77fb      	strb	r3, [r7, #31]
 8000f8e:	e0b7      	b.n	8001100 <ControlLoop_Run+0x17c>
		float currentValue = Sensor_GetValue(i);
 8000f90:	7ffb      	ldrb	r3, [r7, #31]
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 f9d6 	bl	8001344 <Sensor_GetValue>
 8000f98:	ed87 0a06 	vstr	s0, [r7, #24]
		float referenceValue = Sensor_GetRef(i);
 8000f9c:	7ffb      	ldrb	r3, [r7, #31]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 f9ec 	bl	800137c <Sensor_GetRef>
 8000fa4:	ed87 0a05 	vstr	s0, [r7, #20]
		float marginValue = Sensor_GetMargin(i);
 8000fa8:	7ffb      	ldrb	r3, [r7, #31]
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 fa06 	bl	80013bc <Sensor_GetMargin>
 8000fb0:	ed87 0a04 	vstr	s0, [r7, #16]
		uint8_t incPort = Sensor_GetPortIncrease(i);
 8000fb4:	7ffb      	ldrb	r3, [r7, #31]
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f000 fa20 	bl	80013fc <Sensor_GetPortIncrease>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	73fb      	strb	r3, [r7, #15]
		uint8_t incPin = Sensor_GetPinIncrease(i);
 8000fc0:	7ffb      	ldrb	r3, [r7, #31]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 fa52 	bl	800146c <Sensor_GetPinIncrease>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	73bb      	strb	r3, [r7, #14]
		uint8_t decPort = Sensor_GetPortDecrease(i);
 8000fcc:	7ffb      	ldrb	r3, [r7, #31]
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f000 fa30 	bl	8001434 <Sensor_GetPortDecrease>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	737b      	strb	r3, [r7, #13]
		uint8_t decPin = Sensor_GetPinDecrease(i);
 8000fd8:	7ffb      	ldrb	r3, [r7, #31]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 fa62 	bl	80014a4 <Sensor_GetPinDecrease>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	733b      	strb	r3, [r7, #12]
		flag_t pinActivity = Sensor_GetPinActivity(i);
 8000fe4:	7ffb      	ldrb	r3, [r7, #31]
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f000 fa78 	bl	80014dc <Sensor_GetPinActivity>
 8000fec:	4603      	mov	r3, r0
 8000fee:	72fb      	strb	r3, [r7, #11]

		flag_t decreaseEn = (pinActivity & SENSOR_PIN_DEC) ? 1 : 0;		// If zero -> false, if non-zero -> true
 8000ff0:	7afb      	ldrb	r3, [r7, #11]
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	72bb      	strb	r3, [r7, #10]
		flag_t increaseEn = (pinActivity & SENSOR_PIN_INC) ? 1 : 0;
 8000ff8:	7afb      	ldrb	r3, [r7, #11]
 8000ffa:	085b      	lsrs	r3, r3, #1
 8000ffc:	b2db      	uxtb	r3, r3
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	727b      	strb	r3, [r7, #9]

		float maxValue = referenceValue + marginValue;
 8001004:	ed97 7a05 	vldr	s14, [r7, #20]
 8001008:	edd7 7a04 	vldr	s15, [r7, #16]
 800100c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001010:	edc7 7a01 	vstr	s15, [r7, #4]
		float minValue = referenceValue - marginValue;
 8001014:	ed97 7a05 	vldr	s14, [r7, #20]
 8001018:	edd7 7a04 	vldr	s15, [r7, #16]
 800101c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001020:	edc7 7a00 	vstr	s15, [r7]

		if((currentValue < minValue) && !increaseEn){
 8001024:	ed97 7a06 	vldr	s14, [r7, #24]
 8001028:	edd7 7a00 	vldr	s15, [r7]
 800102c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001034:	d511      	bpl.n	800105a <ControlLoop_Run+0xd6>
 8001036:	7a7b      	ldrb	r3, [r7, #9]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d10e      	bne.n	800105a <ControlLoop_Run+0xd6>
			if(Set_Pin(incPort, incPin, 1))
 800103c:	7bb9      	ldrb	r1, [r7, #14]
 800103e:	7bfb      	ldrb	r3, [r7, #15]
 8001040:	2201      	movs	r2, #1
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff feb3 	bl	8000dae <Set_Pin>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d055      	beq.n	80010fa <ControlLoop_Run+0x176>
				Sensor_SetPinIncrease(i, 1);
 800104e:	7ffb      	ldrb	r3, [r7, #31]
 8001050:	2101      	movs	r1, #1
 8001052:	4618      	mov	r0, r3
 8001054:	f000 fa6e 	bl	8001534 <Sensor_SetPinIncrease>
			if(Set_Pin(incPort, incPin, 1))
 8001058:	e04f      	b.n	80010fa <ControlLoop_Run+0x176>
		}else if((currentValue > maxValue) && !decreaseEn){
 800105a:	ed97 7a06 	vldr	s14, [r7, #24]
 800105e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001062:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800106a:	dd11      	ble.n	8001090 <ControlLoop_Run+0x10c>
 800106c:	7abb      	ldrb	r3, [r7, #10]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d10e      	bne.n	8001090 <ControlLoop_Run+0x10c>
			if(Set_Pin(decPort, decPin, 1))
 8001072:	7b39      	ldrb	r1, [r7, #12]
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	2201      	movs	r2, #1
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff fe98 	bl	8000dae <Set_Pin>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d03a      	beq.n	80010fa <ControlLoop_Run+0x176>
				Sensor_SetPinDecrease(i, 1);
 8001084:	7ffb      	ldrb	r3, [r7, #31]
 8001086:	2101      	movs	r1, #1
 8001088:	4618      	mov	r0, r3
 800108a:	f000 fa81 	bl	8001590 <Sensor_SetPinDecrease>
			if(Set_Pin(decPort, decPin, 1))
 800108e:	e034      	b.n	80010fa <ControlLoop_Run+0x176>
		}else{
			if(increaseEn && (currentValue >= minValue)){
 8001090:	7a7b      	ldrb	r3, [r7, #9]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d017      	beq.n	80010c6 <ControlLoop_Run+0x142>
 8001096:	ed97 7a06 	vldr	s14, [r7, #24]
 800109a:	edd7 7a00 	vldr	s15, [r7]
 800109e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010a6:	db0e      	blt.n	80010c6 <ControlLoop_Run+0x142>
				if(Set_Pin(incPort, incPin, 0))
 80010a8:	7bb9      	ldrb	r1, [r7, #14]
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
 80010ac:	2200      	movs	r2, #0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff fe7d 	bl	8000dae <Set_Pin>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d01f      	beq.n	80010fa <ControlLoop_Run+0x176>
					Sensor_SetPinIncrease(i, 0);
 80010ba:	7ffb      	ldrb	r3, [r7, #31]
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 fa38 	bl	8001534 <Sensor_SetPinIncrease>
				if(Set_Pin(incPort, incPin, 0))
 80010c4:	e019      	b.n	80010fa <ControlLoop_Run+0x176>
			}else if(decreaseEn && (currentValue <= maxValue)){
 80010c6:	7abb      	ldrb	r3, [r7, #10]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d016      	beq.n	80010fa <ControlLoop_Run+0x176>
 80010cc:	ed97 7a06 	vldr	s14, [r7, #24]
 80010d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80010d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010dc:	d80d      	bhi.n	80010fa <ControlLoop_Run+0x176>
				if(Set_Pin(decPort, decPin, 0))
 80010de:	7b39      	ldrb	r1, [r7, #12]
 80010e0:	7b7b      	ldrb	r3, [r7, #13]
 80010e2:	2200      	movs	r2, #0
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff fe62 	bl	8000dae <Set_Pin>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d004      	beq.n	80010fa <ControlLoop_Run+0x176>
					Sensor_SetPinDecrease(i, 0);
 80010f0:	7ffb      	ldrb	r3, [r7, #31]
 80010f2:	2100      	movs	r1, #0
 80010f4:	4618      	mov	r0, r3
 80010f6:	f000 fa4b 	bl	8001590 <Sensor_SetPinDecrease>
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 80010fa:	7ffb      	ldrb	r3, [r7, #31]
 80010fc:	3301      	adds	r3, #1
 80010fe:	77fb      	strb	r3, [r7, #31]
 8001100:	7ffb      	ldrb	r3, [r7, #31]
 8001102:	2b01      	cmp	r3, #1
 8001104:	f67f af44 	bls.w	8000f90 <ControlLoop_Run+0xc>
			}
		}
	}
}
 8001108:	bf00      	nop
 800110a:	bf00      	nop
 800110c:	3720      	adds	r7, #32
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <Scheduler_Init>:
static const uint32_t delaySensorTick = 500;
static const uint32_t delayControlTick = delaySensorTick;	// Tied by design
static const uint32_t delayESPTick = 1000;
static const uint32_t delaySaveTick = 10000;

void Scheduler_Init(void){
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
	uint32_t nowTick = HAL_GetTick();
 800111a:	f001 f97b 	bl	8002414 <HAL_GetTick>
 800111e:	6078      	str	r0, [r7, #4]

	lastSensorTick = nowTick;
 8001120:	4a06      	ldr	r2, [pc, #24]	@ (800113c <Scheduler_Init+0x28>)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6013      	str	r3, [r2, #0]
	lastESPTick = nowTick;
 8001126:	4a06      	ldr	r2, [pc, #24]	@ (8001140 <Scheduler_Init+0x2c>)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6013      	str	r3, [r2, #0]
	lastSaveTick = nowTick;
 800112c:	4a05      	ldr	r2, [pc, #20]	@ (8001144 <Scheduler_Init+0x30>)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6013      	str	r3, [r2, #0]
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	2000004c 	.word	0x2000004c
 8001140:	20000050 	.word	0x20000050
 8001144:	20000054 	.word	0x20000054

08001148 <Scheduler_Run>:

void Scheduler_Run(void){
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
	uint32_t nowTick = HAL_GetTick();
 800114e:	f001 f961 	bl	8002414 <HAL_GetTick>
 8001152:	6078      	str	r0, [r7, #4]
	if(nowTick - lastSensorTick >= delaySensorTick){
 8001154:	4b19      	ldr	r3, [pc, #100]	@ (80011bc <Scheduler_Run+0x74>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001160:	4293      	cmp	r3, r2
 8001162:	d304      	bcc.n	800116e <Scheduler_Run+0x26>
		// Check Sensors Values
		Sensor_Update();
 8001164:	f000 f8ce 	bl	8001304 <Sensor_Update>
		lastSensorTick = nowTick;
 8001168:	4a14      	ldr	r2, [pc, #80]	@ (80011bc <Scheduler_Run+0x74>)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	6013      	str	r3, [r2, #0]
	}

	if(nowTick - lastControlTick >= delayControlTick){
 800116e:	4b14      	ldr	r3, [pc, #80]	@ (80011c0 <Scheduler_Run+0x78>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	687a      	ldr	r2, [r7, #4]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800117a:	4293      	cmp	r3, r2
 800117c:	d304      	bcc.n	8001188 <Scheduler_Run+0x40>
		// Adjust according to sensor values
		ControlLoop_Run();
 800117e:	f7ff ff01 	bl	8000f84 <ControlLoop_Run>
		lastControlTick = nowTick;
 8001182:	4a0f      	ldr	r2, [pc, #60]	@ (80011c0 <Scheduler_Run+0x78>)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6013      	str	r3, [r2, #0]
	}

	if(nowTick - lastESPTick >= delayESPTick){
 8001188:	4b0e      	ldr	r3, [pc, #56]	@ (80011c4 <Scheduler_Run+0x7c>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001194:	4293      	cmp	r3, r2
 8001196:	d302      	bcc.n	800119e <Scheduler_Run+0x56>
		// Communicate with ESP
		lastESPTick = nowTick;
 8001198:	4a0a      	ldr	r2, [pc, #40]	@ (80011c4 <Scheduler_Run+0x7c>)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6013      	str	r3, [r2, #0]
	}

	if(nowTick - lastSaveTick >= delaySaveTick){
 800119e:	4b0a      	ldr	r3, [pc, #40]	@ (80011c8 <Scheduler_Run+0x80>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d302      	bcc.n	80011b4 <Scheduler_Run+0x6c>
		// Save to EEPROM
		lastSaveTick = nowTick;
 80011ae:	4a06      	ldr	r2, [pc, #24]	@ (80011c8 <Scheduler_Run+0x80>)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6013      	str	r3, [r2, #0]
	}

	// RTC (Real-time Clock) Update Here
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	2000004c 	.word	0x2000004c
 80011c0:	20000058 	.word	0x20000058
 80011c4:	20000050 	.word	0x20000050
 80011c8:	20000054 	.word	0x20000054

080011cc <BuildDefaultConfig>:

SystemConfig_t systemConfig;		//

static volatile uint8_t configDirty = 0;

static void BuildDefaultConfig(SystemConfig_t *cfg){
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
	cfg->version = CONFIG_VERSION;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2201      	movs	r2, #1
 80011d8:	601a      	str	r2, [r3, #0]

	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 80011da:	2300      	movs	r3, #0
 80011dc:	73fb      	strb	r3, [r7, #15]
 80011de:	e020      	b.n	8001222 <BuildDefaultConfig+0x56>
		cfg->sensor[i].ref = sensorConfigDefault[i].ref;
 80011e0:	7bfa      	ldrb	r2, [r7, #15]
 80011e2:	7bf8      	ldrb	r0, [r7, #15]
 80011e4:	4914      	ldr	r1, [pc, #80]	@ (8001238 <BuildDefaultConfig+0x6c>)
 80011e6:	4613      	mov	r3, r2
 80011e8:	00db      	lsls	r3, r3, #3
 80011ea:	1a9b      	subs	r3, r3, r2
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	440b      	add	r3, r1
 80011f0:	3304      	adds	r3, #4
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	6879      	ldr	r1, [r7, #4]
 80011f6:	00c3      	lsls	r3, r0, #3
 80011f8:	440b      	add	r3, r1
 80011fa:	3304      	adds	r3, #4
 80011fc:	601a      	str	r2, [r3, #0]
		cfg->sensor[i].margin = sensorConfigDefault[i].margin;
 80011fe:	7bfa      	ldrb	r2, [r7, #15]
 8001200:	7bf8      	ldrb	r0, [r7, #15]
 8001202:	490d      	ldr	r1, [pc, #52]	@ (8001238 <BuildDefaultConfig+0x6c>)
 8001204:	4613      	mov	r3, r2
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	1a9b      	subs	r3, r3, r2
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	440b      	add	r3, r1
 800120e:	3308      	adds	r3, #8
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	6879      	ldr	r1, [r7, #4]
 8001214:	00c3      	lsls	r3, r0, #3
 8001216:	440b      	add	r3, r1
 8001218:	3308      	adds	r3, #8
 800121a:	601a      	str	r2, [r3, #0]
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 800121c:	7bfb      	ldrb	r3, [r7, #15]
 800121e:	3301      	adds	r3, #1
 8001220:	73fb      	strb	r3, [r7, #15]
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	2b01      	cmp	r3, #1
 8001226:	d9db      	bls.n	80011e0 <BuildDefaultConfig+0x14>
	}
}
 8001228:	bf00      	nop
 800122a:	bf00      	nop
 800122c:	3714      	adds	r7, #20
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
 8001236:	bf00      	nop
 8001238:	0800577c 	.word	0x0800577c

0800123c <Sensor_Init>:

void Sensor_Init(void){
 800123c:	b5b0      	push	{r4, r5, r7, lr}
 800123e:	b082      	sub	sp, #8
 8001240:	af00      	add	r7, sp, #0
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){				// Fill Runtime array with default values
 8001242:	2300      	movs	r3, #0
 8001244:	71fb      	strb	r3, [r7, #7]
 8001246:	e018      	b.n	800127a <Sensor_Init+0x3e>
		sensorConfigRuntime[i] = sensorConfigDefault[i];
 8001248:	79fa      	ldrb	r2, [r7, #7]
 800124a:	79f9      	ldrb	r1, [r7, #7]
 800124c:	482a      	ldr	r0, [pc, #168]	@ (80012f8 <Sensor_Init+0xbc>)
 800124e:	460b      	mov	r3, r1
 8001250:	00db      	lsls	r3, r3, #3
 8001252:	1a5b      	subs	r3, r3, r1
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	4418      	add	r0, r3
 8001258:	4928      	ldr	r1, [pc, #160]	@ (80012fc <Sensor_Init+0xc0>)
 800125a:	4613      	mov	r3, r2
 800125c:	00db      	lsls	r3, r3, #3
 800125e:	1a9b      	subs	r3, r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	440b      	add	r3, r1
 8001264:	4604      	mov	r4, r0
 8001266:	461d      	mov	r5, r3
 8001268:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800126a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800126c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001270:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){				// Fill Runtime array with default values
 8001274:	79fb      	ldrb	r3, [r7, #7]
 8001276:	3301      	adds	r3, #1
 8001278:	71fb      	strb	r3, [r7, #7]
 800127a:	79fb      	ldrb	r3, [r7, #7]
 800127c:	2b01      	cmp	r3, #1
 800127e:	d9e3      	bls.n	8001248 <Sensor_Init+0xc>
	}

	Config_Load(&systemConfig);
 8001280:	481f      	ldr	r0, [pc, #124]	@ (8001300 <Sensor_Init+0xc4>)
 8001282:	f7ff fe19 	bl	8000eb8 <Config_Load>

	if(!Config_IsValid(&systemConfig)){
 8001286:	481e      	ldr	r0, [pc, #120]	@ (8001300 <Sensor_Init+0xc4>)
 8001288:	f7ff fdfc 	bl	8000e84 <Config_IsValid>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d105      	bne.n	800129e <Sensor_Init+0x62>
		BuildDefaultConfig(&systemConfig);
 8001292:	481b      	ldr	r0, [pc, #108]	@ (8001300 <Sensor_Init+0xc4>)
 8001294:	f7ff ff9a 	bl	80011cc <BuildDefaultConfig>
		Config_Save(&systemConfig);
 8001298:	4819      	ldr	r0, [pc, #100]	@ (8001300 <Sensor_Init+0xc4>)
 800129a:	f7ff fe1d 	bl	8000ed8 <Config_Save>
	}

	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 800129e:	2300      	movs	r3, #0
 80012a0:	71bb      	strb	r3, [r7, #6]
 80012a2:	e020      	b.n	80012e6 <Sensor_Init+0xaa>
		sensorConfigRuntime[i].ref = systemConfig.sensor[i].ref;
 80012a4:	79bb      	ldrb	r3, [r7, #6]
 80012a6:	79ba      	ldrb	r2, [r7, #6]
 80012a8:	4915      	ldr	r1, [pc, #84]	@ (8001300 <Sensor_Init+0xc4>)
 80012aa:	00db      	lsls	r3, r3, #3
 80012ac:	440b      	add	r3, r1
 80012ae:	3304      	adds	r3, #4
 80012b0:	6819      	ldr	r1, [r3, #0]
 80012b2:	4811      	ldr	r0, [pc, #68]	@ (80012f8 <Sensor_Init+0xbc>)
 80012b4:	4613      	mov	r3, r2
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	1a9b      	subs	r3, r3, r2
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	4403      	add	r3, r0
 80012be:	3304      	adds	r3, #4
 80012c0:	6019      	str	r1, [r3, #0]
		sensorConfigRuntime[i].margin = systemConfig.sensor[i].margin;
 80012c2:	79bb      	ldrb	r3, [r7, #6]
 80012c4:	79ba      	ldrb	r2, [r7, #6]
 80012c6:	490e      	ldr	r1, [pc, #56]	@ (8001300 <Sensor_Init+0xc4>)
 80012c8:	00db      	lsls	r3, r3, #3
 80012ca:	440b      	add	r3, r1
 80012cc:	3308      	adds	r3, #8
 80012ce:	6819      	ldr	r1, [r3, #0]
 80012d0:	4809      	ldr	r0, [pc, #36]	@ (80012f8 <Sensor_Init+0xbc>)
 80012d2:	4613      	mov	r3, r2
 80012d4:	00db      	lsls	r3, r3, #3
 80012d6:	1a9b      	subs	r3, r3, r2
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	4403      	add	r3, r0
 80012dc:	3308      	adds	r3, #8
 80012de:	6019      	str	r1, [r3, #0]
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 80012e0:	79bb      	ldrb	r3, [r7, #6]
 80012e2:	3301      	adds	r3, #1
 80012e4:	71bb      	strb	r3, [r7, #6]
 80012e6:	79bb      	ldrb	r3, [r7, #6]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d9db      	bls.n	80012a4 <Sensor_Init+0x68>
	}
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bdb0      	pop	{r4, r5, r7, pc}
 80012f6:	bf00      	nop
 80012f8:	2000005c 	.word	0x2000005c
 80012fc:	0800577c 	.word	0x0800577c
 8001300:	200000a4 	.word	0x200000a4

08001304 <Sensor_Update>:

void Sensor_Update(void){
 8001304:	b590      	push	{r4, r7, lr}
 8001306:	b083      	sub	sp, #12
 8001308:	af00      	add	r7, sp, #0
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 800130a:	2300      	movs	r3, #0
 800130c:	71fb      	strb	r3, [r7, #7]
 800130e:	e00e      	b.n	800132e <Sensor_Update+0x2a>
		sensorState[i].value = Read_Sensor(i);
 8001310:	79fc      	ldrb	r4, [r7, #7]
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	4618      	mov	r0, r3
 8001316:	f000 fc4b 	bl	8001bb0 <Read_Sensor>
 800131a:	eef0 7a40 	vmov.f32	s15, s0
 800131e:	4a08      	ldr	r2, [pc, #32]	@ (8001340 <Sensor_Update+0x3c>)
 8001320:	00e3      	lsls	r3, r4, #3
 8001322:	4413      	add	r3, r2
 8001324:	edc3 7a00 	vstr	s15, [r3]
	for(SensorIndex_t i = 0; i < SENSOR_COUNT; i++){
 8001328:	79fb      	ldrb	r3, [r7, #7]
 800132a:	3301      	adds	r3, #1
 800132c:	71fb      	strb	r3, [r7, #7]
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	2b01      	cmp	r3, #1
 8001332:	d9ed      	bls.n	8001310 <Sensor_Update+0xc>
	}
}
 8001334:	bf00      	nop
 8001336:	bf00      	nop
 8001338:	370c      	adds	r7, #12
 800133a:	46bd      	mov	sp, r7
 800133c:	bd90      	pop	{r4, r7, pc}
 800133e:	bf00      	nop
 8001340:	20000094 	.word	0x20000094

08001344 <Sensor_GetValue>:
		configDirty = 0;
	}
}

// GET FUNCTIONS
float Sensor_GetValue(SensorIndex_t idx){
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	2b01      	cmp	r3, #1
 8001352:	d902      	bls.n	800135a <Sensor_GetValue+0x16>
        return 0.0f;
 8001354:	f04f 0300 	mov.w	r3, #0
 8001358:	e004      	b.n	8001364 <Sensor_GetValue+0x20>
    }

	return sensorState[idx].value;
 800135a:	79fb      	ldrb	r3, [r7, #7]
 800135c:	4a06      	ldr	r2, [pc, #24]	@ (8001378 <Sensor_GetValue+0x34>)
 800135e:	00db      	lsls	r3, r3, #3
 8001360:	4413      	add	r3, r2
 8001362:	681b      	ldr	r3, [r3, #0]
}
 8001364:	ee07 3a90 	vmov	s15, r3
 8001368:	eeb0 0a67 	vmov.f32	s0, s15
 800136c:	370c      	adds	r7, #12
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
 8001376:	bf00      	nop
 8001378:	20000094 	.word	0x20000094

0800137c <Sensor_GetRef>:

float Sensor_GetRef(SensorIndex_t idx){
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	2b01      	cmp	r3, #1
 800138a:	d902      	bls.n	8001392 <Sensor_GetRef+0x16>
        return 0.0f;
 800138c:	f04f 0300 	mov.w	r3, #0
 8001390:	e008      	b.n	80013a4 <Sensor_GetRef+0x28>
    }

	return sensorConfigRuntime[idx].ref;
 8001392:	79fa      	ldrb	r2, [r7, #7]
 8001394:	4908      	ldr	r1, [pc, #32]	@ (80013b8 <Sensor_GetRef+0x3c>)
 8001396:	4613      	mov	r3, r2
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	1a9b      	subs	r3, r3, r2
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	440b      	add	r3, r1
 80013a0:	3304      	adds	r3, #4
 80013a2:	681b      	ldr	r3, [r3, #0]
}
 80013a4:	ee07 3a90 	vmov	s15, r3
 80013a8:	eeb0 0a67 	vmov.f32	s0, s15
 80013ac:	370c      	adds	r7, #12
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	2000005c 	.word	0x2000005c

080013bc <Sensor_GetMargin>:

float Sensor_GetMargin(SensorIndex_t idx){
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	4603      	mov	r3, r0
 80013c4:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d902      	bls.n	80013d2 <Sensor_GetMargin+0x16>
        return 0.0f;
 80013cc:	f04f 0300 	mov.w	r3, #0
 80013d0:	e008      	b.n	80013e4 <Sensor_GetMargin+0x28>
    }

	return sensorConfigRuntime[idx].margin;
 80013d2:	79fa      	ldrb	r2, [r7, #7]
 80013d4:	4908      	ldr	r1, [pc, #32]	@ (80013f8 <Sensor_GetMargin+0x3c>)
 80013d6:	4613      	mov	r3, r2
 80013d8:	00db      	lsls	r3, r3, #3
 80013da:	1a9b      	subs	r3, r3, r2
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	440b      	add	r3, r1
 80013e0:	3308      	adds	r3, #8
 80013e2:	681b      	ldr	r3, [r3, #0]
}
 80013e4:	ee07 3a90 	vmov	s15, r3
 80013e8:	eeb0 0a67 	vmov.f32	s0, s15
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	2000005c 	.word	0x2000005c

080013fc <Sensor_GetPortIncrease>:

uint8_t Sensor_GetPortIncrease(SensorIndex_t idx){
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	4603      	mov	r3, r0
 8001404:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d901      	bls.n	8001410 <Sensor_GetPortIncrease+0x14>
        return 0;
 800140c:	2300      	movs	r3, #0
 800140e:	e008      	b.n	8001422 <Sensor_GetPortIncrease+0x26>
    }

	return sensorConfigRuntime[idx].increasePort;
 8001410:	79fa      	ldrb	r2, [r7, #7]
 8001412:	4907      	ldr	r1, [pc, #28]	@ (8001430 <Sensor_GetPortIncrease+0x34>)
 8001414:	4613      	mov	r3, r2
 8001416:	00db      	lsls	r3, r3, #3
 8001418:	1a9b      	subs	r3, r3, r2
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	440b      	add	r3, r1
 800141e:	3314      	adds	r3, #20
 8001420:	781b      	ldrb	r3, [r3, #0]
}
 8001422:	4618      	mov	r0, r3
 8001424:	370c      	adds	r7, #12
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
 800142e:	bf00      	nop
 8001430:	2000005c 	.word	0x2000005c

08001434 <Sensor_GetPortDecrease>:

uint8_t Sensor_GetPortDecrease(SensorIndex_t idx){
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	2b01      	cmp	r3, #1
 8001442:	d901      	bls.n	8001448 <Sensor_GetPortDecrease+0x14>
        return 0;
 8001444:	2300      	movs	r3, #0
 8001446:	e008      	b.n	800145a <Sensor_GetPortDecrease+0x26>
    }

	return sensorConfigRuntime[idx].decreasePort;
 8001448:	79fa      	ldrb	r2, [r7, #7]
 800144a:	4907      	ldr	r1, [pc, #28]	@ (8001468 <Sensor_GetPortDecrease+0x34>)
 800144c:	4613      	mov	r3, r2
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	1a9b      	subs	r3, r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	440b      	add	r3, r1
 8001456:	3318      	adds	r3, #24
 8001458:	781b      	ldrb	r3, [r3, #0]
}
 800145a:	4618      	mov	r0, r3
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	2000005c 	.word	0x2000005c

0800146c <Sensor_GetPinIncrease>:

uint8_t Sensor_GetPinIncrease(SensorIndex_t idx){
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d901      	bls.n	8001480 <Sensor_GetPinIncrease+0x14>
        return 0;
 800147c:	2300      	movs	r3, #0
 800147e:	e009      	b.n	8001494 <Sensor_GetPinIncrease+0x28>
    }

	return sensorConfigRuntime[idx].increasePin;
 8001480:	79fa      	ldrb	r2, [r7, #7]
 8001482:	4907      	ldr	r1, [pc, #28]	@ (80014a0 <Sensor_GetPinIncrease+0x34>)
 8001484:	4613      	mov	r3, r2
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	1a9b      	subs	r3, r3, r2
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	440b      	add	r3, r1
 800148e:	3316      	adds	r3, #22
 8001490:	881b      	ldrh	r3, [r3, #0]
 8001492:	b2db      	uxtb	r3, r3
}
 8001494:	4618      	mov	r0, r3
 8001496:	370c      	adds	r7, #12
 8001498:	46bd      	mov	sp, r7
 800149a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149e:	4770      	bx	lr
 80014a0:	2000005c 	.word	0x2000005c

080014a4 <Sensor_GetPinDecrease>:

uint8_t Sensor_GetPinDecrease(SensorIndex_t idx){
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	4603      	mov	r3, r0
 80014ac:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT){
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d901      	bls.n	80014b8 <Sensor_GetPinDecrease+0x14>
        return 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	e009      	b.n	80014cc <Sensor_GetPinDecrease+0x28>
    }

	return sensorConfigRuntime[idx].decreasePin;
 80014b8:	79fa      	ldrb	r2, [r7, #7]
 80014ba:	4907      	ldr	r1, [pc, #28]	@ (80014d8 <Sensor_GetPinDecrease+0x34>)
 80014bc:	4613      	mov	r3, r2
 80014be:	00db      	lsls	r3, r3, #3
 80014c0:	1a9b      	subs	r3, r3, r2
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	440b      	add	r3, r1
 80014c6:	331a      	adds	r3, #26
 80014c8:	881b      	ldrh	r3, [r3, #0]
 80014ca:	b2db      	uxtb	r3, r3
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr
 80014d8:	2000005c 	.word	0x2000005c

080014dc <Sensor_GetPinActivity>:

flag_t Sensor_GetPinActivity(SensorIndex_t idx)
{
 80014dc:	b480      	push	{r7}
 80014de:	b085      	sub	sp, #20
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	71fb      	strb	r3, [r7, #7]
    if (idx >= SENSOR_COUNT)
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d901      	bls.n	80014f0 <Sensor_GetPinActivity+0x14>
        return 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	e018      	b.n	8001522 <Sensor_GetPinActivity+0x46>

    flag_t state = 0;
 80014f0:	2300      	movs	r3, #0
 80014f2:	73fb      	strb	r3, [r7, #15]

    if (sensorState[idx].increaseEnabled)
 80014f4:	79fb      	ldrb	r3, [r7, #7]
 80014f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001530 <Sensor_GetPinActivity+0x54>)
 80014f8:	00db      	lsls	r3, r3, #3
 80014fa:	4413      	add	r3, r2
 80014fc:	791b      	ldrb	r3, [r3, #4]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <Sensor_GetPinActivity+0x2e>
        state |= SENSOR_PIN_INC;
 8001502:	7bfb      	ldrb	r3, [r7, #15]
 8001504:	f043 0302 	orr.w	r3, r3, #2
 8001508:	73fb      	strb	r3, [r7, #15]

    if (sensorState[idx].decreaseEnabled)
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	4a08      	ldr	r2, [pc, #32]	@ (8001530 <Sensor_GetPinActivity+0x54>)
 800150e:	00db      	lsls	r3, r3, #3
 8001510:	4413      	add	r3, r2
 8001512:	795b      	ldrb	r3, [r3, #5]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d003      	beq.n	8001520 <Sensor_GetPinActivity+0x44>
        state |= SENSOR_PIN_DEC;
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	f043 0301 	orr.w	r3, r3, #1
 800151e:	73fb      	strb	r3, [r7, #15]

    return state;
 8001520:	7bfb      	ldrb	r3, [r7, #15]
}
 8001522:	4618      	mov	r0, r3
 8001524:	3714      	adds	r7, #20
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	20000094 	.word	0x20000094

08001534 <Sensor_SetPinIncrease>:
	systemConfig.sensor[idx].margin = margin;
	configDirty = 1;
	return 1;
}

flag_t Sensor_SetPinIncrease(SensorIndex_t idx, flag_t state){
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	4603      	mov	r3, r0
 800153c:	460a      	mov	r2, r1
 800153e:	71fb      	strb	r3, [r7, #7]
 8001540:	4613      	mov	r3, r2
 8001542:	71bb      	strb	r3, [r7, #6]
	if(idx >= SENSOR_COUNT){
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	2b01      	cmp	r3, #1
 8001548:	d901      	bls.n	800154e <Sensor_SetPinIncrease+0x1a>
		return 0;
 800154a:	2300      	movs	r3, #0
 800154c:	e018      	b.n	8001580 <Sensor_SetPinIncrease+0x4c>
	}

	if(state != 0 && state != 1){
 800154e:	79bb      	ldrb	r3, [r7, #6]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d004      	beq.n	800155e <Sensor_SetPinIncrease+0x2a>
 8001554:	79bb      	ldrb	r3, [r7, #6]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d001      	beq.n	800155e <Sensor_SetPinIncrease+0x2a>
		return 0;
 800155a:	2300      	movs	r3, #0
 800155c:	e010      	b.n	8001580 <Sensor_SetPinIncrease+0x4c>
	}

	if(sensorState[idx].increaseEnabled == state){
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	4a0a      	ldr	r2, [pc, #40]	@ (800158c <Sensor_SetPinIncrease+0x58>)
 8001562:	00db      	lsls	r3, r3, #3
 8001564:	4413      	add	r3, r2
 8001566:	791b      	ldrb	r3, [r3, #4]
 8001568:	79ba      	ldrb	r2, [r7, #6]
 800156a:	429a      	cmp	r2, r3
 800156c:	d101      	bne.n	8001572 <Sensor_SetPinIncrease+0x3e>
		return 0;
 800156e:	2300      	movs	r3, #0
 8001570:	e006      	b.n	8001580 <Sensor_SetPinIncrease+0x4c>
	}

	sensorState[idx].increaseEnabled = state;
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	4a05      	ldr	r2, [pc, #20]	@ (800158c <Sensor_SetPinIncrease+0x58>)
 8001576:	00db      	lsls	r3, r3, #3
 8001578:	4413      	add	r3, r2
 800157a:	79ba      	ldrb	r2, [r7, #6]
 800157c:	711a      	strb	r2, [r3, #4]
	return 1;
 800157e:	2301      	movs	r3, #1
}
 8001580:	4618      	mov	r0, r3
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	20000094 	.word	0x20000094

08001590 <Sensor_SetPinDecrease>:

flag_t Sensor_SetPinDecrease(SensorIndex_t idx, flag_t state){
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	460a      	mov	r2, r1
 800159a:	71fb      	strb	r3, [r7, #7]
 800159c:	4613      	mov	r3, r2
 800159e:	71bb      	strb	r3, [r7, #6]
	if(idx >= SENSOR_COUNT){
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d901      	bls.n	80015aa <Sensor_SetPinDecrease+0x1a>
		return 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	e018      	b.n	80015dc <Sensor_SetPinDecrease+0x4c>
	}

	if(state != 0 && state != 1){
 80015aa:	79bb      	ldrb	r3, [r7, #6]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d004      	beq.n	80015ba <Sensor_SetPinDecrease+0x2a>
 80015b0:	79bb      	ldrb	r3, [r7, #6]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d001      	beq.n	80015ba <Sensor_SetPinDecrease+0x2a>
		return 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	e010      	b.n	80015dc <Sensor_SetPinDecrease+0x4c>
	}

	if(sensorState[idx].decreaseEnabled == state){
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	4a0a      	ldr	r2, [pc, #40]	@ (80015e8 <Sensor_SetPinDecrease+0x58>)
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	4413      	add	r3, r2
 80015c2:	795b      	ldrb	r3, [r3, #5]
 80015c4:	79ba      	ldrb	r2, [r7, #6]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d101      	bne.n	80015ce <Sensor_SetPinDecrease+0x3e>
		return 0;
 80015ca:	2300      	movs	r3, #0
 80015cc:	e006      	b.n	80015dc <Sensor_SetPinDecrease+0x4c>
	}

	sensorState[idx].decreaseEnabled = state;
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	4a05      	ldr	r2, [pc, #20]	@ (80015e8 <Sensor_SetPinDecrease+0x58>)
 80015d2:	00db      	lsls	r3, r3, #3
 80015d4:	4413      	add	r3, r2
 80015d6:	79ba      	ldrb	r2, [r7, #6]
 80015d8:	715a      	strb	r2, [r3, #5]
	return 1;
 80015da:	2301      	movs	r3, #1
}
 80015dc:	4618      	mov	r0, r3
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	20000094 	.word	0x20000094

080015ec <BMP180_Init>:

/**
 * @brief Initializes the BMP180 temperature/pressure sensor.
 * @param hi2c User I2C handle pointer.
 */
void BMP180_Init(I2C_HandleTypeDef *hi2c) {
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
	_bmp180_ui2c = hi2c;
 80015f4:	4a04      	ldr	r2, [pc, #16]	@ (8001608 <BMP180_Init+0x1c>)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	6013      	str	r3, [r2, #0]
}
 80015fa:	bf00      	nop
 80015fc:	370c      	adds	r7, #12
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	200000bc 	.word	0x200000bc

0800160c <BMP180_SetOversampling>:
/**
 * @param oss Enum, oversampling setting.
 * @note Available resolutions: BMP180_LOW, BMP180_STANDARD, BMP180_HIGH, BMP180_ULTRA.
 * @note Refer to section 3.3.1 of datasheet.
 */
void BMP180_SetOversampling(BMP180_OSS oss) {
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
	_bmp180_oss = oss;
 8001616:	4a04      	ldr	r2, [pc, #16]	@ (8001628 <BMP180_SetOversampling+0x1c>)
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	7013      	strb	r3, [r2, #0]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr
 8001628:	200000d6 	.word	0x200000d6

0800162c <BMP180_UpdateCalibrationData>:

/**
 * @brief Updates calibration data.
 * @note Must be called once before main loop.
 */
void BMP180_UpdateCalibrationData(void) {
 800162c:	b598      	push	{r3, r4, r7, lr}
 800162e:	af00      	add	r7, sp, #0
	_bmp180_eeprom.BMP180_AC1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC1]);
 8001630:	23aa      	movs	r3, #170	@ 0xaa
 8001632:	4618      	mov	r0, r3
 8001634:	f000 f8e8 	bl	8001808 <BMP180_ReadReg>
 8001638:	4603      	mov	r3, r0
 800163a:	b21b      	sxth	r3, r3
 800163c:	021b      	lsls	r3, r3, #8
 800163e:	b21c      	sxth	r4, r3
 8001640:	23ab      	movs	r3, #171	@ 0xab
 8001642:	4618      	mov	r0, r3
 8001644:	f000 f8e0 	bl	8001808 <BMP180_ReadReg>
 8001648:	4603      	mov	r3, r0
 800164a:	b21b      	sxth	r3, r3
 800164c:	4323      	orrs	r3, r4
 800164e:	b21a      	sxth	r2, r3
 8001650:	4b5d      	ldr	r3, [pc, #372]	@ (80017c8 <BMP180_UpdateCalibrationData+0x19c>)
 8001652:	801a      	strh	r2, [r3, #0]
	_bmp180_eeprom.BMP180_AC2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC2]);
 8001654:	23ac      	movs	r3, #172	@ 0xac
 8001656:	4618      	mov	r0, r3
 8001658:	f000 f8d6 	bl	8001808 <BMP180_ReadReg>
 800165c:	4603      	mov	r3, r0
 800165e:	b21b      	sxth	r3, r3
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	b21c      	sxth	r4, r3
 8001664:	23ad      	movs	r3, #173	@ 0xad
 8001666:	4618      	mov	r0, r3
 8001668:	f000 f8ce 	bl	8001808 <BMP180_ReadReg>
 800166c:	4603      	mov	r3, r0
 800166e:	b21b      	sxth	r3, r3
 8001670:	4323      	orrs	r3, r4
 8001672:	b21a      	sxth	r2, r3
 8001674:	4b54      	ldr	r3, [pc, #336]	@ (80017c8 <BMP180_UpdateCalibrationData+0x19c>)
 8001676:	805a      	strh	r2, [r3, #2]
	_bmp180_eeprom.BMP180_AC3 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC3]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC3]);
 8001678:	23ae      	movs	r3, #174	@ 0xae
 800167a:	4618      	mov	r0, r3
 800167c:	f000 f8c4 	bl	8001808 <BMP180_ReadReg>
 8001680:	4603      	mov	r3, r0
 8001682:	b21b      	sxth	r3, r3
 8001684:	021b      	lsls	r3, r3, #8
 8001686:	b21c      	sxth	r4, r3
 8001688:	23af      	movs	r3, #175	@ 0xaf
 800168a:	4618      	mov	r0, r3
 800168c:	f000 f8bc 	bl	8001808 <BMP180_ReadReg>
 8001690:	4603      	mov	r3, r0
 8001692:	b21b      	sxth	r3, r3
 8001694:	4323      	orrs	r3, r4
 8001696:	b21a      	sxth	r2, r3
 8001698:	4b4b      	ldr	r3, [pc, #300]	@ (80017c8 <BMP180_UpdateCalibrationData+0x19c>)
 800169a:	809a      	strh	r2, [r3, #4]
	_bmp180_eeprom.BMP180_AC4 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC4]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC4]);
 800169c:	23b0      	movs	r3, #176	@ 0xb0
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 f8b2 	bl	8001808 <BMP180_ReadReg>
 80016a4:	4603      	mov	r3, r0
 80016a6:	b21b      	sxth	r3, r3
 80016a8:	021b      	lsls	r3, r3, #8
 80016aa:	b21c      	sxth	r4, r3
 80016ac:	23b1      	movs	r3, #177	@ 0xb1
 80016ae:	4618      	mov	r0, r3
 80016b0:	f000 f8aa 	bl	8001808 <BMP180_ReadReg>
 80016b4:	4603      	mov	r3, r0
 80016b6:	b21b      	sxth	r3, r3
 80016b8:	4323      	orrs	r3, r4
 80016ba:	b21b      	sxth	r3, r3
 80016bc:	b29a      	uxth	r2, r3
 80016be:	4b42      	ldr	r3, [pc, #264]	@ (80017c8 <BMP180_UpdateCalibrationData+0x19c>)
 80016c0:	80da      	strh	r2, [r3, #6]
	_bmp180_eeprom.BMP180_AC5 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC5]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC5]);
 80016c2:	23b2      	movs	r3, #178	@ 0xb2
 80016c4:	4618      	mov	r0, r3
 80016c6:	f000 f89f 	bl	8001808 <BMP180_ReadReg>
 80016ca:	4603      	mov	r3, r0
 80016cc:	b21b      	sxth	r3, r3
 80016ce:	021b      	lsls	r3, r3, #8
 80016d0:	b21c      	sxth	r4, r3
 80016d2:	23b3      	movs	r3, #179	@ 0xb3
 80016d4:	4618      	mov	r0, r3
 80016d6:	f000 f897 	bl	8001808 <BMP180_ReadReg>
 80016da:	4603      	mov	r3, r0
 80016dc:	b21b      	sxth	r3, r3
 80016de:	4323      	orrs	r3, r4
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	b29a      	uxth	r2, r3
 80016e4:	4b38      	ldr	r3, [pc, #224]	@ (80017c8 <BMP180_UpdateCalibrationData+0x19c>)
 80016e6:	811a      	strh	r2, [r3, #8]
	_bmp180_eeprom.BMP180_AC6 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_AC6]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_AC6]);
 80016e8:	23b4      	movs	r3, #180	@ 0xb4
 80016ea:	4618      	mov	r0, r3
 80016ec:	f000 f88c 	bl	8001808 <BMP180_ReadReg>
 80016f0:	4603      	mov	r3, r0
 80016f2:	b21b      	sxth	r3, r3
 80016f4:	021b      	lsls	r3, r3, #8
 80016f6:	b21c      	sxth	r4, r3
 80016f8:	23b5      	movs	r3, #181	@ 0xb5
 80016fa:	4618      	mov	r0, r3
 80016fc:	f000 f884 	bl	8001808 <BMP180_ReadReg>
 8001700:	4603      	mov	r3, r0
 8001702:	b21b      	sxth	r3, r3
 8001704:	4323      	orrs	r3, r4
 8001706:	b21b      	sxth	r3, r3
 8001708:	b29a      	uxth	r2, r3
 800170a:	4b2f      	ldr	r3, [pc, #188]	@ (80017c8 <BMP180_UpdateCalibrationData+0x19c>)
 800170c:	815a      	strh	r2, [r3, #10]
	_bmp180_eeprom.BMP180_B1 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B1]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B1]);
 800170e:	23b6      	movs	r3, #182	@ 0xb6
 8001710:	4618      	mov	r0, r3
 8001712:	f000 f879 	bl	8001808 <BMP180_ReadReg>
 8001716:	4603      	mov	r3, r0
 8001718:	b21b      	sxth	r3, r3
 800171a:	021b      	lsls	r3, r3, #8
 800171c:	b21c      	sxth	r4, r3
 800171e:	23b7      	movs	r3, #183	@ 0xb7
 8001720:	4618      	mov	r0, r3
 8001722:	f000 f871 	bl	8001808 <BMP180_ReadReg>
 8001726:	4603      	mov	r3, r0
 8001728:	b21b      	sxth	r3, r3
 800172a:	4323      	orrs	r3, r4
 800172c:	b21a      	sxth	r2, r3
 800172e:	4b26      	ldr	r3, [pc, #152]	@ (80017c8 <BMP180_UpdateCalibrationData+0x19c>)
 8001730:	819a      	strh	r2, [r3, #12]
	_bmp180_eeprom.BMP180_B2 = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_B2]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_B2]);
 8001732:	23b8      	movs	r3, #184	@ 0xb8
 8001734:	4618      	mov	r0, r3
 8001736:	f000 f867 	bl	8001808 <BMP180_ReadReg>
 800173a:	4603      	mov	r3, r0
 800173c:	b21b      	sxth	r3, r3
 800173e:	021b      	lsls	r3, r3, #8
 8001740:	b21c      	sxth	r4, r3
 8001742:	23b9      	movs	r3, #185	@ 0xb9
 8001744:	4618      	mov	r0, r3
 8001746:	f000 f85f 	bl	8001808 <BMP180_ReadReg>
 800174a:	4603      	mov	r3, r0
 800174c:	b21b      	sxth	r3, r3
 800174e:	4323      	orrs	r3, r4
 8001750:	b21a      	sxth	r2, r3
 8001752:	4b1d      	ldr	r3, [pc, #116]	@ (80017c8 <BMP180_UpdateCalibrationData+0x19c>)
 8001754:	81da      	strh	r2, [r3, #14]
	_bmp180_eeprom.BMP180_MB = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MB]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MB]);
 8001756:	23ba      	movs	r3, #186	@ 0xba
 8001758:	4618      	mov	r0, r3
 800175a:	f000 f855 	bl	8001808 <BMP180_ReadReg>
 800175e:	4603      	mov	r3, r0
 8001760:	b21b      	sxth	r3, r3
 8001762:	021b      	lsls	r3, r3, #8
 8001764:	b21c      	sxth	r4, r3
 8001766:	23bb      	movs	r3, #187	@ 0xbb
 8001768:	4618      	mov	r0, r3
 800176a:	f000 f84d 	bl	8001808 <BMP180_ReadReg>
 800176e:	4603      	mov	r3, r0
 8001770:	b21b      	sxth	r3, r3
 8001772:	4323      	orrs	r3, r4
 8001774:	b21a      	sxth	r2, r3
 8001776:	4b14      	ldr	r3, [pc, #80]	@ (80017c8 <BMP180_UpdateCalibrationData+0x19c>)
 8001778:	821a      	strh	r2, [r3, #16]
	_bmp180_eeprom.BMP180_MC = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MC]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MC]);
 800177a:	23bc      	movs	r3, #188	@ 0xbc
 800177c:	4618      	mov	r0, r3
 800177e:	f000 f843 	bl	8001808 <BMP180_ReadReg>
 8001782:	4603      	mov	r3, r0
 8001784:	b21b      	sxth	r3, r3
 8001786:	021b      	lsls	r3, r3, #8
 8001788:	b21c      	sxth	r4, r3
 800178a:	23bd      	movs	r3, #189	@ 0xbd
 800178c:	4618      	mov	r0, r3
 800178e:	f000 f83b 	bl	8001808 <BMP180_ReadReg>
 8001792:	4603      	mov	r3, r0
 8001794:	b21b      	sxth	r3, r3
 8001796:	4323      	orrs	r3, r4
 8001798:	b21a      	sxth	r2, r3
 800179a:	4b0b      	ldr	r3, [pc, #44]	@ (80017c8 <BMP180_UpdateCalibrationData+0x19c>)
 800179c:	825a      	strh	r2, [r3, #18]
	_bmp180_eeprom.BMP180_MD = (BMP180_ReadReg(BMP180_EEPROM_ADDR_MSB[BMP180_INDEX_MD]) << 8) | BMP180_ReadReg(BMP180_EEPROM_ADDR_LSB[BMP180_INDEX_MD]);
 800179e:	23be      	movs	r3, #190	@ 0xbe
 80017a0:	4618      	mov	r0, r3
 80017a2:	f000 f831 	bl	8001808 <BMP180_ReadReg>
 80017a6:	4603      	mov	r3, r0
 80017a8:	b21b      	sxth	r3, r3
 80017aa:	021b      	lsls	r3, r3, #8
 80017ac:	b21c      	sxth	r4, r3
 80017ae:	23bf      	movs	r3, #191	@ 0xbf
 80017b0:	4618      	mov	r0, r3
 80017b2:	f000 f829 	bl	8001808 <BMP180_ReadReg>
 80017b6:	4603      	mov	r3, r0
 80017b8:	b21b      	sxth	r3, r3
 80017ba:	4323      	orrs	r3, r4
 80017bc:	b21a      	sxth	r2, r3
 80017be:	4b02      	ldr	r3, [pc, #8]	@ (80017c8 <BMP180_UpdateCalibrationData+0x19c>)
 80017c0:	829a      	strh	r2, [r3, #20]
}
 80017c2:	bf00      	nop
 80017c4:	bd98      	pop	{r3, r4, r7, pc}
 80017c6:	bf00      	nop
 80017c8:	200000c0 	.word	0x200000c0

080017cc <BMP180_WriteReg>:
/**
 * @brief Writes to a specific register.
 * @param reg Address of register to write to.
 * @param cmd Byte to write.
 */
void BMP180_WriteReg(uint8_t reg, uint8_t cmd) {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af02      	add	r7, sp, #8
 80017d2:	4603      	mov	r3, r0
 80017d4:	460a      	mov	r2, r1
 80017d6:	71fb      	strb	r3, [r7, #7]
 80017d8:	4613      	mov	r3, r2
 80017da:	71bb      	strb	r3, [r7, #6]
	uint8_t arr[2] = { reg, cmd };
 80017dc:	79fb      	ldrb	r3, [r7, #7]
 80017de:	733b      	strb	r3, [r7, #12]
 80017e0:	79bb      	ldrb	r3, [r7, #6]
 80017e2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, arr, 2, BMP180_I2C_TIMEOUT);
 80017e4:	4b07      	ldr	r3, [pc, #28]	@ (8001804 <BMP180_WriteReg+0x38>)
 80017e6:	6818      	ldr	r0, [r3, #0]
 80017e8:	f107 020c 	add.w	r2, r7, #12
 80017ec:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80017f0:	9300      	str	r3, [sp, #0]
 80017f2:	2302      	movs	r3, #2
 80017f4:	21ee      	movs	r1, #238	@ 0xee
 80017f6:	f001 fd1b 	bl	8003230 <HAL_I2C_Master_Transmit>
}
 80017fa:	bf00      	nop
 80017fc:	3710      	adds	r7, #16
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	200000bc 	.word	0x200000bc

08001808 <BMP180_ReadReg>:
/**
 * @brief Reads from a specific register.
 * @param reg Address of register to read from.
 * @return Byte read.
 */
uint8_t BMP180_ReadReg(uint8_t reg) {
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af02      	add	r7, sp, #8
 800180e:	4603      	mov	r3, r0
 8001810:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &reg, 1, BMP180_I2C_TIMEOUT);
 8001812:	4b0d      	ldr	r3, [pc, #52]	@ (8001848 <BMP180_ReadReg+0x40>)
 8001814:	6818      	ldr	r0, [r3, #0]
 8001816:	1dfa      	adds	r2, r7, #7
 8001818:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800181c:	9300      	str	r3, [sp, #0]
 800181e:	2301      	movs	r3, #1
 8001820:	21ee      	movs	r1, #238	@ 0xee
 8001822:	f001 fd05 	bl	8003230 <HAL_I2C_Master_Transmit>
	uint8_t result;
	HAL_I2C_Master_Receive(_bmp180_ui2c, BMP180_I2C_ADDR << 1, &result, 1, BMP180_I2C_TIMEOUT);
 8001826:	4b08      	ldr	r3, [pc, #32]	@ (8001848 <BMP180_ReadReg+0x40>)
 8001828:	6818      	ldr	r0, [r3, #0]
 800182a:	f107 020f 	add.w	r2, r7, #15
 800182e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	2301      	movs	r3, #1
 8001836:	21ee      	movs	r1, #238	@ 0xee
 8001838:	f001 fdf8 	bl	800342c <HAL_I2C_Master_Receive>
	return result;
 800183c:	7bfb      	ldrb	r3, [r7, #15]
}
 800183e:	4618      	mov	r0, r3
 8001840:	3710      	adds	r7, #16
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	200000bc 	.word	0x200000bc

0800184c <BMP180_GetRawTemperature>:

/**
 * @brief Measures and calculates temperature.
 * @return Temperature in 0.1 (1/10) degrees Celsius.
 */
int32_t BMP180_GetRawTemperature(void) {
 800184c:	b590      	push	{r4, r7, lr}
 800184e:	b085      	sub	sp, #20
 8001850:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 8001852:	232e      	movs	r3, #46	@ 0x2e
 8001854:	4619      	mov	r1, r3
 8001856:	20f4      	movs	r0, #244	@ 0xf4
 8001858:	f7ff ffb8 	bl	80017cc <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 800185c:	2305      	movs	r3, #5
 800185e:	4618      	mov	r0, r3
 8001860:	f000 fde4 	bl	800242c <HAL_Delay>
	int32_t ut = (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 8001864:	20f6      	movs	r0, #246	@ 0xf6
 8001866:	f7ff ffcf 	bl	8001808 <BMP180_ReadReg>
 800186a:	4603      	mov	r3, r0
 800186c:	021c      	lsls	r4, r3, #8
 800186e:	20f7      	movs	r0, #247	@ 0xf7
 8001870:	f7ff ffca 	bl	8001808 <BMP180_ReadReg>
 8001874:	4603      	mov	r3, r0
 8001876:	4323      	orrs	r3, r4
 8001878:	60fb      	str	r3, [r7, #12]
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 800187a:	4b15      	ldr	r3, [pc, #84]	@ (80018d0 <BMP180_GetRawTemperature+0x84>)
 800187c:	895b      	ldrh	r3, [r3, #10]
 800187e:	461a      	mov	r2, r3
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	1a9b      	subs	r3, r3, r2
 8001884:	4a12      	ldr	r2, [pc, #72]	@ (80018d0 <BMP180_GetRawTemperature+0x84>)
 8001886:	8912      	ldrh	r2, [r2, #8]
 8001888:	fb02 f303 	mul.w	r3, r2, r3
 800188c:	2b00      	cmp	r3, #0
 800188e:	da02      	bge.n	8001896 <BMP180_GetRawTemperature+0x4a>
 8001890:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8001894:	337f      	adds	r3, #127	@ 0x7f
 8001896:	13db      	asrs	r3, r3, #15
 8001898:	60bb      	str	r3, [r7, #8]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 800189a:	4b0d      	ldr	r3, [pc, #52]	@ (80018d0 <BMP180_GetRawTemperature+0x84>)
 800189c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80018a0:	02da      	lsls	r2, r3, #11
 80018a2:	4b0b      	ldr	r3, [pc, #44]	@ (80018d0 <BMP180_GetRawTemperature+0x84>)
 80018a4:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80018a8:	4619      	mov	r1, r3
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	440b      	add	r3, r1
 80018ae:	fb92 f3f3 	sdiv	r3, r2, r3
 80018b2:	607b      	str	r3, [r7, #4]
	int32_t b5 = x1 + x2;
 80018b4:	68ba      	ldr	r2, [r7, #8]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4413      	add	r3, r2
 80018ba:	603b      	str	r3, [r7, #0]
	return (b5 + 8) / (1 << 4);
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	3308      	adds	r3, #8
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	da00      	bge.n	80018c6 <BMP180_GetRawTemperature+0x7a>
 80018c4:	330f      	adds	r3, #15
 80018c6:	111b      	asrs	r3, r3, #4
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3714      	adds	r7, #20
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd90      	pop	{r4, r7, pc}
 80018d0:	200000c0 	.word	0x200000c0

080018d4 <BMP180_GetTemperature>:

/**
 * @brief Measures and calculates temperature.
 * @return Temperature in degrees Celsius.
 */
float BMP180_GetTemperature(void) {
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
	int32_t temp = BMP180_GetRawTemperature();
 80018da:	f7ff ffb7 	bl	800184c <BMP180_GetRawTemperature>
 80018de:	6078      	str	r0, [r7, #4]
	return temp / 10.0;
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f7fe fdcb 	bl	800047c <__aeabi_i2d>
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	4b08      	ldr	r3, [pc, #32]	@ (800190c <BMP180_GetTemperature+0x38>)
 80018ec:	f7fe ff5a 	bl	80007a4 <__aeabi_ddiv>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	4610      	mov	r0, r2
 80018f6:	4619      	mov	r1, r3
 80018f8:	f7ff f83c 	bl	8000974 <__aeabi_d2f>
 80018fc:	4603      	mov	r3, r0
 80018fe:	ee07 3a90 	vmov	s15, r3
}
 8001902:	eeb0 0a67 	vmov.f32	s0, s15
 8001906:	3708      	adds	r7, #8
 8001908:	46bd      	mov	sp, r7
 800190a:	bd80      	pop	{r7, pc}
 800190c:	40240000 	.word	0x40240000

08001910 <BMP180_GetPressure>:

/**
 * @brief Measures and calculates pressure.
 * @return Pressure in Pascal(Pa).
 */
int32_t BMP180_GetPressure(void) {
 8001910:	b580      	push	{r7, lr}
 8001912:	b08c      	sub	sp, #48	@ 0x30
 8001914:	af00      	add	r7, sp, #0
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_TEMP);
 8001916:	232e      	movs	r3, #46	@ 0x2e
 8001918:	4619      	mov	r1, r3
 800191a:	20f4      	movs	r0, #244	@ 0xf4
 800191c:	f7ff ff56 	bl	80017cc <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_TEMP);
 8001920:	2305      	movs	r3, #5
 8001922:	4618      	mov	r0, r3
 8001924:	f000 fd82 	bl	800242c <HAL_Delay>
	int32_t ut = BMP180_GetUT();
 8001928:	f000 f902 	bl	8001b30 <BMP180_GetUT>
 800192c:	62b8      	str	r0, [r7, #40]	@ 0x28
	BMP180_WriteReg(BMP180_CONTROL_REG, BMP180_CMD_PRES[_bmp180_oss]);
 800192e:	4b7b      	ldr	r3, [pc, #492]	@ (8001b1c <BMP180_GetPressure+0x20c>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	461a      	mov	r2, r3
 8001934:	4b7a      	ldr	r3, [pc, #488]	@ (8001b20 <BMP180_GetPressure+0x210>)
 8001936:	5c9b      	ldrb	r3, [r3, r2]
 8001938:	4619      	mov	r1, r3
 800193a:	20f4      	movs	r0, #244	@ 0xf4
 800193c:	f7ff ff46 	bl	80017cc <BMP180_WriteReg>
	HAL_Delay(BMP180_DELAY_PRES[_bmp180_oss]);
 8001940:	4b76      	ldr	r3, [pc, #472]	@ (8001b1c <BMP180_GetPressure+0x20c>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	461a      	mov	r2, r3
 8001946:	4b77      	ldr	r3, [pc, #476]	@ (8001b24 <BMP180_GetPressure+0x214>)
 8001948:	5c9b      	ldrb	r3, [r3, r2]
 800194a:	4618      	mov	r0, r3
 800194c:	f000 fd6e 	bl	800242c <HAL_Delay>
	int32_t up = BMP180_GetUP();
 8001950:	f000 f8fc 	bl	8001b4c <BMP180_GetUP>
 8001954:	6278      	str	r0, [r7, #36]	@ 0x24
	int32_t x1 = (ut - _bmp180_eeprom.BMP180_AC6) * _bmp180_eeprom.BMP180_AC5 / (1 << 15);
 8001956:	4b74      	ldr	r3, [pc, #464]	@ (8001b28 <BMP180_GetPressure+0x218>)
 8001958:	895b      	ldrh	r3, [r3, #10]
 800195a:	461a      	mov	r2, r3
 800195c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800195e:	1a9b      	subs	r3, r3, r2
 8001960:	4a71      	ldr	r2, [pc, #452]	@ (8001b28 <BMP180_GetPressure+0x218>)
 8001962:	8912      	ldrh	r2, [r2, #8]
 8001964:	fb02 f303 	mul.w	r3, r2, r3
 8001968:	2b00      	cmp	r3, #0
 800196a:	da02      	bge.n	8001972 <BMP180_GetPressure+0x62>
 800196c:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 8001970:	337f      	adds	r3, #127	@ 0x7f
 8001972:	13db      	asrs	r3, r3, #15
 8001974:	623b      	str	r3, [r7, #32]
	int32_t x2 = (_bmp180_eeprom.BMP180_MC * (1 << 11)) / (x1 + _bmp180_eeprom.BMP180_MD);
 8001976:	4b6c      	ldr	r3, [pc, #432]	@ (8001b28 <BMP180_GetPressure+0x218>)
 8001978:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800197c:	02da      	lsls	r2, r3, #11
 800197e:	4b6a      	ldr	r3, [pc, #424]	@ (8001b28 <BMP180_GetPressure+0x218>)
 8001980:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001984:	4619      	mov	r1, r3
 8001986:	6a3b      	ldr	r3, [r7, #32]
 8001988:	440b      	add	r3, r1
 800198a:	fb92 f3f3 	sdiv	r3, r2, r3
 800198e:	61fb      	str	r3, [r7, #28]
	int32_t b5 = x1 + x2;
 8001990:	6a3a      	ldr	r2, [r7, #32]
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	4413      	add	r3, r2
 8001996:	61bb      	str	r3, [r7, #24]
	int32_t b6 = b5 - 4000;
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	f5a3 637a 	sub.w	r3, r3, #4000	@ 0xfa0
 800199e:	617b      	str	r3, [r7, #20]
	x1 = (_bmp180_eeprom.BMP180_B2 * (b6 * b6 / (1 << 12))) / (1 << 11);
 80019a0:	4b61      	ldr	r3, [pc, #388]	@ (8001b28 <BMP180_GetPressure+0x218>)
 80019a2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80019a6:	461a      	mov	r2, r3
 80019a8:	697b      	ldr	r3, [r7, #20]
 80019aa:	fb03 f303 	mul.w	r3, r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	da01      	bge.n	80019b6 <BMP180_GetPressure+0xa6>
 80019b2:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80019b6:	131b      	asrs	r3, r3, #12
 80019b8:	fb02 f303 	mul.w	r3, r2, r3
 80019bc:	2b00      	cmp	r3, #0
 80019be:	da01      	bge.n	80019c4 <BMP180_GetPressure+0xb4>
 80019c0:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80019c4:	12db      	asrs	r3, r3, #11
 80019c6:	623b      	str	r3, [r7, #32]
	x2 = _bmp180_eeprom.BMP180_AC2 * b6 / (1 << 11);
 80019c8:	4b57      	ldr	r3, [pc, #348]	@ (8001b28 <BMP180_GetPressure+0x218>)
 80019ca:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019ce:	461a      	mov	r2, r3
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	fb02 f303 	mul.w	r3, r2, r3
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	da01      	bge.n	80019de <BMP180_GetPressure+0xce>
 80019da:	f203 73ff 	addw	r3, r3, #2047	@ 0x7ff
 80019de:	12db      	asrs	r3, r3, #11
 80019e0:	61fb      	str	r3, [r7, #28]
	int32_t x3 = x1 + x2;
 80019e2:	6a3a      	ldr	r2, [r7, #32]
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	4413      	add	r3, r2
 80019e8:	613b      	str	r3, [r7, #16]
	int32_t b3 = (((_bmp180_eeprom.BMP180_AC1 * 4 + x3) << _bmp180_oss) + 2) / 4;
 80019ea:	4b4f      	ldr	r3, [pc, #316]	@ (8001b28 <BMP180_GetPressure+0x218>)
 80019ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019f0:	009a      	lsls	r2, r3, #2
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	4413      	add	r3, r2
 80019f6:	4a49      	ldr	r2, [pc, #292]	@ (8001b1c <BMP180_GetPressure+0x20c>)
 80019f8:	7812      	ldrb	r2, [r2, #0]
 80019fa:	4093      	lsls	r3, r2
 80019fc:	3302      	adds	r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	da00      	bge.n	8001a04 <BMP180_GetPressure+0xf4>
 8001a02:	3303      	adds	r3, #3
 8001a04:	109b      	asrs	r3, r3, #2
 8001a06:	60fb      	str	r3, [r7, #12]
	x1 = _bmp180_eeprom.BMP180_AC3 * b6 / (1 << 13);
 8001a08:	4b47      	ldr	r3, [pc, #284]	@ (8001b28 <BMP180_GetPressure+0x218>)
 8001a0a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	fb02 f303 	mul.w	r3, r2, r3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	da02      	bge.n	8001a20 <BMP180_GetPressure+0x110>
 8001a1a:	f503 53ff 	add.w	r3, r3, #8160	@ 0x1fe0
 8001a1e:	331f      	adds	r3, #31
 8001a20:	135b      	asrs	r3, r3, #13
 8001a22:	623b      	str	r3, [r7, #32]
	x2 = (_bmp180_eeprom.BMP180_B1 * (b6 * b6 / (1 << 12))) / (1 << 16);
 8001a24:	4b40      	ldr	r3, [pc, #256]	@ (8001b28 <BMP180_GetPressure+0x218>)
 8001a26:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	fb03 f303 	mul.w	r3, r3, r3
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	da01      	bge.n	8001a3a <BMP180_GetPressure+0x12a>
 8001a36:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8001a3a:	131b      	asrs	r3, r3, #12
 8001a3c:	fb02 f303 	mul.w	r3, r2, r3
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	da02      	bge.n	8001a4a <BMP180_GetPressure+0x13a>
 8001a44:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001a48:	33ff      	adds	r3, #255	@ 0xff
 8001a4a:	141b      	asrs	r3, r3, #16
 8001a4c:	61fb      	str	r3, [r7, #28]
	x3 = ((x1 + x2) + 2) / 4;
 8001a4e:	6a3a      	ldr	r2, [r7, #32]
 8001a50:	69fb      	ldr	r3, [r7, #28]
 8001a52:	4413      	add	r3, r2
 8001a54:	3302      	adds	r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	da00      	bge.n	8001a5c <BMP180_GetPressure+0x14c>
 8001a5a:	3303      	adds	r3, #3
 8001a5c:	109b      	asrs	r3, r3, #2
 8001a5e:	613b      	str	r3, [r7, #16]
	uint32_t b4 = _bmp180_eeprom.BMP180_AC4 * (uint32_t) (x3 + 32768) / (1 << 15);
 8001a60:	4b31      	ldr	r3, [pc, #196]	@ (8001b28 <BMP180_GetPressure+0x218>)
 8001a62:	88db      	ldrh	r3, [r3, #6]
 8001a64:	461a      	mov	r2, r3
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8001a6c:	fb02 f303 	mul.w	r3, r2, r3
 8001a70:	0bdb      	lsrs	r3, r3, #15
 8001a72:	60bb      	str	r3, [r7, #8]
	uint32_t b7 = ((uint32_t) up - b3) * (50000 >> _bmp180_oss);
 8001a74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	4a28      	ldr	r2, [pc, #160]	@ (8001b1c <BMP180_GetPressure+0x20c>)
 8001a7c:	7812      	ldrb	r2, [r2, #0]
 8001a7e:	4611      	mov	r1, r2
 8001a80:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8001a84:	410a      	asrs	r2, r1
 8001a86:	fb02 f303 	mul.w	r3, r2, r3
 8001a8a:	607b      	str	r3, [r7, #4]
	int32_t p;
	if (b7 < 0x80000000)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	db06      	blt.n	8001aa0 <BMP180_GetPressure+0x190>
		p = (b7 * 2) / b4;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	005a      	lsls	r2, r3, #1
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a9e:	e005      	b.n	8001aac <BMP180_GetPressure+0x19c>
	else
		p = (b7 / b4) * 2;
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	x1 = (p / (1 << 8)) * (p / (1 << 8));
 8001aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	da00      	bge.n	8001ab4 <BMP180_GetPressure+0x1a4>
 8001ab2:	33ff      	adds	r3, #255	@ 0xff
 8001ab4:	121b      	asrs	r3, r3, #8
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	da00      	bge.n	8001ac0 <BMP180_GetPressure+0x1b0>
 8001abe:	33ff      	adds	r3, #255	@ 0xff
 8001ac0:	121b      	asrs	r3, r3, #8
 8001ac2:	fb02 f303 	mul.w	r3, r2, r3
 8001ac6:	623b      	str	r3, [r7, #32]
	x1 = (x1 * 3038) / (1 << 16);
 8001ac8:	6a3b      	ldr	r3, [r7, #32]
 8001aca:	f640 32de 	movw	r2, #3038	@ 0xbde
 8001ace:	fb02 f303 	mul.w	r3, r2, r3
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	da02      	bge.n	8001adc <BMP180_GetPressure+0x1cc>
 8001ad6:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001ada:	33ff      	adds	r3, #255	@ 0xff
 8001adc:	141b      	asrs	r3, r3, #16
 8001ade:	623b      	str	r3, [r7, #32]
	x2 = (-7357 * p) / (1 << 16);
 8001ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ae2:	4a12      	ldr	r2, [pc, #72]	@ (8001b2c <BMP180_GetPressure+0x21c>)
 8001ae4:	fb02 f303 	mul.w	r3, r2, r3
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	da02      	bge.n	8001af2 <BMP180_GetPressure+0x1e2>
 8001aec:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8001af0:	33ff      	adds	r3, #255	@ 0xff
 8001af2:	141b      	asrs	r3, r3, #16
 8001af4:	61fb      	str	r3, [r7, #28]
	p = p + (x1 + x2 + 3791) / (1 << 4);
 8001af6:	6a3a      	ldr	r2, [r7, #32]
 8001af8:	69fb      	ldr	r3, [r7, #28]
 8001afa:	4413      	add	r3, r2
 8001afc:	f603 63cf 	addw	r3, r3, #3791	@ 0xecf
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	da00      	bge.n	8001b06 <BMP180_GetPressure+0x1f6>
 8001b04:	330f      	adds	r3, #15
 8001b06:	111b      	asrs	r3, r3, #4
 8001b08:	461a      	mov	r2, r3
 8001b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b0c:	4413      	add	r3, r2
 8001b0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	return p;
 8001b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3730      	adds	r7, #48	@ 0x30
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	200000d6 	.word	0x200000d6
 8001b20:	080057b4 	.word	0x080057b4
 8001b24:	080057b8 	.word	0x080057b8
 8001b28:	200000c0 	.word	0x200000c0
 8001b2c:	ffffe343 	.word	0xffffe343

08001b30 <BMP180_GetUT>:

int32_t BMP180_GetUT(void){
 8001b30:	b598      	push	{r3, r4, r7, lr}
 8001b32:	af00      	add	r7, sp, #0
	return (BMP180_ReadReg(BMP180_MSB_REG) << 8) | BMP180_ReadReg(BMP180_LSB_REG);
 8001b34:	20f6      	movs	r0, #246	@ 0xf6
 8001b36:	f7ff fe67 	bl	8001808 <BMP180_ReadReg>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	021c      	lsls	r4, r3, #8
 8001b3e:	20f7      	movs	r0, #247	@ 0xf7
 8001b40:	f7ff fe62 	bl	8001808 <BMP180_ReadReg>
 8001b44:	4603      	mov	r3, r0
 8001b46:	4323      	orrs	r3, r4
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	bd98      	pop	{r3, r4, r7, pc}

08001b4c <BMP180_GetUP>:

int32_t BMP180_GetUP(void){
 8001b4c:	b598      	push	{r3, r4, r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
	return ((BMP180_ReadReg(BMP180_MSB_REG) << 16) | (BMP180_ReadReg(BMP180_LSB_REG) << 8) | BMP180_ReadReg(BMP180_XLSB_REG)) >> (8 - _bmp180_oss);
 8001b50:	20f6      	movs	r0, #246	@ 0xf6
 8001b52:	f7ff fe59 	bl	8001808 <BMP180_ReadReg>
 8001b56:	4603      	mov	r3, r0
 8001b58:	041c      	lsls	r4, r3, #16
 8001b5a:	20f7      	movs	r0, #247	@ 0xf7
 8001b5c:	f7ff fe54 	bl	8001808 <BMP180_ReadReg>
 8001b60:	4603      	mov	r3, r0
 8001b62:	021b      	lsls	r3, r3, #8
 8001b64:	431c      	orrs	r4, r3
 8001b66:	20f8      	movs	r0, #248	@ 0xf8
 8001b68:	f7ff fe4e 	bl	8001808 <BMP180_ReadReg>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	ea44 0203 	orr.w	r2, r4, r3
 8001b72:	4b04      	ldr	r3, [pc, #16]	@ (8001b84 <BMP180_GetUP+0x38>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	f1c3 0308 	rsb	r3, r3, #8
 8001b7a:	fa42 f303 	asr.w	r3, r2, r3
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	bd98      	pop	{r3, r4, r7, pc}
 8001b82:	bf00      	nop
 8001b84:	200000d6 	.word	0x200000d6

08001b88 <Read_Temperature>:
 */

#include "sensor_hw.h"
#include "bmp180.h"

static float Read_Temperature(void){
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
	return BMP180_GetTemperature();
 8001b8c:	f7ff fea2 	bl	80018d4 <BMP180_GetTemperature>
 8001b90:	eef0 7a40 	vmov.f32	s15, s0
}
 8001b94:	eeb0 0a67 	vmov.f32	s0, s15
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <Read_Pressure>:

static float Read_Pressure(void){
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	af00      	add	r7, sp, #0
	return (float)BMP180_GetPressure();
 8001b9e:	f7ff feb7 	bl	8001910 <BMP180_GetPressure>
 8001ba2:	ee07 0a90 	vmov	s15, r0
 8001ba6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8001baa:	eeb0 0a67 	vmov.f32	s0, s15
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <Read_Sensor>:

float Read_Sensor(SensorIndex_t idx){
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	71fb      	strb	r3, [r7, #7]
	return 0.0f;
	*/

	// This part would be better like the top but this way it will always be a warning, below is warning free

    if (idx >= SENSOR_COUNT)
 8001bba:	79fb      	ldrb	r3, [r7, #7]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d902      	bls.n	8001bc6 <Read_Sensor+0x16>
    {
        // Invalid sensor index
        return 0.0f;
 8001bc0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8001bf4 <Read_Sensor+0x44>
 8001bc4:	e011      	b.n	8001bea <Read_Sensor+0x3a>
    }

	switch(idx){
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d002      	beq.n	8001bd2 <Read_Sensor+0x22>
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d005      	beq.n	8001bdc <Read_Sensor+0x2c>
 8001bd0:	e009      	b.n	8001be6 <Read_Sensor+0x36>
		case IDX_TEMP: return Read_Temperature();
 8001bd2:	f7ff ffd9 	bl	8001b88 <Read_Temperature>
 8001bd6:	eef0 7a40 	vmov.f32	s15, s0
 8001bda:	e006      	b.n	8001bea <Read_Sensor+0x3a>
		case IDX_HUM: return Read_Pressure();	// WARNING!! It's connected to pressure for debug
 8001bdc:	f7ff ffdd 	bl	8001b9a <Read_Pressure>
 8001be0:	eef0 7a40 	vmov.f32	s15, s0
 8001be4:	e001      	b.n	8001bea <Read_Sensor+0x3a>
		default: return 0.0f;
 8001be6:	eddf 7a03 	vldr	s15, [pc, #12]	@ 8001bf4 <Read_Sensor+0x44>
	}
}
 8001bea:	eeb0 0a67 	vmov.f32	s0, s15
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	00000000 	.word	0x00000000

08001bf8 <BMP_Init>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//Sensor wiring
void BMP_Init(I2C_HandleTypeDef *i2c_loc){
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
	  BMP180_Init(i2c_loc);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f7ff fcf3 	bl	80015ec <BMP180_Init>
	  BMP180_SetOversampling(BMP180_STANDARD);
 8001c06:	2001      	movs	r0, #1
 8001c08:	f7ff fd00 	bl	800160c <BMP180_SetOversampling>
	  BMP180_UpdateCalibrationData();
 8001c0c:	f7ff fd0e 	bl	800162c <BMP180_UpdateCalibrationData>
}
 8001c10:	bf00      	nop
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <AllSensor_Init>:

void AllSensor_Init(void){
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
	BMP_Init(&hi2c2);
 8001c1c:	4802      	ldr	r0, [pc, #8]	@ (8001c28 <AllSensor_Init+0x10>)
 8001c1e:	f7ff ffeb 	bl	8001bf8 <BMP_Init>
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	200000d8 	.word	0x200000d8

08001c2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c32:	f000 fb89 	bl	8002348 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c36:	f000 f857 	bl	8001ce8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c3a:	f000 f94d 	bl	8001ed8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001c3e:	f000 f921 	bl	8001e84 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001c42:	f000 f8bb 	bl	8001dbc <MX_I2C2_Init>
  MX_SPI2_Init();
 8001c46:	f000 f8e7 	bl	8001e18 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  //HAL_Delay(15000);				// DEBUG DELAY
  int lel = 2;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	607b      	str	r3, [r7, #4]

  Scheduler_Init();
 8001c4e:	f7ff fa61 	bl	8001114 <Scheduler_Init>
  Sensor_Init();
 8001c52:	f7ff faf3 	bl	800123c <Sensor_Init>
  AllSensor_Init();
 8001c56:	f7ff ffdf 	bl	8001c18 <AllSensor_Init>

  if (HAL_I2C_IsDeviceReady(&hi2c2, 0x77<<1, 3, 100) != HAL_OK) {
 8001c5a:	2364      	movs	r3, #100	@ 0x64
 8001c5c:	2203      	movs	r2, #3
 8001c5e:	21ee      	movs	r1, #238	@ 0xee
 8001c60:	481b      	ldr	r0, [pc, #108]	@ (8001cd0 <main+0xa4>)
 8001c62:	f001 fe15 	bl	8003890 <HAL_I2C_IsDeviceReady>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <main+0x44>
      lel = 0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	Scheduler_Run();
 8001c70:	f7ff fa6a 	bl	8001148 <Scheduler_Run>

	lel++;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	3301      	adds	r3, #1
 8001c78:	607b      	str	r3, [r7, #4]
	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET){
 8001c7a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c7e:	4815      	ldr	r0, [pc, #84]	@ (8001cd4 <main+0xa8>)
 8001c80:	f001 f946 	bl	8002f10 <HAL_GPIO_ReadPin>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d107      	bne.n	8001c9a <main+0x6e>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001c8a:	2120      	movs	r1, #32
 8001c8c:	4812      	ldr	r0, [pc, #72]	@ (8001cd8 <main+0xac>)
 8001c8e:	f001 f970 	bl	8002f72 <HAL_GPIO_TogglePin>
		HAL_Delay(300);
 8001c92:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001c96:	f000 fbc9 	bl	800242c <HAL_Delay>
	}


    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	2140      	movs	r1, #64	@ 0x40
 8001c9e:	480d      	ldr	r0, [pc, #52]	@ (8001cd4 <main+0xa8>)
 8001ca0:	f001 f94e 	bl	8002f40 <HAL_GPIO_WritePin>
    //HAL_Delay(10);
    HAL_SPI_TransmitReceive(&hspi2, spi2tx_buffer, spi2rx_buffer, 4, HAL_MAX_DELAY);
 8001ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ca8:	9300      	str	r3, [sp, #0]
 8001caa:	2304      	movs	r3, #4
 8001cac:	4a0b      	ldr	r2, [pc, #44]	@ (8001cdc <main+0xb0>)
 8001cae:	490c      	ldr	r1, [pc, #48]	@ (8001ce0 <main+0xb4>)
 8001cb0:	480c      	ldr	r0, [pc, #48]	@ (8001ce4 <main+0xb8>)
 8001cb2:	f002 ffc2 	bl	8004c3a <HAL_SPI_TransmitReceive>
    HAL_Delay(100);
 8001cb6:	2064      	movs	r0, #100	@ 0x64
 8001cb8:	f000 fbb8 	bl	800242c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2140      	movs	r1, #64	@ 0x40
 8001cc0:	4804      	ldr	r0, [pc, #16]	@ (8001cd4 <main+0xa8>)
 8001cc2:	f001 f93d 	bl	8002f40 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8001cc6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001cca:	f000 fbaf 	bl	800242c <HAL_Delay>
	Scheduler_Run();
 8001cce:	e7cf      	b.n	8001c70 <main+0x44>
 8001cd0:	200000d8 	.word	0x200000d8
 8001cd4:	40020800 	.word	0x40020800
 8001cd8:	40020000 	.word	0x40020000
 8001cdc:	200001cc 	.word	0x200001cc
 8001ce0:	20000000 	.word	0x20000000
 8001ce4:	2000012c 	.word	0x2000012c

08001ce8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b094      	sub	sp, #80	@ 0x50
 8001cec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cee:	f107 0320 	add.w	r3, r7, #32
 8001cf2:	2230      	movs	r2, #48	@ 0x30
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f003 fce8 	bl	80056cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cfc:	f107 030c 	add.w	r3, r7, #12
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
 8001d0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60bb      	str	r3, [r7, #8]
 8001d10:	4b28      	ldr	r3, [pc, #160]	@ (8001db4 <SystemClock_Config+0xcc>)
 8001d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d14:	4a27      	ldr	r2, [pc, #156]	@ (8001db4 <SystemClock_Config+0xcc>)
 8001d16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d1c:	4b25      	ldr	r3, [pc, #148]	@ (8001db4 <SystemClock_Config+0xcc>)
 8001d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d24:	60bb      	str	r3, [r7, #8]
 8001d26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d28:	2300      	movs	r3, #0
 8001d2a:	607b      	str	r3, [r7, #4]
 8001d2c:	4b22      	ldr	r3, [pc, #136]	@ (8001db8 <SystemClock_Config+0xd0>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a21      	ldr	r2, [pc, #132]	@ (8001db8 <SystemClock_Config+0xd0>)
 8001d32:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001d36:	6013      	str	r3, [r2, #0]
 8001d38:	4b1f      	ldr	r3, [pc, #124]	@ (8001db8 <SystemClock_Config+0xd0>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001d40:	607b      	str	r3, [r7, #4]
 8001d42:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d44:	2302      	movs	r3, #2
 8001d46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d4c:	2310      	movs	r3, #16
 8001d4e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d50:	2302      	movs	r3, #2
 8001d52:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d54:	2300      	movs	r3, #0
 8001d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001d58:	2310      	movs	r3, #16
 8001d5a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001d5c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001d60:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001d62:	2304      	movs	r3, #4
 8001d64:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d66:	2304      	movs	r3, #4
 8001d68:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d6a:	f107 0320 	add.w	r3, r7, #32
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f002 fa42 	bl	80041f8 <HAL_RCC_OscConfig>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d001      	beq.n	8001d7e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001d7a:	f000 f941 	bl	8002000 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d7e:	230f      	movs	r3, #15
 8001d80:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d82:	2302      	movs	r3, #2
 8001d84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001d86:	2380      	movs	r3, #128	@ 0x80
 8001d88:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d8a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d8e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d90:	2300      	movs	r3, #0
 8001d92:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001d94:	f107 030c 	add.w	r3, r7, #12
 8001d98:	2101      	movs	r1, #1
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f002 fca4 	bl	80046e8 <HAL_RCC_ClockConfig>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001da6:	f000 f92b 	bl	8002000 <Error_Handler>
  }
}
 8001daa:	bf00      	nop
 8001dac:	3750      	adds	r7, #80	@ 0x50
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	40023800 	.word	0x40023800
 8001db8:	40007000 	.word	0x40007000

08001dbc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001dc0:	4b12      	ldr	r3, [pc, #72]	@ (8001e0c <MX_I2C2_Init+0x50>)
 8001dc2:	4a13      	ldr	r2, [pc, #76]	@ (8001e10 <MX_I2C2_Init+0x54>)
 8001dc4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001dc6:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <MX_I2C2_Init+0x50>)
 8001dc8:	4a12      	ldr	r2, [pc, #72]	@ (8001e14 <MX_I2C2_Init+0x58>)
 8001dca:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e0c <MX_I2C2_Init+0x50>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001dd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e0c <MX_I2C2_Init+0x50>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8001e0c <MX_I2C2_Init+0x50>)
 8001dda:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001dde:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001de0:	4b0a      	ldr	r3, [pc, #40]	@ (8001e0c <MX_I2C2_Init+0x50>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001de6:	4b09      	ldr	r3, [pc, #36]	@ (8001e0c <MX_I2C2_Init+0x50>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dec:	4b07      	ldr	r3, [pc, #28]	@ (8001e0c <MX_I2C2_Init+0x50>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001df2:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <MX_I2C2_Init+0x50>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001df8:	4804      	ldr	r0, [pc, #16]	@ (8001e0c <MX_I2C2_Init+0x50>)
 8001dfa:	f001 f8d5 	bl	8002fa8 <HAL_I2C_Init>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001e04:	f000 f8fc 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001e08:	bf00      	nop
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	200000d8 	.word	0x200000d8
 8001e10:	40005800 	.word	0x40005800
 8001e14:	000186a0 	.word	0x000186a0

08001e18 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001e1c:	4b17      	ldr	r3, [pc, #92]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e1e:	4a18      	ldr	r2, [pc, #96]	@ (8001e80 <MX_SPI2_Init+0x68>)
 8001e20:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e22:	4b16      	ldr	r3, [pc, #88]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e24:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001e28:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e2a:	4b14      	ldr	r3, [pc, #80]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e30:	4b12      	ldr	r3, [pc, #72]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e36:	4b11      	ldr	r3, [pc, #68]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e3c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001e42:	4b0e      	ldr	r3, [pc, #56]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e48:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e4c:	2238      	movs	r2, #56	@ 0x38
 8001e4e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e50:	4b0a      	ldr	r3, [pc, #40]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e56:	4b09      	ldr	r3, [pc, #36]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e5c:	4b07      	ldr	r3, [pc, #28]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001e62:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e64:	220a      	movs	r2, #10
 8001e66:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001e68:	4804      	ldr	r0, [pc, #16]	@ (8001e7c <MX_SPI2_Init+0x64>)
 8001e6a:	f002 fe5d 	bl	8004b28 <HAL_SPI_Init>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001e74:	f000 f8c4 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001e78:	bf00      	nop
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	2000012c 	.word	0x2000012c
 8001e80:	40003800 	.word	0x40003800

08001e84 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001e88:	4b11      	ldr	r3, [pc, #68]	@ (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001e8a:	4a12      	ldr	r2, [pc, #72]	@ (8001ed4 <MX_USART2_UART_Init+0x50>)
 8001e8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e8e:	4b10      	ldr	r3, [pc, #64]	@ (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001e90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e96:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ea8:	4b09      	ldr	r3, [pc, #36]	@ (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001eaa:	220c      	movs	r2, #12
 8001eac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eae:	4b08      	ldr	r3, [pc, #32]	@ (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001eb4:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001eba:	4805      	ldr	r0, [pc, #20]	@ (8001ed0 <MX_USART2_UART_Init+0x4c>)
 8001ebc:	f003 f942 	bl	8005144 <HAL_UART_Init>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ec6:	f000 f89b 	bl	8002000 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20000184 	.word	0x20000184
 8001ed4:	40004400 	.word	0x40004400

08001ed8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b08a      	sub	sp, #40	@ 0x28
 8001edc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ede:	f107 0314 	add.w	r3, r7, #20
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	605a      	str	r2, [r3, #4]
 8001ee8:	609a      	str	r2, [r3, #8]
 8001eea:	60da      	str	r2, [r3, #12]
 8001eec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eee:	2300      	movs	r3, #0
 8001ef0:	613b      	str	r3, [r7, #16]
 8001ef2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ff0 <MX_GPIO_Init+0x118>)
 8001ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef6:	4a3e      	ldr	r2, [pc, #248]	@ (8001ff0 <MX_GPIO_Init+0x118>)
 8001ef8:	f043 0304 	orr.w	r3, r3, #4
 8001efc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001efe:	4b3c      	ldr	r3, [pc, #240]	@ (8001ff0 <MX_GPIO_Init+0x118>)
 8001f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f02:	f003 0304 	and.w	r3, r3, #4
 8001f06:	613b      	str	r3, [r7, #16]
 8001f08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
 8001f0e:	4b38      	ldr	r3, [pc, #224]	@ (8001ff0 <MX_GPIO_Init+0x118>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f12:	4a37      	ldr	r2, [pc, #220]	@ (8001ff0 <MX_GPIO_Init+0x118>)
 8001f14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f18:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f1a:	4b35      	ldr	r3, [pc, #212]	@ (8001ff0 <MX_GPIO_Init+0x118>)
 8001f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f26:	2300      	movs	r3, #0
 8001f28:	60bb      	str	r3, [r7, #8]
 8001f2a:	4b31      	ldr	r3, [pc, #196]	@ (8001ff0 <MX_GPIO_Init+0x118>)
 8001f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2e:	4a30      	ldr	r2, [pc, #192]	@ (8001ff0 <MX_GPIO_Init+0x118>)
 8001f30:	f043 0301 	orr.w	r3, r3, #1
 8001f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f36:	4b2e      	ldr	r3, [pc, #184]	@ (8001ff0 <MX_GPIO_Init+0x118>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	60bb      	str	r3, [r7, #8]
 8001f40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	607b      	str	r3, [r7, #4]
 8001f46:	4b2a      	ldr	r3, [pc, #168]	@ (8001ff0 <MX_GPIO_Init+0x118>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f4a:	4a29      	ldr	r2, [pc, #164]	@ (8001ff0 <MX_GPIO_Init+0x118>)
 8001f4c:	f043 0302 	orr.w	r3, r3, #2
 8001f50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f52:	4b27      	ldr	r3, [pc, #156]	@ (8001ff0 <MX_GPIO_Init+0x118>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	f003 0302 	and.w	r3, r3, #2
 8001f5a:	607b      	str	r3, [r7, #4]
 8001f5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001f5e:	2200      	movs	r2, #0
 8001f60:	2120      	movs	r1, #32
 8001f62:	4824      	ldr	r0, [pc, #144]	@ (8001ff4 <MX_GPIO_Init+0x11c>)
 8001f64:	f000 ffec 	bl	8002f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2140      	movs	r1, #64	@ 0x40
 8001f6c:	4822      	ldr	r0, [pc, #136]	@ (8001ff8 <MX_GPIO_Init+0x120>)
 8001f6e:	f000 ffe7 	bl	8002f40 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001f72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001f78:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001f7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001f82:	f107 0314 	add.w	r3, r7, #20
 8001f86:	4619      	mov	r1, r3
 8001f88:	481b      	ldr	r0, [pc, #108]	@ (8001ff8 <MX_GPIO_Init+0x120>)
 8001f8a:	f000 fe3d 	bl	8002c08 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001f8e:	2320      	movs	r3, #32
 8001f90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f92:	2301      	movs	r3, #1
 8001f94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001f9e:	f107 0314 	add.w	r3, r7, #20
 8001fa2:	4619      	mov	r1, r3
 8001fa4:	4813      	ldr	r0, [pc, #76]	@ (8001ff4 <MX_GPIO_Init+0x11c>)
 8001fa6:	f000 fe2f 	bl	8002c08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001faa:	2340      	movs	r3, #64	@ 0x40
 8001fac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fba:	f107 0314 	add.w	r3, r7, #20
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	480d      	ldr	r0, [pc, #52]	@ (8001ff8 <MX_GPIO_Init+0x120>)
 8001fc2:	f000 fe21 	bl	8002c08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fc6:	2340      	movs	r3, #64	@ 0x40
 8001fc8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fca:	2312      	movs	r3, #18
 8001fcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fd6:	2304      	movs	r3, #4
 8001fd8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fda:	f107 0314 	add.w	r3, r7, #20
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4806      	ldr	r0, [pc, #24]	@ (8001ffc <MX_GPIO_Init+0x124>)
 8001fe2:	f000 fe11 	bl	8002c08 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001fe6:	bf00      	nop
 8001fe8:	3728      	adds	r7, #40	@ 0x28
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	40023800 	.word	0x40023800
 8001ff4:	40020000 	.word	0x40020000
 8001ff8:	40020800 	.word	0x40020800
 8001ffc:	40020400 	.word	0x40020400

08002000 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002004:	b672      	cpsid	i
}
 8002006:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002008:	bf00      	nop
 800200a:	e7fd      	b.n	8002008 <Error_Handler+0x8>

0800200c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	607b      	str	r3, [r7, #4]
 8002016:	4b10      	ldr	r3, [pc, #64]	@ (8002058 <HAL_MspInit+0x4c>)
 8002018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800201a:	4a0f      	ldr	r2, [pc, #60]	@ (8002058 <HAL_MspInit+0x4c>)
 800201c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002020:	6453      	str	r3, [r2, #68]	@ 0x44
 8002022:	4b0d      	ldr	r3, [pc, #52]	@ (8002058 <HAL_MspInit+0x4c>)
 8002024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002026:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800202a:	607b      	str	r3, [r7, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	603b      	str	r3, [r7, #0]
 8002032:	4b09      	ldr	r3, [pc, #36]	@ (8002058 <HAL_MspInit+0x4c>)
 8002034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002036:	4a08      	ldr	r2, [pc, #32]	@ (8002058 <HAL_MspInit+0x4c>)
 8002038:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800203c:	6413      	str	r3, [r2, #64]	@ 0x40
 800203e:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <HAL_MspInit+0x4c>)
 8002040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002042:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002046:	603b      	str	r3, [r7, #0]
 8002048:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800204a:	2007      	movs	r0, #7
 800204c:	f000 fac4 	bl	80025d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002050:	bf00      	nop
 8002052:	3708      	adds	r7, #8
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40023800 	.word	0x40023800

0800205c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b08a      	sub	sp, #40	@ 0x28
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002064:	f107 0314 	add.w	r3, r7, #20
 8002068:	2200      	movs	r2, #0
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	605a      	str	r2, [r3, #4]
 800206e:	609a      	str	r2, [r3, #8]
 8002070:	60da      	str	r2, [r3, #12]
 8002072:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a22      	ldr	r2, [pc, #136]	@ (8002104 <HAL_I2C_MspInit+0xa8>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d13d      	bne.n	80020fa <HAL_I2C_MspInit+0x9e>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800207e:	2300      	movs	r3, #0
 8002080:	613b      	str	r3, [r7, #16]
 8002082:	4b21      	ldr	r3, [pc, #132]	@ (8002108 <HAL_I2C_MspInit+0xac>)
 8002084:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002086:	4a20      	ldr	r2, [pc, #128]	@ (8002108 <HAL_I2C_MspInit+0xac>)
 8002088:	f043 0302 	orr.w	r3, r3, #2
 800208c:	6313      	str	r3, [r2, #48]	@ 0x30
 800208e:	4b1e      	ldr	r3, [pc, #120]	@ (8002108 <HAL_I2C_MspInit+0xac>)
 8002090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	613b      	str	r3, [r7, #16]
 8002098:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB9     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800209a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800209e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020a0:	2312      	movs	r3, #18
 80020a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a8:	2303      	movs	r3, #3
 80020aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80020ac:	2304      	movs	r3, #4
 80020ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b0:	f107 0314 	add.w	r3, r7, #20
 80020b4:	4619      	mov	r1, r3
 80020b6:	4815      	ldr	r0, [pc, #84]	@ (800210c <HAL_I2C_MspInit+0xb0>)
 80020b8:	f000 fda6 	bl	8002c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80020bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020c2:	2312      	movs	r3, #18
 80020c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ca:	2303      	movs	r3, #3
 80020cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 80020ce:	2309      	movs	r3, #9
 80020d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d2:	f107 0314 	add.w	r3, r7, #20
 80020d6:	4619      	mov	r1, r3
 80020d8:	480c      	ldr	r0, [pc, #48]	@ (800210c <HAL_I2C_MspInit+0xb0>)
 80020da:	f000 fd95 	bl	8002c08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80020de:	2300      	movs	r3, #0
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	4b09      	ldr	r3, [pc, #36]	@ (8002108 <HAL_I2C_MspInit+0xac>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e6:	4a08      	ldr	r2, [pc, #32]	@ (8002108 <HAL_I2C_MspInit+0xac>)
 80020e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80020ee:	4b06      	ldr	r3, [pc, #24]	@ (8002108 <HAL_I2C_MspInit+0xac>)
 80020f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020f6:	60fb      	str	r3, [r7, #12]
 80020f8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80020fa:	bf00      	nop
 80020fc:	3728      	adds	r7, #40	@ 0x28
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40005800 	.word	0x40005800
 8002108:	40023800 	.word	0x40023800
 800210c:	40020400 	.word	0x40020400

08002110 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08a      	sub	sp, #40	@ 0x28
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002118:	f107 0314 	add.w	r3, r7, #20
 800211c:	2200      	movs	r2, #0
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	605a      	str	r2, [r3, #4]
 8002122:	609a      	str	r2, [r3, #8]
 8002124:	60da      	str	r2, [r3, #12]
 8002126:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a28      	ldr	r2, [pc, #160]	@ (80021d0 <HAL_SPI_MspInit+0xc0>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d14a      	bne.n	80021c8 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002132:	2300      	movs	r3, #0
 8002134:	613b      	str	r3, [r7, #16]
 8002136:	4b27      	ldr	r3, [pc, #156]	@ (80021d4 <HAL_SPI_MspInit+0xc4>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213a:	4a26      	ldr	r2, [pc, #152]	@ (80021d4 <HAL_SPI_MspInit+0xc4>)
 800213c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002140:	6413      	str	r3, [r2, #64]	@ 0x40
 8002142:	4b24      	ldr	r3, [pc, #144]	@ (80021d4 <HAL_SPI_MspInit+0xc4>)
 8002144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002146:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800214a:	613b      	str	r3, [r7, #16]
 800214c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800214e:	2300      	movs	r3, #0
 8002150:	60fb      	str	r3, [r7, #12]
 8002152:	4b20      	ldr	r3, [pc, #128]	@ (80021d4 <HAL_SPI_MspInit+0xc4>)
 8002154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002156:	4a1f      	ldr	r2, [pc, #124]	@ (80021d4 <HAL_SPI_MspInit+0xc4>)
 8002158:	f043 0304 	orr.w	r3, r3, #4
 800215c:	6313      	str	r3, [r2, #48]	@ 0x30
 800215e:	4b1d      	ldr	r3, [pc, #116]	@ (80021d4 <HAL_SPI_MspInit+0xc4>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002162:	f003 0304 	and.w	r3, r3, #4
 8002166:	60fb      	str	r3, [r7, #12]
 8002168:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	60bb      	str	r3, [r7, #8]
 800216e:	4b19      	ldr	r3, [pc, #100]	@ (80021d4 <HAL_SPI_MspInit+0xc4>)
 8002170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002172:	4a18      	ldr	r2, [pc, #96]	@ (80021d4 <HAL_SPI_MspInit+0xc4>)
 8002174:	f043 0302 	orr.w	r3, r3, #2
 8002178:	6313      	str	r3, [r2, #48]	@ 0x30
 800217a:	4b16      	ldr	r3, [pc, #88]	@ (80021d4 <HAL_SPI_MspInit+0xc4>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217e:	f003 0302 	and.w	r3, r3, #2
 8002182:	60bb      	str	r3, [r7, #8]
 8002184:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002186:	230c      	movs	r3, #12
 8002188:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218a:	2302      	movs	r3, #2
 800218c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218e:	2300      	movs	r3, #0
 8002190:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002192:	2303      	movs	r3, #3
 8002194:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002196:	2305      	movs	r3, #5
 8002198:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800219a:	f107 0314 	add.w	r3, r7, #20
 800219e:	4619      	mov	r1, r3
 80021a0:	480d      	ldr	r0, [pc, #52]	@ (80021d8 <HAL_SPI_MspInit+0xc8>)
 80021a2:	f000 fd31 	bl	8002c08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80021a6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ac:	2302      	movs	r3, #2
 80021ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b0:	2300      	movs	r3, #0
 80021b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b4:	2303      	movs	r3, #3
 80021b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021b8:	2305      	movs	r3, #5
 80021ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021bc:	f107 0314 	add.w	r3, r7, #20
 80021c0:	4619      	mov	r1, r3
 80021c2:	4806      	ldr	r0, [pc, #24]	@ (80021dc <HAL_SPI_MspInit+0xcc>)
 80021c4:	f000 fd20 	bl	8002c08 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80021c8:	bf00      	nop
 80021ca:	3728      	adds	r7, #40	@ 0x28
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40003800 	.word	0x40003800
 80021d4:	40023800 	.word	0x40023800
 80021d8:	40020800 	.word	0x40020800
 80021dc:	40020400 	.word	0x40020400

080021e0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08a      	sub	sp, #40	@ 0x28
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e8:	f107 0314 	add.w	r3, r7, #20
 80021ec:	2200      	movs	r2, #0
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	60da      	str	r2, [r3, #12]
 80021f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a19      	ldr	r2, [pc, #100]	@ (8002264 <HAL_UART_MspInit+0x84>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d12b      	bne.n	800225a <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002202:	2300      	movs	r3, #0
 8002204:	613b      	str	r3, [r7, #16]
 8002206:	4b18      	ldr	r3, [pc, #96]	@ (8002268 <HAL_UART_MspInit+0x88>)
 8002208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800220a:	4a17      	ldr	r2, [pc, #92]	@ (8002268 <HAL_UART_MspInit+0x88>)
 800220c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002210:	6413      	str	r3, [r2, #64]	@ 0x40
 8002212:	4b15      	ldr	r3, [pc, #84]	@ (8002268 <HAL_UART_MspInit+0x88>)
 8002214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800221a:	613b      	str	r3, [r7, #16]
 800221c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800221e:	2300      	movs	r3, #0
 8002220:	60fb      	str	r3, [r7, #12]
 8002222:	4b11      	ldr	r3, [pc, #68]	@ (8002268 <HAL_UART_MspInit+0x88>)
 8002224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002226:	4a10      	ldr	r2, [pc, #64]	@ (8002268 <HAL_UART_MspInit+0x88>)
 8002228:	f043 0301 	orr.w	r3, r3, #1
 800222c:	6313      	str	r3, [r2, #48]	@ 0x30
 800222e:	4b0e      	ldr	r3, [pc, #56]	@ (8002268 <HAL_UART_MspInit+0x88>)
 8002230:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800223a:	230c      	movs	r3, #12
 800223c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223e:	2302      	movs	r3, #2
 8002240:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002242:	2300      	movs	r3, #0
 8002244:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002246:	2303      	movs	r3, #3
 8002248:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800224a:	2307      	movs	r3, #7
 800224c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224e:	f107 0314 	add.w	r3, r7, #20
 8002252:	4619      	mov	r1, r3
 8002254:	4805      	ldr	r0, [pc, #20]	@ (800226c <HAL_UART_MspInit+0x8c>)
 8002256:	f000 fcd7 	bl	8002c08 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800225a:	bf00      	nop
 800225c:	3728      	adds	r7, #40	@ 0x28
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40004400 	.word	0x40004400
 8002268:	40023800 	.word	0x40023800
 800226c:	40020000 	.word	0x40020000

08002270 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002274:	bf00      	nop
 8002276:	e7fd      	b.n	8002274 <NMI_Handler+0x4>

08002278 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800227c:	bf00      	nop
 800227e:	e7fd      	b.n	800227c <HardFault_Handler+0x4>

08002280 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002284:	bf00      	nop
 8002286:	e7fd      	b.n	8002284 <MemManage_Handler+0x4>

08002288 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800228c:	bf00      	nop
 800228e:	e7fd      	b.n	800228c <BusFault_Handler+0x4>

08002290 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002294:	bf00      	nop
 8002296:	e7fd      	b.n	8002294 <UsageFault_Handler+0x4>

08002298 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800229c:	bf00      	nop
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022a6:	b480      	push	{r7}
 80022a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022aa:	bf00      	nop
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022b8:	bf00      	nop
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr

080022c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022c2:	b580      	push	{r7, lr}
 80022c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022c6:	f000 f891 	bl	80023ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022ca:	bf00      	nop
 80022cc:	bd80      	pop	{r7, pc}
	...

080022d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022d4:	4b06      	ldr	r3, [pc, #24]	@ (80022f0 <SystemInit+0x20>)
 80022d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022da:	4a05      	ldr	r2, [pc, #20]	@ (80022f0 <SystemInit+0x20>)
 80022dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022e4:	bf00      	nop
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	e000ed00 	.word	0xe000ed00

080022f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80022f4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800232c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80022f8:	f7ff ffea 	bl	80022d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022fc:	480c      	ldr	r0, [pc, #48]	@ (8002330 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80022fe:	490d      	ldr	r1, [pc, #52]	@ (8002334 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002300:	4a0d      	ldr	r2, [pc, #52]	@ (8002338 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002302:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002304:	e002      	b.n	800230c <LoopCopyDataInit>

08002306 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002306:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002308:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800230a:	3304      	adds	r3, #4

0800230c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800230c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800230e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002310:	d3f9      	bcc.n	8002306 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002312:	4a0a      	ldr	r2, [pc, #40]	@ (800233c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002314:	4c0a      	ldr	r4, [pc, #40]	@ (8002340 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002316:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002318:	e001      	b.n	800231e <LoopFillZerobss>

0800231a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800231a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800231c:	3204      	adds	r2, #4

0800231e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800231e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002320:	d3fb      	bcc.n	800231a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002322:	f003 f9db 	bl	80056dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002326:	f7ff fc81 	bl	8001c2c <main>
  bx  lr    
 800232a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800232c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002334:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8002338:	080057e4 	.word	0x080057e4
  ldr r2, =_sbss
 800233c:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8002340:	200001d4 	.word	0x200001d4

08002344 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002344:	e7fe      	b.n	8002344 <ADC_IRQHandler>
	...

08002348 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800234c:	4b0e      	ldr	r3, [pc, #56]	@ (8002388 <HAL_Init+0x40>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a0d      	ldr	r2, [pc, #52]	@ (8002388 <HAL_Init+0x40>)
 8002352:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002356:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002358:	4b0b      	ldr	r3, [pc, #44]	@ (8002388 <HAL_Init+0x40>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a0a      	ldr	r2, [pc, #40]	@ (8002388 <HAL_Init+0x40>)
 800235e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002362:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002364:	4b08      	ldr	r3, [pc, #32]	@ (8002388 <HAL_Init+0x40>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a07      	ldr	r2, [pc, #28]	@ (8002388 <HAL_Init+0x40>)
 800236a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800236e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002370:	2003      	movs	r0, #3
 8002372:	f000 f931 	bl	80025d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002376:	2000      	movs	r0, #0
 8002378:	f000 f808 	bl	800238c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800237c:	f7ff fe46 	bl	800200c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40023c00 	.word	0x40023c00

0800238c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002394:	4b12      	ldr	r3, [pc, #72]	@ (80023e0 <HAL_InitTick+0x54>)
 8002396:	681a      	ldr	r2, [r3, #0]
 8002398:	4b12      	ldr	r3, [pc, #72]	@ (80023e4 <HAL_InitTick+0x58>)
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	4619      	mov	r1, r3
 800239e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80023a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80023aa:	4618      	mov	r0, r3
 80023ac:	f000 f93b 	bl	8002626 <HAL_SYSTICK_Config>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e00e      	b.n	80023d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2b0f      	cmp	r3, #15
 80023be:	d80a      	bhi.n	80023d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023c0:	2200      	movs	r2, #0
 80023c2:	6879      	ldr	r1, [r7, #4]
 80023c4:	f04f 30ff 	mov.w	r0, #4294967295
 80023c8:	f000 f911 	bl	80025ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023cc:	4a06      	ldr	r2, [pc, #24]	@ (80023e8 <HAL_InitTick+0x5c>)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023d2:	2300      	movs	r3, #0
 80023d4:	e000      	b.n	80023d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3708      	adds	r7, #8
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	20000004 	.word	0x20000004
 80023e4:	2000000c 	.word	0x2000000c
 80023e8:	20000008 	.word	0x20000008

080023ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023f0:	4b06      	ldr	r3, [pc, #24]	@ (800240c <HAL_IncTick+0x20>)
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	461a      	mov	r2, r3
 80023f6:	4b06      	ldr	r3, [pc, #24]	@ (8002410 <HAL_IncTick+0x24>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4413      	add	r3, r2
 80023fc:	4a04      	ldr	r2, [pc, #16]	@ (8002410 <HAL_IncTick+0x24>)
 80023fe:	6013      	str	r3, [r2, #0]
}
 8002400:	bf00      	nop
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	2000000c 	.word	0x2000000c
 8002410:	200001d0 	.word	0x200001d0

08002414 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return uwTick;
 8002418:	4b03      	ldr	r3, [pc, #12]	@ (8002428 <HAL_GetTick+0x14>)
 800241a:	681b      	ldr	r3, [r3, #0]
}
 800241c:	4618      	mov	r0, r3
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	200001d0 	.word	0x200001d0

0800242c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002434:	f7ff ffee 	bl	8002414 <HAL_GetTick>
 8002438:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002444:	d005      	beq.n	8002452 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002446:	4b0a      	ldr	r3, [pc, #40]	@ (8002470 <HAL_Delay+0x44>)
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	461a      	mov	r2, r3
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	4413      	add	r3, r2
 8002450:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002452:	bf00      	nop
 8002454:	f7ff ffde 	bl	8002414 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	68bb      	ldr	r3, [r7, #8]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	68fa      	ldr	r2, [r7, #12]
 8002460:	429a      	cmp	r2, r3
 8002462:	d8f7      	bhi.n	8002454 <HAL_Delay+0x28>
  {
  }
}
 8002464:	bf00      	nop
 8002466:	bf00      	nop
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	2000000c 	.word	0x2000000c

08002474 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f003 0307 	and.w	r3, r3, #7
 8002482:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002484:	4b0c      	ldr	r3, [pc, #48]	@ (80024b8 <__NVIC_SetPriorityGrouping+0x44>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800248a:	68ba      	ldr	r2, [r7, #8]
 800248c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002490:	4013      	ands	r3, r2
 8002492:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800249c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024a6:	4a04      	ldr	r2, [pc, #16]	@ (80024b8 <__NVIC_SetPriorityGrouping+0x44>)
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	60d3      	str	r3, [r2, #12]
}
 80024ac:	bf00      	nop
 80024ae:	3714      	adds	r7, #20
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	e000ed00 	.word	0xe000ed00

080024bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024c0:	4b04      	ldr	r3, [pc, #16]	@ (80024d4 <__NVIC_GetPriorityGrouping+0x18>)
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	0a1b      	lsrs	r3, r3, #8
 80024c6:	f003 0307 	and.w	r3, r3, #7
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	6039      	str	r1, [r7, #0]
 80024e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	db0a      	blt.n	8002502 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	b2da      	uxtb	r2, r3
 80024f0:	490c      	ldr	r1, [pc, #48]	@ (8002524 <__NVIC_SetPriority+0x4c>)
 80024f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f6:	0112      	lsls	r2, r2, #4
 80024f8:	b2d2      	uxtb	r2, r2
 80024fa:	440b      	add	r3, r1
 80024fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002500:	e00a      	b.n	8002518 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	b2da      	uxtb	r2, r3
 8002506:	4908      	ldr	r1, [pc, #32]	@ (8002528 <__NVIC_SetPriority+0x50>)
 8002508:	79fb      	ldrb	r3, [r7, #7]
 800250a:	f003 030f 	and.w	r3, r3, #15
 800250e:	3b04      	subs	r3, #4
 8002510:	0112      	lsls	r2, r2, #4
 8002512:	b2d2      	uxtb	r2, r2
 8002514:	440b      	add	r3, r1
 8002516:	761a      	strb	r2, [r3, #24]
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	e000e100 	.word	0xe000e100
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800252c:	b480      	push	{r7}
 800252e:	b089      	sub	sp, #36	@ 0x24
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f003 0307 	and.w	r3, r3, #7
 800253e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	f1c3 0307 	rsb	r3, r3, #7
 8002546:	2b04      	cmp	r3, #4
 8002548:	bf28      	it	cs
 800254a:	2304      	movcs	r3, #4
 800254c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	3304      	adds	r3, #4
 8002552:	2b06      	cmp	r3, #6
 8002554:	d902      	bls.n	800255c <NVIC_EncodePriority+0x30>
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	3b03      	subs	r3, #3
 800255a:	e000      	b.n	800255e <NVIC_EncodePriority+0x32>
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002560:	f04f 32ff 	mov.w	r2, #4294967295
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	43da      	mvns	r2, r3
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	401a      	ands	r2, r3
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002574:	f04f 31ff 	mov.w	r1, #4294967295
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	fa01 f303 	lsl.w	r3, r1, r3
 800257e:	43d9      	mvns	r1, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002584:	4313      	orrs	r3, r2
         );
}
 8002586:	4618      	mov	r0, r3
 8002588:	3724      	adds	r7, #36	@ 0x24
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr
	...

08002594 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	3b01      	subs	r3, #1
 80025a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025a4:	d301      	bcc.n	80025aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025a6:	2301      	movs	r3, #1
 80025a8:	e00f      	b.n	80025ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025aa:	4a0a      	ldr	r2, [pc, #40]	@ (80025d4 <SysTick_Config+0x40>)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3b01      	subs	r3, #1
 80025b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025b2:	210f      	movs	r1, #15
 80025b4:	f04f 30ff 	mov.w	r0, #4294967295
 80025b8:	f7ff ff8e 	bl	80024d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025bc:	4b05      	ldr	r3, [pc, #20]	@ (80025d4 <SysTick_Config+0x40>)
 80025be:	2200      	movs	r2, #0
 80025c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025c2:	4b04      	ldr	r3, [pc, #16]	@ (80025d4 <SysTick_Config+0x40>)
 80025c4:	2207      	movs	r2, #7
 80025c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	e000e010 	.word	0xe000e010

080025d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7ff ff47 	bl	8002474 <__NVIC_SetPriorityGrouping>
}
 80025e6:	bf00      	nop
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b086      	sub	sp, #24
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	4603      	mov	r3, r0
 80025f6:	60b9      	str	r1, [r7, #8]
 80025f8:	607a      	str	r2, [r7, #4]
 80025fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002600:	f7ff ff5c 	bl	80024bc <__NVIC_GetPriorityGrouping>
 8002604:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	68b9      	ldr	r1, [r7, #8]
 800260a:	6978      	ldr	r0, [r7, #20]
 800260c:	f7ff ff8e 	bl	800252c <NVIC_EncodePriority>
 8002610:	4602      	mov	r2, r0
 8002612:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002616:	4611      	mov	r1, r2
 8002618:	4618      	mov	r0, r3
 800261a:	f7ff ff5d 	bl	80024d8 <__NVIC_SetPriority>
}
 800261e:	bf00      	nop
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002626:	b580      	push	{r7, lr}
 8002628:	b082      	sub	sp, #8
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f7ff ffb0 	bl	8002594 <SysTick_Config>
 8002634:	4603      	mov	r3, r0
}
 8002636:	4618      	mov	r0, r3
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}
	...

08002640 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800264e:	4b23      	ldr	r3, [pc, #140]	@ (80026dc <HAL_FLASH_Program+0x9c>)
 8002650:	7e1b      	ldrb	r3, [r3, #24]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d101      	bne.n	800265a <HAL_FLASH_Program+0x1a>
 8002656:	2302      	movs	r3, #2
 8002658:	e03b      	b.n	80026d2 <HAL_FLASH_Program+0x92>
 800265a:	4b20      	ldr	r3, [pc, #128]	@ (80026dc <HAL_FLASH_Program+0x9c>)
 800265c:	2201      	movs	r2, #1
 800265e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002660:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002664:	f000 f870 	bl	8002748 <FLASH_WaitForLastOperation>
 8002668:	4603      	mov	r3, r0
 800266a:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800266c:	7dfb      	ldrb	r3, [r7, #23]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d12b      	bne.n	80026ca <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d105      	bne.n	8002684 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002678:	783b      	ldrb	r3, [r7, #0]
 800267a:	4619      	mov	r1, r3
 800267c:	68b8      	ldr	r0, [r7, #8]
 800267e:	f000 f91b 	bl	80028b8 <FLASH_Program_Byte>
 8002682:	e016      	b.n	80026b2 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2b01      	cmp	r3, #1
 8002688:	d105      	bne.n	8002696 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800268a:	883b      	ldrh	r3, [r7, #0]
 800268c:	4619      	mov	r1, r3
 800268e:	68b8      	ldr	r0, [r7, #8]
 8002690:	f000 f8ee 	bl	8002870 <FLASH_Program_HalfWord>
 8002694:	e00d      	b.n	80026b2 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2b02      	cmp	r3, #2
 800269a:	d105      	bne.n	80026a8 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	4619      	mov	r1, r3
 80026a0:	68b8      	ldr	r0, [r7, #8]
 80026a2:	f000 f8c3 	bl	800282c <FLASH_Program_Word>
 80026a6:	e004      	b.n	80026b2 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80026a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026ac:	68b8      	ldr	r0, [r7, #8]
 80026ae:	f000 f88b 	bl	80027c8 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80026b2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80026b6:	f000 f847 	bl	8002748 <FLASH_WaitForLastOperation>
 80026ba:	4603      	mov	r3, r0
 80026bc:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80026be:	4b08      	ldr	r3, [pc, #32]	@ (80026e0 <HAL_FLASH_Program+0xa0>)
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	4a07      	ldr	r2, [pc, #28]	@ (80026e0 <HAL_FLASH_Program+0xa0>)
 80026c4:	f023 0301 	bic.w	r3, r3, #1
 80026c8:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80026ca:	4b04      	ldr	r3, [pc, #16]	@ (80026dc <HAL_FLASH_Program+0x9c>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	761a      	strb	r2, [r3, #24]

  return status;
 80026d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3718      	adds	r7, #24
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000010 	.word	0x20000010
 80026e0:	40023c00 	.word	0x40023c00

080026e4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80026ea:	2300      	movs	r3, #0
 80026ec:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80026ee:	4b0b      	ldr	r3, [pc, #44]	@ (800271c <HAL_FLASH_Unlock+0x38>)
 80026f0:	691b      	ldr	r3, [r3, #16]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	da0b      	bge.n	800270e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80026f6:	4b09      	ldr	r3, [pc, #36]	@ (800271c <HAL_FLASH_Unlock+0x38>)
 80026f8:	4a09      	ldr	r2, [pc, #36]	@ (8002720 <HAL_FLASH_Unlock+0x3c>)
 80026fa:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80026fc:	4b07      	ldr	r3, [pc, #28]	@ (800271c <HAL_FLASH_Unlock+0x38>)
 80026fe:	4a09      	ldr	r2, [pc, #36]	@ (8002724 <HAL_FLASH_Unlock+0x40>)
 8002700:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002702:	4b06      	ldr	r3, [pc, #24]	@ (800271c <HAL_FLASH_Unlock+0x38>)
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	2b00      	cmp	r3, #0
 8002708:	da01      	bge.n	800270e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800270e:	79fb      	ldrb	r3, [r7, #7]
}
 8002710:	4618      	mov	r0, r3
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	40023c00 	.word	0x40023c00
 8002720:	45670123 	.word	0x45670123
 8002724:	cdef89ab 	.word	0xcdef89ab

08002728 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800272c:	4b05      	ldr	r3, [pc, #20]	@ (8002744 <HAL_FLASH_Lock+0x1c>)
 800272e:	691b      	ldr	r3, [r3, #16]
 8002730:	4a04      	ldr	r2, [pc, #16]	@ (8002744 <HAL_FLASH_Lock+0x1c>)
 8002732:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002736:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	40023c00 	.word	0x40023c00

08002748 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002750:	2300      	movs	r3, #0
 8002752:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002754:	4b1a      	ldr	r3, [pc, #104]	@ (80027c0 <FLASH_WaitForLastOperation+0x78>)
 8002756:	2200      	movs	r2, #0
 8002758:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800275a:	f7ff fe5b 	bl	8002414 <HAL_GetTick>
 800275e:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002760:	e010      	b.n	8002784 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002768:	d00c      	beq.n	8002784 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d007      	beq.n	8002780 <FLASH_WaitForLastOperation+0x38>
 8002770:	f7ff fe50 	bl	8002414 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	429a      	cmp	r2, r3
 800277e:	d201      	bcs.n	8002784 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e019      	b.n	80027b8 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8002784:	4b0f      	ldr	r3, [pc, #60]	@ (80027c4 <FLASH_WaitForLastOperation+0x7c>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800278c:	2b00      	cmp	r3, #0
 800278e:	d1e8      	bne.n	8002762 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002790:	4b0c      	ldr	r3, [pc, #48]	@ (80027c4 <FLASH_WaitForLastOperation+0x7c>)
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	2b00      	cmp	r3, #0
 800279a:	d002      	beq.n	80027a2 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800279c:	4b09      	ldr	r3, [pc, #36]	@ (80027c4 <FLASH_WaitForLastOperation+0x7c>)
 800279e:	2201      	movs	r2, #1
 80027a0:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 80027a2:	4b08      	ldr	r3, [pc, #32]	@ (80027c4 <FLASH_WaitForLastOperation+0x7c>)
 80027a4:	68db      	ldr	r3, [r3, #12]
 80027a6:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d003      	beq.n	80027b6 <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80027ae:	f000 f8a5 	bl	80028fc <FLASH_SetErrorCode>
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e000      	b.n	80027b8 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 80027b6:	2300      	movs	r3, #0

}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3710      	adds	r7, #16
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	20000010 	.word	0x20000010
 80027c4:	40023c00 	.word	0x40023c00

080027c8 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80027d4:	4b14      	ldr	r3, [pc, #80]	@ (8002828 <FLASH_Program_DoubleWord+0x60>)
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	4a13      	ldr	r2, [pc, #76]	@ (8002828 <FLASH_Program_DoubleWord+0x60>)
 80027da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027de:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80027e0:	4b11      	ldr	r3, [pc, #68]	@ (8002828 <FLASH_Program_DoubleWord+0x60>)
 80027e2:	691b      	ldr	r3, [r3, #16]
 80027e4:	4a10      	ldr	r2, [pc, #64]	@ (8002828 <FLASH_Program_DoubleWord+0x60>)
 80027e6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80027ea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80027ec:	4b0e      	ldr	r3, [pc, #56]	@ (8002828 <FLASH_Program_DoubleWord+0x60>)
 80027ee:	691b      	ldr	r3, [r3, #16]
 80027f0:	4a0d      	ldr	r2, [pc, #52]	@ (8002828 <FLASH_Program_DoubleWord+0x60>)
 80027f2:	f043 0301 	orr.w	r3, r3, #1
 80027f6:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	683a      	ldr	r2, [r7, #0]
 80027fc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80027fe:	f3bf 8f6f 	isb	sy
}
 8002802:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8002804:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002808:	f04f 0200 	mov.w	r2, #0
 800280c:	f04f 0300 	mov.w	r3, #0
 8002810:	000a      	movs	r2, r1
 8002812:	2300      	movs	r3, #0
 8002814:	68f9      	ldr	r1, [r7, #12]
 8002816:	3104      	adds	r1, #4
 8002818:	4613      	mov	r3, r2
 800281a:	600b      	str	r3, [r1, #0]
}
 800281c:	bf00      	nop
 800281e:	3714      	adds	r7, #20
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr
 8002828:	40023c00 	.word	0x40023c00

0800282c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002836:	4b0d      	ldr	r3, [pc, #52]	@ (800286c <FLASH_Program_Word+0x40>)
 8002838:	691b      	ldr	r3, [r3, #16]
 800283a:	4a0c      	ldr	r2, [pc, #48]	@ (800286c <FLASH_Program_Word+0x40>)
 800283c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002840:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002842:	4b0a      	ldr	r3, [pc, #40]	@ (800286c <FLASH_Program_Word+0x40>)
 8002844:	691b      	ldr	r3, [r3, #16]
 8002846:	4a09      	ldr	r2, [pc, #36]	@ (800286c <FLASH_Program_Word+0x40>)
 8002848:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800284c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800284e:	4b07      	ldr	r3, [pc, #28]	@ (800286c <FLASH_Program_Word+0x40>)
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	4a06      	ldr	r2, [pc, #24]	@ (800286c <FLASH_Program_Word+0x40>)
 8002854:	f043 0301 	orr.w	r3, r3, #1
 8002858:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	683a      	ldr	r2, [r7, #0]
 800285e:	601a      	str	r2, [r3, #0]
}
 8002860:	bf00      	nop
 8002862:	370c      	adds	r7, #12
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr
 800286c:	40023c00 	.word	0x40023c00

08002870 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002870:	b480      	push	{r7}
 8002872:	b083      	sub	sp, #12
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	460b      	mov	r3, r1
 800287a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800287c:	4b0d      	ldr	r3, [pc, #52]	@ (80028b4 <FLASH_Program_HalfWord+0x44>)
 800287e:	691b      	ldr	r3, [r3, #16]
 8002880:	4a0c      	ldr	r2, [pc, #48]	@ (80028b4 <FLASH_Program_HalfWord+0x44>)
 8002882:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002886:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002888:	4b0a      	ldr	r3, [pc, #40]	@ (80028b4 <FLASH_Program_HalfWord+0x44>)
 800288a:	691b      	ldr	r3, [r3, #16]
 800288c:	4a09      	ldr	r2, [pc, #36]	@ (80028b4 <FLASH_Program_HalfWord+0x44>)
 800288e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002892:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002894:	4b07      	ldr	r3, [pc, #28]	@ (80028b4 <FLASH_Program_HalfWord+0x44>)
 8002896:	691b      	ldr	r3, [r3, #16]
 8002898:	4a06      	ldr	r2, [pc, #24]	@ (80028b4 <FLASH_Program_HalfWord+0x44>)
 800289a:	f043 0301 	orr.w	r3, r3, #1
 800289e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	887a      	ldrh	r2, [r7, #2]
 80028a4:	801a      	strh	r2, [r3, #0]
}
 80028a6:	bf00      	nop
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	40023c00 	.word	0x40023c00

080028b8 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	460b      	mov	r3, r1
 80028c2:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80028c4:	4b0c      	ldr	r3, [pc, #48]	@ (80028f8 <FLASH_Program_Byte+0x40>)
 80028c6:	691b      	ldr	r3, [r3, #16]
 80028c8:	4a0b      	ldr	r2, [pc, #44]	@ (80028f8 <FLASH_Program_Byte+0x40>)
 80028ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80028ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80028d0:	4b09      	ldr	r3, [pc, #36]	@ (80028f8 <FLASH_Program_Byte+0x40>)
 80028d2:	4a09      	ldr	r2, [pc, #36]	@ (80028f8 <FLASH_Program_Byte+0x40>)
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80028d8:	4b07      	ldr	r3, [pc, #28]	@ (80028f8 <FLASH_Program_Byte+0x40>)
 80028da:	691b      	ldr	r3, [r3, #16]
 80028dc:	4a06      	ldr	r2, [pc, #24]	@ (80028f8 <FLASH_Program_Byte+0x40>)
 80028de:	f043 0301 	orr.w	r3, r3, #1
 80028e2:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	78fa      	ldrb	r2, [r7, #3]
 80028e8:	701a      	strb	r2, [r3, #0]
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	40023c00 	.word	0x40023c00

080028fc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002900:	4b2f      	ldr	r3, [pc, #188]	@ (80029c0 <FLASH_SetErrorCode+0xc4>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	f003 0310 	and.w	r3, r3, #16
 8002908:	2b00      	cmp	r3, #0
 800290a:	d008      	beq.n	800291e <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800290c:	4b2d      	ldr	r3, [pc, #180]	@ (80029c4 <FLASH_SetErrorCode+0xc8>)
 800290e:	69db      	ldr	r3, [r3, #28]
 8002910:	f043 0310 	orr.w	r3, r3, #16
 8002914:	4a2b      	ldr	r2, [pc, #172]	@ (80029c4 <FLASH_SetErrorCode+0xc8>)
 8002916:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002918:	4b29      	ldr	r3, [pc, #164]	@ (80029c0 <FLASH_SetErrorCode+0xc4>)
 800291a:	2210      	movs	r2, #16
 800291c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800291e:	4b28      	ldr	r3, [pc, #160]	@ (80029c0 <FLASH_SetErrorCode+0xc4>)
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	f003 0320 	and.w	r3, r3, #32
 8002926:	2b00      	cmp	r3, #0
 8002928:	d008      	beq.n	800293c <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800292a:	4b26      	ldr	r3, [pc, #152]	@ (80029c4 <FLASH_SetErrorCode+0xc8>)
 800292c:	69db      	ldr	r3, [r3, #28]
 800292e:	f043 0308 	orr.w	r3, r3, #8
 8002932:	4a24      	ldr	r2, [pc, #144]	@ (80029c4 <FLASH_SetErrorCode+0xc8>)
 8002934:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002936:	4b22      	ldr	r3, [pc, #136]	@ (80029c0 <FLASH_SetErrorCode+0xc4>)
 8002938:	2220      	movs	r2, #32
 800293a:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800293c:	4b20      	ldr	r3, [pc, #128]	@ (80029c0 <FLASH_SetErrorCode+0xc4>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002944:	2b00      	cmp	r3, #0
 8002946:	d008      	beq.n	800295a <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002948:	4b1e      	ldr	r3, [pc, #120]	@ (80029c4 <FLASH_SetErrorCode+0xc8>)
 800294a:	69db      	ldr	r3, [r3, #28]
 800294c:	f043 0304 	orr.w	r3, r3, #4
 8002950:	4a1c      	ldr	r2, [pc, #112]	@ (80029c4 <FLASH_SetErrorCode+0xc8>)
 8002952:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002954:	4b1a      	ldr	r3, [pc, #104]	@ (80029c0 <FLASH_SetErrorCode+0xc4>)
 8002956:	2240      	movs	r2, #64	@ 0x40
 8002958:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800295a:	4b19      	ldr	r3, [pc, #100]	@ (80029c0 <FLASH_SetErrorCode+0xc4>)
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002962:	2b00      	cmp	r3, #0
 8002964:	d008      	beq.n	8002978 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002966:	4b17      	ldr	r3, [pc, #92]	@ (80029c4 <FLASH_SetErrorCode+0xc8>)
 8002968:	69db      	ldr	r3, [r3, #28]
 800296a:	f043 0302 	orr.w	r3, r3, #2
 800296e:	4a15      	ldr	r2, [pc, #84]	@ (80029c4 <FLASH_SetErrorCode+0xc8>)
 8002970:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002972:	4b13      	ldr	r3, [pc, #76]	@ (80029c0 <FLASH_SetErrorCode+0xc4>)
 8002974:	2280      	movs	r2, #128	@ 0x80
 8002976:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8002978:	4b11      	ldr	r3, [pc, #68]	@ (80029c0 <FLASH_SetErrorCode+0xc4>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002980:	2b00      	cmp	r3, #0
 8002982:	d009      	beq.n	8002998 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002984:	4b0f      	ldr	r3, [pc, #60]	@ (80029c4 <FLASH_SetErrorCode+0xc8>)
 8002986:	69db      	ldr	r3, [r3, #28]
 8002988:	f043 0301 	orr.w	r3, r3, #1
 800298c:	4a0d      	ldr	r2, [pc, #52]	@ (80029c4 <FLASH_SetErrorCode+0xc8>)
 800298e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002990:	4b0b      	ldr	r3, [pc, #44]	@ (80029c0 <FLASH_SetErrorCode+0xc4>)
 8002992:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002996:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002998:	4b09      	ldr	r3, [pc, #36]	@ (80029c0 <FLASH_SetErrorCode+0xc4>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	f003 0302 	and.w	r3, r3, #2
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d008      	beq.n	80029b6 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80029a4:	4b07      	ldr	r3, [pc, #28]	@ (80029c4 <FLASH_SetErrorCode+0xc8>)
 80029a6:	69db      	ldr	r3, [r3, #28]
 80029a8:	f043 0320 	orr.w	r3, r3, #32
 80029ac:	4a05      	ldr	r2, [pc, #20]	@ (80029c4 <FLASH_SetErrorCode+0xc8>)
 80029ae:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80029b0:	4b03      	ldr	r3, [pc, #12]	@ (80029c0 <FLASH_SetErrorCode+0xc4>)
 80029b2:	2202      	movs	r2, #2
 80029b4:	60da      	str	r2, [r3, #12]
  }
}
 80029b6:	bf00      	nop
 80029b8:	46bd      	mov	sp, r7
 80029ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029be:	4770      	bx	lr
 80029c0:	40023c00 	.word	0x40023c00
 80029c4:	20000010 	.word	0x20000010

080029c8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 80029d2:	2300      	movs	r3, #0
 80029d4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80029d6:	4b31      	ldr	r3, [pc, #196]	@ (8002a9c <HAL_FLASHEx_Erase+0xd4>)
 80029d8:	7e1b      	ldrb	r3, [r3, #24]
 80029da:	2b01      	cmp	r3, #1
 80029dc:	d101      	bne.n	80029e2 <HAL_FLASHEx_Erase+0x1a>
 80029de:	2302      	movs	r3, #2
 80029e0:	e058      	b.n	8002a94 <HAL_FLASHEx_Erase+0xcc>
 80029e2:	4b2e      	ldr	r3, [pc, #184]	@ (8002a9c <HAL_FLASHEx_Erase+0xd4>)
 80029e4:	2201      	movs	r2, #1
 80029e6:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80029e8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80029ec:	f7ff feac 	bl	8002748 <FLASH_WaitForLastOperation>
 80029f0:	4603      	mov	r3, r0
 80029f2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80029f4:	7bfb      	ldrb	r3, [r7, #15]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d148      	bne.n	8002a8c <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002a00:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d115      	bne.n	8002a36 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	b2da      	uxtb	r2, r3
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	4619      	mov	r1, r3
 8002a16:	4610      	mov	r0, r2
 8002a18:	f000 f844 	bl	8002aa4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002a1c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002a20:	f7ff fe92 	bl	8002748 <FLASH_WaitForLastOperation>
 8002a24:	4603      	mov	r3, r0
 8002a26:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8002a28:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa0 <HAL_FLASHEx_Erase+0xd8>)
 8002a2a:	691b      	ldr	r3, [r3, #16]
 8002a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8002aa0 <HAL_FLASHEx_Erase+0xd8>)
 8002a2e:	f023 0304 	bic.w	r3, r3, #4
 8002a32:	6113      	str	r3, [r2, #16]
 8002a34:	e028      	b.n	8002a88 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	60bb      	str	r3, [r7, #8]
 8002a3c:	e01c      	b.n	8002a78 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	691b      	ldr	r3, [r3, #16]
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	4619      	mov	r1, r3
 8002a46:	68b8      	ldr	r0, [r7, #8]
 8002a48:	f000 f850 	bl	8002aec <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002a4c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002a50:	f7ff fe7a 	bl	8002748 <FLASH_WaitForLastOperation>
 8002a54:	4603      	mov	r3, r0
 8002a56:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8002a58:	4b11      	ldr	r3, [pc, #68]	@ (8002aa0 <HAL_FLASHEx_Erase+0xd8>)
 8002a5a:	691b      	ldr	r3, [r3, #16]
 8002a5c:	4a10      	ldr	r2, [pc, #64]	@ (8002aa0 <HAL_FLASHEx_Erase+0xd8>)
 8002a5e:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8002a62:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8002a64:	7bfb      	ldrb	r3, [r7, #15]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d003      	beq.n	8002a72 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	68ba      	ldr	r2, [r7, #8]
 8002a6e:	601a      	str	r2, [r3, #0]
          break;
 8002a70:	e00a      	b.n	8002a88 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	3301      	adds	r3, #1
 8002a76:	60bb      	str	r3, [r7, #8]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68da      	ldr	r2, [r3, #12]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	4413      	add	r3, r2
 8002a82:	68ba      	ldr	r2, [r7, #8]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d3da      	bcc.n	8002a3e <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002a88:	f000 f878 	bl	8002b7c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002a8c:	4b03      	ldr	r3, [pc, #12]	@ (8002a9c <HAL_FLASHEx_Erase+0xd4>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	761a      	strb	r2, [r3, #24]

  return status;
 8002a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}
 8002a9c:	20000010 	.word	0x20000010
 8002aa0:	40023c00 	.word	0x40023c00

08002aa4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	4603      	mov	r3, r0
 8002aac:	6039      	str	r1, [r7, #0]
 8002aae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002ab0:	4b0d      	ldr	r3, [pc, #52]	@ (8002ae8 <FLASH_MassErase+0x44>)
 8002ab2:	691b      	ldr	r3, [r3, #16]
 8002ab4:	4a0c      	ldr	r2, [pc, #48]	@ (8002ae8 <FLASH_MassErase+0x44>)
 8002ab6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002aba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8002abc:	4b0a      	ldr	r3, [pc, #40]	@ (8002ae8 <FLASH_MassErase+0x44>)
 8002abe:	691b      	ldr	r3, [r3, #16]
 8002ac0:	4a09      	ldr	r2, [pc, #36]	@ (8002ae8 <FLASH_MassErase+0x44>)
 8002ac2:	f043 0304 	orr.w	r3, r3, #4
 8002ac6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8002ac8:	4b07      	ldr	r3, [pc, #28]	@ (8002ae8 <FLASH_MassErase+0x44>)
 8002aca:	691a      	ldr	r2, [r3, #16]
 8002acc:	79fb      	ldrb	r3, [r7, #7]
 8002ace:	021b      	lsls	r3, r3, #8
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	4a05      	ldr	r2, [pc, #20]	@ (8002ae8 <FLASH_MassErase+0x44>)
 8002ad4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ad8:	6113      	str	r3, [r2, #16]
}
 8002ada:	bf00      	nop
 8002adc:	370c      	adds	r7, #12
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop
 8002ae8:	40023c00 	.word	0x40023c00

08002aec <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b085      	sub	sp, #20
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	460b      	mov	r3, r1
 8002af6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8002af8:	2300      	movs	r3, #0
 8002afa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8002afc:	78fb      	ldrb	r3, [r7, #3]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d102      	bne.n	8002b08 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8002b02:	2300      	movs	r3, #0
 8002b04:	60fb      	str	r3, [r7, #12]
 8002b06:	e010      	b.n	8002b2a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8002b08:	78fb      	ldrb	r3, [r7, #3]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d103      	bne.n	8002b16 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002b0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002b12:	60fb      	str	r3, [r7, #12]
 8002b14:	e009      	b.n	8002b2a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8002b16:	78fb      	ldrb	r3, [r7, #3]
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	d103      	bne.n	8002b24 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002b1c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b20:	60fb      	str	r3, [r7, #12]
 8002b22:	e002      	b.n	8002b2a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8002b24:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002b28:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002b2a:	4b13      	ldr	r3, [pc, #76]	@ (8002b78 <FLASH_Erase_Sector+0x8c>)
 8002b2c:	691b      	ldr	r3, [r3, #16]
 8002b2e:	4a12      	ldr	r2, [pc, #72]	@ (8002b78 <FLASH_Erase_Sector+0x8c>)
 8002b30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b34:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8002b36:	4b10      	ldr	r3, [pc, #64]	@ (8002b78 <FLASH_Erase_Sector+0x8c>)
 8002b38:	691a      	ldr	r2, [r3, #16]
 8002b3a:	490f      	ldr	r1, [pc, #60]	@ (8002b78 <FLASH_Erase_Sector+0x8c>)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8002b42:	4b0d      	ldr	r3, [pc, #52]	@ (8002b78 <FLASH_Erase_Sector+0x8c>)
 8002b44:	691b      	ldr	r3, [r3, #16]
 8002b46:	4a0c      	ldr	r2, [pc, #48]	@ (8002b78 <FLASH_Erase_Sector+0x8c>)
 8002b48:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002b4c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8002b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8002b78 <FLASH_Erase_Sector+0x8c>)
 8002b50:	691a      	ldr	r2, [r3, #16]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	00db      	lsls	r3, r3, #3
 8002b56:	4313      	orrs	r3, r2
 8002b58:	4a07      	ldr	r2, [pc, #28]	@ (8002b78 <FLASH_Erase_Sector+0x8c>)
 8002b5a:	f043 0302 	orr.w	r3, r3, #2
 8002b5e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8002b60:	4b05      	ldr	r3, [pc, #20]	@ (8002b78 <FLASH_Erase_Sector+0x8c>)
 8002b62:	691b      	ldr	r3, [r3, #16]
 8002b64:	4a04      	ldr	r2, [pc, #16]	@ (8002b78 <FLASH_Erase_Sector+0x8c>)
 8002b66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b6a:	6113      	str	r3, [r2, #16]
}
 8002b6c:	bf00      	nop
 8002b6e:	3714      	adds	r7, #20
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	40023c00 	.word	0x40023c00

08002b7c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8002b80:	4b20      	ldr	r3, [pc, #128]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d017      	beq.n	8002bbc <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002b8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a1c      	ldr	r2, [pc, #112]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002b92:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002b96:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002b98:	4b1a      	ldr	r3, [pc, #104]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a19      	ldr	r2, [pc, #100]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002b9e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002ba2:	6013      	str	r3, [r2, #0]
 8002ba4:	4b17      	ldr	r3, [pc, #92]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a16      	ldr	r2, [pc, #88]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002baa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002bae:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bb0:	4b14      	ldr	r3, [pc, #80]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a13      	ldr	r2, [pc, #76]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002bb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bba:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8002bbc:	4b11      	ldr	r3, [pc, #68]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d017      	beq.n	8002bf8 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8002bc8:	4b0e      	ldr	r3, [pc, #56]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002bce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002bd2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002bd4:	4b0b      	ldr	r3, [pc, #44]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a0a      	ldr	r2, [pc, #40]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002bda:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bde:	6013      	str	r3, [r2, #0]
 8002be0:	4b08      	ldr	r3, [pc, #32]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a07      	ldr	r2, [pc, #28]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002be6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002bea:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bec:	4b05      	ldr	r3, [pc, #20]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a04      	ldr	r2, [pc, #16]	@ (8002c04 <FLASH_FlushCaches+0x88>)
 8002bf2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bf6:	6013      	str	r3, [r2, #0]
  }
}
 8002bf8:	bf00      	nop
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	40023c00 	.word	0x40023c00

08002c08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b089      	sub	sp, #36	@ 0x24
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c12:	2300      	movs	r3, #0
 8002c14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c16:	2300      	movs	r3, #0
 8002c18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c1e:	2300      	movs	r3, #0
 8002c20:	61fb      	str	r3, [r7, #28]
 8002c22:	e159      	b.n	8002ed8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c24:	2201      	movs	r2, #1
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	fa02 f303 	lsl.w	r3, r2, r3
 8002c2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	697a      	ldr	r2, [r7, #20]
 8002c34:	4013      	ands	r3, r2
 8002c36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c38:	693a      	ldr	r2, [r7, #16]
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	f040 8148 	bne.w	8002ed2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f003 0303 	and.w	r3, r3, #3
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d005      	beq.n	8002c5a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d130      	bne.n	8002cbc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	689b      	ldr	r3, [r3, #8]
 8002c5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	005b      	lsls	r3, r3, #1
 8002c64:	2203      	movs	r2, #3
 8002c66:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6a:	43db      	mvns	r3, r3
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	68da      	ldr	r2, [r3, #12]
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	69ba      	ldr	r2, [r7, #24]
 8002c88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c90:	2201      	movs	r2, #1
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	fa02 f303 	lsl.w	r3, r2, r3
 8002c98:	43db      	mvns	r3, r3
 8002c9a:	69ba      	ldr	r2, [r7, #24]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	091b      	lsrs	r3, r3, #4
 8002ca6:	f003 0201 	and.w	r2, r3, #1
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb0:	69ba      	ldr	r2, [r7, #24]
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	f003 0303 	and.w	r3, r3, #3
 8002cc4:	2b03      	cmp	r3, #3
 8002cc6:	d017      	beq.n	8002cf8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002cce:	69fb      	ldr	r3, [r7, #28]
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	2203      	movs	r2, #3
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	43db      	mvns	r3, r3
 8002cda:	69ba      	ldr	r2, [r7, #24]
 8002cdc:	4013      	ands	r3, r2
 8002cde:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	689a      	ldr	r2, [r3, #8]
 8002ce4:	69fb      	ldr	r3, [r7, #28]
 8002ce6:	005b      	lsls	r3, r3, #1
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f003 0303 	and.w	r3, r3, #3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d123      	bne.n	8002d4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	08da      	lsrs	r2, r3, #3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	3208      	adds	r2, #8
 8002d0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	f003 0307 	and.w	r3, r3, #7
 8002d18:	009b      	lsls	r3, r3, #2
 8002d1a:	220f      	movs	r2, #15
 8002d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d20:	43db      	mvns	r3, r3
 8002d22:	69ba      	ldr	r2, [r7, #24]
 8002d24:	4013      	ands	r3, r2
 8002d26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	691a      	ldr	r2, [r3, #16]
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	f003 0307 	and.w	r3, r3, #7
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	fa02 f303 	lsl.w	r3, r2, r3
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	08da      	lsrs	r2, r3, #3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	3208      	adds	r2, #8
 8002d46:	69b9      	ldr	r1, [r7, #24]
 8002d48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	2203      	movs	r2, #3
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	69ba      	ldr	r2, [r7, #24]
 8002d60:	4013      	ands	r3, r2
 8002d62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f003 0203 	and.w	r2, r3, #3
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	4313      	orrs	r3, r2
 8002d78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	69ba      	ldr	r2, [r7, #24]
 8002d7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	f000 80a2 	beq.w	8002ed2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d8e:	2300      	movs	r3, #0
 8002d90:	60fb      	str	r3, [r7, #12]
 8002d92:	4b57      	ldr	r3, [pc, #348]	@ (8002ef0 <HAL_GPIO_Init+0x2e8>)
 8002d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d96:	4a56      	ldr	r2, [pc, #344]	@ (8002ef0 <HAL_GPIO_Init+0x2e8>)
 8002d98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d9e:	4b54      	ldr	r3, [pc, #336]	@ (8002ef0 <HAL_GPIO_Init+0x2e8>)
 8002da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002da6:	60fb      	str	r3, [r7, #12]
 8002da8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002daa:	4a52      	ldr	r2, [pc, #328]	@ (8002ef4 <HAL_GPIO_Init+0x2ec>)
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	089b      	lsrs	r3, r3, #2
 8002db0:	3302      	adds	r3, #2
 8002db2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002db8:	69fb      	ldr	r3, [r7, #28]
 8002dba:	f003 0303 	and.w	r3, r3, #3
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	220f      	movs	r2, #15
 8002dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc6:	43db      	mvns	r3, r3
 8002dc8:	69ba      	ldr	r2, [r7, #24]
 8002dca:	4013      	ands	r3, r2
 8002dcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a49      	ldr	r2, [pc, #292]	@ (8002ef8 <HAL_GPIO_Init+0x2f0>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d019      	beq.n	8002e0a <HAL_GPIO_Init+0x202>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a48      	ldr	r2, [pc, #288]	@ (8002efc <HAL_GPIO_Init+0x2f4>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d013      	beq.n	8002e06 <HAL_GPIO_Init+0x1fe>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a47      	ldr	r2, [pc, #284]	@ (8002f00 <HAL_GPIO_Init+0x2f8>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d00d      	beq.n	8002e02 <HAL_GPIO_Init+0x1fa>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a46      	ldr	r2, [pc, #280]	@ (8002f04 <HAL_GPIO_Init+0x2fc>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d007      	beq.n	8002dfe <HAL_GPIO_Init+0x1f6>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a45      	ldr	r2, [pc, #276]	@ (8002f08 <HAL_GPIO_Init+0x300>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d101      	bne.n	8002dfa <HAL_GPIO_Init+0x1f2>
 8002df6:	2304      	movs	r3, #4
 8002df8:	e008      	b.n	8002e0c <HAL_GPIO_Init+0x204>
 8002dfa:	2307      	movs	r3, #7
 8002dfc:	e006      	b.n	8002e0c <HAL_GPIO_Init+0x204>
 8002dfe:	2303      	movs	r3, #3
 8002e00:	e004      	b.n	8002e0c <HAL_GPIO_Init+0x204>
 8002e02:	2302      	movs	r3, #2
 8002e04:	e002      	b.n	8002e0c <HAL_GPIO_Init+0x204>
 8002e06:	2301      	movs	r3, #1
 8002e08:	e000      	b.n	8002e0c <HAL_GPIO_Init+0x204>
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	69fa      	ldr	r2, [r7, #28]
 8002e0e:	f002 0203 	and.w	r2, r2, #3
 8002e12:	0092      	lsls	r2, r2, #2
 8002e14:	4093      	lsls	r3, r2
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e1c:	4935      	ldr	r1, [pc, #212]	@ (8002ef4 <HAL_GPIO_Init+0x2ec>)
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	089b      	lsrs	r3, r3, #2
 8002e22:	3302      	adds	r3, #2
 8002e24:	69ba      	ldr	r2, [r7, #24]
 8002e26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e2a:	4b38      	ldr	r3, [pc, #224]	@ (8002f0c <HAL_GPIO_Init+0x304>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	43db      	mvns	r3, r3
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	4013      	ands	r3, r2
 8002e38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d003      	beq.n	8002e4e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e46:	69ba      	ldr	r2, [r7, #24]
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002e4e:	4a2f      	ldr	r2, [pc, #188]	@ (8002f0c <HAL_GPIO_Init+0x304>)
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002e54:	4b2d      	ldr	r3, [pc, #180]	@ (8002f0c <HAL_GPIO_Init+0x304>)
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	69ba      	ldr	r2, [r7, #24]
 8002e60:	4013      	ands	r3, r2
 8002e62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d003      	beq.n	8002e78 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	4313      	orrs	r3, r2
 8002e76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e78:	4a24      	ldr	r2, [pc, #144]	@ (8002f0c <HAL_GPIO_Init+0x304>)
 8002e7a:	69bb      	ldr	r3, [r7, #24]
 8002e7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e7e:	4b23      	ldr	r3, [pc, #140]	@ (8002f0c <HAL_GPIO_Init+0x304>)
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	43db      	mvns	r3, r3
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ea2:	4a1a      	ldr	r2, [pc, #104]	@ (8002f0c <HAL_GPIO_Init+0x304>)
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ea8:	4b18      	ldr	r3, [pc, #96]	@ (8002f0c <HAL_GPIO_Init+0x304>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	43db      	mvns	r3, r3
 8002eb2:	69ba      	ldr	r2, [r7, #24]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ecc:	4a0f      	ldr	r2, [pc, #60]	@ (8002f0c <HAL_GPIO_Init+0x304>)
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	3301      	adds	r3, #1
 8002ed6:	61fb      	str	r3, [r7, #28]
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	2b0f      	cmp	r3, #15
 8002edc:	f67f aea2 	bls.w	8002c24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ee0:	bf00      	nop
 8002ee2:	bf00      	nop
 8002ee4:	3724      	adds	r7, #36	@ 0x24
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop
 8002ef0:	40023800 	.word	0x40023800
 8002ef4:	40013800 	.word	0x40013800
 8002ef8:	40020000 	.word	0x40020000
 8002efc:	40020400 	.word	0x40020400
 8002f00:	40020800 	.word	0x40020800
 8002f04:	40020c00 	.word	0x40020c00
 8002f08:	40021000 	.word	0x40021000
 8002f0c:	40013c00 	.word	0x40013c00

08002f10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b085      	sub	sp, #20
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	460b      	mov	r3, r1
 8002f1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	691a      	ldr	r2, [r3, #16]
 8002f20:	887b      	ldrh	r3, [r7, #2]
 8002f22:	4013      	ands	r3, r2
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d002      	beq.n	8002f2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	73fb      	strb	r3, [r7, #15]
 8002f2c:	e001      	b.n	8002f32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3714      	adds	r7, #20
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr

08002f40 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f40:	b480      	push	{r7}
 8002f42:	b083      	sub	sp, #12
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
 8002f48:	460b      	mov	r3, r1
 8002f4a:	807b      	strh	r3, [r7, #2]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f50:	787b      	ldrb	r3, [r7, #1]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d003      	beq.n	8002f5e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f56:	887a      	ldrh	r2, [r7, #2]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f5c:	e003      	b.n	8002f66 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f5e:	887b      	ldrh	r3, [r7, #2]
 8002f60:	041a      	lsls	r2, r3, #16
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	619a      	str	r2, [r3, #24]
}
 8002f66:	bf00      	nop
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f70:	4770      	bx	lr

08002f72 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f72:	b480      	push	{r7}
 8002f74:	b085      	sub	sp, #20
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]
 8002f7a:	460b      	mov	r3, r1
 8002f7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002f84:	887a      	ldrh	r2, [r7, #2]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	041a      	lsls	r2, r3, #16
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	43d9      	mvns	r1, r3
 8002f90:	887b      	ldrh	r3, [r7, #2]
 8002f92:	400b      	ands	r3, r1
 8002f94:	431a      	orrs	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	619a      	str	r2, [r3, #24]
}
 8002f9a:	bf00      	nop
 8002f9c:	3714      	adds	r7, #20
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
	...

08002fa8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e12b      	b.n	8003212 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d106      	bne.n	8002fd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f7ff f844 	bl	800205c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2224      	movs	r2, #36	@ 0x24
 8002fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0201 	bic.w	r2, r2, #1
 8002fea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ffa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800300a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800300c:	f001 fd64 	bl	8004ad8 <HAL_RCC_GetPCLK1Freq>
 8003010:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	4a81      	ldr	r2, [pc, #516]	@ (800321c <HAL_I2C_Init+0x274>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d807      	bhi.n	800302c <HAL_I2C_Init+0x84>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	4a80      	ldr	r2, [pc, #512]	@ (8003220 <HAL_I2C_Init+0x278>)
 8003020:	4293      	cmp	r3, r2
 8003022:	bf94      	ite	ls
 8003024:	2301      	movls	r3, #1
 8003026:	2300      	movhi	r3, #0
 8003028:	b2db      	uxtb	r3, r3
 800302a:	e006      	b.n	800303a <HAL_I2C_Init+0x92>
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	4a7d      	ldr	r2, [pc, #500]	@ (8003224 <HAL_I2C_Init+0x27c>)
 8003030:	4293      	cmp	r3, r2
 8003032:	bf94      	ite	ls
 8003034:	2301      	movls	r3, #1
 8003036:	2300      	movhi	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	e0e7      	b.n	8003212 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	4a78      	ldr	r2, [pc, #480]	@ (8003228 <HAL_I2C_Init+0x280>)
 8003046:	fba2 2303 	umull	r2, r3, r2, r3
 800304a:	0c9b      	lsrs	r3, r3, #18
 800304c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68ba      	ldr	r2, [r7, #8]
 800305e:	430a      	orrs	r2, r1
 8003060:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6a1b      	ldr	r3, [r3, #32]
 8003068:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	4a6a      	ldr	r2, [pc, #424]	@ (800321c <HAL_I2C_Init+0x274>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d802      	bhi.n	800307c <HAL_I2C_Init+0xd4>
 8003076:	68bb      	ldr	r3, [r7, #8]
 8003078:	3301      	adds	r3, #1
 800307a:	e009      	b.n	8003090 <HAL_I2C_Init+0xe8>
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003082:	fb02 f303 	mul.w	r3, r2, r3
 8003086:	4a69      	ldr	r2, [pc, #420]	@ (800322c <HAL_I2C_Init+0x284>)
 8003088:	fba2 2303 	umull	r2, r3, r2, r3
 800308c:	099b      	lsrs	r3, r3, #6
 800308e:	3301      	adds	r3, #1
 8003090:	687a      	ldr	r2, [r7, #4]
 8003092:	6812      	ldr	r2, [r2, #0]
 8003094:	430b      	orrs	r3, r1
 8003096:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	69db      	ldr	r3, [r3, #28]
 800309e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80030a2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	495c      	ldr	r1, [pc, #368]	@ (800321c <HAL_I2C_Init+0x274>)
 80030ac:	428b      	cmp	r3, r1
 80030ae:	d819      	bhi.n	80030e4 <HAL_I2C_Init+0x13c>
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	1e59      	subs	r1, r3, #1
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80030be:	1c59      	adds	r1, r3, #1
 80030c0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80030c4:	400b      	ands	r3, r1
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00a      	beq.n	80030e0 <HAL_I2C_Init+0x138>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	1e59      	subs	r1, r3, #1
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	685b      	ldr	r3, [r3, #4]
 80030d2:	005b      	lsls	r3, r3, #1
 80030d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80030d8:	3301      	adds	r3, #1
 80030da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030de:	e051      	b.n	8003184 <HAL_I2C_Init+0x1dc>
 80030e0:	2304      	movs	r3, #4
 80030e2:	e04f      	b.n	8003184 <HAL_I2C_Init+0x1dc>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d111      	bne.n	8003110 <HAL_I2C_Init+0x168>
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	1e58      	subs	r0, r3, #1
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6859      	ldr	r1, [r3, #4]
 80030f4:	460b      	mov	r3, r1
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	440b      	add	r3, r1
 80030fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80030fe:	3301      	adds	r3, #1
 8003100:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003104:	2b00      	cmp	r3, #0
 8003106:	bf0c      	ite	eq
 8003108:	2301      	moveq	r3, #1
 800310a:	2300      	movne	r3, #0
 800310c:	b2db      	uxtb	r3, r3
 800310e:	e012      	b.n	8003136 <HAL_I2C_Init+0x18e>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	1e58      	subs	r0, r3, #1
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6859      	ldr	r1, [r3, #4]
 8003118:	460b      	mov	r3, r1
 800311a:	009b      	lsls	r3, r3, #2
 800311c:	440b      	add	r3, r1
 800311e:	0099      	lsls	r1, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	fbb0 f3f3 	udiv	r3, r0, r3
 8003126:	3301      	adds	r3, #1
 8003128:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800312c:	2b00      	cmp	r3, #0
 800312e:	bf0c      	ite	eq
 8003130:	2301      	moveq	r3, #1
 8003132:	2300      	movne	r3, #0
 8003134:	b2db      	uxtb	r3, r3
 8003136:	2b00      	cmp	r3, #0
 8003138:	d001      	beq.n	800313e <HAL_I2C_Init+0x196>
 800313a:	2301      	movs	r3, #1
 800313c:	e022      	b.n	8003184 <HAL_I2C_Init+0x1dc>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10e      	bne.n	8003164 <HAL_I2C_Init+0x1bc>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	1e58      	subs	r0, r3, #1
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6859      	ldr	r1, [r3, #4]
 800314e:	460b      	mov	r3, r1
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	440b      	add	r3, r1
 8003154:	fbb0 f3f3 	udiv	r3, r0, r3
 8003158:	3301      	adds	r3, #1
 800315a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800315e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003162:	e00f      	b.n	8003184 <HAL_I2C_Init+0x1dc>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	1e58      	subs	r0, r3, #1
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6859      	ldr	r1, [r3, #4]
 800316c:	460b      	mov	r3, r1
 800316e:	009b      	lsls	r3, r3, #2
 8003170:	440b      	add	r3, r1
 8003172:	0099      	lsls	r1, r3, #2
 8003174:	440b      	add	r3, r1
 8003176:	fbb0 f3f3 	udiv	r3, r0, r3
 800317a:	3301      	adds	r3, #1
 800317c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003180:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	6809      	ldr	r1, [r1, #0]
 8003188:	4313      	orrs	r3, r2
 800318a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	69da      	ldr	r2, [r3, #28]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6a1b      	ldr	r3, [r3, #32]
 800319e:	431a      	orrs	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80031b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	6911      	ldr	r1, [r2, #16]
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	68d2      	ldr	r2, [r2, #12]
 80031be:	4311      	orrs	r1, r2
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6812      	ldr	r2, [r2, #0]
 80031c4:	430b      	orrs	r3, r1
 80031c6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68db      	ldr	r3, [r3, #12]
 80031ce:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	695a      	ldr	r2, [r3, #20]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	699b      	ldr	r3, [r3, #24]
 80031da:	431a      	orrs	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	430a      	orrs	r2, r1
 80031e2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f042 0201 	orr.w	r2, r2, #1
 80031f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2220      	movs	r2, #32
 80031fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	3710      	adds	r7, #16
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	000186a0 	.word	0x000186a0
 8003220:	001e847f 	.word	0x001e847f
 8003224:	003d08ff 	.word	0x003d08ff
 8003228:	431bde83 	.word	0x431bde83
 800322c:	10624dd3 	.word	0x10624dd3

08003230 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b088      	sub	sp, #32
 8003234:	af02      	add	r7, sp, #8
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	607a      	str	r2, [r7, #4]
 800323a:	461a      	mov	r2, r3
 800323c:	460b      	mov	r3, r1
 800323e:	817b      	strh	r3, [r7, #10]
 8003240:	4613      	mov	r3, r2
 8003242:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003244:	f7ff f8e6 	bl	8002414 <HAL_GetTick>
 8003248:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003250:	b2db      	uxtb	r3, r3
 8003252:	2b20      	cmp	r3, #32
 8003254:	f040 80e0 	bne.w	8003418 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	9300      	str	r3, [sp, #0]
 800325c:	2319      	movs	r3, #25
 800325e:	2201      	movs	r2, #1
 8003260:	4970      	ldr	r1, [pc, #448]	@ (8003424 <HAL_I2C_Master_Transmit+0x1f4>)
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 fd92 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800326e:	2302      	movs	r3, #2
 8003270:	e0d3      	b.n	800341a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003278:	2b01      	cmp	r3, #1
 800327a:	d101      	bne.n	8003280 <HAL_I2C_Master_Transmit+0x50>
 800327c:	2302      	movs	r3, #2
 800327e:	e0cc      	b.n	800341a <HAL_I2C_Master_Transmit+0x1ea>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0301 	and.w	r3, r3, #1
 8003292:	2b01      	cmp	r3, #1
 8003294:	d007      	beq.n	80032a6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f042 0201 	orr.w	r2, r2, #1
 80032a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032b4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2221      	movs	r2, #33	@ 0x21
 80032ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2210      	movs	r2, #16
 80032c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2200      	movs	r2, #0
 80032ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	893a      	ldrh	r2, [r7, #8]
 80032d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032dc:	b29a      	uxth	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	4a50      	ldr	r2, [pc, #320]	@ (8003428 <HAL_I2C_Master_Transmit+0x1f8>)
 80032e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032e8:	8979      	ldrh	r1, [r7, #10]
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	6a3a      	ldr	r2, [r7, #32]
 80032ee:	68f8      	ldr	r0, [r7, #12]
 80032f0:	f000 fbfc 	bl	8003aec <I2C_MasterRequestWrite>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e08d      	b.n	800341a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032fe:	2300      	movs	r3, #0
 8003300:	613b      	str	r3, [r7, #16]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	695b      	ldr	r3, [r3, #20]
 8003308:	613b      	str	r3, [r7, #16]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	699b      	ldr	r3, [r3, #24]
 8003310:	613b      	str	r3, [r7, #16]
 8003312:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003314:	e066      	b.n	80033e4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003316:	697a      	ldr	r2, [r7, #20]
 8003318:	6a39      	ldr	r1, [r7, #32]
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f000 fe50 	bl	8003fc0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00d      	beq.n	8003342 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332a:	2b04      	cmp	r3, #4
 800332c:	d107      	bne.n	800333e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800333c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e06b      	b.n	800341a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003346:	781a      	ldrb	r2, [r3, #0]
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003352:	1c5a      	adds	r2, r3, #1
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800335c:	b29b      	uxth	r3, r3
 800335e:	3b01      	subs	r3, #1
 8003360:	b29a      	uxth	r2, r3
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336a:	3b01      	subs	r3, #1
 800336c:	b29a      	uxth	r2, r3
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	f003 0304 	and.w	r3, r3, #4
 800337c:	2b04      	cmp	r3, #4
 800337e:	d11b      	bne.n	80033b8 <HAL_I2C_Master_Transmit+0x188>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003384:	2b00      	cmp	r3, #0
 8003386:	d017      	beq.n	80033b8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800338c:	781a      	ldrb	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003398:	1c5a      	adds	r2, r3, #1
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	3b01      	subs	r3, #1
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b0:	3b01      	subs	r3, #1
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	6a39      	ldr	r1, [r7, #32]
 80033bc:	68f8      	ldr	r0, [r7, #12]
 80033be:	f000 fe47 	bl	8004050 <I2C_WaitOnBTFFlagUntilTimeout>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d00d      	beq.n	80033e4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033cc:	2b04      	cmp	r3, #4
 80033ce:	d107      	bne.n	80033e0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	681a      	ldr	r2, [r3, #0]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033de:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e01a      	b.n	800341a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d194      	bne.n	8003316 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033fa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2220      	movs	r2, #32
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003414:	2300      	movs	r3, #0
 8003416:	e000      	b.n	800341a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003418:	2302      	movs	r3, #2
  }
}
 800341a:	4618      	mov	r0, r3
 800341c:	3718      	adds	r7, #24
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	00100002 	.word	0x00100002
 8003428:	ffff0000 	.word	0xffff0000

0800342c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b08c      	sub	sp, #48	@ 0x30
 8003430:	af02      	add	r7, sp, #8
 8003432:	60f8      	str	r0, [r7, #12]
 8003434:	607a      	str	r2, [r7, #4]
 8003436:	461a      	mov	r2, r3
 8003438:	460b      	mov	r3, r1
 800343a:	817b      	strh	r3, [r7, #10]
 800343c:	4613      	mov	r3, r2
 800343e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003440:	f7fe ffe8 	bl	8002414 <HAL_GetTick>
 8003444:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b20      	cmp	r3, #32
 8003450:	f040 8217 	bne.w	8003882 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003456:	9300      	str	r3, [sp, #0]
 8003458:	2319      	movs	r3, #25
 800345a:	2201      	movs	r2, #1
 800345c:	497c      	ldr	r1, [pc, #496]	@ (8003650 <HAL_I2C_Master_Receive+0x224>)
 800345e:	68f8      	ldr	r0, [r7, #12]
 8003460:	f000 fc94 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003464:	4603      	mov	r3, r0
 8003466:	2b00      	cmp	r3, #0
 8003468:	d001      	beq.n	800346e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800346a:	2302      	movs	r3, #2
 800346c:	e20a      	b.n	8003884 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003474:	2b01      	cmp	r3, #1
 8003476:	d101      	bne.n	800347c <HAL_I2C_Master_Receive+0x50>
 8003478:	2302      	movs	r3, #2
 800347a:	e203      	b.n	8003884 <HAL_I2C_Master_Receive+0x458>
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2201      	movs	r2, #1
 8003480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b01      	cmp	r3, #1
 8003490:	d007      	beq.n	80034a2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f042 0201 	orr.w	r2, r2, #1
 80034a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80034b0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2222      	movs	r2, #34	@ 0x22
 80034b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2210      	movs	r2, #16
 80034be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2200      	movs	r2, #0
 80034c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	893a      	ldrh	r2, [r7, #8]
 80034d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	4a5c      	ldr	r2, [pc, #368]	@ (8003654 <HAL_I2C_Master_Receive+0x228>)
 80034e2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80034e4:	8979      	ldrh	r1, [r7, #10]
 80034e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80034ea:	68f8      	ldr	r0, [r7, #12]
 80034ec:	f000 fb80 	bl	8003bf0 <I2C_MasterRequestRead>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d001      	beq.n	80034fa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e1c4      	b.n	8003884 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d113      	bne.n	800352a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003502:	2300      	movs	r3, #0
 8003504:	623b      	str	r3, [r7, #32]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	695b      	ldr	r3, [r3, #20]
 800350c:	623b      	str	r3, [r7, #32]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	623b      	str	r3, [r7, #32]
 8003516:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003526:	601a      	str	r2, [r3, #0]
 8003528:	e198      	b.n	800385c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800352e:	2b01      	cmp	r3, #1
 8003530:	d11b      	bne.n	800356a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003540:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003542:	2300      	movs	r3, #0
 8003544:	61fb      	str	r3, [r7, #28]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	695b      	ldr	r3, [r3, #20]
 800354c:	61fb      	str	r3, [r7, #28]
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	699b      	ldr	r3, [r3, #24]
 8003554:	61fb      	str	r3, [r7, #28]
 8003556:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003566:	601a      	str	r2, [r3, #0]
 8003568:	e178      	b.n	800385c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800356e:	2b02      	cmp	r3, #2
 8003570:	d11b      	bne.n	80035aa <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003580:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003590:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003592:	2300      	movs	r3, #0
 8003594:	61bb      	str	r3, [r7, #24]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	695b      	ldr	r3, [r3, #20]
 800359c:	61bb      	str	r3, [r7, #24]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	61bb      	str	r3, [r7, #24]
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	e158      	b.n	800385c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80035b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ba:	2300      	movs	r3, #0
 80035bc:	617b      	str	r3, [r7, #20]
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	695b      	ldr	r3, [r3, #20]
 80035c4:	617b      	str	r3, [r7, #20]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	699b      	ldr	r3, [r3, #24]
 80035cc:	617b      	str	r3, [r7, #20]
 80035ce:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80035d0:	e144      	b.n	800385c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d6:	2b03      	cmp	r3, #3
 80035d8:	f200 80f1 	bhi.w	80037be <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d123      	bne.n	800362c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035e6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f000 fd79 	bl	80040e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035ee:	4603      	mov	r3, r0
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	e145      	b.n	8003884 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	691a      	ldr	r2, [r3, #16]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003602:	b2d2      	uxtb	r2, r2
 8003604:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800360a:	1c5a      	adds	r2, r3, #1
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003614:	3b01      	subs	r3, #1
 8003616:	b29a      	uxth	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003620:	b29b      	uxth	r3, r3
 8003622:	3b01      	subs	r3, #1
 8003624:	b29a      	uxth	r2, r3
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800362a:	e117      	b.n	800385c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003630:	2b02      	cmp	r3, #2
 8003632:	d14e      	bne.n	80036d2 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800363a:	2200      	movs	r2, #0
 800363c:	4906      	ldr	r1, [pc, #24]	@ (8003658 <HAL_I2C_Master_Receive+0x22c>)
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 fba4 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d008      	beq.n	800365c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e11a      	b.n	8003884 <HAL_I2C_Master_Receive+0x458>
 800364e:	bf00      	nop
 8003650:	00100002 	.word	0x00100002
 8003654:	ffff0000 	.word	0xffff0000
 8003658:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800366a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	691a      	ldr	r2, [r3, #16]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003676:	b2d2      	uxtb	r2, r2
 8003678:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367e:	1c5a      	adds	r2, r3, #1
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003688:	3b01      	subs	r3, #1
 800368a:	b29a      	uxth	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003694:	b29b      	uxth	r3, r3
 8003696:	3b01      	subs	r3, #1
 8003698:	b29a      	uxth	r2, r3
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	691a      	ldr	r2, [r3, #16]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a8:	b2d2      	uxtb	r2, r2
 80036aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b0:	1c5a      	adds	r2, r3, #1
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ba:	3b01      	subs	r3, #1
 80036bc:	b29a      	uxth	r2, r3
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	3b01      	subs	r3, #1
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036d0:	e0c4      	b.n	800385c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80036d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036d8:	2200      	movs	r2, #0
 80036da:	496c      	ldr	r1, [pc, #432]	@ (800388c <HAL_I2C_Master_Receive+0x460>)
 80036dc:	68f8      	ldr	r0, [r7, #12]
 80036de:	f000 fb55 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e0cb      	b.n	8003884 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	691a      	ldr	r2, [r3, #16]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003706:	b2d2      	uxtb	r2, r2
 8003708:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800370e:	1c5a      	adds	r2, r3, #1
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003718:	3b01      	subs	r3, #1
 800371a:	b29a      	uxth	r2, r3
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003724:	b29b      	uxth	r3, r3
 8003726:	3b01      	subs	r3, #1
 8003728:	b29a      	uxth	r2, r3
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800372e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003734:	2200      	movs	r2, #0
 8003736:	4955      	ldr	r1, [pc, #340]	@ (800388c <HAL_I2C_Master_Receive+0x460>)
 8003738:	68f8      	ldr	r0, [r7, #12]
 800373a:	f000 fb27 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 800373e:	4603      	mov	r3, r0
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e09d      	b.n	8003884 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681a      	ldr	r2, [r3, #0]
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003756:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	691a      	ldr	r2, [r3, #16]
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003762:	b2d2      	uxtb	r2, r2
 8003764:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800376a:	1c5a      	adds	r2, r3, #1
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003774:	3b01      	subs	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003780:	b29b      	uxth	r3, r3
 8003782:	3b01      	subs	r3, #1
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	691a      	ldr	r2, [r3, #16]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003794:	b2d2      	uxtb	r2, r2
 8003796:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800379c:	1c5a      	adds	r2, r3, #1
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037a6:	3b01      	subs	r3, #1
 80037a8:	b29a      	uxth	r2, r3
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	3b01      	subs	r3, #1
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80037bc:	e04e      	b.n	800385c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037c0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 fc8c 	bl	80040e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037c8:	4603      	mov	r3, r0
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d001      	beq.n	80037d2 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e058      	b.n	8003884 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	691a      	ldr	r2, [r3, #16]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037dc:	b2d2      	uxtb	r2, r2
 80037de:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037e4:	1c5a      	adds	r2, r3, #1
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ee:	3b01      	subs	r3, #1
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	3b01      	subs	r3, #1
 80037fe:	b29a      	uxth	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	695b      	ldr	r3, [r3, #20]
 800380a:	f003 0304 	and.w	r3, r3, #4
 800380e:	2b04      	cmp	r3, #4
 8003810:	d124      	bne.n	800385c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003816:	2b03      	cmp	r3, #3
 8003818:	d107      	bne.n	800382a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003828:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	691a      	ldr	r2, [r3, #16]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003834:	b2d2      	uxtb	r2, r2
 8003836:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383c:	1c5a      	adds	r2, r3, #1
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003846:	3b01      	subs	r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003852:	b29b      	uxth	r3, r3
 8003854:	3b01      	subs	r3, #1
 8003856:	b29a      	uxth	r2, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003860:	2b00      	cmp	r3, #0
 8003862:	f47f aeb6 	bne.w	80035d2 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2220      	movs	r2, #32
 800386a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800387e:	2300      	movs	r3, #0
 8003880:	e000      	b.n	8003884 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003882:	2302      	movs	r3, #2
  }
}
 8003884:	4618      	mov	r0, r3
 8003886:	3728      	adds	r7, #40	@ 0x28
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	00010004 	.word	0x00010004

08003890 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b08a      	sub	sp, #40	@ 0x28
 8003894:	af02      	add	r7, sp, #8
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	607a      	str	r2, [r7, #4]
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	460b      	mov	r3, r1
 800389e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80038a0:	f7fe fdb8 	bl	8002414 <HAL_GetTick>
 80038a4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80038a6:	2300      	movs	r3, #0
 80038a8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	2b20      	cmp	r3, #32
 80038b4:	f040 8111 	bne.w	8003ada <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	9300      	str	r3, [sp, #0]
 80038bc:	2319      	movs	r3, #25
 80038be:	2201      	movs	r2, #1
 80038c0:	4988      	ldr	r1, [pc, #544]	@ (8003ae4 <HAL_I2C_IsDeviceReady+0x254>)
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 fa62 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80038ce:	2302      	movs	r3, #2
 80038d0:	e104      	b.n	8003adc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d101      	bne.n	80038e0 <HAL_I2C_IsDeviceReady+0x50>
 80038dc:	2302      	movs	r3, #2
 80038de:	e0fd      	b.n	8003adc <HAL_I2C_IsDeviceReady+0x24c>
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d007      	beq.n	8003906 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f042 0201 	orr.w	r2, r2, #1
 8003904:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003914:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2224      	movs	r2, #36	@ 0x24
 800391a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	2200      	movs	r2, #0
 8003922:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	4a70      	ldr	r2, [pc, #448]	@ (8003ae8 <HAL_I2C_IsDeviceReady+0x258>)
 8003928:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003938:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800393a:	69fb      	ldr	r3, [r7, #28]
 800393c:	9300      	str	r3, [sp, #0]
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	2200      	movs	r2, #0
 8003942:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003946:	68f8      	ldr	r0, [r7, #12]
 8003948:	f000 fa20 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d00d      	beq.n	800396e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800395c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003960:	d103      	bne.n	800396a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003968:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e0b6      	b.n	8003adc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800396e:	897b      	ldrh	r3, [r7, #10]
 8003970:	b2db      	uxtb	r3, r3
 8003972:	461a      	mov	r2, r3
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800397c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800397e:	f7fe fd49 	bl	8002414 <HAL_GetTick>
 8003982:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b02      	cmp	r3, #2
 8003990:	bf0c      	ite	eq
 8003992:	2301      	moveq	r3, #1
 8003994:	2300      	movne	r3, #0
 8003996:	b2db      	uxtb	r3, r3
 8003998:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	695b      	ldr	r3, [r3, #20]
 80039a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039a8:	bf0c      	ite	eq
 80039aa:	2301      	moveq	r3, #1
 80039ac:	2300      	movne	r3, #0
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80039b2:	e025      	b.n	8003a00 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80039b4:	f7fe fd2e 	bl	8002414 <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	69fb      	ldr	r3, [r7, #28]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	683a      	ldr	r2, [r7, #0]
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d302      	bcc.n	80039ca <HAL_I2C_IsDeviceReady+0x13a>
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d103      	bne.n	80039d2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	22a0      	movs	r2, #160	@ 0xa0
 80039ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	f003 0302 	and.w	r3, r3, #2
 80039dc:	2b02      	cmp	r3, #2
 80039de:	bf0c      	ite	eq
 80039e0:	2301      	moveq	r3, #1
 80039e2:	2300      	movne	r3, #0
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	695b      	ldr	r3, [r3, #20]
 80039ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039f6:	bf0c      	ite	eq
 80039f8:	2301      	moveq	r3, #1
 80039fa:	2300      	movne	r3, #0
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	2ba0      	cmp	r3, #160	@ 0xa0
 8003a0a:	d005      	beq.n	8003a18 <HAL_I2C_IsDeviceReady+0x188>
 8003a0c:	7dfb      	ldrb	r3, [r7, #23]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d102      	bne.n	8003a18 <HAL_I2C_IsDeviceReady+0x188>
 8003a12:	7dbb      	ldrb	r3, [r7, #22]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d0cd      	beq.n	80039b4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2220      	movs	r2, #32
 8003a1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	f003 0302 	and.w	r3, r3, #2
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d129      	bne.n	8003a82 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a3c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a3e:	2300      	movs	r3, #0
 8003a40:	613b      	str	r3, [r7, #16]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	695b      	ldr	r3, [r3, #20]
 8003a48:	613b      	str	r3, [r7, #16]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	699b      	ldr	r3, [r3, #24]
 8003a50:	613b      	str	r3, [r7, #16]
 8003a52:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	9300      	str	r3, [sp, #0]
 8003a58:	2319      	movs	r3, #25
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	4921      	ldr	r1, [pc, #132]	@ (8003ae4 <HAL_I2C_IsDeviceReady+0x254>)
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 f994 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e036      	b.n	8003adc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2220      	movs	r2, #32
 8003a72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	e02c      	b.n	8003adc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a90:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a9a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	9300      	str	r3, [sp, #0]
 8003aa0:	2319      	movs	r3, #25
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	490f      	ldr	r1, [pc, #60]	@ (8003ae4 <HAL_I2C_IsDeviceReady+0x254>)
 8003aa6:	68f8      	ldr	r0, [r7, #12]
 8003aa8:	f000 f970 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e012      	b.n	8003adc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	3301      	adds	r3, #1
 8003aba:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003abc:	69ba      	ldr	r2, [r7, #24]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	f4ff af32 	bcc.w	800392a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2220      	movs	r2, #32
 8003aca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e000      	b.n	8003adc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003ada:	2302      	movs	r3, #2
  }
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3720      	adds	r7, #32
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	00100002 	.word	0x00100002
 8003ae8:	ffff0000 	.word	0xffff0000

08003aec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b088      	sub	sp, #32
 8003af0:	af02      	add	r7, sp, #8
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	607a      	str	r2, [r7, #4]
 8003af6:	603b      	str	r3, [r7, #0]
 8003af8:	460b      	mov	r3, r1
 8003afa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b00:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	2b08      	cmp	r3, #8
 8003b06:	d006      	beq.n	8003b16 <I2C_MasterRequestWrite+0x2a>
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d003      	beq.n	8003b16 <I2C_MasterRequestWrite+0x2a>
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003b14:	d108      	bne.n	8003b28 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b24:	601a      	str	r2, [r3, #0]
 8003b26:	e00b      	b.n	8003b40 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b2c:	2b12      	cmp	r3, #18
 8003b2e:	d107      	bne.n	8003b40 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b3e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	9300      	str	r3, [sp, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f000 f91d 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d00d      	beq.n	8003b74 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b66:	d103      	bne.n	8003b70 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b6e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b70:	2303      	movs	r3, #3
 8003b72:	e035      	b.n	8003be0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b7c:	d108      	bne.n	8003b90 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b7e:	897b      	ldrh	r3, [r7, #10]
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	461a      	mov	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b8c:	611a      	str	r2, [r3, #16]
 8003b8e:	e01b      	b.n	8003bc8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b90:	897b      	ldrh	r3, [r7, #10]
 8003b92:	11db      	asrs	r3, r3, #7
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	f003 0306 	and.w	r3, r3, #6
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	f063 030f 	orn	r3, r3, #15
 8003ba0:	b2da      	uxtb	r2, r3
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	490e      	ldr	r1, [pc, #56]	@ (8003be8 <I2C_MasterRequestWrite+0xfc>)
 8003bae:	68f8      	ldr	r0, [r7, #12]
 8003bb0:	f000 f966 	bl	8003e80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d001      	beq.n	8003bbe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	e010      	b.n	8003be0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003bbe:	897b      	ldrh	r3, [r7, #10]
 8003bc0:	b2da      	uxtb	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	4907      	ldr	r1, [pc, #28]	@ (8003bec <I2C_MasterRequestWrite+0x100>)
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f000 f956 	bl	8003e80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e000      	b.n	8003be0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003bde:	2300      	movs	r3, #0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3718      	adds	r7, #24
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}
 8003be8:	00010008 	.word	0x00010008
 8003bec:	00010002 	.word	0x00010002

08003bf0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b088      	sub	sp, #32
 8003bf4:	af02      	add	r7, sp, #8
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	607a      	str	r2, [r7, #4]
 8003bfa:	603b      	str	r3, [r7, #0]
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c04:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003c14:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003c16:	697b      	ldr	r3, [r7, #20]
 8003c18:	2b08      	cmp	r3, #8
 8003c1a:	d006      	beq.n	8003c2a <I2C_MasterRequestRead+0x3a>
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d003      	beq.n	8003c2a <I2C_MasterRequestRead+0x3a>
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003c28:	d108      	bne.n	8003c3c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c38:	601a      	str	r2, [r3, #0]
 8003c3a:	e00b      	b.n	8003c54 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c40:	2b11      	cmp	r3, #17
 8003c42:	d107      	bne.n	8003c54 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c52:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	9300      	str	r3, [sp, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f000 f893 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00d      	beq.n	8003c88 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c7a:	d103      	bne.n	8003c84 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c82:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e079      	b.n	8003d7c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	691b      	ldr	r3, [r3, #16]
 8003c8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c90:	d108      	bne.n	8003ca4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c92:	897b      	ldrh	r3, [r7, #10]
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	f043 0301 	orr.w	r3, r3, #1
 8003c9a:	b2da      	uxtb	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	611a      	str	r2, [r3, #16]
 8003ca2:	e05f      	b.n	8003d64 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003ca4:	897b      	ldrh	r3, [r7, #10]
 8003ca6:	11db      	asrs	r3, r3, #7
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	f003 0306 	and.w	r3, r3, #6
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	f063 030f 	orn	r3, r3, #15
 8003cb4:	b2da      	uxtb	r2, r3
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	687a      	ldr	r2, [r7, #4]
 8003cc0:	4930      	ldr	r1, [pc, #192]	@ (8003d84 <I2C_MasterRequestRead+0x194>)
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 f8dc 	bl	8003e80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e054      	b.n	8003d7c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003cd2:	897b      	ldrh	r3, [r7, #10]
 8003cd4:	b2da      	uxtb	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	4929      	ldr	r1, [pc, #164]	@ (8003d88 <I2C_MasterRequestRead+0x198>)
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 f8cc 	bl	8003e80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e044      	b.n	8003d7c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	613b      	str	r3, [r7, #16]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	695b      	ldr	r3, [r3, #20]
 8003cfc:	613b      	str	r3, [r7, #16]
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	613b      	str	r3, [r7, #16]
 8003d06:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d16:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	9300      	str	r3, [sp, #0]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f000 f831 	bl	8003d8c <I2C_WaitOnFlagUntilTimeout>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d00d      	beq.n	8003d4c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d3e:	d103      	bne.n	8003d48 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d46:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003d48:	2303      	movs	r3, #3
 8003d4a:	e017      	b.n	8003d7c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003d4c:	897b      	ldrh	r3, [r7, #10]
 8003d4e:	11db      	asrs	r3, r3, #7
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	f003 0306 	and.w	r3, r3, #6
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	f063 030e 	orn	r3, r3, #14
 8003d5c:	b2da      	uxtb	r2, r3
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	4907      	ldr	r1, [pc, #28]	@ (8003d88 <I2C_MasterRequestRead+0x198>)
 8003d6a:	68f8      	ldr	r0, [r7, #12]
 8003d6c:	f000 f888 	bl	8003e80 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d001      	beq.n	8003d7a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e000      	b.n	8003d7c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3718      	adds	r7, #24
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	00010008 	.word	0x00010008
 8003d88:	00010002 	.word	0x00010002

08003d8c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	60f8      	str	r0, [r7, #12]
 8003d94:	60b9      	str	r1, [r7, #8]
 8003d96:	603b      	str	r3, [r7, #0]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d9c:	e048      	b.n	8003e30 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da4:	d044      	beq.n	8003e30 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003da6:	f7fe fb35 	bl	8002414 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	69bb      	ldr	r3, [r7, #24]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d302      	bcc.n	8003dbc <I2C_WaitOnFlagUntilTimeout+0x30>
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d139      	bne.n	8003e30 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	0c1b      	lsrs	r3, r3, #16
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d10d      	bne.n	8003de2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	695b      	ldr	r3, [r3, #20]
 8003dcc:	43da      	mvns	r2, r3
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	bf0c      	ite	eq
 8003dd8:	2301      	moveq	r3, #1
 8003dda:	2300      	movne	r3, #0
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	461a      	mov	r2, r3
 8003de0:	e00c      	b.n	8003dfc <I2C_WaitOnFlagUntilTimeout+0x70>
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	699b      	ldr	r3, [r3, #24]
 8003de8:	43da      	mvns	r2, r3
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	4013      	ands	r3, r2
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	bf0c      	ite	eq
 8003df4:	2301      	moveq	r3, #1
 8003df6:	2300      	movne	r3, #0
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	79fb      	ldrb	r3, [r7, #7]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d116      	bne.n	8003e30 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1c:	f043 0220 	orr.w	r2, r3, #32
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e023      	b.n	8003e78 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	0c1b      	lsrs	r3, r3, #16
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d10d      	bne.n	8003e56 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	695b      	ldr	r3, [r3, #20]
 8003e40:	43da      	mvns	r2, r3
 8003e42:	68bb      	ldr	r3, [r7, #8]
 8003e44:	4013      	ands	r3, r2
 8003e46:	b29b      	uxth	r3, r3
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	bf0c      	ite	eq
 8003e4c:	2301      	moveq	r3, #1
 8003e4e:	2300      	movne	r3, #0
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	461a      	mov	r2, r3
 8003e54:	e00c      	b.n	8003e70 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	43da      	mvns	r2, r3
 8003e5e:	68bb      	ldr	r3, [r7, #8]
 8003e60:	4013      	ands	r3, r2
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	bf0c      	ite	eq
 8003e68:	2301      	moveq	r3, #1
 8003e6a:	2300      	movne	r3, #0
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	461a      	mov	r2, r3
 8003e70:	79fb      	ldrb	r3, [r7, #7]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d093      	beq.n	8003d9e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	60f8      	str	r0, [r7, #12]
 8003e88:	60b9      	str	r1, [r7, #8]
 8003e8a:	607a      	str	r2, [r7, #4]
 8003e8c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e8e:	e071      	b.n	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e9e:	d123      	bne.n	8003ee8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003eae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003eb8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2220      	movs	r2, #32
 8003ec4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed4:	f043 0204 	orr.w	r2, r3, #4
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e067      	b.n	8003fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eee:	d041      	beq.n	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef0:	f7fe fa90 	bl	8002414 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d302      	bcc.n	8003f06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d136      	bne.n	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	0c1b      	lsrs	r3, r3, #16
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d10c      	bne.n	8003f2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	43da      	mvns	r2, r3
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	bf14      	ite	ne
 8003f22:	2301      	movne	r3, #1
 8003f24:	2300      	moveq	r3, #0
 8003f26:	b2db      	uxtb	r3, r3
 8003f28:	e00b      	b.n	8003f42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	43da      	mvns	r2, r3
 8003f32:	68bb      	ldr	r3, [r7, #8]
 8003f34:	4013      	ands	r3, r2
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	bf14      	ite	ne
 8003f3c:	2301      	movne	r3, #1
 8003f3e:	2300      	moveq	r3, #0
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d016      	beq.n	8003f74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f60:	f043 0220 	orr.w	r2, r3, #32
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e021      	b.n	8003fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	0c1b      	lsrs	r3, r3, #16
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d10c      	bne.n	8003f98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	695b      	ldr	r3, [r3, #20]
 8003f84:	43da      	mvns	r2, r3
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	bf14      	ite	ne
 8003f90:	2301      	movne	r3, #1
 8003f92:	2300      	moveq	r3, #0
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	e00b      	b.n	8003fb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	699b      	ldr	r3, [r3, #24]
 8003f9e:	43da      	mvns	r2, r3
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	bf14      	ite	ne
 8003faa:	2301      	movne	r3, #1
 8003fac:	2300      	moveq	r3, #0
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	f47f af6d 	bne.w	8003e90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003fb6:	2300      	movs	r3, #0
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3710      	adds	r7, #16
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fcc:	e034      	b.n	8004038 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f000 f8e3 	bl	800419a <I2C_IsAcknowledgeFailed>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d001      	beq.n	8003fde <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e034      	b.n	8004048 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe4:	d028      	beq.n	8004038 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fe6:	f7fe fa15 	bl	8002414 <HAL_GetTick>
 8003fea:	4602      	mov	r2, r0
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	1ad3      	subs	r3, r2, r3
 8003ff0:	68ba      	ldr	r2, [r7, #8]
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d302      	bcc.n	8003ffc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d11d      	bne.n	8004038 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004006:	2b80      	cmp	r3, #128	@ 0x80
 8004008:	d016      	beq.n	8004038 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2200      	movs	r2, #0
 800400e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2220      	movs	r2, #32
 8004014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004024:	f043 0220 	orr.w	r2, r3, #32
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e007      	b.n	8004048 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004042:	2b80      	cmp	r3, #128	@ 0x80
 8004044:	d1c3      	bne.n	8003fce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800405c:	e034      	b.n	80040c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f000 f89b 	bl	800419a <I2C_IsAcknowledgeFailed>
 8004064:	4603      	mov	r3, r0
 8004066:	2b00      	cmp	r3, #0
 8004068:	d001      	beq.n	800406e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800406a:	2301      	movs	r3, #1
 800406c:	e034      	b.n	80040d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004074:	d028      	beq.n	80040c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004076:	f7fe f9cd 	bl	8002414 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	68ba      	ldr	r2, [r7, #8]
 8004082:	429a      	cmp	r2, r3
 8004084:	d302      	bcc.n	800408c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d11d      	bne.n	80040c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	f003 0304 	and.w	r3, r3, #4
 8004096:	2b04      	cmp	r3, #4
 8004098:	d016      	beq.n	80040c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2200      	movs	r2, #0
 800409e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2220      	movs	r2, #32
 80040a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2200      	movs	r2, #0
 80040ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b4:	f043 0220 	orr.w	r2, r3, #32
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e007      	b.n	80040d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	695b      	ldr	r3, [r3, #20]
 80040ce:	f003 0304 	and.w	r3, r3, #4
 80040d2:	2b04      	cmp	r3, #4
 80040d4:	d1c3      	bne.n	800405e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80040d6:	2300      	movs	r3, #0
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3710      	adds	r7, #16
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}

080040e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040ec:	e049      	b.n	8004182 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	f003 0310 	and.w	r3, r3, #16
 80040f8:	2b10      	cmp	r3, #16
 80040fa:	d119      	bne.n	8004130 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f06f 0210 	mvn.w	r2, #16
 8004104:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	2200      	movs	r2, #0
 800410a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2220      	movs	r2, #32
 8004110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e030      	b.n	8004192 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004130:	f7fe f970 	bl	8002414 <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	68ba      	ldr	r2, [r7, #8]
 800413c:	429a      	cmp	r2, r3
 800413e:	d302      	bcc.n	8004146 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d11d      	bne.n	8004182 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004150:	2b40      	cmp	r3, #64	@ 0x40
 8004152:	d016      	beq.n	8004182 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2220      	movs	r2, #32
 800415e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800416e:	f043 0220 	orr.w	r2, r3, #32
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e007      	b.n	8004192 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	695b      	ldr	r3, [r3, #20]
 8004188:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800418c:	2b40      	cmp	r3, #64	@ 0x40
 800418e:	d1ae      	bne.n	80040ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800419a:	b480      	push	{r7}
 800419c:	b083      	sub	sp, #12
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	695b      	ldr	r3, [r3, #20]
 80041a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041b0:	d11b      	bne.n	80041ea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80041ba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2200      	movs	r2, #0
 80041c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2220      	movs	r2, #32
 80041c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d6:	f043 0204 	orr.w	r2, r3, #4
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	e000      	b.n	80041ec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80041ea:	2300      	movs	r3, #0
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	370c      	adds	r7, #12
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b086      	sub	sp, #24
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d101      	bne.n	800420a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004206:	2301      	movs	r3, #1
 8004208:	e267      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0301 	and.w	r3, r3, #1
 8004212:	2b00      	cmp	r3, #0
 8004214:	d075      	beq.n	8004302 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004216:	4b88      	ldr	r3, [pc, #544]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004218:	689b      	ldr	r3, [r3, #8]
 800421a:	f003 030c 	and.w	r3, r3, #12
 800421e:	2b04      	cmp	r3, #4
 8004220:	d00c      	beq.n	800423c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004222:	4b85      	ldr	r3, [pc, #532]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800422a:	2b08      	cmp	r3, #8
 800422c:	d112      	bne.n	8004254 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800422e:	4b82      	ldr	r3, [pc, #520]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004236:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800423a:	d10b      	bne.n	8004254 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800423c:	4b7e      	ldr	r3, [pc, #504]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d05b      	beq.n	8004300 <HAL_RCC_OscConfig+0x108>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d157      	bne.n	8004300 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e242      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800425c:	d106      	bne.n	800426c <HAL_RCC_OscConfig+0x74>
 800425e:	4b76      	ldr	r3, [pc, #472]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a75      	ldr	r2, [pc, #468]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004264:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004268:	6013      	str	r3, [r2, #0]
 800426a:	e01d      	b.n	80042a8 <HAL_RCC_OscConfig+0xb0>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004274:	d10c      	bne.n	8004290 <HAL_RCC_OscConfig+0x98>
 8004276:	4b70      	ldr	r3, [pc, #448]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a6f      	ldr	r2, [pc, #444]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 800427c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004280:	6013      	str	r3, [r2, #0]
 8004282:	4b6d      	ldr	r3, [pc, #436]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a6c      	ldr	r2, [pc, #432]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004288:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800428c:	6013      	str	r3, [r2, #0]
 800428e:	e00b      	b.n	80042a8 <HAL_RCC_OscConfig+0xb0>
 8004290:	4b69      	ldr	r3, [pc, #420]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a68      	ldr	r2, [pc, #416]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004296:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800429a:	6013      	str	r3, [r2, #0]
 800429c:	4b66      	ldr	r3, [pc, #408]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a65      	ldr	r2, [pc, #404]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 80042a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80042a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d013      	beq.n	80042d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b0:	f7fe f8b0 	bl	8002414 <HAL_GetTick>
 80042b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042b6:	e008      	b.n	80042ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042b8:	f7fe f8ac 	bl	8002414 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b64      	cmp	r3, #100	@ 0x64
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e207      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042ca:	4b5b      	ldr	r3, [pc, #364]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d0f0      	beq.n	80042b8 <HAL_RCC_OscConfig+0xc0>
 80042d6:	e014      	b.n	8004302 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d8:	f7fe f89c 	bl	8002414 <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80042e0:	f7fe f898 	bl	8002414 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b64      	cmp	r3, #100	@ 0x64
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e1f3      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80042f2:	4b51      	ldr	r3, [pc, #324]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1f0      	bne.n	80042e0 <HAL_RCC_OscConfig+0xe8>
 80042fe:	e000      	b.n	8004302 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004300:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	2b00      	cmp	r3, #0
 800430c:	d063      	beq.n	80043d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800430e:	4b4a      	ldr	r3, [pc, #296]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	f003 030c 	and.w	r3, r3, #12
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00b      	beq.n	8004332 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800431a:	4b47      	ldr	r3, [pc, #284]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004322:	2b08      	cmp	r3, #8
 8004324:	d11c      	bne.n	8004360 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004326:	4b44      	ldr	r3, [pc, #272]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d116      	bne.n	8004360 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004332:	4b41      	ldr	r3, [pc, #260]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 0302 	and.w	r3, r3, #2
 800433a:	2b00      	cmp	r3, #0
 800433c:	d005      	beq.n	800434a <HAL_RCC_OscConfig+0x152>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d001      	beq.n	800434a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004346:	2301      	movs	r3, #1
 8004348:	e1c7      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800434a:	4b3b      	ldr	r3, [pc, #236]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	00db      	lsls	r3, r3, #3
 8004358:	4937      	ldr	r1, [pc, #220]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 800435a:	4313      	orrs	r3, r2
 800435c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800435e:	e03a      	b.n	80043d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d020      	beq.n	80043aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004368:	4b34      	ldr	r3, [pc, #208]	@ (800443c <HAL_RCC_OscConfig+0x244>)
 800436a:	2201      	movs	r2, #1
 800436c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800436e:	f7fe f851 	bl	8002414 <HAL_GetTick>
 8004372:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004374:	e008      	b.n	8004388 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004376:	f7fe f84d 	bl	8002414 <HAL_GetTick>
 800437a:	4602      	mov	r2, r0
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	2b02      	cmp	r3, #2
 8004382:	d901      	bls.n	8004388 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004384:	2303      	movs	r3, #3
 8004386:	e1a8      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004388:	4b2b      	ldr	r3, [pc, #172]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0302 	and.w	r3, r3, #2
 8004390:	2b00      	cmp	r3, #0
 8004392:	d0f0      	beq.n	8004376 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004394:	4b28      	ldr	r3, [pc, #160]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	691b      	ldr	r3, [r3, #16]
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	4925      	ldr	r1, [pc, #148]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	600b      	str	r3, [r1, #0]
 80043a8:	e015      	b.n	80043d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043aa:	4b24      	ldr	r3, [pc, #144]	@ (800443c <HAL_RCC_OscConfig+0x244>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b0:	f7fe f830 	bl	8002414 <HAL_GetTick>
 80043b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043b6:	e008      	b.n	80043ca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043b8:	f7fe f82c 	bl	8002414 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d901      	bls.n	80043ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e187      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0302 	and.w	r3, r3, #2
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d1f0      	bne.n	80043b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0308 	and.w	r3, r3, #8
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d036      	beq.n	8004450 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d016      	beq.n	8004418 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043ea:	4b15      	ldr	r3, [pc, #84]	@ (8004440 <HAL_RCC_OscConfig+0x248>)
 80043ec:	2201      	movs	r2, #1
 80043ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043f0:	f7fe f810 	bl	8002414 <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043f8:	f7fe f80c 	bl	8002414 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e167      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800440a:	4b0b      	ldr	r3, [pc, #44]	@ (8004438 <HAL_RCC_OscConfig+0x240>)
 800440c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0f0      	beq.n	80043f8 <HAL_RCC_OscConfig+0x200>
 8004416:	e01b      	b.n	8004450 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004418:	4b09      	ldr	r3, [pc, #36]	@ (8004440 <HAL_RCC_OscConfig+0x248>)
 800441a:	2200      	movs	r2, #0
 800441c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800441e:	f7fd fff9 	bl	8002414 <HAL_GetTick>
 8004422:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004424:	e00e      	b.n	8004444 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004426:	f7fd fff5 	bl	8002414 <HAL_GetTick>
 800442a:	4602      	mov	r2, r0
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	1ad3      	subs	r3, r2, r3
 8004430:	2b02      	cmp	r3, #2
 8004432:	d907      	bls.n	8004444 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e150      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
 8004438:	40023800 	.word	0x40023800
 800443c:	42470000 	.word	0x42470000
 8004440:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004444:	4b88      	ldr	r3, [pc, #544]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004446:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1ea      	bne.n	8004426 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0304 	and.w	r3, r3, #4
 8004458:	2b00      	cmp	r3, #0
 800445a:	f000 8097 	beq.w	800458c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800445e:	2300      	movs	r3, #0
 8004460:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004462:	4b81      	ldr	r3, [pc, #516]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004466:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10f      	bne.n	800448e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800446e:	2300      	movs	r3, #0
 8004470:	60bb      	str	r3, [r7, #8]
 8004472:	4b7d      	ldr	r3, [pc, #500]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004476:	4a7c      	ldr	r2, [pc, #496]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004478:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800447c:	6413      	str	r3, [r2, #64]	@ 0x40
 800447e:	4b7a      	ldr	r3, [pc, #488]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004482:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004486:	60bb      	str	r3, [r7, #8]
 8004488:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800448a:	2301      	movs	r3, #1
 800448c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800448e:	4b77      	ldr	r3, [pc, #476]	@ (800466c <HAL_RCC_OscConfig+0x474>)
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004496:	2b00      	cmp	r3, #0
 8004498:	d118      	bne.n	80044cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800449a:	4b74      	ldr	r3, [pc, #464]	@ (800466c <HAL_RCC_OscConfig+0x474>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a73      	ldr	r2, [pc, #460]	@ (800466c <HAL_RCC_OscConfig+0x474>)
 80044a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80044a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044a6:	f7fd ffb5 	bl	8002414 <HAL_GetTick>
 80044aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044ac:	e008      	b.n	80044c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044ae:	f7fd ffb1 	bl	8002414 <HAL_GetTick>
 80044b2:	4602      	mov	r2, r0
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d901      	bls.n	80044c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e10c      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044c0:	4b6a      	ldr	r3, [pc, #424]	@ (800466c <HAL_RCC_OscConfig+0x474>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d0f0      	beq.n	80044ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d106      	bne.n	80044e2 <HAL_RCC_OscConfig+0x2ea>
 80044d4:	4b64      	ldr	r3, [pc, #400]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 80044d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044d8:	4a63      	ldr	r2, [pc, #396]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 80044da:	f043 0301 	orr.w	r3, r3, #1
 80044de:	6713      	str	r3, [r2, #112]	@ 0x70
 80044e0:	e01c      	b.n	800451c <HAL_RCC_OscConfig+0x324>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	2b05      	cmp	r3, #5
 80044e8:	d10c      	bne.n	8004504 <HAL_RCC_OscConfig+0x30c>
 80044ea:	4b5f      	ldr	r3, [pc, #380]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 80044ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044ee:	4a5e      	ldr	r2, [pc, #376]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 80044f0:	f043 0304 	orr.w	r3, r3, #4
 80044f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80044f6:	4b5c      	ldr	r3, [pc, #368]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 80044f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044fa:	4a5b      	ldr	r2, [pc, #364]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 80044fc:	f043 0301 	orr.w	r3, r3, #1
 8004500:	6713      	str	r3, [r2, #112]	@ 0x70
 8004502:	e00b      	b.n	800451c <HAL_RCC_OscConfig+0x324>
 8004504:	4b58      	ldr	r3, [pc, #352]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004506:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004508:	4a57      	ldr	r2, [pc, #348]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 800450a:	f023 0301 	bic.w	r3, r3, #1
 800450e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004510:	4b55      	ldr	r3, [pc, #340]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004512:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004514:	4a54      	ldr	r2, [pc, #336]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004516:	f023 0304 	bic.w	r3, r3, #4
 800451a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d015      	beq.n	8004550 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004524:	f7fd ff76 	bl	8002414 <HAL_GetTick>
 8004528:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800452a:	e00a      	b.n	8004542 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800452c:	f7fd ff72 	bl	8002414 <HAL_GetTick>
 8004530:	4602      	mov	r2, r0
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	1ad3      	subs	r3, r2, r3
 8004536:	f241 3288 	movw	r2, #5000	@ 0x1388
 800453a:	4293      	cmp	r3, r2
 800453c:	d901      	bls.n	8004542 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e0cb      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004542:	4b49      	ldr	r3, [pc, #292]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004546:	f003 0302 	and.w	r3, r3, #2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d0ee      	beq.n	800452c <HAL_RCC_OscConfig+0x334>
 800454e:	e014      	b.n	800457a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004550:	f7fd ff60 	bl	8002414 <HAL_GetTick>
 8004554:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004556:	e00a      	b.n	800456e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004558:	f7fd ff5c 	bl	8002414 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004566:	4293      	cmp	r3, r2
 8004568:	d901      	bls.n	800456e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800456a:	2303      	movs	r3, #3
 800456c:	e0b5      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800456e:	4b3e      	ldr	r3, [pc, #248]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004572:	f003 0302 	and.w	r3, r3, #2
 8004576:	2b00      	cmp	r3, #0
 8004578:	d1ee      	bne.n	8004558 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800457a:	7dfb      	ldrb	r3, [r7, #23]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d105      	bne.n	800458c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004580:	4b39      	ldr	r3, [pc, #228]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004584:	4a38      	ldr	r2, [pc, #224]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004586:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800458a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	699b      	ldr	r3, [r3, #24]
 8004590:	2b00      	cmp	r3, #0
 8004592:	f000 80a1 	beq.w	80046d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004596:	4b34      	ldr	r3, [pc, #208]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004598:	689b      	ldr	r3, [r3, #8]
 800459a:	f003 030c 	and.w	r3, r3, #12
 800459e:	2b08      	cmp	r3, #8
 80045a0:	d05c      	beq.n	800465c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	699b      	ldr	r3, [r3, #24]
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d141      	bne.n	800462e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045aa:	4b31      	ldr	r3, [pc, #196]	@ (8004670 <HAL_RCC_OscConfig+0x478>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b0:	f7fd ff30 	bl	8002414 <HAL_GetTick>
 80045b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80045b8:	f7fd ff2c 	bl	8002414 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e087      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ca:	4b27      	ldr	r3, [pc, #156]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1f0      	bne.n	80045b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	69da      	ldr	r2, [r3, #28]
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6a1b      	ldr	r3, [r3, #32]
 80045de:	431a      	orrs	r2, r3
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e4:	019b      	lsls	r3, r3, #6
 80045e6:	431a      	orrs	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ec:	085b      	lsrs	r3, r3, #1
 80045ee:	3b01      	subs	r3, #1
 80045f0:	041b      	lsls	r3, r3, #16
 80045f2:	431a      	orrs	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f8:	061b      	lsls	r3, r3, #24
 80045fa:	491b      	ldr	r1, [pc, #108]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 80045fc:	4313      	orrs	r3, r2
 80045fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004600:	4b1b      	ldr	r3, [pc, #108]	@ (8004670 <HAL_RCC_OscConfig+0x478>)
 8004602:	2201      	movs	r2, #1
 8004604:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004606:	f7fd ff05 	bl	8002414 <HAL_GetTick>
 800460a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800460c:	e008      	b.n	8004620 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800460e:	f7fd ff01 	bl	8002414 <HAL_GetTick>
 8004612:	4602      	mov	r2, r0
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	1ad3      	subs	r3, r2, r3
 8004618:	2b02      	cmp	r3, #2
 800461a:	d901      	bls.n	8004620 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800461c:	2303      	movs	r3, #3
 800461e:	e05c      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004620:	4b11      	ldr	r3, [pc, #68]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004628:	2b00      	cmp	r3, #0
 800462a:	d0f0      	beq.n	800460e <HAL_RCC_OscConfig+0x416>
 800462c:	e054      	b.n	80046d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800462e:	4b10      	ldr	r3, [pc, #64]	@ (8004670 <HAL_RCC_OscConfig+0x478>)
 8004630:	2200      	movs	r2, #0
 8004632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004634:	f7fd feee 	bl	8002414 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800463a:	e008      	b.n	800464e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800463c:	f7fd feea 	bl	8002414 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	2b02      	cmp	r3, #2
 8004648:	d901      	bls.n	800464e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e045      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800464e:	4b06      	ldr	r3, [pc, #24]	@ (8004668 <HAL_RCC_OscConfig+0x470>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004656:	2b00      	cmp	r3, #0
 8004658:	d1f0      	bne.n	800463c <HAL_RCC_OscConfig+0x444>
 800465a:	e03d      	b.n	80046d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	699b      	ldr	r3, [r3, #24]
 8004660:	2b01      	cmp	r3, #1
 8004662:	d107      	bne.n	8004674 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e038      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
 8004668:	40023800 	.word	0x40023800
 800466c:	40007000 	.word	0x40007000
 8004670:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004674:	4b1b      	ldr	r3, [pc, #108]	@ (80046e4 <HAL_RCC_OscConfig+0x4ec>)
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	2b01      	cmp	r3, #1
 8004680:	d028      	beq.n	80046d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800468c:	429a      	cmp	r2, r3
 800468e:	d121      	bne.n	80046d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800469a:	429a      	cmp	r2, r3
 800469c:	d11a      	bne.n	80046d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800469e:	68fa      	ldr	r2, [r7, #12]
 80046a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80046a4:	4013      	ands	r3, r2
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80046aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d111      	bne.n	80046d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046ba:	085b      	lsrs	r3, r3, #1
 80046bc:	3b01      	subs	r3, #1
 80046be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d107      	bne.n	80046d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d001      	beq.n	80046d8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80046d4:	2301      	movs	r3, #1
 80046d6:	e000      	b.n	80046da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3718      	adds	r7, #24
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	40023800 	.word	0x40023800

080046e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d101      	bne.n	80046fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e0cc      	b.n	8004896 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80046fc:	4b68      	ldr	r3, [pc, #416]	@ (80048a0 <HAL_RCC_ClockConfig+0x1b8>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f003 0307 	and.w	r3, r3, #7
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	429a      	cmp	r2, r3
 8004708:	d90c      	bls.n	8004724 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800470a:	4b65      	ldr	r3, [pc, #404]	@ (80048a0 <HAL_RCC_ClockConfig+0x1b8>)
 800470c:	683a      	ldr	r2, [r7, #0]
 800470e:	b2d2      	uxtb	r2, r2
 8004710:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004712:	4b63      	ldr	r3, [pc, #396]	@ (80048a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f003 0307 	and.w	r3, r3, #7
 800471a:	683a      	ldr	r2, [r7, #0]
 800471c:	429a      	cmp	r2, r3
 800471e:	d001      	beq.n	8004724 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004720:	2301      	movs	r3, #1
 8004722:	e0b8      	b.n	8004896 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	2b00      	cmp	r3, #0
 800472e:	d020      	beq.n	8004772 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 0304 	and.w	r3, r3, #4
 8004738:	2b00      	cmp	r3, #0
 800473a:	d005      	beq.n	8004748 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800473c:	4b59      	ldr	r3, [pc, #356]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	4a58      	ldr	r2, [pc, #352]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004742:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004746:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 0308 	and.w	r3, r3, #8
 8004750:	2b00      	cmp	r3, #0
 8004752:	d005      	beq.n	8004760 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004754:	4b53      	ldr	r3, [pc, #332]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	4a52      	ldr	r2, [pc, #328]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 800475a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800475e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004760:	4b50      	ldr	r3, [pc, #320]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	494d      	ldr	r1, [pc, #308]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 800476e:	4313      	orrs	r3, r2
 8004770:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d044      	beq.n	8004808 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	2b01      	cmp	r3, #1
 8004784:	d107      	bne.n	8004796 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004786:	4b47      	ldr	r3, [pc, #284]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d119      	bne.n	80047c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e07f      	b.n	8004896 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	2b02      	cmp	r3, #2
 800479c:	d003      	beq.n	80047a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80047a2:	2b03      	cmp	r3, #3
 80047a4:	d107      	bne.n	80047b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047a6:	4b3f      	ldr	r3, [pc, #252]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d109      	bne.n	80047c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e06f      	b.n	8004896 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047b6:	4b3b      	ldr	r3, [pc, #236]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0302 	and.w	r3, r3, #2
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d101      	bne.n	80047c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e067      	b.n	8004896 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80047c6:	4b37      	ldr	r3, [pc, #220]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 80047c8:	689b      	ldr	r3, [r3, #8]
 80047ca:	f023 0203 	bic.w	r2, r3, #3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	4934      	ldr	r1, [pc, #208]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80047d8:	f7fd fe1c 	bl	8002414 <HAL_GetTick>
 80047dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047de:	e00a      	b.n	80047f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047e0:	f7fd fe18 	bl	8002414 <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d901      	bls.n	80047f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e04f      	b.n	8004896 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80047f6:	4b2b      	ldr	r3, [pc, #172]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	f003 020c 	and.w	r2, r3, #12
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	685b      	ldr	r3, [r3, #4]
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	429a      	cmp	r2, r3
 8004806:	d1eb      	bne.n	80047e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004808:	4b25      	ldr	r3, [pc, #148]	@ (80048a0 <HAL_RCC_ClockConfig+0x1b8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0307 	and.w	r3, r3, #7
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	429a      	cmp	r2, r3
 8004814:	d20c      	bcs.n	8004830 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004816:	4b22      	ldr	r3, [pc, #136]	@ (80048a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004818:	683a      	ldr	r2, [r7, #0]
 800481a:	b2d2      	uxtb	r2, r2
 800481c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800481e:	4b20      	ldr	r3, [pc, #128]	@ (80048a0 <HAL_RCC_ClockConfig+0x1b8>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0307 	and.w	r3, r3, #7
 8004826:	683a      	ldr	r2, [r7, #0]
 8004828:	429a      	cmp	r2, r3
 800482a:	d001      	beq.n	8004830 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e032      	b.n	8004896 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0304 	and.w	r3, r3, #4
 8004838:	2b00      	cmp	r3, #0
 800483a:	d008      	beq.n	800484e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800483c:	4b19      	ldr	r3, [pc, #100]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	4916      	ldr	r1, [pc, #88]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 800484a:	4313      	orrs	r3, r2
 800484c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 0308 	and.w	r3, r3, #8
 8004856:	2b00      	cmp	r3, #0
 8004858:	d009      	beq.n	800486e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800485a:	4b12      	ldr	r3, [pc, #72]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	00db      	lsls	r3, r3, #3
 8004868:	490e      	ldr	r1, [pc, #56]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 800486a:	4313      	orrs	r3, r2
 800486c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800486e:	f000 f821 	bl	80048b4 <HAL_RCC_GetSysClockFreq>
 8004872:	4602      	mov	r2, r0
 8004874:	4b0b      	ldr	r3, [pc, #44]	@ (80048a4 <HAL_RCC_ClockConfig+0x1bc>)
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	091b      	lsrs	r3, r3, #4
 800487a:	f003 030f 	and.w	r3, r3, #15
 800487e:	490a      	ldr	r1, [pc, #40]	@ (80048a8 <HAL_RCC_ClockConfig+0x1c0>)
 8004880:	5ccb      	ldrb	r3, [r1, r3]
 8004882:	fa22 f303 	lsr.w	r3, r2, r3
 8004886:	4a09      	ldr	r2, [pc, #36]	@ (80048ac <HAL_RCC_ClockConfig+0x1c4>)
 8004888:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800488a:	4b09      	ldr	r3, [pc, #36]	@ (80048b0 <HAL_RCC_ClockConfig+0x1c8>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4618      	mov	r0, r3
 8004890:	f7fd fd7c 	bl	800238c <HAL_InitTick>

  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3710      	adds	r7, #16
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40023c00 	.word	0x40023c00
 80048a4:	40023800 	.word	0x40023800
 80048a8:	080057bc 	.word	0x080057bc
 80048ac:	20000004 	.word	0x20000004
 80048b0:	20000008 	.word	0x20000008

080048b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048b8:	b094      	sub	sp, #80	@ 0x50
 80048ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80048bc:	2300      	movs	r3, #0
 80048be:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80048c4:	2300      	movs	r3, #0
 80048c6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048cc:	4b79      	ldr	r3, [pc, #484]	@ (8004ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f003 030c 	and.w	r3, r3, #12
 80048d4:	2b08      	cmp	r3, #8
 80048d6:	d00d      	beq.n	80048f4 <HAL_RCC_GetSysClockFreq+0x40>
 80048d8:	2b08      	cmp	r3, #8
 80048da:	f200 80e1 	bhi.w	8004aa0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d002      	beq.n	80048e8 <HAL_RCC_GetSysClockFreq+0x34>
 80048e2:	2b04      	cmp	r3, #4
 80048e4:	d003      	beq.n	80048ee <HAL_RCC_GetSysClockFreq+0x3a>
 80048e6:	e0db      	b.n	8004aa0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80048e8:	4b73      	ldr	r3, [pc, #460]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x204>)
 80048ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048ec:	e0db      	b.n	8004aa6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80048ee:	4b73      	ldr	r3, [pc, #460]	@ (8004abc <HAL_RCC_GetSysClockFreq+0x208>)
 80048f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048f2:	e0d8      	b.n	8004aa6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80048f4:	4b6f      	ldr	r3, [pc, #444]	@ (8004ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048fc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80048fe:	4b6d      	ldr	r3, [pc, #436]	@ (8004ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d063      	beq.n	80049d2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800490a:	4b6a      	ldr	r3, [pc, #424]	@ (8004ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	099b      	lsrs	r3, r3, #6
 8004910:	2200      	movs	r2, #0
 8004912:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004914:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004918:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800491c:	633b      	str	r3, [r7, #48]	@ 0x30
 800491e:	2300      	movs	r3, #0
 8004920:	637b      	str	r3, [r7, #52]	@ 0x34
 8004922:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004926:	4622      	mov	r2, r4
 8004928:	462b      	mov	r3, r5
 800492a:	f04f 0000 	mov.w	r0, #0
 800492e:	f04f 0100 	mov.w	r1, #0
 8004932:	0159      	lsls	r1, r3, #5
 8004934:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004938:	0150      	lsls	r0, r2, #5
 800493a:	4602      	mov	r2, r0
 800493c:	460b      	mov	r3, r1
 800493e:	4621      	mov	r1, r4
 8004940:	1a51      	subs	r1, r2, r1
 8004942:	6139      	str	r1, [r7, #16]
 8004944:	4629      	mov	r1, r5
 8004946:	eb63 0301 	sbc.w	r3, r3, r1
 800494a:	617b      	str	r3, [r7, #20]
 800494c:	f04f 0200 	mov.w	r2, #0
 8004950:	f04f 0300 	mov.w	r3, #0
 8004954:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004958:	4659      	mov	r1, fp
 800495a:	018b      	lsls	r3, r1, #6
 800495c:	4651      	mov	r1, sl
 800495e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004962:	4651      	mov	r1, sl
 8004964:	018a      	lsls	r2, r1, #6
 8004966:	4651      	mov	r1, sl
 8004968:	ebb2 0801 	subs.w	r8, r2, r1
 800496c:	4659      	mov	r1, fp
 800496e:	eb63 0901 	sbc.w	r9, r3, r1
 8004972:	f04f 0200 	mov.w	r2, #0
 8004976:	f04f 0300 	mov.w	r3, #0
 800497a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800497e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004982:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004986:	4690      	mov	r8, r2
 8004988:	4699      	mov	r9, r3
 800498a:	4623      	mov	r3, r4
 800498c:	eb18 0303 	adds.w	r3, r8, r3
 8004990:	60bb      	str	r3, [r7, #8]
 8004992:	462b      	mov	r3, r5
 8004994:	eb49 0303 	adc.w	r3, r9, r3
 8004998:	60fb      	str	r3, [r7, #12]
 800499a:	f04f 0200 	mov.w	r2, #0
 800499e:	f04f 0300 	mov.w	r3, #0
 80049a2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80049a6:	4629      	mov	r1, r5
 80049a8:	024b      	lsls	r3, r1, #9
 80049aa:	4621      	mov	r1, r4
 80049ac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80049b0:	4621      	mov	r1, r4
 80049b2:	024a      	lsls	r2, r1, #9
 80049b4:	4610      	mov	r0, r2
 80049b6:	4619      	mov	r1, r3
 80049b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80049ba:	2200      	movs	r2, #0
 80049bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80049be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80049c4:	f7fc f826 	bl	8000a14 <__aeabi_uldivmod>
 80049c8:	4602      	mov	r2, r0
 80049ca:	460b      	mov	r3, r1
 80049cc:	4613      	mov	r3, r2
 80049ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049d0:	e058      	b.n	8004a84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049d2:	4b38      	ldr	r3, [pc, #224]	@ (8004ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	099b      	lsrs	r3, r3, #6
 80049d8:	2200      	movs	r2, #0
 80049da:	4618      	mov	r0, r3
 80049dc:	4611      	mov	r1, r2
 80049de:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80049e2:	623b      	str	r3, [r7, #32]
 80049e4:	2300      	movs	r3, #0
 80049e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80049e8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80049ec:	4642      	mov	r2, r8
 80049ee:	464b      	mov	r3, r9
 80049f0:	f04f 0000 	mov.w	r0, #0
 80049f4:	f04f 0100 	mov.w	r1, #0
 80049f8:	0159      	lsls	r1, r3, #5
 80049fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049fe:	0150      	lsls	r0, r2, #5
 8004a00:	4602      	mov	r2, r0
 8004a02:	460b      	mov	r3, r1
 8004a04:	4641      	mov	r1, r8
 8004a06:	ebb2 0a01 	subs.w	sl, r2, r1
 8004a0a:	4649      	mov	r1, r9
 8004a0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004a10:	f04f 0200 	mov.w	r2, #0
 8004a14:	f04f 0300 	mov.w	r3, #0
 8004a18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004a1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004a20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004a24:	ebb2 040a 	subs.w	r4, r2, sl
 8004a28:	eb63 050b 	sbc.w	r5, r3, fp
 8004a2c:	f04f 0200 	mov.w	r2, #0
 8004a30:	f04f 0300 	mov.w	r3, #0
 8004a34:	00eb      	lsls	r3, r5, #3
 8004a36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a3a:	00e2      	lsls	r2, r4, #3
 8004a3c:	4614      	mov	r4, r2
 8004a3e:	461d      	mov	r5, r3
 8004a40:	4643      	mov	r3, r8
 8004a42:	18e3      	adds	r3, r4, r3
 8004a44:	603b      	str	r3, [r7, #0]
 8004a46:	464b      	mov	r3, r9
 8004a48:	eb45 0303 	adc.w	r3, r5, r3
 8004a4c:	607b      	str	r3, [r7, #4]
 8004a4e:	f04f 0200 	mov.w	r2, #0
 8004a52:	f04f 0300 	mov.w	r3, #0
 8004a56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004a5a:	4629      	mov	r1, r5
 8004a5c:	028b      	lsls	r3, r1, #10
 8004a5e:	4621      	mov	r1, r4
 8004a60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a64:	4621      	mov	r1, r4
 8004a66:	028a      	lsls	r2, r1, #10
 8004a68:	4610      	mov	r0, r2
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004a6e:	2200      	movs	r2, #0
 8004a70:	61bb      	str	r3, [r7, #24]
 8004a72:	61fa      	str	r2, [r7, #28]
 8004a74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a78:	f7fb ffcc 	bl	8000a14 <__aeabi_uldivmod>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	460b      	mov	r3, r1
 8004a80:	4613      	mov	r3, r2
 8004a82:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004a84:	4b0b      	ldr	r3, [pc, #44]	@ (8004ab4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	0c1b      	lsrs	r3, r3, #16
 8004a8a:	f003 0303 	and.w	r3, r3, #3
 8004a8e:	3301      	adds	r3, #1
 8004a90:	005b      	lsls	r3, r3, #1
 8004a92:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004a94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004a96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a9e:	e002      	b.n	8004aa6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004aa0:	4b05      	ldr	r3, [pc, #20]	@ (8004ab8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004aa2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004aa4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004aa6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3750      	adds	r7, #80	@ 0x50
 8004aac:	46bd      	mov	sp, r7
 8004aae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ab2:	bf00      	nop
 8004ab4:	40023800 	.word	0x40023800
 8004ab8:	00f42400 	.word	0x00f42400
 8004abc:	007a1200 	.word	0x007a1200

08004ac0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ac4:	4b03      	ldr	r3, [pc, #12]	@ (8004ad4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr
 8004ad2:	bf00      	nop
 8004ad4:	20000004 	.word	0x20000004

08004ad8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004adc:	f7ff fff0 	bl	8004ac0 <HAL_RCC_GetHCLKFreq>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	4b05      	ldr	r3, [pc, #20]	@ (8004af8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	0a9b      	lsrs	r3, r3, #10
 8004ae8:	f003 0307 	and.w	r3, r3, #7
 8004aec:	4903      	ldr	r1, [pc, #12]	@ (8004afc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004aee:	5ccb      	ldrb	r3, [r1, r3]
 8004af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	40023800 	.word	0x40023800
 8004afc:	080057cc 	.word	0x080057cc

08004b00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b04:	f7ff ffdc 	bl	8004ac0 <HAL_RCC_GetHCLKFreq>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	4b05      	ldr	r3, [pc, #20]	@ (8004b20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	0b5b      	lsrs	r3, r3, #13
 8004b10:	f003 0307 	and.w	r3, r3, #7
 8004b14:	4903      	ldr	r1, [pc, #12]	@ (8004b24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b16:	5ccb      	ldrb	r3, [r1, r3]
 8004b18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	bd80      	pop	{r7, pc}
 8004b20:	40023800 	.word	0x40023800
 8004b24:	080057cc 	.word	0x080057cc

08004b28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e07b      	b.n	8004c32 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d108      	bne.n	8004b54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b4a:	d009      	beq.n	8004b60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	61da      	str	r2, [r3, #28]
 8004b52:	e005      	b.n	8004b60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d106      	bne.n	8004b80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b7a:	6878      	ldr	r0, [r7, #4]
 8004b7c:	f7fd fac8 	bl	8002110 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2202      	movs	r2, #2
 8004b84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b96:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004ba8:	431a      	orrs	r2, r3
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004bb2:	431a      	orrs	r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	691b      	ldr	r3, [r3, #16]
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	431a      	orrs	r2, r3
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	431a      	orrs	r2, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	699b      	ldr	r3, [r3, #24]
 8004bcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bd0:	431a      	orrs	r2, r3
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	69db      	ldr	r3, [r3, #28]
 8004bd6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a1b      	ldr	r3, [r3, #32]
 8004be0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004be4:	ea42 0103 	orr.w	r1, r2, r3
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bec:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	430a      	orrs	r2, r1
 8004bf6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	0c1b      	lsrs	r3, r3, #16
 8004bfe:	f003 0104 	and.w	r1, r3, #4
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c06:	f003 0210 	and.w	r2, r3, #16
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	430a      	orrs	r2, r1
 8004c10:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	69da      	ldr	r2, [r3, #28]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c20:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3708      	adds	r7, #8
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}

08004c3a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004c3a:	b580      	push	{r7, lr}
 8004c3c:	b08a      	sub	sp, #40	@ 0x28
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	60f8      	str	r0, [r7, #12]
 8004c42:	60b9      	str	r1, [r7, #8]
 8004c44:	607a      	str	r2, [r7, #4]
 8004c46:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c4c:	f7fd fbe2 	bl	8002414 <HAL_GetTick>
 8004c50:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c58:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004c60:	887b      	ldrh	r3, [r7, #2]
 8004c62:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c64:	7ffb      	ldrb	r3, [r7, #31]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d00c      	beq.n	8004c84 <HAL_SPI_TransmitReceive+0x4a>
 8004c6a:	69bb      	ldr	r3, [r7, #24]
 8004c6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c70:	d106      	bne.n	8004c80 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d102      	bne.n	8004c80 <HAL_SPI_TransmitReceive+0x46>
 8004c7a:	7ffb      	ldrb	r3, [r7, #31]
 8004c7c:	2b04      	cmp	r3, #4
 8004c7e:	d001      	beq.n	8004c84 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004c80:	2302      	movs	r3, #2
 8004c82:	e17f      	b.n	8004f84 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d005      	beq.n	8004c96 <HAL_SPI_TransmitReceive+0x5c>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d002      	beq.n	8004c96 <HAL_SPI_TransmitReceive+0x5c>
 8004c90:	887b      	ldrh	r3, [r7, #2]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d101      	bne.n	8004c9a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e174      	b.n	8004f84 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	d101      	bne.n	8004ca8 <HAL_SPI_TransmitReceive+0x6e>
 8004ca4:	2302      	movs	r3, #2
 8004ca6:	e16d      	b.n	8004f84 <HAL_SPI_TransmitReceive+0x34a>
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b04      	cmp	r3, #4
 8004cba:	d003      	beq.n	8004cc4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2205      	movs	r2, #5
 8004cc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	687a      	ldr	r2, [r7, #4]
 8004cce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	887a      	ldrh	r2, [r7, #2]
 8004cd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	887a      	ldrh	r2, [r7, #2]
 8004cda:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	68ba      	ldr	r2, [r7, #8]
 8004ce0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	887a      	ldrh	r2, [r7, #2]
 8004ce6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	887a      	ldrh	r2, [r7, #2]
 8004cec:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d04:	2b40      	cmp	r3, #64	@ 0x40
 8004d06:	d007      	beq.n	8004d18 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d16:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d20:	d17e      	bne.n	8004e20 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d002      	beq.n	8004d30 <HAL_SPI_TransmitReceive+0xf6>
 8004d2a:	8afb      	ldrh	r3, [r7, #22]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d16c      	bne.n	8004e0a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d34:	881a      	ldrh	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d40:	1c9a      	adds	r2, r3, #2
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d4a:	b29b      	uxth	r3, r3
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	b29a      	uxth	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d54:	e059      	b.n	8004e0a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b02      	cmp	r3, #2
 8004d62:	d11b      	bne.n	8004d9c <HAL_SPI_TransmitReceive+0x162>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d016      	beq.n	8004d9c <HAL_SPI_TransmitReceive+0x162>
 8004d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d70:	2b01      	cmp	r3, #1
 8004d72:	d113      	bne.n	8004d9c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d78:	881a      	ldrh	r2, [r3, #0]
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d84:	1c9a      	adds	r2, r3, #2
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d8e:	b29b      	uxth	r3, r3
 8004d90:	3b01      	subs	r3, #1
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	2b01      	cmp	r3, #1
 8004da8:	d119      	bne.n	8004dde <HAL_SPI_TransmitReceive+0x1a4>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dae:	b29b      	uxth	r3, r3
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d014      	beq.n	8004dde <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	68da      	ldr	r2, [r3, #12]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dbe:	b292      	uxth	r2, r2
 8004dc0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc6:	1c9a      	adds	r2, r3, #2
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	b29a      	uxth	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004dde:	f7fd fb19 	bl	8002414 <HAL_GetTick>
 8004de2:	4602      	mov	r2, r0
 8004de4:	6a3b      	ldr	r3, [r7, #32]
 8004de6:	1ad3      	subs	r3, r2, r3
 8004de8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d80d      	bhi.n	8004e0a <HAL_SPI_TransmitReceive+0x1d0>
 8004dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004df4:	d009      	beq.n	8004e0a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e0bc      	b.n	8004f84 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d1a0      	bne.n	8004d56 <HAL_SPI_TransmitReceive+0x11c>
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d19b      	bne.n	8004d56 <HAL_SPI_TransmitReceive+0x11c>
 8004e1e:	e082      	b.n	8004f26 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d002      	beq.n	8004e2e <HAL_SPI_TransmitReceive+0x1f4>
 8004e28:	8afb      	ldrh	r3, [r7, #22]
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d171      	bne.n	8004f12 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	330c      	adds	r3, #12
 8004e38:	7812      	ldrb	r2, [r2, #0]
 8004e3a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e40:	1c5a      	adds	r2, r3, #1
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e4a:	b29b      	uxth	r3, r3
 8004e4c:	3b01      	subs	r3, #1
 8004e4e:	b29a      	uxth	r2, r3
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e54:	e05d      	b.n	8004f12 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	f003 0302 	and.w	r3, r3, #2
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d11c      	bne.n	8004e9e <HAL_SPI_TransmitReceive+0x264>
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d017      	beq.n	8004e9e <HAL_SPI_TransmitReceive+0x264>
 8004e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d114      	bne.n	8004e9e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	330c      	adds	r3, #12
 8004e7e:	7812      	ldrb	r2, [r2, #0]
 8004e80:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e86:	1c5a      	adds	r2, r3, #1
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	3b01      	subs	r3, #1
 8004e94:	b29a      	uxth	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f003 0301 	and.w	r3, r3, #1
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	d119      	bne.n	8004ee0 <HAL_SPI_TransmitReceive+0x2a6>
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d014      	beq.n	8004ee0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	68da      	ldr	r2, [r3, #12]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec0:	b2d2      	uxtb	r2, r2
 8004ec2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec8:	1c5a      	adds	r2, r3, #1
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004edc:	2301      	movs	r3, #1
 8004ede:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ee0:	f7fd fa98 	bl	8002414 <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	6a3b      	ldr	r3, [r7, #32]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d803      	bhi.n	8004ef8 <HAL_SPI_TransmitReceive+0x2be>
 8004ef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef6:	d102      	bne.n	8004efe <HAL_SPI_TransmitReceive+0x2c4>
 8004ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d109      	bne.n	8004f12 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e038      	b.n	8004f84 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f16:	b29b      	uxth	r3, r3
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d19c      	bne.n	8004e56 <HAL_SPI_TransmitReceive+0x21c>
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d197      	bne.n	8004e56 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f26:	6a3a      	ldr	r2, [r7, #32]
 8004f28:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f2a:	68f8      	ldr	r0, [r7, #12]
 8004f2c:	f000 f8b6 	bl	800509c <SPI_EndRxTxTransaction>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d008      	beq.n	8004f48 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2220      	movs	r2, #32
 8004f3a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e01d      	b.n	8004f84 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d10a      	bne.n	8004f66 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f50:	2300      	movs	r3, #0
 8004f52:	613b      	str	r3, [r7, #16]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	613b      	str	r3, [r7, #16]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	613b      	str	r3, [r7, #16]
 8004f64:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2201      	movs	r2, #1
 8004f6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d001      	beq.n	8004f82 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e000      	b.n	8004f84 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004f82:	2300      	movs	r3, #0
  }
}
 8004f84:	4618      	mov	r0, r3
 8004f86:	3728      	adds	r7, #40	@ 0x28
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	bd80      	pop	{r7, pc}

08004f8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b088      	sub	sp, #32
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	60f8      	str	r0, [r7, #12]
 8004f94:	60b9      	str	r1, [r7, #8]
 8004f96:	603b      	str	r3, [r7, #0]
 8004f98:	4613      	mov	r3, r2
 8004f9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f9c:	f7fd fa3a 	bl	8002414 <HAL_GetTick>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa4:	1a9b      	subs	r3, r3, r2
 8004fa6:	683a      	ldr	r2, [r7, #0]
 8004fa8:	4413      	add	r3, r2
 8004faa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004fac:	f7fd fa32 	bl	8002414 <HAL_GetTick>
 8004fb0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004fb2:	4b39      	ldr	r3, [pc, #228]	@ (8005098 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	015b      	lsls	r3, r3, #5
 8004fb8:	0d1b      	lsrs	r3, r3, #20
 8004fba:	69fa      	ldr	r2, [r7, #28]
 8004fbc:	fb02 f303 	mul.w	r3, r2, r3
 8004fc0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fc2:	e055      	b.n	8005070 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fca:	d051      	beq.n	8005070 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004fcc:	f7fd fa22 	bl	8002414 <HAL_GetTick>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	1ad3      	subs	r3, r2, r3
 8004fd6:	69fa      	ldr	r2, [r7, #28]
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d902      	bls.n	8004fe2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004fdc:	69fb      	ldr	r3, [r7, #28]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d13d      	bne.n	800505e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685a      	ldr	r2, [r3, #4]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004ff0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004ffa:	d111      	bne.n	8005020 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005004:	d004      	beq.n	8005010 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	689b      	ldr	r3, [r3, #8]
 800500a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800500e:	d107      	bne.n	8005020 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800501e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005024:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005028:	d10f      	bne.n	800504a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005038:	601a      	str	r2, [r3, #0]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005048:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2201      	movs	r2, #1
 800504e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e018      	b.n	8005090 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d102      	bne.n	800506a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005064:	2300      	movs	r3, #0
 8005066:	61fb      	str	r3, [r7, #28]
 8005068:	e002      	b.n	8005070 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	3b01      	subs	r3, #1
 800506e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	689a      	ldr	r2, [r3, #8]
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	4013      	ands	r3, r2
 800507a:	68ba      	ldr	r2, [r7, #8]
 800507c:	429a      	cmp	r2, r3
 800507e:	bf0c      	ite	eq
 8005080:	2301      	moveq	r3, #1
 8005082:	2300      	movne	r3, #0
 8005084:	b2db      	uxtb	r3, r3
 8005086:	461a      	mov	r2, r3
 8005088:	79fb      	ldrb	r3, [r7, #7]
 800508a:	429a      	cmp	r2, r3
 800508c:	d19a      	bne.n	8004fc4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3720      	adds	r7, #32
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}
 8005098:	20000004 	.word	0x20000004

0800509c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b088      	sub	sp, #32
 80050a0:	af02      	add	r7, sp, #8
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	9300      	str	r3, [sp, #0]
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	2201      	movs	r2, #1
 80050b0:	2102      	movs	r1, #2
 80050b2:	68f8      	ldr	r0, [r7, #12]
 80050b4:	f7ff ff6a 	bl	8004f8c <SPI_WaitFlagStateUntilTimeout>
 80050b8:	4603      	mov	r3, r0
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d007      	beq.n	80050ce <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050c2:	f043 0220 	orr.w	r2, r3, #32
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80050ca:	2303      	movs	r3, #3
 80050cc:	e032      	b.n	8005134 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80050ce:	4b1b      	ldr	r3, [pc, #108]	@ (800513c <SPI_EndRxTxTransaction+0xa0>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a1b      	ldr	r2, [pc, #108]	@ (8005140 <SPI_EndRxTxTransaction+0xa4>)
 80050d4:	fba2 2303 	umull	r2, r3, r2, r3
 80050d8:	0d5b      	lsrs	r3, r3, #21
 80050da:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80050de:	fb02 f303 	mul.w	r3, r2, r3
 80050e2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050ec:	d112      	bne.n	8005114 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	9300      	str	r3, [sp, #0]
 80050f2:	68bb      	ldr	r3, [r7, #8]
 80050f4:	2200      	movs	r2, #0
 80050f6:	2180      	movs	r1, #128	@ 0x80
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f7ff ff47 	bl	8004f8c <SPI_WaitFlagStateUntilTimeout>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d016      	beq.n	8005132 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005108:	f043 0220 	orr.w	r2, r3, #32
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005110:	2303      	movs	r3, #3
 8005112:	e00f      	b.n	8005134 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00a      	beq.n	8005130 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	3b01      	subs	r3, #1
 800511e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800512a:	2b80      	cmp	r3, #128	@ 0x80
 800512c:	d0f2      	beq.n	8005114 <SPI_EndRxTxTransaction+0x78>
 800512e:	e000      	b.n	8005132 <SPI_EndRxTxTransaction+0x96>
        break;
 8005130:	bf00      	nop
  }

  return HAL_OK;
 8005132:	2300      	movs	r3, #0
}
 8005134:	4618      	mov	r0, r3
 8005136:	3718      	adds	r7, #24
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	20000004 	.word	0x20000004
 8005140:	165e9f81 	.word	0x165e9f81

08005144 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b082      	sub	sp, #8
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e042      	b.n	80051dc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800515c:	b2db      	uxtb	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d106      	bne.n	8005170 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f7fd f838 	bl	80021e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2224      	movs	r2, #36	@ 0x24
 8005174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	68da      	ldr	r2, [r3, #12]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005186:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005188:	6878      	ldr	r0, [r7, #4]
 800518a:	f000 f82b 	bl	80051e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	691a      	ldr	r2, [r3, #16]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800519c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	695a      	ldr	r2, [r3, #20]
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80051ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	68da      	ldr	r2, [r3, #12]
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80051bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2200      	movs	r2, #0
 80051c2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2220      	movs	r2, #32
 80051c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2220      	movs	r2, #32
 80051d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2200      	movs	r2, #0
 80051d8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80051da:	2300      	movs	r3, #0
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3708      	adds	r7, #8
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80051e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80051e8:	b0c0      	sub	sp, #256	@ 0x100
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80051f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	691b      	ldr	r3, [r3, #16]
 80051f8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80051fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005200:	68d9      	ldr	r1, [r3, #12]
 8005202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	ea40 0301 	orr.w	r3, r0, r1
 800520c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800520e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005212:	689a      	ldr	r2, [r3, #8]
 8005214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	431a      	orrs	r2, r3
 800521c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005220:	695b      	ldr	r3, [r3, #20]
 8005222:	431a      	orrs	r2, r3
 8005224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005228:	69db      	ldr	r3, [r3, #28]
 800522a:	4313      	orrs	r3, r2
 800522c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	68db      	ldr	r3, [r3, #12]
 8005238:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800523c:	f021 010c 	bic.w	r1, r1, #12
 8005240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800524a:	430b      	orrs	r3, r1
 800524c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800524e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	695b      	ldr	r3, [r3, #20]
 8005256:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800525a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800525e:	6999      	ldr	r1, [r3, #24]
 8005260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	ea40 0301 	orr.w	r3, r0, r1
 800526a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800526c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	4b8f      	ldr	r3, [pc, #572]	@ (80054b0 <UART_SetConfig+0x2cc>)
 8005274:	429a      	cmp	r2, r3
 8005276:	d005      	beq.n	8005284 <UART_SetConfig+0xa0>
 8005278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	4b8d      	ldr	r3, [pc, #564]	@ (80054b4 <UART_SetConfig+0x2d0>)
 8005280:	429a      	cmp	r2, r3
 8005282:	d104      	bne.n	800528e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005284:	f7ff fc3c 	bl	8004b00 <HAL_RCC_GetPCLK2Freq>
 8005288:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800528c:	e003      	b.n	8005296 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800528e:	f7ff fc23 	bl	8004ad8 <HAL_RCC_GetPCLK1Freq>
 8005292:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800529a:	69db      	ldr	r3, [r3, #28]
 800529c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052a0:	f040 810c 	bne.w	80054bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80052a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052a8:	2200      	movs	r2, #0
 80052aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80052ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80052b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80052b6:	4622      	mov	r2, r4
 80052b8:	462b      	mov	r3, r5
 80052ba:	1891      	adds	r1, r2, r2
 80052bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80052be:	415b      	adcs	r3, r3
 80052c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80052c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80052c6:	4621      	mov	r1, r4
 80052c8:	eb12 0801 	adds.w	r8, r2, r1
 80052cc:	4629      	mov	r1, r5
 80052ce:	eb43 0901 	adc.w	r9, r3, r1
 80052d2:	f04f 0200 	mov.w	r2, #0
 80052d6:	f04f 0300 	mov.w	r3, #0
 80052da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80052de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80052e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80052e6:	4690      	mov	r8, r2
 80052e8:	4699      	mov	r9, r3
 80052ea:	4623      	mov	r3, r4
 80052ec:	eb18 0303 	adds.w	r3, r8, r3
 80052f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80052f4:	462b      	mov	r3, r5
 80052f6:	eb49 0303 	adc.w	r3, r9, r3
 80052fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80052fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800530a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800530e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005312:	460b      	mov	r3, r1
 8005314:	18db      	adds	r3, r3, r3
 8005316:	653b      	str	r3, [r7, #80]	@ 0x50
 8005318:	4613      	mov	r3, r2
 800531a:	eb42 0303 	adc.w	r3, r2, r3
 800531e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005320:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005324:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005328:	f7fb fb74 	bl	8000a14 <__aeabi_uldivmod>
 800532c:	4602      	mov	r2, r0
 800532e:	460b      	mov	r3, r1
 8005330:	4b61      	ldr	r3, [pc, #388]	@ (80054b8 <UART_SetConfig+0x2d4>)
 8005332:	fba3 2302 	umull	r2, r3, r3, r2
 8005336:	095b      	lsrs	r3, r3, #5
 8005338:	011c      	lsls	r4, r3, #4
 800533a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800533e:	2200      	movs	r2, #0
 8005340:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005344:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005348:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800534c:	4642      	mov	r2, r8
 800534e:	464b      	mov	r3, r9
 8005350:	1891      	adds	r1, r2, r2
 8005352:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005354:	415b      	adcs	r3, r3
 8005356:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005358:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800535c:	4641      	mov	r1, r8
 800535e:	eb12 0a01 	adds.w	sl, r2, r1
 8005362:	4649      	mov	r1, r9
 8005364:	eb43 0b01 	adc.w	fp, r3, r1
 8005368:	f04f 0200 	mov.w	r2, #0
 800536c:	f04f 0300 	mov.w	r3, #0
 8005370:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005374:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005378:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800537c:	4692      	mov	sl, r2
 800537e:	469b      	mov	fp, r3
 8005380:	4643      	mov	r3, r8
 8005382:	eb1a 0303 	adds.w	r3, sl, r3
 8005386:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800538a:	464b      	mov	r3, r9
 800538c:	eb4b 0303 	adc.w	r3, fp, r3
 8005390:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	2200      	movs	r2, #0
 800539c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80053a0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80053a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80053a8:	460b      	mov	r3, r1
 80053aa:	18db      	adds	r3, r3, r3
 80053ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80053ae:	4613      	mov	r3, r2
 80053b0:	eb42 0303 	adc.w	r3, r2, r3
 80053b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80053b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80053ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80053be:	f7fb fb29 	bl	8000a14 <__aeabi_uldivmod>
 80053c2:	4602      	mov	r2, r0
 80053c4:	460b      	mov	r3, r1
 80053c6:	4611      	mov	r1, r2
 80053c8:	4b3b      	ldr	r3, [pc, #236]	@ (80054b8 <UART_SetConfig+0x2d4>)
 80053ca:	fba3 2301 	umull	r2, r3, r3, r1
 80053ce:	095b      	lsrs	r3, r3, #5
 80053d0:	2264      	movs	r2, #100	@ 0x64
 80053d2:	fb02 f303 	mul.w	r3, r2, r3
 80053d6:	1acb      	subs	r3, r1, r3
 80053d8:	00db      	lsls	r3, r3, #3
 80053da:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80053de:	4b36      	ldr	r3, [pc, #216]	@ (80054b8 <UART_SetConfig+0x2d4>)
 80053e0:	fba3 2302 	umull	r2, r3, r3, r2
 80053e4:	095b      	lsrs	r3, r3, #5
 80053e6:	005b      	lsls	r3, r3, #1
 80053e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80053ec:	441c      	add	r4, r3
 80053ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80053f2:	2200      	movs	r2, #0
 80053f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053f8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80053fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005400:	4642      	mov	r2, r8
 8005402:	464b      	mov	r3, r9
 8005404:	1891      	adds	r1, r2, r2
 8005406:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005408:	415b      	adcs	r3, r3
 800540a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800540c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005410:	4641      	mov	r1, r8
 8005412:	1851      	adds	r1, r2, r1
 8005414:	6339      	str	r1, [r7, #48]	@ 0x30
 8005416:	4649      	mov	r1, r9
 8005418:	414b      	adcs	r3, r1
 800541a:	637b      	str	r3, [r7, #52]	@ 0x34
 800541c:	f04f 0200 	mov.w	r2, #0
 8005420:	f04f 0300 	mov.w	r3, #0
 8005424:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005428:	4659      	mov	r1, fp
 800542a:	00cb      	lsls	r3, r1, #3
 800542c:	4651      	mov	r1, sl
 800542e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005432:	4651      	mov	r1, sl
 8005434:	00ca      	lsls	r2, r1, #3
 8005436:	4610      	mov	r0, r2
 8005438:	4619      	mov	r1, r3
 800543a:	4603      	mov	r3, r0
 800543c:	4642      	mov	r2, r8
 800543e:	189b      	adds	r3, r3, r2
 8005440:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005444:	464b      	mov	r3, r9
 8005446:	460a      	mov	r2, r1
 8005448:	eb42 0303 	adc.w	r3, r2, r3
 800544c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	2200      	movs	r2, #0
 8005458:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800545c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005460:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005464:	460b      	mov	r3, r1
 8005466:	18db      	adds	r3, r3, r3
 8005468:	62bb      	str	r3, [r7, #40]	@ 0x28
 800546a:	4613      	mov	r3, r2
 800546c:	eb42 0303 	adc.w	r3, r2, r3
 8005470:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005472:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005476:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800547a:	f7fb facb 	bl	8000a14 <__aeabi_uldivmod>
 800547e:	4602      	mov	r2, r0
 8005480:	460b      	mov	r3, r1
 8005482:	4b0d      	ldr	r3, [pc, #52]	@ (80054b8 <UART_SetConfig+0x2d4>)
 8005484:	fba3 1302 	umull	r1, r3, r3, r2
 8005488:	095b      	lsrs	r3, r3, #5
 800548a:	2164      	movs	r1, #100	@ 0x64
 800548c:	fb01 f303 	mul.w	r3, r1, r3
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	00db      	lsls	r3, r3, #3
 8005494:	3332      	adds	r3, #50	@ 0x32
 8005496:	4a08      	ldr	r2, [pc, #32]	@ (80054b8 <UART_SetConfig+0x2d4>)
 8005498:	fba2 2303 	umull	r2, r3, r2, r3
 800549c:	095b      	lsrs	r3, r3, #5
 800549e:	f003 0207 	and.w	r2, r3, #7
 80054a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4422      	add	r2, r4
 80054aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80054ac:	e106      	b.n	80056bc <UART_SetConfig+0x4d8>
 80054ae:	bf00      	nop
 80054b0:	40011000 	.word	0x40011000
 80054b4:	40011400 	.word	0x40011400
 80054b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80054bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054c0:	2200      	movs	r2, #0
 80054c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80054c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80054ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80054ce:	4642      	mov	r2, r8
 80054d0:	464b      	mov	r3, r9
 80054d2:	1891      	adds	r1, r2, r2
 80054d4:	6239      	str	r1, [r7, #32]
 80054d6:	415b      	adcs	r3, r3
 80054d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80054da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80054de:	4641      	mov	r1, r8
 80054e0:	1854      	adds	r4, r2, r1
 80054e2:	4649      	mov	r1, r9
 80054e4:	eb43 0501 	adc.w	r5, r3, r1
 80054e8:	f04f 0200 	mov.w	r2, #0
 80054ec:	f04f 0300 	mov.w	r3, #0
 80054f0:	00eb      	lsls	r3, r5, #3
 80054f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054f6:	00e2      	lsls	r2, r4, #3
 80054f8:	4614      	mov	r4, r2
 80054fa:	461d      	mov	r5, r3
 80054fc:	4643      	mov	r3, r8
 80054fe:	18e3      	adds	r3, r4, r3
 8005500:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005504:	464b      	mov	r3, r9
 8005506:	eb45 0303 	adc.w	r3, r5, r3
 800550a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800550e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800551a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800551e:	f04f 0200 	mov.w	r2, #0
 8005522:	f04f 0300 	mov.w	r3, #0
 8005526:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800552a:	4629      	mov	r1, r5
 800552c:	008b      	lsls	r3, r1, #2
 800552e:	4621      	mov	r1, r4
 8005530:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005534:	4621      	mov	r1, r4
 8005536:	008a      	lsls	r2, r1, #2
 8005538:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800553c:	f7fb fa6a 	bl	8000a14 <__aeabi_uldivmod>
 8005540:	4602      	mov	r2, r0
 8005542:	460b      	mov	r3, r1
 8005544:	4b60      	ldr	r3, [pc, #384]	@ (80056c8 <UART_SetConfig+0x4e4>)
 8005546:	fba3 2302 	umull	r2, r3, r3, r2
 800554a:	095b      	lsrs	r3, r3, #5
 800554c:	011c      	lsls	r4, r3, #4
 800554e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005552:	2200      	movs	r2, #0
 8005554:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005558:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800555c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005560:	4642      	mov	r2, r8
 8005562:	464b      	mov	r3, r9
 8005564:	1891      	adds	r1, r2, r2
 8005566:	61b9      	str	r1, [r7, #24]
 8005568:	415b      	adcs	r3, r3
 800556a:	61fb      	str	r3, [r7, #28]
 800556c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005570:	4641      	mov	r1, r8
 8005572:	1851      	adds	r1, r2, r1
 8005574:	6139      	str	r1, [r7, #16]
 8005576:	4649      	mov	r1, r9
 8005578:	414b      	adcs	r3, r1
 800557a:	617b      	str	r3, [r7, #20]
 800557c:	f04f 0200 	mov.w	r2, #0
 8005580:	f04f 0300 	mov.w	r3, #0
 8005584:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005588:	4659      	mov	r1, fp
 800558a:	00cb      	lsls	r3, r1, #3
 800558c:	4651      	mov	r1, sl
 800558e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005592:	4651      	mov	r1, sl
 8005594:	00ca      	lsls	r2, r1, #3
 8005596:	4610      	mov	r0, r2
 8005598:	4619      	mov	r1, r3
 800559a:	4603      	mov	r3, r0
 800559c:	4642      	mov	r2, r8
 800559e:	189b      	adds	r3, r3, r2
 80055a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80055a4:	464b      	mov	r3, r9
 80055a6:	460a      	mov	r2, r1
 80055a8:	eb42 0303 	adc.w	r3, r2, r3
 80055ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80055b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80055ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80055bc:	f04f 0200 	mov.w	r2, #0
 80055c0:	f04f 0300 	mov.w	r3, #0
 80055c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80055c8:	4649      	mov	r1, r9
 80055ca:	008b      	lsls	r3, r1, #2
 80055cc:	4641      	mov	r1, r8
 80055ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80055d2:	4641      	mov	r1, r8
 80055d4:	008a      	lsls	r2, r1, #2
 80055d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80055da:	f7fb fa1b 	bl	8000a14 <__aeabi_uldivmod>
 80055de:	4602      	mov	r2, r0
 80055e0:	460b      	mov	r3, r1
 80055e2:	4611      	mov	r1, r2
 80055e4:	4b38      	ldr	r3, [pc, #224]	@ (80056c8 <UART_SetConfig+0x4e4>)
 80055e6:	fba3 2301 	umull	r2, r3, r3, r1
 80055ea:	095b      	lsrs	r3, r3, #5
 80055ec:	2264      	movs	r2, #100	@ 0x64
 80055ee:	fb02 f303 	mul.w	r3, r2, r3
 80055f2:	1acb      	subs	r3, r1, r3
 80055f4:	011b      	lsls	r3, r3, #4
 80055f6:	3332      	adds	r3, #50	@ 0x32
 80055f8:	4a33      	ldr	r2, [pc, #204]	@ (80056c8 <UART_SetConfig+0x4e4>)
 80055fa:	fba2 2303 	umull	r2, r3, r2, r3
 80055fe:	095b      	lsrs	r3, r3, #5
 8005600:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005604:	441c      	add	r4, r3
 8005606:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800560a:	2200      	movs	r2, #0
 800560c:	673b      	str	r3, [r7, #112]	@ 0x70
 800560e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005610:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005614:	4642      	mov	r2, r8
 8005616:	464b      	mov	r3, r9
 8005618:	1891      	adds	r1, r2, r2
 800561a:	60b9      	str	r1, [r7, #8]
 800561c:	415b      	adcs	r3, r3
 800561e:	60fb      	str	r3, [r7, #12]
 8005620:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005624:	4641      	mov	r1, r8
 8005626:	1851      	adds	r1, r2, r1
 8005628:	6039      	str	r1, [r7, #0]
 800562a:	4649      	mov	r1, r9
 800562c:	414b      	adcs	r3, r1
 800562e:	607b      	str	r3, [r7, #4]
 8005630:	f04f 0200 	mov.w	r2, #0
 8005634:	f04f 0300 	mov.w	r3, #0
 8005638:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800563c:	4659      	mov	r1, fp
 800563e:	00cb      	lsls	r3, r1, #3
 8005640:	4651      	mov	r1, sl
 8005642:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005646:	4651      	mov	r1, sl
 8005648:	00ca      	lsls	r2, r1, #3
 800564a:	4610      	mov	r0, r2
 800564c:	4619      	mov	r1, r3
 800564e:	4603      	mov	r3, r0
 8005650:	4642      	mov	r2, r8
 8005652:	189b      	adds	r3, r3, r2
 8005654:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005656:	464b      	mov	r3, r9
 8005658:	460a      	mov	r2, r1
 800565a:	eb42 0303 	adc.w	r3, r2, r3
 800565e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	2200      	movs	r2, #0
 8005668:	663b      	str	r3, [r7, #96]	@ 0x60
 800566a:	667a      	str	r2, [r7, #100]	@ 0x64
 800566c:	f04f 0200 	mov.w	r2, #0
 8005670:	f04f 0300 	mov.w	r3, #0
 8005674:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005678:	4649      	mov	r1, r9
 800567a:	008b      	lsls	r3, r1, #2
 800567c:	4641      	mov	r1, r8
 800567e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005682:	4641      	mov	r1, r8
 8005684:	008a      	lsls	r2, r1, #2
 8005686:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800568a:	f7fb f9c3 	bl	8000a14 <__aeabi_uldivmod>
 800568e:	4602      	mov	r2, r0
 8005690:	460b      	mov	r3, r1
 8005692:	4b0d      	ldr	r3, [pc, #52]	@ (80056c8 <UART_SetConfig+0x4e4>)
 8005694:	fba3 1302 	umull	r1, r3, r3, r2
 8005698:	095b      	lsrs	r3, r3, #5
 800569a:	2164      	movs	r1, #100	@ 0x64
 800569c:	fb01 f303 	mul.w	r3, r1, r3
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	011b      	lsls	r3, r3, #4
 80056a4:	3332      	adds	r3, #50	@ 0x32
 80056a6:	4a08      	ldr	r2, [pc, #32]	@ (80056c8 <UART_SetConfig+0x4e4>)
 80056a8:	fba2 2303 	umull	r2, r3, r2, r3
 80056ac:	095b      	lsrs	r3, r3, #5
 80056ae:	f003 020f 	and.w	r2, r3, #15
 80056b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4422      	add	r2, r4
 80056ba:	609a      	str	r2, [r3, #8]
}
 80056bc:	bf00      	nop
 80056be:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80056c2:	46bd      	mov	sp, r7
 80056c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056c8:	51eb851f 	.word	0x51eb851f

080056cc <memset>:
 80056cc:	4402      	add	r2, r0
 80056ce:	4603      	mov	r3, r0
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d100      	bne.n	80056d6 <memset+0xa>
 80056d4:	4770      	bx	lr
 80056d6:	f803 1b01 	strb.w	r1, [r3], #1
 80056da:	e7f9      	b.n	80056d0 <memset+0x4>

080056dc <__libc_init_array>:
 80056dc:	b570      	push	{r4, r5, r6, lr}
 80056de:	4d0d      	ldr	r5, [pc, #52]	@ (8005714 <__libc_init_array+0x38>)
 80056e0:	4c0d      	ldr	r4, [pc, #52]	@ (8005718 <__libc_init_array+0x3c>)
 80056e2:	1b64      	subs	r4, r4, r5
 80056e4:	10a4      	asrs	r4, r4, #2
 80056e6:	2600      	movs	r6, #0
 80056e8:	42a6      	cmp	r6, r4
 80056ea:	d109      	bne.n	8005700 <__libc_init_array+0x24>
 80056ec:	4d0b      	ldr	r5, [pc, #44]	@ (800571c <__libc_init_array+0x40>)
 80056ee:	4c0c      	ldr	r4, [pc, #48]	@ (8005720 <__libc_init_array+0x44>)
 80056f0:	f000 f826 	bl	8005740 <_init>
 80056f4:	1b64      	subs	r4, r4, r5
 80056f6:	10a4      	asrs	r4, r4, #2
 80056f8:	2600      	movs	r6, #0
 80056fa:	42a6      	cmp	r6, r4
 80056fc:	d105      	bne.n	800570a <__libc_init_array+0x2e>
 80056fe:	bd70      	pop	{r4, r5, r6, pc}
 8005700:	f855 3b04 	ldr.w	r3, [r5], #4
 8005704:	4798      	blx	r3
 8005706:	3601      	adds	r6, #1
 8005708:	e7ee      	b.n	80056e8 <__libc_init_array+0xc>
 800570a:	f855 3b04 	ldr.w	r3, [r5], #4
 800570e:	4798      	blx	r3
 8005710:	3601      	adds	r6, #1
 8005712:	e7f2      	b.n	80056fa <__libc_init_array+0x1e>
 8005714:	080057dc 	.word	0x080057dc
 8005718:	080057dc 	.word	0x080057dc
 800571c:	080057dc 	.word	0x080057dc
 8005720:	080057e0 	.word	0x080057e0

08005724 <memcpy>:
 8005724:	440a      	add	r2, r1
 8005726:	4291      	cmp	r1, r2
 8005728:	f100 33ff 	add.w	r3, r0, #4294967295
 800572c:	d100      	bne.n	8005730 <memcpy+0xc>
 800572e:	4770      	bx	lr
 8005730:	b510      	push	{r4, lr}
 8005732:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005736:	f803 4f01 	strb.w	r4, [r3, #1]!
 800573a:	4291      	cmp	r1, r2
 800573c:	d1f9      	bne.n	8005732 <memcpy+0xe>
 800573e:	bd10      	pop	{r4, pc}

08005740 <_init>:
 8005740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005742:	bf00      	nop
 8005744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005746:	bc08      	pop	{r3}
 8005748:	469e      	mov	lr, r3
 800574a:	4770      	bx	lr

0800574c <_fini>:
 800574c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800574e:	bf00      	nop
 8005750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005752:	bc08      	pop	{r3}
 8005754:	469e      	mov	lr, r3
 8005756:	4770      	bx	lr
