{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 02 11:34:40 2023 " "Info: Processing started: Sat Dec 02 11:34:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multiplication -c multiplication --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplication -c multiplication --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|Qlsbb " "Warning: Node \"ParalelRegisterQ:reg_q\|Qlsbb\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[1\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[1\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[2\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[2\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[40\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[0\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[0\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[40\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[40\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[0\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[0\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[1\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[1\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[1\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[1\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[1\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[1\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[3\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[3\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[1\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[1\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[2\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[2\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[2\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[2\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[2\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[2\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[2\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[2\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[3\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[3\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[3\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[3\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[3\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[3\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[4\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[4\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[3\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[3\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[4\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[4\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[4\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[4\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[4\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[4\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[4\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[4\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[5\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[5\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[5\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[5\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[5\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[5\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[5\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[5\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[5\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[5\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[6\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[6\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[6\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[6\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[6\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[6\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[6\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[6\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[7\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[7\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[7\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[7\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[7\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[7\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[6\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[6\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[7\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[7\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[8\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[8\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[8\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[8\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[8\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[8\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[8\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[8\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[9\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[9\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[9\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[9\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[9\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[9\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[7\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[7\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[9\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[9\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[10\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[10\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[10\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[10\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[10\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[10\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[10\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[10\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[11\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[11\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[11\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[11\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[11\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[11\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[8\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[8\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[11\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[11\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[12\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[12\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[12\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[12\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[12\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[12\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[12\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[12\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[13\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[13\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[13\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[13\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[13\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[13\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[9\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[9\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[13\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[13\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[14\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[14\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[14\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[14\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[14\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[14\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[14\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[14\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[15\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[15\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[15\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[15\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[15\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[15\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[10\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[10\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[15\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[15\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[16\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[16\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[16\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[16\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[16\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[16\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[16\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[16\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[17\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[17\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[17\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[17\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[17\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[17\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[11\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[11\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[17\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[17\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[18\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[18\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[18\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[18\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[18\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[18\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[18\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[18\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[19\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[19\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[19\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[19\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[19\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[19\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[12\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[12\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[19\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[19\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[20\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[20\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[20\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[20\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[20\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[20\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[20\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[20\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[21\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[21\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[21\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[21\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[21\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[21\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[13\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[13\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[21\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[21\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[22\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[22\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[22\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[22\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[22\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[22\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[22\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[22\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[23\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[23\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[23\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[23\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[23\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[14\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[14\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[23\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[23\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[24\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[24\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[24\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[24\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[24\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[24\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[24\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[25\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[25\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[25\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[25\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[25\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[15\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[15\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[25\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[25\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[26\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[26\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[26\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[26\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[26\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[26\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[26\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[27\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[27\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[27\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[27\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[27\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[16\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[16\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[27\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[27\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[28\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[28\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[28\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[28\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[28\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[28\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[28\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[29\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[29\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[29\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[29\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[29\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[17\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[17\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[29\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[29\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[30\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[30\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[30\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[30\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[30\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[30\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[30\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[31\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[31\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[31\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[31\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[31\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[18\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[18\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[31\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[31\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[32\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[32\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[32\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[32\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[32\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[32\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[32\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[33\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[33\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[33\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[33\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[33\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[19\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[19\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[33\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[33\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[34\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[34\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[34\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[34\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[34\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[34\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[34\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[35\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[35\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[35\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[35\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[35\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[20\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[20\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[35\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[35\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[36\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[36\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[36\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[36\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[36\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[36\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[36\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[37\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[37\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[37\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[37\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[37\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[21\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[21\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[37\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[37\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[38\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|P\[38\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[38\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[38\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[38\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[38\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[38\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[39\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[39\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\] " "Warning: Node \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[39\]\" is a latch" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[22\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[22\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:reg_p\|REG\[39\] " "Warning: Node \"ParalelRegister2:reg_p\|REG\[39\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[23\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[23\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[24\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[24\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[25\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[25\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[26\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[26\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[27\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[27\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[28\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[28\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[29\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[29\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[30\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[30\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[31\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[31\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[32\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[32\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[33\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[33\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[34\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[34\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[35\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[35\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[36\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[36\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[37\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[37\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[38\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[38\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[39\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[39\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegisterQ:reg_q\|REG\[40\] " "Warning: Node \"ParalelRegisterQ:reg_q\|REG\[40\]\" is a latch" {  } { { "ParalelRegisterQ.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/ParalelRegisterQ.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ParalelRegister2:Acc\|REG\[0\] " "Warning: Node \"ParalelRegister2:Acc\|REG\[0\]\" is a latch" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ParalelRegister2:Acc\|Equal0~0 " "Info: Detected gated clock \"ParalelRegister2:Acc\|Equal0~0\" as buffer" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ParalelRegister2:Acc\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ParalelRegister2:reg_p\|Equal0~0 " "Info: Detected gated clock \"ParalelRegister2:reg_p\|Equal0~0\" as buffer" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ParalelRegister2:reg_p\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ParalelRegister2:Acc\|Equal0~1 " "Info: Detected gated clock \"ParalelRegister2:Acc\|Equal0~1\" as buffer" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 23 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ParalelRegister2:Acc\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FSM_Multi:control\|WideOr7~0 " "Info: Detected gated clock \"FSM_Multi:control\|WideOr7~0\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 158 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|WideOr7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4 " "Info: Detected gated clock \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.A1 " "Info: Detected ripple clock \"FSM_Multi:control\|cState.A1\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.A1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.B1 " "Info: Detected ripple clock \"FSM_Multi:control\|cState.B1\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.B1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.A2 " "Info: Detected ripple clock \"FSM_Multi:control\|cState.A2\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.A2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.B2 " "Info: Detected ripple clock \"FSM_Multi:control\|cState.B2\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.B2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "FSM_Multi:control\|nState.C~0 " "Info: Detected gated clock \"FSM_Multi:control\|nState.C~0\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|nState.C~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.H " "Info: Detected ripple clock \"FSM_Multi:control\|cState.H\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.H" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.E " "Info: Detected ripple clock \"FSM_Multi:control\|cState.E\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.E" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.S " "Info: Detected ripple clock \"FSM_Multi:control\|cState.S\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.S" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.I " "Info: Detected ripple clock \"FSM_Multi:control\|cState.I\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.I" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.F " "Info: Detected ripple clock \"FSM_Multi:control\|cState.F\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.F" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.Q " "Info: Detected ripple clock \"FSM_Multi:control\|cState.Q\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.J " "Info: Detected ripple clock \"FSM_Multi:control\|cState.J\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.J" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.G " "Info: Detected ripple clock \"FSM_Multi:control\|cState.G\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.G" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.L " "Info: Detected ripple clock \"FSM_Multi:control\|cState.L\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.L" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.R " "Info: Detected ripple clock \"FSM_Multi:control\|cState.R\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.R" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FSM_Multi:control\|cState.M " "Info: Detected ripple clock \"FSM_Multi:control\|cState.M\" as buffer" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FSM_Multi:control\|cState.M" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\] register AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[40\] 47.34 MHz 21.122 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 47.34 MHz between source register \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\]\" and destination register \"AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[40\]\" (period= 21.122 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.128 ns + Longest register register " "Info: + Longest register to register delay is 5.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\] 1 REG LCCOMB_X25_Y24_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 4; REG Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] } "NODE_NAME" } } { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.573 ns) + CELL(0.517 ns) 1.090 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[1\]~41 2 COMB LCCOMB_X25_Y24_N8 2 " "Info: 2: + IC(0.573 ns) + CELL(0.517 ns) = 1.090 ns; Loc. = LCCOMB_X25_Y24_N8; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[1\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[1]~41 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.170 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[2\]~43 3 COMB LCCOMB_X25_Y24_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.170 ns; Loc. = LCCOMB_X25_Y24_N10; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[2\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[1]~41 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[2]~43 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.250 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[3\]~45 4 COMB LCCOMB_X25_Y24_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.250 ns; Loc. = LCCOMB_X25_Y24_N12; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[3\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[2]~43 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[3]~45 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.424 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[4\]~47 5 COMB LCCOMB_X25_Y24_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.424 ns; Loc. = LCCOMB_X25_Y24_N14; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[4\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[3]~45 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[4]~47 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.504 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[5\]~49 6 COMB LCCOMB_X25_Y24_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.504 ns; Loc. = LCCOMB_X25_Y24_N16; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[5\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[4]~47 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[5]~49 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.584 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[6\]~51 7 COMB LCCOMB_X25_Y24_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.584 ns; Loc. = LCCOMB_X25_Y24_N18; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[6\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[5]~49 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[6]~51 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.664 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[7\]~53 8 COMB LCCOMB_X25_Y24_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.664 ns; Loc. = LCCOMB_X25_Y24_N20; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[7\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[6]~51 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[7]~53 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.744 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[8\]~55 9 COMB LCCOMB_X25_Y24_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.744 ns; Loc. = LCCOMB_X25_Y24_N22; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[8\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[7]~53 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[8]~55 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.824 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[9\]~57 10 COMB LCCOMB_X25_Y24_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.824 ns; Loc. = LCCOMB_X25_Y24_N24; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[9\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[8]~55 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[9]~57 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.904 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[10\]~59 11 COMB LCCOMB_X25_Y24_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.904 ns; Loc. = LCCOMB_X25_Y24_N26; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[10\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[9]~57 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[10]~59 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.984 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[11\]~61 12 COMB LCCOMB_X25_Y24_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.984 ns; Loc. = LCCOMB_X25_Y24_N28; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[11\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[10]~59 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[11]~61 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.145 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[12\]~63 13 COMB LCCOMB_X25_Y24_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 2.145 ns; Loc. = LCCOMB_X25_Y24_N30; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[12\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[11]~61 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[12]~63 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.225 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[13\]~65 14 COMB LCCOMB_X25_Y23_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.225 ns; Loc. = LCCOMB_X25_Y23_N0; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[13\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[12]~63 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[13]~65 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.305 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[14\]~67 15 COMB LCCOMB_X25_Y23_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.305 ns; Loc. = LCCOMB_X25_Y23_N2; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[14\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[13]~65 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[14]~67 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.385 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[15\]~69 16 COMB LCCOMB_X25_Y23_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.385 ns; Loc. = LCCOMB_X25_Y23_N4; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[15\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[14]~67 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[15]~69 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.465 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[16\]~71 17 COMB LCCOMB_X25_Y23_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.465 ns; Loc. = LCCOMB_X25_Y23_N6; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[16\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[15]~69 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[16]~71 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.545 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[17\]~73 18 COMB LCCOMB_X25_Y23_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.545 ns; Loc. = LCCOMB_X25_Y23_N8; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[17\]~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[16]~71 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[17]~73 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.625 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[18\]~75 19 COMB LCCOMB_X25_Y23_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.625 ns; Loc. = LCCOMB_X25_Y23_N10; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[18\]~75'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[17]~73 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[18]~75 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.705 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[19\]~77 20 COMB LCCOMB_X25_Y23_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.705 ns; Loc. = LCCOMB_X25_Y23_N12; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[19\]~77'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[18]~75 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[19]~77 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.879 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[20\]~79 21 COMB LCCOMB_X25_Y23_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.174 ns) = 2.879 ns; Loc. = LCCOMB_X25_Y23_N14; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[20\]~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[19]~77 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[20]~79 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.959 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[21\]~81 22 COMB LCCOMB_X25_Y23_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.959 ns; Loc. = LCCOMB_X25_Y23_N16; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[21\]~81'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[20]~79 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[21]~81 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.039 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[22\]~83 23 COMB LCCOMB_X25_Y23_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 3.039 ns; Loc. = LCCOMB_X25_Y23_N18; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[22\]~83'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[21]~81 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[22]~83 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.119 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[23\]~85 24 COMB LCCOMB_X25_Y23_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.119 ns; Loc. = LCCOMB_X25_Y23_N20; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[23\]~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[22]~83 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[23]~85 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.199 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[24\]~87 25 COMB LCCOMB_X25_Y23_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.199 ns; Loc. = LCCOMB_X25_Y23_N22; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[24\]~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[23]~85 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[24]~87 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.279 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[25\]~89 26 COMB LCCOMB_X25_Y23_N24 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.279 ns; Loc. = LCCOMB_X25_Y23_N24; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[25\]~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[24]~87 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[25]~89 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.359 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[26\]~91 27 COMB LCCOMB_X25_Y23_N26 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.359 ns; Loc. = LCCOMB_X25_Y23_N26; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[26\]~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[25]~89 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[26]~91 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.439 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[27\]~93 28 COMB LCCOMB_X25_Y23_N28 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.439 ns; Loc. = LCCOMB_X25_Y23_N28; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[27\]~93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[26]~91 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[27]~93 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.600 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[28\]~95 29 COMB LCCOMB_X25_Y23_N30 2 " "Info: 29: + IC(0.000 ns) + CELL(0.161 ns) = 3.600 ns; Loc. = LCCOMB_X25_Y23_N30; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[28\]~95'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[27]~93 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[28]~95 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.680 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[29\]~97 30 COMB LCCOMB_X25_Y22_N0 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 3.680 ns; Loc. = LCCOMB_X25_Y22_N0; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[29\]~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[28]~95 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[29]~97 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.760 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[30\]~99 31 COMB LCCOMB_X25_Y22_N2 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 3.760 ns; Loc. = LCCOMB_X25_Y22_N2; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[30\]~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[29]~97 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[30]~99 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.840 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[31\]~101 32 COMB LCCOMB_X25_Y22_N4 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 3.840 ns; Loc. = LCCOMB_X25_Y22_N4; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[31\]~101'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[30]~99 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[31]~101 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.920 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[32\]~103 33 COMB LCCOMB_X25_Y22_N6 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 3.920 ns; Loc. = LCCOMB_X25_Y22_N6; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[32\]~103'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[31]~101 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[32]~103 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.000 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[33\]~105 34 COMB LCCOMB_X25_Y22_N8 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 4.000 ns; Loc. = LCCOMB_X25_Y22_N8; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[33\]~105'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[32]~103 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[33]~105 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.080 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[34\]~107 35 COMB LCCOMB_X25_Y22_N10 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 4.080 ns; Loc. = LCCOMB_X25_Y22_N10; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[34\]~107'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[33]~105 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[34]~107 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.160 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[35\]~109 36 COMB LCCOMB_X25_Y22_N12 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 4.160 ns; Loc. = LCCOMB_X25_Y22_N12; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[35\]~109'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[34]~107 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[35]~109 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.334 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[36\]~111 37 COMB LCCOMB_X25_Y22_N14 2 " "Info: 37: + IC(0.000 ns) + CELL(0.174 ns) = 4.334 ns; Loc. = LCCOMB_X25_Y22_N14; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[36\]~111'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[35]~109 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[36]~111 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.414 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[37\]~113 38 COMB LCCOMB_X25_Y22_N16 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 4.414 ns; Loc. = LCCOMB_X25_Y22_N16; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[37\]~113'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[36]~111 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[37]~113 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.494 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[38\]~115 39 COMB LCCOMB_X25_Y22_N18 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 4.494 ns; Loc. = LCCOMB_X25_Y22_N18; Fanout = 2; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[38\]~115'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[37]~113 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[38]~115 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.574 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[39\]~117 40 COMB LCCOMB_X25_Y22_N20 1 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 4.574 ns; Loc. = LCCOMB_X25_Y22_N20; Fanout = 1; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[39\]~117'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[38]~115 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[39]~117 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.032 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[40\]~118 41 COMB LCCOMB_X25_Y22_N22 1 " "Info: 41: + IC(0.000 ns) + CELL(0.458 ns) = 5.032 ns; Loc. = LCCOMB_X25_Y22_N22; Fanout = 1; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[40\]~118'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[39]~117 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40]~118 } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.128 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[40\] 42 REG LCFF_X25_Y22_N23 1 " "Info: 42: + IC(0.000 ns) + CELL(0.096 ns) = 5.128 ns; Loc. = LCFF_X25_Y22_N23; Fanout = 1; REG Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[40\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40]~118 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40] } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.555 ns ( 88.83 % ) " "Info: Total cell delay = 4.555 ns ( 88.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.573 ns ( 11.17 % ) " "Info: Total interconnect delay = 0.573 ns ( 11.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[1]~41 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[2]~43 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[3]~45 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[4]~47 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[5]~49 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[6]~51 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[7]~53 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[8]~55 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[9]~57 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[10]~59 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[11]~61 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[12]~63 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[13]~65 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[14]~67 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[15]~69 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[16]~71 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[17]~73 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[18]~75 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[19]~77 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[20]~79 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[21]~81 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[22]~83 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[23]~85 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[24]~87 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[25]~89 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[26]~91 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[27]~93 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[28]~95 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[29]~97 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[30]~99 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[31]~101 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[32]~103 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[33]~105 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[34]~107 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[35]~109 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[36]~111 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[37]~113 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[38]~115 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[39]~117 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40]~118 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.128 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[1]~41 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[2]~43 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[3]~45 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[4]~47 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[5]~49 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[6]~51 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[7]~53 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[8]~55 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[9]~57 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[10]~59 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[11]~61 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[12]~63 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[13]~65 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[14]~67 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[15]~69 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[16]~71 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[17]~73 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[18]~75 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[19]~77 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[20]~79 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[21]~81 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[22]~83 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[23]~85 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[24]~87 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[25]~89 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[26]~91 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[27]~93 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[28]~95 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[29]~97 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[30]~99 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[31]~101 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[32]~103 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[33]~105 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[34]~107 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[35]~109 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[36]~111 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[37]~113 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[38]~115 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[39]~117 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40]~118 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40] {} } { 0.000ns 0.573ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.471 ns - Smallest " "Info: - Smallest clock skew is -5.471 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 16 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 16; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 565 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 565; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[40\] 3 REG LCFF_X25_Y22_N23 1 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X25_Y22_N23; Fanout = 1; REG Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|S2Comp:COMP_Q\|OUT_COMP\[40\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { Clk~clkctrl AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40] } "NODE_NAME" } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { Clk Clk~clkctrl AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 8.322 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 8.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 16 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 16; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.879 ns) 3.604 ns FSM_Multi:control\|cState.E 2 REG LCFF_X33_Y14_N23 4 " "Info: 2: + IC(1.699 ns) + CELL(0.879 ns) = 3.604 ns; Loc. = LCFF_X33_Y14_N23; Fanout = 4; REG Node = 'FSM_Multi:control\|cState.E'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { Clk FSM_Multi:control|cState.E } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.458 ns) 4.443 ns FSM_Multi:control\|WideOr7~0 3 COMB LCCOMB_X33_Y14_N10 45 " "Info: 3: + IC(0.381 ns) + CELL(0.458 ns) = 4.443 ns; Loc. = LCCOMB_X33_Y14_N10; Fanout = 45; COMB Node = 'FSM_Multi:control\|WideOr7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { FSM_Multi:control|cState.E FSM_Multi:control|WideOr7~0 } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.322 ns) 5.304 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4 4 COMB LCCOMB_X32_Y14_N16 1 " "Info: 4: + IC(0.539 ns) + CELL(0.322 ns) = 5.304 ns; Loc. = LCCOMB_X32_Y14_N16; Fanout = 1; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { FSM_Multi:control|WideOr7~0 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(0.000 ns) 6.722 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4clkctrl 5 COMB CLKCTRL_G6 86 " "Info: 5: + IC(1.418 ns) + CELL(0.000 ns) = 6.722 ns; Loc. = CLKCTRL_G6; Fanout = 86; COMB Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|AdderSubtractor~4clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.418 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.178 ns) 8.322 ns AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\] 6 REG LCCOMB_X25_Y24_N0 4 " "Info: 6: + IC(1.422 ns) + CELL(0.178 ns) = 8.322 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 4; REG Node = 'AdderSubtractor_M:AddSub\|FSM_M:FSM_AdderSubtractor\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4clkctrl AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] } "NODE_NAME" } } { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 34.40 % ) " "Info: Total cell delay = 2.863 ns ( 34.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.459 ns ( 65.60 % ) " "Info: Total interconnect delay = 5.459 ns ( 65.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.322 ns" { Clk FSM_Multi:control|cState.E FSM_Multi:control|WideOr7~0 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4clkctrl AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.322 ns" { Clk {} Clk~combout {} FSM_Multi:control|cState.E {} FSM_Multi:control|WideOr7~0 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4clkctrl {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] {} } { 0.000ns 0.000ns 1.699ns 0.381ns 0.539ns 1.418ns 1.422ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { Clk Clk~clkctrl AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.322 ns" { Clk FSM_Multi:control|cState.E FSM_Multi:control|WideOr7~0 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4clkctrl AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.322 ns" { Clk {} Clk~combout {} FSM_Multi:control|cState.E {} FSM_Multi:control|WideOr7~0 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4clkctrl {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] {} } { 0.000ns 0.000ns 1.699ns 0.381ns 0.539ns 1.418ns 1.422ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "fsm_m.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/fsm_m.vhd" 79 -1 0 } } { "S2Comp.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/S2Comp.vhd" 22 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.128 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[1]~41 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[2]~43 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[3]~45 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[4]~47 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[5]~49 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[6]~51 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[7]~53 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[8]~55 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[9]~57 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[10]~59 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[11]~61 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[12]~63 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[13]~65 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[14]~67 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[15]~69 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[16]~71 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[17]~73 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[18]~75 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[19]~77 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[20]~79 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[21]~81 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[22]~83 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[23]~85 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[24]~87 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[25]~89 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[26]~91 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[27]~93 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[28]~95 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[29]~97 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[30]~99 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[31]~101 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[32]~103 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[33]~105 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[34]~107 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[35]~109 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[36]~111 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[37]~113 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[38]~115 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[39]~117 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40]~118 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.128 ns" { AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[1]~41 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[2]~43 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[3]~45 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[4]~47 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[5]~49 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[6]~51 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[7]~53 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[8]~55 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[9]~57 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[10]~59 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[11]~61 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[12]~63 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[13]~65 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[14]~67 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[15]~69 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[16]~71 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[17]~73 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[18]~75 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[19]~77 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[20]~79 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[21]~81 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[22]~83 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[23]~85 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[24]~87 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[25]~89 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[26]~91 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[27]~93 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[28]~95 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[29]~97 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[30]~99 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[31]~101 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[32]~103 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[33]~105 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[34]~107 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[35]~109 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[36]~111 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[37]~113 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[38]~115 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[39]~117 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40]~118 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40] {} } { 0.000ns 0.573ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { Clk Clk~clkctrl AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q|OUT_COMP[40] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.322 ns" { Clk FSM_Multi:control|cState.E FSM_Multi:control|WideOr7~0 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4 AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4clkctrl AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.322 ns" { Clk {} Clk~combout {} FSM_Multi:control|cState.E {} FSM_Multi:control|WideOr7~0 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4 {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4clkctrl {} AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[0] {} } { 0.000ns 0.000ns 1.699ns 0.381ns 0.539ns 1.418ns 1.422ns } { 0.000ns 1.026ns 0.879ns 0.458ns 0.322ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clk 166 " "Warning: Circuit may not operate. Detected 166 non-operational path(s) clocked by clock \"Clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MSB:MSBP\|otherbit\[18\] ParalelRegister2:reg_p\|REG\[18\] Clk 4.595 ns " "Info: Found hold time violation between source  pin or register \"MSB:MSBP\|otherbit\[18\]\" and destination pin or register \"ParalelRegister2:reg_p\|REG\[18\]\" for clock \"Clk\" (Hold time is 4.595 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.230 ns + Largest " "Info: + Largest clock skew is 5.230 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 8.085 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 8.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 16 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 16; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.879 ns) 3.604 ns FSM_Multi:control\|cState.A2 2 REG LCFF_X33_Y14_N31 44 " "Info: 2: + IC(1.699 ns) + CELL(0.879 ns) = 3.604 ns; Loc. = LCFF_X33_Y14_N31; Fanout = 44; REG Node = 'FSM_Multi:control\|cState.A2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { Clk FSM_Multi:control|cState.A2 } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.568 ns) + CELL(0.545 ns) 4.717 ns ParalelRegister2:reg_p\|Equal0~0 3 COMB LCCOMB_X34_Y14_N22 1 " "Info: 3: + IC(0.568 ns) + CELL(0.545 ns) = 4.717 ns; Loc. = LCCOMB_X34_Y14_N22; Fanout = 1; COMB Node = 'ParalelRegister2:reg_p\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.113 ns" { FSM_Multi:control|cState.A2 ParalelRegister2:reg_p|Equal0~0 } "NODE_NAME" } } { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.753 ns) + CELL(0.000 ns) 6.470 ns ParalelRegister2:reg_p\|Equal0~0clkctrl 4 COMB CLKCTRL_G7 40 " "Info: 4: + IC(1.753 ns) + CELL(0.000 ns) = 6.470 ns; Loc. = CLKCTRL_G7; Fanout = 40; COMB Node = 'ParalelRegister2:reg_p\|Equal0~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.753 ns" { ParalelRegister2:reg_p|Equal0~0 ParalelRegister2:reg_p|Equal0~0clkctrl } "NODE_NAME" } } { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.437 ns) + CELL(0.178 ns) 8.085 ns ParalelRegister2:reg_p\|REG\[18\] 5 REG LCCOMB_X23_Y23_N24 1 " "Info: 5: + IC(1.437 ns) + CELL(0.178 ns) = 8.085 ns; Loc. = LCCOMB_X23_Y23_N24; Fanout = 1; REG Node = 'ParalelRegister2:reg_p\|REG\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { ParalelRegister2:reg_p|Equal0~0clkctrl ParalelRegister2:reg_p|REG[18] } "NODE_NAME" } } { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.628 ns ( 32.50 % ) " "Info: Total cell delay = 2.628 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.457 ns ( 67.50 % ) " "Info: Total interconnect delay = 5.457 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.085 ns" { Clk FSM_Multi:control|cState.A2 ParalelRegister2:reg_p|Equal0~0 ParalelRegister2:reg_p|Equal0~0clkctrl ParalelRegister2:reg_p|REG[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.085 ns" { Clk {} Clk~combout {} FSM_Multi:control|cState.A2 {} ParalelRegister2:reg_p|Equal0~0 {} ParalelRegister2:reg_p|Equal0~0clkctrl {} ParalelRegister2:reg_p|REG[18] {} } { 0.000ns 0.000ns 1.699ns 0.568ns 1.753ns 1.437ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 16 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 16; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 565 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 565; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns MSB:MSBP\|otherbit\[18\] 3 REG LCFF_X23_Y23_N25 1 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X23_Y23_N25; Fanout = 1; REG Node = 'MSB:MSBP\|otherbit\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Clk~clkctrl MSB:MSBP|otherbit[18] } "NODE_NAME" } } { "MSB.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/MSB.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl MSB:MSBP|otherbit[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} MSB:MSBP|otherbit[18] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.085 ns" { Clk FSM_Multi:control|cState.A2 ParalelRegister2:reg_p|Equal0~0 ParalelRegister2:reg_p|Equal0~0clkctrl ParalelRegister2:reg_p|REG[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.085 ns" { Clk {} Clk~combout {} FSM_Multi:control|cState.A2 {} ParalelRegister2:reg_p|Equal0~0 {} ParalelRegister2:reg_p|Equal0~0clkctrl {} ParalelRegister2:reg_p|REG[18] {} } { 0.000ns 0.000ns 1.699ns 0.568ns 1.753ns 1.437ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl MSB:MSBP|otherbit[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} MSB:MSBP|otherbit[18] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "MSB.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/MSB.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.358 ns - Shortest register register " "Info: - Shortest register to register delay is 0.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MSB:MSBP\|otherbit\[18\] 1 REG LCFF_X23_Y23_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y23_N25; Fanout = 1; REG Node = 'MSB:MSBP\|otherbit\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSB:MSBP|otherbit[18] } "NODE_NAME" } } { "MSB.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/MSB.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns ParalelRegister2:reg_p\|REG\[18\] 2 REG LCCOMB_X23_Y23_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X23_Y23_N24; Fanout = 1; REG Node = 'ParalelRegister2:reg_p\|REG\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { MSB:MSBP|otherbit[18] ParalelRegister2:reg_p|REG[18] } "NODE_NAME" } } { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.358 ns ( 100.00 % ) " "Info: Total cell delay = 0.358 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { MSB:MSBP|otherbit[18] ParalelRegister2:reg_p|REG[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.358 ns" { MSB:MSBP|otherbit[18] {} ParalelRegister2:reg_p|REG[18] {} } { 0.000ns 0.000ns } { 0.000ns 0.358ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "MSB.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/MSB.vhd" 22 -1 0 } } { "paralelregister2.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/paralelregister2.vhd" 20 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.085 ns" { Clk FSM_Multi:control|cState.A2 ParalelRegister2:reg_p|Equal0~0 ParalelRegister2:reg_p|Equal0~0clkctrl ParalelRegister2:reg_p|REG[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.085 ns" { Clk {} Clk~combout {} FSM_Multi:control|cState.A2 {} ParalelRegister2:reg_p|Equal0~0 {} ParalelRegister2:reg_p|Equal0~0clkctrl {} ParalelRegister2:reg_p|REG[18] {} } { 0.000ns 0.000ns 1.699ns 0.568ns 1.753ns 1.437ns } { 0.000ns 1.026ns 0.879ns 0.545ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl MSB:MSBP|otherbit[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} MSB:MSBP|otherbit[18] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { MSB:MSBP|otherbit[18] ParalelRegister2:reg_p|REG[18] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.358 ns" { MSB:MSBP|otherbit[18] {} ParalelRegister2:reg_p|REG[18] {} } { 0.000ns 0.000ns } { 0.000ns 0.358ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "FSM_Multi:control\|cState.P Mode\[0\] Clk 5.758 ns register " "Info: tsu for register \"FSM_Multi:control\|cState.P\" (data pin = \"Mode\[0\]\", clock pin = \"Clk\") is 5.758 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.661 ns + Longest pin register " "Info: + Longest pin to register delay is 8.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns Mode\[0\] 1 PIN PIN_D16 3 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_D16; Fanout = 3; PIN Node = 'Mode\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mode[0] } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.311 ns) + CELL(0.541 ns) 7.695 ns FSM_Multi:control\|Equal0~0 2 COMB LCCOMB_X34_Y14_N16 3 " "Info: 2: + IC(6.311 ns) + CELL(0.541 ns) = 7.695 ns; Loc. = LCCOMB_X34_Y14_N16; Fanout = 3; COMB Node = 'FSM_Multi:control\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.852 ns" { Mode[0] FSM_Multi:control|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.545 ns) 8.565 ns FSM_Multi:control\|Selector3~0 3 COMB LCCOMB_X34_Y14_N30 1 " "Info: 3: + IC(0.325 ns) + CELL(0.545 ns) = 8.565 ns; Loc. = LCCOMB_X34_Y14_N30; Fanout = 1; COMB Node = 'FSM_Multi:control\|Selector3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { FSM_Multi:control|Equal0~0 FSM_Multi:control|Selector3~0 } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.661 ns FSM_Multi:control\|cState.P 4 REG LCFF_X34_Y14_N31 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.661 ns; Loc. = LCFF_X34_Y14_N31; Fanout = 6; REG Node = 'FSM_Multi:control\|cState.P'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { FSM_Multi:control|Selector3~0 FSM_Multi:control|cState.P } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.025 ns ( 23.38 % ) " "Info: Total cell delay = 2.025 ns ( 23.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.636 ns ( 76.62 % ) " "Info: Total interconnect delay = 6.636 ns ( 76.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.661 ns" { Mode[0] FSM_Multi:control|Equal0~0 FSM_Multi:control|Selector3~0 FSM_Multi:control|cState.P } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.661 ns" { Mode[0] {} Mode[0]~combout {} FSM_Multi:control|Equal0~0 {} FSM_Multi:control|Selector3~0 {} FSM_Multi:control|cState.P {} } { 0.000ns 0.000ns 6.311ns 0.325ns 0.000ns } { 0.000ns 0.843ns 0.541ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.865 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 16 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 16; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 565 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 565; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns FSM_Multi:control\|cState.P 3 REG LCFF_X34_Y14_N31 6 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X34_Y14_N31; Fanout = 6; REG Node = 'FSM_Multi:control\|cState.P'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { Clk~clkctrl FSM_Multi:control|cState.P } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { Clk Clk~clkctrl FSM_Multi:control|cState.P } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { Clk {} Clk~combout {} Clk~clkctrl {} FSM_Multi:control|cState.P {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.661 ns" { Mode[0] FSM_Multi:control|Equal0~0 FSM_Multi:control|Selector3~0 FSM_Multi:control|cState.P } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.661 ns" { Mode[0] {} Mode[0]~combout {} FSM_Multi:control|Equal0~0 {} FSM_Multi:control|Selector3~0 {} FSM_Multi:control|cState.P {} } { 0.000ns 0.000ns 6.311ns 0.325ns 0.000ns } { 0.000ns 0.843ns 0.541ns 0.545ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { Clk Clk~clkctrl FSM_Multi:control|cState.P } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { Clk {} Clk~combout {} Clk~clkctrl {} FSM_Multi:control|cState.P {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk debugout\[0\] FSM_Multi:control\|cState.M 12.423 ns register " "Info: tco from clock \"Clk\" to destination pin \"debugout\[0\]\" through register \"FSM_Multi:control\|cState.M\" is 12.423 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.327 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 3.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 16 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 16; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.602 ns) 3.327 ns FSM_Multi:control\|cState.M 2 REG LCFF_X33_Y14_N7 4 " "Info: 2: + IC(1.699 ns) + CELL(0.602 ns) = 3.327 ns; Loc. = LCFF_X33_Y14_N7; Fanout = 4; REG Node = 'FSM_Multi:control\|cState.M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { Clk FSM_Multi:control|cState.M } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 48.93 % ) " "Info: Total cell delay = 1.628 ns ( 48.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.699 ns ( 51.07 % ) " "Info: Total interconnect delay = 1.699 ns ( 51.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.327 ns" { Clk FSM_Multi:control|cState.M } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.327 ns" { Clk {} Clk~combout {} FSM_Multi:control|cState.M {} } { 0.000ns 0.000ns 1.699ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.819 ns + Longest register pin " "Info: + Longest register to pin delay is 8.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FSM_Multi:control\|cState.M 1 REG LCFF_X33_Y14_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N7; Fanout = 4; REG Node = 'FSM_Multi:control\|cState.M'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FSM_Multi:control|cState.M } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.841 ns) + CELL(0.178 ns) 2.019 ns FSM_Multi:control\|WideOr17~0 2 COMB LCCOMB_X34_Y14_N0 1 " "Info: 2: + IC(1.841 ns) + CELL(0.178 ns) = 2.019 ns; Loc. = LCCOMB_X34_Y14_N0; Fanout = 1; COMB Node = 'FSM_Multi:control\|WideOr17~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { FSM_Multi:control|cState.M FSM_Multi:control|WideOr17~0 } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.521 ns) 4.041 ns FSM_Multi:control\|WideOr17~1 3 COMB LCCOMB_X34_Y14_N6 1 " "Info: 3: + IC(1.501 ns) + CELL(0.521 ns) = 4.041 ns; Loc. = LCCOMB_X34_Y14_N6; Fanout = 1; COMB Node = 'FSM_Multi:control\|WideOr17~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.022 ns" { FSM_Multi:control|WideOr17~0 FSM_Multi:control|WideOr17~1 } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.772 ns) + CELL(3.006 ns) 8.819 ns debugout\[0\] 4 PIN PIN_AB15 0 " "Info: 4: + IC(1.772 ns) + CELL(3.006 ns) = 8.819 ns; Loc. = PIN_AB15; Fanout = 0; PIN Node = 'debugout\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.778 ns" { FSM_Multi:control|WideOr17~1 debugout[0] } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.705 ns ( 42.01 % ) " "Info: Total cell delay = 3.705 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.114 ns ( 57.99 % ) " "Info: Total interconnect delay = 5.114 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.819 ns" { FSM_Multi:control|cState.M FSM_Multi:control|WideOr17~0 FSM_Multi:control|WideOr17~1 debugout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.819 ns" { FSM_Multi:control|cState.M {} FSM_Multi:control|WideOr17~0 {} FSM_Multi:control|WideOr17~1 {} debugout[0] {} } { 0.000ns 1.841ns 1.501ns 1.772ns } { 0.000ns 0.178ns 0.521ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.327 ns" { Clk FSM_Multi:control|cState.M } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.327 ns" { Clk {} Clk~combout {} FSM_Multi:control|cState.M {} } { 0.000ns 0.000ns 1.699ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.819 ns" { FSM_Multi:control|cState.M FSM_Multi:control|WideOr17~0 FSM_Multi:control|WideOr17~1 debugout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.819 ns" { FSM_Multi:control|cState.M {} FSM_Multi:control|WideOr17~0 {} FSM_Multi:control|WideOr17~1 {} debugout[0] {} } { 0.000ns 1.841ns 1.501ns 1.772ns } { 0.000ns 0.178ns 0.521ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "FSM_Multi:control\|cState.A1 Mode\[2\] Clk -0.158 ns register " "Info: th for register \"FSM_Multi:control\|cState.A1\" (data pin = \"Mode\[2\]\", clock pin = \"Clk\") is -0.158 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.325 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 3.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 16 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 16; CLK Node = 'Clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.697 ns) + CELL(0.602 ns) 3.325 ns FSM_Multi:control\|cState.A1 2 REG LCFF_X34_Y14_N11 3 " "Info: 2: + IC(1.697 ns) + CELL(0.602 ns) = 3.325 ns; Loc. = LCFF_X34_Y14_N11; Fanout = 3; REG Node = 'FSM_Multi:control\|cState.A1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.299 ns" { Clk FSM_Multi:control|cState.A1 } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 48.96 % ) " "Info: Total cell delay = 1.628 ns ( 48.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.697 ns ( 51.04 % ) " "Info: Total interconnect delay = 1.697 ns ( 51.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.325 ns" { Clk FSM_Multi:control|cState.A1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.325 ns" { Clk {} Clk~combout {} FSM_Multi:control|cState.A1 {} } { 0.000ns 0.000ns 1.697ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.769 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns Mode\[2\] 1 PIN PIN_E12 3 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_E12; Fanout = 3; PIN Node = 'Mode\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mode[2] } "NODE_NAME" } } { "Multiplication.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/Multiplication.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.206 ns) + CELL(0.461 ns) 3.673 ns FSM_Multi:control\|nState.A1~0 2 COMB LCCOMB_X34_Y14_N10 1 " "Info: 2: + IC(2.206 ns) + CELL(0.461 ns) = 3.673 ns; Loc. = LCCOMB_X34_Y14_N10; Fanout = 1; COMB Node = 'FSM_Multi:control\|nState.A1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { Mode[2] FSM_Multi:control|nState.A1~0 } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.769 ns FSM_Multi:control\|cState.A1 3 REG LCFF_X34_Y14_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.769 ns; Loc. = LCFF_X34_Y14_N11; Fanout = 3; REG Node = 'FSM_Multi:control\|cState.A1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { FSM_Multi:control|nState.A1~0 FSM_Multi:control|cState.A1 } "NODE_NAME" } } { "FSM_Multi.vhd" "" { Text "C:/ITB/semester 3/Perkalian/Perkalian/FSM_Multi.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.563 ns ( 41.47 % ) " "Info: Total cell delay = 1.563 ns ( 41.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.206 ns ( 58.53 % ) " "Info: Total interconnect delay = 2.206 ns ( 58.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.769 ns" { Mode[2] FSM_Multi:control|nState.A1~0 FSM_Multi:control|cState.A1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.769 ns" { Mode[2] {} Mode[2]~combout {} FSM_Multi:control|nState.A1~0 {} FSM_Multi:control|cState.A1 {} } { 0.000ns 0.000ns 2.206ns 0.000ns } { 0.000ns 1.006ns 0.461ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.325 ns" { Clk FSM_Multi:control|cState.A1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.325 ns" { Clk {} Clk~combout {} FSM_Multi:control|cState.A1 {} } { 0.000ns 0.000ns 1.697ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.769 ns" { Mode[2] FSM_Multi:control|nState.A1~0 FSM_Multi:control|cState.A1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.769 ns" { Mode[2] {} Mode[2]~combout {} FSM_Multi:control|nState.A1~0 {} FSM_Multi:control|cState.A1 {} } { 0.000ns 0.000ns 2.206ns 0.000ns } { 0.000ns 1.006ns 0.461ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 206 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 206 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 02 11:34:40 2023 " "Info: Processing ended: Sat Dec 02 11:34:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
