#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002106aec43f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002106af40fc0_0 .net "PC", 31 0, v000002106af39fb0_0;  1 drivers
v000002106af41ec0_0 .var "clk", 0 0;
v000002106af41060_0 .net "clkout", 0 0, L_000002106af42e70;  1 drivers
v000002106af41240_0 .net "cycles_consumed", 31 0, v000002106af41b00_0;  1 drivers
v000002106af411a0_0 .var "rst", 0 0;
S_000002106ae662a0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002106aec43f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002106aedf560 .param/l "RType" 0 4 2, C4<000000>;
P_000002106aedf598 .param/l "add" 0 4 5, C4<100000>;
P_000002106aedf5d0 .param/l "addi" 0 4 8, C4<001000>;
P_000002106aedf608 .param/l "addu" 0 4 5, C4<100001>;
P_000002106aedf640 .param/l "and_" 0 4 5, C4<100100>;
P_000002106aedf678 .param/l "andi" 0 4 8, C4<001100>;
P_000002106aedf6b0 .param/l "beq" 0 4 10, C4<000100>;
P_000002106aedf6e8 .param/l "bne" 0 4 10, C4<000101>;
P_000002106aedf720 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002106aedf758 .param/l "j" 0 4 12, C4<000010>;
P_000002106aedf790 .param/l "jal" 0 4 12, C4<000011>;
P_000002106aedf7c8 .param/l "jr" 0 4 6, C4<001000>;
P_000002106aedf800 .param/l "lw" 0 4 8, C4<100011>;
P_000002106aedf838 .param/l "nor_" 0 4 5, C4<100111>;
P_000002106aedf870 .param/l "or_" 0 4 5, C4<100101>;
P_000002106aedf8a8 .param/l "ori" 0 4 8, C4<001101>;
P_000002106aedf8e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002106aedf918 .param/l "sll" 0 4 6, C4<000000>;
P_000002106aedf950 .param/l "slt" 0 4 5, C4<101010>;
P_000002106aedf988 .param/l "slti" 0 4 8, C4<101010>;
P_000002106aedf9c0 .param/l "srl" 0 4 6, C4<000010>;
P_000002106aedf9f8 .param/l "sub" 0 4 5, C4<100010>;
P_000002106aedfa30 .param/l "subu" 0 4 5, C4<100011>;
P_000002106aedfa68 .param/l "sw" 0 4 8, C4<101011>;
P_000002106aedfaa0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002106aedfad8 .param/l "xori" 0 4 8, C4<001110>;
L_000002106af43260 .functor NOT 1, v000002106af411a0_0, C4<0>, C4<0>, C4<0>;
L_000002106af432d0 .functor NOT 1, v000002106af411a0_0, C4<0>, C4<0>, C4<0>;
L_000002106af43340 .functor NOT 1, v000002106af411a0_0, C4<0>, C4<0>, C4<0>;
L_000002106af43960 .functor NOT 1, v000002106af411a0_0, C4<0>, C4<0>, C4<0>;
L_000002106af42d20 .functor NOT 1, v000002106af411a0_0, C4<0>, C4<0>, C4<0>;
L_000002106af42d90 .functor NOT 1, v000002106af411a0_0, C4<0>, C4<0>, C4<0>;
L_000002106af435e0 .functor NOT 1, v000002106af411a0_0, C4<0>, C4<0>, C4<0>;
L_000002106af43500 .functor NOT 1, v000002106af411a0_0, C4<0>, C4<0>, C4<0>;
L_000002106af42e70 .functor OR 1, v000002106af41ec0_0, v000002106aeca690_0, C4<0>, C4<0>;
L_000002106af431f0 .functor OR 1, L_000002106af8d2b0, L_000002106af8d3f0, C4<0>, C4<0>;
L_000002106af438f0 .functor AND 1, L_000002106af8bcd0, L_000002106af8bd70, C4<1>, C4<1>;
L_000002106af42ee0 .functor NOT 1, v000002106af411a0_0, C4<0>, C4<0>, C4<0>;
L_000002106af43a40 .functor OR 1, L_000002106af8cd10, L_000002106af8cf90, C4<0>, C4<0>;
L_000002106af43030 .functor OR 1, L_000002106af43a40, L_000002106af8d030, C4<0>, C4<0>;
L_000002106af433b0 .functor OR 1, L_000002106af8da30, L_000002106af9f9b0, C4<0>, C4<0>;
L_000002106af430a0 .functor AND 1, L_000002106af8d990, L_000002106af433b0, C4<1>, C4<1>;
L_000002106af436c0 .functor OR 1, L_000002106af9de30, L_000002106af9f410, C4<0>, C4<0>;
L_000002106af43810 .functor AND 1, L_000002106af9ec90, L_000002106af436c0, C4<1>, C4<1>;
L_000002106af43ab0 .functor NOT 1, L_000002106af42e70, C4<0>, C4<0>, C4<0>;
v000002106af39290_0 .net "ALUOp", 3 0, v000002106aeca730_0;  1 drivers
v000002106af39650_0 .net "ALUResult", 31 0, v000002106af386b0_0;  1 drivers
v000002106af3a410_0 .net "ALUSrc", 0 0, v000002106aec9d30_0;  1 drivers
v000002106aefce20_0 .net "ALUin2", 31 0, L_000002106af9f730;  1 drivers
v000002106aefcd80_0 .net "MemReadEn", 0 0, v000002106aeca7d0_0;  1 drivers
v000002106aefd820_0 .net "MemWriteEn", 0 0, v000002106aec9f10_0;  1 drivers
v000002106aefbf20_0 .net "MemtoReg", 0 0, v000002106aec9e70_0;  1 drivers
v000002106aefc740_0 .net "PC", 31 0, v000002106af39fb0_0;  alias, 1 drivers
v000002106aefd140_0 .net "PCPlus1", 31 0, L_000002106af8ce50;  1 drivers
v000002106aefbc00_0 .net "PCsrc", 0 0, v000002106af398d0_0;  1 drivers
v000002106aefcec0_0 .net "RegDst", 0 0, v000002106aecac30_0;  1 drivers
v000002106aefc600_0 .net "RegWriteEn", 0 0, v000002106aecb1d0_0;  1 drivers
v000002106aefbfc0_0 .net "WriteRegister", 4 0, L_000002106af8c8b0;  1 drivers
v000002106aefcf60_0 .net *"_ivl_0", 0 0, L_000002106af43260;  1 drivers
L_000002106af43cc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002106aefc6a0_0 .net/2u *"_ivl_10", 4 0, L_000002106af43cc0;  1 drivers
L_000002106af440b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106aefd5a0_0 .net *"_ivl_101", 15 0, L_000002106af440b0;  1 drivers
v000002106aefdaa0_0 .net *"_ivl_102", 31 0, L_000002106af8bf50;  1 drivers
L_000002106af440f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106aefcce0_0 .net *"_ivl_105", 25 0, L_000002106af440f8;  1 drivers
L_000002106af44140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106aefca60_0 .net/2u *"_ivl_106", 31 0, L_000002106af44140;  1 drivers
v000002106aefd000_0 .net *"_ivl_108", 0 0, L_000002106af8bcd0;  1 drivers
L_000002106af44188 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002106aefbd40_0 .net/2u *"_ivl_110", 5 0, L_000002106af44188;  1 drivers
v000002106aefbca0_0 .net *"_ivl_112", 0 0, L_000002106af8bd70;  1 drivers
v000002106aefd280_0 .net *"_ivl_115", 0 0, L_000002106af438f0;  1 drivers
v000002106aefd0a0_0 .net *"_ivl_116", 47 0, L_000002106af8be10;  1 drivers
L_000002106af441d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106aefd640_0 .net *"_ivl_119", 15 0, L_000002106af441d0;  1 drivers
L_000002106af43d08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002106aefc560_0 .net/2u *"_ivl_12", 5 0, L_000002106af43d08;  1 drivers
v000002106aefc2e0_0 .net *"_ivl_120", 47 0, L_000002106af8c6d0;  1 drivers
L_000002106af44218 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106aefd1e0_0 .net *"_ivl_123", 15 0, L_000002106af44218;  1 drivers
v000002106aefc4c0_0 .net *"_ivl_125", 0 0, L_000002106af8c770;  1 drivers
v000002106aefd6e0_0 .net *"_ivl_126", 31 0, L_000002106af8bff0;  1 drivers
v000002106aefcc40_0 .net *"_ivl_128", 47 0, L_000002106af8c130;  1 drivers
v000002106aefd8c0_0 .net *"_ivl_130", 47 0, L_000002106af8d7b0;  1 drivers
v000002106aefd320_0 .net *"_ivl_132", 47 0, L_000002106af8c1d0;  1 drivers
v000002106aefd780_0 .net *"_ivl_134", 47 0, L_000002106af8c270;  1 drivers
v000002106aefda00_0 .net *"_ivl_14", 0 0, L_000002106af419c0;  1 drivers
v000002106aefd3c0_0 .net *"_ivl_140", 0 0, L_000002106af42ee0;  1 drivers
L_000002106af442a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106aefd460_0 .net/2u *"_ivl_142", 31 0, L_000002106af442a8;  1 drivers
L_000002106af44380 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002106aefd960_0 .net/2u *"_ivl_146", 5 0, L_000002106af44380;  1 drivers
v000002106aefc380_0 .net *"_ivl_148", 0 0, L_000002106af8cd10;  1 drivers
L_000002106af443c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002106aefbde0_0 .net/2u *"_ivl_150", 5 0, L_000002106af443c8;  1 drivers
v000002106aefd500_0 .net *"_ivl_152", 0 0, L_000002106af8cf90;  1 drivers
v000002106aefbe80_0 .net *"_ivl_155", 0 0, L_000002106af43a40;  1 drivers
L_000002106af44410 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002106aefcb00_0 .net/2u *"_ivl_156", 5 0, L_000002106af44410;  1 drivers
v000002106aefc060_0 .net *"_ivl_158", 0 0, L_000002106af8d030;  1 drivers
L_000002106af43d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002106aefc880_0 .net/2u *"_ivl_16", 4 0, L_000002106af43d50;  1 drivers
v000002106aefc9c0_0 .net *"_ivl_161", 0 0, L_000002106af43030;  1 drivers
L_000002106af44458 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106aefc7e0_0 .net/2u *"_ivl_162", 15 0, L_000002106af44458;  1 drivers
v000002106aefc920_0 .net *"_ivl_164", 31 0, L_000002106af8d5d0;  1 drivers
v000002106aefc420_0 .net *"_ivl_167", 0 0, L_000002106af8d170;  1 drivers
v000002106aefc100_0 .net *"_ivl_168", 15 0, L_000002106af8d490;  1 drivers
v000002106aefc1a0_0 .net *"_ivl_170", 31 0, L_000002106af8d670;  1 drivers
v000002106aefcba0_0 .net *"_ivl_174", 31 0, L_000002106af8d8f0;  1 drivers
L_000002106af444a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106aefc240_0 .net *"_ivl_177", 25 0, L_000002106af444a0;  1 drivers
L_000002106af444e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106af40310_0 .net/2u *"_ivl_178", 31 0, L_000002106af444e8;  1 drivers
v000002106af409f0_0 .net *"_ivl_180", 0 0, L_000002106af8d990;  1 drivers
L_000002106af44530 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002106af3f550_0 .net/2u *"_ivl_182", 5 0, L_000002106af44530;  1 drivers
v000002106af3efb0_0 .net *"_ivl_184", 0 0, L_000002106af8da30;  1 drivers
L_000002106af44578 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002106af40130_0 .net/2u *"_ivl_186", 5 0, L_000002106af44578;  1 drivers
v000002106af3edd0_0 .net *"_ivl_188", 0 0, L_000002106af9f9b0;  1 drivers
v000002106af3fff0_0 .net *"_ivl_19", 4 0, L_000002106af420a0;  1 drivers
v000002106af3faf0_0 .net *"_ivl_191", 0 0, L_000002106af433b0;  1 drivers
v000002106af3fcd0_0 .net *"_ivl_193", 0 0, L_000002106af430a0;  1 drivers
L_000002106af445c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002106af3f370_0 .net/2u *"_ivl_194", 5 0, L_000002106af445c0;  1 drivers
v000002106af3ef10_0 .net *"_ivl_196", 0 0, L_000002106af9fa50;  1 drivers
L_000002106af44608 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002106af401d0_0 .net/2u *"_ivl_198", 31 0, L_000002106af44608;  1 drivers
L_000002106af43c78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002106af403b0_0 .net/2u *"_ivl_2", 5 0, L_000002106af43c78;  1 drivers
v000002106af40270_0 .net *"_ivl_20", 4 0, L_000002106af41a60;  1 drivers
v000002106af3f690_0 .net *"_ivl_200", 31 0, L_000002106af9e0b0;  1 drivers
v000002106af40450_0 .net *"_ivl_204", 31 0, L_000002106af9dd90;  1 drivers
L_000002106af44650 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106af406d0_0 .net *"_ivl_207", 25 0, L_000002106af44650;  1 drivers
L_000002106af44698 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106af3fe10_0 .net/2u *"_ivl_208", 31 0, L_000002106af44698;  1 drivers
v000002106af3fa50_0 .net *"_ivl_210", 0 0, L_000002106af9ec90;  1 drivers
L_000002106af446e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002106af40950_0 .net/2u *"_ivl_212", 5 0, L_000002106af446e0;  1 drivers
v000002106af40810_0 .net *"_ivl_214", 0 0, L_000002106af9de30;  1 drivers
L_000002106af44728 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002106af40b30_0 .net/2u *"_ivl_216", 5 0, L_000002106af44728;  1 drivers
v000002106af3ee70_0 .net *"_ivl_218", 0 0, L_000002106af9f410;  1 drivers
v000002106af408b0_0 .net *"_ivl_221", 0 0, L_000002106af436c0;  1 drivers
v000002106af3fd70_0 .net *"_ivl_223", 0 0, L_000002106af43810;  1 drivers
L_000002106af44770 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002106af40770_0 .net/2u *"_ivl_224", 5 0, L_000002106af44770;  1 drivers
v000002106af3f0f0_0 .net *"_ivl_226", 0 0, L_000002106af9e5b0;  1 drivers
v000002106af3feb0_0 .net *"_ivl_228", 31 0, L_000002106af9f230;  1 drivers
v000002106af3f230_0 .net *"_ivl_24", 0 0, L_000002106af43340;  1 drivers
L_000002106af43d98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002106af40630_0 .net/2u *"_ivl_26", 4 0, L_000002106af43d98;  1 drivers
v000002106af404f0_0 .net *"_ivl_29", 4 0, L_000002106af41d80;  1 drivers
v000002106af3ff50_0 .net *"_ivl_32", 0 0, L_000002106af43960;  1 drivers
L_000002106af43de0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002106af40590_0 .net/2u *"_ivl_34", 4 0, L_000002106af43de0;  1 drivers
v000002106af3f050_0 .net *"_ivl_37", 4 0, L_000002106af42320;  1 drivers
v000002106af3f9b0_0 .net *"_ivl_40", 0 0, L_000002106af42d20;  1 drivers
L_000002106af43e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106af3fc30_0 .net/2u *"_ivl_42", 15 0, L_000002106af43e28;  1 drivers
v000002106af40090_0 .net *"_ivl_45", 15 0, L_000002106af8db70;  1 drivers
v000002106af40a90_0 .net *"_ivl_48", 0 0, L_000002106af42d90;  1 drivers
v000002106af3ec90_0 .net *"_ivl_5", 5 0, L_000002106af412e0;  1 drivers
L_000002106af43e70 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106af3ed30_0 .net/2u *"_ivl_50", 36 0, L_000002106af43e70;  1 drivers
L_000002106af43eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106af3f190_0 .net/2u *"_ivl_52", 31 0, L_000002106af43eb8;  1 drivers
v000002106af3f2d0_0 .net *"_ivl_55", 4 0, L_000002106af8d210;  1 drivers
v000002106af3fb90_0 .net *"_ivl_56", 36 0, L_000002106af8cc70;  1 drivers
v000002106af3f410_0 .net *"_ivl_58", 36 0, L_000002106af8dad0;  1 drivers
v000002106af3f4b0_0 .net *"_ivl_62", 0 0, L_000002106af435e0;  1 drivers
L_000002106af43f00 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002106af3f5f0_0 .net/2u *"_ivl_64", 5 0, L_000002106af43f00;  1 drivers
v000002106af3f730_0 .net *"_ivl_67", 5 0, L_000002106af8cdb0;  1 drivers
v000002106af3f7d0_0 .net *"_ivl_70", 0 0, L_000002106af43500;  1 drivers
L_000002106af43f48 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106af3f870_0 .net/2u *"_ivl_72", 57 0, L_000002106af43f48;  1 drivers
L_000002106af43f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106af3f910_0 .net/2u *"_ivl_74", 31 0, L_000002106af43f90;  1 drivers
v000002106af41560_0 .net *"_ivl_77", 25 0, L_000002106af8d350;  1 drivers
v000002106af42b40_0 .net *"_ivl_78", 57 0, L_000002106af8c090;  1 drivers
v000002106af40de0_0 .net *"_ivl_8", 0 0, L_000002106af432d0;  1 drivers
v000002106af426e0_0 .net *"_ivl_80", 57 0, L_000002106af8c810;  1 drivers
L_000002106af43fd8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002106af42aa0_0 .net/2u *"_ivl_84", 31 0, L_000002106af43fd8;  1 drivers
L_000002106af44020 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002106af42140_0 .net/2u *"_ivl_88", 5 0, L_000002106af44020;  1 drivers
v000002106af41380_0 .net *"_ivl_90", 0 0, L_000002106af8d2b0;  1 drivers
L_000002106af44068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002106af42500_0 .net/2u *"_ivl_92", 5 0, L_000002106af44068;  1 drivers
v000002106af41420_0 .net *"_ivl_94", 0 0, L_000002106af8d3f0;  1 drivers
v000002106af414c0_0 .net *"_ivl_97", 0 0, L_000002106af431f0;  1 drivers
v000002106af41100_0 .net *"_ivl_98", 47 0, L_000002106af8cbd0;  1 drivers
v000002106af42780_0 .net "adderResult", 31 0, L_000002106af8c310;  1 drivers
v000002106af421e0_0 .net "address", 31 0, L_000002106af8beb0;  1 drivers
v000002106af423c0_0 .net "clk", 0 0, L_000002106af42e70;  alias, 1 drivers
v000002106af41b00_0 .var "cycles_consumed", 31 0;
v000002106af42820_0 .net "extImm", 31 0, L_000002106af8d710;  1 drivers
v000002106af41ce0_0 .net "funct", 5 0, L_000002106af8d530;  1 drivers
v000002106af42460_0 .net "hlt", 0 0, v000002106aeca690_0;  1 drivers
v000002106af41600_0 .net "imm", 15 0, L_000002106af8c3b0;  1 drivers
v000002106af41ba0_0 .net "immediate", 31 0, L_000002106af9e830;  1 drivers
v000002106af42280_0 .net "input_clk", 0 0, v000002106af41ec0_0;  1 drivers
v000002106af425a0_0 .net "instruction", 31 0, L_000002106af8c630;  1 drivers
v000002106af40f20_0 .net "memoryReadData", 31 0, v000002106af39bf0_0;  1 drivers
v000002106af40ca0_0 .net "nextPC", 31 0, L_000002106af8d0d0;  1 drivers
v000002106af42000_0 .net "opcode", 5 0, L_000002106af41920;  1 drivers
v000002106af42640_0 .net "rd", 4 0, L_000002106af41c40;  1 drivers
v000002106af428c0_0 .net "readData1", 31 0, L_000002106af439d0;  1 drivers
v000002106af416a0_0 .net "readData1_w", 31 0, L_000002106af9df70;  1 drivers
v000002106af41740_0 .net "readData2", 31 0, L_000002106af43570;  1 drivers
v000002106af41f60_0 .net "rs", 4 0, L_000002106af41e20;  1 drivers
v000002106af42960_0 .net "rst", 0 0, v000002106af411a0_0;  1 drivers
v000002106af42a00_0 .net "rt", 4 0, L_000002106af8cb30;  1 drivers
v000002106af40d40_0 .net "shamt", 31 0, L_000002106af8d850;  1 drivers
v000002106af417e0_0 .net "wire_instruction", 31 0, L_000002106af437a0;  1 drivers
v000002106af40e80_0 .net "writeData", 31 0, L_000002106af9ded0;  1 drivers
v000002106af41880_0 .net "zero", 0 0, L_000002106af9f050;  1 drivers
L_000002106af412e0 .part L_000002106af8c630, 26, 6;
L_000002106af41920 .functor MUXZ 6, L_000002106af412e0, L_000002106af43c78, L_000002106af43260, C4<>;
L_000002106af419c0 .cmp/eq 6, L_000002106af41920, L_000002106af43d08;
L_000002106af420a0 .part L_000002106af8c630, 11, 5;
L_000002106af41a60 .functor MUXZ 5, L_000002106af420a0, L_000002106af43d50, L_000002106af419c0, C4<>;
L_000002106af41c40 .functor MUXZ 5, L_000002106af41a60, L_000002106af43cc0, L_000002106af432d0, C4<>;
L_000002106af41d80 .part L_000002106af8c630, 21, 5;
L_000002106af41e20 .functor MUXZ 5, L_000002106af41d80, L_000002106af43d98, L_000002106af43340, C4<>;
L_000002106af42320 .part L_000002106af8c630, 16, 5;
L_000002106af8cb30 .functor MUXZ 5, L_000002106af42320, L_000002106af43de0, L_000002106af43960, C4<>;
L_000002106af8db70 .part L_000002106af8c630, 0, 16;
L_000002106af8c3b0 .functor MUXZ 16, L_000002106af8db70, L_000002106af43e28, L_000002106af42d20, C4<>;
L_000002106af8d210 .part L_000002106af8c630, 6, 5;
L_000002106af8cc70 .concat [ 5 32 0 0], L_000002106af8d210, L_000002106af43eb8;
L_000002106af8dad0 .functor MUXZ 37, L_000002106af8cc70, L_000002106af43e70, L_000002106af42d90, C4<>;
L_000002106af8d850 .part L_000002106af8dad0, 0, 32;
L_000002106af8cdb0 .part L_000002106af8c630, 0, 6;
L_000002106af8d530 .functor MUXZ 6, L_000002106af8cdb0, L_000002106af43f00, L_000002106af435e0, C4<>;
L_000002106af8d350 .part L_000002106af8c630, 0, 26;
L_000002106af8c090 .concat [ 26 32 0 0], L_000002106af8d350, L_000002106af43f90;
L_000002106af8c810 .functor MUXZ 58, L_000002106af8c090, L_000002106af43f48, L_000002106af43500, C4<>;
L_000002106af8beb0 .part L_000002106af8c810, 0, 32;
L_000002106af8ce50 .arith/sum 32, v000002106af39fb0_0, L_000002106af43fd8;
L_000002106af8d2b0 .cmp/eq 6, L_000002106af41920, L_000002106af44020;
L_000002106af8d3f0 .cmp/eq 6, L_000002106af41920, L_000002106af44068;
L_000002106af8cbd0 .concat [ 32 16 0 0], L_000002106af8beb0, L_000002106af440b0;
L_000002106af8bf50 .concat [ 6 26 0 0], L_000002106af41920, L_000002106af440f8;
L_000002106af8bcd0 .cmp/eq 32, L_000002106af8bf50, L_000002106af44140;
L_000002106af8bd70 .cmp/eq 6, L_000002106af8d530, L_000002106af44188;
L_000002106af8be10 .concat [ 32 16 0 0], L_000002106af439d0, L_000002106af441d0;
L_000002106af8c6d0 .concat [ 32 16 0 0], v000002106af39fb0_0, L_000002106af44218;
L_000002106af8c770 .part L_000002106af8c3b0, 15, 1;
LS_000002106af8bff0_0_0 .concat [ 1 1 1 1], L_000002106af8c770, L_000002106af8c770, L_000002106af8c770, L_000002106af8c770;
LS_000002106af8bff0_0_4 .concat [ 1 1 1 1], L_000002106af8c770, L_000002106af8c770, L_000002106af8c770, L_000002106af8c770;
LS_000002106af8bff0_0_8 .concat [ 1 1 1 1], L_000002106af8c770, L_000002106af8c770, L_000002106af8c770, L_000002106af8c770;
LS_000002106af8bff0_0_12 .concat [ 1 1 1 1], L_000002106af8c770, L_000002106af8c770, L_000002106af8c770, L_000002106af8c770;
LS_000002106af8bff0_0_16 .concat [ 1 1 1 1], L_000002106af8c770, L_000002106af8c770, L_000002106af8c770, L_000002106af8c770;
LS_000002106af8bff0_0_20 .concat [ 1 1 1 1], L_000002106af8c770, L_000002106af8c770, L_000002106af8c770, L_000002106af8c770;
LS_000002106af8bff0_0_24 .concat [ 1 1 1 1], L_000002106af8c770, L_000002106af8c770, L_000002106af8c770, L_000002106af8c770;
LS_000002106af8bff0_0_28 .concat [ 1 1 1 1], L_000002106af8c770, L_000002106af8c770, L_000002106af8c770, L_000002106af8c770;
LS_000002106af8bff0_1_0 .concat [ 4 4 4 4], LS_000002106af8bff0_0_0, LS_000002106af8bff0_0_4, LS_000002106af8bff0_0_8, LS_000002106af8bff0_0_12;
LS_000002106af8bff0_1_4 .concat [ 4 4 4 4], LS_000002106af8bff0_0_16, LS_000002106af8bff0_0_20, LS_000002106af8bff0_0_24, LS_000002106af8bff0_0_28;
L_000002106af8bff0 .concat [ 16 16 0 0], LS_000002106af8bff0_1_0, LS_000002106af8bff0_1_4;
L_000002106af8c130 .concat [ 16 32 0 0], L_000002106af8c3b0, L_000002106af8bff0;
L_000002106af8d7b0 .arith/sum 48, L_000002106af8c6d0, L_000002106af8c130;
L_000002106af8c1d0 .functor MUXZ 48, L_000002106af8d7b0, L_000002106af8be10, L_000002106af438f0, C4<>;
L_000002106af8c270 .functor MUXZ 48, L_000002106af8c1d0, L_000002106af8cbd0, L_000002106af431f0, C4<>;
L_000002106af8c310 .part L_000002106af8c270, 0, 32;
L_000002106af8d0d0 .functor MUXZ 32, L_000002106af8ce50, L_000002106af8c310, v000002106af398d0_0, C4<>;
L_000002106af8c630 .functor MUXZ 32, L_000002106af437a0, L_000002106af442a8, L_000002106af42ee0, C4<>;
L_000002106af8cd10 .cmp/eq 6, L_000002106af41920, L_000002106af44380;
L_000002106af8cf90 .cmp/eq 6, L_000002106af41920, L_000002106af443c8;
L_000002106af8d030 .cmp/eq 6, L_000002106af41920, L_000002106af44410;
L_000002106af8d5d0 .concat [ 16 16 0 0], L_000002106af8c3b0, L_000002106af44458;
L_000002106af8d170 .part L_000002106af8c3b0, 15, 1;
LS_000002106af8d490_0_0 .concat [ 1 1 1 1], L_000002106af8d170, L_000002106af8d170, L_000002106af8d170, L_000002106af8d170;
LS_000002106af8d490_0_4 .concat [ 1 1 1 1], L_000002106af8d170, L_000002106af8d170, L_000002106af8d170, L_000002106af8d170;
LS_000002106af8d490_0_8 .concat [ 1 1 1 1], L_000002106af8d170, L_000002106af8d170, L_000002106af8d170, L_000002106af8d170;
LS_000002106af8d490_0_12 .concat [ 1 1 1 1], L_000002106af8d170, L_000002106af8d170, L_000002106af8d170, L_000002106af8d170;
L_000002106af8d490 .concat [ 4 4 4 4], LS_000002106af8d490_0_0, LS_000002106af8d490_0_4, LS_000002106af8d490_0_8, LS_000002106af8d490_0_12;
L_000002106af8d670 .concat [ 16 16 0 0], L_000002106af8c3b0, L_000002106af8d490;
L_000002106af8d710 .functor MUXZ 32, L_000002106af8d670, L_000002106af8d5d0, L_000002106af43030, C4<>;
L_000002106af8d8f0 .concat [ 6 26 0 0], L_000002106af41920, L_000002106af444a0;
L_000002106af8d990 .cmp/eq 32, L_000002106af8d8f0, L_000002106af444e8;
L_000002106af8da30 .cmp/eq 6, L_000002106af8d530, L_000002106af44530;
L_000002106af9f9b0 .cmp/eq 6, L_000002106af8d530, L_000002106af44578;
L_000002106af9fa50 .cmp/eq 6, L_000002106af41920, L_000002106af445c0;
L_000002106af9e0b0 .functor MUXZ 32, L_000002106af8d710, L_000002106af44608, L_000002106af9fa50, C4<>;
L_000002106af9e830 .functor MUXZ 32, L_000002106af9e0b0, L_000002106af8d850, L_000002106af430a0, C4<>;
L_000002106af9dd90 .concat [ 6 26 0 0], L_000002106af41920, L_000002106af44650;
L_000002106af9ec90 .cmp/eq 32, L_000002106af9dd90, L_000002106af44698;
L_000002106af9de30 .cmp/eq 6, L_000002106af8d530, L_000002106af446e0;
L_000002106af9f410 .cmp/eq 6, L_000002106af8d530, L_000002106af44728;
L_000002106af9e5b0 .cmp/eq 6, L_000002106af41920, L_000002106af44770;
L_000002106af9f230 .functor MUXZ 32, L_000002106af439d0, v000002106af39fb0_0, L_000002106af9e5b0, C4<>;
L_000002106af9df70 .functor MUXZ 32, L_000002106af9f230, L_000002106af43570, L_000002106af43810, C4<>;
S_000002106ae66430 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002106ae662a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002106aed5010 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002106af42f50 .functor NOT 1, v000002106aec9d30_0, C4<0>, C4<0>, C4<0>;
v000002106aecb090_0 .net *"_ivl_0", 0 0, L_000002106af42f50;  1 drivers
v000002106aeca410_0 .net "in1", 31 0, L_000002106af43570;  alias, 1 drivers
v000002106aec9c90_0 .net "in2", 31 0, L_000002106af9e830;  alias, 1 drivers
v000002106aec9b50_0 .net "out", 31 0, L_000002106af9f730;  alias, 1 drivers
v000002106aec96f0_0 .net "s", 0 0, v000002106aec9d30_0;  alias, 1 drivers
L_000002106af9f730 .functor MUXZ 32, L_000002106af9e830, L_000002106af43570, L_000002106af42f50, C4<>;
S_000002106adf69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002106ae662a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002106af380a0 .param/l "RType" 0 4 2, C4<000000>;
P_000002106af380d8 .param/l "add" 0 4 5, C4<100000>;
P_000002106af38110 .param/l "addi" 0 4 8, C4<001000>;
P_000002106af38148 .param/l "addu" 0 4 5, C4<100001>;
P_000002106af38180 .param/l "and_" 0 4 5, C4<100100>;
P_000002106af381b8 .param/l "andi" 0 4 8, C4<001100>;
P_000002106af381f0 .param/l "beq" 0 4 10, C4<000100>;
P_000002106af38228 .param/l "bne" 0 4 10, C4<000101>;
P_000002106af38260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002106af38298 .param/l "j" 0 4 12, C4<000010>;
P_000002106af382d0 .param/l "jal" 0 4 12, C4<000011>;
P_000002106af38308 .param/l "jr" 0 4 6, C4<001000>;
P_000002106af38340 .param/l "lw" 0 4 8, C4<100011>;
P_000002106af38378 .param/l "nor_" 0 4 5, C4<100111>;
P_000002106af383b0 .param/l "or_" 0 4 5, C4<100101>;
P_000002106af383e8 .param/l "ori" 0 4 8, C4<001101>;
P_000002106af38420 .param/l "sgt" 0 4 6, C4<101011>;
P_000002106af38458 .param/l "sll" 0 4 6, C4<000000>;
P_000002106af38490 .param/l "slt" 0 4 5, C4<101010>;
P_000002106af384c8 .param/l "slti" 0 4 8, C4<101010>;
P_000002106af38500 .param/l "srl" 0 4 6, C4<000010>;
P_000002106af38538 .param/l "sub" 0 4 5, C4<100010>;
P_000002106af38570 .param/l "subu" 0 4 5, C4<100011>;
P_000002106af385a8 .param/l "sw" 0 4 8, C4<101011>;
P_000002106af385e0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002106af38618 .param/l "xori" 0 4 8, C4<001110>;
v000002106aeca730_0 .var "ALUOp", 3 0;
v000002106aec9d30_0 .var "ALUSrc", 0 0;
v000002106aeca7d0_0 .var "MemReadEn", 0 0;
v000002106aec9f10_0 .var "MemWriteEn", 0 0;
v000002106aec9e70_0 .var "MemtoReg", 0 0;
v000002106aecac30_0 .var "RegDst", 0 0;
v000002106aecb1d0_0 .var "RegWriteEn", 0 0;
v000002106aeca050_0 .net "funct", 5 0, L_000002106af8d530;  alias, 1 drivers
v000002106aeca690_0 .var "hlt", 0 0;
v000002106aecaeb0_0 .net "opcode", 5 0, L_000002106af41920;  alias, 1 drivers
v000002106aec9fb0_0 .net "rst", 0 0, v000002106af411a0_0;  alias, 1 drivers
E_000002106aed4b90 .event anyedge, v000002106aec9fb0_0, v000002106aecaeb0_0, v000002106aeca050_0;
S_000002106adf6b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002106ae662a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002106aed4910 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002106af437a0 .functor BUFZ 32, L_000002106af8c450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002106aeca0f0_0 .net "Data_Out", 31 0, L_000002106af437a0;  alias, 1 drivers
v000002106aecae10 .array "InstMem", 0 1023, 31 0;
v000002106aeca2d0_0 .net *"_ivl_0", 31 0, L_000002106af8c450;  1 drivers
v000002106aeca4b0_0 .net *"_ivl_3", 9 0, L_000002106af8c4f0;  1 drivers
v000002106aecaf50_0 .net *"_ivl_4", 11 0, L_000002106af8c590;  1 drivers
L_000002106af44260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002106aecb270_0 .net *"_ivl_7", 1 0, L_000002106af44260;  1 drivers
v000002106aecb310_0 .net "addr", 31 0, v000002106af39fb0_0;  alias, 1 drivers
v000002106aeca870_0 .var/i "i", 31 0;
L_000002106af8c450 .array/port v000002106aecae10, L_000002106af8c590;
L_000002106af8c4f0 .part v000002106af39fb0_0, 0, 10;
L_000002106af8c590 .concat [ 10 2 0 0], L_000002106af8c4f0, L_000002106af44260;
S_000002106ae64950 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002106ae662a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002106af439d0 .functor BUFZ 32, L_000002106af8c950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002106af43570 .functor BUFZ 32, L_000002106af8ca90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002106aeca9b0_0 .net *"_ivl_0", 31 0, L_000002106af8c950;  1 drivers
v000002106aecaaf0_0 .net *"_ivl_10", 6 0, L_000002106af8cef0;  1 drivers
L_000002106af44338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002106aea9050_0 .net *"_ivl_13", 1 0, L_000002106af44338;  1 drivers
v000002106aea8510_0 .net *"_ivl_2", 6 0, L_000002106af8c9f0;  1 drivers
L_000002106af442f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002106af39c90_0 .net *"_ivl_5", 1 0, L_000002106af442f0;  1 drivers
v000002106af39330_0 .net *"_ivl_8", 31 0, L_000002106af8ca90;  1 drivers
v000002106af38bb0_0 .net "clk", 0 0, L_000002106af42e70;  alias, 1 drivers
v000002106af39470_0 .var/i "i", 31 0;
v000002106af38750_0 .net "readData1", 31 0, L_000002106af439d0;  alias, 1 drivers
v000002106af39510_0 .net "readData2", 31 0, L_000002106af43570;  alias, 1 drivers
v000002106af38f70_0 .net "readRegister1", 4 0, L_000002106af41e20;  alias, 1 drivers
v000002106af389d0_0 .net "readRegister2", 4 0, L_000002106af8cb30;  alias, 1 drivers
v000002106af3a190 .array "registers", 31 0, 31 0;
v000002106af387f0_0 .net "rst", 0 0, v000002106af411a0_0;  alias, 1 drivers
v000002106af39a10_0 .net "we", 0 0, v000002106aecb1d0_0;  alias, 1 drivers
v000002106af39dd0_0 .net "writeData", 31 0, L_000002106af9ded0;  alias, 1 drivers
v000002106af396f0_0 .net "writeRegister", 4 0, L_000002106af8c8b0;  alias, 1 drivers
E_000002106aed4a50/0 .event negedge, v000002106aec9fb0_0;
E_000002106aed4a50/1 .event posedge, v000002106af38bb0_0;
E_000002106aed4a50 .event/or E_000002106aed4a50/0, E_000002106aed4a50/1;
L_000002106af8c950 .array/port v000002106af3a190, L_000002106af8c9f0;
L_000002106af8c9f0 .concat [ 5 2 0 0], L_000002106af41e20, L_000002106af442f0;
L_000002106af8ca90 .array/port v000002106af3a190, L_000002106af8cef0;
L_000002106af8cef0 .concat [ 5 2 0 0], L_000002106af8cb30, L_000002106af44338;
S_000002106ae64ae0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002106ae64950;
 .timescale 0 0;
v000002106aeca910_0 .var/i "i", 31 0;
S_000002106ae4eda0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002106ae662a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002106aed4ad0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002106af43730 .functor NOT 1, v000002106aecac30_0, C4<0>, C4<0>, C4<0>;
v000002106af3a0f0_0 .net *"_ivl_0", 0 0, L_000002106af43730;  1 drivers
v000002106af3a4b0_0 .net "in1", 4 0, L_000002106af8cb30;  alias, 1 drivers
v000002106af3a370_0 .net "in2", 4 0, L_000002106af41c40;  alias, 1 drivers
v000002106af38e30_0 .net "out", 4 0, L_000002106af8c8b0;  alias, 1 drivers
v000002106af39970_0 .net "s", 0 0, v000002106aecac30_0;  alias, 1 drivers
L_000002106af8c8b0 .functor MUXZ 5, L_000002106af41c40, L_000002106af8cb30, L_000002106af43730, C4<>;
S_000002106ae4ef30 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002106ae662a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002106aed5050 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002106af43110 .functor NOT 1, v000002106aec9e70_0, C4<0>, C4<0>, C4<0>;
v000002106af38c50_0 .net *"_ivl_0", 0 0, L_000002106af43110;  1 drivers
v000002106af39e70_0 .net "in1", 31 0, v000002106af386b0_0;  alias, 1 drivers
v000002106af38a70_0 .net "in2", 31 0, v000002106af39bf0_0;  alias, 1 drivers
v000002106af39f10_0 .net "out", 31 0, L_000002106af9ded0;  alias, 1 drivers
v000002106af38890_0 .net "s", 0 0, v000002106aec9e70_0;  alias, 1 drivers
L_000002106af9ded0 .functor MUXZ 32, v000002106af39bf0_0, v000002106af386b0_0, L_000002106af43110, C4<>;
S_000002106ae94790 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002106ae662a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002106ae94920 .param/l "ADD" 0 9 12, C4<0000>;
P_000002106ae94958 .param/l "AND" 0 9 12, C4<0010>;
P_000002106ae94990 .param/l "NOR" 0 9 12, C4<0101>;
P_000002106ae949c8 .param/l "OR" 0 9 12, C4<0011>;
P_000002106ae94a00 .param/l "SGT" 0 9 12, C4<0111>;
P_000002106ae94a38 .param/l "SLL" 0 9 12, C4<1000>;
P_000002106ae94a70 .param/l "SLT" 0 9 12, C4<0110>;
P_000002106ae94aa8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002106ae94ae0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002106ae94b18 .param/l "XOR" 0 9 12, C4<0100>;
P_000002106ae94b50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002106ae94b88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002106af447b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002106af3a550_0 .net/2u *"_ivl_0", 31 0, L_000002106af447b8;  1 drivers
v000002106af39790_0 .net "opSel", 3 0, v000002106aeca730_0;  alias, 1 drivers
v000002106af395b0_0 .net "operand1", 31 0, L_000002106af9df70;  alias, 1 drivers
v000002106af38930_0 .net "operand2", 31 0, L_000002106af9f730;  alias, 1 drivers
v000002106af386b0_0 .var "result", 31 0;
v000002106af39d30_0 .net "zero", 0 0, L_000002106af9f050;  alias, 1 drivers
E_000002106aed5290 .event anyedge, v000002106aeca730_0, v000002106af395b0_0, v000002106aec9b50_0;
L_000002106af9f050 .cmp/eq 32, v000002106af386b0_0, L_000002106af447b8;
S_000002106ae7fe40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002106ae662a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002106af3a670 .param/l "RType" 0 4 2, C4<000000>;
P_000002106af3a6a8 .param/l "add" 0 4 5, C4<100000>;
P_000002106af3a6e0 .param/l "addi" 0 4 8, C4<001000>;
P_000002106af3a718 .param/l "addu" 0 4 5, C4<100001>;
P_000002106af3a750 .param/l "and_" 0 4 5, C4<100100>;
P_000002106af3a788 .param/l "andi" 0 4 8, C4<001100>;
P_000002106af3a7c0 .param/l "beq" 0 4 10, C4<000100>;
P_000002106af3a7f8 .param/l "bne" 0 4 10, C4<000101>;
P_000002106af3a830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002106af3a868 .param/l "j" 0 4 12, C4<000010>;
P_000002106af3a8a0 .param/l "jal" 0 4 12, C4<000011>;
P_000002106af3a8d8 .param/l "jr" 0 4 6, C4<001000>;
P_000002106af3a910 .param/l "lw" 0 4 8, C4<100011>;
P_000002106af3a948 .param/l "nor_" 0 4 5, C4<100111>;
P_000002106af3a980 .param/l "or_" 0 4 5, C4<100101>;
P_000002106af3a9b8 .param/l "ori" 0 4 8, C4<001101>;
P_000002106af3a9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002106af3aa28 .param/l "sll" 0 4 6, C4<000000>;
P_000002106af3aa60 .param/l "slt" 0 4 5, C4<101010>;
P_000002106af3aa98 .param/l "slti" 0 4 8, C4<101010>;
P_000002106af3aad0 .param/l "srl" 0 4 6, C4<000010>;
P_000002106af3ab08 .param/l "sub" 0 4 5, C4<100010>;
P_000002106af3ab40 .param/l "subu" 0 4 5, C4<100011>;
P_000002106af3ab78 .param/l "sw" 0 4 8, C4<101011>;
P_000002106af3abb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002106af3abe8 .param/l "xori" 0 4 8, C4<001110>;
v000002106af398d0_0 .var "PCsrc", 0 0;
v000002106af393d0_0 .net "funct", 5 0, L_000002106af8d530;  alias, 1 drivers
v000002106af39830_0 .net "opcode", 5 0, L_000002106af41920;  alias, 1 drivers
v000002106af38cf0_0 .net "operand1", 31 0, L_000002106af439d0;  alias, 1 drivers
v000002106af38d90_0 .net "operand2", 31 0, L_000002106af9f730;  alias, 1 drivers
v000002106af39b50_0 .net "rst", 0 0, v000002106af411a0_0;  alias, 1 drivers
E_000002106aed45d0/0 .event anyedge, v000002106aec9fb0_0, v000002106aecaeb0_0, v000002106af38750_0, v000002106aec9b50_0;
E_000002106aed45d0/1 .event anyedge, v000002106aeca050_0;
E_000002106aed45d0 .event/or E_000002106aed45d0/0, E_000002106aed45d0/1;
S_000002106ae7ffd0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002106ae662a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002106af3a050 .array "DataMem", 0 1023, 31 0;
v000002106af39ab0_0 .net "address", 31 0, v000002106af386b0_0;  alias, 1 drivers
v000002106af38b10_0 .net "clock", 0 0, L_000002106af43ab0;  1 drivers
v000002106af3a230_0 .net "data", 31 0, L_000002106af43570;  alias, 1 drivers
v000002106af38ed0_0 .var/i "i", 31 0;
v000002106af39bf0_0 .var "q", 31 0;
v000002106af3a2d0_0 .net "rden", 0 0, v000002106aeca7d0_0;  alias, 1 drivers
v000002106af39010_0 .net "wren", 0 0, v000002106aec9f10_0;  alias, 1 drivers
E_000002106aed4a10 .event posedge, v000002106af38b10_0;
S_000002106ae78be0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002106ae662a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002106aed50d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002106af390b0_0 .net "PCin", 31 0, L_000002106af8d0d0;  alias, 1 drivers
v000002106af39fb0_0 .var "PCout", 31 0;
v000002106af39150_0 .net "clk", 0 0, L_000002106af42e70;  alias, 1 drivers
v000002106af391f0_0 .net "rst", 0 0, v000002106af411a0_0;  alias, 1 drivers
    .scope S_000002106ae7fe40;
T_0 ;
    %wait E_000002106aed45d0;
    %load/vec4 v000002106af39b50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002106af398d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002106af39830_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002106af38cf0_0;
    %load/vec4 v000002106af38d90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002106af39830_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002106af38cf0_0;
    %load/vec4 v000002106af38d90_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002106af39830_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002106af39830_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002106af39830_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002106af393d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002106af398d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002106ae78be0;
T_1 ;
    %wait E_000002106aed4a50;
    %load/vec4 v000002106af391f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002106af39fb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002106af390b0_0;
    %assign/vec4 v000002106af39fb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002106adf6b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002106aeca870_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002106aeca870_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002106aeca870_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %load/vec4 v000002106aeca870_0;
    %addi 1, 0, 32;
    %store/vec4 v000002106aeca870_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106aecae10, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002106adf69c0;
T_3 ;
    %wait E_000002106aed4b90;
    %load/vec4 v000002106aec9fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002106aeca690_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002106aec9d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002106aecb1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002106aec9f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002106aec9e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002106aeca7d0_0, 0;
    %assign/vec4 v000002106aecac30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002106aeca690_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002106aeca730_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002106aec9d30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002106aecb1d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002106aec9f10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002106aec9e70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002106aeca7d0_0, 0, 1;
    %store/vec4 v000002106aecac30_0, 0, 1;
    %load/vec4 v000002106aecaeb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aeca690_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aecac30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aecb1d0_0, 0;
    %load/vec4 v000002106aeca050_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aec9d30_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aec9d30_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aecb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aecac30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aec9d30_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aecb1d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002106aecac30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aec9d30_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aecb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aec9d30_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aecb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aec9d30_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aecb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aec9d30_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aecb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aec9d30_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aeca7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aecb1d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aec9d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aec9e70_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aec9f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002106aec9d30_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002106aeca730_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002106ae64950;
T_4 ;
    %wait E_000002106aed4a50;
    %fork t_1, S_000002106ae64ae0;
    %jmp t_0;
    .scope S_000002106ae64ae0;
t_1 ;
    %load/vec4 v000002106af387f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002106aeca910_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002106aeca910_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002106aeca910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a190, 0, 4;
    %load/vec4 v000002106aeca910_0;
    %addi 1, 0, 32;
    %store/vec4 v000002106aeca910_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002106af39a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002106af39dd0_0;
    %load/vec4 v000002106af396f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a190, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a190, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002106ae64950;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002106ae64950;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002106af39470_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002106af39470_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002106af39470_0;
    %ix/getv/s 4, v000002106af39470_0;
    %load/vec4a v000002106af3a190, 4;
    %ix/getv/s 4, v000002106af39470_0;
    %load/vec4a v000002106af3a190, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002106af39470_0;
    %addi 1, 0, 32;
    %store/vec4 v000002106af39470_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002106ae94790;
T_6 ;
    %wait E_000002106aed5290;
    %load/vec4 v000002106af39790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002106af386b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002106af395b0_0;
    %load/vec4 v000002106af38930_0;
    %add;
    %assign/vec4 v000002106af386b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002106af395b0_0;
    %load/vec4 v000002106af38930_0;
    %sub;
    %assign/vec4 v000002106af386b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002106af395b0_0;
    %load/vec4 v000002106af38930_0;
    %and;
    %assign/vec4 v000002106af386b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002106af395b0_0;
    %load/vec4 v000002106af38930_0;
    %or;
    %assign/vec4 v000002106af386b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002106af395b0_0;
    %load/vec4 v000002106af38930_0;
    %xor;
    %assign/vec4 v000002106af386b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002106af395b0_0;
    %load/vec4 v000002106af38930_0;
    %or;
    %inv;
    %assign/vec4 v000002106af386b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002106af395b0_0;
    %load/vec4 v000002106af38930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002106af386b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002106af38930_0;
    %load/vec4 v000002106af395b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002106af386b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002106af395b0_0;
    %ix/getv 4, v000002106af38930_0;
    %shiftl 4;
    %assign/vec4 v000002106af386b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002106af395b0_0;
    %ix/getv 4, v000002106af38930_0;
    %shiftr 4;
    %assign/vec4 v000002106af386b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002106ae7ffd0;
T_7 ;
    %wait E_000002106aed4a10;
    %load/vec4 v000002106af3a2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002106af39ab0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002106af3a050, 4;
    %assign/vec4 v000002106af39bf0_0, 0;
T_7.0 ;
    %load/vec4 v000002106af39010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002106af3a230_0;
    %ix/getv 3, v000002106af39ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002106ae7ffd0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002106af38ed0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002106af38ed0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002106af38ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %load/vec4 v000002106af38ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002106af38ed0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002106af3a050, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002106ae7ffd0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002106af38ed0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002106af38ed0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002106af38ed0_0;
    %load/vec4a v000002106af3a050, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002106af38ed0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002106af38ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002106af38ed0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002106ae662a0;
T_10 ;
    %wait E_000002106aed4a50;
    %load/vec4 v000002106af42960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002106af41b00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002106af41b00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002106af41b00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002106aec43f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002106af41ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002106af411a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002106aec43f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002106af41ec0_0;
    %inv;
    %assign/vec4 v000002106af41ec0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002106aec43f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./RemoveDuplicates/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002106af411a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002106af411a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002106af41240_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
