// Seed: 280286970
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  reg id_5;
  assign id_4 = id_5;
  reg id_6;
  initial begin
    $display(id_5);
    if (id_6 - "") begin
      id_5 = -id_5 < id_3;
    end
  end
  reg  id_7;
  wire id_8;
  reg  id_9;
  always @(negedge {id_9,
    1
  } or posedge id_7)
  begin
    id_1 <= id_9;
  end
  always #1 force id_6 = id_5;
  assign id_7 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14 = id_4[1 : 1];
  module_0(
      id_1, id_11, id_13, id_1
  );
  always @(1 or posedge 1) begin
    id_1 <= 1;
  end
  wire id_15;
  always @(1 or negedge 1'd0) begin
    id_12 = 1;
    id_8  = (id_9) & 1 & 1'b0;
  end
endmodule
