// Seed: 2779353231
module module_0;
  assign id_1 = id_1;
  wire id_2, id_3;
endmodule
module module_1 (
    input wor id_0
);
  reg id_2 = -1'h0 - id_0 - 1, id_3, id_4;
  assign id_3 = 1;
  wire id_5, id_6, id_7;
  module_0 modCall_1 ();
  always id_2 <= -1;
  assign id_4 = 1;
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
endmodule
