 
set ::env(PROJECT_NAME) mod_sim_exp
set ::env(DESIGN_TOP) generic_fifo_dc
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/mod_sim_exp/trunk/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/mod_sim_exp/trunk/rtl/verilog/generic_fifo_dc.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) digital_design

