$comment
	File created using the following command:
		vcd file Sistema_empaquetado.msim.vcd -direction
$end
$date
	Sat Dec 04 13:00:52 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module sistema_empaquetado_vhd_vec_tst $end
$var wire 1 ! B [3] $end
$var wire 1 " B [2] $end
$var wire 1 # B [1] $end
$var wire 1 $ B [0] $end
$var wire 1 % clk $end
$var wire 1 & control $end
$var wire 1 ' display [0] $end
$var wire 1 ( display [1] $end
$var wire 1 ) display [2] $end
$var wire 1 * display [3] $end
$var wire 1 + display [4] $end
$var wire 1 , display [5] $end
$var wire 1 - display [6] $end
$var wire 1 . reset $end
$var wire 1 / sensor $end
$var wire 1 0 teclado [0] $end
$var wire 1 1 teclado [1] $end
$var wire 1 2 teclado [2] $end
$var wire 1 3 teclado [3] $end
$var wire 1 4 teclado [4] $end
$var wire 1 5 teclado [5] $end
$var wire 1 6 teclado [6] $end
$var wire 1 7 teclado [7] $end
$var wire 1 8 teclado [8] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var wire 1 < devoe $end
$var wire 1 = devclrn $end
$var wire 1 > devpor $end
$var wire 1 ? ww_devoe $end
$var wire 1 @ ww_devclrn $end
$var wire 1 A ww_devpor $end
$var wire 1 B ww_teclado [0] $end
$var wire 1 C ww_teclado [1] $end
$var wire 1 D ww_teclado [2] $end
$var wire 1 E ww_teclado [3] $end
$var wire 1 F ww_teclado [4] $end
$var wire 1 G ww_teclado [5] $end
$var wire 1 H ww_teclado [6] $end
$var wire 1 I ww_teclado [7] $end
$var wire 1 J ww_teclado [8] $end
$var wire 1 K ww_clk $end
$var wire 1 L ww_sensor $end
$var wire 1 M ww_reset $end
$var wire 1 N ww_display [0] $end
$var wire 1 O ww_display [1] $end
$var wire 1 P ww_display [2] $end
$var wire 1 Q ww_display [3] $end
$var wire 1 R ww_display [4] $end
$var wire 1 S ww_display [5] $end
$var wire 1 T ww_display [6] $end
$var wire 1 U \Mux3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 V \Mux3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 W \Mux3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 X \Mux3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 Y \Mux3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 Z \Mux3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 [ \Mux3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 \ \Mux3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 ] \Mux3_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 ^ \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [19] $end
$var wire 1 _ \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [18] $end
$var wire 1 ` \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 a \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 b \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 c \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 d \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 e \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 f \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 g \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 h \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 i \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 j \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 k \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 l \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 m \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 n \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 o \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 p \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 q \Mux3_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 r \control~input_o\ $end
$var wire 1 s \B[0]~input_o\ $end
$var wire 1 t \B[1]~input_o\ $end
$var wire 1 u \B[2]~input_o\ $end
$var wire 1 v \B[3]~input_o\ $end
$var wire 1 w \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 x \sensor~input_o\ $end
$var wire 1 y \sensor~inputCLKENA0_outclk\ $end
$var wire 1 z \clk~input_o\ $end
$var wire 1 { \clk~inputCLKENA0_outclk\ $end
$var wire 1 | \teclado[8]~input_o\ $end
$var wire 1 } \teclado[7]~input_o\ $end
$var wire 1 ~ \teclado[6]~input_o\ $end
$var wire 1 !! \teclado[5]~input_o\ $end
$var wire 1 "! \teclado[4]~input_o\ $end
$var wire 1 #! \teclado[3]~input_o\ $end
$var wire 1 $! \teclado[2]~input_o\ $end
$var wire 1 %! \teclado[1]~input_o\ $end
$var wire 1 &! \teclado[0]~input_o\ $end
$var wire 1 '! \Mux3_rtl_0|auto_generated|ram_block1a3\ $end
$var wire 1 (! \B[2]~11_combout\ $end
$var wire 1 )! \reset~input_o\ $end
$var wire 1 *! \B[2]~reg0_q\ $end
$var wire 1 +! \B[1]~10_combout\ $end
$var wire 1 ,! \B[1]~reg0_q\ $end
$var wire 1 -! \Mux3_rtl_0|auto_generated|ram_block1a1\ $end
$var wire 1 .! \Mux3_rtl_0|auto_generated|ram_block1a0~portadataout\ $end
$var wire 1 /! \Mux3_rtl_0|auto_generated|ram_block1a2\ $end
$var wire 1 0! \Equal1~0_combout\ $end
$var wire 1 1! \B[0]~9_combout\ $end
$var wire 1 2! \B[0]~reg0_q\ $end
$var wire 1 3! \B[3]~8_combout\ $end
$var wire 1 4! \B[3]~reg0_q\ $end
$var wire 1 5! \Equal1~1_combout\ $end
$var wire 1 6! \Mux10~0_combout\ $end
$var wire 1 7! \Mux9~0_combout\ $end
$var wire 1 8! \Mux8~0_combout\ $end
$var wire 1 9! \Mux7~0_combout\ $end
$var wire 1 :! \Mux6~0_combout\ $end
$var wire 1 ;! \Mux5~0_combout\ $end
$var wire 1 <! \Mux4~0_combout\ $end
$var wire 1 =! \ALT_INV_reset~input_o\ $end
$var wire 1 >! \ALT_INV_Equal1~0_combout\ $end
$var wire 1 ?! \ALT_INV_B[2]~reg0_q\ $end
$var wire 1 @! \ALT_INV_B[1]~reg0_q\ $end
$var wire 1 A! \ALT_INV_B[0]~reg0_q\ $end
$var wire 1 B! \ALT_INV_B[3]~reg0_q\ $end
$var wire 1 C! \ALT_INV_Mux4~0_combout\ $end
$var wire 1 D! \ALT_INV_Mux5~0_combout\ $end
$var wire 1 E! \ALT_INV_Mux6~0_combout\ $end
$var wire 1 F! \ALT_INV_Mux7~0_combout\ $end
$var wire 1 G! \ALT_INV_Mux8~0_combout\ $end
$var wire 1 H! \ALT_INV_Mux9~0_combout\ $end
$var wire 1 I! \Mux3_rtl_0|auto_generated|ALT_INV_ram_block1a1\ $end
$var wire 1 J! \Mux3_rtl_0|auto_generated|ALT_INV_ram_block1a2\ $end
$var wire 1 K! \Mux3_rtl_0|auto_generated|ALT_INV_ram_block1a3\ $end
$var wire 1 L! \Mux3_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0&
0.
0/
09
1:
x;
1<
1=
1>
1?
1@
1A
0K
0L
0M
0r
0s
0t
0u
0v
xw
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
10!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
1=!
0>!
1?!
1@!
1A!
1B!
1C!
1D!
1E!
1F!
1G!
1H!
1I!
1J!
1K!
1L!
0!
0"
0#
0$
00
01
02
03
04
05
06
07
08
0B
0C
0D
0E
0F
0G
0H
0I
0J
1N
1O
1P
1Q
1R
1S
0T
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
1'
1(
1)
1*
1+
1,
0-
$end
#20000
1%
1K
1z
1{
#20001
1q
1.!
0L!
00!
17!
18!
19!
1<!
0C!
0F!
0G!
0H!
1>!
11!
15!
0S
0R
0Q
0N
0,
0+
0*
0'
1&
1r
#40000
0%
0K
0z
0{
#60000
1%
1K
1z
1{
#80000
0%
0K
0z
0{
#100000
1%
1K
1z
1{
#120000
0%
0K
0z
0{
#140000
1%
1K
1z
1{
#160000
0%
0K
0z
0{
#180000
1%
1K
1z
1{
#200000
0%
0K
0z
0{
#220000
1%
1K
1z
1{
#240000
0%
0K
0z
0{
#260000
1%
1K
1z
1{
#280000
0%
0K
0z
0{
#300000
1%
1K
1z
1{
#320000
0%
0K
0z
0{
#340000
1%
1K
1z
1{
#360000
0%
0K
0z
0{
#380000
1%
1K
1z
1{
#400000
0%
0K
0z
0{
#420000
1%
1K
1z
1{
#440000
0%
0K
0z
0{
#460000
1%
1K
1z
1{
#480000
0%
0K
0z
0{
#500000
1%
1K
1z
1{
#520000
0%
0K
0z
0{
#540000
1%
1K
1z
1{
#560000
0%
0K
0z
0{
#580000
1%
1K
1z
1{
#600000
0%
0K
0z
0{
#620000
1%
1K
1z
1{
#640000
0%
0K
0z
0{
#660000
1%
1K
1z
1{
#680000
0%
0K
0z
0{
#700000
1%
1K
1z
1{
#720000
0%
0K
0z
0{
#740000
1%
1K
1z
1{
#760000
0%
0K
0z
0{
#780000
1%
1K
1z
1{
#800000
0%
0K
0z
0{
#820000
1%
1K
1z
1{
#840000
0%
0K
0z
0{
#860000
1%
1K
1z
1{
#880000
0%
0K
0z
0{
#900000
1%
1K
1z
1{
#920000
0%
0K
0z
0{
#940000
1%
1K
1z
1{
#960000
0%
0K
0z
0{
#980000
1%
1K
1z
1{
#1000000
