#!/bin/bash
TCECC=../../../../tce/src/bintools/Compiler/tcecc
DISASM=../../../../tce/src/bintools/Disassembler/tcedisasm
PROGE=../../../../tce/src/procgen/ProGe/generateprocessor
PIG=../../../../tce/src/bintools/PIG/generatebits

PDIR=proge-output
ADF=data/test_fpu_embedded.adf
IDF=$(echo $ADF | sed 's/.adf/.idf/')
TPEF=test_code.tpef

RUNCYCLES=3000
RUNTIME=${RUNCYCLES}0

echo "Testing FPUs..."

# Compile program
$TCECC -O1 -a $ADF -o $TPEF -k result data/test_code.c || exit 1

# Check that there are no emulation functions
$DISASM -o temp.txt $ADF $TPEF || exit 1
grep emulate temp.txt
rm temp.txt

# Generate processor
$PROGE -t -i $IDF -o $PDIR $ADF
# Generate program image
$PIG -d -w 4 -p $TPEF -x $PDIR $ADF #>& /dev/null

# Simulate the processor
cd $PDIR || exit 1

# change the simulation time
eval "sed -i 's/5234/${RUNCYCLES}/g' tb/testbench_constants_pkg.vhdl"
./ghdl_compile.sh >& /dev/null ||  exit 1
# TODO how long does the simulation actually need to run?
if [ -e testbench ]; then
    eval "./testbench --vcd=wave.vcd --assert-level=none --stop-time=${RUNTIME}ns >& /dev/null" || exit 1
else
    ghdl -r --workdir=work --ieee=synopsys testbench \
         --vcd=wave.vcd --assert-level=none --stop-time=${RUNTIME}ns \
         >& /dev/null || exit 1
fi

# Print simulation output
cat printchar_output.txt

echo "Testing FMA and minf/maxf..."

#repeat with MAC & minmax-comparator test
cd ..
rm -rf proge-output
ADF=data/test2.adf
IDF=$(echo $ADF | sed 's/.adf/.idf/')
$TCECC -O1 -a $ADF -o $TPEF --bottom-up-scheduler -k result data/test_code_2.c || exit 1
$DISASM -o temp.txt $ADF $TPEF || exit 1
grep emulate temp.txt
rm temp.txt
$PROGE -t -i $IDF -o $PDIR $ADF
$PIG -d -w 4 -p $TPEF -x $PDIR $ADF #>& /dev/null
cd $PDIR || exit 1
eval "sed -i 's/5234/${RUNCYCLES}/g' tb/testbench_constants_pkg.vhdl"
./ghdl_compile.sh >& /dev/null || exit 1
if [ -e testbench ]; then
    eval "./testbench --vcd=wave.vcd --assert-level=none --stop-time=${RUNTIME}ns >& /dev/null" || exit 1
else
    ghdl -r --workdir=work --ieee=synopsys testbench \
         --vcd=wave.vcd --assert-level=none --stop-time=${RUNTIME}ns \
         >& /dev/null || exit 1
fi
cat printchar_output.txt

echo "Testing Sabrewing FPU..."

#repeat with sabrewing test
cd ..
rm -rf proge-output
IDF=$(echo $ADF | sed 's/.adf/.idf/')
$TCECC -O1 -a $ADF -o $TPEF --bottom-up-scheduler -k result data/test_code_sabrewing.c || exit 1
$DISASM -o temp.txt $ADF $TPEF || exit 1
grep emulate temp.txt
rm temp.txt
$PROGE -t -i $IDF -o $PDIR $ADF
$PIG -d -w 4 -p $TPEF -x $PDIR $ADF #>& /dev/null
cd $PDIR || exit 1
eval "sed -i 's/5234/${RUNCYCLES}/g' tb/testbench_constants_pkg.vhdl"
./ghdl_compile.sh >& /dev/null || exit 1
if [ -e testbench ]; then
    eval "./testbench --vcd=wave.vcd --assert-level=none --stop-time=${RUNTIME}ns >& /dev/null" || exit 1
else
    ghdl -r --workdir=work --ieee=synopsys testbench \
         --vcd=wave.vcd --assert-level=none --stop-time=${RUNTIME}ns \
         >& /dev/null || exit 1
fi
cat printchar_output.txt
