IP Generator (Version 2020.3-Lite build 71107)
Start generating at 2022-11-07 22:35
Instance: clk_generate (E:\fpga\new\Color_Lignt\ipcore\clk_generate\clk_generate.idf)
Model: Logos PLL (1.5)
Part: Logos-PGL22G-MBG324--6
Create directory 'rtl' ...
Copy 'ipml_pll_wrapper_v1_4.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4.v.xml' to 'clk_generate.v' ...
Found top module 'clk_generate' in file 'clk_generate.v'.
Copy 'ipml_pll_wrapper_v1_4_tb.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4_tb.v.xml' to 'clk_generate_tb.v' ...
Create template file 'clk_generate_tmpl.v' ...
Create template file 'clk_generate_tmpl.vhdl' ...
There is 1 source file to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
