C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/v_smpte_uhdsdi_v1_0_7
C:/Aldec/Active-HDL-Student-Edition/bin/vlog  +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -work v_smpte_uhdsdi_v1_0_7 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/v_smpte_uhdsdi_v1_0_7/.cxl.verilog.v_smpte_uhdsdi_v1_0_7.v_smpte_uhdsdi_v1_0_7.nt64.cmf
