// Seed: 1629215003
module module_0 (
    input wire id_0,
    input tri0 id_1
    , id_3
);
  assign id_3 = 1;
  integer id_4 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wor id_6
);
  tri id_8, id_9;
  final id_4 = 1;
  module_0(
      id_3, id_9
  );
  always id_1 = id_9 ? id_3 : id_9;
  assign id_4 = id_2;
  assign id_1 = 1;
endmodule
