

================================================================
== Vitis HLS Report for 'Rayleigh_1'
================================================================
* Date:           Fri Jun 17 13:14:56 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  40.00 ns|  27.335 ns|    10.80 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      711|      711|  28.440 us|  28.440 us|  711|  711|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |       79|       79|        50|          2|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 1
  Pipeline-0 : II = 2, D = 50, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 53 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 3 
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 54 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Val2_2 = alloca i32 1"   --->   Operation 55 'alloca' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 56 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 57 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 58 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Val2_3 = alloca i32 1"   --->   Operation 59 'alloca' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_odd_0_V = alloca i64 1" [src/Rayleigh.cpp:13]   --->   Operation 60 'alloca' 'rngMT19937ICN_uniformRNG_mt_odd_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%rngMT19937ICN_1_i = alloca i64 1"   --->   Operation 61 'alloca' 'rngMT19937ICN_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_mt_even_0_V = alloca i64 1" [src/Rayleigh.cpp:13]   --->   Operation 62 'alloca' 'rngMT19937ICN_uniformRNG_mt_even_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%rngMT19937ICN_3_i = alloca i64 1"   --->   Operation 63 'alloca' 'rngMT19937ICN_3_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (2.10ns)   --->   "%call_ret_i = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1_i, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3_i, i6 37" [src/rng.hpp:1145]   --->   Operation 64 'call' 'call_ret_i' <Predicate = true> <Delay = 2.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln21 = store i5 0, i5 %i" [src/Rayleigh.cpp:21]   --->   Operation 65 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln21 = store i6 0, i6 %empty" [src/Rayleigh.cpp:21]   --->   Operation 66 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] (1.23ns)   --->   "%call_ret_i = call i128 @seedInitialization, i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i32 %rngMT19937ICN_1_i, i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i32 %rngMT19937ICN_3_i, i6 37" [src/rng.hpp:1145]   --->   Operation 75 'call' 'call_ret_i' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_0_V = extractvalue i128 %call_ret_i" [src/rng.hpp:1145]   --->   Operation 76 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_1_V = extractvalue i128 %call_ret_i" [src/rng.hpp:1145]   --->   Operation 77 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_2_V = extractvalue i128 %call_ret_i" [src/rng.hpp:1145]   --->   Operation 78 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%rngMT19937ICN_uniformRNG_x_k_p_m_V = extractvalue i128 %call_ret_i" [src/rng.hpp:1145]   --->   Operation 79 'extractvalue' 'rngMT19937ICN_uniformRNG_x_k_p_m_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln21 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_2_V, i32 %p_Val2_3" [src/Rayleigh.cpp:21]   --->   Operation 80 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln21 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_0_V, i32 %p_Val2_s" [src/Rayleigh.cpp:21]   --->   Operation 81 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln21 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_1_V, i32 %p_Val2_2" [src/Rayleigh.cpp:21]   --->   Operation 82 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln21 = store i32 %rngMT19937ICN_uniformRNG_x_k_p_m_V, i32 %lhs_V" [src/Rayleigh.cpp:21]   --->   Operation 83 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln21 = br void" [src/Rayleigh.cpp:21]   --->   Operation 84 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 22.5>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%i_12 = load i5 %i" [src/Rayleigh.cpp:21]   --->   Operation 85 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.75ns)   --->   "%icmp_ln21 = icmp_eq  i5 %i_12, i5 16" [src/Rayleigh.cpp:21]   --->   Operation 86 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.78ns)   --->   "%i_13 = add i5 %i_12, i5 1" [src/Rayleigh.cpp:21]   --->   Operation 87 'add' 'i_13' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %fpga_resource_hint..40, void %Rayleigh.1.exit" [src/Rayleigh.cpp:21]   --->   Operation 88 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%lhs_V_load = load i32 %lhs_V"   --->   Operation 89 'load' 'lhs_V_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_Val2_2_load = load i32 %p_Val2_2"   --->   Operation 90 'load' 'p_Val2_2_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s"   --->   Operation 91 'load' 'p_Val2_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_load = load i6 %empty"   --->   Operation 92 'load' 'p_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_cast14_i = zext i6 %p_load"   --->   Operation 93 'zext' 'p_cast14_i' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.78ns)   --->   "%addr_head_p_3_V = add i6 %p_load, i6 3"   --->   Operation 94 'add' 'addr_head_p_3_V' <Predicate = (!icmp_ln21)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.76ns)   --->   "%addr_head_p_m_p_1_V = add i8 %p_cast14_i, i8 142"   --->   Operation 95 'add' 'addr_head_p_m_p_1_V' <Predicate = (!icmp_ln21)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_load, i32 31"   --->   Operation 96 'bitselect' 'tmp_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%p_Result_12 = trunc i32 %p_Val2_2_load"   --->   Operation 97 'trunc' 'p_Result_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%tmp_116 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_2_load, i32 1, i32 30"   --->   Operation 98 'partselect' 'tmp_116' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%tmp_V = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_6, i30 %tmp_116"   --->   Operation 99 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%zext_ln1043 = zext i31 %tmp_V"   --->   Operation 100 'zext' 'zext_ln1043' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%select_ln724 = select i1 %p_Result_12, i32 2567483615, i32 0" [src/rng.hpp:724]   --->   Operation 101 'select' 'select_ln724' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node ret_10)   --->   "%xor_ln1544 = xor i32 %lhs_V_load, i32 %select_ln724"   --->   Operation 102 'xor' 'xor_ln1544' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.44ns) (out node of the LUT)   --->   "%ret_10 = xor i32 %xor_ln1544, i32 %zext_ln1043"   --->   Operation 103 'xor' 'ret_10' <Predicate = (!icmp_ln21)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%r_s = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %addr_head_p_3_V, i32 1, i32 5"   --->   Operation 104 'partselect' 'r_s' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_m_p_1_V, i32 1, i32 7"   --->   Operation 105 'partselect' 'trunc_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i5 %r_s"   --->   Operation 106 'zext' 'zext_ln587' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln587 = sext i7 %trunc_ln"   --->   Operation 107 'sext' 'sext_ln587' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i8 %sext_ln587"   --->   Operation 108 'zext' 'zext_ln587_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_odd_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587" [src/rng.hpp:741]   --->   Operation 109 'getelementptr' 'this_uniformRNG_mt_odd_0_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (1.23ns)   --->   "%this_uniformRNG_mt_odd_0_V_load = load i9 %this_uniformRNG_mt_odd_0_V_addr" [src/rng.hpp:741]   --->   Operation 110 'load' 'this_uniformRNG_mt_odd_0_V_load' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_even_0_V_addr = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_1" [src/rng.hpp:742]   --->   Operation 111 'getelementptr' 'this_uniformRNG_mt_even_0_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 112 [2/2] (1.23ns)   --->   "%lhs_V_1 = load i9 %this_uniformRNG_mt_even_0_V_addr" [src/rng.hpp:742]   --->   Operation 112 'load' 'lhs_V_1' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%r = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ret_10, i32 11, i32 31"   --->   Operation 113 'partselect' 'r' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i21 %r"   --->   Operation 114 'zext' 'zext_ln1691' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.35ns)   --->   "%pre_result_V_2 = xor i32 %zext_ln1691, i32 %ret_10"   --->   Operation 115 'xor' 'pre_result_V_2' <Predicate = (!icmp_ln21)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 24"   --->   Operation 116 'bitselect' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_2, i32 19, i32 21"   --->   Operation 117 'partselect' 'tmp_117' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 17"   --->   Operation 118 'bitselect' 'tmp_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 14"   --->   Operation 119 'bitselect' 'tmp_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_118 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_2, i32 11, i32 12"   --->   Operation 120 'partselect' 'tmp_118' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 7"   --->   Operation 121 'bitselect' 'tmp_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_2, i32 5"   --->   Operation 122 'bitselect' 'tmp_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_119 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_2, i32 2, i32 3"   --->   Operation 123 'partselect' 'tmp_119' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln1542 = trunc i32 %pre_result_V_2"   --->   Operation 124 'trunc' 'trunc_ln1542' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%ret = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_9, i2 0, i3 %tmp_117, i1 0, i1 %tmp_10, i2 0, i1 %tmp_11, i1 0, i2 %tmp_118, i3 0, i1 %tmp_12, i1 0, i1 %tmp_13, i1 0, i2 %tmp_119, i1 0, i1 %trunc_ln1542, i7 0"   --->   Operation 125 'bitconcatenate' 'ret' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.35ns)   --->   "%pre_result_V_3 = xor i32 %ret, i32 %pre_result_V_2"   --->   Operation 126 'xor' 'pre_result_V_3' <Predicate = (!icmp_ln21)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_120 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_3, i32 14, i32 16"   --->   Operation 127 'partselect' 'tmp_120' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_121 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_3, i32 7, i32 12"   --->   Operation 128 'partselect' 'tmp_121' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_122 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_3, i32 2, i32 3"   --->   Operation 129 'partselect' 'tmp_122' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%ret_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_120, i1 0, i6 %tmp_121, i3 0, i2 %tmp_122, i17 0"   --->   Operation 130 'bitconcatenate' 'ret_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.35ns)   --->   "%pre_result_V_4 = xor i32 %ret_4, i32 %pre_result_V_3"   --->   Operation 131 'xor' 'pre_result_V_4' <Predicate = (!icmp_ln21)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%r_4 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_4, i32 18, i32 31"   --->   Operation 132 'partselect' 'r_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1691_1 = zext i14 %r_4"   --->   Operation 133 'zext' 'zext_ln1691_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.35ns)   --->   "%pre_result_V_9 = xor i32 %zext_ln1691_1, i32 %pre_result_V_4"   --->   Operation 134 'xor' 'pre_result_V_9' <Predicate = (!icmp_ln21)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.99ns)   --->   "%icmp_ln938 = icmp_eq  i32 %zext_ln1691_1, i32 %pre_result_V_4"   --->   Operation 135 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln21)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_13 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V_9, i32 31, i32 0"   --->   Operation 136 'partselect' 'p_Result_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_13, i1 1"   --->   Operation 137 'cttz' 'l' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i32 %l"   --->   Operation 138 'trunc' 'trunc_ln946' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.01ns)   --->   "%sub_ln947 = sub i32 32, i32 %l"   --->   Operation 139 'sub' 'sub_ln947' <Predicate = (!icmp_ln21)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (1.01ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 140 'add' 'lsb_index' <Predicate = (!icmp_ln21)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 141 'partselect' 'tmp_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.99ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_14, i31 0"   --->   Operation 142 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln21)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i32 %pre_result_V_9"   --->   Operation 143 'zext' 'zext_ln960' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 144 'trunc' 'trunc_ln950' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.78ns)   --->   "%sub_ln950 = sub i6 22, i6 %trunc_ln950"   --->   Operation 145 'sub' 'sub_ln950' <Predicate = (!icmp_ln21)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%zext_ln950 = zext i6 %sub_ln950"   --->   Operation 146 'zext' 'zext_ln950' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%lshr_ln950 = lshr i32 4294967295, i32 %zext_ln950"   --->   Operation 147 'lshr' 'lshr_ln950' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%shl_ln952 = shl i32 1, i32 %lsb_index"   --->   Operation 148 'shl' 'shl_ln952' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%or_ln952_2 = or i32 %lshr_ln950, i32 %shl_ln952"   --->   Operation 149 'or' 'or_ln952_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952)   --->   "%and_ln952 = and i32 %pre_result_V_9, i32 %or_ln952_2"   --->   Operation 150 'and' 'and_ln952' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln952 = icmp_ne  i32 %and_ln952, i32 0"   --->   Operation 151 'icmp' 'icmp_ln952' <Predicate = (!icmp_ln21)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 152 'bitselect' 'tmp_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%xor_ln952 = xor i1 %tmp_15, i1 1"   --->   Operation 153 'xor' 'xor_ln952' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_9, i32 %lsb_index"   --->   Operation 154 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.99ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 155 'icmp' 'icmp_ln961' <Predicate = (!icmp_ln21)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%and_ln952_1 = and i1 %p_Result_14, i1 %xor_ln952"   --->   Operation 156 'and' 'and_ln952_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (1.01ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 157 'sub' 'sub_ln962' <Predicate = (!icmp_ln21)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 158 'zext' 'zext_ln962' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 159 'shl' 'shl_ln962' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln961)   --->   "%select_ln949 = select i1 %icmp_ln949, i1 %icmp_ln952, i1 %p_Result_14"   --->   Operation 160 'select' 'select_ln949' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (1.01ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 161 'add' 'add_ln961' <Predicate = (!icmp_ln21)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 162 'zext' 'zext_ln961' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 163 'lshr' 'lshr_ln961' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln961 = select i1 %icmp_ln961, i1 %select_ln949, i1 %and_ln952_1"   --->   Operation 164 'select' 'select_ln961' <Predicate = (!icmp_ln21)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 165 'select' 'm_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln964 = zext i1 %select_ln961"   --->   Operation 166 'zext' 'zext_ln964' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln964"   --->   Operation 167 'add' 'm_3' <Predicate = (!icmp_ln21)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%m_10 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 168 'partselect' 'm_10' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%zext_ln965 = zext i63 %m_10"   --->   Operation 169 'zext' 'zext_ln965' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54"   --->   Operation 170 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.79ns)   --->   "%sub_ln969 = sub i11 1022, i11 %trunc_ln946"   --->   Operation 171 'sub' 'sub_ln969' <Predicate = (!icmp_ln21)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.79ns)   --->   "%add_ln968 = add i11 %sub_ln969, i11 1"   --->   Operation 172 'add' 'add_ln968' <Predicate = (!icmp_ln21)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%select_ln968 = select i1 %p_Result_s, i11 %add_ln968, i11 %sub_ln969"   --->   Operation 173 'select' 'select_ln968' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%tmp_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968"   --->   Operation 174 'bitconcatenate' 'tmp_i' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%p_Result_15 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp_i, i32 52, i32 63"   --->   Operation 175 'partset' 'p_Result_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform)   --->   "%bitcast_ln746 = bitcast i64 %p_Result_15"   --->   Operation 176 'bitcast' 'bitcast_ln746' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_uniform = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln746"   --->   Operation 177 'select' 'tmp_uniform' <Predicate = (!icmp_ln21)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (11.7ns)   --->   "%tmp_2 = fcmp_olt  i64 %tmp_uniform, i64 0.02425" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 178 'dcmp' 'tmp_2' <Predicate = (!icmp_ln21)> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (11.7ns)   --->   "%tmp_4 = fcmp_ogt  i64 %tmp_uniform, i64 0.97575" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 179 'dcmp' 'tmp_4' <Predicate = (!icmp_ln21)> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [2/2] (15.1ns)   --->   "%z = dadd i64 %tmp_uniform, i64 -0.5" [src/rng.hpp:472->src/rng.hpp:1163]   --->   Operation 180 'dadd' 'z' <Predicate = (!icmp_ln21)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [2/2] (15.1ns)   --->   "%tmp_5 = dsub i64 1, i64 %tmp_uniform" [src/rng.hpp:449->src/rng.hpp:1163]   --->   Operation 181 'dsub' 'tmp_5' <Predicate = (!icmp_ln21)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.78ns)   --->   "%addr_head_p_3_V_1 = add i6 %p_load, i6 4"   --->   Operation 182 'add' 'addr_head_p_3_V_1' <Predicate = (!icmp_ln21)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.76ns)   --->   "%addr_head_p_m_p_1_V_1 = add i8 %p_cast14_i, i8 143"   --->   Operation 183 'add' 'addr_head_p_m_p_1_V_1' <Predicate = (!icmp_ln21)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.78ns)   --->   "%add_ln885 = add i6 %p_load, i6 2"   --->   Operation 184 'add' 'add_ln885' <Predicate = (!icmp_ln21)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%r_2 = partselect i5 @_ssdm_op_PartSelect.i5.i6.i32.i32, i6 %addr_head_p_3_V_1, i32 1, i32 5"   --->   Operation 185 'partselect' 'r_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln1691_1 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %addr_head_p_m_p_1_V_1, i32 1, i32 7"   --->   Operation 186 'partselect' 'trunc_ln1691_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i5 %r_2"   --->   Operation 187 'zext' 'zext_ln587_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln587_1 = sext i7 %trunc_ln1691_1"   --->   Operation 188 'sext' 'sext_ln587_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln587_4 = zext i8 %sext_ln587_1"   --->   Operation 189 'zext' 'zext_ln587_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_even_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_3" [src/rng.hpp:737]   --->   Operation 190 'getelementptr' 'this_uniformRNG_mt_even_0_V_addr_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 191 [2/2] (1.23ns)   --->   "%this_uniformRNG_mt_even_0_V_load = load i9 %this_uniformRNG_mt_even_0_V_addr_2" [src/rng.hpp:737]   --->   Operation 191 'load' 'this_uniformRNG_mt_even_0_V_load' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_odd_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_4" [src/rng.hpp:738]   --->   Operation 192 'getelementptr' 'this_uniformRNG_mt_odd_0_V_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 193 [2/2] (1.23ns)   --->   "%this_uniformRNG_mt_odd_0_V_load_1 = load i9 %this_uniformRNG_mt_odd_0_V_addr_1" [src/rng.hpp:738]   --->   Operation 193 'load' 'this_uniformRNG_mt_odd_0_V_load_1' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_3 : Operation 194 [1/1] (0.42ns)   --->   "%store_ln21 = store i5 %i_13, i5 %i" [src/Rayleigh.cpp:21]   --->   Operation 194 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_3 : Operation 195 [1/1] (0.42ns)   --->   "%store_ln885 = store i6 %add_ln885, i6 %empty"   --->   Operation 195 'store' 'store_ln885' <Predicate = (!icmp_ln21)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 23.8>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%p_Val2_10 = load i32 %p_Val2_3"   --->   Operation 196 'load' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 197 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%empty_397 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 198 'speclooptripcount' 'empty_397' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%p_cast13_i = zext i6 %p_load"   --->   Operation 199 'zext' 'p_cast13_i' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.78ns)   --->   "%addr_head_p_n_V = add i10 %p_cast13_i, i10 624"   --->   Operation 200 'add' 'addr_head_p_n_V' <Predicate = (!icmp_ln21)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%r_1 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_n_V, i32 1, i32 9"   --->   Operation 201 'partselect' 'r_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i9 %r_1"   --->   Operation 202 'zext' 'zext_ln587_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 203 [1/2] (1.23ns)   --->   "%this_uniformRNG_mt_odd_0_V_load = load i9 %this_uniformRNG_mt_odd_0_V_addr" [src/rng.hpp:741]   --->   Operation 203 'load' 'this_uniformRNG_mt_odd_0_V_load' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 204 [1/2] (1.23ns)   --->   "%lhs_V_1 = load i9 %this_uniformRNG_mt_even_0_V_addr" [src/rng.hpp:742]   --->   Operation 204 'load' 'lhs_V_1' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_even_0_V_addr_1 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_even_0_V, i64 0, i64 %zext_ln587_2" [src/rng.hpp:743]   --->   Operation 205 'getelementptr' 'this_uniformRNG_mt_even_0_V_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (1.23ns)   --->   "%store_ln743 = store i32 %ret_10, i9 %this_uniformRNG_mt_even_0_V_addr_1" [src/rng.hpp:743]   --->   Operation 206 'store' 'store_ln743' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln443 = bitcast i64 %tmp_uniform" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 207 'bitcast' 'bitcast_ln443' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443, i32 52, i32 62" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 208 'partselect' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln443 = trunc i64 %bitcast_ln443" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 209 'trunc' 'trunc_ln443' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.94ns)   --->   "%icmp_ln443 = icmp_ne  i11 %tmp, i11 2047" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 210 'icmp' 'icmp_ln443' <Predicate = (!icmp_ln21)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (1.14ns)   --->   "%icmp_ln443_1 = icmp_eq  i52 %trunc_ln443, i52 0" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 211 'icmp' 'icmp_ln443_1' <Predicate = (!icmp_ln21)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.28ns)   --->   "%or_ln443 = or i1 %icmp_ln443_1, i1 %icmp_ln443" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 212 'or' 'or_ln443' <Predicate = (!icmp_ln21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.28ns)   --->   "%and_ln443 = and i1 %or_ln443, i1 %tmp_2" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 213 'and' 'and_ln443' <Predicate = (!icmp_ln21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln443_1)   --->   "%and_ln443_1 = and i1 %or_ln443, i1 %tmp_4" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 214 'and' 'and_ln443_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln443_1 = or i1 %and_ln443, i1 %and_ln443_1" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 215 'or' 'or_ln443_1' <Predicate = (!icmp_ln21)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/2] (15.1ns)   --->   "%z = dadd i64 %tmp_uniform, i64 -0.5" [src/rng.hpp:472->src/rng.hpp:1163]   --->   Operation 216 'dadd' 'z' <Predicate = (!icmp_ln21)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z, i64 509, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 217 'specfucore' 'specfucore_ln434' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 218 [1/2] (15.1ns)   --->   "%tmp_5 = dsub i64 1, i64 %tmp_uniform" [src/rng.hpp:449->src/rng.hpp:1163]   --->   Operation 218 'dsub' 'tmp_5' <Predicate = (!icmp_ln21)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_5, i64 509, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 219 'specfucore' 'specfucore_ln434' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.42ns)   --->   "%tmp_17 = select i1 %and_ln443, i64 %tmp_uniform, i64 %tmp_5" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 220 'select' 'tmp_17' <Predicate = (!icmp_ln21)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.78ns)   --->   "%addr_head_p_n_V_1 = add i10 %p_cast13_i, i10 625"   --->   Operation 221 'add' 'addr_head_p_n_V_1' <Predicate = (!icmp_ln21)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_2_load, i32 31"   --->   Operation 222 'bitselect' 'tmp_21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%p_Result_18 = trunc i32 %p_Val2_10"   --->   Operation 223 'trunc' 'p_Result_18' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%tmp_123 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_Val2_10, i32 1, i32 30"   --->   Operation 224 'partselect' 'tmp_123' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%tmp_V_3 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i1.i30, i1 %tmp_21, i30 %tmp_123"   --->   Operation 225 'bitconcatenate' 'tmp_V_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%zext_ln1043_1 = zext i31 %tmp_V_3"   --->   Operation 226 'zext' 'zext_ln1043_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%select_ln724_1 = select i1 %p_Result_18, i32 2567483615, i32 0" [src/rng.hpp:724]   --->   Operation 227 'select' 'select_ln724_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node ret_11)   --->   "%xor_ln1544_2 = xor i32 %zext_ln1043_1, i32 %select_ln724_1"   --->   Operation 228 'xor' 'xor_ln1544_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.44ns) (out node of the LUT)   --->   "%ret_11 = xor i32 %xor_ln1544_2, i32 %lhs_V_1"   --->   Operation 229 'xor' 'ret_11' <Predicate = (!icmp_ln21)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%r_3 = partselect i9 @_ssdm_op_PartSelect.i9.i10.i32.i32, i10 %addr_head_p_n_V_1, i32 1, i32 9"   --->   Operation 230 'partselect' 'r_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln587_5 = zext i9 %r_3"   --->   Operation 231 'zext' 'zext_ln587_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 232 [1/2] (1.23ns)   --->   "%this_uniformRNG_mt_even_0_V_load = load i9 %this_uniformRNG_mt_even_0_V_addr_2" [src/rng.hpp:737]   --->   Operation 232 'load' 'this_uniformRNG_mt_even_0_V_load' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 233 [1/2] (1.23ns)   --->   "%this_uniformRNG_mt_odd_0_V_load_1 = load i9 %this_uniformRNG_mt_odd_0_V_addr_1" [src/rng.hpp:738]   --->   Operation 233 'load' 'this_uniformRNG_mt_odd_0_V_load_1' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%this_uniformRNG_mt_odd_0_V_addr_2 = getelementptr i32 %rngMT19937ICN_uniformRNG_mt_odd_0_V, i64 0, i64 %zext_ln587_5" [src/rng.hpp:739]   --->   Operation 234 'getelementptr' 'this_uniformRNG_mt_odd_0_V_addr_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (1.23ns)   --->   "%store_ln739 = store i32 %ret_11, i9 %this_uniformRNG_mt_odd_0_V_addr_2" [src/rng.hpp:739]   --->   Operation 235 'store' 'store_ln739' <Predicate = (!icmp_ln21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%r_8 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %ret_11, i32 11, i32 31"   --->   Operation 236 'partselect' 'r_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1691_2 = zext i21 %r_8"   --->   Operation 237 'zext' 'zext_ln1691_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.35ns)   --->   "%pre_result_V_5 = xor i32 %zext_ln1691_2, i32 %ret_11"   --->   Operation 238 'xor' 'pre_result_V_5' <Predicate = (!icmp_ln21)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_5, i32 24"   --->   Operation 239 'bitselect' 'tmp_22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_124 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_5, i32 19, i32 21"   --->   Operation 240 'partselect' 'tmp_124' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_5, i32 17"   --->   Operation 241 'bitselect' 'tmp_23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_5, i32 14"   --->   Operation 242 'bitselect' 'tmp_24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_125 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_5, i32 11, i32 12"   --->   Operation 243 'partselect' 'tmp_125' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_5, i32 7"   --->   Operation 244 'bitselect' 'tmp_25' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V_5, i32 5"   --->   Operation 245 'bitselect' 'tmp_26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_126 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_5, i32 2, i32 3"   --->   Operation 246 'partselect' 'tmp_126' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln1542_1 = trunc i32 %pre_result_V_5"   --->   Operation 247 'trunc' 'trunc_ln1542_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%ret_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i2.i3.i1.i1.i2.i1.i1.i2.i3.i1.i1.i1.i1.i2.i1.i1.i7, i1 %tmp_22, i2 0, i3 %tmp_124, i1 0, i1 %tmp_23, i2 0, i1 %tmp_24, i1 0, i2 %tmp_125, i3 0, i1 %tmp_25, i1 0, i1 %tmp_26, i1 0, i2 %tmp_126, i1 0, i1 %trunc_ln1542_1, i7 0"   --->   Operation 248 'bitconcatenate' 'ret_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.35ns)   --->   "%pre_result_V_6 = xor i32 %ret_7, i32 %pre_result_V_5"   --->   Operation 249 'xor' 'pre_result_V_6' <Predicate = (!icmp_ln21)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_127 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %pre_result_V_6, i32 14, i32 16"   --->   Operation 250 'partselect' 'tmp_127' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_128 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %pre_result_V_6, i32 7, i32 12"   --->   Operation 251 'partselect' 'tmp_128' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_129 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %pre_result_V_6, i32 2, i32 3"   --->   Operation 252 'partselect' 'tmp_129' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%ret_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i3.i1.i6.i3.i2.i17, i3 %tmp_127, i1 0, i6 %tmp_128, i3 0, i2 %tmp_129, i17 0"   --->   Operation 253 'bitconcatenate' 'ret_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.35ns)   --->   "%pre_result_V_7 = xor i32 %ret_8, i32 %pre_result_V_6"   --->   Operation 254 'xor' 'pre_result_V_7' <Predicate = (!icmp_ln21)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%r_9 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %pre_result_V_7, i32 18, i32 31"   --->   Operation 255 'partselect' 'r_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln1691_3 = zext i14 %r_9"   --->   Operation 256 'zext' 'zext_ln1691_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.35ns)   --->   "%pre_result_V = xor i32 %zext_ln1691_3, i32 %pre_result_V_7"   --->   Operation 257 'xor' 'pre_result_V' <Predicate = (!icmp_ln21)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (0.99ns)   --->   "%icmp_ln938_1 = icmp_eq  i32 %zext_ln1691_3, i32 %pre_result_V_7"   --->   Operation 258 'icmp' 'icmp_ln938_1' <Predicate = (!icmp_ln21)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%p_Result_19 = partselect i32 @llvm.part.select.i32, i32 %pre_result_V, i32 31, i32 0"   --->   Operation 259 'partselect' 'p_Result_19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_19, i1 1"   --->   Operation 260 'cttz' 'l_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln946_1 = trunc i32 %l_1"   --->   Operation 261 'trunc' 'trunc_ln946_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (1.01ns)   --->   "%sub_ln947_1 = sub i32 32, i32 %l_1"   --->   Operation 262 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln21)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (1.01ns)   --->   "%lsb_index_1 = add i32 %sub_ln947_1, i32 4294967243"   --->   Operation 263 'add' 'lsb_index_1' <Predicate = (!icmp_ln21)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 264 'partselect' 'tmp_27' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.99ns)   --->   "%icmp_ln949_1 = icmp_sgt  i31 %tmp_27, i31 0"   --->   Operation 265 'icmp' 'icmp_ln949_1' <Predicate = (!icmp_ln21)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln960_1 = zext i32 %pre_result_V"   --->   Operation 266 'zext' 'zext_ln960_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln950_1 = trunc i32 %sub_ln947_1"   --->   Operation 267 'trunc' 'trunc_ln950_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.78ns)   --->   "%sub_ln950_1 = sub i6 22, i6 %trunc_ln950_1"   --->   Operation 268 'sub' 'sub_ln950_1' <Predicate = (!icmp_ln21)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%zext_ln950_1 = zext i6 %sub_ln950_1"   --->   Operation 269 'zext' 'zext_ln950_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%lshr_ln950_1 = lshr i32 4294967295, i32 %zext_ln950_1"   --->   Operation 270 'lshr' 'lshr_ln950_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%shl_ln952_1 = shl i32 1, i32 %lsb_index_1"   --->   Operation 271 'shl' 'shl_ln952_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%or_ln952 = or i32 %lshr_ln950_1, i32 %shl_ln952_1"   --->   Operation 272 'or' 'or_ln952' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln952_1)   --->   "%and_ln952_2 = and i32 %pre_result_V, i32 %or_ln952"   --->   Operation 273 'and' 'and_ln952_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (1.38ns) (out node of the LUT)   --->   "%icmp_ln952_1 = icmp_ne  i32 %and_ln952_2, i32 0"   --->   Operation 274 'icmp' 'icmp_ln952_1' <Predicate = (!icmp_ln21)> <Delay = 1.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_2)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 275 'bitselect' 'tmp_28' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_2)   --->   "%xor_ln952_1 = xor i1 %tmp_28, i1 1"   --->   Operation 276 'xor' 'xor_ln952_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %pre_result_V, i32 %lsb_index_1"   --->   Operation 277 'bitselect' 'p_Result_20' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.99ns)   --->   "%icmp_ln961_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 278 'icmp' 'icmp_ln961_1' <Predicate = (!icmp_ln21)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_2)   --->   "%and_ln952_3 = and i1 %p_Result_20, i1 %xor_ln952_1"   --->   Operation 279 'and' 'and_ln952_3' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (1.01ns)   --->   "%sub_ln962_1 = sub i32 54, i32 %sub_ln947_1"   --->   Operation 280 'sub' 'sub_ln962_1' <Predicate = (!icmp_ln21)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln962_1 = zext i32 %sub_ln962_1"   --->   Operation 281 'zext' 'zext_ln962_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%shl_ln962_1 = shl i64 %zext_ln960_1, i64 %zext_ln962_1"   --->   Operation 282 'shl' 'shl_ln962_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node select_ln961_2)   --->   "%select_ln949_1 = select i1 %icmp_ln949_1, i1 %icmp_ln952_1, i1 %p_Result_20"   --->   Operation 283 'select' 'select_ln949_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (1.01ns)   --->   "%add_ln961_1 = add i32 %sub_ln947_1, i32 4294967242"   --->   Operation 284 'add' 'add_ln961_1' <Predicate = (!icmp_ln21)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln961_1 = zext i32 %add_ln961_1"   --->   Operation 285 'zext' 'zext_ln961_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%lshr_ln961_1 = lshr i64 %zext_ln960_1, i64 %zext_ln961_1"   --->   Operation 286 'lshr' 'lshr_ln961_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln961_2 = select i1 %icmp_ln961_1, i1 %select_ln949_1, i1 %and_ln952_3"   --->   Operation 287 'select' 'select_ln961_2' <Predicate = (!icmp_ln21)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%m = select i1 %icmp_ln961_1, i64 %lshr_ln961_1, i64 %shl_ln962_1"   --->   Operation 288 'select' 'm' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln964_1 = zext i1 %select_ln961_2"   --->   Operation 289 'zext' 'zext_ln964_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (1.38ns) (out node of the LUT)   --->   "%m_7 = add i64 %m, i64 %zext_ln964_1"   --->   Operation 290 'add' 'm_7' <Predicate = (!icmp_ln21)> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%m_11 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_7, i32 1, i32 63"   --->   Operation 291 'partselect' 'm_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%zext_ln965_1 = zext i63 %m_11"   --->   Operation 292 'zext' 'zext_ln965_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_7, i32 54"   --->   Operation 293 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.79ns)   --->   "%sub_ln969_1 = sub i11 1022, i11 %trunc_ln946_1"   --->   Operation 294 'sub' 'sub_ln969_1' <Predicate = (!icmp_ln21)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.79ns)   --->   "%add_ln968_1 = add i11 %sub_ln969_1, i11 1"   --->   Operation 295 'add' 'add_ln968_1' <Predicate = (!icmp_ln21)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%select_ln968_1 = select i1 %p_Result_8, i11 %add_ln968_1, i11 %sub_ln969_1"   --->   Operation 296 'select' 'select_ln968_1' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%tmp_4_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 0, i11 %select_ln968_1"   --->   Operation 297 'bitconcatenate' 'tmp_4_i' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%p_Result_21 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965_1, i12 %tmp_4_i, i32 52, i32 63"   --->   Operation 298 'partset' 'p_Result_21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node tmp_uniform_1)   --->   "%bitcast_ln746_1 = bitcast i64 %p_Result_21"   --->   Operation 299 'bitcast' 'bitcast_ln746_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.42ns) (out node of the LUT)   --->   "%tmp_uniform_1 = select i1 %icmp_ln938_1, i64 0, i64 %bitcast_ln746_1"   --->   Operation 300 'select' 'tmp_uniform_1' <Predicate = (!icmp_ln21)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (11.7ns)   --->   "%tmp_8 = fcmp_olt  i64 %tmp_uniform_1, i64 0.02425" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 301 'dcmp' 'tmp_8' <Predicate = (!icmp_ln21)> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (11.7ns)   --->   "%tmp_s = fcmp_ogt  i64 %tmp_uniform_1, i64 0.97575" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 302 'dcmp' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 11.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 11.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 303 [2/2] (15.1ns)   --->   "%z_3 = dadd i64 %tmp_uniform_1, i64 -0.5" [src/rng.hpp:472->src/rng.hpp:1163]   --->   Operation 303 'dadd' 'z_3' <Predicate = (!icmp_ln21)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [2/2] (15.1ns)   --->   "%tmp_1 = dsub i64 1, i64 %tmp_uniform_1" [src/rng.hpp:449->src/rng.hpp:1163]   --->   Operation 304 'dsub' 'tmp_1' <Predicate = (!icmp_ln21)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 305 [1/1] (0.42ns)   --->   "%store_ln737 = store i32 %this_uniformRNG_mt_even_0_V_load, i32 %p_Val2_3" [src/rng.hpp:737]   --->   Operation 305 'store' 'store_ln737' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_4 : Operation 306 [1/1] (0.42ns)   --->   "%store_ln414 = store i32 %p_Val2_10, i32 %p_Val2_s"   --->   Operation 306 'store' 'store_ln414' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_4 : Operation 307 [1/1] (0.42ns)   --->   "%store_ln741 = store i32 %this_uniformRNG_mt_odd_0_V_load, i32 %p_Val2_2" [src/rng.hpp:741]   --->   Operation 307 'store' 'store_ln741' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_4 : Operation 308 [1/1] (0.42ns)   --->   "%store_ln738 = store i32 %this_uniformRNG_mt_odd_0_V_load_1, i32 %lhs_V" [src/rng.hpp:738]   --->   Operation 308 'store' 'store_ln738' <Predicate = (!icmp_ln21)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 23.7>
ST_5 : Operation 309 [2/2] (21.1ns)   --->   "%r_5 = dmul i64 %z, i64 %z" [src/rng.hpp:474->src/rng.hpp:1163]   --->   Operation 309 'dmul' 'r_5' <Predicate = (!or_ln443_1)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 310 [5/5] (23.7ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_17" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 310 'dlog' 't1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%bitcast_ln443_1 = bitcast i64 %tmp_uniform_1" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 311 'bitcast' 'bitcast_ln443_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln443_1, i32 52, i32 62" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 312 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln443_1 = trunc i64 %bitcast_ln443_1" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 313 'trunc' 'trunc_ln443_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.94ns)   --->   "%icmp_ln443_2 = icmp_ne  i11 %tmp_7, i11 2047" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 314 'icmp' 'icmp_ln443_2' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (1.14ns)   --->   "%icmp_ln443_3 = icmp_eq  i52 %trunc_ln443_1, i52 0" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 315 'icmp' 'icmp_ln443_3' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.28ns)   --->   "%or_ln443_2 = or i1 %icmp_ln443_3, i1 %icmp_ln443_2" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 316 'or' 'or_ln443_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.28ns)   --->   "%and_ln443_2 = and i1 %or_ln443_2, i1 %tmp_8" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 317 'and' 'and_ln443_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln443_3)   --->   "%and_ln443_3 = and i1 %or_ln443_2, i1 %tmp_s" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 318 'and' 'and_ln443_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln443_3 = or i1 %and_ln443_2, i1 %and_ln443_3" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 319 'or' 'or_ln443_3' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 320 [1/2] (15.1ns)   --->   "%z_3 = dadd i64 %tmp_uniform_1, i64 -0.5" [src/rng.hpp:472->src/rng.hpp:1163]   --->   Operation 320 'dadd' 'z_3' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %z_3, i64 509, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 321 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/2] (15.1ns)   --->   "%tmp_1 = dsub i64 1, i64 %tmp_uniform_1" [src/rng.hpp:449->src/rng.hpp:1163]   --->   Operation 322 'dsub' 'tmp_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %tmp_1, i64 509, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 323 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.42ns)   --->   "%tmp_30 = select i1 %and_ln443_2, i64 %tmp_uniform_1, i64 %tmp_1" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 324 'select' 'tmp_30' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 23.7>
ST_6 : Operation 325 [1/2] (21.1ns)   --->   "%r_5 = dmul i64 %z, i64 %z" [src/rng.hpp:474->src/rng.hpp:1163]   --->   Operation 325 'dmul' 'r_5' <Predicate = (!or_ln443_1)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_5, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 326 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 327 [4/5] (23.7ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_17" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 327 'dlog' 't1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 328 [2/2] (21.1ns)   --->   "%r_10 = dmul i64 %z_3, i64 %z_3" [src/rng.hpp:474->src/rng.hpp:1163]   --->   Operation 328 'dmul' 'r_10' <Predicate = (!or_ln443_3)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 329 [5/5] (23.7ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_30" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 329 'dlog' 't1_1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 23.7>
ST_7 : Operation 330 [3/5] (23.7ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_17" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 330 'dlog' 't1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 331 [1/2] (21.1ns)   --->   "%r_10 = dmul i64 %z_3, i64 %z_3" [src/rng.hpp:474->src/rng.hpp:1163]   --->   Operation 331 'dmul' 'r_10' <Predicate = (!or_ln443_3)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %r_10, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 332 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 333 [4/5] (23.7ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_30" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 333 'dlog' 't1_1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 23.7>
ST_8 : Operation 334 [2/5] (23.7ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_17" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 334 'dlog' 't1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 335 [3/5] (23.7ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_30" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 335 'dlog' 't1_1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 23.7>
ST_9 : Operation 336 [1/5] (23.7ns)   --->   "%t1 = dlog i64 @llvm.log.f64, i64 %tmp_17" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 336 'dlog' 't1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1, i64 521, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 337 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 338 [2/5] (23.7ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_30" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 338 'dlog' 't1_1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 23.7>
ST_10 : Operation 339 [2/2] (21.1ns)   --->   "%t2 = dmul i64 %t1, i64 2" [src/rng.hpp:455->src/rng.hpp:1163]   --->   Operation 339 'dmul' 't2' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 340 [1/5] (23.7ns)   --->   "%t1_1 = dlog i64 @llvm.log.f64, i64 %tmp_30" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9]   --->   Operation 340 'dlog' 't1_1' <Predicate = true> <Delay = 23.7> <CoreInst = "DLog_meddsp">   --->   Core 44 'DLog_meddsp' <Latency = 4> <II = 1> <Delay = 23.7> <FuncUnit> <Opcode : 'dlog'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t1_1, i64 521, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 341 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 21.1>
ST_11 : Operation 342 [1/2] (21.1ns)   --->   "%t2 = dmul i64 %t1, i64 2" [src/rng.hpp:455->src/rng.hpp:1163]   --->   Operation 342 'dmul' 't2' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 343 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 344 [2/2] (21.1ns)   --->   "%t2_1 = dmul i64 %t1_1, i64 2" [src/rng.hpp:455->src/rng.hpp:1163]   --->   Operation 344 'dmul' 't2_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 22.0>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%bitcast_ln456 = bitcast i64 %t2" [src/rng.hpp:456->src/rng.hpp:1163]   --->   Operation 345 'bitcast' 'bitcast_ln456' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.37ns)   --->   "%xor_ln456 = xor i64 %bitcast_ln456, i64 9223372036854775808" [src/rng.hpp:456->src/rng.hpp:1163]   --->   Operation 346 'xor' 'xor_ln456' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%t3 = bitcast i64 %xor_ln456" [src/rng.hpp:456->src/rng.hpp:1163]   --->   Operation 347 'bitcast' 't3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [7/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 348 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 349 [1/2] (21.1ns)   --->   "%t2_1 = dmul i64 %t1_1, i64 2" [src/rng.hpp:455->src/rng.hpp:1163]   --->   Operation 349 'dmul' 't2_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t2_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 350 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 22.0>
ST_13 : Operation 351 [6/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 351 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln456_2 = bitcast i64 %t2_1" [src/rng.hpp:456->src/rng.hpp:1163]   --->   Operation 352 'bitcast' 'bitcast_ln456_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.37ns)   --->   "%xor_ln456_1 = xor i64 %bitcast_ln456_2, i64 9223372036854775808" [src/rng.hpp:456->src/rng.hpp:1163]   --->   Operation 353 'xor' 'xor_ln456_1' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%t3_1 = bitcast i64 %xor_ln456_1" [src/rng.hpp:456->src/rng.hpp:1163]   --->   Operation 354 'bitcast' 't3_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 355 [7/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 355 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 21.6>
ST_14 : Operation 356 [5/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 356 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 357 [6/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 357 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 21.6>
ST_15 : Operation 358 [4/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 358 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 359 [5/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 359 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 21.6>
ST_16 : Operation 360 [3/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 360 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 361 [4/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 361 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 21.6>
ST_17 : Operation 362 [2/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 362 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 363 [3/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 363 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 22.0>
ST_18 : Operation 364 [1/7] (21.6ns)   --->   "%z_6 = dsqrt i64 @llvm.sqrt.f64, i64 %t3" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 364 'dsqrt' 'z_6' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 365 [1/1] (0.42ns)   --->   "%z_2 = select i1 %or_ln443_1, i64 %z_6, i64 %z" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 365 'select' 'z_2' <Predicate = (!or_ln443_1)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 366 [1/1] (0.42ns)   --->   "%r_7 = select i1 %or_ln443_1, i64 %z_6, i64 %r_5" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 366 'select' 'r_7' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 367 [2/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 367 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 22.0>
ST_19 : Operation 368 [1/1] (0.42ns)   --->   "%p1 = select i1 %or_ln443_1, i64 -0.00778489, i64 -39.6968" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 368 'select' 'p1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 369 [1/1] (0.42ns)   --->   "%q1 = select i1 %or_ln443_1, i64 0.0077847, i64 -54.4761" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 369 'select' 'q1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 370 [2/2] (21.1ns)   --->   "%t4 = dmul i64 %p1, i64 %r_7" [src/rng.hpp:490->src/rng.hpp:1163]   --->   Operation 370 'dmul' 't4' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 371 [2/2] (21.1ns)   --->   "%t13 = dmul i64 %q1, i64 %r_7" [src/rng.hpp:517->src/rng.hpp:1163]   --->   Operation 371 'dmul' 't13' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 372 [1/7] (21.6ns)   --->   "%z_7 = dsqrt i64 @llvm.sqrt.f64, i64 %t3_1" [r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8]   --->   Operation 372 'dsqrt' 'z_7' <Predicate = true> <Delay = 21.6> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 6> <II = 1> <Delay = 21.6> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 373 [1/1] (0.42ns)   --->   "%z_5 = select i1 %or_ln443_3, i64 %z_7, i64 %z_3" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 373 'select' 'z_5' <Predicate = (!or_ln443_3)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 374 [1/1] (0.42ns)   --->   "%r_12 = select i1 %or_ln443_3, i64 %z_7, i64 %r_10" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 374 'select' 'r_12' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 21.6>
ST_20 : Operation 375 [1/2] (21.1ns)   --->   "%t4 = dmul i64 %p1, i64 %r_7" [src/rng.hpp:490->src/rng.hpp:1163]   --->   Operation 375 'dmul' 't4' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 376 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 376 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 377 [1/2] (21.1ns)   --->   "%t13 = dmul i64 %q1, i64 %r_7" [src/rng.hpp:517->src/rng.hpp:1163]   --->   Operation 377 'dmul' 't13' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 378 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 378 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 379 [1/1] (0.42ns)   --->   "%p1_1 = select i1 %or_ln443_3, i64 -0.00778489, i64 -39.6968" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 379 'select' 'p1_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 380 [1/1] (0.42ns)   --->   "%q1_1 = select i1 %or_ln443_3, i64 0.0077847, i64 -54.4761" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 380 'select' 'q1_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 381 [2/2] (21.1ns)   --->   "%t4_1 = dmul i64 %p1_1, i64 %r_12" [src/rng.hpp:490->src/rng.hpp:1163]   --->   Operation 381 'dmul' 't4_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 382 [2/2] (21.1ns)   --->   "%t13_1 = dmul i64 %q1_1, i64 %r_12" [src/rng.hpp:517->src/rng.hpp:1163]   --->   Operation 382 'dmul' 't13_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 21.1>
ST_21 : Operation 383 [1/1] (0.42ns)   --->   "%p2 = select i1 %or_ln443_1, i64 -0.322396, i64 220.946" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 383 'select' 'p2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 384 [1/1] (0.42ns)   --->   "%q2 = select i1 %or_ln443_1, i64 0.322467, i64 161.586" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 384 'select' 'q2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 385 [2/2] (15.1ns)   --->   "%t5 = dadd i64 %t4, i64 %p2" [src/rng.hpp:492->src/rng.hpp:1163]   --->   Operation 385 'dadd' 't5' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 386 [2/2] (15.1ns)   --->   "%t14 = dadd i64 %t13, i64 %q2" [src/rng.hpp:519->src/rng.hpp:1163]   --->   Operation 386 'dadd' 't14' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 387 [1/2] (21.1ns)   --->   "%t4_1 = dmul i64 %p1_1, i64 %r_12" [src/rng.hpp:490->src/rng.hpp:1163]   --->   Operation 387 'dmul' 't4_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 388 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t4_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 388 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 389 [1/2] (21.1ns)   --->   "%t13_1 = dmul i64 %q1_1, i64 %r_12" [src/rng.hpp:517->src/rng.hpp:1163]   --->   Operation 389 'dmul' 't13_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 390 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t13_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 390 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 15.6>
ST_22 : Operation 391 [1/2] (15.1ns)   --->   "%t5 = dadd i64 %t4, i64 %p2" [src/rng.hpp:492->src/rng.hpp:1163]   --->   Operation 391 'dadd' 't5' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 392 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 392 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 393 [1/2] (15.1ns)   --->   "%t14 = dadd i64 %t13, i64 %q2" [src/rng.hpp:519->src/rng.hpp:1163]   --->   Operation 393 'dadd' 't14' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 394 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 394 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 395 [1/1] (0.42ns)   --->   "%p2_1 = select i1 %or_ln443_3, i64 -0.322396, i64 220.946" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 395 'select' 'p2_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 396 [1/1] (0.42ns)   --->   "%q2_1 = select i1 %or_ln443_3, i64 0.322467, i64 161.586" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 396 'select' 'q2_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 397 [2/2] (15.1ns)   --->   "%t5_1 = dadd i64 %t4_1, i64 %p2_1" [src/rng.hpp:492->src/rng.hpp:1163]   --->   Operation 397 'dadd' 't5_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 398 [2/2] (15.1ns)   --->   "%t14_1 = dadd i64 %t13_1, i64 %q2_1" [src/rng.hpp:519->src/rng.hpp:1163]   --->   Operation 398 'dadd' 't14_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 21.1>
ST_23 : Operation 399 [2/2] (21.1ns)   --->   "%t6 = dmul i64 %t5, i64 %r_7" [src/rng.hpp:494->src/rng.hpp:1163]   --->   Operation 399 'dmul' 't6' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 400 [2/2] (21.1ns)   --->   "%t15 = dmul i64 %t14, i64 %r_7" [src/rng.hpp:521->src/rng.hpp:1163]   --->   Operation 400 'dmul' 't15' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 401 [1/2] (15.1ns)   --->   "%t5_1 = dadd i64 %t4_1, i64 %p2_1" [src/rng.hpp:492->src/rng.hpp:1163]   --->   Operation 401 'dadd' 't5_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 402 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t5_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 402 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 403 [1/2] (15.1ns)   --->   "%t14_1 = dadd i64 %t13_1, i64 %q2_1" [src/rng.hpp:519->src/rng.hpp:1163]   --->   Operation 403 'dadd' 't14_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 404 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t14_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 404 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 21.1>
ST_24 : Operation 405 [1/2] (21.1ns)   --->   "%t6 = dmul i64 %t5, i64 %r_7" [src/rng.hpp:494->src/rng.hpp:1163]   --->   Operation 405 'dmul' 't6' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 406 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 406 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 407 [1/2] (21.1ns)   --->   "%t15 = dmul i64 %t14, i64 %r_7" [src/rng.hpp:521->src/rng.hpp:1163]   --->   Operation 407 'dmul' 't15' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 408 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 408 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 409 [2/2] (21.1ns)   --->   "%t6_1 = dmul i64 %t5_1, i64 %r_12" [src/rng.hpp:494->src/rng.hpp:1163]   --->   Operation 409 'dmul' 't6_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 410 [2/2] (21.1ns)   --->   "%t15_1 = dmul i64 %t14_1, i64 %r_12" [src/rng.hpp:521->src/rng.hpp:1163]   --->   Operation 410 'dmul' 't15_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 21.1>
ST_25 : Operation 411 [1/1] (0.42ns)   --->   "%p3 = select i1 %or_ln443_1, i64 -2.40076, i64 -275.929" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 411 'select' 'p3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 412 [1/1] (0.42ns)   --->   "%q3 = select i1 %or_ln443_1, i64 2.44513, i64 -155.699" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 412 'select' 'q3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 413 [2/2] (15.1ns)   --->   "%t7 = dadd i64 %t6, i64 %p3" [src/rng.hpp:496->src/rng.hpp:1163]   --->   Operation 413 'dadd' 't7' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 414 [2/2] (15.1ns)   --->   "%t16 = dadd i64 %t15, i64 %q3" [src/rng.hpp:523->src/rng.hpp:1163]   --->   Operation 414 'dadd' 't16' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 415 [1/2] (21.1ns)   --->   "%t6_1 = dmul i64 %t5_1, i64 %r_12" [src/rng.hpp:494->src/rng.hpp:1163]   --->   Operation 415 'dmul' 't6_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 416 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t6_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 416 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 417 [1/2] (21.1ns)   --->   "%t15_1 = dmul i64 %t14_1, i64 %r_12" [src/rng.hpp:521->src/rng.hpp:1163]   --->   Operation 417 'dmul' 't15_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 418 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t15_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 418 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 15.6>
ST_26 : Operation 419 [1/2] (15.1ns)   --->   "%t7 = dadd i64 %t6, i64 %p3" [src/rng.hpp:496->src/rng.hpp:1163]   --->   Operation 419 'dadd' 't7' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 420 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 420 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 421 [1/2] (15.1ns)   --->   "%t16 = dadd i64 %t15, i64 %q3" [src/rng.hpp:523->src/rng.hpp:1163]   --->   Operation 421 'dadd' 't16' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 422 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 422 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 423 [1/1] (0.42ns)   --->   "%p3_1 = select i1 %or_ln443_3, i64 -2.40076, i64 -275.929" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 423 'select' 'p3_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 424 [1/1] (0.42ns)   --->   "%q3_1 = select i1 %or_ln443_3, i64 2.44513, i64 -155.699" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 424 'select' 'q3_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 425 [2/2] (15.1ns)   --->   "%t7_1 = dadd i64 %t6_1, i64 %p3_1" [src/rng.hpp:496->src/rng.hpp:1163]   --->   Operation 425 'dadd' 't7_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 426 [2/2] (15.1ns)   --->   "%t16_1 = dadd i64 %t15_1, i64 %q3_1" [src/rng.hpp:523->src/rng.hpp:1163]   --->   Operation 426 'dadd' 't16_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 21.1>
ST_27 : Operation 427 [2/2] (21.1ns)   --->   "%t8 = dmul i64 %t7, i64 %r_7" [src/rng.hpp:498->src/rng.hpp:1163]   --->   Operation 427 'dmul' 't8' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 428 [2/2] (21.1ns)   --->   "%t17 = dmul i64 %t16, i64 %r_7" [src/rng.hpp:525->src/rng.hpp:1163]   --->   Operation 428 'dmul' 't17' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 429 [1/2] (15.1ns)   --->   "%t7_1 = dadd i64 %t6_1, i64 %p3_1" [src/rng.hpp:496->src/rng.hpp:1163]   --->   Operation 429 'dadd' 't7_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 430 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t7_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 430 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 431 [1/2] (15.1ns)   --->   "%t16_1 = dadd i64 %t15_1, i64 %q3_1" [src/rng.hpp:523->src/rng.hpp:1163]   --->   Operation 431 'dadd' 't16_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 432 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t16_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 432 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 21.1>
ST_28 : Operation 433 [1/2] (21.1ns)   --->   "%t8 = dmul i64 %t7, i64 %r_7" [src/rng.hpp:498->src/rng.hpp:1163]   --->   Operation 433 'dmul' 't8' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 434 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 434 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 435 [1/2] (21.1ns)   --->   "%t17 = dmul i64 %t16, i64 %r_7" [src/rng.hpp:525->src/rng.hpp:1163]   --->   Operation 435 'dmul' 't17' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 436 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 436 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 437 [2/2] (21.1ns)   --->   "%t8_1 = dmul i64 %t7_1, i64 %r_12" [src/rng.hpp:498->src/rng.hpp:1163]   --->   Operation 437 'dmul' 't8_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 438 [2/2] (21.1ns)   --->   "%t17_1 = dmul i64 %t16_1, i64 %r_12" [src/rng.hpp:525->src/rng.hpp:1163]   --->   Operation 438 'dmul' 't17_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 21.1>
ST_29 : Operation 439 [1/1] (0.42ns)   --->   "%p4 = select i1 %or_ln443_1, i64 -2.54973, i64 138.358" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 439 'select' 'p4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 440 [1/1] (0.42ns)   --->   "%q4 = select i1 %or_ln443_1, i64 3.75441, i64 66.8013" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 440 'select' 'q4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 441 [2/2] (15.1ns)   --->   "%t9 = dadd i64 %t8, i64 %p4" [src/rng.hpp:500->src/rng.hpp:1163]   --->   Operation 441 'dadd' 't9' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 442 [2/2] (15.1ns)   --->   "%f2 = dadd i64 %t17, i64 %q4" [src/rng.hpp:527->src/rng.hpp:1163]   --->   Operation 442 'dadd' 'f2' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 443 [1/2] (21.1ns)   --->   "%t8_1 = dmul i64 %t7_1, i64 %r_12" [src/rng.hpp:498->src/rng.hpp:1163]   --->   Operation 443 'dmul' 't8_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 444 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t8_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 444 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 445 [1/2] (21.1ns)   --->   "%t17_1 = dmul i64 %t16_1, i64 %r_12" [src/rng.hpp:525->src/rng.hpp:1163]   --->   Operation 445 'dmul' 't17_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 446 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t17_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 446 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 15.6>
ST_30 : Operation 447 [1/2] (15.1ns)   --->   "%t9 = dadd i64 %t8, i64 %p4" [src/rng.hpp:500->src/rng.hpp:1163]   --->   Operation 447 'dadd' 't9' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 448 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 448 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 449 [1/2] (15.1ns)   --->   "%f2 = dadd i64 %t17, i64 %q4" [src/rng.hpp:527->src/rng.hpp:1163]   --->   Operation 449 'dadd' 'f2' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 450 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 450 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 451 [1/1] (0.42ns)   --->   "%p4_1 = select i1 %or_ln443_3, i64 -2.54973, i64 138.358" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 451 'select' 'p4_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 452 [1/1] (0.42ns)   --->   "%q4_1 = select i1 %or_ln443_3, i64 3.75441, i64 66.8013" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 452 'select' 'q4_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 453 [2/2] (15.1ns)   --->   "%t9_1 = dadd i64 %t8_1, i64 %p4_1" [src/rng.hpp:500->src/rng.hpp:1163]   --->   Operation 453 'dadd' 't9_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 454 [2/2] (15.1ns)   --->   "%f2_4 = dadd i64 %t17_1, i64 %q4_1" [src/rng.hpp:527->src/rng.hpp:1163]   --->   Operation 454 'dadd' 'f2_4' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 21.1>
ST_31 : Operation 455 [2/2] (21.1ns)   --->   "%t10 = dmul i64 %t9, i64 %r_7" [src/rng.hpp:502->src/rng.hpp:1163]   --->   Operation 455 'dmul' 't10' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 456 [2/2] (21.1ns)   --->   "%t18 = dmul i64 %f2, i64 %r_7" [src/rng.hpp:530->src/rng.hpp:1163]   --->   Operation 456 'dmul' 't18' <Predicate = (!or_ln443_1)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 457 [1/2] (15.1ns)   --->   "%t9_1 = dadd i64 %t8_1, i64 %p4_1" [src/rng.hpp:500->src/rng.hpp:1163]   --->   Operation 457 'dadd' 't9_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 458 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t9_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 458 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 459 [1/2] (15.1ns)   --->   "%f2_4 = dadd i64 %t17_1, i64 %q4_1" [src/rng.hpp:527->src/rng.hpp:1163]   --->   Operation 459 'dadd' 'f2_4' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 460 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_4, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 460 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 21.1>
ST_32 : Operation 461 [1/2] (21.1ns)   --->   "%t10 = dmul i64 %t9, i64 %r_7" [src/rng.hpp:502->src/rng.hpp:1163]   --->   Operation 461 'dmul' 't10' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 462 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 462 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 463 [1/2] (21.1ns)   --->   "%t18 = dmul i64 %f2, i64 %r_7" [src/rng.hpp:530->src/rng.hpp:1163]   --->   Operation 463 'dmul' 't18' <Predicate = (!or_ln443_1)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 464 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 464 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 465 [2/2] (21.1ns)   --->   "%t10_1 = dmul i64 %t9_1, i64 %r_12" [src/rng.hpp:502->src/rng.hpp:1163]   --->   Operation 465 'dmul' 't10_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 466 [2/2] (21.1ns)   --->   "%t18_1 = dmul i64 %f2_4, i64 %r_12" [src/rng.hpp:530->src/rng.hpp:1163]   --->   Operation 466 'dmul' 't18_1' <Predicate = (!or_ln443_3)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 21.1>
ST_33 : Operation 467 [1/1] (0.42ns)   --->   "%p5 = select i1 %or_ln443_1, i64 4.37466, i64 -30.6648" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 467 'select' 'p5' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 468 [2/2] (15.1ns)   --->   "%t11 = dadd i64 %t10, i64 %p5" [src/rng.hpp:504->src/rng.hpp:1163]   --->   Operation 468 'dadd' 't11' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 469 [2/2] (15.1ns)   --->   "%f2_1 = dadd i64 %t18, i64 -13.2807" [src/rng.hpp:532->src/rng.hpp:1163]   --->   Operation 469 'dadd' 'f2_1' <Predicate = (!or_ln443_1)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 470 [1/2] (21.1ns)   --->   "%t10_1 = dmul i64 %t9_1, i64 %r_12" [src/rng.hpp:502->src/rng.hpp:1163]   --->   Operation 470 'dmul' 't10_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 471 [1/1] (0.00ns)   --->   "%specfucore_ln440 = specfucore void @_ssdm_op_SpecFUCore, i64 %t10_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:440->src/rng.hpp:1163]   --->   Operation 471 'specfucore' 'specfucore_ln440' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 472 [1/2] (21.1ns)   --->   "%t18_1 = dmul i64 %f2_4, i64 %r_12" [src/rng.hpp:530->src/rng.hpp:1163]   --->   Operation 472 'dmul' 't18_1' <Predicate = (!or_ln443_3)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 473 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t18_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 473 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 15.6>
ST_34 : Operation 474 [1/2] (15.1ns)   --->   "%t11 = dadd i64 %t10, i64 %p5" [src/rng.hpp:504->src/rng.hpp:1163]   --->   Operation 474 'dadd' 't11' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 475 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 475 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 476 [1/2] (15.1ns)   --->   "%f2_1 = dadd i64 %t18, i64 -13.2807" [src/rng.hpp:532->src/rng.hpp:1163]   --->   Operation 476 'dadd' 'f2_1' <Predicate = (!or_ln443_1)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 477 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 477 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 478 [1/1] (0.42ns)   --->   "%f2_2 = select i1 %or_ln443_1, i64 %f2, i64 %f2_1" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 478 'select' 'f2_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 479 [1/1] (0.42ns)   --->   "%p5_1 = select i1 %or_ln443_3, i64 4.37466, i64 -30.6648" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 479 'select' 'p5_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 480 [2/2] (15.1ns)   --->   "%t11_1 = dadd i64 %t10_1, i64 %p5_1" [src/rng.hpp:504->src/rng.hpp:1163]   --->   Operation 480 'dadd' 't11_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 481 [2/2] (15.1ns)   --->   "%f2_5 = dadd i64 %t18_1, i64 -13.2807" [src/rng.hpp:532->src/rng.hpp:1163]   --->   Operation 481 'dadd' 'f2_5' <Predicate = (!or_ln443_3)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 21.1>
ST_35 : Operation 482 [2/2] (21.1ns)   --->   "%t12 = dmul i64 %t11, i64 %r_7" [src/rng.hpp:506->src/rng.hpp:1163]   --->   Operation 482 'dmul' 't12' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 483 [2/2] (21.1ns)   --->   "%t19 = dmul i64 %f2_2, i64 %r_7" [src/rng.hpp:535->src/rng.hpp:1163]   --->   Operation 483 'dmul' 't19' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 484 [1/2] (15.1ns)   --->   "%t11_1 = dadd i64 %t10_1, i64 %p5_1" [src/rng.hpp:504->src/rng.hpp:1163]   --->   Operation 484 'dadd' 't11_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 485 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t11_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 485 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 486 [1/2] (15.1ns)   --->   "%f2_5 = dadd i64 %t18_1, i64 -13.2807" [src/rng.hpp:532->src/rng.hpp:1163]   --->   Operation 486 'dadd' 'f2_5' <Predicate = (!or_ln443_3)> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 487 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_5, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 487 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 488 [1/1] (0.42ns)   --->   "%f2_6 = select i1 %or_ln443_3, i64 %f2_4, i64 %f2_5" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 488 'select' 'f2_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 36 <SV = 35> <Delay = 21.1>
ST_36 : Operation 489 [1/2] (21.1ns)   --->   "%t12 = dmul i64 %t11, i64 %r_7" [src/rng.hpp:506->src/rng.hpp:1163]   --->   Operation 489 'dmul' 't12' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 490 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 490 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 491 [1/2] (21.1ns)   --->   "%t19 = dmul i64 %f2_2, i64 %r_7" [src/rng.hpp:535->src/rng.hpp:1163]   --->   Operation 491 'dmul' 't19' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 492 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 492 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 493 [2/2] (21.1ns)   --->   "%t12_1 = dmul i64 %t11_1, i64 %r_12" [src/rng.hpp:506->src/rng.hpp:1163]   --->   Operation 493 'dmul' 't12_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 494 [2/2] (21.1ns)   --->   "%t19_1 = dmul i64 %f2_6, i64 %r_12" [src/rng.hpp:535->src/rng.hpp:1163]   --->   Operation 494 'dmul' 't19_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 21.1>
ST_37 : Operation 495 [1/1] (0.42ns)   --->   "%p6 = select i1 %or_ln443_1, i64 2.93816, i64 2.50663" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 495 'select' 'p6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 496 [2/2] (15.1ns)   --->   "%f1_1 = dadd i64 %t12, i64 %p6" [src/rng.hpp:508->src/rng.hpp:1163]   --->   Operation 496 'dadd' 'f1_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 497 [2/2] (15.1ns)   --->   "%f2_3 = dadd i64 %t19, i64 1" [src/rng.hpp:537->src/rng.hpp:1163]   --->   Operation 497 'dadd' 'f2_3' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 498 [1/2] (21.1ns)   --->   "%t12_1 = dmul i64 %t11_1, i64 %r_12" [src/rng.hpp:506->src/rng.hpp:1163]   --->   Operation 498 'dmul' 't12_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 499 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t12_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 499 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 500 [1/2] (21.1ns)   --->   "%t19_1 = dmul i64 %f2_6, i64 %r_12" [src/rng.hpp:535->src/rng.hpp:1163]   --->   Operation 500 'dmul' 't19_1' <Predicate = true> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 501 [1/1] (0.00ns)   --->   "%specfucore_ln441 = specfucore void @_ssdm_op_SpecFUCore, i64 %t19_1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:441->src/rng.hpp:1163]   --->   Operation 501 'specfucore' 'specfucore_ln441' <Predicate = true> <Delay = 0.00>

State 38 <SV = 37> <Delay = 15.6>
ST_38 : Operation 502 [1/2] (15.1ns)   --->   "%f1_1 = dadd i64 %t12, i64 %p6" [src/rng.hpp:508->src/rng.hpp:1163]   --->   Operation 502 'dadd' 'f1_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 503 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 503 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 504 [1/2] (15.1ns)   --->   "%f2_3 = dadd i64 %t19, i64 1" [src/rng.hpp:537->src/rng.hpp:1163]   --->   Operation 504 'dadd' 'f2_3' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 505 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_3, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 505 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 506 [1/1] (0.42ns)   --->   "%p6_1 = select i1 %or_ln443_3, i64 2.93816, i64 2.50663" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 506 'select' 'p6_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 507 [2/2] (15.1ns)   --->   "%f1_1_1 = dadd i64 %t12_1, i64 %p6_1" [src/rng.hpp:508->src/rng.hpp:1163]   --->   Operation 507 'dadd' 'f1_1_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 508 [2/2] (15.1ns)   --->   "%f2_7 = dadd i64 %t19_1, i64 1" [src/rng.hpp:537->src/rng.hpp:1163]   --->   Operation 508 'dadd' 'f2_7' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 21.1>
ST_39 : Operation 509 [2/2] (21.1ns)   --->   "%f1 = dmul i64 %f1_1, i64 %z_2" [src/rng.hpp:511->src/rng.hpp:1163]   --->   Operation 509 'dmul' 'f1' <Predicate = (!or_ln443_1)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 510 [1/2] (15.1ns)   --->   "%f1_1_1 = dadd i64 %t12_1, i64 %p6_1" [src/rng.hpp:508->src/rng.hpp:1163]   --->   Operation 510 'dadd' 'f1_1_1' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 511 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_1_1, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 511 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 512 [1/2] (15.1ns)   --->   "%f2_7 = dadd i64 %t19_1, i64 1" [src/rng.hpp:537->src/rng.hpp:1163]   --->   Operation 512 'dadd' 'f2_7' <Predicate = true> <Delay = 15.1> <CoreInst = "DAddSub_nodsp">   --->   Core 36 'DAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 15.1> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 513 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f2_7, i64 508, i64 4, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 513 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>

State 40 <SV = 39> <Delay = 21.6>
ST_40 : Operation 514 [1/2] (21.1ns)   --->   "%f1 = dmul i64 %f1_1, i64 %z_2" [src/rng.hpp:511->src/rng.hpp:1163]   --->   Operation 514 'dmul' 'f1' <Predicate = (!or_ln443_1)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 515 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 515 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 516 [1/1] (0.42ns)   --->   "%f1_1_398 = select i1 %or_ln443_1, i64 %f1_1, i64 %f1" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 516 'select' 'f1_1_398' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 517 [2/2] (21.1ns)   --->   "%f1_2 = dmul i64 %f1_1_1, i64 %z_5" [src/rng.hpp:511->src/rng.hpp:1163]   --->   Operation 517 'dmul' 'f1_2' <Predicate = (!or_ln443_3)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 26.9>
ST_41 : Operation 518 [7/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_1_398, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 518 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 519 [1/2] (21.1ns)   --->   "%f1_2 = dmul i64 %f1_1_1, i64 %z_5" [src/rng.hpp:511->src/rng.hpp:1163]   --->   Operation 519 'dmul' 'f1_2' <Predicate = (!or_ln443_3)> <Delay = 21.1> <CoreInst = "DMul_meddsp">   --->   Core 47 'DMul_meddsp' <Latency = 1> <II = 1> <Delay = 21.1> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 520 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i64 %f1_2, i64 510, i64 14, i64 18446744073709551615" [src/rng.hpp:434->src/rng.hpp:1163]   --->   Operation 520 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 521 [1/1] (0.42ns)   --->   "%f1_3 = select i1 %or_ln443_3, i64 %f1_1_1, i64 %f1_2" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 521 'select' 'f1_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 42 <SV = 41> <Delay = 26.9>
ST_42 : Operation 522 [6/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_1_398, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 522 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 523 [7/7] (26.9ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 523 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 26.9>
ST_43 : Operation 524 [5/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_1_398, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 524 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 525 [6/7] (26.9ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 525 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 26.9>
ST_44 : Operation 526 [4/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_1_398, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 526 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 527 [5/7] (26.9ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 527 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 26.9>
ST_45 : Operation 528 [3/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_1_398, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 528 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 529 [4/7] (26.9ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 529 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 26.9>
ST_46 : Operation 530 [2/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_1_398, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 530 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 531 [3/7] (26.9ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 531 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 27.3>
ST_47 : Operation 532 [1/7] (26.9ns)   --->   "%standard_value = ddiv i64 %f1_1_398, i64 %f2_3" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 532 'ddiv' 'standard_value' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%bitcast_ln541 = bitcast i64 %standard_value" [src/rng.hpp:541->src/rng.hpp:1163]   --->   Operation 533 'bitcast' 'bitcast_ln541' <Predicate = (!and_ln443 & or_ln443_1)> <Delay = 0.00>
ST_47 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%xor_ln541 = xor i64 %bitcast_ln541, i64 9223372036854775808" [src/rng.hpp:541->src/rng.hpp:1163]   --->   Operation 534 'xor' 'xor_ln541' <Predicate = (!and_ln443 & or_ln443_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%bitcast_ln541_1 = bitcast i64 %xor_ln541" [src/rng.hpp:541->src/rng.hpp:1163]   --->   Operation 535 'bitcast' 'bitcast_ln541_1' <Predicate = (!and_ln443 & or_ln443_1)> <Delay = 0.00>
ST_47 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%select_ln540 = select i1 %and_ln443, i64 %standard_value, i64 %bitcast_ln541_1" [src/rng.hpp:540->src/rng.hpp:1163]   --->   Operation 536 'select' 'select_ln540' <Predicate = (or_ln443_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 537 [1/1] (0.42ns) (out node of the LUT)   --->   "%result = select i1 %or_ln443_1, i64 %select_ln540, i64 %standard_value" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 537 'select' 'result' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 538 [2/7] (26.9ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 538 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 27.3>
ST_48 : Operation 539 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %result"   --->   Operation 539 'bitcast' 'ireg' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg"   --->   Operation 540 'trunc' 'trunc_ln564' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 541 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 541 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 542 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 542 'partselect' 'exp_tmp' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 543 'zext' 'zext_ln501' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 544 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 545 [1/1] (0.00ns)   --->   "%p_Result_17 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 545 'bitconcatenate' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_17"   --->   Operation 546 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 547 [1/1] (1.10ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln578"   --->   Operation 547 'sub' 'man_V_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 548 [1/1] (0.40ns)   --->   "%man_V_2 = select i1 %p_Result_16, i54 %man_V_1, i54 %zext_ln578"   --->   Operation 548 'select' 'man_V_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 549 [1/1] (1.13ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 549 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 550 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 550 'sub' 'F2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 551 [1/1] (0.97ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 551 'icmp' 'icmp_ln590' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 552 [1/1] (0.80ns)   --->   "%add_ln590 = add i12 %F2, i12 4088"   --->   Operation 552 'add' 'add_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 553 [1/1] (0.80ns)   --->   "%sub_ln590 = sub i12 8, i12 %F2"   --->   Operation 553 'sub' 'sub_ln590' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 554 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 554 'select' 'sh_amt' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 555 'sext' 'sext_ln590' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 556 [1/1] (0.97ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 8"   --->   Operation 556 'icmp' 'icmp_ln591' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_2"   --->   Operation 557 'trunc' 'trunc_ln592' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 558 [1/1] (0.97ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 558 'icmp' 'icmp_ln594' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11"   --->   Operation 559 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 560 [1/1] (0.84ns)   --->   "%icmp_ln612 = icmp_eq  i8 %tmp_19, i8 0"   --->   Operation 560 'icmp' 'icmp_ln612' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%trunc_ln595 = trunc i12 %sh_amt"   --->   Operation 561 'trunc' 'trunc_ln595' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%zext_ln595 = zext i6 %trunc_ln595"   --->   Operation 562 'zext' 'zext_ln595' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%ashr_ln595 = ashr i54 %man_V_2, i54 %zext_ln595"   --->   Operation 563 'ashr' 'ashr_ln595' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%trunc_ln595_1 = trunc i54 %ashr_ln595"   --->   Operation 564 'trunc' 'trunc_ln595_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 565 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%select_ln597 = select i1 %tmp_20, i16 65535, i16 0"   --->   Operation 566 'select' 'select_ln597' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%sext_ln590cast = trunc i31 %sext_ln590"   --->   Operation 567 'trunc' 'sext_ln590cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%shl_ln613 = shl i16 %trunc_ln592, i16 %sext_ln590cast"   --->   Operation 568 'shl' 'shl_ln613' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_2)   --->   "%xor_ln580 = xor i1 %icmp_ln580, i1 1"   --->   Operation 569 'xor' 'xor_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_2)   --->   "%and_ln591 = and i1 %icmp_ln591, i1 %xor_ln580"   --->   Operation 570 'and' 'and_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 571 [1/1] (0.28ns)   --->   "%or_ln591 = or i1 %icmp_ln580, i1 %icmp_ln591"   --->   Operation 571 'or' 'or_ln591' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 572 'xor' 'xor_ln591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 573 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590, i1 %xor_ln591"   --->   Operation 573 'and' 'and_ln590' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_1)   --->   "%and_ln594 = and i1 %and_ln590, i1 %icmp_ln594"   --->   Operation 574 'and' 'and_ln594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%or_ln590 = or i1 %or_ln591, i1 %icmp_ln590"   --->   Operation 575 'or' 'or_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%xor_ln590 = xor i1 %or_ln590, i1 1"   --->   Operation 576 'xor' 'xor_ln590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln580)   --->   "%and_ln612 = and i1 %icmp_ln612, i1 %xor_ln590"   --->   Operation 577 'and' 'and_ln612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_3)   --->   "%select_ln580 = select i1 %icmp_ln580, i16 0, i16 %shl_ln613"   --->   Operation 578 'select' 'select_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 579 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580 = or i1 %icmp_ln580, i1 %and_ln612"   --->   Operation 579 'or' 'or_ln580' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 580 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_1 = select i1 %and_ln594, i16 %trunc_ln595_1, i16 %select_ln597"   --->   Operation 580 'select' 'select_ln580_1' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 581 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_2 = select i1 %and_ln591, i16 %trunc_ln592, i16 0"   --->   Operation 581 'select' 'select_ln580_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 582 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_3 = select i1 %or_ln580, i16 %select_ln580, i16 %select_ln580_1"   --->   Operation 582 'select' 'select_ln580_3' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node TEMP0_V)   --->   "%or_ln580_1 = or i1 %or_ln580, i1 %and_ln590"   --->   Operation 583 'or' 'or_ln580_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 584 [1/1] (0.35ns) (out node of the LUT)   --->   "%TEMP0_V = select i1 %or_ln580_1, i16 %select_ln580_3, i16 %select_ln580_2"   --->   Operation 584 'select' 'TEMP0_V' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 585 [1/7] (26.9ns)   --->   "%standard_value_1 = ddiv i64 %f1_3, i64 %f2_7" [src/rng.hpp:539->src/rng.hpp:1163]   --->   Operation 585 'ddiv' 'standard_value_1' <Predicate = true> <Delay = 26.9> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 6> <II = 1> <Delay = 26.9> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%bitcast_ln541_2 = bitcast i64 %standard_value_1" [src/rng.hpp:541->src/rng.hpp:1163]   --->   Operation 586 'bitcast' 'bitcast_ln541_2' <Predicate = (!and_ln443_2 & or_ln443_3)> <Delay = 0.00>
ST_48 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%xor_ln541_1 = xor i64 %bitcast_ln541_2, i64 9223372036854775808" [src/rng.hpp:541->src/rng.hpp:1163]   --->   Operation 587 'xor' 'xor_ln541_1' <Predicate = (!and_ln443_2 & or_ln443_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%bitcast_ln541_3 = bitcast i64 %xor_ln541_1" [src/rng.hpp:541->src/rng.hpp:1163]   --->   Operation 588 'bitcast' 'bitcast_ln541_3' <Predicate = (!and_ln443_2 & or_ln443_3)> <Delay = 0.00>
ST_48 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node result_4)   --->   "%select_ln540_1 = select i1 %and_ln443_2, i64 %standard_value_1, i64 %bitcast_ln541_3" [src/rng.hpp:540->src/rng.hpp:1163]   --->   Operation 589 'select' 'select_ln540_1' <Predicate = (or_ln443_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 590 [1/1] (0.42ns) (out node of the LUT)   --->   "%result_4 = select i1 %or_ln443_3, i64 %select_ln540_1, i64 %standard_value_1" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 590 'select' 'result_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 591 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i16 %TEMP0_V"   --->   Operation 591 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 592 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i24 %sext_ln1168, i24 180"   --->   Operation 592 'mul' 'mul_ln1168' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 593 [1/1] (0.00ns)   --->   "%ireg_1 = bitcast i64 %result_4"   --->   Operation 593 'bitcast' 'ireg_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln564_1 = trunc i64 %ireg_1"   --->   Operation 594 'trunc' 'trunc_ln564_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 595 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 595 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 596 [1/1] (0.00ns)   --->   "%exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62"   --->   Operation 596 'partselect' 'exp_tmp_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln501_1 = zext i11 %exp_tmp_1"   --->   Operation 597 'zext' 'zext_ln501_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln574_1 = trunc i64 %ireg_1"   --->   Operation 598 'trunc' 'trunc_ln574_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 599 [1/1] (0.00ns)   --->   "%p_Result_23 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_1"   --->   Operation 599 'bitconcatenate' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln578_1 = zext i53 %p_Result_23"   --->   Operation 600 'zext' 'zext_ln578_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 601 [1/1] (1.10ns)   --->   "%man_V_4 = sub i54 0, i54 %zext_ln578_1"   --->   Operation 601 'sub' 'man_V_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 602 [1/1] (0.40ns)   --->   "%man_V_5 = select i1 %p_Result_22, i54 %man_V_4, i54 %zext_ln578_1"   --->   Operation 602 'select' 'man_V_5' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 603 [1/1] (1.13ns)   --->   "%icmp_ln580_1 = icmp_eq  i63 %trunc_ln564_1, i63 0"   --->   Operation 603 'icmp' 'icmp_ln580_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 604 [1/1] (0.80ns)   --->   "%F2_1 = sub i12 1075, i12 %zext_ln501_1"   --->   Operation 604 'sub' 'F2_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 605 [1/1] (0.97ns)   --->   "%icmp_ln590_1 = icmp_sgt  i12 %F2_1, i12 8"   --->   Operation 605 'icmp' 'icmp_ln590_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 606 [1/1] (0.80ns)   --->   "%add_ln590_1 = add i12 %F2_1, i12 4088"   --->   Operation 606 'add' 'add_ln590_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 607 [1/1] (0.80ns)   --->   "%sub_ln590_1 = sub i12 8, i12 %F2_1"   --->   Operation 607 'sub' 'sub_ln590_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 608 [1/1] (0.37ns)   --->   "%sh_amt_1 = select i1 %icmp_ln590_1, i12 %add_ln590_1, i12 %sub_ln590_1"   --->   Operation 608 'select' 'sh_amt_1' <Predicate = true> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_8)   --->   "%sext_ln590_1 = sext i12 %sh_amt_1"   --->   Operation 609 'sext' 'sext_ln590_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 610 [1/1] (0.97ns)   --->   "%icmp_ln591_1 = icmp_eq  i12 %F2_1, i12 8"   --->   Operation 610 'icmp' 'icmp_ln591_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln592_1 = trunc i54 %man_V_5"   --->   Operation 611 'trunc' 'trunc_ln592_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 612 [1/1] (0.97ns)   --->   "%icmp_ln594_1 = icmp_ult  i12 %sh_amt_1, i12 54"   --->   Operation 612 'icmp' 'icmp_ln594_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt_1, i32 4, i32 11"   --->   Operation 613 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 614 [1/1] (0.84ns)   --->   "%icmp_ln612_1 = icmp_eq  i8 %tmp_32, i8 0"   --->   Operation 614 'icmp' 'icmp_ln612_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%trunc_ln595_2 = trunc i12 %sh_amt_1"   --->   Operation 615 'trunc' 'trunc_ln595_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%zext_ln595_1 = zext i6 %trunc_ln595_2"   --->   Operation 616 'zext' 'zext_ln595_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%ashr_ln595_1 = ashr i54 %man_V_5, i54 %zext_ln595_1"   --->   Operation 617 'ashr' 'ashr_ln595_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%trunc_ln595_3 = trunc i54 %ashr_ln595_1"   --->   Operation 618 'trunc' 'trunc_ln595_3' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63"   --->   Operation 619 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%select_ln597_1 = select i1 %tmp_33, i16 65535, i16 0"   --->   Operation 620 'select' 'select_ln597_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_8)   --->   "%sext_ln590_1cast = trunc i31 %sext_ln590_1"   --->   Operation 621 'trunc' 'sext_ln590_1cast' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_8)   --->   "%shl_ln613_1 = shl i16 %trunc_ln592_1, i16 %sext_ln590_1cast"   --->   Operation 622 'shl' 'shl_ln613_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_7)   --->   "%xor_ln580_1 = xor i1 %icmp_ln580_1, i1 1"   --->   Operation 623 'xor' 'xor_ln580_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_7)   --->   "%and_ln591_1 = and i1 %icmp_ln591_1, i1 %xor_ln580_1"   --->   Operation 624 'and' 'and_ln591_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 625 [1/1] (0.28ns)   --->   "%or_ln591_1 = or i1 %icmp_ln580_1, i1 %icmp_ln591_1"   --->   Operation 625 'or' 'or_ln591_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_1)   --->   "%xor_ln591_1 = xor i1 %or_ln591_1, i1 1"   --->   Operation 626 'xor' 'xor_ln591_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 627 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln590_1 = and i1 %icmp_ln590_1, i1 %xor_ln591_1"   --->   Operation 627 'and' 'and_ln590_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_6)   --->   "%and_ln594_1 = and i1 %and_ln590_1, i1 %icmp_ln594_1"   --->   Operation 628 'and' 'and_ln594_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_2)   --->   "%or_ln590_1 = or i1 %or_ln591_1, i1 %icmp_ln590_1"   --->   Operation 629 'or' 'or_ln590_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_2)   --->   "%xor_ln590_1 = xor i1 %or_ln590_1, i1 1"   --->   Operation 630 'xor' 'xor_ln590_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node or_ln580_2)   --->   "%and_ln612_1 = and i1 %icmp_ln612_1, i1 %xor_ln590_1"   --->   Operation 631 'and' 'and_ln612_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node select_ln580_8)   --->   "%select_ln580_5 = select i1 %icmp_ln580_1, i16 0, i16 %shl_ln613_1"   --->   Operation 632 'select' 'select_ln580_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 633 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln580_2 = or i1 %icmp_ln580_1, i1 %and_ln612_1"   --->   Operation 633 'or' 'or_ln580_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 634 [1/1] (1.50ns) (out node of the LUT)   --->   "%select_ln580_6 = select i1 %and_ln594_1, i16 %trunc_ln595_3, i16 %select_ln597_1"   --->   Operation 634 'select' 'select_ln580_6' <Predicate = true> <Delay = 1.50> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 635 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln580_7 = select i1 %and_ln591_1, i16 %trunc_ln592_1, i16 0"   --->   Operation 635 'select' 'select_ln580_7' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 636 [1/1] (0.90ns) (out node of the LUT)   --->   "%select_ln580_8 = select i1 %or_ln580_2, i16 %select_ln580_5, i16 %select_ln580_6"   --->   Operation 636 'select' 'select_ln580_8' <Predicate = true> <Delay = 0.90> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node TEMP1_V)   --->   "%or_ln580_3 = or i1 %or_ln580_2, i1 %and_ln590_1"   --->   Operation 637 'or' 'or_ln580_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 638 [1/1] (0.35ns) (out node of the LUT)   --->   "%TEMP1_V = select i1 %or_ln580_3, i16 %select_ln580_8, i16 %select_ln580_7"   --->   Operation 638 'select' 'TEMP1_V' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_49 : Operation 639 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i24 %sext_ln1168, i24 180"   --->   Operation 639 'mul' 'mul_ln1168' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1168_1 = sext i16 %TEMP1_V"   --->   Operation 640 'sext' 'sext_ln1168_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 641 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i24 %sext_ln1168_1, i24 180"   --->   Operation 641 'mul' 'mul_ln1168_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 50 <SV = 49> <Delay = 0.53>
ST_50 : Operation 642 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i24 %sext_ln1168, i24 180"   --->   Operation 642 'mul' 'mul_ln1168' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 643 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i24 %sext_ln1168_1, i24 180"   --->   Operation 643 'mul' 'mul_ln1168_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 50> <Delay = 0.53>
ST_51 : Operation 644 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i24 %sext_ln1168, i24 180"   --->   Operation 644 'mul' 'mul_ln1168' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln1168, i32 8, i32 23"   --->   Operation 645 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 646 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i24 %sext_ln1168_1, i24 180"   --->   Operation 646 'mul' 'mul_ln1168_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 51> <Delay = 1.83>
ST_52 : Operation 647 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/Rayleigh.cpp:16]   --->   Operation 647 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 648 [1/1] (0.00ns)   --->   "%rbegin2_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [src/rng.hpp:470->src/rng.hpp:1163]   --->   Operation 648 'specregionbegin' 'rbegin2_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 649 [1/1] (0.00ns)   --->   "%rend72_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin2_i" [src/rng.hpp:472->src/rng.hpp:1163]   --->   Operation 649 'specregionend' 'rend72_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 650 [1/1] (0.00ns)   --->   "%rbegin4_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [src/rng.hpp:472->src/rng.hpp:1163]   --->   Operation 650 'specregionbegin' 'rbegin4_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 651 [1/1] (0.00ns)   --->   "%rend68_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin4_i" [src/rng.hpp:474->src/rng.hpp:1163]   --->   Operation 651 'specregionend' 'rend68_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 652 [1/1] (0.00ns)   --->   "%rbegin8_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [src/rng.hpp:447->src/rng.hpp:1163]   --->   Operation 652 'specregionbegin' 'rbegin8_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 653 [1/1] (0.00ns)   --->   "%rend80_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin8_i" [src/rng.hpp:449->src/rng.hpp:1163]   --->   Operation 653 'specregionend' 'rend80_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 654 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [src/rng.hpp:444->src/rng.hpp:1163]   --->   Operation 654 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 655 [1/1] (0.00ns)   --->   "%rend78_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1_i" [src/rng.hpp:453->src/rng.hpp:1163]   --->   Operation 655 'specregionend' 'rend78_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 656 [1/1] (0.00ns)   --->   "%rbegin3_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [src/rng.hpp:453->src/rng.hpp:1163]   --->   Operation 656 'specregionbegin' 'rbegin3_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 657 [1/1] (0.00ns)   --->   "%rend76_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin3_i" [src/rng.hpp:455->src/rng.hpp:1163]   --->   Operation 657 'specregionend' 'rend76_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 658 [1/1] (0.00ns)   --->   "%rbegin5_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 658 'specregionbegin' 'rbegin5_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 659 [1/1] (0.00ns)   --->   "%rend66_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin5_i" [src/rng.hpp:490->src/rng.hpp:1163]   --->   Operation 659 'specregionend' 'rend66_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 660 [1/1] (0.00ns)   --->   "%rbegin6_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [src/rng.hpp:490->src/rng.hpp:1163]   --->   Operation 660 'specregionbegin' 'rbegin6_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 661 [1/1] (0.00ns)   --->   "%rend62_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin6_i" [src/rng.hpp:492->src/rng.hpp:1163]   --->   Operation 661 'specregionend' 'rend62_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 662 [1/1] (0.00ns)   --->   "%rbegin10_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [src/rng.hpp:492->src/rng.hpp:1163]   --->   Operation 662 'specregionbegin' 'rbegin10_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 663 [1/1] (0.00ns)   --->   "%rend60_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin10_i" [src/rng.hpp:494->src/rng.hpp:1163]   --->   Operation 663 'specregionend' 'rend60_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 664 [1/1] (0.00ns)   --->   "%rbegin11_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [src/rng.hpp:494->src/rng.hpp:1163]   --->   Operation 664 'specregionbegin' 'rbegin11_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 665 [1/1] (0.00ns)   --->   "%rend56_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin11_i" [src/rng.hpp:496->src/rng.hpp:1163]   --->   Operation 665 'specregionend' 'rend56_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 666 [1/1] (0.00ns)   --->   "%rbegin12_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [src/rng.hpp:496->src/rng.hpp:1163]   --->   Operation 666 'specregionbegin' 'rbegin12_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 667 [1/1] (0.00ns)   --->   "%rend54_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin12_i" [src/rng.hpp:498->src/rng.hpp:1163]   --->   Operation 667 'specregionend' 'rend54_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 668 [1/1] (0.00ns)   --->   "%rbegin13_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [src/rng.hpp:498->src/rng.hpp:1163]   --->   Operation 668 'specregionbegin' 'rbegin13_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 669 [1/1] (0.00ns)   --->   "%rend50_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin13_i" [src/rng.hpp:500->src/rng.hpp:1163]   --->   Operation 669 'specregionend' 'rend50_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 670 [1/1] (0.00ns)   --->   "%rbegin14_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [src/rng.hpp:500->src/rng.hpp:1163]   --->   Operation 670 'specregionbegin' 'rbegin14_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 671 [1/1] (0.00ns)   --->   "%rend46_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin14_i" [src/rng.hpp:502->src/rng.hpp:1163]   --->   Operation 671 'specregionend' 'rend46_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 672 [1/1] (0.00ns)   --->   "%rbegin15_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [src/rng.hpp:502->src/rng.hpp:1163]   --->   Operation 672 'specregionbegin' 'rbegin15_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 673 [1/1] (0.00ns)   --->   "%rend42_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin15_i" [src/rng.hpp:504->src/rng.hpp:1163]   --->   Operation 673 'specregionend' 'rend42_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 674 [1/1] (0.00ns)   --->   "%rbegin16_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [src/rng.hpp:504->src/rng.hpp:1163]   --->   Operation 674 'specregionbegin' 'rbegin16_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 675 [1/1] (0.00ns)   --->   "%rend40_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin16_i" [src/rng.hpp:506->src/rng.hpp:1163]   --->   Operation 675 'specregionend' 'rend40_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 676 [1/1] (0.00ns)   --->   "%rbegin18_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [src/rng.hpp:506->src/rng.hpp:1163]   --->   Operation 676 'specregionbegin' 'rbegin18_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 677 [1/1] (0.00ns)   --->   "%rend36_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin18_i" [src/rng.hpp:508->src/rng.hpp:1163]   --->   Operation 677 'specregionend' 'rend36_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 678 [1/1] (0.00ns)   --->   "%rbegin20_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [src/rng.hpp:509->src/rng.hpp:1163]   --->   Operation 678 'specregionbegin' 'rbegin20_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 679 [1/1] (0.00ns)   --->   "%rend34_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin20_i" [src/rng.hpp:511->src/rng.hpp:1163]   --->   Operation 679 'specregionend' 'rend34_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 680 [1/1] (0.00ns)   --->   "%rbegin21_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [src/rng.hpp:509->src/rng.hpp:1163]   --->   Operation 680 'specregionbegin' 'rbegin21_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 681 [1/1] (0.00ns)   --->   "%rend32_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin21_i" [src/rng.hpp:517->src/rng.hpp:1163]   --->   Operation 681 'specregionend' 'rend32_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 682 [1/1] (0.00ns)   --->   "%rbegin22_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [src/rng.hpp:517->src/rng.hpp:1163]   --->   Operation 682 'specregionbegin' 'rbegin22_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 683 [1/1] (0.00ns)   --->   "%rend28_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin22_i" [src/rng.hpp:519->src/rng.hpp:1163]   --->   Operation 683 'specregionend' 'rend28_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 684 [1/1] (0.00ns)   --->   "%rbegin23_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [src/rng.hpp:519->src/rng.hpp:1163]   --->   Operation 684 'specregionbegin' 'rbegin23_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 685 [1/1] (0.00ns)   --->   "%rend24_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin23_i" [src/rng.hpp:521->src/rng.hpp:1163]   --->   Operation 685 'specregionend' 'rend24_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 686 [1/1] (0.00ns)   --->   "%rbegin19_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [src/rng.hpp:521->src/rng.hpp:1163]   --->   Operation 686 'specregionbegin' 'rbegin19_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 687 [1/1] (0.00ns)   --->   "%rend20_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin19_i" [src/rng.hpp:523->src/rng.hpp:1163]   --->   Operation 687 'specregionend' 'rend20_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 688 [1/1] (0.00ns)   --->   "%rbegin17_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [src/rng.hpp:523->src/rng.hpp:1163]   --->   Operation 688 'specregionbegin' 'rbegin17_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 689 [1/1] (0.00ns)   --->   "%rend18_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin17_i" [src/rng.hpp:525->src/rng.hpp:1163]   --->   Operation 689 'specregionend' 'rend18_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 690 [1/1] (0.00ns)   --->   "%rbegin9_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [src/rng.hpp:525->src/rng.hpp:1163]   --->   Operation 690 'specregionbegin' 'rbegin9_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 691 [1/1] (0.00ns)   --->   "%rend10_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin9_i" [src/rng.hpp:527->src/rng.hpp:1163]   --->   Operation 691 'specregionend' 'rend10_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 692 [1/1] (0.00ns)   --->   "%rbegin7_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [src/rng.hpp:528->src/rng.hpp:1163]   --->   Operation 692 'specregionbegin' 'rbegin7_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 693 [1/1] (0.00ns)   --->   "%rend8_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin7_i" [src/rng.hpp:530->src/rng.hpp:1163]   --->   Operation 693 'specregionend' 'rend8_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 694 [1/1] (0.00ns)   --->   "%rbegin24_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [src/rng.hpp:530->src/rng.hpp:1163]   --->   Operation 694 'specregionbegin' 'rbegin24_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 695 [1/1] (0.00ns)   --->   "%rend84_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin24_i" [src/rng.hpp:532->src/rng.hpp:1163]   --->   Operation 695 'specregionend' 'rend84_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 696 [1/1] (0.00ns)   --->   "%rbegin25_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [src/rng.hpp:528->src/rng.hpp:1163]   --->   Operation 696 'specregionbegin' 'rbegin25_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 697 [1/1] (0.00ns)   --->   "%rend70_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin25_i" [src/rng.hpp:535->src/rng.hpp:1163]   --->   Operation 697 'specregionend' 'rend70_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 698 [1/1] (0.00ns)   --->   "%rbegin_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [src/rng.hpp:535->src/rng.hpp:1163]   --->   Operation 698 'specregionbegin' 'rbegin_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 699 [1/1] (0.00ns)   --->   "%rend_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin_i" [src/rng.hpp:537->src/rng.hpp:1163]   --->   Operation 699 'specregionend' 'rend_i' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 700 [1/1] (0.00ns)   --->   "%rbegin2_i5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [src/rng.hpp:470->src/rng.hpp:1163]   --->   Operation 700 'specregionbegin' 'rbegin2_i5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 701 [1/1] (0.00ns)   --->   "%rend72_i7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin2_i5" [src/rng.hpp:472->src/rng.hpp:1163]   --->   Operation 701 'specregionend' 'rend72_i7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 702 [1/1] (0.00ns)   --->   "%rbegin4_i8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [src/rng.hpp:472->src/rng.hpp:1163]   --->   Operation 702 'specregionbegin' 'rbegin4_i8' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 703 [1/1] (0.00ns)   --->   "%rend68_i10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin4_i8" [src/rng.hpp:474->src/rng.hpp:1163]   --->   Operation 703 'specregionend' 'rend68_i10' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 704 [1/1] (0.00ns)   --->   "%rbegin8_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [src/rng.hpp:447->src/rng.hpp:1163]   --->   Operation 704 'specregionbegin' 'rbegin8_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 705 [1/1] (0.00ns)   --->   "%rend80_i13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin8_i1" [src/rng.hpp:449->src/rng.hpp:1163]   --->   Operation 705 'specregionend' 'rend80_i13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 706 [1/1] (0.00ns)   --->   "%rbegin1_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [src/rng.hpp:444->src/rng.hpp:1163]   --->   Operation 706 'specregionbegin' 'rbegin1_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 707 [1/1] (0.00ns)   --->   "%rend78_i17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1_i1" [src/rng.hpp:453->src/rng.hpp:1163]   --->   Operation 707 'specregionend' 'rend78_i17' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 708 [1/1] (0.00ns)   --->   "%rbegin3_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [src/rng.hpp:453->src/rng.hpp:1163]   --->   Operation 708 'specregionbegin' 'rbegin3_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 709 [1/1] (0.00ns)   --->   "%rend76_i20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin3_i1" [src/rng.hpp:455->src/rng.hpp:1163]   --->   Operation 709 'specregionend' 'rend76_i20' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 710 [1/1] (0.00ns)   --->   "%rbegin5_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [src/rng.hpp:443->src/rng.hpp:1163]   --->   Operation 710 'specregionbegin' 'rbegin5_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 711 [1/1] (0.00ns)   --->   "%rend66_i39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin5_i1" [src/rng.hpp:490->src/rng.hpp:1163]   --->   Operation 711 'specregionend' 'rend66_i39' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 712 [1/1] (0.00ns)   --->   "%rbegin6_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [src/rng.hpp:490->src/rng.hpp:1163]   --->   Operation 712 'specregionbegin' 'rbegin6_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 713 [1/1] (0.00ns)   --->   "%rend62_i42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin6_i1" [src/rng.hpp:492->src/rng.hpp:1163]   --->   Operation 713 'specregionend' 'rend62_i42' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 714 [1/1] (0.00ns)   --->   "%rbegin10_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51" [src/rng.hpp:492->src/rng.hpp:1163]   --->   Operation 714 'specregionbegin' 'rbegin10_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 715 [1/1] (0.00ns)   --->   "%rend60_i45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin10_i1" [src/rng.hpp:494->src/rng.hpp:1163]   --->   Operation 715 'specregionend' 'rend60_i45' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 716 [1/1] (0.00ns)   --->   "%rbegin11_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [src/rng.hpp:494->src/rng.hpp:1163]   --->   Operation 716 'specregionbegin' 'rbegin11_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 717 [1/1] (0.00ns)   --->   "%rend56_i48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin11_i1" [src/rng.hpp:496->src/rng.hpp:1163]   --->   Operation 717 'specregionend' 'rend56_i48' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 718 [1/1] (0.00ns)   --->   "%rbegin12_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [src/rng.hpp:496->src/rng.hpp:1163]   --->   Operation 718 'specregionbegin' 'rbegin12_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 719 [1/1] (0.00ns)   --->   "%rend54_i51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin12_i1" [src/rng.hpp:498->src/rng.hpp:1163]   --->   Operation 719 'specregionend' 'rend54_i51' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 720 [1/1] (0.00ns)   --->   "%rbegin13_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [src/rng.hpp:498->src/rng.hpp:1163]   --->   Operation 720 'specregionbegin' 'rbegin13_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 721 [1/1] (0.00ns)   --->   "%rend50_i54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin13_i1" [src/rng.hpp:500->src/rng.hpp:1163]   --->   Operation 721 'specregionend' 'rend50_i54' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 722 [1/1] (0.00ns)   --->   "%rbegin14_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [src/rng.hpp:500->src/rng.hpp:1163]   --->   Operation 722 'specregionbegin' 'rbegin14_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 723 [1/1] (0.00ns)   --->   "%rend46_i57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin14_i1" [src/rng.hpp:502->src/rng.hpp:1163]   --->   Operation 723 'specregionend' 'rend46_i57' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 724 [1/1] (0.00ns)   --->   "%rbegin15_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [src/rng.hpp:502->src/rng.hpp:1163]   --->   Operation 724 'specregionbegin' 'rbegin15_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 725 [1/1] (0.00ns)   --->   "%rend42_i60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin15_i1" [src/rng.hpp:504->src/rng.hpp:1163]   --->   Operation 725 'specregionend' 'rend42_i60' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 726 [1/1] (0.00ns)   --->   "%rbegin16_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [src/rng.hpp:504->src/rng.hpp:1163]   --->   Operation 726 'specregionbegin' 'rbegin16_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 727 [1/1] (0.00ns)   --->   "%rend40_i63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin16_i1" [src/rng.hpp:506->src/rng.hpp:1163]   --->   Operation 727 'specregionend' 'rend40_i63' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 728 [1/1] (0.00ns)   --->   "%rbegin18_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [src/rng.hpp:506->src/rng.hpp:1163]   --->   Operation 728 'specregionbegin' 'rbegin18_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 729 [1/1] (0.00ns)   --->   "%rend36_i66 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin18_i1" [src/rng.hpp:508->src/rng.hpp:1163]   --->   Operation 729 'specregionend' 'rend36_i66' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 730 [1/1] (0.00ns)   --->   "%rbegin20_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [src/rng.hpp:509->src/rng.hpp:1163]   --->   Operation 730 'specregionbegin' 'rbegin20_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 731 [1/1] (0.00ns)   --->   "%rend34_i69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin20_i1" [src/rng.hpp:511->src/rng.hpp:1163]   --->   Operation 731 'specregionend' 'rend34_i69' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 732 [1/1] (0.00ns)   --->   "%rbegin21_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [src/rng.hpp:509->src/rng.hpp:1163]   --->   Operation 732 'specregionbegin' 'rbegin21_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 733 [1/1] (0.00ns)   --->   "%rend32_i73 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin21_i1" [src/rng.hpp:517->src/rng.hpp:1163]   --->   Operation 733 'specregionend' 'rend32_i73' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 734 [1/1] (0.00ns)   --->   "%rbegin22_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [src/rng.hpp:517->src/rng.hpp:1163]   --->   Operation 734 'specregionbegin' 'rbegin22_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 735 [1/1] (0.00ns)   --->   "%rend28_i76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin22_i1" [src/rng.hpp:519->src/rng.hpp:1163]   --->   Operation 735 'specregionend' 'rend28_i76' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 736 [1/1] (0.00ns)   --->   "%rbegin23_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [src/rng.hpp:519->src/rng.hpp:1163]   --->   Operation 736 'specregionbegin' 'rbegin23_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 737 [1/1] (0.00ns)   --->   "%rend24_i79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin23_i1" [src/rng.hpp:521->src/rng.hpp:1163]   --->   Operation 737 'specregionend' 'rend24_i79' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 738 [1/1] (0.00ns)   --->   "%rbegin19_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [src/rng.hpp:521->src/rng.hpp:1163]   --->   Operation 738 'specregionbegin' 'rbegin19_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 739 [1/1] (0.00ns)   --->   "%rend20_i82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin19_i1" [src/rng.hpp:523->src/rng.hpp:1163]   --->   Operation 739 'specregionend' 'rend20_i82' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 740 [1/1] (0.00ns)   --->   "%rbegin17_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [src/rng.hpp:523->src/rng.hpp:1163]   --->   Operation 740 'specregionbegin' 'rbegin17_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 741 [1/1] (0.00ns)   --->   "%rend18_i85 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin17_i1" [src/rng.hpp:525->src/rng.hpp:1163]   --->   Operation 741 'specregionend' 'rend18_i85' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 742 [1/1] (0.00ns)   --->   "%rbegin9_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [src/rng.hpp:525->src/rng.hpp:1163]   --->   Operation 742 'specregionbegin' 'rbegin9_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 743 [1/1] (0.00ns)   --->   "%rend10_i88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin9_i1" [src/rng.hpp:527->src/rng.hpp:1163]   --->   Operation 743 'specregionend' 'rend10_i88' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 744 [1/1] (0.00ns)   --->   "%rbegin7_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [src/rng.hpp:528->src/rng.hpp:1163]   --->   Operation 744 'specregionbegin' 'rbegin7_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 745 [1/1] (0.00ns)   --->   "%rend8_i91 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin7_i1" [src/rng.hpp:530->src/rng.hpp:1163]   --->   Operation 745 'specregionend' 'rend8_i91' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 746 [1/1] (0.00ns)   --->   "%rbegin24_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [src/rng.hpp:530->src/rng.hpp:1163]   --->   Operation 746 'specregionbegin' 'rbegin24_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 747 [1/1] (0.00ns)   --->   "%rend84_i94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin24_i1" [src/rng.hpp:532->src/rng.hpp:1163]   --->   Operation 747 'specregionend' 'rend84_i94' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 748 [1/1] (0.00ns)   --->   "%rbegin25_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [src/rng.hpp:528->src/rng.hpp:1163]   --->   Operation 748 'specregionbegin' 'rbegin25_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 749 [1/1] (0.00ns)   --->   "%rend70_i98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin25_i1" [src/rng.hpp:535->src/rng.hpp:1163]   --->   Operation 749 'specregionend' 'rend70_i98' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 750 [1/1] (0.00ns)   --->   "%rbegin_i1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [src/rng.hpp:535->src/rng.hpp:1163]   --->   Operation 750 'specregionbegin' 'rbegin_i1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 751 [1/1] (0.00ns)   --->   "%rend_i101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin_i1" [src/rng.hpp:537->src/rng.hpp:1163]   --->   Operation 751 'specregionend' 'rend_i101' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 752 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %H_real, i16 %trunc_ln9" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 752 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_52 : Operation 753 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_1 = mul i24 %sext_ln1168_1, i24 180"   --->   Operation 753 'mul' 'mul_ln1168_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln1168_1, i32 8, i32 23"   --->   Operation 754 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 755 [1/1] (1.83ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %H_imag, i16 %trunc_ln717_s" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 755 'write' 'write_ln173' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_52 : Operation 756 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 756 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 53 <SV = 4> <Delay = 0.00>
ST_53 : Operation 757 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 757 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 2.1ns
The critical path consists of the following:
	'alloca' operation ('rngMT19937ICN.uniformRNG.mt_odd_0.V', src/Rayleigh.cpp:13) [9]  (0 ns)
	'call' operation ('call_ret_i', src/rng.hpp:1145) to 'seedInitialization' [21]  (2.1 ns)

 <State 2>: 1.66ns
The critical path consists of the following:
	'call' operation ('call_ret_i', src/rng.hpp:1145) to 'seedInitialization' [21]  (1.24 ns)
	'store' operation ('store_ln21', src/Rayleigh.cpp:21) of variable 'rngMT19937ICN.uniformRNG.x_k_p_2.V', src/rng.hpp:1145 on local variable '__Val2__' [26]  (0.427 ns)

 <State 3>: 22.6ns
The critical path consists of the following:
	'load' operation ('lhs_V_load') on local variable 'lhs.V' [42]  (0 ns)
	'xor' operation ('xor_ln1544') [58]  (0 ns)
	'xor' operation ('ret') [59]  (0.449 ns)
	'xor' operation ('pre_result.V') [75]  (0.351 ns)
	'xor' operation ('pre_result.V') [86]  (0.351 ns)
	'xor' operation ('pre_result.V') [91]  (0.351 ns)
	'xor' operation ('pre_result.V') [94]  (0.351 ns)
	'cttz' operation ('l') [97]  (0 ns)
	'sub' operation ('sub_ln947') [99]  (1.02 ns)
	'add' operation ('lsb_index') [100]  (1.02 ns)
	'shl' operation ('shl_ln952') [108]  (0 ns)
	'or' operation ('or_ln952_2') [109]  (0 ns)
	'and' operation ('and_ln952') [110]  (0 ns)
	'icmp' operation ('icmp_ln952') [111]  (1.39 ns)
	'select' operation ('select_ln949') [120]  (0 ns)
	'select' operation ('select_ln961') [124]  (0.287 ns)
	'add' operation ('m') [127]  (1.39 ns)
	'select' operation ('select_ln968') [133]  (0 ns)
	'select' operation ('tmp_uniform') [137]  (0.424 ns)
	'dadd' operation ('z', src/rng.hpp:472->src/rng.hpp:1163) [150]  (15.2 ns)

 <State 4>: 23.8ns
The critical path consists of the following:
	'load' operation ('lhs.V', src/rng.hpp:742) on array 'rngMT19937ICN.uniformRNG.mt_even_0.V', src/Rayleigh.cpp:13 [70]  (1.24 ns)
	'xor' operation ('ret') [335]  (0.449 ns)
	'xor' operation ('pre_result.V') [351]  (0.351 ns)
	'xor' operation ('pre_result.V') [362]  (0.351 ns)
	'xor' operation ('pre_result.V') [367]  (0.351 ns)
	'xor' operation ('pre_result.V') [370]  (0.351 ns)
	'cttz' operation ('l') [373]  (0 ns)
	'sub' operation ('sub_ln947_1') [375]  (1.02 ns)
	'add' operation ('lsb_index') [376]  (1.02 ns)
	'shl' operation ('shl_ln952_1') [384]  (0 ns)
	'or' operation ('or_ln952') [385]  (0 ns)
	'and' operation ('and_ln952_2') [386]  (0 ns)
	'icmp' operation ('icmp_ln952_1') [387]  (1.39 ns)
	'select' operation ('select_ln949_1') [396]  (0 ns)
	'select' operation ('select_ln961_2') [400]  (0.287 ns)
	'add' operation ('m') [403]  (1.39 ns)
	'select' operation ('select_ln968_1') [409]  (0 ns)
	'select' operation ('tmp_uniform') [413]  (0.424 ns)
	'dadd' operation ('z', src/rng.hpp:472->src/rng.hpp:1163) [426]  (15.2 ns)

 <State 5>: 23.7ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [163]  (23.7 ns)

 <State 6>: 23.7ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [163]  (23.7 ns)

 <State 7>: 23.7ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [163]  (23.7 ns)

 <State 8>: 23.7ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [163]  (23.7 ns)

 <State 9>: 23.7ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [163]  (23.7 ns)

 <State 10>: 23.7ns
The critical path consists of the following:
	'dlog' operation ('t1', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/common/hls_log_double.cpp:9) [439]  (23.7 ns)

 <State 11>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t2', src/rng.hpp:455->src/rng.hpp:1163) [167]  (21.2 ns)

 <State 12>: 22ns
The critical path consists of the following:
	'xor' operation ('xor_ln456', src/rng.hpp:456->src/rng.hpp:1163) [171]  (0.379 ns)
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [173]  (21.7 ns)

 <State 13>: 22ns
The critical path consists of the following:
	'xor' operation ('xor_ln456_1', src/rng.hpp:456->src/rng.hpp:1163) [447]  (0.379 ns)
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [449]  (21.7 ns)

 <State 14>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [173]  (21.7 ns)

 <State 15>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [173]  (21.7 ns)

 <State 16>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [173]  (21.7 ns)

 <State 17>: 21.7ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [173]  (21.7 ns)

 <State 18>: 22.1ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [173]  (21.7 ns)
	'select' operation ('z', src/rng.hpp:443->src/rng.hpp:1163) [174]  (0.424 ns)

 <State 19>: 22.1ns
The critical path consists of the following:
	'dsqrt' operation ('z', r:/builds/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/src/c++/sqrtdouble.cpp:8) [449]  (21.7 ns)
	'select' operation ('z', src/rng.hpp:443->src/rng.hpp:1163) [450]  (0.424 ns)

 <State 20>: 21.6ns
The critical path consists of the following:
	'select' operation ('p1', src/rng.hpp:443->src/rng.hpp:1163) [452]  (0.424 ns)
	'dmul' operation ('t4', src/rng.hpp:490->src/rng.hpp:1163) [463]  (21.2 ns)

 <State 21>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t4', src/rng.hpp:490->src/rng.hpp:1163) [463]  (21.2 ns)

 <State 22>: 15.6ns
The critical path consists of the following:
	'select' operation ('p2', src/rng.hpp:443->src/rng.hpp:1163) [453]  (0.424 ns)
	'dadd' operation ('t5', src/rng.hpp:492->src/rng.hpp:1163) [467]  (15.2 ns)

 <State 23>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t6', src/rng.hpp:494->src/rng.hpp:1163) [195]  (21.2 ns)

 <State 24>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t6', src/rng.hpp:494->src/rng.hpp:1163) [195]  (21.2 ns)

 <State 25>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t6', src/rng.hpp:494->src/rng.hpp:1163) [471]  (21.2 ns)

 <State 26>: 15.6ns
The critical path consists of the following:
	'select' operation ('p3', src/rng.hpp:443->src/rng.hpp:1163) [454]  (0.424 ns)
	'dadd' operation ('t7', src/rng.hpp:496->src/rng.hpp:1163) [475]  (15.2 ns)

 <State 27>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t8', src/rng.hpp:498->src/rng.hpp:1163) [203]  (21.2 ns)

 <State 28>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t8', src/rng.hpp:498->src/rng.hpp:1163) [203]  (21.2 ns)

 <State 29>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t8', src/rng.hpp:498->src/rng.hpp:1163) [479]  (21.2 ns)

 <State 30>: 15.6ns
The critical path consists of the following:
	'select' operation ('p4', src/rng.hpp:443->src/rng.hpp:1163) [455]  (0.424 ns)
	'dadd' operation ('t9', src/rng.hpp:500->src/rng.hpp:1163) [483]  (15.2 ns)

 <State 31>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t10', src/rng.hpp:502->src/rng.hpp:1163) [211]  (21.2 ns)

 <State 32>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t10', src/rng.hpp:502->src/rng.hpp:1163) [211]  (21.2 ns)

 <State 33>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t10', src/rng.hpp:502->src/rng.hpp:1163) [487]  (21.2 ns)

 <State 34>: 15.6ns
The critical path consists of the following:
	'dadd' operation ('f2', src/rng.hpp:532->src/rng.hpp:1163) [260]  (15.2 ns)
	'select' operation ('f2', src/rng.hpp:443->src/rng.hpp:1163) [263]  (0.424 ns)

 <State 35>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t12', src/rng.hpp:506->src/rng.hpp:1163) [219]  (21.2 ns)

 <State 36>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t12', src/rng.hpp:506->src/rng.hpp:1163) [219]  (21.2 ns)

 <State 37>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('t12', src/rng.hpp:506->src/rng.hpp:1163) [495]  (21.2 ns)

 <State 38>: 15.6ns
The critical path consists of the following:
	'select' operation ('p6', src/rng.hpp:443->src/rng.hpp:1163) [457]  (0.424 ns)
	'dadd' operation ('f1_1', src/rng.hpp:508->src/rng.hpp:1163) [499]  (15.2 ns)

 <State 39>: 21.2ns
The critical path consists of the following:
	'dmul' operation ('f1', src/rng.hpp:511->src/rng.hpp:1163) [227]  (21.2 ns)

 <State 40>: 21.6ns
The critical path consists of the following:
	'dmul' operation ('f1', src/rng.hpp:511->src/rng.hpp:1163) [227]  (21.2 ns)
	'select' operation ('f1', src/rng.hpp:443->src/rng.hpp:1163) [230]  (0.424 ns)

 <State 41>: 26.9ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1163) [272]  (26.9 ns)

 <State 42>: 26.9ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1163) [272]  (26.9 ns)

 <State 43>: 26.9ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1163) [272]  (26.9 ns)

 <State 44>: 26.9ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1163) [272]  (26.9 ns)

 <State 45>: 26.9ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1163) [272]  (26.9 ns)

 <State 46>: 26.9ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1163) [272]  (26.9 ns)

 <State 47>: 27.3ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1163) [272]  (26.9 ns)
	'select' operation ('result', src/rng.hpp:443->src/rng.hpp:1163) [277]  (0.424 ns)

 <State 48>: 27.3ns
The critical path consists of the following:
	'ddiv' operation ('standard_value', src/rng.hpp:539->src/rng.hpp:1163) [548]  (26.9 ns)
	'select' operation ('result', src/rng.hpp:443->src/rng.hpp:1163) [553]  (0.424 ns)

 <State 49>: 6.44ns
The critical path consists of the following:
	'sub' operation ('F2') [565]  (0.809 ns)
	'icmp' operation ('icmp_ln590_1') [566]  (0.976 ns)
	'select' operation ('sh_amt') [569]  (0.375 ns)
	'icmp' operation ('icmp_ln594_1') [573]  (0.976 ns)
	'and' operation ('and_ln594_1') [589]  (0 ns)
	'select' operation ('select_ln580_6') [595]  (1.51 ns)
	'select' operation ('select_ln580_8') [597]  (0.904 ns)
	'select' operation ('TEMP1.V') [599]  (0.357 ns)
	'mul' operation of DSP[605] ('mul_ln1168_1') [605]  (0.535 ns)

 <State 50>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[601] ('mul_ln1168') [601]  (0.535 ns)

 <State 51>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[605] ('mul_ln1168_1') [605]  (0.535 ns)

 <State 52>: 1.84ns
The critical path consists of the following:
	fifo write operation ('write_ln173', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'H_real' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [603]  (1.84 ns)

 <State 53>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
