{"vcs1":{"timestamp_begin":1740050231.719632997, "rt":3.42, "ut":3.19, "st":0.17}}
{"vcselab":{"timestamp_begin":1740050235.220344221, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740050235.543166368, "rt":0.24, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740050231.418423168}
{"VCS_COMP_START_TIME": 1740050231.418423168}
{"VCS_COMP_END_TIME": 1740050235.851852538}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287884}}
{"vcselab": {"peak_mem": 150352}}
