// Seed: 2589417774
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_7, id_8;
  logic id_9;
  logic id_10, id_11, id_12, id_13, id_14;
endmodule
module module_1 ();
  logic id_7 = {id_6[1'h0]{(1)}}, id_8;
  assign id_5 = id_8;
  assign id_1 = id_6;
endmodule
