#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 15 17:41:07 2019
# Process ID: 9088
# Current directory: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.runs/design_1_NeoMatix64_0_0_synth_1
# Command line: vivado.exe -log design_1_NeoMatix64_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_NeoMatix64_0_0.tcl
# Log file: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.runs/design_1_NeoMatix64_0_0_synth_1/design_1_NeoMatix64_0_0.vds
# Journal file: C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.runs/design_1_NeoMatix64_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_NeoMatix64_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/ip_repo/NeoMatix64_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.cache/ip 
Command: synth_design -top design_1_NeoMatix64_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15076 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 697.535 ; gain = 177.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_NeoMatix64_0_0' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ip/design_1_NeoMatix64_0_0/synth/design_1_NeoMatix64_0_0.vhd:84]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'NeoMatix64_v1_0' declared at 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ipshared/21dc/hdl/NeoMatix64_v1_0.vhd:5' bound to instance 'U0' of component 'NeoMatix64_v1_0' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ip/design_1_NeoMatix64_0_0/synth/design_1_NeoMatix64_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'NeoMatix64_v1_0' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ipshared/21dc/hdl/NeoMatix64_v1_0.vhd:50]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'NeoMatix64_v1_0_S00_AXI' declared at 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ipshared/21dc/hdl/NeoMatix64_v1_0_S00_AXI.vhd:5' bound to instance 'NeoMatix64_v1_0_S00_AXI_inst' of component 'NeoMatix64_v1_0_S00_AXI' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ipshared/21dc/hdl/NeoMatix64_v1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'NeoMatix64_v1_0_S00_AXI' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ipshared/21dc/hdl/NeoMatix64_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ipshared/21dc/hdl/NeoMatix64_v1_0_S00_AXI.vhd:238]
INFO: [Synth 8-226] default block is never used [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ipshared/21dc/hdl/NeoMatix64_v1_0_S00_AXI.vhd:368]
INFO: [Synth 8-3491] module 'ws2812b' declared at 'c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/test_rtl/ws2812b_ip.vhd:5' bound to instance 'instantie_1_ws2812b' of component 'ws2812b' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ipshared/21dc/hdl/NeoMatix64_v1_0_S00_AXI.vhd:403]
INFO: [Synth 8-638] synthesizing module 'ws2812b' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/test_rtl/ws2812b_ip.vhd:34]
	Parameter clk_Hz bound to: 50000000 - type: integer 
	Parameter striplen bound to: 64 - type: integer 
	Parameter t0h bound to: 400 - type: integer 
	Parameter t1h bound to: 800 - type: integer 
	Parameter t0l bound to: 850 - type: integer 
	Parameter t1l bound to: 450 - type: integer 
	Parameter tbit bound to: 1250 - type: integer 
	Parameter tres bound to: 60 - type: integer 
	Parameter bpp bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ws2812b' (1#1) [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/test_rtl/ws2812b_ip.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ipshared/21dc/hdl/NeoMatix64_v1_0_S00_AXI.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'NeoMatix64_v1_0_S00_AXI' (2#1) [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ipshared/21dc/hdl/NeoMatix64_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'NeoMatix64_v1_0' (3#1) [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ipshared/21dc/hdl/NeoMatix64_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_NeoMatix64_0_0' (4#1) [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.srcs/sources_1/bd/design_1/ip/design_1_NeoMatix64_0_0/synth/design_1_NeoMatix64_0_0.vhd:84]
WARNING: [Synth 8-3331] design NeoMatix64_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design NeoMatix64_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design NeoMatix64_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design NeoMatix64_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design NeoMatix64_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design NeoMatix64_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 764.320 ; gain = 244.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 764.320 ; gain = 244.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 764.320 ; gain = 244.770
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 883.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.197 . Memory (MB): peak = 885.215 ; gain = 1.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 885.215 ; gain = 365.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 885.215 ; gain = 365.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 885.215 ; gain = 365.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 885.215 ; gain = 365.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 130   
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   8 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 73    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ws2812b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 130   
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module NeoMatix64_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_NeoMatix64_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_NeoMatix64_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_NeoMatix64_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_NeoMatix64_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_NeoMatix64_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_NeoMatix64_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[23]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[22]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[21]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[20]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[19]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[18]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[17]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[15]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[14]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[13]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[12]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[11]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[10]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[7]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[6]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[5]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[4]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[3]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[2]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[1]' (FD) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/instantie_1_ws2812b/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatix64_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/NeoMatix64_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/NeoMatix64_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/NeoMatix64_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 885.215 ; gain = 365.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 885.215 ; gain = 365.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:02 . Memory (MB): peak = 885.215 ; gain = 365.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 886.395 ; gain = 366.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 892.191 ; gain = 372.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 892.191 ; gain = 372.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 892.191 ; gain = 372.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 892.191 ; gain = 372.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 892.191 ; gain = 372.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 892.191 ; gain = 372.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     2|
|3     |LUT2   |    30|
|4     |LUT3   |   122|
|5     |LUT4   |    36|
|6     |LUT5   |    22|
|7     |LUT6   |   222|
|8     |MUXF7  |    24|
|9     |MUXF8  |    12|
|10    |FDRE   |   598|
|11    |FDSE   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |  1078|
|2     |  U0                             |NeoMatix64_v1_0         |  1078|
|3     |    NeoMatix64_v1_0_S00_AXI_inst |NeoMatix64_v1_0_S00_AXI |  1078|
|4     |      instantie_1_ws2812b        |ws2812b                 |   847|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 892.191 ; gain = 372.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:04 . Memory (MB): peak = 892.191 ; gain = 251.746
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 892.191 ; gain = 372.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 907.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:24 . Memory (MB): peak = 907.332 ; gain = 612.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 907.332 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.runs/design_1_NeoMatix64_0_0_synth_1/design_1_NeoMatix64_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_NeoMatix64_0_0, cache-ID = 7e3d6dd0b3975a59
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 907.332 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/NeoMatrix3_project/NeoMatrix3_project.runs/design_1_NeoMatix64_0_0_synth_1/design_1_NeoMatix64_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_NeoMatix64_0_0_utilization_synth.rpt -pb design_1_NeoMatix64_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 17:42:43 2019...
