INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/project_1/project_1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/task2/task2.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
WARNING: [VRFC 10-3676] redeclaration of ansi port 's' is not allowed [/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/task2/task2.srcs/sources_1/new/halfadder.sv:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/chip_design/commoncore/digitaldesign/cx203-lab01/project_1/project_1.srcs/sim_1/new/tb_fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fulladder
