
****** PlanAhead v13.4 (64-bit)
  **** Build 157570 by hdbuild on Fri Dec 16 13:06:31 MST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Device-25] Loading parts and site information from D:/Programs/xilinx/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [D:/Programs/xilinx/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [D:/Programs/xilinx/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
starting gui ...
source {D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/pa.fromNetlist.tcl}
# create_project -name pipesim -dir "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/planAhead_run_1" -part xc3s500efg320-5
Parsing template File [D:/Programs/xilinx/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [D:/Programs/xilinx/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [D:/Programs/xilinx/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [D:/Programs/xilinx/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [D:/Programs/xilinx/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [D:/Programs/xilinx/ISE_DS/ISE\data\projnav\templates\ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim/cell_matrix.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Documents/Studies/Semester 5/Honours project/FPGA codes/pipesim} {ipcore_dir} }
# add_files [list {ipcore_dir/map_rom.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "constraints.ucf" [current_fileset -constrset]
Adding file 'D:\Documents\Studies\Semester 5\Honours project\FPGA codes\pipesim\constraints.ucf' to fileset 'constrs_1'
# add_files [list {constraints.ucf}] -fileset [get_property constrset [current_run]]
# open_netlist_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to part: xc3s500efg320-5
Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design cell_matrix.ngc ...
WARNING:NetListWriters:298 - No output is written to cell_matrix.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file cell_matrix.edif ...
ngc2edif: Total memory usage is 87312 kilobytes

Parsing EDIF File [.\planAhead_run_1\pipesim.data\cache\cell_matrix_ngc_c2bf78e8.edif]
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
