
vgaGraphics2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005694  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  08005834  08005834  00015834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d10  08005d10  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005d10  08005d10  00015d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d18  08005d18  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d18  08005d18  00015d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d1c  08005d1c  00015d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005d20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000464c  20000070  08005d90  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200046bc  08005d90  000246bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f31e  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002056  00000000  00000000  0002f3be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da8  00000000  00000000  00031418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d40  00000000  00000000  000321c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002915  00000000  00000000  00032f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eeca  00000000  00000000  00035815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e10f  00000000  00000000  000446df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d27ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003db8  00000000  00000000  000d2840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800581c 	.word	0x0800581c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	0800581c 	.word	0x0800581c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <dumpLine>:
/* USER CODE BEGIN 0 */

char str[81] = { '\0' };
uint16_t str_len = 0;

void dumpLine(){
 8000584:	b580      	push	{r7, lr}
 8000586:	b082      	sub	sp, #8
 8000588:	af00      	add	r7, sp, #0

	for(int i = 0; i < 40; i++){
 800058a:	2300      	movs	r3, #0
 800058c:	607b      	str	r3, [r7, #4]
 800058e:	e018      	b.n	80005c2 <dumpLine+0x3e>
		int tmp = screenBuff[i].value;
 8000590:	4a17      	ldr	r2, [pc, #92]	; (80005f0 <dumpLine+0x6c>)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4413      	add	r3, r2
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	603b      	str	r3, [r7, #0]
		str_len = sprintf(str, "%02x ", tmp);
 800059a:	683a      	ldr	r2, [r7, #0]
 800059c:	4915      	ldr	r1, [pc, #84]	; (80005f4 <dumpLine+0x70>)
 800059e:	4816      	ldr	r0, [pc, #88]	; (80005f8 <dumpLine+0x74>)
 80005a0:	f004 fcce 	bl	8004f40 <siprintf>
 80005a4:	4603      	mov	r3, r0
 80005a6:	b29a      	uxth	r2, r3
 80005a8:	4b14      	ldr	r3, [pc, #80]	; (80005fc <dumpLine+0x78>)
 80005aa:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 80005ac:	4b13      	ldr	r3, [pc, #76]	; (80005fc <dumpLine+0x78>)
 80005ae:	881a      	ldrh	r2, [r3, #0]
 80005b0:	f04f 33ff 	mov.w	r3, #4294967295
 80005b4:	4910      	ldr	r1, [pc, #64]	; (80005f8 <dumpLine+0x74>)
 80005b6:	4812      	ldr	r0, [pc, #72]	; (8000600 <dumpLine+0x7c>)
 80005b8:	f004 f91b 	bl	80047f2 <HAL_UART_Transmit>
	for(int i = 0; i < 40; i++){
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	3301      	adds	r3, #1
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	2b27      	cmp	r3, #39	; 0x27
 80005c6:	dde3      	ble.n	8000590 <dumpLine+0xc>
	}
	str_len = sprintf(str, "\r\n");
 80005c8:	490e      	ldr	r1, [pc, #56]	; (8000604 <dumpLine+0x80>)
 80005ca:	480b      	ldr	r0, [pc, #44]	; (80005f8 <dumpLine+0x74>)
 80005cc:	f004 fcb8 	bl	8004f40 <siprintf>
 80005d0:	4603      	mov	r3, r0
 80005d2:	b29a      	uxth	r2, r3
 80005d4:	4b09      	ldr	r3, [pc, #36]	; (80005fc <dumpLine+0x78>)
 80005d6:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart2, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 80005d8:	4b08      	ldr	r3, [pc, #32]	; (80005fc <dumpLine+0x78>)
 80005da:	881a      	ldrh	r2, [r3, #0]
 80005dc:	f04f 33ff 	mov.w	r3, #4294967295
 80005e0:	4905      	ldr	r1, [pc, #20]	; (80005f8 <dumpLine+0x74>)
 80005e2:	4807      	ldr	r0, [pc, #28]	; (8000600 <dumpLine+0x7c>)
 80005e4:	f004 f905 	bl	80047f2 <HAL_UART_Transmit>
}
 80005e8:	bf00      	nop
 80005ea:	3708      	adds	r7, #8
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	2000040c 	.word	0x2000040c
 80005f4:	08005834 	.word	0x08005834
 80005f8:	20000220 	.word	0x20000220
 80005fc:	20000272 	.word	0x20000272
 8000600:	2000017c 	.word	0x2000017c
 8000604:	0800583c 	.word	0x0800583c

08000608 <HAL_TIM_PeriodElapsedCallback>:
	HAL_UART_Transmit(&huart2, (uint8_t*) str, sizeof(str), HAL_MAX_DELAY);
}

int lastLine = -100;
uint32_t profileCount = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	if(htim == &htim5){
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	4a0f      	ldr	r2, [pc, #60]	; (8000650 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000614:	4293      	cmp	r3, r2
 8000616:	d116      	bne.n	8000646 <HAL_TIM_PeriodElapsedCallback+0x3e>
		str_len = sprintf(str, "Profile %8lu ticks clock\t line %i\r\n", profileCount, lineCount);
 8000618:	4b0e      	ldr	r3, [pc, #56]	; (8000654 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	4b0e      	ldr	r3, [pc, #56]	; (8000658 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	490e      	ldr	r1, [pc, #56]	; (800065c <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000622:	480f      	ldr	r0, [pc, #60]	; (8000660 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000624:	f004 fc8c 	bl	8004f40 <siprintf>
 8000628:	4603      	mov	r3, r0
 800062a:	b29a      	uxth	r2, r3
 800062c:	4b0d      	ldr	r3, [pc, #52]	; (8000664 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800062e:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart2, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 8000630:	4b0c      	ldr	r3, [pc, #48]	; (8000664 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000632:	881a      	ldrh	r2, [r3, #0]
 8000634:	f04f 33ff 	mov.w	r3, #4294967295
 8000638:	4909      	ldr	r1, [pc, #36]	; (8000660 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800063a:	480b      	ldr	r0, [pc, #44]	; (8000668 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800063c:	f004 f8d9 	bl	80047f2 <HAL_UART_Transmit>
		profileCount = 0;
 8000640:	4b04      	ldr	r3, [pc, #16]	; (8000654 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
	}
	return;
 8000646:	bf00      	nop
	if(htim == &htim5){
		timerReset();
	}else if(htim == &htim1){
		timerReset();
	}
}
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
 800064e:	bf00      	nop
 8000650:	200000d4 	.word	0x200000d4
 8000654:	20000274 	.word	0x20000274
 8000658:	200042a0 	.word	0x200042a0
 800065c:	08005850 	.word	0x08005850
 8000660:	20000220 	.word	0x20000220
 8000664:	20000272 	.word	0x20000272
 8000668:	2000017c 	.word	0x2000017c

0800066c <printState>:
	HAL_UART_Transmit(&huart2, (uint8_t*) str, str_len, HAL_MAX_DELAY);
	return status != HAL_OK;

}

int printState(HAL_DMA_StateTypeDef state){
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
	//HAL_DMA_STATE_BUSY              = 0x02U,  /*!< DMA process is ongoing              */
	//HAL_DMA_STATE_TIMEOUT           = 0x03U,  /*!< DMA timeout state                   */
	//HAL_DMA_STATE_ERROR             = 0x04U,  /*!< DMA error state                     */
	//HAL_DMA_STATE_ABORT             = 0x05U,  /*!< DMA Abort state                     */
	//}HAL_DMA_StateTypeDef;
	switch(state){
 8000676:	79fb      	ldrb	r3, [r7, #7]
 8000678:	2b05      	cmp	r3, #5
 800067a:	d845      	bhi.n	8000708 <printState+0x9c>
 800067c:	a201      	add	r2, pc, #4	; (adr r2, 8000684 <printState+0x18>)
 800067e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000682:	bf00      	nop
 8000684:	0800069d 	.word	0x0800069d
 8000688:	080006af 	.word	0x080006af
 800068c:	080006c1 	.word	0x080006c1
 8000690:	080006d3 	.word	0x080006d3
 8000694:	080006e5 	.word	0x080006e5
 8000698:	080006f7 	.word	0x080006f7
	case HAL_DMA_STATE_RESET:str_len = sprintf(str, "DMA not yet initialized or disabled\r\n");break;
 800069c:	4928      	ldr	r1, [pc, #160]	; (8000740 <printState+0xd4>)
 800069e:	4829      	ldr	r0, [pc, #164]	; (8000744 <printState+0xd8>)
 80006a0:	f004 fc4e 	bl	8004f40 <siprintf>
 80006a4:	4603      	mov	r3, r0
 80006a6:	b29a      	uxth	r2, r3
 80006a8:	4b27      	ldr	r3, [pc, #156]	; (8000748 <printState+0xdc>)
 80006aa:	801a      	strh	r2, [r3, #0]
 80006ac:	e035      	b.n	800071a <printState+0xae>
	case HAL_DMA_STATE_READY:str_len = sprintf(str, "DMA initialized and ready for use\r\n");break;
 80006ae:	4927      	ldr	r1, [pc, #156]	; (800074c <printState+0xe0>)
 80006b0:	4824      	ldr	r0, [pc, #144]	; (8000744 <printState+0xd8>)
 80006b2:	f004 fc45 	bl	8004f40 <siprintf>
 80006b6:	4603      	mov	r3, r0
 80006b8:	b29a      	uxth	r2, r3
 80006ba:	4b23      	ldr	r3, [pc, #140]	; (8000748 <printState+0xdc>)
 80006bc:	801a      	strh	r2, [r3, #0]
 80006be:	e02c      	b.n	800071a <printState+0xae>
	case HAL_DMA_STATE_BUSY:str_len = sprintf(str, "DMA process is ongoing\r\n");break;
 80006c0:	4923      	ldr	r1, [pc, #140]	; (8000750 <printState+0xe4>)
 80006c2:	4820      	ldr	r0, [pc, #128]	; (8000744 <printState+0xd8>)
 80006c4:	f004 fc3c 	bl	8004f40 <siprintf>
 80006c8:	4603      	mov	r3, r0
 80006ca:	b29a      	uxth	r2, r3
 80006cc:	4b1e      	ldr	r3, [pc, #120]	; (8000748 <printState+0xdc>)
 80006ce:	801a      	strh	r2, [r3, #0]
 80006d0:	e023      	b.n	800071a <printState+0xae>
	case HAL_DMA_STATE_TIMEOUT:str_len = sprintf(str, "DMA timeout state\r\n");break;
 80006d2:	4920      	ldr	r1, [pc, #128]	; (8000754 <printState+0xe8>)
 80006d4:	481b      	ldr	r0, [pc, #108]	; (8000744 <printState+0xd8>)
 80006d6:	f004 fc33 	bl	8004f40 <siprintf>
 80006da:	4603      	mov	r3, r0
 80006dc:	b29a      	uxth	r2, r3
 80006de:	4b1a      	ldr	r3, [pc, #104]	; (8000748 <printState+0xdc>)
 80006e0:	801a      	strh	r2, [r3, #0]
 80006e2:	e01a      	b.n	800071a <printState+0xae>
	case HAL_DMA_STATE_ERROR:str_len = sprintf(str, "DMA error state\r\n");break;
 80006e4:	491c      	ldr	r1, [pc, #112]	; (8000758 <printState+0xec>)
 80006e6:	4817      	ldr	r0, [pc, #92]	; (8000744 <printState+0xd8>)
 80006e8:	f004 fc2a 	bl	8004f40 <siprintf>
 80006ec:	4603      	mov	r3, r0
 80006ee:	b29a      	uxth	r2, r3
 80006f0:	4b15      	ldr	r3, [pc, #84]	; (8000748 <printState+0xdc>)
 80006f2:	801a      	strh	r2, [r3, #0]
 80006f4:	e011      	b.n	800071a <printState+0xae>
	case HAL_DMA_STATE_ABORT:str_len = sprintf(str, "DMA Abort state\r\n");break;
 80006f6:	4919      	ldr	r1, [pc, #100]	; (800075c <printState+0xf0>)
 80006f8:	4812      	ldr	r0, [pc, #72]	; (8000744 <printState+0xd8>)
 80006fa:	f004 fc21 	bl	8004f40 <siprintf>
 80006fe:	4603      	mov	r3, r0
 8000700:	b29a      	uxth	r2, r3
 8000702:	4b11      	ldr	r3, [pc, #68]	; (8000748 <printState+0xdc>)
 8000704:	801a      	strh	r2, [r3, #0]
 8000706:	e008      	b.n	800071a <printState+0xae>
	default:str_len = sprintf(str, "DMA_Unknown\r\n");break;
 8000708:	4915      	ldr	r1, [pc, #84]	; (8000760 <printState+0xf4>)
 800070a:	480e      	ldr	r0, [pc, #56]	; (8000744 <printState+0xd8>)
 800070c:	f004 fc18 	bl	8004f40 <siprintf>
 8000710:	4603      	mov	r3, r0
 8000712:	b29a      	uxth	r2, r3
 8000714:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <printState+0xdc>)
 8000716:	801a      	strh	r2, [r3, #0]
 8000718:	bf00      	nop

	}
	HAL_UART_Transmit(&huart2, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 800071a:	4b0b      	ldr	r3, [pc, #44]	; (8000748 <printState+0xdc>)
 800071c:	881a      	ldrh	r2, [r3, #0]
 800071e:	f04f 33ff 	mov.w	r3, #4294967295
 8000722:	4908      	ldr	r1, [pc, #32]	; (8000744 <printState+0xd8>)
 8000724:	480f      	ldr	r0, [pc, #60]	; (8000764 <printState+0xf8>)
 8000726:	f004 f864 	bl	80047f2 <HAL_UART_Transmit>
	return state != HAL_DMA_STATE_READY;
 800072a:	79fb      	ldrb	r3, [r7, #7]
 800072c:	2b01      	cmp	r3, #1
 800072e:	bf14      	ite	ne
 8000730:	2301      	movne	r3, #1
 8000732:	2300      	moveq	r3, #0
 8000734:	b2db      	uxtb	r3, r3
}
 8000736:	4618      	mov	r0, r3
 8000738:	3708      	adds	r7, #8
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	080058b8 	.word	0x080058b8
 8000744:	20000220 	.word	0x20000220
 8000748:	20000272 	.word	0x20000272
 800074c:	080058e0 	.word	0x080058e0
 8000750:	08005904 	.word	0x08005904
 8000754:	08005920 	.word	0x08005920
 8000758:	08005934 	.word	0x08005934
 800075c:	08005948 	.word	0x08005948
 8000760:	0800595c 	.word	0x0800595c
 8000764:	2000017c 	.word	0x2000017c

08000768 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b09c      	sub	sp, #112	; 0x70
 800076c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800076e:	f001 fca9 	bl	80020c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000772:	f000 f8b3 	bl	80008dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000776:	f000 fa8b 	bl	8000c90 <MX_GPIO_Init>
  MX_DMA_Init();
 800077a:	f000 fa31 	bl	8000be0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800077e:	f000 fa05 	bl	8000b8c <MX_USART2_UART_Init>
  MX_TIM5_Init();
 8000782:	f000 f9b5 	bl	8000af0 <MX_TIM5_Init>
  MX_TIM1_Init();
 8000786:	f000 f913 	bl	80009b0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

	char str[81] = { '\0' };
 800078a:	2300      	movs	r3, #0
 800078c:	603b      	str	r3, [r7, #0]
 800078e:	1d3b      	adds	r3, r7, #4
 8000790:	224d      	movs	r2, #77	; 0x4d
 8000792:	2100      	movs	r1, #0
 8000794:	4618      	mov	r0, r3
 8000796:	f004 fbcb 	bl	8004f30 <memset>
	uint16_t str_len = 0;
 800079a:	2300      	movs	r3, #0
 800079c:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	str_len = sprintf(str, "Starting up!\r\n");
 80007a0:	463b      	mov	r3, r7
 80007a2:	4945      	ldr	r1, [pc, #276]	; (80008b8 <main+0x150>)
 80007a4:	4618      	mov	r0, r3
 80007a6:	f004 fbcb 	bl	8004f40 <siprintf>
 80007aa:	4603      	mov	r3, r0
 80007ac:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	HAL_UART_Transmit(&huart2, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 80007b0:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 80007b4:	4639      	mov	r1, r7
 80007b6:	f04f 33ff 	mov.w	r3, #4294967295
 80007ba:	4840      	ldr	r0, [pc, #256]	; (80008bc <main+0x154>)
 80007bc:	f004 f819 	bl	80047f2 <HAL_UART_Transmit>

	for(int i = 0; i < vertRes; i++){//load a test pattern
 80007c0:	2300      	movs	r3, #0
 80007c2:	667b      	str	r3, [r7, #100]	; 0x64
 80007c4:	e033      	b.n	800082e <main+0xc6>
		for(int j = 0; j < horiRes; j++){
 80007c6:	2300      	movs	r3, #0
 80007c8:	663b      	str	r3, [r7, #96]	; 0x60
 80007ca:	e00d      	b.n	80007e8 <main+0x80>
			screenBuff[i*horiRes + j].value = 0b00111111;
 80007cc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80007ce:	4613      	mov	r3, r2
 80007d0:	009b      	lsls	r3, r3, #2
 80007d2:	4413      	add	r3, r2
 80007d4:	015b      	lsls	r3, r3, #5
 80007d6:	461a      	mov	r2, r3
 80007d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80007da:	4413      	add	r3, r2
 80007dc:	4a38      	ldr	r2, [pc, #224]	; (80008c0 <main+0x158>)
 80007de:	213f      	movs	r1, #63	; 0x3f
 80007e0:	54d1      	strb	r1, [r2, r3]
		for(int j = 0; j < horiRes; j++){
 80007e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80007e4:	3301      	adds	r3, #1
 80007e6:	663b      	str	r3, [r7, #96]	; 0x60
 80007e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80007ea:	2b9f      	cmp	r3, #159	; 0x9f
 80007ec:	ddee      	ble.n	80007cc <main+0x64>
			//screenBuff[i*vertRes + j].value = j & 0b111111;
		}
		for(int j = 0; j<64;j++){
 80007ee:	2300      	movs	r3, #0
 80007f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80007f2:	e016      	b.n	8000822 <main+0xba>
			screenBuff[i*horiRes + 8 + j].value = 0b00000000 + j%64;// + ((j%4)<<2) + ((j%4)<<4);
 80007f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80007f6:	4259      	negs	r1, r3
 80007f8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80007fc:	f001 033f 	and.w	r3, r1, #63	; 0x3f
 8000800:	bf58      	it	pl
 8000802:	425a      	negpl	r2, r3
 8000804:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8000806:	460b      	mov	r3, r1
 8000808:	009b      	lsls	r3, r3, #2
 800080a:	440b      	add	r3, r1
 800080c:	015b      	lsls	r3, r3, #5
 800080e:	f103 0108 	add.w	r1, r3, #8
 8000812:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000814:	440b      	add	r3, r1
 8000816:	b2d1      	uxtb	r1, r2
 8000818:	4a29      	ldr	r2, [pc, #164]	; (80008c0 <main+0x158>)
 800081a:	54d1      	strb	r1, [r2, r3]
		for(int j = 0; j<64;j++){
 800081c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800081e:	3301      	adds	r3, #1
 8000820:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000822:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000824:	2b3f      	cmp	r3, #63	; 0x3f
 8000826:	dde5      	ble.n	80007f4 <main+0x8c>
	for(int i = 0; i < vertRes; i++){//load a test pattern
 8000828:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800082a:	3301      	adds	r3, #1
 800082c:	667b      	str	r3, [r7, #100]	; 0x64
 800082e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000830:	2b63      	cmp	r3, #99	; 0x63
 8000832:	ddc8      	ble.n	80007c6 <main+0x5e>
		}
	}

	for(int i = 0; i < vertRes; i++){//load a clear test pattern
 8000834:	2300      	movs	r3, #0
 8000836:	65bb      	str	r3, [r7, #88]	; 0x58
 8000838:	e00b      	b.n	8000852 <main+0xea>
		for(int j = 0; j < horiRes; j++){
 800083a:	2300      	movs	r3, #0
 800083c:	657b      	str	r3, [r7, #84]	; 0x54
 800083e:	e002      	b.n	8000846 <main+0xde>
 8000840:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000842:	3301      	adds	r3, #1
 8000844:	657b      	str	r3, [r7, #84]	; 0x54
 8000846:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000848:	2b9f      	cmp	r3, #159	; 0x9f
 800084a:	ddf9      	ble.n	8000840 <main+0xd8>
	for(int i = 0; i < vertRes; i++){//load a clear test pattern
 800084c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800084e:	3301      	adds	r3, #1
 8000850:	65bb      	str	r3, [r7, #88]	; 0x58
 8000852:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000854:	2b63      	cmp	r3, #99	; 0x63
 8000856:	ddf0      	ble.n	800083a <main+0xd2>
		}
	}



	vgaSetup(&htim1, &hdma_tim1_up, &hdma_memtomem_dma2_stream0, vgaPin13_Vsync_GPIO_Port, vgaPin13_Vsync_Pin);
 8000858:	2302      	movs	r3, #2
 800085a:	9300      	str	r3, [sp, #0]
 800085c:	4b19      	ldr	r3, [pc, #100]	; (80008c4 <main+0x15c>)
 800085e:	4a1a      	ldr	r2, [pc, #104]	; (80008c8 <main+0x160>)
 8000860:	491a      	ldr	r1, [pc, #104]	; (80008cc <main+0x164>)
 8000862:	481b      	ldr	r0, [pc, #108]	; (80008d0 <main+0x168>)
 8000864:	f001 fb22 	bl	8001eac <vgaSetup>
	registerHUART(&huart2);
 8000868:	4814      	ldr	r0, [pc, #80]	; (80008bc <main+0x154>)
 800086a:	f000 feb7 	bl	80015dc <registerHUART>
	registerDebugInterupts(&hdma_tim1_up);
 800086e:	4817      	ldr	r0, [pc, #92]	; (80008cc <main+0x164>)
 8000870:	f000 fe7a 	bl	8001568 <registerDebugInterupts>


	//HAL_TIM_Base_Start_IT(&htim5);

	dumpLine();
 8000874:	f7ff fe86 	bl	8000584 <dumpLine>
	printState(HAL_DMA_GetState(&hdma_memtomem_dma2_stream0));
 8000878:	4813      	ldr	r0, [pc, #76]	; (80008c8 <main+0x160>)
 800087a:	f002 f88b 	bl	8002994 <HAL_DMA_GetState>
 800087e:	4603      	mov	r3, r0
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff fef3 	bl	800066c <printState>
	printStatus(old_memSet(0xff, (uint32_t*)&screenBuff[0], 2));//testingMemset
	printState(HAL_DMA_GetState(&hdma_memtomem_dma2_stream0));
	dumpLine();
	while(printStatus(HAL_DMA_PollForTransfer(&hdma_memtomem_dma2_stream0, HAL_DMA_FULL_TRANSFER, 100))){HAL_Delay(1000);};
	//*/
	str_len = sprintf(str, "\r\nDone\r\n");
 8000886:	463b      	mov	r3, r7
 8000888:	4912      	ldr	r1, [pc, #72]	; (80008d4 <main+0x16c>)
 800088a:	4618      	mov	r0, r3
 800088c:	f004 fb58 	bl	8004f40 <siprintf>
 8000890:	4603      	mov	r3, r0
 8000892:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	HAL_UART_Transmit(&huart2, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 8000896:	f8b7 2052 	ldrh.w	r2, [r7, #82]	; 0x52
 800089a:	4639      	mov	r1, r7
 800089c:	f04f 33ff 	mov.w	r3, #4294967295
 80008a0:	4806      	ldr	r0, [pc, #24]	; (80008bc <main+0x154>)
 80008a2:	f003 ffa6 	bl	80047f2 <HAL_UART_Transmit>

	vgaStart();
 80008a6:	f001 fb89 	bl	8001fbc <vgaStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		profileCount++;
 80008aa:	4b0b      	ldr	r3, [pc, #44]	; (80008d8 <main+0x170>)
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	3301      	adds	r3, #1
 80008b0:	4a09      	ldr	r2, [pc, #36]	; (80008d8 <main+0x170>)
 80008b2:	6013      	str	r3, [r2, #0]
 80008b4:	e7f9      	b.n	80008aa <main+0x142>
 80008b6:	bf00      	nop
 80008b8:	0800596c 	.word	0x0800596c
 80008bc:	2000017c 	.word	0x2000017c
 80008c0:	2000040c 	.word	0x2000040c
 80008c4:	40020000 	.word	0x40020000
 80008c8:	200001c0 	.word	0x200001c0
 80008cc:	2000011c 	.word	0x2000011c
 80008d0:	2000008c 	.word	0x2000008c
 80008d4:	0800597c 	.word	0x0800597c
 80008d8:	20000274 	.word	0x20000274

080008dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b094      	sub	sp, #80	; 0x50
 80008e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008e2:	f107 0320 	add.w	r3, r7, #32
 80008e6:	2230      	movs	r2, #48	; 0x30
 80008e8:	2100      	movs	r1, #0
 80008ea:	4618      	mov	r0, r3
 80008ec:	f004 fb20 	bl	8004f30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008f0:	f107 030c 	add.w	r3, r7, #12
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000900:	2300      	movs	r3, #0
 8000902:	60bb      	str	r3, [r7, #8]
 8000904:	4b28      	ldr	r3, [pc, #160]	; (80009a8 <SystemClock_Config+0xcc>)
 8000906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000908:	4a27      	ldr	r2, [pc, #156]	; (80009a8 <SystemClock_Config+0xcc>)
 800090a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800090e:	6413      	str	r3, [r2, #64]	; 0x40
 8000910:	4b25      	ldr	r3, [pc, #148]	; (80009a8 <SystemClock_Config+0xcc>)
 8000912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000914:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000918:	60bb      	str	r3, [r7, #8]
 800091a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800091c:	2300      	movs	r3, #0
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	4b22      	ldr	r3, [pc, #136]	; (80009ac <SystemClock_Config+0xd0>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000928:	4a20      	ldr	r2, [pc, #128]	; (80009ac <SystemClock_Config+0xd0>)
 800092a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800092e:	6013      	str	r3, [r2, #0]
 8000930:	4b1e      	ldr	r3, [pc, #120]	; (80009ac <SystemClock_Config+0xd0>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000938:	607b      	str	r3, [r7, #4]
 800093a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800093c:	2302      	movs	r3, #2
 800093e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000940:	2301      	movs	r3, #1
 8000942:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000944:	2310      	movs	r3, #16
 8000946:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000948:	2302      	movs	r3, #2
 800094a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800094c:	2300      	movs	r3, #0
 800094e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000950:	2308      	movs	r3, #8
 8000952:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 151;
 8000954:	2397      	movs	r3, #151	; 0x97
 8000956:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000958:	2304      	movs	r3, #4
 800095a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800095c:	2307      	movs	r3, #7
 800095e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000960:	f107 0320 	add.w	r3, r7, #32
 8000964:	4618      	mov	r0, r3
 8000966:	f002 faad 	bl	8002ec4 <HAL_RCC_OscConfig>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d001      	beq.n	8000974 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000970:	f000 fa20 	bl	8000db4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000974:	230f      	movs	r3, #15
 8000976:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000978:	2302      	movs	r3, #2
 800097a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800097c:	2300      	movs	r3, #0
 800097e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000980:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000984:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000986:	2300      	movs	r3, #0
 8000988:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800098a:	f107 030c 	add.w	r3, r7, #12
 800098e:	2102      	movs	r1, #2
 8000990:	4618      	mov	r0, r3
 8000992:	f002 fd0f 	bl	80033b4 <HAL_RCC_ClockConfig>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800099c:	f000 fa0a 	bl	8000db4 <Error_Handler>
  }
}
 80009a0:	bf00      	nop
 80009a2:	3750      	adds	r7, #80	; 0x50
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40007000 	.word	0x40007000

080009b0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b096      	sub	sp, #88	; 0x58
 80009b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80009ba:	2200      	movs	r2, #0
 80009bc:	601a      	str	r2, [r3, #0]
 80009be:	605a      	str	r2, [r3, #4]
 80009c0:	609a      	str	r2, [r3, #8]
 80009c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009c4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
 80009cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]
 80009dc:	611a      	str	r2, [r3, #16]
 80009de:	615a      	str	r2, [r3, #20]
 80009e0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009e2:	1d3b      	adds	r3, r7, #4
 80009e4:	2220      	movs	r2, #32
 80009e6:	2100      	movs	r1, #0
 80009e8:	4618      	mov	r0, r3
 80009ea:	f004 faa1 	bl	8004f30 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009ee:	4b3e      	ldr	r3, [pc, #248]	; (8000ae8 <MX_TIM1_Init+0x138>)
 80009f0:	4a3e      	ldr	r2, [pc, #248]	; (8000aec <MX_TIM1_Init+0x13c>)
 80009f2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = vgaUpscale-1;
 80009f4:	4b3c      	ldr	r3, [pc, #240]	; (8000ae8 <MX_TIM1_Init+0x138>)
 80009f6:	2203      	movs	r2, #3
 80009f8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009fa:	4b3b      	ldr	r3, [pc, #236]	; (8000ae8 <MX_TIM1_Init+0x138>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3-1;
 8000a00:	4b39      	ldr	r3, [pc, #228]	; (8000ae8 <MX_TIM1_Init+0x138>)
 8000a02:	2202      	movs	r2, #2
 8000a04:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a06:	4b38      	ldr	r3, [pc, #224]	; (8000ae8 <MX_TIM1_Init+0x138>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a0c:	4b36      	ldr	r3, [pc, #216]	; (8000ae8 <MX_TIM1_Init+0x138>)
 8000a0e:	2200      	movs	r2, #0
 8000a10:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a12:	4b35      	ldr	r3, [pc, #212]	; (8000ae8 <MX_TIM1_Init+0x138>)
 8000a14:	2280      	movs	r2, #128	; 0x80
 8000a16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a18:	4833      	ldr	r0, [pc, #204]	; (8000ae8 <MX_TIM1_Init+0x138>)
 8000a1a:	f002 feeb 	bl	80037f4 <HAL_TIM_Base_Init>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000a24:	f000 f9c6 	bl	8000db4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a2c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a2e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000a32:	4619      	mov	r1, r3
 8000a34:	482c      	ldr	r0, [pc, #176]	; (8000ae8 <MX_TIM1_Init+0x138>)
 8000a36:	f003 f9ff 	bl	8003e38 <HAL_TIM_ConfigClockSource>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8000a40:	f000 f9b8 	bl	8000db4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a44:	4828      	ldr	r0, [pc, #160]	; (8000ae8 <MX_TIM1_Init+0x138>)
 8000a46:	f002 ff24 	bl	8003892 <HAL_TIM_PWM_Init>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8000a50:	f000 f9b0 	bl	8000db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a54:	2300      	movs	r3, #0
 8000a56:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a5c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000a60:	4619      	mov	r1, r3
 8000a62:	4821      	ldr	r0, [pc, #132]	; (8000ae8 <MX_TIM1_Init+0x138>)
 8000a64:	f003 fda4 	bl	80045b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8000a6e:	f000 f9a1 	bl	8000db4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a72:	2360      	movs	r3, #96	; 0x60
 8000a74:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 2;
 8000a76:	2302      	movs	r3, #2
 8000a78:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a82:	2300      	movs	r3, #0
 8000a84:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a86:	2300      	movs	r3, #0
 8000a88:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a92:	2200      	movs	r2, #0
 8000a94:	4619      	mov	r1, r3
 8000a96:	4814      	ldr	r0, [pc, #80]	; (8000ae8 <MX_TIM1_Init+0x138>)
 8000a98:	f003 f90c 	bl	8003cb4 <HAL_TIM_PWM_ConfigChannel>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8000aa2:	f000 f987 	bl	8000db4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000aba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000abe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ac4:	1d3b      	adds	r3, r7, #4
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4807      	ldr	r0, [pc, #28]	; (8000ae8 <MX_TIM1_Init+0x138>)
 8000aca:	f003 fddf 	bl	800468c <HAL_TIMEx_ConfigBreakDeadTime>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8000ad4:	f000 f96e 	bl	8000db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000ad8:	4803      	ldr	r0, [pc, #12]	; (8000ae8 <MX_TIM1_Init+0x138>)
 8000ada:	f000 fa15 	bl	8000f08 <HAL_TIM_MspPostInit>

}
 8000ade:	bf00      	nop
 8000ae0:	3758      	adds	r7, #88	; 0x58
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	2000008c 	.word	0x2000008c
 8000aec:	40010000 	.word	0x40010000

08000af0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b086      	sub	sp, #24
 8000af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000af6:	f107 0308 	add.w	r3, r7, #8
 8000afa:	2200      	movs	r2, #0
 8000afc:	601a      	str	r2, [r3, #0]
 8000afe:	605a      	str	r2, [r3, #4]
 8000b00:	609a      	str	r2, [r3, #8]
 8000b02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b04:	463b      	mov	r3, r7
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000b0c:	4b1d      	ldr	r3, [pc, #116]	; (8000b84 <MX_TIM5_Init+0x94>)
 8000b0e:	4a1e      	ldr	r2, [pc, #120]	; (8000b88 <MX_TIM5_Init+0x98>)
 8000b10:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 7550-1;
 8000b12:	4b1c      	ldr	r3, [pc, #112]	; (8000b84 <MX_TIM5_Init+0x94>)
 8000b14:	f641 527d 	movw	r2, #7549	; 0x1d7d
 8000b18:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b1a:	4b1a      	ldr	r3, [pc, #104]	; (8000b84 <MX_TIM5_Init+0x94>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 10000-1;
 8000b20:	4b18      	ldr	r3, [pc, #96]	; (8000b84 <MX_TIM5_Init+0x94>)
 8000b22:	f242 720f 	movw	r2, #9999	; 0x270f
 8000b26:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b28:	4b16      	ldr	r3, [pc, #88]	; (8000b84 <MX_TIM5_Init+0x94>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b2e:	4b15      	ldr	r3, [pc, #84]	; (8000b84 <MX_TIM5_Init+0x94>)
 8000b30:	2280      	movs	r2, #128	; 0x80
 8000b32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000b34:	4813      	ldr	r0, [pc, #76]	; (8000b84 <MX_TIM5_Init+0x94>)
 8000b36:	f002 fe5d 	bl	80037f4 <HAL_TIM_Base_Init>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000b40:	f000 f938 	bl	8000db4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b44:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000b4a:	f107 0308 	add.w	r3, r7, #8
 8000b4e:	4619      	mov	r1, r3
 8000b50:	480c      	ldr	r0, [pc, #48]	; (8000b84 <MX_TIM5_Init+0x94>)
 8000b52:	f003 f971 	bl	8003e38 <HAL_TIM_ConfigClockSource>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8000b5c:	f000 f92a 	bl	8000db4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b60:	2300      	movs	r3, #0
 8000b62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b64:	2300      	movs	r3, #0
 8000b66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000b68:	463b      	mov	r3, r7
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4805      	ldr	r0, [pc, #20]	; (8000b84 <MX_TIM5_Init+0x94>)
 8000b6e:	f003 fd1f 	bl	80045b0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8000b78:	f000 f91c 	bl	8000db4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000b7c:	bf00      	nop
 8000b7e:	3718      	adds	r7, #24
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	200000d4 	.word	0x200000d4
 8000b88:	40000c00 	.word	0x40000c00

08000b8c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b90:	4b11      	ldr	r3, [pc, #68]	; (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000b92:	4a12      	ldr	r2, [pc, #72]	; (8000bdc <MX_USART2_UART_Init+0x50>)
 8000b94:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000b96:	4b10      	ldr	r3, [pc, #64]	; (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000b98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b9c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b9e:	4b0e      	ldr	r3, [pc, #56]	; (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ba4:	4b0c      	ldr	r3, [pc, #48]	; (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000baa:	4b0b      	ldr	r3, [pc, #44]	; (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bb0:	4b09      	ldr	r3, [pc, #36]	; (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000bb2:	220c      	movs	r2, #12
 8000bb4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bb6:	4b08      	ldr	r3, [pc, #32]	; (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bbc:	4b06      	ldr	r3, [pc, #24]	; (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bc2:	4805      	ldr	r0, [pc, #20]	; (8000bd8 <MX_USART2_UART_Init+0x4c>)
 8000bc4:	f003 fdc8 	bl	8004758 <HAL_UART_Init>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000bce:	f000 f8f1 	bl	8000db4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bd2:	bf00      	nop
 8000bd4:	bd80      	pop	{r7, pc}
 8000bd6:	bf00      	nop
 8000bd8:	2000017c 	.word	0x2000017c
 8000bdc:	40004400 	.word	0x40004400

08000be0 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
static void MX_DMA_Init(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	607b      	str	r3, [r7, #4]
 8000bea:	4b26      	ldr	r3, [pc, #152]	; (8000c84 <MX_DMA_Init+0xa4>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bee:	4a25      	ldr	r2, [pc, #148]	; (8000c84 <MX_DMA_Init+0xa4>)
 8000bf0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf6:	4b23      	ldr	r3, [pc, #140]	; (8000c84 <MX_DMA_Init+0xa4>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 8000c02:	4b21      	ldr	r3, [pc, #132]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c04:	4a21      	ldr	r2, [pc, #132]	; (8000c8c <MX_DMA_Init+0xac>)
 8000c06:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 8000c08:	4b1f      	ldr	r3, [pc, #124]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8000c0e:	4b1e      	ldr	r3, [pc, #120]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c10:	2280      	movs	r2, #128	; 0x80
 8000c12:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 8000c14:	4b1c      	ldr	r3, [pc, #112]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c1a:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c22:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c24:	4b18      	ldr	r3, [pc, #96]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c26:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c2a:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c2c:	4b16      	ldr	r3, [pc, #88]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c2e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c32:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 8000c34:	4b14      	ldr	r3, [pc, #80]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c36:	2200      	movs	r2, #0
 8000c38:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000c3a:	4b13      	ldr	r3, [pc, #76]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c3c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000c40:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000c42:	4b11      	ldr	r3, [pc, #68]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c44:	2204      	movs	r2, #4
 8000c46:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8000c48:	4b0f      	ldr	r3, [pc, #60]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 8000c4e:	4b0e      	ldr	r3, [pc, #56]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000c54:	4b0c      	ldr	r3, [pc, #48]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 8000c5a:	480b      	ldr	r0, [pc, #44]	; (8000c88 <MX_DMA_Init+0xa8>)
 8000c5c:	f001 fbb6 	bl	80023cc <HAL_DMA_Init>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_DMA_Init+0x8a>
  {
    Error_Handler( );
 8000c66:	f000 f8a5 	bl	8000db4 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	2044      	movs	r0, #68	; 0x44
 8000c70:	f001 fb75 	bl	800235e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000c74:	2044      	movs	r0, #68	; 0x44
 8000c76:	f001 fb8e 	bl	8002396 <HAL_NVIC_EnableIRQ>

}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40023800 	.word	0x40023800
 8000c88:	200001c0 	.word	0x200001c0
 8000c8c:	40026410 	.word	0x40026410

08000c90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b08a      	sub	sp, #40	; 0x28
 8000c94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c96:	f107 0314 	add.w	r3, r7, #20
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	605a      	str	r2, [r3, #4]
 8000ca0:	609a      	str	r2, [r3, #8]
 8000ca2:	60da      	str	r2, [r3, #12]
 8000ca4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	613b      	str	r3, [r7, #16]
 8000caa:	4b3f      	ldr	r3, [pc, #252]	; (8000da8 <MX_GPIO_Init+0x118>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cae:	4a3e      	ldr	r2, [pc, #248]	; (8000da8 <MX_GPIO_Init+0x118>)
 8000cb0:	f043 0304 	orr.w	r3, r3, #4
 8000cb4:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb6:	4b3c      	ldr	r3, [pc, #240]	; (8000da8 <MX_GPIO_Init+0x118>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cba:	f003 0304 	and.w	r3, r3, #4
 8000cbe:	613b      	str	r3, [r7, #16]
 8000cc0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	60fb      	str	r3, [r7, #12]
 8000cc6:	4b38      	ldr	r3, [pc, #224]	; (8000da8 <MX_GPIO_Init+0x118>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	4a37      	ldr	r2, [pc, #220]	; (8000da8 <MX_GPIO_Init+0x118>)
 8000ccc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd2:	4b35      	ldr	r3, [pc, #212]	; (8000da8 <MX_GPIO_Init+0x118>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cda:	60fb      	str	r3, [r7, #12]
 8000cdc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	60bb      	str	r3, [r7, #8]
 8000ce2:	4b31      	ldr	r3, [pc, #196]	; (8000da8 <MX_GPIO_Init+0x118>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	4a30      	ldr	r2, [pc, #192]	; (8000da8 <MX_GPIO_Init+0x118>)
 8000ce8:	f043 0301 	orr.w	r3, r3, #1
 8000cec:	6313      	str	r3, [r2, #48]	; 0x30
 8000cee:	4b2e      	ldr	r3, [pc, #184]	; (8000da8 <MX_GPIO_Init+0x118>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	f003 0301 	and.w	r3, r3, #1
 8000cf6:	60bb      	str	r3, [r7, #8]
 8000cf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	607b      	str	r3, [r7, #4]
 8000cfe:	4b2a      	ldr	r3, [pc, #168]	; (8000da8 <MX_GPIO_Init+0x118>)
 8000d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d02:	4a29      	ldr	r2, [pc, #164]	; (8000da8 <MX_GPIO_Init+0x118>)
 8000d04:	f043 0302 	orr.w	r3, r3, #2
 8000d08:	6313      	str	r3, [r2, #48]	; 0x30
 8000d0a:	4b27      	ldr	r3, [pc, #156]	; (8000da8 <MX_GPIO_Init+0x118>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	f003 0302 	and.w	r3, r3, #2
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, vgaPin0_B0_Pin|vgaPin1_B1_Pin|vgaPin2_B2_Pin|vgaPin3_B3_Pin
 8000d16:	2200      	movs	r2, #0
 8000d18:	f641 71ff 	movw	r1, #8191	; 0x1fff
 8000d1c:	4823      	ldr	r0, [pc, #140]	; (8000dac <MX_GPIO_Init+0x11c>)
 8000d1e:	f002 f8b7 	bl	8002e90 <HAL_GPIO_WritePin>
                          |vgaPin4_G0_Pin|vgaPin5_G1_Pin|vgaPin6_G2_Pin|vgaPin7_G3_Pin
                          |vgaPin8_R0_Pin|vgaPin9_R1_Pin|vgaPin10_R2_Pin|vgaPin11_R3_Pin
                          |vgaPin12_Hsync_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, vgaPin13_Vsync_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000d22:	2200      	movs	r2, #0
 8000d24:	2122      	movs	r1, #34	; 0x22
 8000d26:	4822      	ldr	r0, [pc, #136]	; (8000db0 <MX_GPIO_Init+0x120>)
 8000d28:	f002 f8b2 	bl	8002e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d32:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000d36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d3c:	f107 0314 	add.w	r3, r7, #20
 8000d40:	4619      	mov	r1, r3
 8000d42:	481a      	ldr	r0, [pc, #104]	; (8000dac <MX_GPIO_Init+0x11c>)
 8000d44:	f001 ff20 	bl	8002b88 <HAL_GPIO_Init>

  /*Configure GPIO pins : vgaPin0_B0_Pin vgaPin1_B1_Pin vgaPin2_B2_Pin vgaPin3_B3_Pin
                           vgaPin4_G0_Pin vgaPin5_G1_Pin vgaPin6_G2_Pin vgaPin7_G3_Pin
                           vgaPin8_R0_Pin vgaPin9_R1_Pin vgaPin10_R2_Pin vgaPin11_R3_Pin
                           vgaPin12_Hsync_Pin */
  GPIO_InitStruct.Pin = vgaPin0_B0_Pin|vgaPin1_B1_Pin|vgaPin2_B2_Pin|vgaPin3_B3_Pin
 8000d48:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000d4c:	617b      	str	r3, [r7, #20]
                          |vgaPin4_G0_Pin|vgaPin5_G1_Pin|vgaPin6_G2_Pin|vgaPin7_G3_Pin
                          |vgaPin8_R0_Pin|vgaPin9_R1_Pin|vgaPin10_R2_Pin|vgaPin11_R3_Pin
                          |vgaPin12_Hsync_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d56:	2303      	movs	r3, #3
 8000d58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d5a:	f107 0314 	add.w	r3, r7, #20
 8000d5e:	4619      	mov	r1, r3
 8000d60:	4812      	ldr	r0, [pc, #72]	; (8000dac <MX_GPIO_Init+0x11c>)
 8000d62:	f001 ff11 	bl	8002b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : vgaPin13_Vsync_Pin */
  GPIO_InitStruct.Pin = vgaPin13_Vsync_Pin;
 8000d66:	2302      	movs	r3, #2
 8000d68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d72:	2302      	movs	r3, #2
 8000d74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(vgaPin13_Vsync_GPIO_Port, &GPIO_InitStruct);
 8000d76:	f107 0314 	add.w	r3, r7, #20
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	480c      	ldr	r0, [pc, #48]	; (8000db0 <MX_GPIO_Init+0x120>)
 8000d7e:	f001 ff03 	bl	8002b88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d82:	2320      	movs	r3, #32
 8000d84:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d86:	2301      	movs	r3, #1
 8000d88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d92:	f107 0314 	add.w	r3, r7, #20
 8000d96:	4619      	mov	r1, r3
 8000d98:	4805      	ldr	r0, [pc, #20]	; (8000db0 <MX_GPIO_Init+0x120>)
 8000d9a:	f001 fef5 	bl	8002b88 <HAL_GPIO_Init>

}
 8000d9e:	bf00      	nop
 8000da0:	3728      	adds	r7, #40	; 0x28
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40023800 	.word	0x40023800
 8000dac:	40020800 	.word	0x40020800
 8000db0:	40020000 	.word	0x40020000

08000db4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000db8:	b672      	cpsid	i
}
 8000dba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000dbc:	e7fe      	b.n	8000dbc <Error_Handler+0x8>
	...

08000dc0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	607b      	str	r3, [r7, #4]
 8000dca:	4b10      	ldr	r3, [pc, #64]	; (8000e0c <HAL_MspInit+0x4c>)
 8000dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dce:	4a0f      	ldr	r2, [pc, #60]	; (8000e0c <HAL_MspInit+0x4c>)
 8000dd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dd4:	6453      	str	r3, [r2, #68]	; 0x44
 8000dd6:	4b0d      	ldr	r3, [pc, #52]	; (8000e0c <HAL_MspInit+0x4c>)
 8000dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dde:	607b      	str	r3, [r7, #4]
 8000de0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	603b      	str	r3, [r7, #0]
 8000de6:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <HAL_MspInit+0x4c>)
 8000de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dea:	4a08      	ldr	r2, [pc, #32]	; (8000e0c <HAL_MspInit+0x4c>)
 8000dec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000df0:	6413      	str	r3, [r2, #64]	; 0x40
 8000df2:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <HAL_MspInit+0x4c>)
 8000df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dfa:	603b      	str	r3, [r7, #0]
 8000dfc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000dfe:	2007      	movs	r0, #7
 8000e00:	f001 faa2 	bl	8002348 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e04:	bf00      	nop
 8000e06:	3708      	adds	r7, #8
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	40023800 	.word	0x40023800

08000e10 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b084      	sub	sp, #16
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a35      	ldr	r2, [pc, #212]	; (8000ef4 <HAL_TIM_Base_MspInit+0xe4>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d148      	bne.n	8000eb4 <HAL_TIM_Base_MspInit+0xa4>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e22:	2300      	movs	r3, #0
 8000e24:	60fb      	str	r3, [r7, #12]
 8000e26:	4b34      	ldr	r3, [pc, #208]	; (8000ef8 <HAL_TIM_Base_MspInit+0xe8>)
 8000e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e2a:	4a33      	ldr	r2, [pc, #204]	; (8000ef8 <HAL_TIM_Base_MspInit+0xe8>)
 8000e2c:	f043 0301 	orr.w	r3, r3, #1
 8000e30:	6453      	str	r3, [r2, #68]	; 0x44
 8000e32:	4b31      	ldr	r3, [pc, #196]	; (8000ef8 <HAL_TIM_Base_MspInit+0xe8>)
 8000e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e36:	f003 0301 	and.w	r3, r3, #1
 8000e3a:	60fb      	str	r3, [r7, #12]
 8000e3c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_UP Init */
    hdma_tim1_up.Instance = DMA2_Stream5;
 8000e3e:	4b2f      	ldr	r3, [pc, #188]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e40:	4a2f      	ldr	r2, [pc, #188]	; (8000f00 <HAL_TIM_Base_MspInit+0xf0>)
 8000e42:	601a      	str	r2, [r3, #0]
    hdma_tim1_up.Init.Channel = DMA_CHANNEL_6;
 8000e44:	4b2d      	ldr	r3, [pc, #180]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e46:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8000e4a:	605a      	str	r2, [r3, #4]
    hdma_tim1_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e4c:	4b2b      	ldr	r3, [pc, #172]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e4e:	2240      	movs	r2, #64	; 0x40
 8000e50:	609a      	str	r2, [r3, #8]
    hdma_tim1_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e52:	4b2a      	ldr	r3, [pc, #168]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	60da      	str	r2, [r3, #12]
    hdma_tim1_up.Init.MemInc = DMA_MINC_ENABLE;
 8000e58:	4b28      	ldr	r3, [pc, #160]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e5a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e5e:	611a      	str	r2, [r3, #16]
    hdma_tim1_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e60:	4b26      	ldr	r3, [pc, #152]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	615a      	str	r2, [r3, #20]
    hdma_tim1_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e66:	4b25      	ldr	r3, [pc, #148]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	619a      	str	r2, [r3, #24]
    hdma_tim1_up.Init.Mode = DMA_CIRCULAR;
 8000e6c:	4b23      	ldr	r3, [pc, #140]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e72:	61da      	str	r2, [r3, #28]
    hdma_tim1_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000e74:	4b21      	ldr	r3, [pc, #132]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e76:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000e7a:	621a      	str	r2, [r3, #32]
    hdma_tim1_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000e7c:	4b1f      	ldr	r3, [pc, #124]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e7e:	2204      	movs	r2, #4
 8000e80:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_tim1_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8000e82:	4b1e      	ldr	r3, [pc, #120]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e84:	2201      	movs	r2, #1
 8000e86:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_tim1_up.Init.MemBurst = DMA_MBURST_INC4;
 8000e88:	4b1c      	ldr	r3, [pc, #112]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e8a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000e8e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_tim1_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000e90:	4b1a      	ldr	r3, [pc, #104]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_tim1_up) != HAL_OK)
 8000e96:	4819      	ldr	r0, [pc, #100]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000e98:	f001 fa98 	bl	80023cc <HAL_DMA_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <HAL_TIM_Base_MspInit+0x96>
    {
      Error_Handler();
 8000ea2:	f7ff ff87 	bl	8000db4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_up);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4a14      	ldr	r2, [pc, #80]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000eaa:	621a      	str	r2, [r3, #32]
 8000eac:	4a13      	ldr	r2, [pc, #76]	; (8000efc <HAL_TIM_Base_MspInit+0xec>)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8000eb2:	e01a      	b.n	8000eea <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM5)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a12      	ldr	r2, [pc, #72]	; (8000f04 <HAL_TIM_Base_MspInit+0xf4>)
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d115      	bne.n	8000eea <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60bb      	str	r3, [r7, #8]
 8000ec2:	4b0d      	ldr	r3, [pc, #52]	; (8000ef8 <HAL_TIM_Base_MspInit+0xe8>)
 8000ec4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec6:	4a0c      	ldr	r2, [pc, #48]	; (8000ef8 <HAL_TIM_Base_MspInit+0xe8>)
 8000ec8:	f043 0308 	orr.w	r3, r3, #8
 8000ecc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ece:	4b0a      	ldr	r3, [pc, #40]	; (8000ef8 <HAL_TIM_Base_MspInit+0xe8>)
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ed2:	f003 0308 	and.w	r3, r3, #8
 8000ed6:	60bb      	str	r3, [r7, #8]
 8000ed8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 1);
 8000eda:	2201      	movs	r2, #1
 8000edc:	2100      	movs	r1, #0
 8000ede:	2032      	movs	r0, #50	; 0x32
 8000ee0:	f001 fa3d 	bl	800235e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8000ee4:	2032      	movs	r0, #50	; 0x32
 8000ee6:	f001 fa56 	bl	8002396 <HAL_NVIC_EnableIRQ>
}
 8000eea:	bf00      	nop
 8000eec:	3710      	adds	r7, #16
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	40010000 	.word	0x40010000
 8000ef8:	40023800 	.word	0x40023800
 8000efc:	2000011c 	.word	0x2000011c
 8000f00:	40026488 	.word	0x40026488
 8000f04:	40000c00 	.word	0x40000c00

08000f08 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b088      	sub	sp, #32
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f10:	f107 030c 	add.w	r3, r7, #12
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a12      	ldr	r2, [pc, #72]	; (8000f70 <HAL_TIM_MspPostInit+0x68>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d11e      	bne.n	8000f68 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	4b11      	ldr	r3, [pc, #68]	; (8000f74 <HAL_TIM_MspPostInit+0x6c>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	4a10      	ldr	r2, [pc, #64]	; (8000f74 <HAL_TIM_MspPostInit+0x6c>)
 8000f34:	f043 0301 	orr.w	r3, r3, #1
 8000f38:	6313      	str	r3, [r2, #48]	; 0x30
 8000f3a:	4b0e      	ldr	r3, [pc, #56]	; (8000f74 <HAL_TIM_MspPostInit+0x6c>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000f46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f4a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f54:	2303      	movs	r3, #3
 8000f56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5c:	f107 030c 	add.w	r3, r7, #12
 8000f60:	4619      	mov	r1, r3
 8000f62:	4805      	ldr	r0, [pc, #20]	; (8000f78 <HAL_TIM_MspPostInit+0x70>)
 8000f64:	f001 fe10 	bl	8002b88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000f68:	bf00      	nop
 8000f6a:	3720      	adds	r7, #32
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	40010000 	.word	0x40010000
 8000f74:	40023800 	.word	0x40023800
 8000f78:	40020000 	.word	0x40020000

08000f7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b08a      	sub	sp, #40	; 0x28
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a19      	ldr	r2, [pc, #100]	; (8001000 <HAL_UART_MspInit+0x84>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d12b      	bne.n	8000ff6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
 8000fa2:	4b18      	ldr	r3, [pc, #96]	; (8001004 <HAL_UART_MspInit+0x88>)
 8000fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa6:	4a17      	ldr	r2, [pc, #92]	; (8001004 <HAL_UART_MspInit+0x88>)
 8000fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fac:	6413      	str	r3, [r2, #64]	; 0x40
 8000fae:	4b15      	ldr	r3, [pc, #84]	; (8001004 <HAL_UART_MspInit+0x88>)
 8000fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	4b11      	ldr	r3, [pc, #68]	; (8001004 <HAL_UART_MspInit+0x88>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc2:	4a10      	ldr	r2, [pc, #64]	; (8001004 <HAL_UART_MspInit+0x88>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fca:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <HAL_UART_MspInit+0x88>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000fd6:	230c      	movs	r3, #12
 8000fd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fe6:	2307      	movs	r3, #7
 8000fe8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4805      	ldr	r0, [pc, #20]	; (8001008 <HAL_UART_MspInit+0x8c>)
 8000ff2:	f001 fdc9 	bl	8002b88 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ff6:	bf00      	nop
 8000ff8:	3728      	adds	r7, #40	; 0x28
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40004400 	.word	0x40004400
 8001004:	40023800 	.word	0x40023800
 8001008:	40020000 	.word	0x40020000

0800100c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001010:	e7fe      	b.n	8001010 <NMI_Handler+0x4>

08001012 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001012:	b480      	push	{r7}
 8001014:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001016:	e7fe      	b.n	8001016 <HardFault_Handler+0x4>

08001018 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800101c:	e7fe      	b.n	800101c <MemManage_Handler+0x4>

0800101e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800101e:	b480      	push	{r7}
 8001020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001022:	e7fe      	b.n	8001022 <BusFault_Handler+0x4>

08001024 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001028:	e7fe      	b.n	8001028 <UsageFault_Handler+0x4>

0800102a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800102a:	b480      	push	{r7}
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr

08001038 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800103c:	bf00      	nop
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr

08001046 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001046:	b480      	push	{r7}
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001058:	f001 f886 	bl	8002168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800105c:	bf00      	nop
 800105e:	bd80      	pop	{r7, pc}

08001060 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001064:	4802      	ldr	r0, [pc, #8]	; (8001070 <TIM5_IRQHandler+0x10>)
 8001066:	f002 fd1d 	bl	8003aa4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	200000d4 	.word	0x200000d4

08001074 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_up);
 8001078:	4802      	ldr	r0, [pc, #8]	; (8001084 <DMA2_Stream5_IRQHandler+0x10>)
 800107a:	f001 faad 	bl	80025d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	2000011c 	.word	0x2000011c

08001088 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b086      	sub	sp, #24
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001090:	4a14      	ldr	r2, [pc, #80]	; (80010e4 <_sbrk+0x5c>)
 8001092:	4b15      	ldr	r3, [pc, #84]	; (80010e8 <_sbrk+0x60>)
 8001094:	1ad3      	subs	r3, r2, r3
 8001096:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800109c:	4b13      	ldr	r3, [pc, #76]	; (80010ec <_sbrk+0x64>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d102      	bne.n	80010aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a4:	4b11      	ldr	r3, [pc, #68]	; (80010ec <_sbrk+0x64>)
 80010a6:	4a12      	ldr	r2, [pc, #72]	; (80010f0 <_sbrk+0x68>)
 80010a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010aa:	4b10      	ldr	r3, [pc, #64]	; (80010ec <_sbrk+0x64>)
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4413      	add	r3, r2
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d207      	bcs.n	80010c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010b8:	f003 ff10 	bl	8004edc <__errno>
 80010bc:	4603      	mov	r3, r0
 80010be:	220c      	movs	r2, #12
 80010c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295
 80010c6:	e009      	b.n	80010dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010c8:	4b08      	ldr	r3, [pc, #32]	; (80010ec <_sbrk+0x64>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010ce:	4b07      	ldr	r3, [pc, #28]	; (80010ec <_sbrk+0x64>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4413      	add	r3, r2
 80010d6:	4a05      	ldr	r2, [pc, #20]	; (80010ec <_sbrk+0x64>)
 80010d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010da:	68fb      	ldr	r3, [r7, #12]
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	20018000 	.word	0x20018000
 80010e8:	00000400 	.word	0x00000400
 80010ec:	20000278 	.word	0x20000278
 80010f0:	200046c0 	.word	0x200046c0

080010f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010f8:	4b06      	ldr	r3, [pc, #24]	; (8001114 <SystemInit+0x20>)
 80010fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010fe:	4a05      	ldr	r2, [pc, #20]	; (8001114 <SystemInit+0x20>)
 8001100:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001104:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001108:	bf00      	nop
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <old_memCopy>:
 *
 * @param DstAddress copies to destination address incrementing
 *
 * @param DataLength number of unit32_t to be copied
 */
HAL_StatusTypeDef old_memCopy(uint32_t * SrcAddress, uint32_t * DstAddress, uint32_t DataLength){
 8001118:	b580      	push	{r7, lr}
 800111a:	b09a      	sub	sp, #104	; 0x68
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]

	memCopyDMA->Init.PeriphInc = DMA_PINC_ENABLE;
 8001124:	4b1a      	ldr	r3, [pc, #104]	; (8001190 <old_memCopy+0x78>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f44f 7200 	mov.w	r2, #512	; 0x200
 800112c:	60da      	str	r2, [r3, #12]
	if (HAL_DMA_Init(memCopyDMA) != HAL_OK) {
 800112e:	4b18      	ldr	r3, [pc, #96]	; (8001190 <old_memCopy+0x78>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4618      	mov	r0, r3
 8001134:	f001 f94a 	bl	80023cc <HAL_DMA_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <old_memCopy+0x2a>
		Error_Handler();
 800113e:	f7ff fe39 	bl	8000db4 <Error_Handler>
	}
	char str[81] = { '\0' };
 8001142:	2300      	movs	r3, #0
 8001144:	613b      	str	r3, [r7, #16]
 8001146:	f107 0314 	add.w	r3, r7, #20
 800114a:	224d      	movs	r2, #77	; 0x4d
 800114c:	2100      	movs	r1, #0
 800114e:	4618      	mov	r0, r3
 8001150:	f003 feee 	bl	8004f30 <memset>
	int str_len = sprintf(str, "start mem copy\r\n");
 8001154:	f107 0310 	add.w	r3, r7, #16
 8001158:	490e      	ldr	r1, [pc, #56]	; (8001194 <old_memCopy+0x7c>)
 800115a:	4618      	mov	r0, r3
 800115c:	f003 fef0 	bl	8004f40 <siprintf>
 8001160:	6678      	str	r0, [r7, #100]	; 0x64
	HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 8001162:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <old_memCopy+0x80>)
 8001164:	6818      	ldr	r0, [r3, #0]
 8001166:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001168:	b29a      	uxth	r2, r3
 800116a:	f107 0110 	add.w	r1, r7, #16
 800116e:	f04f 33ff 	mov.w	r3, #4294967295
 8001172:	f003 fb3e 	bl	80047f2 <HAL_UART_Transmit>
	//SET_BIT(vgaCircularDMA.Instance->CR, DMA_MINC_ENABLE);
	return HAL_DMA_Start_IT(memCopyDMA, (uint32_t)SrcAddress, (uint32_t)DstAddress, DataLength);
 8001176:	4b06      	ldr	r3, [pc, #24]	; (8001190 <old_memCopy+0x78>)
 8001178:	6818      	ldr	r0, [r3, #0]
 800117a:	68f9      	ldr	r1, [r7, #12]
 800117c:	68ba      	ldr	r2, [r7, #8]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	f001 f9d2 	bl	8002528 <HAL_DMA_Start_IT>
 8001184:	4603      	mov	r3, r0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3768      	adds	r7, #104	; 0x68
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	20004294 	.word	0x20004294
 8001194:	080059a0 	.word	0x080059a0
 8001198:	200042b8 	.word	0x200042b8

0800119c <old_memSet>:
 *
 * @param DstAddress destination address incrementing
 *
 * @param DataLength number of unit32_t to be written
 */
HAL_StatusTypeDef old_memSet(uint32_t value, uint32_t * DstAddress, uint32_t DataLength){
 800119c:	b580      	push	{r7, lr}
 800119e:	b09a      	sub	sp, #104	; 0x68
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	60b9      	str	r1, [r7, #8]
 80011a6:	607a      	str	r2, [r7, #4]
	static volatile uint32_t setVal = 0;
	setVal = value;
 80011a8:	4a1b      	ldr	r2, [pc, #108]	; (8001218 <old_memSet+0x7c>)
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	6013      	str	r3, [r2, #0]
	memCopyDMA->Init.PeriphInc = DMA_PINC_DISABLE;
 80011ae:	4b1b      	ldr	r3, [pc, #108]	; (800121c <old_memSet+0x80>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	2200      	movs	r2, #0
 80011b4:	60da      	str	r2, [r3, #12]
	if (HAL_DMA_Init(memCopyDMA) != HAL_OK) {
 80011b6:	4b19      	ldr	r3, [pc, #100]	; (800121c <old_memSet+0x80>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f001 f906 	bl	80023cc <HAL_DMA_Init>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <old_memSet+0x2e>
		Error_Handler();
 80011c6:	f7ff fdf5 	bl	8000db4 <Error_Handler>
	}
	char str[81] = { '\0' };
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
 80011ce:	f107 0314 	add.w	r3, r7, #20
 80011d2:	224d      	movs	r2, #77	; 0x4d
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f003 feaa 	bl	8004f30 <memset>
	int str_len = sprintf(str, "start mem set\r\n");
 80011dc:	f107 0310 	add.w	r3, r7, #16
 80011e0:	490f      	ldr	r1, [pc, #60]	; (8001220 <old_memSet+0x84>)
 80011e2:	4618      	mov	r0, r3
 80011e4:	f003 feac 	bl	8004f40 <siprintf>
 80011e8:	6678      	str	r0, [r7, #100]	; 0x64
	HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 80011ea:	4b0e      	ldr	r3, [pc, #56]	; (8001224 <old_memSet+0x88>)
 80011ec:	6818      	ldr	r0, [r3, #0]
 80011ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	f107 0110 	add.w	r1, r7, #16
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295
 80011fa:	f003 fafa 	bl	80047f2 <HAL_UART_Transmit>
	//CLEAR_BIT(vgaCircularDMA.Instance->CR, DMA_MINC_ENABLE);
	return HAL_DMA_Start_IT(memCopyDMA, (uint32_t)&setVal, (uint32_t)DstAddress, DataLength);
 80011fe:	4b07      	ldr	r3, [pc, #28]	; (800121c <old_memSet+0x80>)
 8001200:	6818      	ldr	r0, [r3, #0]
 8001202:	4905      	ldr	r1, [pc, #20]	; (8001218 <old_memSet+0x7c>)
 8001204:	68ba      	ldr	r2, [r7, #8]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	f001 f98e 	bl	8002528 <HAL_DMA_Start_IT>
 800120c:	4603      	mov	r3, r0
}
 800120e:	4618      	mov	r0, r3
 8001210:	3768      	adds	r7, #104	; 0x68
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	200046a4 	.word	0x200046a4
 800121c:	20004294 	.word	0x20004294
 8001220:	080059b4 	.word	0x080059b4
 8001224:	200042b8 	.word	0x200042b8

08001228 <vga_DMA_XFER_CPLT_CB_ID>:


//HAL_DMA_XFER_CPLT_CB_ID         = 0x00U,  /*!< Full transfer     */
void vga_DMA_XFER_CPLT_CB_ID(){
 8001228:	b580      	push	{r7, lr}
 800122a:	b096      	sub	sp, #88	; 0x58
 800122c:	af00      	add	r7, sp, #0
	char str[81] = { '\0' };
 800122e:	2300      	movs	r3, #0
 8001230:	603b      	str	r3, [r7, #0]
 8001232:	1d3b      	adds	r3, r7, #4
 8001234:	224d      	movs	r2, #77	; 0x4d
 8001236:	2100      	movs	r1, #0
 8001238:	4618      	mov	r0, r3
 800123a:	f003 fe79 	bl	8004f30 <memset>
	int str_len = sprintf(str, "Full transfer\r\n");
 800123e:	463b      	mov	r3, r7
 8001240:	4908      	ldr	r1, [pc, #32]	; (8001264 <vga_DMA_XFER_CPLT_CB_ID+0x3c>)
 8001242:	4618      	mov	r0, r3
 8001244:	f003 fe7c 	bl	8004f40 <siprintf>
 8001248:	6578      	str	r0, [r7, #84]	; 0x54
	HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 800124a:	4b07      	ldr	r3, [pc, #28]	; (8001268 <vga_DMA_XFER_CPLT_CB_ID+0x40>)
 800124c:	6818      	ldr	r0, [r3, #0]
 800124e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001250:	b29a      	uxth	r2, r3
 8001252:	4639      	mov	r1, r7
 8001254:	f04f 33ff 	mov.w	r3, #4294967295
 8001258:	f003 facb 	bl	80047f2 <HAL_UART_Transmit>
}
 800125c:	bf00      	nop
 800125e:	3758      	adds	r7, #88	; 0x58
 8001260:	46bd      	mov	sp, r7
 8001262:	bd80      	pop	{r7, pc}
 8001264:	080059c4 	.word	0x080059c4
 8001268:	200042b8 	.word	0x200042b8

0800126c <vga_DMA_XFER_HALFCPLT_CB_ID>:
//HAL_DMA_XFER_HALFCPLT_CB_ID     = 0x01U,  /*!< Half Transfer     */
void vga_DMA_XFER_HALFCPLT_CB_ID(){
 800126c:	b580      	push	{r7, lr}
 800126e:	b096      	sub	sp, #88	; 0x58
 8001270:	af00      	add	r7, sp, #0
	char str[81] = { '\0' };
 8001272:	2300      	movs	r3, #0
 8001274:	603b      	str	r3, [r7, #0]
 8001276:	1d3b      	adds	r3, r7, #4
 8001278:	224d      	movs	r2, #77	; 0x4d
 800127a:	2100      	movs	r1, #0
 800127c:	4618      	mov	r0, r3
 800127e:	f003 fe57 	bl	8004f30 <memset>
	int str_len = sprintf(str, "Half Transfer\r\n");
 8001282:	463b      	mov	r3, r7
 8001284:	4908      	ldr	r1, [pc, #32]	; (80012a8 <vga_DMA_XFER_HALFCPLT_CB_ID+0x3c>)
 8001286:	4618      	mov	r0, r3
 8001288:	f003 fe5a 	bl	8004f40 <siprintf>
 800128c:	6578      	str	r0, [r7, #84]	; 0x54
	HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 800128e:	4b07      	ldr	r3, [pc, #28]	; (80012ac <vga_DMA_XFER_HALFCPLT_CB_ID+0x40>)
 8001290:	6818      	ldr	r0, [r3, #0]
 8001292:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001294:	b29a      	uxth	r2, r3
 8001296:	4639      	mov	r1, r7
 8001298:	f04f 33ff 	mov.w	r3, #4294967295
 800129c:	f003 faa9 	bl	80047f2 <HAL_UART_Transmit>
}
 80012a0:	bf00      	nop
 80012a2:	3758      	adds	r7, #88	; 0x58
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	080059d4 	.word	0x080059d4
 80012ac:	200042b8 	.word	0x200042b8

080012b0 <vga_DMA_XFER_M1CPLT_CB_ID>:
//HAL_DMA_XFER_M1CPLT_CB_ID       = 0x02U,  /*!< M1 Full Transfer  */
void vga_DMA_XFER_M1CPLT_CB_ID(){
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b096      	sub	sp, #88	; 0x58
 80012b4:	af00      	add	r7, sp, #0
	char str[81] = { '\0' };
 80012b6:	2300      	movs	r3, #0
 80012b8:	603b      	str	r3, [r7, #0]
 80012ba:	1d3b      	adds	r3, r7, #4
 80012bc:	224d      	movs	r2, #77	; 0x4d
 80012be:	2100      	movs	r1, #0
 80012c0:	4618      	mov	r0, r3
 80012c2:	f003 fe35 	bl	8004f30 <memset>
	int str_len = sprintf(str, "M1 Full Transfer\r\n");
 80012c6:	463b      	mov	r3, r7
 80012c8:	4908      	ldr	r1, [pc, #32]	; (80012ec <vga_DMA_XFER_M1CPLT_CB_ID+0x3c>)
 80012ca:	4618      	mov	r0, r3
 80012cc:	f003 fe38 	bl	8004f40 <siprintf>
 80012d0:	6578      	str	r0, [r7, #84]	; 0x54
	HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 80012d2:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <vga_DMA_XFER_M1CPLT_CB_ID+0x40>)
 80012d4:	6818      	ldr	r0, [r3, #0]
 80012d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80012d8:	b29a      	uxth	r2, r3
 80012da:	4639      	mov	r1, r7
 80012dc:	f04f 33ff 	mov.w	r3, #4294967295
 80012e0:	f003 fa87 	bl	80047f2 <HAL_UART_Transmit>
}
 80012e4:	bf00      	nop
 80012e6:	3758      	adds	r7, #88	; 0x58
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	080059e4 	.word	0x080059e4
 80012f0:	200042b8 	.word	0x200042b8

080012f4 <vga_DMA_XFER_M1HALFCPLT_CB_ID>:
//HAL_DMA_XFER_M1HALFCPLT_CB_ID   = 0x03U,  /*!< M1 Half Transfer  */
void vga_DMA_XFER_M1HALFCPLT_CB_ID(){
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b096      	sub	sp, #88	; 0x58
 80012f8:	af00      	add	r7, sp, #0
	char str[81] = { '\0' };
 80012fa:	2300      	movs	r3, #0
 80012fc:	603b      	str	r3, [r7, #0]
 80012fe:	1d3b      	adds	r3, r7, #4
 8001300:	224d      	movs	r2, #77	; 0x4d
 8001302:	2100      	movs	r1, #0
 8001304:	4618      	mov	r0, r3
 8001306:	f003 fe13 	bl	8004f30 <memset>
	int str_len = sprintf(str, "M1 Half Transfer\r\n");
 800130a:	463b      	mov	r3, r7
 800130c:	4908      	ldr	r1, [pc, #32]	; (8001330 <vga_DMA_XFER_M1HALFCPLT_CB_ID+0x3c>)
 800130e:	4618      	mov	r0, r3
 8001310:	f003 fe16 	bl	8004f40 <siprintf>
 8001314:	6578      	str	r0, [r7, #84]	; 0x54
	HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 8001316:	4b07      	ldr	r3, [pc, #28]	; (8001334 <vga_DMA_XFER_M1HALFCPLT_CB_ID+0x40>)
 8001318:	6818      	ldr	r0, [r3, #0]
 800131a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800131c:	b29a      	uxth	r2, r3
 800131e:	4639      	mov	r1, r7
 8001320:	f04f 33ff 	mov.w	r3, #4294967295
 8001324:	f003 fa65 	bl	80047f2 <HAL_UART_Transmit>
}
 8001328:	bf00      	nop
 800132a:	3758      	adds	r7, #88	; 0x58
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	080059f8 	.word	0x080059f8
 8001334:	200042b8 	.word	0x200042b8

08001338 <vga_DMA_XFER_ERROR_CB_ID>:
//HAL_DMA_XFER_ERROR_CB_ID        = 0x04U,  /*!< Error             */
void vga_DMA_XFER_ERROR_CB_ID(){
 8001338:	b580      	push	{r7, lr}
 800133a:	b09a      	sub	sp, #104	; 0x68
 800133c:	af00      	add	r7, sp, #0
	char str[81] = { '\0' };
 800133e:	2300      	movs	r3, #0
 8001340:	607b      	str	r3, [r7, #4]
 8001342:	f107 0308 	add.w	r3, r7, #8
 8001346:	224d      	movs	r2, #77	; 0x4d
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f003 fdf0 	bl	8004f30 <memset>
	char * err = "Default";
 8001350:	4b57      	ldr	r3, [pc, #348]	; (80014b0 <vga_DMA_XFER_ERROR_CB_ID+0x178>)
 8001352:	667b      	str	r3, [r7, #100]	; 0x64
	uint32_t errorCode = HAL_DMA_GetError(vgaCircularDMA);
 8001354:	4b57      	ldr	r3, [pc, #348]	; (80014b4 <vga_DMA_XFER_ERROR_CB_ID+0x17c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4618      	mov	r0, r3
 800135a:	f001 fb29 	bl	80029b0 <HAL_DMA_GetError>
 800135e:	6638      	str	r0, [r7, #96]	; 0x60
	if(errorCode == HAL_DMA_ERROR_NONE){
 8001360:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001362:	2b00      	cmp	r3, #0
 8001364:	f040 809b 	bne.w	800149e <vga_DMA_XFER_ERROR_CB_ID+0x166>
		int str_len = sprintf(str, "DMA %s\r\n", "No error");
 8001368:	1d3b      	adds	r3, r7, #4
 800136a:	4a53      	ldr	r2, [pc, #332]	; (80014b8 <vga_DMA_XFER_ERROR_CB_ID+0x180>)
 800136c:	4953      	ldr	r1, [pc, #332]	; (80014bc <vga_DMA_XFER_ERROR_CB_ID+0x184>)
 800136e:	4618      	mov	r0, r3
 8001370:	f003 fde6 	bl	8004f40 <siprintf>
 8001374:	65f8      	str	r0, [r7, #92]	; 0x5c
		HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 8001376:	4b52      	ldr	r3, [pc, #328]	; (80014c0 <vga_DMA_XFER_ERROR_CB_ID+0x188>)
 8001378:	6818      	ldr	r0, [r3, #0]
 800137a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800137c:	b29a      	uxth	r2, r3
 800137e:	1d39      	adds	r1, r7, #4
 8001380:	f04f 33ff 	mov.w	r3, #4294967295
 8001384:	f003 fa35 	bl	80047f2 <HAL_UART_Transmit>
	}
	while(errorCode){
 8001388:	e089      	b.n	800149e <vga_DMA_XFER_ERROR_CB_ID+0x166>
		switch(errorCode){
 800138a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800138c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001390:	d06d      	beq.n	800146e <vga_DMA_XFER_ERROR_CB_ID+0x136>
 8001392:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001394:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001398:	d86c      	bhi.n	8001474 <vga_DMA_XFER_ERROR_CB_ID+0x13c>
 800139a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800139c:	2b80      	cmp	r3, #128	; 0x80
 800139e:	d063      	beq.n	8001468 <vga_DMA_XFER_ERROR_CB_ID+0x130>
 80013a0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80013a2:	2b80      	cmp	r3, #128	; 0x80
 80013a4:	d866      	bhi.n	8001474 <vga_DMA_XFER_ERROR_CB_ID+0x13c>
 80013a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80013a8:	2b20      	cmp	r3, #32
 80013aa:	d847      	bhi.n	800143c <vga_DMA_XFER_ERROR_CB_ID+0x104>
 80013ac:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80013ae:	2b20      	cmp	r3, #32
 80013b0:	d860      	bhi.n	8001474 <vga_DMA_XFER_ERROR_CB_ID+0x13c>
 80013b2:	a201      	add	r2, pc, #4	; (adr r2, 80013b8 <vga_DMA_XFER_ERROR_CB_ID+0x80>)
 80013b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b8:	08001445 	.word	0x08001445
 80013bc:	0800144b 	.word	0x0800144b
 80013c0:	08001451 	.word	0x08001451
 80013c4:	08001475 	.word	0x08001475
 80013c8:	08001457 	.word	0x08001457
 80013cc:	08001475 	.word	0x08001475
 80013d0:	08001475 	.word	0x08001475
 80013d4:	08001475 	.word	0x08001475
 80013d8:	08001475 	.word	0x08001475
 80013dc:	08001475 	.word	0x08001475
 80013e0:	08001475 	.word	0x08001475
 80013e4:	08001475 	.word	0x08001475
 80013e8:	08001475 	.word	0x08001475
 80013ec:	08001475 	.word	0x08001475
 80013f0:	08001475 	.word	0x08001475
 80013f4:	08001475 	.word	0x08001475
 80013f8:	08001475 	.word	0x08001475
 80013fc:	08001475 	.word	0x08001475
 8001400:	08001475 	.word	0x08001475
 8001404:	08001475 	.word	0x08001475
 8001408:	08001475 	.word	0x08001475
 800140c:	08001475 	.word	0x08001475
 8001410:	08001475 	.word	0x08001475
 8001414:	08001475 	.word	0x08001475
 8001418:	08001475 	.word	0x08001475
 800141c:	08001475 	.word	0x08001475
 8001420:	08001475 	.word	0x08001475
 8001424:	08001475 	.word	0x08001475
 8001428:	08001475 	.word	0x08001475
 800142c:	08001475 	.word	0x08001475
 8001430:	08001475 	.word	0x08001475
 8001434:	08001475 	.word	0x08001475
 8001438:	0800145d 	.word	0x0800145d
 800143c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800143e:	2b40      	cmp	r3, #64	; 0x40
 8001440:	d00f      	beq.n	8001462 <vga_DMA_XFER_ERROR_CB_ID+0x12a>
 8001442:	e017      	b.n	8001474 <vga_DMA_XFER_ERROR_CB_ID+0x13c>
		case HAL_DMA_ERROR_NONE            : err = "No error";break;    /*!< No error                               */
 8001444:	4b1c      	ldr	r3, [pc, #112]	; (80014b8 <vga_DMA_XFER_ERROR_CB_ID+0x180>)
 8001446:	667b      	str	r3, [r7, #100]	; 0x64
 8001448:	e014      	b.n	8001474 <vga_DMA_XFER_ERROR_CB_ID+0x13c>
		case HAL_DMA_ERROR_TE              : err = "Transfer error";break;    /*!< Transfer error                         */
 800144a:	4b1e      	ldr	r3, [pc, #120]	; (80014c4 <vga_DMA_XFER_ERROR_CB_ID+0x18c>)
 800144c:	667b      	str	r3, [r7, #100]	; 0x64
 800144e:	e011      	b.n	8001474 <vga_DMA_XFER_ERROR_CB_ID+0x13c>
		case HAL_DMA_ERROR_FE              : err = "FIFO error";break;    /*!< FIFO error                             */
 8001450:	4b1d      	ldr	r3, [pc, #116]	; (80014c8 <vga_DMA_XFER_ERROR_CB_ID+0x190>)
 8001452:	667b      	str	r3, [r7, #100]	; 0x64
 8001454:	e00e      	b.n	8001474 <vga_DMA_XFER_ERROR_CB_ID+0x13c>
		case HAL_DMA_ERROR_DME             : err = "Direct Mode error";break;    /*!< Direct Mode error                      */
 8001456:	4b1d      	ldr	r3, [pc, #116]	; (80014cc <vga_DMA_XFER_ERROR_CB_ID+0x194>)
 8001458:	667b      	str	r3, [r7, #100]	; 0x64
 800145a:	e00b      	b.n	8001474 <vga_DMA_XFER_ERROR_CB_ID+0x13c>
		case HAL_DMA_ERROR_TIMEOUT         : err = "Timeout error";break;    /*!< Timeout error                          */
 800145c:	4b1c      	ldr	r3, [pc, #112]	; (80014d0 <vga_DMA_XFER_ERROR_CB_ID+0x198>)
 800145e:	667b      	str	r3, [r7, #100]	; 0x64
 8001460:	e008      	b.n	8001474 <vga_DMA_XFER_ERROR_CB_ID+0x13c>
		case HAL_DMA_ERROR_PARAM           : err = "Parameter error";break;    /*!< Parameter error                        */
 8001462:	4b1c      	ldr	r3, [pc, #112]	; (80014d4 <vga_DMA_XFER_ERROR_CB_ID+0x19c>)
 8001464:	667b      	str	r3, [r7, #100]	; 0x64
 8001466:	e005      	b.n	8001474 <vga_DMA_XFER_ERROR_CB_ID+0x13c>
		case HAL_DMA_ERROR_NO_XFER         : err = "Abort requested with no Xfer ongoing";break;    /*!< Abort requested with no Xfer ongoing   */
 8001468:	4b1b      	ldr	r3, [pc, #108]	; (80014d8 <vga_DMA_XFER_ERROR_CB_ID+0x1a0>)
 800146a:	667b      	str	r3, [r7, #100]	; 0x64
 800146c:	e002      	b.n	8001474 <vga_DMA_XFER_ERROR_CB_ID+0x13c>
		case HAL_DMA_ERROR_NOT_SUPPORTED   : err = "Not supported mode";break;    /*!< Not supported mode                     */
 800146e:	4b1b      	ldr	r3, [pc, #108]	; (80014dc <vga_DMA_XFER_ERROR_CB_ID+0x1a4>)
 8001470:	667b      	str	r3, [r7, #100]	; 0x64
 8001472:	bf00      	nop
		}

		int str_len = sprintf(str, "DMA %s\r\n", err);
 8001474:	1d3b      	adds	r3, r7, #4
 8001476:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001478:	4910      	ldr	r1, [pc, #64]	; (80014bc <vga_DMA_XFER_ERROR_CB_ID+0x184>)
 800147a:	4618      	mov	r0, r3
 800147c:	f003 fd60 	bl	8004f40 <siprintf>
 8001480:	65b8      	str	r0, [r7, #88]	; 0x58
		HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 8001482:	4b0f      	ldr	r3, [pc, #60]	; (80014c0 <vga_DMA_XFER_ERROR_CB_ID+0x188>)
 8001484:	6818      	ldr	r0, [r3, #0]
 8001486:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001488:	b29a      	uxth	r2, r3
 800148a:	1d39      	adds	r1, r7, #4
 800148c:	f04f 33ff 	mov.w	r3, #4294967295
 8001490:	f003 f9af 	bl	80047f2 <HAL_UART_Transmit>
		errorCode &= errorCode - 1;
 8001494:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001496:	3b01      	subs	r3, #1
 8001498:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800149a:	4013      	ands	r3, r2
 800149c:	663b      	str	r3, [r7, #96]	; 0x60
	while(errorCode){
 800149e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	f47f af72 	bne.w	800138a <vga_DMA_XFER_ERROR_CB_ID+0x52>
	};

}
 80014a6:	bf00      	nop
 80014a8:	bf00      	nop
 80014aa:	3768      	adds	r7, #104	; 0x68
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	08005a0c 	.word	0x08005a0c
 80014b4:	20004290 	.word	0x20004290
 80014b8:	08005a14 	.word	0x08005a14
 80014bc:	08005a20 	.word	0x08005a20
 80014c0:	200042b8 	.word	0x200042b8
 80014c4:	08005a2c 	.word	0x08005a2c
 80014c8:	08005a3c 	.word	0x08005a3c
 80014cc:	08005a48 	.word	0x08005a48
 80014d0:	08005a5c 	.word	0x08005a5c
 80014d4:	08005a6c 	.word	0x08005a6c
 80014d8:	08005a7c 	.word	0x08005a7c
 80014dc:	08005aa4 	.word	0x08005aa4

080014e0 <vga_DMA_XFER_ABORT_CB_ID>:
//HAL_DMA_XFER_ABORT_CB_ID        = 0x05U,  /*!< Abort             */
void vga_DMA_XFER_ABORT_CB_ID(){
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b096      	sub	sp, #88	; 0x58
 80014e4:	af00      	add	r7, sp, #0
	char str[81] = { '\0' };
 80014e6:	2300      	movs	r3, #0
 80014e8:	603b      	str	r3, [r7, #0]
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	224d      	movs	r2, #77	; 0x4d
 80014ee:	2100      	movs	r1, #0
 80014f0:	4618      	mov	r0, r3
 80014f2:	f003 fd1d 	bl	8004f30 <memset>
	int str_len = sprintf(str, "DMA Abort\r\n");
 80014f6:	463b      	mov	r3, r7
 80014f8:	4908      	ldr	r1, [pc, #32]	; (800151c <vga_DMA_XFER_ABORT_CB_ID+0x3c>)
 80014fa:	4618      	mov	r0, r3
 80014fc:	f003 fd20 	bl	8004f40 <siprintf>
 8001500:	6578      	str	r0, [r7, #84]	; 0x54
	HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 8001502:	4b07      	ldr	r3, [pc, #28]	; (8001520 <vga_DMA_XFER_ABORT_CB_ID+0x40>)
 8001504:	6818      	ldr	r0, [r3, #0]
 8001506:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001508:	b29a      	uxth	r2, r3
 800150a:	4639      	mov	r1, r7
 800150c:	f04f 33ff 	mov.w	r3, #4294967295
 8001510:	f003 f96f 	bl	80047f2 <HAL_UART_Transmit>
}
 8001514:	bf00      	nop
 8001516:	3758      	adds	r7, #88	; 0x58
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	08005ab8 	.word	0x08005ab8
 8001520:	200042b8 	.word	0x200042b8

08001524 <vga_DMA_XFER_ALL_CB_ID>:
//HAL_DMA_XFER_ALL_CB_ID          = 0x06U   /*!< All               */
void vga_DMA_XFER_ALL_CB_ID(){
 8001524:	b580      	push	{r7, lr}
 8001526:	b096      	sub	sp, #88	; 0x58
 8001528:	af00      	add	r7, sp, #0
	char str[81] = { '\0' };
 800152a:	2300      	movs	r3, #0
 800152c:	603b      	str	r3, [r7, #0]
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	224d      	movs	r2, #77	; 0x4d
 8001532:	2100      	movs	r1, #0
 8001534:	4618      	mov	r0, r3
 8001536:	f003 fcfb 	bl	8004f30 <memset>
	int str_len = sprintf(str, "Full transfer\r\n");
 800153a:	463b      	mov	r3, r7
 800153c:	4908      	ldr	r1, [pc, #32]	; (8001560 <vga_DMA_XFER_ALL_CB_ID+0x3c>)
 800153e:	4618      	mov	r0, r3
 8001540:	f003 fcfe 	bl	8004f40 <siprintf>
 8001544:	6578      	str	r0, [r7, #84]	; 0x54
	HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 8001546:	4b07      	ldr	r3, [pc, #28]	; (8001564 <vga_DMA_XFER_ALL_CB_ID+0x40>)
 8001548:	6818      	ldr	r0, [r3, #0]
 800154a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800154c:	b29a      	uxth	r2, r3
 800154e:	4639      	mov	r1, r7
 8001550:	f04f 33ff 	mov.w	r3, #4294967295
 8001554:	f003 f94d 	bl	80047f2 <HAL_UART_Transmit>
}
 8001558:	bf00      	nop
 800155a:	3758      	adds	r7, #88	; 0x58
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	080059c4 	.word	0x080059c4
 8001564:	200042b8 	.word	0x200042b8

08001568 <registerDebugInterupts>:



void registerDebugInterupts(DMA_HandleTypeDef * toDebug){
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
	HAL_DMA_RegisterCallback(toDebug, HAL_DMA_XFER_ABORT_CB_ID, vga_DMA_XFER_CPLT_CB_ID);
 8001570:	4a13      	ldr	r2, [pc, #76]	; (80015c0 <registerDebugInterupts+0x58>)
 8001572:	2105      	movs	r1, #5
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f001 f9b9 	bl	80028ec <HAL_DMA_RegisterCallback>
	HAL_DMA_RegisterCallback(toDebug, HAL_DMA_XFER_HALFCPLT_CB_ID, vga_DMA_XFER_HALFCPLT_CB_ID);
 800157a:	4a12      	ldr	r2, [pc, #72]	; (80015c4 <registerDebugInterupts+0x5c>)
 800157c:	2101      	movs	r1, #1
 800157e:	6878      	ldr	r0, [r7, #4]
 8001580:	f001 f9b4 	bl	80028ec <HAL_DMA_RegisterCallback>
	HAL_DMA_RegisterCallback(toDebug, HAL_DMA_XFER_M1CPLT_CB_ID, vga_DMA_XFER_M1CPLT_CB_ID);
 8001584:	4a10      	ldr	r2, [pc, #64]	; (80015c8 <registerDebugInterupts+0x60>)
 8001586:	2102      	movs	r1, #2
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f001 f9af 	bl	80028ec <HAL_DMA_RegisterCallback>
	HAL_DMA_RegisterCallback(toDebug, HAL_DMA_XFER_M1HALFCPLT_CB_ID, vga_DMA_XFER_M1HALFCPLT_CB_ID);
 800158e:	4a0f      	ldr	r2, [pc, #60]	; (80015cc <registerDebugInterupts+0x64>)
 8001590:	2103      	movs	r1, #3
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f001 f9aa 	bl	80028ec <HAL_DMA_RegisterCallback>
	HAL_DMA_RegisterCallback(toDebug, HAL_DMA_XFER_ERROR_CB_ID, vga_DMA_XFER_ERROR_CB_ID);
 8001598:	4a0d      	ldr	r2, [pc, #52]	; (80015d0 <registerDebugInterupts+0x68>)
 800159a:	2104      	movs	r1, #4
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f001 f9a5 	bl	80028ec <HAL_DMA_RegisterCallback>
	HAL_DMA_RegisterCallback(toDebug, HAL_DMA_XFER_ABORT_CB_ID, vga_DMA_XFER_ABORT_CB_ID);
 80015a2:	4a0c      	ldr	r2, [pc, #48]	; (80015d4 <registerDebugInterupts+0x6c>)
 80015a4:	2105      	movs	r1, #5
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f001 f9a0 	bl	80028ec <HAL_DMA_RegisterCallback>
	HAL_DMA_RegisterCallback(toDebug, HAL_DMA_XFER_ALL_CB_ID, vga_DMA_XFER_ALL_CB_ID);
 80015ac:	4a0a      	ldr	r2, [pc, #40]	; (80015d8 <registerDebugInterupts+0x70>)
 80015ae:	2106      	movs	r1, #6
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f001 f99b 	bl	80028ec <HAL_DMA_RegisterCallback>
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	08001229 	.word	0x08001229
 80015c4:	0800126d 	.word	0x0800126d
 80015c8:	080012b1 	.word	0x080012b1
 80015cc:	080012f5 	.word	0x080012f5
 80015d0:	08001339 	.word	0x08001339
 80015d4:	080014e1 	.word	0x080014e1
 80015d8:	08001525 	.word	0x08001525

080015dc <registerHUART>:

void registerHUART(UART_HandleTypeDef * huart){
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
	huartE = huart;
 80015e4:	4a04      	ldr	r2, [pc, #16]	; (80015f8 <registerHUART+0x1c>)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6013      	str	r3, [r2, #0]
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	200042b8 	.word	0x200042b8

080015fc <clearVisibleArea>:

void clearVisibleArea(Color * lineBuffPart){
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b082      	sub	sp, #8
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
	//uses 32 bit mode to clear faster
	old_memSet(0, (uint32_t*)&lineBuffPart[horiFront+horiSync+horiBack], horiRes/4);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	3328      	adds	r3, #40	; 0x28
 8001608:	2228      	movs	r2, #40	; 0x28
 800160a:	4619      	mov	r1, r3
 800160c:	2000      	movs	r0, #0
 800160e:	f7ff fdc5 	bl	800119c <old_memSet>
}
 8001612:	bf00      	nop
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop

0800161c <setVerticalSyncP1>:
	old_memSet(0x80808080, (uint32_t*)lineBuffPart, horiWhole/4);
	//set vertical and Horizontal sync in overlap
	old_memSet(0xC0C0C0C0, (uint32_t*)&lineBuffPart[horiFront], horiSync/4);
}

void setVerticalSyncP1(Color * lineBuffPart){
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
	//uses 32 bit accesses to clear faster

	//set VerticalSync everywhere
	//HAL_DMA_RegisterCallback(memCopyDMA, HAL_DMA_XFER_CPLT_CB_ID, setVerticalSyncP2);
	old_memSet(0x80808080, (uint32_t*)lineBuffPart, horiWhole/4);
 8001624:	2232      	movs	r2, #50	; 0x32
 8001626:	6879      	ldr	r1, [r7, #4]
 8001628:	f04f 3080 	mov.w	r0, #2155905152	; 0x80808080
 800162c:	f7ff fdb6 	bl	800119c <old_memSet>
}
 8001630:	bf00      	nop
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <setVerticalSyncP2>:

void setVerticalSyncP2(Color * lineBuffPart){
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
	//uses 32 bit accesses to clear faster

	//set vertical and Horizontal sync in overlap
	old_memSet(0xC0C0C0C0, (uint32_t*)&lineBuffPart[horiFront], horiSync/4);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	3304      	adds	r3, #4
 8001644:	2206      	movs	r2, #6
 8001646:	4619      	mov	r1, r3
 8001648:	f04f 30c0 	mov.w	r0, #3233857728	; 0xc0c0c0c0
 800164c:	f7ff fda6 	bl	800119c <old_memSet>
}
 8001650:	bf00      	nop
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <setHorizontalSyncP1>:
	old_memSet(0, (uint32_t*)lineBuffPart, horiWhole/4);
	//set Horizontal sync
	old_memSet(0x40404040, (uint32_t*)&lineBuffPart[horiFront], horiSync/4);
}

void setHorizontalSyncP1(Color * lineBuffPart){
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
	//uses 32 bit accesses to clear faster

	//clear VerticalSync everywhere / clear entire buffer
	old_memSet(0, (uint32_t*)lineBuffPart, horiWhole/4);
 8001660:	2232      	movs	r2, #50	; 0x32
 8001662:	6879      	ldr	r1, [r7, #4]
 8001664:	2000      	movs	r0, #0
 8001666:	f7ff fd99 	bl	800119c <old_memSet>
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop

08001674 <setHorizontalSyncP2>:

void setHorizontalSyncP2(Color * lineBuffPart){
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
	//uses 32 bit accesses to clear faster

	//set Horizontal sync
	old_memSet(0x40404040, (uint32_t*)&lineBuffPart[horiFront], horiSync/4);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	3304      	adds	r3, #4
 8001680:	2206      	movs	r2, #6
 8001682:	4619      	mov	r1, r3
 8001684:	f04f 3040 	mov.w	r0, #1077952576	; 0x40404040
 8001688:	f7ff fd88 	bl	800119c <old_memSet>
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}

08001694 <renderLine>:

void __weak renderLine(Color * lineBuffPart, const int lineCount){
 8001694:	b580      	push	{r7, lr}
 8001696:	b098      	sub	sp, #96	; 0x60
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
 800169c:	6039      	str	r1, [r7, #0]
	//both buffers are 32 bit aligned

	char str[81] = { '\0' };
 800169e:	2300      	movs	r3, #0
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	f107 030c 	add.w	r3, r7, #12
 80016a6:	224d      	movs	r2, #77	; 0x4d
 80016a8:	2100      	movs	r1, #0
 80016aa:	4618      	mov	r0, r3
 80016ac:	f003 fc40 	bl	8004f30 <memset>
	int str_len = sprintf(str, "Rendering line %i\r\n", lineCount);
 80016b0:	f107 0308 	add.w	r3, r7, #8
 80016b4:	683a      	ldr	r2, [r7, #0]
 80016b6:	4910      	ldr	r1, [pc, #64]	; (80016f8 <renderLine+0x64>)
 80016b8:	4618      	mov	r0, r3
 80016ba:	f003 fc41 	bl	8004f40 <siprintf>
 80016be:	65f8      	str	r0, [r7, #92]	; 0x5c
	HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 80016c0:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <renderLine+0x68>)
 80016c2:	6818      	ldr	r0, [r3, #0]
 80016c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	f107 0108 	add.w	r1, r7, #8
 80016cc:	f04f 33ff 	mov.w	r3, #4294967295
 80016d0:	f003 f88f 	bl	80047f2 <HAL_UART_Transmit>
	//copy the current line of the screen buffer in to the line buffer
	old_memCopy((uint32_t*)&screenBuff[horiRes*lineCount], (uint32_t *)&lineBuffPart[horiFront+horiSync+horiBack], horiRes/4);
 80016d4:	683a      	ldr	r2, [r7, #0]
 80016d6:	4613      	mov	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	4413      	add	r3, r2
 80016dc:	015b      	lsls	r3, r3, #5
 80016de:	461a      	mov	r2, r3
 80016e0:	4b07      	ldr	r3, [pc, #28]	; (8001700 <renderLine+0x6c>)
 80016e2:	18d0      	adds	r0, r2, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3328      	adds	r3, #40	; 0x28
 80016e8:	2228      	movs	r2, #40	; 0x28
 80016ea:	4619      	mov	r1, r3
 80016ec:	f7ff fd14 	bl	8001118 <old_memCopy>
}
 80016f0:	bf00      	nop
 80016f2:	3760      	adds	r7, #96	; 0x60
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	08005ac4 	.word	0x08005ac4
 80016fc:	200042b8 	.word	0x200042b8
 8001700:	2000040c 	.word	0x2000040c

08001704 <copyLastLine>:

void copyLastLine(Color * activeBuffer, const Color * oldBuffer){
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
	//both buffers are 32 bit aligned
	old_memCopy((uint32_t*)&oldBuffer[horiFront+horiSync+horiBack], (uint32_t *)&activeBuffer[horiFront+horiSync+horiBack], horiRes/4);
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	f103 0028 	add.w	r0, r3, #40	; 0x28
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	3328      	adds	r3, #40	; 0x28
 8001718:	2228      	movs	r2, #40	; 0x28
 800171a:	4619      	mov	r1, r3
 800171c:	f7ff fcfc 	bl	8001118 <old_memCopy>
}
 8001720:	bf00      	nop
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <printVgaState>:


void printVgaState(){
 8001728:	b580      	push	{r7, lr}
 800172a:	b098      	sub	sp, #96	; 0x60
 800172c:	af00      	add	r7, sp, #0
	char * ref_str;
	char str[81] = { '\0' };
 800172e:	2300      	movs	r3, #0
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	f107 0308 	add.w	r3, r7, #8
 8001736:	224d      	movs	r2, #77	; 0x4d
 8001738:	2100      	movs	r1, #0
 800173a:	4618      	mov	r0, r3
 800173c:	f003 fbf8 	bl	8004f30 <memset>
	int str_len = 0;
 8001740:	2300      	movs	r3, #0
 8001742:	65bb      	str	r3, [r7, #88]	; 0x58

	switch(state){
 8001744:	4b46      	ldr	r3, [pc, #280]	; (8001860 <printVgaState+0x138>)
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	2b15      	cmp	r3, #21
 800174a:	d871      	bhi.n	8001830 <printVgaState+0x108>
 800174c:	a201      	add	r2, pc, #4	; (adr r2, 8001754 <printVgaState+0x2c>)
 800174e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001752:	bf00      	nop
 8001754:	080017ad 	.word	0x080017ad
 8001758:	080017b3 	.word	0x080017b3
 800175c:	080017b9 	.word	0x080017b9
 8001760:	080017bf 	.word	0x080017bf
 8001764:	080017c5 	.word	0x080017c5
 8001768:	080017cb 	.word	0x080017cb
 800176c:	080017d1 	.word	0x080017d1
 8001770:	080017d7 	.word	0x080017d7
 8001774:	080017dd 	.word	0x080017dd
 8001778:	080017e3 	.word	0x080017e3
 800177c:	080017e9 	.word	0x080017e9
 8001780:	080017ef 	.word	0x080017ef
 8001784:	080017f5 	.word	0x080017f5
 8001788:	080017fb 	.word	0x080017fb
 800178c:	08001801 	.word	0x08001801
 8001790:	08001807 	.word	0x08001807
 8001794:	0800180d 	.word	0x0800180d
 8001798:	08001813 	.word	0x08001813
 800179c:	08001819 	.word	0x08001819
 80017a0:	0800181f 	.word	0x0800181f
 80017a4:	08001825 	.word	0x08001825
 80017a8:	0800182b 	.word	0x0800182b
	case sDecideNext:ref_str = "sDecideNext";break;
 80017ac:	4b2d      	ldr	r3, [pc, #180]	; (8001864 <printVgaState+0x13c>)
 80017ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017b0:	e041      	b.n	8001836 <printVgaState+0x10e>
	case sRenderLine:ref_str = "sRenderLine";break;
 80017b2:	4b2d      	ldr	r3, [pc, #180]	; (8001868 <printVgaState+0x140>)
 80017b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017b6:	e03e      	b.n	8001836 <printVgaState+0x10e>
	case sDoneRenderLine:ref_str = "sDoneRenderLine";break;
 80017b8:	4b2c      	ldr	r3, [pc, #176]	; (800186c <printVgaState+0x144>)
 80017ba:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017bc:	e03b      	b.n	8001836 <printVgaState+0x10e>
	case sCopyLastLine:ref_str = "sCopyLastLine";break;
 80017be:	4b2c      	ldr	r3, [pc, #176]	; (8001870 <printVgaState+0x148>)
 80017c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017c2:	e038      	b.n	8001836 <printVgaState+0x10e>
	case sDoneCopylastLine:ref_str = "sDoneCopylastLine";break;
 80017c4:	4b2b      	ldr	r3, [pc, #172]	; (8001874 <printVgaState+0x14c>)
 80017c6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017c8:	e035      	b.n	8001836 <printVgaState+0x10e>

	case sExitVisible1:ref_str = "sExitVisible1";break;
 80017ca:	4b2b      	ldr	r3, [pc, #172]	; (8001878 <printVgaState+0x150>)
 80017cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017ce:	e032      	b.n	8001836 <printVgaState+0x10e>
	case sDoneExitVisible1:ref_str = "sDoneExitVisible1";break;
 80017d0:	4b2a      	ldr	r3, [pc, #168]	; (800187c <printVgaState+0x154>)
 80017d2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017d4:	e02f      	b.n	8001836 <printVgaState+0x10e>
	case sExitVisible2:ref_str = "sExitVisible2";break;
 80017d6:	4b2a      	ldr	r3, [pc, #168]	; (8001880 <printVgaState+0x158>)
 80017d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017da:	e02c      	b.n	8001836 <printVgaState+0x10e>
	case sDoneExitVisible2:ref_str = "sDoneExitVisible2";break;
 80017dc:	4b29      	ldr	r3, [pc, #164]	; (8001884 <printVgaState+0x15c>)
 80017de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017e0:	e029      	b.n	8001836 <printVgaState+0x10e>

	case sSetVsync1P1:ref_str = "sSetVsync1P1";break;
 80017e2:	4b29      	ldr	r3, [pc, #164]	; (8001888 <printVgaState+0x160>)
 80017e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017e6:	e026      	b.n	8001836 <printVgaState+0x10e>
	case sSetVsync1P2:ref_str = "sSetVsync1P2";break;
 80017e8:	4b28      	ldr	r3, [pc, #160]	; (800188c <printVgaState+0x164>)
 80017ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017ec:	e023      	b.n	8001836 <printVgaState+0x10e>
	case sDoneSetVsync1:ref_str = "sDoneSetVsync1";break;
 80017ee:	4b28      	ldr	r3, [pc, #160]	; (8001890 <printVgaState+0x168>)
 80017f0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017f2:	e020      	b.n	8001836 <printVgaState+0x10e>
	case sSetVsync2P1:ref_str = "sSetVsync2P1";break;
 80017f4:	4b27      	ldr	r3, [pc, #156]	; (8001894 <printVgaState+0x16c>)
 80017f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017f8:	e01d      	b.n	8001836 <printVgaState+0x10e>
	case sSetVsync2P2:ref_str = "sSetVsync2P2";break;
 80017fa:	4b27      	ldr	r3, [pc, #156]	; (8001898 <printVgaState+0x170>)
 80017fc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80017fe:	e01a      	b.n	8001836 <printVgaState+0x10e>
	case sDoneSetVsync2:ref_str = "sDoneSetVsync2";break;
 8001800:	4b26      	ldr	r3, [pc, #152]	; (800189c <printVgaState+0x174>)
 8001802:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001804:	e017      	b.n	8001836 <printVgaState+0x10e>

	case sSetHsync1P1:ref_str = "sSetHsync1P1";break;
 8001806:	4b26      	ldr	r3, [pc, #152]	; (80018a0 <printVgaState+0x178>)
 8001808:	65fb      	str	r3, [r7, #92]	; 0x5c
 800180a:	e014      	b.n	8001836 <printVgaState+0x10e>
	case sSetHsync1P2:ref_str = "sSetHsync1P2";break;
 800180c:	4b25      	ldr	r3, [pc, #148]	; (80018a4 <printVgaState+0x17c>)
 800180e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001810:	e011      	b.n	8001836 <printVgaState+0x10e>
	case sDoneSetHsync1:ref_str = "sDoneSetHsync1";break;
 8001812:	4b25      	ldr	r3, [pc, #148]	; (80018a8 <printVgaState+0x180>)
 8001814:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001816:	e00e      	b.n	8001836 <printVgaState+0x10e>
	case sSetHsync2P1:ref_str = "sSetHsync2P1";break;
 8001818:	4b24      	ldr	r3, [pc, #144]	; (80018ac <printVgaState+0x184>)
 800181a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800181c:	e00b      	b.n	8001836 <printVgaState+0x10e>
	case sSetHsync2P2:ref_str = "sSetHsync2P2";break;
 800181e:	4b24      	ldr	r3, [pc, #144]	; (80018b0 <printVgaState+0x188>)
 8001820:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001822:	e008      	b.n	8001836 <printVgaState+0x10e>
	case sDoneSetHsync2:ref_str = "sDoneSetHsync2";break;
 8001824:	4b23      	ldr	r3, [pc, #140]	; (80018b4 <printVgaState+0x18c>)
 8001826:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001828:	e005      	b.n	8001836 <printVgaState+0x10e>

	case sEndBuffer:ref_str = "sEndBuffer";break;
 800182a:	4b23      	ldr	r3, [pc, #140]	; (80018b8 <printVgaState+0x190>)
 800182c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800182e:	e002      	b.n	8001836 <printVgaState+0x10e>
	default:ref_str = "Unknown";break;
 8001830:	4b22      	ldr	r3, [pc, #136]	; (80018bc <printVgaState+0x194>)
 8001832:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001834:	bf00      	nop
	}
	str_len = sprintf(str, "Line %i\t vga state %s \t", lineCount, ref_str);
 8001836:	4b22      	ldr	r3, [pc, #136]	; (80018c0 <printVgaState+0x198>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	1d38      	adds	r0, r7, #4
 800183c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800183e:	4921      	ldr	r1, [pc, #132]	; (80018c4 <printVgaState+0x19c>)
 8001840:	f003 fb7e 	bl	8004f40 <siprintf>
 8001844:	65b8      	str	r0, [r7, #88]	; 0x58
	HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 8001846:	4b20      	ldr	r3, [pc, #128]	; (80018c8 <printVgaState+0x1a0>)
 8001848:	6818      	ldr	r0, [r3, #0]
 800184a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800184c:	b29a      	uxth	r2, r3
 800184e:	1d39      	adds	r1, r7, #4
 8001850:	f04f 33ff 	mov.w	r3, #4294967295
 8001854:	f002 ffcd 	bl	80047f2 <HAL_UART_Transmit>
}
 8001858:	bf00      	nop
 800185a:	3760      	adds	r7, #96	; 0x60
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	200042ac 	.word	0x200042ac
 8001864:	08005ad8 	.word	0x08005ad8
 8001868:	08005ae4 	.word	0x08005ae4
 800186c:	08005af0 	.word	0x08005af0
 8001870:	08005b00 	.word	0x08005b00
 8001874:	08005b10 	.word	0x08005b10
 8001878:	08005b24 	.word	0x08005b24
 800187c:	08005b34 	.word	0x08005b34
 8001880:	08005b48 	.word	0x08005b48
 8001884:	08005b58 	.word	0x08005b58
 8001888:	08005b6c 	.word	0x08005b6c
 800188c:	08005b7c 	.word	0x08005b7c
 8001890:	08005b8c 	.word	0x08005b8c
 8001894:	08005b9c 	.word	0x08005b9c
 8001898:	08005bac 	.word	0x08005bac
 800189c:	08005bbc 	.word	0x08005bbc
 80018a0:	08005bcc 	.word	0x08005bcc
 80018a4:	08005bdc 	.word	0x08005bdc
 80018a8:	08005bec 	.word	0x08005bec
 80018ac:	08005bfc 	.word	0x08005bfc
 80018b0:	08005c0c 	.word	0x08005c0c
 80018b4:	08005c1c 	.word	0x08005c1c
 80018b8:	08005c2c 	.word	0x08005c2c
 80018bc:	08005c38 	.word	0x08005c38
 80018c0:	200042a0 	.word	0x200042a0
 80018c4:	08005c40 	.word	0x08005c40
 80018c8:	200042b8 	.word	0x200042b8

080018cc <vgaStateMachine>:

void vgaStateMachine(int activatedFromCircularBuffer){
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

	if(activatedFromCircularBuffer){
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d011      	beq.n	80018fe <vgaStateMachine+0x32>
		if(!readyForNextLine){
			//we ran out of time rendering the last line
			//todo log error
		}
		readyForNextLine = 0;
 80018da:	4ba3      	ldr	r3, [pc, #652]	; (8001b68 <vgaStateMachine+0x29c>)
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
		lineCount++;
 80018e0:	4ba2      	ldr	r3, [pc, #648]	; (8001b6c <vgaStateMachine+0x2a0>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	3301      	adds	r3, #1
 80018e6:	4aa1      	ldr	r2, [pc, #644]	; (8001b6c <vgaStateMachine+0x2a0>)
 80018e8:	6013      	str	r3, [r2, #0]
		Color * tmp = activeBuffer;
 80018ea:	4ba1      	ldr	r3, [pc, #644]	; (8001b70 <vgaStateMachine+0x2a4>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	60fb      	str	r3, [r7, #12]
		activeBuffer = oldBuffer;
 80018f0:	4ba0      	ldr	r3, [pc, #640]	; (8001b74 <vgaStateMachine+0x2a8>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a9e      	ldr	r2, [pc, #632]	; (8001b70 <vgaStateMachine+0x2a4>)
 80018f6:	6013      	str	r3, [r2, #0]
		oldBuffer = tmp;
 80018f8:	4a9e      	ldr	r2, [pc, #632]	; (8001b74 <vgaStateMachine+0x2a8>)
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	6013      	str	r3, [r2, #0]

	}

	while(1){
		printVgaState();
 80018fe:	f7ff ff13 	bl	8001728 <printVgaState>
		switch(state){
 8001902:	4b9d      	ldr	r3, [pc, #628]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001904:	781b      	ldrb	r3, [r3, #0]
 8001906:	2b15      	cmp	r3, #21
 8001908:	d8f9      	bhi.n	80018fe <vgaStateMachine+0x32>
 800190a:	a201      	add	r2, pc, #4	; (adr r2, 8001910 <vgaStateMachine+0x44>)
 800190c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001910:	08001969 	.word	0x08001969
 8001914:	08001983 	.word	0x08001983
 8001918:	080019a1 	.word	0x080019a1
 800191c:	080019af 	.word	0x080019af
 8001920:	080019c7 	.word	0x080019c7
 8001924:	080019ef 	.word	0x080019ef
 8001928:	08001a01 	.word	0x08001a01
 800192c:	08001a0f 	.word	0x08001a0f
 8001930:	08001a21 	.word	0x08001a21
 8001934:	08001a2f 	.word	0x08001a2f
 8001938:	08001a63 	.word	0x08001a63
 800193c:	08001a75 	.word	0x08001a75
 8001940:	08001a83 	.word	0x08001a83
 8001944:	08001a95 	.word	0x08001a95
 8001948:	08001aa7 	.word	0x08001aa7
 800194c:	08001ab5 	.word	0x08001ab5
 8001950:	08001ae9 	.word	0x08001ae9
 8001954:	08001afb 	.word	0x08001afb
 8001958:	08001b09 	.word	0x08001b09
 800195c:	08001b1b 	.word	0x08001b1b
 8001960:	08001b2d 	.word	0x08001b2d
 8001964:	08001b3b 	.word	0x08001b3b
		//Render screen
		case sDecideNext:{
			if(lineCount < vertArea){
 8001968:	4b80      	ldr	r3, [pc, #512]	; (8001b6c <vgaStateMachine+0x2a0>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001970:	da03      	bge.n	800197a <vgaStateMachine+0xae>
				state = sRenderLine;
 8001972:	4b81      	ldr	r3, [pc, #516]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001974:	2201      	movs	r2, #1
 8001976:	701a      	strb	r2, [r3, #0]
			}else{
				state = sExitVisible1;
			}
			break;
 8001978:	e0f0      	b.n	8001b5c <vgaStateMachine+0x290>
				state = sExitVisible1;
 800197a:	4b7f      	ldr	r3, [pc, #508]	; (8001b78 <vgaStateMachine+0x2ac>)
 800197c:	2205      	movs	r2, #5
 800197e:	701a      	strb	r2, [r3, #0]
			break;
 8001980:	e0ec      	b.n	8001b5c <vgaStateMachine+0x290>
		}
		case sRenderLine:{
			renderLine(activeBuffer, lineCount);//render line by copying from screenBuff
 8001982:	4b7b      	ldr	r3, [pc, #492]	; (8001b70 <vgaStateMachine+0x2a4>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a79      	ldr	r2, [pc, #484]	; (8001b6c <vgaStateMachine+0x2a0>)
 8001988:	6812      	ldr	r2, [r2, #0]
 800198a:	4611      	mov	r1, r2
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fe81 	bl	8001694 <renderLine>
			lineUpscale = 1;
 8001992:	4b7a      	ldr	r3, [pc, #488]	; (8001b7c <vgaStateMachine+0x2b0>)
 8001994:	2201      	movs	r2, #1
 8001996:	601a      	str	r2, [r3, #0]
			state = sDoneRenderLine;
 8001998:	4b77      	ldr	r3, [pc, #476]	; (8001b78 <vgaStateMachine+0x2ac>)
 800199a:	2202      	movs	r2, #2
 800199c:	701a      	strb	r2, [r3, #0]
			return;
 800199e:	e0df      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sDoneRenderLine:{
			state = vgaUpscale==1?sDecideNext:sCopyLastLine;
 80019a0:	4b75      	ldr	r3, [pc, #468]	; (8001b78 <vgaStateMachine+0x2ac>)
 80019a2:	2203      	movs	r2, #3
 80019a4:	701a      	strb	r2, [r3, #0]
			readyForNextLine = 1;
 80019a6:	4b70      	ldr	r3, [pc, #448]	; (8001b68 <vgaStateMachine+0x29c>)
 80019a8:	2201      	movs	r2, #1
 80019aa:	601a      	str	r2, [r3, #0]
			return;
 80019ac:	e0d8      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sCopyLastLine:{
			//we are upscaling and can save recourses by copying last buffer
			//would be faster if we could use a fifo queue of dma transfers instead of a circular buffer
			copyLastLine(activeBuffer, oldBuffer);
 80019ae:	4b70      	ldr	r3, [pc, #448]	; (8001b70 <vgaStateMachine+0x2a4>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a70      	ldr	r2, [pc, #448]	; (8001b74 <vgaStateMachine+0x2a8>)
 80019b4:	6812      	ldr	r2, [r2, #0]
 80019b6:	4611      	mov	r1, r2
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff fea3 	bl	8001704 <copyLastLine>
			state = sDoneCopylastLine;
 80019be:	4b6e      	ldr	r3, [pc, #440]	; (8001b78 <vgaStateMachine+0x2ac>)
 80019c0:	2204      	movs	r2, #4
 80019c2:	701a      	strb	r2, [r3, #0]
			return;
 80019c4:	e0cc      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sDoneCopylastLine:{
			lineUpscale++;
 80019c6:	4b6d      	ldr	r3, [pc, #436]	; (8001b7c <vgaStateMachine+0x2b0>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	3301      	adds	r3, #1
 80019cc:	4a6b      	ldr	r2, [pc, #428]	; (8001b7c <vgaStateMachine+0x2b0>)
 80019ce:	6013      	str	r3, [r2, #0]
			if(lineUpscale == vgaUpscale){//waits in current state until we need to render a new line and can't reuse old buffers
 80019d0:	4b6a      	ldr	r3, [pc, #424]	; (8001b7c <vgaStateMachine+0x2b0>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2b04      	cmp	r3, #4
 80019d6:	f040 80c2 	bne.w	8001b5e <vgaStateMachine+0x292>
				lineUpscale = 0;
 80019da:	4b68      	ldr	r3, [pc, #416]	; (8001b7c <vgaStateMachine+0x2b0>)
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
				state = sDecideNext;
 80019e0:	4b65      	ldr	r3, [pc, #404]	; (8001b78 <vgaStateMachine+0x2ac>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	701a      	strb	r2, [r3, #0]
				readyForNextLine = 1;
 80019e6:	4b60      	ldr	r3, [pc, #384]	; (8001b68 <vgaStateMachine+0x29c>)
 80019e8:	2201      	movs	r2, #1
 80019ea:	601a      	str	r2, [r3, #0]
			}
			return;
 80019ec:	e0b7      	b.n	8001b5e <vgaStateMachine+0x292>
		}
		//Exit visible area
		case sExitVisible1:{
			clearVisibleArea(activeBuffer);//clear leftover data in buffer 1
 80019ee:	4b60      	ldr	r3, [pc, #384]	; (8001b70 <vgaStateMachine+0x2a4>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff fe02 	bl	80015fc <clearVisibleArea>
			state = sDoneExitVisible1;
 80019f8:	4b5f      	ldr	r3, [pc, #380]	; (8001b78 <vgaStateMachine+0x2ac>)
 80019fa:	2206      	movs	r2, #6
 80019fc:	701a      	strb	r2, [r3, #0]
			return;
 80019fe:	e0af      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sDoneExitVisible1:{
			state = sExitVisible2;
 8001a00:	4b5d      	ldr	r3, [pc, #372]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001a02:	2207      	movs	r2, #7
 8001a04:	701a      	strb	r2, [r3, #0]
			readyForNextLine = 1;
 8001a06:	4b58      	ldr	r3, [pc, #352]	; (8001b68 <vgaStateMachine+0x29c>)
 8001a08:	2201      	movs	r2, #1
 8001a0a:	601a      	str	r2, [r3, #0]
			return;
 8001a0c:	e0a8      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sExitVisible2:{
			clearVisibleArea(activeBuffer);//clear leftover data in buffer 2
 8001a0e:	4b58      	ldr	r3, [pc, #352]	; (8001b70 <vgaStateMachine+0x2a4>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7ff fdf2 	bl	80015fc <clearVisibleArea>
			state = sDoneExitVisible2;
 8001a18:	4b57      	ldr	r3, [pc, #348]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001a1a:	2208      	movs	r2, #8
 8001a1c:	701a      	strb	r2, [r3, #0]
			return;
 8001a1e:	e09f      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sDoneExitVisible2:{
			state = sSetVsync1P1;
 8001a20:	4b55      	ldr	r3, [pc, #340]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001a22:	2209      	movs	r2, #9
 8001a24:	701a      	strb	r2, [r3, #0]
			readyForNextLine = 1;
 8001a26:	4b50      	ldr	r3, [pc, #320]	; (8001b68 <vgaStateMachine+0x29c>)
 8001a28:	2201      	movs	r2, #1
 8001a2a:	601a      	str	r2, [r3, #0]
			return;
 8001a2c:	e098      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		//Vertical sync
		case sSetVsync1P1:{
			if(lineCount == vertArea + vertFront){//wait until vertical sync starts
 8001a2e:	4b4f      	ldr	r3, [pc, #316]	; (8001b6c <vgaStateMachine+0x2a0>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f5b3 7fce 	cmp.w	r3, #412	; 0x19c
 8001a36:	d110      	bne.n	8001a5a <vgaStateMachine+0x18e>
				setVerticalSyncP1(activeBuffer);//set vertical sync in buffer 1
 8001a38:	4b4d      	ldr	r3, [pc, #308]	; (8001b70 <vgaStateMachine+0x2a4>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f7ff fded 	bl	800161c <setVerticalSyncP1>
				state = sSetVsync1P2;
 8001a42:	4b4d      	ldr	r3, [pc, #308]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001a44:	220a      	movs	r2, #10
 8001a46:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(Vsync_GPIO_Port, Vsync_Pin, GPIO_PIN_SET);
 8001a48:	4b4d      	ldr	r3, [pc, #308]	; (8001b80 <vgaStateMachine+0x2b4>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4a4d      	ldr	r2, [pc, #308]	; (8001b84 <vgaStateMachine+0x2b8>)
 8001a4e:	8811      	ldrh	r1, [r2, #0]
 8001a50:	2201      	movs	r2, #1
 8001a52:	4618      	mov	r0, r3
 8001a54:	f001 fa1c 	bl	8002e90 <HAL_GPIO_WritePin>
			}else{
				readyForNextLine = 1;
			}
			return;
 8001a58:	e082      	b.n	8001b60 <vgaStateMachine+0x294>
				readyForNextLine = 1;
 8001a5a:	4b43      	ldr	r3, [pc, #268]	; (8001b68 <vgaStateMachine+0x29c>)
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	601a      	str	r2, [r3, #0]
			return;
 8001a60:	e07e      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sSetVsync1P2:{
			setVerticalSyncP2(activeBuffer);
 8001a62:	4b43      	ldr	r3, [pc, #268]	; (8001b70 <vgaStateMachine+0x2a4>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7ff fde6 	bl	8001638 <setVerticalSyncP2>
			state = sDoneSetVsync1;
 8001a6c:	4b42      	ldr	r3, [pc, #264]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001a6e:	220b      	movs	r2, #11
 8001a70:	701a      	strb	r2, [r3, #0]
			return;
 8001a72:	e075      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sDoneSetVsync1:{
			state = sSetVsync2P1;
 8001a74:	4b40      	ldr	r3, [pc, #256]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001a76:	220c      	movs	r2, #12
 8001a78:	701a      	strb	r2, [r3, #0]
			readyForNextLine = 1;
 8001a7a:	4b3b      	ldr	r3, [pc, #236]	; (8001b68 <vgaStateMachine+0x29c>)
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	601a      	str	r2, [r3, #0]
			return;
 8001a80:	e06e      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sSetVsync2P1:{
			setVerticalSyncP1(activeBuffer);//set Vertical Sync in buffer 2
 8001a82:	4b3b      	ldr	r3, [pc, #236]	; (8001b70 <vgaStateMachine+0x2a4>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff fdc8 	bl	800161c <setVerticalSyncP1>
			state = sSetVsync2P2;
 8001a8c:	4b3a      	ldr	r3, [pc, #232]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001a8e:	220d      	movs	r2, #13
 8001a90:	701a      	strb	r2, [r3, #0]
			return;
 8001a92:	e065      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sSetVsync2P2:{
			setVerticalSyncP2(activeBuffer);
 8001a94:	4b36      	ldr	r3, [pc, #216]	; (8001b70 <vgaStateMachine+0x2a4>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff fdcd 	bl	8001638 <setVerticalSyncP2>
			state = sDoneSetVsync2;
 8001a9e:	4b36      	ldr	r3, [pc, #216]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001aa0:	220e      	movs	r2, #14
 8001aa2:	701a      	strb	r2, [r3, #0]
			return;
 8001aa4:	e05c      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sDoneSetVsync2:{
			state = sSetHsync1P1;
 8001aa6:	4b34      	ldr	r3, [pc, #208]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001aa8:	220f      	movs	r2, #15
 8001aaa:	701a      	strb	r2, [r3, #0]
			readyForNextLine = 1;
 8001aac:	4b2e      	ldr	r3, [pc, #184]	; (8001b68 <vgaStateMachine+0x29c>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	601a      	str	r2, [r3, #0]
			return;
 8001ab2:	e055      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		//Horizontal sync
		case sSetHsync1P1:{
			if(lineCount == vertArea + vertFront + vertSync){//wait until vertical sync ends
 8001ab4:	4b2d      	ldr	r3, [pc, #180]	; (8001b6c <vgaStateMachine+0x2a0>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f5b3 7fcf 	cmp.w	r3, #414	; 0x19e
 8001abc:	d110      	bne.n	8001ae0 <vgaStateMachine+0x214>
				setHorizontalSyncP1(activeBuffer);//set horizontal sync in buffer 2
 8001abe:	4b2c      	ldr	r3, [pc, #176]	; (8001b70 <vgaStateMachine+0x2a4>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7ff fdc8 	bl	8001658 <setHorizontalSyncP1>
				state = sSetHsync1P2;
 8001ac8:	4b2b      	ldr	r3, [pc, #172]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001aca:	2210      	movs	r2, #16
 8001acc:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(Vsync_GPIO_Port, Vsync_Pin, GPIO_PIN_RESET);
 8001ace:	4b2c      	ldr	r3, [pc, #176]	; (8001b80 <vgaStateMachine+0x2b4>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a2c      	ldr	r2, [pc, #176]	; (8001b84 <vgaStateMachine+0x2b8>)
 8001ad4:	8811      	ldrh	r1, [r2, #0]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f001 f9d9 	bl	8002e90 <HAL_GPIO_WritePin>
			}else{
				readyForNextLine = 1;
			}
			return;
 8001ade:	e03f      	b.n	8001b60 <vgaStateMachine+0x294>
				readyForNextLine = 1;
 8001ae0:	4b21      	ldr	r3, [pc, #132]	; (8001b68 <vgaStateMachine+0x29c>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	601a      	str	r2, [r3, #0]
			return;
 8001ae6:	e03b      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sSetHsync1P2:{
			setHorizontalSyncP2(activeBuffer);
 8001ae8:	4b21      	ldr	r3, [pc, #132]	; (8001b70 <vgaStateMachine+0x2a4>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff fdc1 	bl	8001674 <setHorizontalSyncP2>
			state = sDoneSetHsync1;
 8001af2:	4b21      	ldr	r3, [pc, #132]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001af4:	2211      	movs	r2, #17
 8001af6:	701a      	strb	r2, [r3, #0]
			return;
 8001af8:	e032      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sDoneSetHsync1:{
			state = sSetHsync2P1;
 8001afa:	4b1f      	ldr	r3, [pc, #124]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001afc:	2212      	movs	r2, #18
 8001afe:	701a      	strb	r2, [r3, #0]
			readyForNextLine = 1;
 8001b00:	4b19      	ldr	r3, [pc, #100]	; (8001b68 <vgaStateMachine+0x29c>)
 8001b02:	2201      	movs	r2, #1
 8001b04:	601a      	str	r2, [r3, #0]
			return;
 8001b06:	e02b      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sSetHsync2P1:{
			setVerticalSyncP1(activeBuffer);//set Horizontal Sync in buffer 2
 8001b08:	4b19      	ldr	r3, [pc, #100]	; (8001b70 <vgaStateMachine+0x2a4>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff fd85 	bl	800161c <setVerticalSyncP1>
			state = sSetHsync2P2;
 8001b12:	4b19      	ldr	r3, [pc, #100]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001b14:	2213      	movs	r2, #19
 8001b16:	701a      	strb	r2, [r3, #0]
			return;
 8001b18:	e022      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sSetHsync2P2:{
			setVerticalSyncP2(activeBuffer);
 8001b1a:	4b15      	ldr	r3, [pc, #84]	; (8001b70 <vgaStateMachine+0x2a4>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff fd8a 	bl	8001638 <setVerticalSyncP2>
			state = sDoneSetHsync2;
 8001b24:	4b14      	ldr	r3, [pc, #80]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001b26:	2214      	movs	r2, #20
 8001b28:	701a      	strb	r2, [r3, #0]
			return;
 8001b2a:	e019      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sDoneSetHsync2:{
			state = sEndBuffer;
 8001b2c:	4b12      	ldr	r3, [pc, #72]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001b2e:	2215      	movs	r2, #21
 8001b30:	701a      	strb	r2, [r3, #0]
			readyForNextLine = 1;
 8001b32:	4b0d      	ldr	r3, [pc, #52]	; (8001b68 <vgaStateMachine+0x29c>)
 8001b34:	2201      	movs	r2, #1
 8001b36:	601a      	str	r2, [r3, #0]
			return;
 8001b38:	e012      	b.n	8001b60 <vgaStateMachine+0x294>
		}
		case sEndBuffer:{
			if(lineCount == vertWhole){//wait until end of the screen
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <vgaStateMachine+0x2a0>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f240 12c1 	movw	r2, #449	; 0x1c1
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d106      	bne.n	8001b54 <vgaStateMachine+0x288>
				state = sDecideNext;
 8001b46:	4b0c      	ldr	r3, [pc, #48]	; (8001b78 <vgaStateMachine+0x2ac>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	701a      	strb	r2, [r3, #0]
				lineCount = -1;// set line count back to the start
 8001b4c:	4b07      	ldr	r3, [pc, #28]	; (8001b6c <vgaStateMachine+0x2a0>)
 8001b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8001b52:	601a      	str	r2, [r3, #0]
			}
			readyForNextLine = 1;
 8001b54:	4b04      	ldr	r3, [pc, #16]	; (8001b68 <vgaStateMachine+0x29c>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	601a      	str	r2, [r3, #0]
			return;
 8001b5a:	e001      	b.n	8001b60 <vgaStateMachine+0x294>
		printVgaState();
 8001b5c:	e6cf      	b.n	80018fe <vgaStateMachine+0x32>
			return;
 8001b5e:	bf00      	nop
		}
		}


	}
}
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	200042a8 	.word	0x200042a8
 8001b6c:	200042a0 	.word	0x200042a0
 8001b70:	200042b0 	.word	0x200042b0
 8001b74:	200042b4 	.word	0x200042b4
 8001b78:	200042ac 	.word	0x200042ac
 8001b7c:	200042a4 	.word	0x200042a4
 8001b80:	20004298 	.word	0x20004298
 8001b84:	2000429c 	.word	0x2000429c

08001b88 <dumpBuffer>:

char strDumpBuff[1000];
void dumpBuffer(char * dump, uint32_t bytes, uint32_t * indicatorLength, char * indicator, uint32_t columnSets){
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b08e      	sub	sp, #56	; 0x38
 8001b8c:	af02      	add	r7, sp, #8
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
 8001b94:	603b      	str	r3, [r7, #0]
	char * str = strDumpBuff;
 8001b96:	4b66      	ldr	r3, [pc, #408]	; (8001d30 <dumpBuffer+0x1a8>)
 8001b98:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t nextIndicator;
	if(indicatorLength != NULL){
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <dumpBuffer+0x1e>
		nextIndicator = *indicatorLength;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	62bb      	str	r3, [r7, #40]	; 0x28
	}
	str += sprintf(str, "      ");
 8001ba6:	4963      	ldr	r1, [pc, #396]	; (8001d34 <dumpBuffer+0x1ac>)
 8001ba8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001baa:	f003 f9c9 	bl	8004f40 <siprintf>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bb4:	4413      	add	r3, r2
 8001bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(uint32_t i = 0; i < columnSets; i++){
 8001bb8:	2300      	movs	r3, #0
 8001bba:	627b      	str	r3, [r7, #36]	; 0x24
 8001bbc:	e00b      	b.n	8001bd6 <dumpBuffer+0x4e>
		str += sprintf(str, "0   1   2   3   4   5   6   7   8   9   a   b   c   d   e   f    ");
 8001bbe:	495e      	ldr	r1, [pc, #376]	; (8001d38 <dumpBuffer+0x1b0>)
 8001bc0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001bc2:	f003 f9bd 	bl	8004f40 <siprintf>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	461a      	mov	r2, r3
 8001bca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bcc:	4413      	add	r3, r2
 8001bce:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(uint32_t i = 0; i < columnSets; i++){
 8001bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8001bd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d3ef      	bcc.n	8001bbe <dumpBuffer+0x36>
	}
	str += sprintf(str, "\n\r");
 8001bde:	4957      	ldr	r1, [pc, #348]	; (8001d3c <dumpBuffer+0x1b4>)
 8001be0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001be2:	f003 f9ad 	bl	8004f40 <siprintf>
 8001be6:	4603      	mov	r3, r0
 8001be8:	461a      	mov	r2, r3
 8001bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bec:	4413      	add	r3, r2
 8001bee:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(uint32_t i = 0; i < bytes;){
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	623b      	str	r3, [r7, #32]
 8001bf4:	e07f      	b.n	8001cf6 <dumpBuffer+0x16e>

		str += sprintf(str, "%3lx ", i / (16));
 8001bf6:	6a3b      	ldr	r3, [r7, #32]
 8001bf8:	091b      	lsrs	r3, r3, #4
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	4950      	ldr	r1, [pc, #320]	; (8001d40 <dumpBuffer+0x1b8>)
 8001bfe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c00:	f003 f99e 	bl	8004f40 <siprintf>
 8001c04:	4603      	mov	r3, r0
 8001c06:	461a      	mov	r2, r3
 8001c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c0a:	4413      	add	r3, r2
 8001c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
		for(uint32_t columnSetI = 0; columnSetI < columnSets; columnSetI++){
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61fb      	str	r3, [r7, #28]
 8001c12:	e063      	b.n	8001cdc <dumpBuffer+0x154>
			for(uint32_t j = i+16; i<j && i < bytes; i++){
 8001c14:	6a3b      	ldr	r3, [r7, #32]
 8001c16:	3310      	adds	r3, #16
 8001c18:	61bb      	str	r3, [r7, #24]
 8001c1a:	e038      	b.n	8001c8e <dumpBuffer+0x106>
				uint32_t tmp = dump[i];
 8001c1c:	68fa      	ldr	r2, [r7, #12]
 8001c1e:	6a3b      	ldr	r3, [r7, #32]
 8001c20:	4413      	add	r3, r2
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	617b      	str	r3, [r7, #20]
				if(indicatorLength == NULL){
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d10a      	bne.n	8001c42 <dumpBuffer+0xba>
					str += sprintf(str, " %02lx ", tmp);
 8001c2c:	697a      	ldr	r2, [r7, #20]
 8001c2e:	4945      	ldr	r1, [pc, #276]	; (8001d44 <dumpBuffer+0x1bc>)
 8001c30:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c32:	f003 f985 	bl	8004f40 <siprintf>
 8001c36:	4603      	mov	r3, r0
 8001c38:	461a      	mov	r2, r3
 8001c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c3c:	4413      	add	r3, r2
 8001c3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c40:	e022      	b.n	8001c88 <dumpBuffer+0x100>
				}else{
					if(i == nextIndicator){
 8001c42:	6a3a      	ldr	r2, [r7, #32]
 8001c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d10d      	bne.n	8001c66 <dumpBuffer+0xde>
						indicatorLength++;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3304      	adds	r3, #4
 8001c4e:	607b      	str	r3, [r7, #4]
						nextIndicator += *indicatorLength;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001c56:	4413      	add	r3, r2
 8001c58:	62bb      	str	r3, [r7, #40]	; 0x28
						indicator++;
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	603b      	str	r3, [r7, #0]
						indicator++;
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	3301      	adds	r3, #1
 8001c64:	603b      	str	r3, [r7, #0]
					}
					str += sprintf(str, "%c%02lx%c", *indicator, tmp, *(indicator+1));
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	3301      	adds	r3, #1
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	4934      	ldr	r1, [pc, #208]	; (8001d48 <dumpBuffer+0x1c0>)
 8001c78:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c7a:	f003 f961 	bl	8004f40 <siprintf>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	461a      	mov	r2, r3
 8001c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c84:	4413      	add	r3, r2
 8001c86:	62fb      	str	r3, [r7, #44]	; 0x2c
			for(uint32_t j = i+16; i<j && i < bytes; i++){
 8001c88:	6a3b      	ldr	r3, [r7, #32]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	623b      	str	r3, [r7, #32]
 8001c8e:	6a3a      	ldr	r2, [r7, #32]
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d203      	bcs.n	8001c9e <dumpBuffer+0x116>
 8001c96:	6a3a      	ldr	r2, [r7, #32]
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d3be      	bcc.n	8001c1c <dumpBuffer+0x94>
				}
			}
			str += sprintf(str, "  ");
 8001c9e:	492b      	ldr	r1, [pc, #172]	; (8001d4c <dumpBuffer+0x1c4>)
 8001ca0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001ca2:	f003 f94d 	bl	8004f40 <siprintf>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	461a      	mov	r2, r3
 8001caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cac:	4413      	add	r3, r2
 8001cae:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(str - strDumpBuff > sizeof(strDumpBuff)/2){
 8001cb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cb2:	4a1f      	ldr	r2, [pc, #124]	; (8001d30 <dumpBuffer+0x1a8>)
 8001cb4:	1a9b      	subs	r3, r3, r2
 8001cb6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001cba:	d90c      	bls.n	8001cd6 <dumpBuffer+0x14e>
				HAL_UART_Transmit(huartE, (uint8_t*) strDumpBuff, str - strDumpBuff, HAL_MAX_DELAY);
 8001cbc:	4b24      	ldr	r3, [pc, #144]	; (8001d50 <dumpBuffer+0x1c8>)
 8001cbe:	6818      	ldr	r0, [r3, #0]
 8001cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cc2:	4a1b      	ldr	r2, [pc, #108]	; (8001d30 <dumpBuffer+0x1a8>)
 8001cc4:	1a9b      	subs	r3, r3, r2
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8001ccc:	4918      	ldr	r1, [pc, #96]	; (8001d30 <dumpBuffer+0x1a8>)
 8001cce:	f002 fd90 	bl	80047f2 <HAL_UART_Transmit>
				str = strDumpBuff;
 8001cd2:	4b17      	ldr	r3, [pc, #92]	; (8001d30 <dumpBuffer+0x1a8>)
 8001cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
		for(uint32_t columnSetI = 0; columnSetI < columnSets; columnSetI++){
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	61fb      	str	r3, [r7, #28]
 8001cdc:	69fa      	ldr	r2, [r7, #28]
 8001cde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	d397      	bcc.n	8001c14 <dumpBuffer+0x8c>
			}
		}
		str += sprintf(str, "\n\r");
 8001ce4:	4915      	ldr	r1, [pc, #84]	; (8001d3c <dumpBuffer+0x1b4>)
 8001ce6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001ce8:	f003 f92a 	bl	8004f40 <siprintf>
 8001cec:	4603      	mov	r3, r0
 8001cee:	461a      	mov	r2, r3
 8001cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cf2:	4413      	add	r3, r2
 8001cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(uint32_t i = 0; i < bytes;){
 8001cf6:	6a3a      	ldr	r2, [r7, #32]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	f4ff af7b 	bcc.w	8001bf6 <dumpBuffer+0x6e>
	}
	str += sprintf(str, "\n\r");
 8001d00:	490e      	ldr	r1, [pc, #56]	; (8001d3c <dumpBuffer+0x1b4>)
 8001d02:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001d04:	f003 f91c 	bl	8004f40 <siprintf>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d0e:	4413      	add	r3, r2
 8001d10:	62fb      	str	r3, [r7, #44]	; 0x2c
	//str += sprintf(str, "\0");
	HAL_UART_Transmit(huartE, (uint8_t*) strDumpBuff, str - strDumpBuff, HAL_MAX_DELAY);
 8001d12:	4b0f      	ldr	r3, [pc, #60]	; (8001d50 <dumpBuffer+0x1c8>)
 8001d14:	6818      	ldr	r0, [r3, #0]
 8001d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d18:	4a05      	ldr	r2, [pc, #20]	; (8001d30 <dumpBuffer+0x1a8>)
 8001d1a:	1a9b      	subs	r3, r3, r2
 8001d1c:	b29a      	uxth	r2, r3
 8001d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001d22:	4903      	ldr	r1, [pc, #12]	; (8001d30 <dumpBuffer+0x1a8>)
 8001d24:	f002 fd65 	bl	80047f2 <HAL_UART_Transmit>
}
 8001d28:	bf00      	nop
 8001d2a:	3730      	adds	r7, #48	; 0x30
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	200042bc 	.word	0x200042bc
 8001d34:	08005c58 	.word	0x08005c58
 8001d38:	08005c60 	.word	0x08005c60
 8001d3c:	08005ca4 	.word	0x08005ca4
 8001d40:	08005ca8 	.word	0x08005ca8
 8001d44:	08005cb0 	.word	0x08005cb0
 8001d48:	08005cb8 	.word	0x08005cb8
 8001d4c:	08005c5c 	.word	0x08005c5c
 8001d50:	200042b8 	.word	0x200042b8

08001d54 <vgaDriver>:
#ifdef vgaDebug
	int str_len;
	char str[81] = {'\0'};
	static char * ref_str = "null";
#endif
	lineCount++;
 8001d54:	4b30      	ldr	r3, [pc, #192]	; (8001e18 <vgaDriver+0xc4>)
		activeBuffer = oldBuffer;
 8001d56:	4931      	ldr	r1, [pc, #196]	; (8001e1c <vgaDriver+0xc8>)
		Color * tmp = activeBuffer;
 8001d58:	4a31      	ldr	r2, [pc, #196]	; (8001e20 <vgaDriver+0xcc>)
		activeBuffer = oldBuffer;
 8001d5a:	6808      	ldr	r0, [r1, #0]
void __attribute__((optimize("O3"))) vgaDriver(){
 8001d5c:	b430      	push	{r4, r5}
	lineCount++;
 8001d5e:	681c      	ldr	r4, [r3, #0]
		Color * tmp = activeBuffer;
 8001d60:	6815      	ldr	r5, [r2, #0]
		activeBuffer = oldBuffer;
 8001d62:	6010      	str	r0, [r2, #0]
	lineCount++;
 8001d64:	1c62      	adds	r2, r4, #1
	if(lineCount < vertArea){//send line
 8001d66:	f5b2 7fc8 	cmp.w	r2, #400	; 0x190
		oldBuffer = tmp;
 8001d6a:	600d      	str	r5, [r1, #0]
	lineCount++;
 8001d6c:	601a      	str	r2, [r3, #0]
	if(lineCount < vertArea){//send line
 8001d6e:	da1f      	bge.n	8001db0 <vgaDriver+0x5c>
		ref_str = "render line";
#endif
		//renderLine(activeBuffer, lineCount);
		//while(HAL_DMA_PollForTransfer(memCopyDMA, HAL_DMA_FULL_TRANSFER, 100)){HAL_Delay(1);};
		uint32_t * active32 = (uint32_t*)&activeBuffer[horiWhole-horiRes];
		uint32_t * screen32 = (uint32_t*)&screenBuff[(lineCount/vgaUpscale)*horiRes];
 8001d70:	1e11      	subs	r1, r2, #0
 8001d72:	bfb8      	it	lt
 8001d74:	1d21      	addlt	r1, r4, #4
 8001d76:	4a2b      	ldr	r2, [pc, #172]	; (8001e24 <vgaDriver+0xd0>)
 8001d78:	f021 0c03 	bic.w	ip, r1, #3
 8001d7c:	eb0c 01a1 	add.w	r1, ip, r1, asr #2
 8001d80:	eb02 1441 	add.w	r4, r2, r1, lsl #5
		uint32_t * active32 = (uint32_t*)&activeBuffer[horiWhole-horiRes];
 8001d84:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8001d88:	3404      	adds	r4, #4
 8001d8a:	42a3      	cmp	r3, r4
		uint32_t * screen32 = (uint32_t*)&screenBuff[(lineCount/vgaUpscale)*horiRes];
 8001d8c:	eb02 1241 	add.w	r2, r2, r1, lsl #5
 8001d90:	d028      	beq.n	8001de4 <vgaDriver+0x90>
 8001d92:	ea42 0103 	orr.w	r1, r2, r3
 8001d96:	0749      	lsls	r1, r1, #29
 8001d98:	d124      	bne.n	8001de4 <vgaDriver+0x90>
 8001d9a:	3a08      	subs	r2, #8
 8001d9c:	f100 0cc8 	add.w	ip, r0, #200	; 0xc8
		for(uint32_t i = 0; i < horiRes/4;i++){
			*active32 = *screen32;
 8001da0:	e9f2 0102 	ldrd	r0, r1, [r2, #8]!
 8001da4:	e8e3 0102 	strd	r0, r1, [r3], #8
 8001da8:	459c      	cmp	ip, r3
 8001daa:	d1f9      	bne.n	8001da0 <vgaDriver+0x4c>
	str_len = sprintf(str, "Line %i\t %s \n\r", lineCount, ref_str);
	HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
	uint32_t indicatorLengths[] = {horiFront, horiSync, horiBack, horiRes, horiFront, horiSync, horiBack, horiRes};
	dumpBuffer((char*)lineBuff, horiWhole*2, indicatorLengths, "  []  ||  []  ||EE", 2);
#endif
}
 8001dac:	bc30      	pop	{r4, r5}
 8001dae:	4770      	bx	lr
	}else if(lineCount == vertArea){//last line clear
 8001db0:	d012      	beq.n	8001dd8 <vgaDriver+0x84>
	}else if(lineCount == vertArea + 1){//last line clear buffer
 8001db2:	f240 1191 	movw	r1, #401	; 0x191
 8001db6:	428a      	cmp	r2, r1
 8001db8:	d00e      	beq.n	8001dd8 <vgaDriver+0x84>
	}else if(lineCount == vertArea + vertFront){//enter vertical sync todo check for of by one error
 8001dba:	f5b2 7fce 	cmp.w	r2, #412	; 0x19c
 8001dbe:	d01a      	beq.n	8001df6 <vgaDriver+0xa2>
	}else if(lineCount == vertArea + vertFront + vertSync){//exit vertical sync
 8001dc0:	f5b2 7fcf 	cmp.w	r2, #414	; 0x19e
 8001dc4:	d01f      	beq.n	8001e06 <vgaDriver+0xb2>
	}else if(lineCount >= vertWhole){//return to beginning
 8001dc6:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
		lineCount = -1;
 8001dca:	bfc8      	it	gt
 8001dcc:	f04f 32ff 	movgt.w	r2, #4294967295
}
 8001dd0:	bc30      	pop	{r4, r5}
		lineCount = -1;
 8001dd2:	bfc8      	it	gt
 8001dd4:	601a      	strgt	r2, [r3, #0]
}
 8001dd6:	4770      	bx	lr
 8001dd8:	bc30      	pop	{r4, r5}
			*active32 = 0;
 8001dda:	22a0      	movs	r2, #160	; 0xa0
 8001ddc:	2100      	movs	r1, #0
 8001dde:	3028      	adds	r0, #40	; 0x28
 8001de0:	f003 b8a6 	b.w	8004f30 <memset>
 8001de4:	3a04      	subs	r2, #4
 8001de6:	30c8      	adds	r0, #200	; 0xc8
			*active32 = *screen32;
 8001de8:	f852 1f04 	ldr.w	r1, [r2, #4]!
 8001dec:	f843 1b04 	str.w	r1, [r3], #4
		for(uint32_t i = 0; i < horiRes/4;i++){
 8001df0:	4298      	cmp	r0, r3
 8001df2:	d1f9      	bne.n	8001de8 <vgaDriver+0x94>
 8001df4:	e7da      	b.n	8001dac <vgaDriver+0x58>
		HAL_GPIO_WritePin(Vsync_GPIO_Port, Vsync_Pin, GPIO_PIN_SET);
 8001df6:	4a0c      	ldr	r2, [pc, #48]	; (8001e28 <vgaDriver+0xd4>)
 8001df8:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <vgaDriver+0xd8>)
 8001dfa:	8811      	ldrh	r1, [r2, #0]
 8001dfc:	6818      	ldr	r0, [r3, #0]
}
 8001dfe:	bc30      	pop	{r4, r5}
		HAL_GPIO_WritePin(Vsync_GPIO_Port, Vsync_Pin, GPIO_PIN_SET);
 8001e00:	2201      	movs	r2, #1
 8001e02:	f001 b845 	b.w	8002e90 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Vsync_GPIO_Port, Vsync_Pin, GPIO_PIN_RESET);
 8001e06:	4a08      	ldr	r2, [pc, #32]	; (8001e28 <vgaDriver+0xd4>)
 8001e08:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <vgaDriver+0xd8>)
 8001e0a:	8811      	ldrh	r1, [r2, #0]
 8001e0c:	6818      	ldr	r0, [r3, #0]
}
 8001e0e:	bc30      	pop	{r4, r5}
		HAL_GPIO_WritePin(Vsync_GPIO_Port, Vsync_Pin, GPIO_PIN_RESET);
 8001e10:	2200      	movs	r2, #0
 8001e12:	f001 b83d 	b.w	8002e90 <HAL_GPIO_WritePin>
 8001e16:	bf00      	nop
 8001e18:	200042a0 	.word	0x200042a0
 8001e1c:	200042b4 	.word	0x200042b4
 8001e20:	200042b0 	.word	0x200042b0
 8001e24:	2000040c 	.word	0x2000040c
 8001e28:	2000429c 	.word	0x2000429c
 8001e2c:	20004298 	.word	0x20004298

08001e30 <vgaHalfCallBack>:

void vgaHalfCallBack(DMA_HandleTypeDef *_hdma){
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
	//prepareLine(lineBuff, &lineBuff[horiWhole]);
	//readyForNextLine++;
	//vga_DMA_XFER_HALFCPLT_CB_ID();
	vgaDriver();
 8001e38:	f7ff ff8c 	bl	8001d54 <vgaDriver>
	//vgaStateMachine(1);
}
 8001e3c:	bf00      	nop
 8001e3e:	3708      	adds	r7, #8
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <vgaFullCallBack>:

void vgaFullCallBack(DMA_HandleTypeDef *_hdma){
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
	//prepareLine(&lineBuff[horiWhole], lineBuff);
	//readyForNextLine++;
	//vga_DMA_XFER_CPLT_CB_ID();
	vgaDriver();
 8001e4c:	f7ff ff82 	bl	8001d54 <vgaDriver>
	//vgaStateMachine(1);
}
 8001e50:	bf00      	nop
 8001e52:	3708      	adds	r7, #8
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}

08001e58 <vgaCopyAndSetCallBack>:

void vgaCopyAndSetCallBack(DMA_HandleTypeDef *_hdma){
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b098      	sub	sp, #96	; 0x60
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
	char str[81] = { '\0' };
 8001e60:	2300      	movs	r3, #0
 8001e62:	60bb      	str	r3, [r7, #8]
 8001e64:	f107 030c 	add.w	r3, r7, #12
 8001e68:	224d      	movs	r2, #77	; 0x4d
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f003 f85f 	bl	8004f30 <memset>
	int str_len = sprintf(str, "memCopyDMA\r\n");
 8001e72:	f107 0308 	add.w	r3, r7, #8
 8001e76:	490b      	ldr	r1, [pc, #44]	; (8001ea4 <vgaCopyAndSetCallBack+0x4c>)
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f003 f861 	bl	8004f40 <siprintf>
 8001e7e:	65f8      	str	r0, [r7, #92]	; 0x5c
	HAL_UART_Transmit(huartE, (uint8_t*) str, str_len, HAL_MAX_DELAY);
 8001e80:	4b09      	ldr	r3, [pc, #36]	; (8001ea8 <vgaCopyAndSetCallBack+0x50>)
 8001e82:	6818      	ldr	r0, [r3, #0]
 8001e84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e86:	b29a      	uxth	r2, r3
 8001e88:	f107 0108 	add.w	r1, r7, #8
 8001e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e90:	f002 fcaf 	bl	80047f2 <HAL_UART_Transmit>
	vgaStateMachine(0);
 8001e94:	2000      	movs	r0, #0
 8001e96:	f7ff fd19 	bl	80018cc <vgaStateMachine>
}
 8001e9a:	bf00      	nop
 8001e9c:	3760      	adds	r7, #96	; 0x60
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	08005cc4 	.word	0x08005cc4
 8001ea8:	200042b8 	.word	0x200042b8

08001eac <vgaSetup>:
		TIM_HandleTypeDef * vgaPixelTimer_,
		DMA_HandleTypeDef * vgaCircularDMA_,
		DMA_HandleTypeDef * memCopyDMA_,
		GPIO_TypeDef* Vsync_GPIO_Port_,
		uint16_t Vsync_Pin_
		){
 8001eac:	b480      	push	{r7}
 8001eae:	b089      	sub	sp, #36	; 0x24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
 8001eb8:	603b      	str	r3, [r7, #0]

	vgaPixelTimer = vgaPixelTimer_;
 8001eba:	4a33      	ldr	r2, [pc, #204]	; (8001f88 <vgaSetup+0xdc>)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6013      	str	r3, [r2, #0]
	vgaCircularDMA = vgaCircularDMA_;
 8001ec0:	4a32      	ldr	r2, [pc, #200]	; (8001f8c <vgaSetup+0xe0>)
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	6013      	str	r3, [r2, #0]
	memCopyDMA = memCopyDMA_;
 8001ec6:	4a32      	ldr	r2, [pc, #200]	; (8001f90 <vgaSetup+0xe4>)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6013      	str	r3, [r2, #0]

	Vsync_GPIO_Port = Vsync_GPIO_Port_;
 8001ecc:	4a31      	ldr	r2, [pc, #196]	; (8001f94 <vgaSetup+0xe8>)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	6013      	str	r3, [r2, #0]
	Vsync_Pin = Vsync_Pin_;
 8001ed2:	4a31      	ldr	r2, [pc, #196]	; (8001f98 <vgaSetup+0xec>)
 8001ed4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001ed6:	8013      	strh	r3, [r2, #0]

	lineCount = 0; //vertArea + vertFront - 1 - 2;//start right after a vertical sync
 8001ed8:	4b30      	ldr	r3, [pc, #192]	; (8001f9c <vgaSetup+0xf0>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
	lineUpscale = 0;//copy old buffer if non zero
 8001ede:	4b30      	ldr	r3, [pc, #192]	; (8001fa0 <vgaSetup+0xf4>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
	readyForNextLine = 1;
 8001ee4:	4b2f      	ldr	r3, [pc, #188]	; (8001fa4 <vgaSetup+0xf8>)
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	601a      	str	r2, [r3, #0]
	state = sSetVsync1P1;
 8001eea:	4b2f      	ldr	r3, [pc, #188]	; (8001fa8 <vgaSetup+0xfc>)
 8001eec:	2209      	movs	r2, #9
 8001eee:	701a      	strb	r2, [r3, #0]
	activeBuffer = lineBuff;
 8001ef0:	4b2e      	ldr	r3, [pc, #184]	; (8001fac <vgaSetup+0x100>)
 8001ef2:	4a2f      	ldr	r2, [pc, #188]	; (8001fb0 <vgaSetup+0x104>)
 8001ef4:	601a      	str	r2, [r3, #0]
	oldBuffer = &lineBuff[horiWhole];
 8001ef6:	4b2f      	ldr	r3, [pc, #188]	; (8001fb4 <vgaSetup+0x108>)
 8001ef8:	4a2f      	ldr	r2, [pc, #188]	; (8001fb8 <vgaSetup+0x10c>)
 8001efa:	601a      	str	r2, [r3, #0]

	for(uint32_t i = 0; i < horiWhole; i += 2){//clear all
 8001efc:	2300      	movs	r3, #0
 8001efe:	61fb      	str	r3, [r7, #28]
 8001f00:	e00e      	b.n	8001f20 <vgaSetup+0x74>
		activeBuffer[i].value = 0;
 8001f02:	4b2a      	ldr	r3, [pc, #168]	; (8001fac <vgaSetup+0x100>)
 8001f04:	681a      	ldr	r2, [r3, #0]
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	4413      	add	r3, r2
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	701a      	strb	r2, [r3, #0]
		oldBuffer[i].value = 0;
 8001f0e:	4b29      	ldr	r3, [pc, #164]	; (8001fb4 <vgaSetup+0x108>)
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	4413      	add	r3, r2
 8001f16:	2200      	movs	r2, #0
 8001f18:	701a      	strb	r2, [r3, #0]
	for(uint32_t i = 0; i < horiWhole; i += 2){//clear all
 8001f1a:	69fb      	ldr	r3, [r7, #28]
 8001f1c:	3302      	adds	r3, #2
 8001f1e:	61fb      	str	r3, [r7, #28]
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	2bc7      	cmp	r3, #199	; 0xc7
 8001f24:	d9ed      	bls.n	8001f02 <vgaSetup+0x56>
	}
	for(uint32_t i = 0; i < horiRes; i++){//load test data
 8001f26:	2300      	movs	r3, #0
 8001f28:	61bb      	str	r3, [r7, #24]
 8001f2a:	e00e      	b.n	8001f4a <vgaSetup+0x9e>
		activeBuffer[i].value = 0x0;
 8001f2c:	4b1f      	ldr	r3, [pc, #124]	; (8001fac <vgaSetup+0x100>)
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	4413      	add	r3, r2
 8001f34:	2200      	movs	r2, #0
 8001f36:	701a      	strb	r2, [r3, #0]
		oldBuffer[i].value = 0x00;
 8001f38:	4b1e      	ldr	r3, [pc, #120]	; (8001fb4 <vgaSetup+0x108>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	4413      	add	r3, r2
 8001f40:	2200      	movs	r2, #0
 8001f42:	701a      	strb	r2, [r3, #0]
	for(uint32_t i = 0; i < horiRes; i++){//load test data
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	3301      	adds	r3, #1
 8001f48:	61bb      	str	r3, [r7, #24]
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	2b9f      	cmp	r3, #159	; 0x9f
 8001f4e:	d9ed      	bls.n	8001f2c <vgaSetup+0x80>
	}
	for(uint32_t i = horiFront; i < horiFront + horiSync; i++){//set horizontal sync
 8001f50:	2304      	movs	r3, #4
 8001f52:	617b      	str	r3, [r7, #20]
 8001f54:	e00e      	b.n	8001f74 <vgaSetup+0xc8>
		activeBuffer[i].value = 0x80;
 8001f56:	4b15      	ldr	r3, [pc, #84]	; (8001fac <vgaSetup+0x100>)
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	4413      	add	r3, r2
 8001f5e:	2280      	movs	r2, #128	; 0x80
 8001f60:	701a      	strb	r2, [r3, #0]
		oldBuffer[i].value = 0x80;
 8001f62:	4b14      	ldr	r3, [pc, #80]	; (8001fb4 <vgaSetup+0x108>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	4413      	add	r3, r2
 8001f6a:	2280      	movs	r2, #128	; 0x80
 8001f6c:	701a      	strb	r2, [r3, #0]
	for(uint32_t i = horiFront; i < horiFront + horiSync; i++){//set horizontal sync
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	3301      	adds	r3, #1
 8001f72:	617b      	str	r3, [r7, #20]
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	2b1b      	cmp	r3, #27
 8001f78:	d9ed      	bls.n	8001f56 <vgaSetup+0xaa>
	}
}
 8001f7a:	bf00      	nop
 8001f7c:	bf00      	nop
 8001f7e:	3724      	adds	r7, #36	; 0x24
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	2000428c 	.word	0x2000428c
 8001f8c:	20004290 	.word	0x20004290
 8001f90:	20004294 	.word	0x20004294
 8001f94:	20004298 	.word	0x20004298
 8001f98:	2000429c 	.word	0x2000429c
 8001f9c:	200042a0 	.word	0x200042a0
 8001fa0:	200042a4 	.word	0x200042a4
 8001fa4:	200042a8 	.word	0x200042a8
 8001fa8:	200042ac 	.word	0x200042ac
 8001fac:	200042b0 	.word	0x200042b0
 8001fb0:	2000027c 	.word	0x2000027c
 8001fb4:	200042b4 	.word	0x200042b4
 8001fb8:	20000344 	.word	0x20000344

08001fbc <vgaStart>:



void vgaStart(){
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af02      	add	r7, sp, #8

	dumpBuffer((char*)screenBuff, horiRes*vertRes, NULL, "", 2);
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	9300      	str	r3, [sp, #0]
 8001fc6:	4b20      	ldr	r3, [pc, #128]	; (8002048 <vgaStart+0x8c>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
 8001fce:	481f      	ldr	r0, [pc, #124]	; (800204c <vgaStart+0x90>)
 8001fd0:	f7ff fdda 	bl	8001b88 <dumpBuffer>
	//HAL_DMA_Init(vgaCircularDMA);
	__HAL_TIM_ENABLE_DMA(vgaPixelTimer, TIM_DMA_UPDATE);
 8001fd4:	4b1e      	ldr	r3, [pc, #120]	; (8002050 <vgaStart+0x94>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	68da      	ldr	r2, [r3, #12]
 8001fdc:	4b1c      	ldr	r3, [pc, #112]	; (8002050 <vgaStart+0x94>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001fe6:	60da      	str	r2, [r3, #12]
	__HAL_TIM_ENABLE(vgaPixelTimer);
 8001fe8:	4b19      	ldr	r3, [pc, #100]	; (8002050 <vgaStart+0x94>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	4b17      	ldr	r3, [pc, #92]	; (8002050 <vgaStart+0x94>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f042 0201 	orr.w	r2, r2, #1
 8001ffa:	601a      	str	r2, [r3, #0]

	HAL_TIM_PWM_Start(vgaPixelTimer, TIM_CHANNEL_1);
 8001ffc:	4b14      	ldr	r3, [pc, #80]	; (8002050 <vgaStart+0x94>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2100      	movs	r1, #0
 8002002:	4618      	mov	r0, r3
 8002004:	f001 fc9e 	bl	8003944 <HAL_TIM_PWM_Start>

	HAL_DMA_RegisterCallback(vgaCircularDMA, HAL_DMA_XFER_HALFCPLT_CB_ID, vgaHalfCallBack);
 8002008:	4b12      	ldr	r3, [pc, #72]	; (8002054 <vgaStart+0x98>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a12      	ldr	r2, [pc, #72]	; (8002058 <vgaStart+0x9c>)
 800200e:	2101      	movs	r1, #1
 8002010:	4618      	mov	r0, r3
 8002012:	f000 fc6b 	bl	80028ec <HAL_DMA_RegisterCallback>
	HAL_DMA_RegisterCallback(vgaCircularDMA, HAL_DMA_XFER_CPLT_CB_ID, vgaFullCallBack);
 8002016:	4b0f      	ldr	r3, [pc, #60]	; (8002054 <vgaStart+0x98>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a10      	ldr	r2, [pc, #64]	; (800205c <vgaStart+0xa0>)
 800201c:	2100      	movs	r1, #0
 800201e:	4618      	mov	r0, r3
 8002020:	f000 fc64 	bl	80028ec <HAL_DMA_RegisterCallback>
	HAL_DMA_RegisterCallback(memCopyDMA, HAL_DMA_XFER_CPLT_CB_ID, vgaCopyAndSetCallBack);
 8002024:	4b0e      	ldr	r3, [pc, #56]	; (8002060 <vgaStart+0xa4>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a0e      	ldr	r2, [pc, #56]	; (8002064 <vgaStart+0xa8>)
 800202a:	2100      	movs	r1, #0
 800202c:	4618      	mov	r0, r3
 800202e:	f000 fc5d 	bl	80028ec <HAL_DMA_RegisterCallback>
	//prepare the buffer with the first two lines
	//vgaStateMachine(1);
	//vgaStateMachine(1);

	//start the circular buffer dma transfer aka vga main loop
	HAL_DMA_Start_IT(vgaCircularDMA, (uint32_t)&lineBuff[0], (uint32_t)&(GPIOC->ODR), horiWhole*2);
 8002032:	4b08      	ldr	r3, [pc, #32]	; (8002054 <vgaStart+0x98>)
 8002034:	6818      	ldr	r0, [r3, #0]
 8002036:	490c      	ldr	r1, [pc, #48]	; (8002068 <vgaStart+0xac>)
 8002038:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800203c:	4a0b      	ldr	r2, [pc, #44]	; (800206c <vgaStart+0xb0>)
 800203e:	f000 fa73 	bl	8002528 <HAL_DMA_Start_IT>
	//__HAL_TIM_ENABLE_DMA(vgaPixelTimer, TIM_DMA_TRIGGER);//no effect


	//HAL_DMAEx_MultiBufferStart_IT(hdma, SrcAddress, DstAddress, SecondMemAddress, DataLength);
	//vgaLoop();
}
 8002042:	bf00      	nop
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}
 8002048:	08005cd0 	.word	0x08005cd0
 800204c:	2000040c 	.word	0x2000040c
 8002050:	2000428c 	.word	0x2000428c
 8002054:	20004290 	.word	0x20004290
 8002058:	08001e31 	.word	0x08001e31
 800205c:	08001e45 	.word	0x08001e45
 8002060:	20004294 	.word	0x20004294
 8002064:	08001e59 	.word	0x08001e59
 8002068:	2000027c 	.word	0x2000027c
 800206c:	40020814 	.word	0x40020814

08002070 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002070:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020a8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002074:	480d      	ldr	r0, [pc, #52]	; (80020ac <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002076:	490e      	ldr	r1, [pc, #56]	; (80020b0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002078:	4a0e      	ldr	r2, [pc, #56]	; (80020b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800207a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800207c:	e002      	b.n	8002084 <LoopCopyDataInit>

0800207e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800207e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002080:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002082:	3304      	adds	r3, #4

08002084 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002084:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002086:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002088:	d3f9      	bcc.n	800207e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800208a:	4a0b      	ldr	r2, [pc, #44]	; (80020b8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800208c:	4c0b      	ldr	r4, [pc, #44]	; (80020bc <LoopFillZerobss+0x26>)
  movs r3, #0
 800208e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002090:	e001      	b.n	8002096 <LoopFillZerobss>

08002092 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002092:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002094:	3204      	adds	r2, #4

08002096 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002096:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002098:	d3fb      	bcc.n	8002092 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800209a:	f7ff f82b 	bl	80010f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800209e:	f002 ff23 	bl	8004ee8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020a2:	f7fe fb61 	bl	8000768 <main>
  bx  lr    
 80020a6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80020a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80020ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020b0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80020b4:	08005d20 	.word	0x08005d20
  ldr r2, =_sbss
 80020b8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80020bc:	200046bc 	.word	0x200046bc

080020c0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020c0:	e7fe      	b.n	80020c0 <ADC_IRQHandler>
	...

080020c4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020c8:	4b0e      	ldr	r3, [pc, #56]	; (8002104 <HAL_Init+0x40>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a0d      	ldr	r2, [pc, #52]	; (8002104 <HAL_Init+0x40>)
 80020ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020d2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020d4:	4b0b      	ldr	r3, [pc, #44]	; (8002104 <HAL_Init+0x40>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	4a0a      	ldr	r2, [pc, #40]	; (8002104 <HAL_Init+0x40>)
 80020da:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020de:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020e0:	4b08      	ldr	r3, [pc, #32]	; (8002104 <HAL_Init+0x40>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a07      	ldr	r2, [pc, #28]	; (8002104 <HAL_Init+0x40>)
 80020e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020ea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020ec:	2003      	movs	r0, #3
 80020ee:	f000 f92b 	bl	8002348 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020f2:	2000      	movs	r0, #0
 80020f4:	f000 f808 	bl	8002108 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020f8:	f7fe fe62 	bl	8000dc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020fc:	2300      	movs	r3, #0
}
 80020fe:	4618      	mov	r0, r3
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40023c00 	.word	0x40023c00

08002108 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002110:	4b12      	ldr	r3, [pc, #72]	; (800215c <HAL_InitTick+0x54>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	4b12      	ldr	r3, [pc, #72]	; (8002160 <HAL_InitTick+0x58>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	4619      	mov	r1, r3
 800211a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800211e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002122:	fbb2 f3f3 	udiv	r3, r2, r3
 8002126:	4618      	mov	r0, r3
 8002128:	f000 f943 	bl	80023b2 <HAL_SYSTICK_Config>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e00e      	b.n	8002154 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2b0f      	cmp	r3, #15
 800213a:	d80a      	bhi.n	8002152 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800213c:	2200      	movs	r2, #0
 800213e:	6879      	ldr	r1, [r7, #4]
 8002140:	f04f 30ff 	mov.w	r0, #4294967295
 8002144:	f000 f90b 	bl	800235e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002148:	4a06      	ldr	r2, [pc, #24]	; (8002164 <HAL_InitTick+0x5c>)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800214e:	2300      	movs	r3, #0
 8002150:	e000      	b.n	8002154 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002152:	2301      	movs	r3, #1
}
 8002154:	4618      	mov	r0, r3
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	20000000 	.word	0x20000000
 8002160:	20000008 	.word	0x20000008
 8002164:	20000004 	.word	0x20000004

08002168 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800216c:	4b06      	ldr	r3, [pc, #24]	; (8002188 <HAL_IncTick+0x20>)
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	461a      	mov	r2, r3
 8002172:	4b06      	ldr	r3, [pc, #24]	; (800218c <HAL_IncTick+0x24>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4413      	add	r3, r2
 8002178:	4a04      	ldr	r2, [pc, #16]	; (800218c <HAL_IncTick+0x24>)
 800217a:	6013      	str	r3, [r2, #0]
}
 800217c:	bf00      	nop
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
 8002186:	bf00      	nop
 8002188:	20000008 	.word	0x20000008
 800218c:	200046a8 	.word	0x200046a8

08002190 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  return uwTick;
 8002194:	4b03      	ldr	r3, [pc, #12]	; (80021a4 <HAL_GetTick+0x14>)
 8002196:	681b      	ldr	r3, [r3, #0]
}
 8002198:	4618      	mov	r0, r3
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
 80021a2:	bf00      	nop
 80021a4:	200046a8 	.word	0x200046a8

080021a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	f003 0307 	and.w	r3, r3, #7
 80021b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021b8:	4b0c      	ldr	r3, [pc, #48]	; (80021ec <__NVIC_SetPriorityGrouping+0x44>)
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021be:	68ba      	ldr	r2, [r7, #8]
 80021c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021c4:	4013      	ands	r3, r2
 80021c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021da:	4a04      	ldr	r2, [pc, #16]	; (80021ec <__NVIC_SetPriorityGrouping+0x44>)
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	60d3      	str	r3, [r2, #12]
}
 80021e0:	bf00      	nop
 80021e2:	3714      	adds	r7, #20
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr
 80021ec:	e000ed00 	.word	0xe000ed00

080021f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021f4:	4b04      	ldr	r3, [pc, #16]	; (8002208 <__NVIC_GetPriorityGrouping+0x18>)
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	0a1b      	lsrs	r3, r3, #8
 80021fa:	f003 0307 	and.w	r3, r3, #7
}
 80021fe:	4618      	mov	r0, r3
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	e000ed00 	.word	0xe000ed00

0800220c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800220c:	b480      	push	{r7}
 800220e:	b083      	sub	sp, #12
 8002210:	af00      	add	r7, sp, #0
 8002212:	4603      	mov	r3, r0
 8002214:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800221a:	2b00      	cmp	r3, #0
 800221c:	db0b      	blt.n	8002236 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800221e:	79fb      	ldrb	r3, [r7, #7]
 8002220:	f003 021f 	and.w	r2, r3, #31
 8002224:	4907      	ldr	r1, [pc, #28]	; (8002244 <__NVIC_EnableIRQ+0x38>)
 8002226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222a:	095b      	lsrs	r3, r3, #5
 800222c:	2001      	movs	r0, #1
 800222e:	fa00 f202 	lsl.w	r2, r0, r2
 8002232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002236:	bf00      	nop
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	e000e100 	.word	0xe000e100

08002248 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002248:	b480      	push	{r7}
 800224a:	b083      	sub	sp, #12
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	6039      	str	r1, [r7, #0]
 8002252:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002254:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002258:	2b00      	cmp	r3, #0
 800225a:	db0a      	blt.n	8002272 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	b2da      	uxtb	r2, r3
 8002260:	490c      	ldr	r1, [pc, #48]	; (8002294 <__NVIC_SetPriority+0x4c>)
 8002262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002266:	0112      	lsls	r2, r2, #4
 8002268:	b2d2      	uxtb	r2, r2
 800226a:	440b      	add	r3, r1
 800226c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002270:	e00a      	b.n	8002288 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	b2da      	uxtb	r2, r3
 8002276:	4908      	ldr	r1, [pc, #32]	; (8002298 <__NVIC_SetPriority+0x50>)
 8002278:	79fb      	ldrb	r3, [r7, #7]
 800227a:	f003 030f 	and.w	r3, r3, #15
 800227e:	3b04      	subs	r3, #4
 8002280:	0112      	lsls	r2, r2, #4
 8002282:	b2d2      	uxtb	r2, r2
 8002284:	440b      	add	r3, r1
 8002286:	761a      	strb	r2, [r3, #24]
}
 8002288:	bf00      	nop
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr
 8002294:	e000e100 	.word	0xe000e100
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800229c:	b480      	push	{r7}
 800229e:	b089      	sub	sp, #36	; 0x24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60f8      	str	r0, [r7, #12]
 80022a4:	60b9      	str	r1, [r7, #8]
 80022a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	f003 0307 	and.w	r3, r3, #7
 80022ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022b0:	69fb      	ldr	r3, [r7, #28]
 80022b2:	f1c3 0307 	rsb	r3, r3, #7
 80022b6:	2b04      	cmp	r3, #4
 80022b8:	bf28      	it	cs
 80022ba:	2304      	movcs	r3, #4
 80022bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	3304      	adds	r3, #4
 80022c2:	2b06      	cmp	r3, #6
 80022c4:	d902      	bls.n	80022cc <NVIC_EncodePriority+0x30>
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	3b03      	subs	r3, #3
 80022ca:	e000      	b.n	80022ce <NVIC_EncodePriority+0x32>
 80022cc:	2300      	movs	r3, #0
 80022ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d0:	f04f 32ff 	mov.w	r2, #4294967295
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43da      	mvns	r2, r3
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	401a      	ands	r2, r3
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022e4:	f04f 31ff 	mov.w	r1, #4294967295
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	fa01 f303 	lsl.w	r3, r1, r3
 80022ee:	43d9      	mvns	r1, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f4:	4313      	orrs	r3, r2
         );
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3724      	adds	r7, #36	; 0x24
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
	...

08002304 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	3b01      	subs	r3, #1
 8002310:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002314:	d301      	bcc.n	800231a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002316:	2301      	movs	r3, #1
 8002318:	e00f      	b.n	800233a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800231a:	4a0a      	ldr	r2, [pc, #40]	; (8002344 <SysTick_Config+0x40>)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	3b01      	subs	r3, #1
 8002320:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002322:	210f      	movs	r1, #15
 8002324:	f04f 30ff 	mov.w	r0, #4294967295
 8002328:	f7ff ff8e 	bl	8002248 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800232c:	4b05      	ldr	r3, [pc, #20]	; (8002344 <SysTick_Config+0x40>)
 800232e:	2200      	movs	r2, #0
 8002330:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002332:	4b04      	ldr	r3, [pc, #16]	; (8002344 <SysTick_Config+0x40>)
 8002334:	2207      	movs	r2, #7
 8002336:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002338:	2300      	movs	r3, #0
}
 800233a:	4618      	mov	r0, r3
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	e000e010 	.word	0xe000e010

08002348 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f7ff ff29 	bl	80021a8 <__NVIC_SetPriorityGrouping>
}
 8002356:	bf00      	nop
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800235e:	b580      	push	{r7, lr}
 8002360:	b086      	sub	sp, #24
 8002362:	af00      	add	r7, sp, #0
 8002364:	4603      	mov	r3, r0
 8002366:	60b9      	str	r1, [r7, #8]
 8002368:	607a      	str	r2, [r7, #4]
 800236a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002370:	f7ff ff3e 	bl	80021f0 <__NVIC_GetPriorityGrouping>
 8002374:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002376:	687a      	ldr	r2, [r7, #4]
 8002378:	68b9      	ldr	r1, [r7, #8]
 800237a:	6978      	ldr	r0, [r7, #20]
 800237c:	f7ff ff8e 	bl	800229c <NVIC_EncodePriority>
 8002380:	4602      	mov	r2, r0
 8002382:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002386:	4611      	mov	r1, r2
 8002388:	4618      	mov	r0, r3
 800238a:	f7ff ff5d 	bl	8002248 <__NVIC_SetPriority>
}
 800238e:	bf00      	nop
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b082      	sub	sp, #8
 800239a:	af00      	add	r7, sp, #0
 800239c:	4603      	mov	r3, r0
 800239e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff ff31 	bl	800220c <__NVIC_EnableIRQ>
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b082      	sub	sp, #8
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ba:	6878      	ldr	r0, [r7, #4]
 80023bc:	f7ff ffa2 	bl	8002304 <SysTick_Config>
 80023c0:	4603      	mov	r3, r0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
	...

080023cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b086      	sub	sp, #24
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80023d8:	f7ff feda 	bl	8002190 <HAL_GetTick>
 80023dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d101      	bne.n	80023e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e099      	b.n	800251c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2202      	movs	r2, #2
 80023ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 0201 	bic.w	r2, r2, #1
 8002406:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002408:	e00f      	b.n	800242a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800240a:	f7ff fec1 	bl	8002190 <HAL_GetTick>
 800240e:	4602      	mov	r2, r0
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	1ad3      	subs	r3, r2, r3
 8002414:	2b05      	cmp	r3, #5
 8002416:	d908      	bls.n	800242a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2220      	movs	r2, #32
 800241c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2203      	movs	r2, #3
 8002422:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e078      	b.n	800251c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	2b00      	cmp	r3, #0
 8002436:	d1e8      	bne.n	800240a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002440:	697a      	ldr	r2, [r7, #20]
 8002442:	4b38      	ldr	r3, [pc, #224]	; (8002524 <HAL_DMA_Init+0x158>)
 8002444:	4013      	ands	r3, r2
 8002446:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	685a      	ldr	r2, [r3, #4]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002456:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002462:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800246e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	4313      	orrs	r3, r2
 800247a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002480:	2b04      	cmp	r3, #4
 8002482:	d107      	bne.n	8002494 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248c:	4313      	orrs	r3, r2
 800248e:	697a      	ldr	r2, [r7, #20]
 8002490:	4313      	orrs	r3, r2
 8002492:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	697a      	ldr	r2, [r7, #20]
 800249a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	f023 0307 	bic.w	r3, r3, #7
 80024aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024b0:	697a      	ldr	r2, [r7, #20]
 80024b2:	4313      	orrs	r3, r2
 80024b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ba:	2b04      	cmp	r3, #4
 80024bc:	d117      	bne.n	80024ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c2:	697a      	ldr	r2, [r7, #20]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00e      	beq.n	80024ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 fadd 	bl	8002a90 <DMA_CheckFifoParam>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d008      	beq.n	80024ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2240      	movs	r2, #64	; 0x40
 80024e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2201      	movs	r2, #1
 80024e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80024ea:	2301      	movs	r3, #1
 80024ec:	e016      	b.n	800251c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	697a      	ldr	r2, [r7, #20]
 80024f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f000 fa94 	bl	8002a24 <DMA_CalcBaseAndBitshift>
 80024fc:	4603      	mov	r3, r0
 80024fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002504:	223f      	movs	r2, #63	; 0x3f
 8002506:	409a      	lsls	r2, r3
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2201      	movs	r2, #1
 8002516:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}
 8002524:	f010803f 	.word	0xf010803f

08002528 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b086      	sub	sp, #24
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	607a      	str	r2, [r7, #4]
 8002534:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002536:	2300      	movs	r3, #0
 8002538:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800253e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002546:	2b01      	cmp	r3, #1
 8002548:	d101      	bne.n	800254e <HAL_DMA_Start_IT+0x26>
 800254a:	2302      	movs	r3, #2
 800254c:	e040      	b.n	80025d0 <HAL_DMA_Start_IT+0xa8>
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b01      	cmp	r3, #1
 8002560:	d12f      	bne.n	80025c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2202      	movs	r2, #2
 8002566:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2200      	movs	r2, #0
 800256e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	687a      	ldr	r2, [r7, #4]
 8002574:	68b9      	ldr	r1, [r7, #8]
 8002576:	68f8      	ldr	r0, [r7, #12]
 8002578:	f000 fa26 	bl	80029c8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002580:	223f      	movs	r2, #63	; 0x3f
 8002582:	409a      	lsls	r2, r3
 8002584:	693b      	ldr	r3, [r7, #16]
 8002586:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0216 	orr.w	r2, r2, #22
 8002596:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259c:	2b00      	cmp	r3, #0
 800259e:	d007      	beq.n	80025b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f042 0208 	orr.w	r2, r2, #8
 80025ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f042 0201 	orr.w	r2, r2, #1
 80025be:	601a      	str	r2, [r3, #0]
 80025c0:	e005      	b.n	80025ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80025ca:	2302      	movs	r3, #2
 80025cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80025ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3718      	adds	r7, #24
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b086      	sub	sp, #24
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80025e0:	2300      	movs	r3, #0
 80025e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80025e4:	4b8e      	ldr	r3, [pc, #568]	; (8002820 <HAL_DMA_IRQHandler+0x248>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a8e      	ldr	r2, [pc, #568]	; (8002824 <HAL_DMA_IRQHandler+0x24c>)
 80025ea:	fba2 2303 	umull	r2, r3, r2, r3
 80025ee:	0a9b      	lsrs	r3, r3, #10
 80025f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002602:	2208      	movs	r2, #8
 8002604:	409a      	lsls	r2, r3
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	4013      	ands	r3, r2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d01a      	beq.n	8002644 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0304 	and.w	r3, r3, #4
 8002618:	2b00      	cmp	r3, #0
 800261a:	d013      	beq.n	8002644 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f022 0204 	bic.w	r2, r2, #4
 800262a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002630:	2208      	movs	r2, #8
 8002632:	409a      	lsls	r2, r3
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263c:	f043 0201 	orr.w	r2, r3, #1
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002648:	2201      	movs	r2, #1
 800264a:	409a      	lsls	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	4013      	ands	r3, r2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d012      	beq.n	800267a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800265e:	2b00      	cmp	r3, #0
 8002660:	d00b      	beq.n	800267a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002666:	2201      	movs	r2, #1
 8002668:	409a      	lsls	r2, r3
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002672:	f043 0202 	orr.w	r2, r3, #2
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800267e:	2204      	movs	r2, #4
 8002680:	409a      	lsls	r2, r3
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	4013      	ands	r3, r2
 8002686:	2b00      	cmp	r3, #0
 8002688:	d012      	beq.n	80026b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0302 	and.w	r3, r3, #2
 8002694:	2b00      	cmp	r3, #0
 8002696:	d00b      	beq.n	80026b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800269c:	2204      	movs	r2, #4
 800269e:	409a      	lsls	r2, r3
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026a8:	f043 0204 	orr.w	r2, r3, #4
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026b4:	2210      	movs	r2, #16
 80026b6:	409a      	lsls	r2, r3
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	4013      	ands	r3, r2
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d043      	beq.n	8002748 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0308 	and.w	r3, r3, #8
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d03c      	beq.n	8002748 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026d2:	2210      	movs	r2, #16
 80026d4:	409a      	lsls	r2, r3
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d018      	beq.n	800271a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d108      	bne.n	8002708 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d024      	beq.n	8002748 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002702:	6878      	ldr	r0, [r7, #4]
 8002704:	4798      	blx	r3
 8002706:	e01f      	b.n	8002748 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800270c:	2b00      	cmp	r3, #0
 800270e:	d01b      	beq.n	8002748 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	4798      	blx	r3
 8002718:	e016      	b.n	8002748 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002724:	2b00      	cmp	r3, #0
 8002726:	d107      	bne.n	8002738 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	681a      	ldr	r2, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f022 0208 	bic.w	r2, r2, #8
 8002736:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273c:	2b00      	cmp	r3, #0
 800273e:	d003      	beq.n	8002748 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800274c:	2220      	movs	r2, #32
 800274e:	409a      	lsls	r2, r3
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	4013      	ands	r3, r2
 8002754:	2b00      	cmp	r3, #0
 8002756:	f000 808f 	beq.w	8002878 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0310 	and.w	r3, r3, #16
 8002764:	2b00      	cmp	r3, #0
 8002766:	f000 8087 	beq.w	8002878 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800276e:	2220      	movs	r2, #32
 8002770:	409a      	lsls	r2, r3
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b05      	cmp	r3, #5
 8002780:	d136      	bne.n	80027f0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f022 0216 	bic.w	r2, r2, #22
 8002790:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	695a      	ldr	r2, [r3, #20]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027a0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d103      	bne.n	80027b2 <HAL_DMA_IRQHandler+0x1da>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d007      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f022 0208 	bic.w	r2, r2, #8
 80027c0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027c6:	223f      	movs	r2, #63	; 0x3f
 80027c8:	409a      	lsls	r2, r3
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2201      	movs	r2, #1
 80027d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2200      	movs	r2, #0
 80027da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d07e      	beq.n	80028e4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	4798      	blx	r3
        }
        return;
 80027ee:	e079      	b.n	80028e4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d01d      	beq.n	800283a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d10d      	bne.n	8002828 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002810:	2b00      	cmp	r3, #0
 8002812:	d031      	beq.n	8002878 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	4798      	blx	r3
 800281c:	e02c      	b.n	8002878 <HAL_DMA_IRQHandler+0x2a0>
 800281e:	bf00      	nop
 8002820:	20000000 	.word	0x20000000
 8002824:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800282c:	2b00      	cmp	r3, #0
 800282e:	d023      	beq.n	8002878 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	4798      	blx	r3
 8002838:	e01e      	b.n	8002878 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002844:	2b00      	cmp	r3, #0
 8002846:	d10f      	bne.n	8002868 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f022 0210 	bic.w	r2, r2, #16
 8002856:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002874:	6878      	ldr	r0, [r7, #4]
 8002876:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800287c:	2b00      	cmp	r3, #0
 800287e:	d032      	beq.n	80028e6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002884:	f003 0301 	and.w	r3, r3, #1
 8002888:	2b00      	cmp	r3, #0
 800288a:	d022      	beq.n	80028d2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2205      	movs	r2, #5
 8002890:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f022 0201 	bic.w	r2, r2, #1
 80028a2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	3301      	adds	r3, #1
 80028a8:	60bb      	str	r3, [r7, #8]
 80028aa:	697a      	ldr	r2, [r7, #20]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d307      	bcc.n	80028c0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1f2      	bne.n	80028a4 <HAL_DMA_IRQHandler+0x2cc>
 80028be:	e000      	b.n	80028c2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80028c0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2201      	movs	r2, #1
 80028c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d005      	beq.n	80028e6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	4798      	blx	r3
 80028e2:	e000      	b.n	80028e6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80028e4:	bf00      	nop
    }
  }
}
 80028e6:	3718      	adds	r7, #24
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callback function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 80028ec:	b480      	push	{r7}
 80028ee:	b087      	sub	sp, #28
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	460b      	mov	r3, r1
 80028f6:	607a      	str	r2, [r7, #4]
 80028f8:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002904:	2b01      	cmp	r3, #1
 8002906:	d101      	bne.n	800290c <HAL_DMA_RegisterCallback+0x20>
 8002908:	2302      	movs	r3, #2
 800290a:	e03d      	b.n	8002988 <HAL_DMA_RegisterCallback+0x9c>
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800291a:	b2db      	uxtb	r3, r3
 800291c:	2b01      	cmp	r3, #1
 800291e:	d12c      	bne.n	800297a <HAL_DMA_RegisterCallback+0x8e>
  {
    switch (CallbackID)
 8002920:	7afb      	ldrb	r3, [r7, #11]
 8002922:	2b05      	cmp	r3, #5
 8002924:	d826      	bhi.n	8002974 <HAL_DMA_RegisterCallback+0x88>
 8002926:	a201      	add	r2, pc, #4	; (adr r2, 800292c <HAL_DMA_RegisterCallback+0x40>)
 8002928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800292c:	08002945 	.word	0x08002945
 8002930:	0800294d 	.word	0x0800294d
 8002934:	08002955 	.word	0x08002955
 8002938:	0800295d 	.word	0x0800295d
 800293c:	08002965 	.word	0x08002965
 8002940:	0800296d 	.word	0x0800296d
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 800294a:	e018      	b.n	800297e <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8002952:	e014      	b.n	800297e <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	687a      	ldr	r2, [r7, #4]
 8002958:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 800295a:	e010      	b.n	800297e <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 8002962:	e00c      	b.n	800297e <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 800296a:	e008      	b.n	800297e <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8002972:	e004      	b.n	800297e <HAL_DMA_RegisterCallback+0x92>

    default:
      /* Return error status */
      status =  HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	75fb      	strb	r3, [r7, #23]
      break;
 8002978:	e001      	b.n	800297e <HAL_DMA_RegisterCallback+0x92>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 8002986:	7dfb      	ldrb	r3, [r7, #23]
}
 8002988:	4618      	mov	r0, r3
 800298a:	371c      	adds	r7, #28
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80029a2:	b2db      	uxtb	r3, r3
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80029bc:	4618      	mov	r0, r3
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
 80029d4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80029e4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	683a      	ldr	r2, [r7, #0]
 80029ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	2b40      	cmp	r3, #64	; 0x40
 80029f4:	d108      	bne.n	8002a08 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	68ba      	ldr	r2, [r7, #8]
 8002a04:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002a06:	e007      	b.n	8002a18 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68ba      	ldr	r2, [r7, #8]
 8002a0e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	60da      	str	r2, [r3, #12]
}
 8002a18:	bf00      	nop
 8002a1a:	3714      	adds	r7, #20
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	b2db      	uxtb	r3, r3
 8002a32:	3b10      	subs	r3, #16
 8002a34:	4a14      	ldr	r2, [pc, #80]	; (8002a88 <DMA_CalcBaseAndBitshift+0x64>)
 8002a36:	fba2 2303 	umull	r2, r3, r2, r3
 8002a3a:	091b      	lsrs	r3, r3, #4
 8002a3c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a3e:	4a13      	ldr	r2, [pc, #76]	; (8002a8c <DMA_CalcBaseAndBitshift+0x68>)
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	4413      	add	r3, r2
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	461a      	mov	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	2b03      	cmp	r3, #3
 8002a50:	d909      	bls.n	8002a66 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a5a:	f023 0303 	bic.w	r3, r3, #3
 8002a5e:	1d1a      	adds	r2, r3, #4
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	659a      	str	r2, [r3, #88]	; 0x58
 8002a64:	e007      	b.n	8002a76 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002a6e:	f023 0303 	bic.w	r3, r3, #3
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	3714      	adds	r7, #20
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr
 8002a86:	bf00      	nop
 8002a88:	aaaaaaab 	.word	0xaaaaaaab
 8002a8c:	08005cd4 	.word	0x08005cd4

08002a90 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aa0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d11f      	bne.n	8002aea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	2b03      	cmp	r3, #3
 8002aae:	d856      	bhi.n	8002b5e <DMA_CheckFifoParam+0xce>
 8002ab0:	a201      	add	r2, pc, #4	; (adr r2, 8002ab8 <DMA_CheckFifoParam+0x28>)
 8002ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab6:	bf00      	nop
 8002ab8:	08002ac9 	.word	0x08002ac9
 8002abc:	08002adb 	.word	0x08002adb
 8002ac0:	08002ac9 	.word	0x08002ac9
 8002ac4:	08002b5f 	.word	0x08002b5f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002acc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d046      	beq.n	8002b62 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ad8:	e043      	b.n	8002b62 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ade:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002ae2:	d140      	bne.n	8002b66 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ae8:	e03d      	b.n	8002b66 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002af2:	d121      	bne.n	8002b38 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	2b03      	cmp	r3, #3
 8002af8:	d837      	bhi.n	8002b6a <DMA_CheckFifoParam+0xda>
 8002afa:	a201      	add	r2, pc, #4	; (adr r2, 8002b00 <DMA_CheckFifoParam+0x70>)
 8002afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b00:	08002b11 	.word	0x08002b11
 8002b04:	08002b17 	.word	0x08002b17
 8002b08:	08002b11 	.word	0x08002b11
 8002b0c:	08002b29 	.word	0x08002b29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	73fb      	strb	r3, [r7, #15]
      break;
 8002b14:	e030      	b.n	8002b78 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d025      	beq.n	8002b6e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b26:	e022      	b.n	8002b6e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b2c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002b30:	d11f      	bne.n	8002b72 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002b32:	2301      	movs	r3, #1
 8002b34:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b36:	e01c      	b.n	8002b72 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	2b02      	cmp	r3, #2
 8002b3c:	d903      	bls.n	8002b46 <DMA_CheckFifoParam+0xb6>
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	2b03      	cmp	r3, #3
 8002b42:	d003      	beq.n	8002b4c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002b44:	e018      	b.n	8002b78 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	73fb      	strb	r3, [r7, #15]
      break;
 8002b4a:	e015      	b.n	8002b78 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d00e      	beq.n	8002b76 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	73fb      	strb	r3, [r7, #15]
      break;
 8002b5c:	e00b      	b.n	8002b76 <DMA_CheckFifoParam+0xe6>
      break;
 8002b5e:	bf00      	nop
 8002b60:	e00a      	b.n	8002b78 <DMA_CheckFifoParam+0xe8>
      break;
 8002b62:	bf00      	nop
 8002b64:	e008      	b.n	8002b78 <DMA_CheckFifoParam+0xe8>
      break;
 8002b66:	bf00      	nop
 8002b68:	e006      	b.n	8002b78 <DMA_CheckFifoParam+0xe8>
      break;
 8002b6a:	bf00      	nop
 8002b6c:	e004      	b.n	8002b78 <DMA_CheckFifoParam+0xe8>
      break;
 8002b6e:	bf00      	nop
 8002b70:	e002      	b.n	8002b78 <DMA_CheckFifoParam+0xe8>
      break;   
 8002b72:	bf00      	nop
 8002b74:	e000      	b.n	8002b78 <DMA_CheckFifoParam+0xe8>
      break;
 8002b76:	bf00      	nop
    }
  } 
  
  return status; 
 8002b78:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3714      	adds	r7, #20
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop

08002b88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b089      	sub	sp, #36	; 0x24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b92:	2300      	movs	r3, #0
 8002b94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b96:	2300      	movs	r3, #0
 8002b98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	61fb      	str	r3, [r7, #28]
 8002ba2:	e159      	b.n	8002e58 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	69fb      	ldr	r3, [r7, #28]
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bb8:	693a      	ldr	r2, [r7, #16]
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	f040 8148 	bne.w	8002e52 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f003 0303 	and.w	r3, r3, #3
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d005      	beq.n	8002bda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d130      	bne.n	8002c3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002be0:	69fb      	ldr	r3, [r7, #28]
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	2203      	movs	r2, #3
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	43db      	mvns	r3, r3
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	68da      	ldr	r2, [r3, #12]
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	005b      	lsls	r3, r3, #1
 8002bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	69ba      	ldr	r2, [r7, #24]
 8002c08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c10:	2201      	movs	r2, #1
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	091b      	lsrs	r3, r3, #4
 8002c26:	f003 0201 	and.w	r2, r3, #1
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f003 0303 	and.w	r3, r3, #3
 8002c44:	2b03      	cmp	r3, #3
 8002c46:	d017      	beq.n	8002c78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	005b      	lsls	r3, r3, #1
 8002c52:	2203      	movs	r2, #3
 8002c54:	fa02 f303 	lsl.w	r3, r2, r3
 8002c58:	43db      	mvns	r3, r3
 8002c5a:	69ba      	ldr	r2, [r7, #24]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	689a      	ldr	r2, [r3, #8]
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f003 0303 	and.w	r3, r3, #3
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d123      	bne.n	8002ccc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	08da      	lsrs	r2, r3, #3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	3208      	adds	r2, #8
 8002c8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	f003 0307 	and.w	r3, r3, #7
 8002c98:	009b      	lsls	r3, r3, #2
 8002c9a:	220f      	movs	r2, #15
 8002c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca0:	43db      	mvns	r3, r3
 8002ca2:	69ba      	ldr	r2, [r7, #24]
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	691a      	ldr	r2, [r3, #16]
 8002cac:	69fb      	ldr	r3, [r7, #28]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	08da      	lsrs	r2, r3, #3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	3208      	adds	r2, #8
 8002cc6:	69b9      	ldr	r1, [r7, #24]
 8002cc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002cd2:	69fb      	ldr	r3, [r7, #28]
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	2203      	movs	r2, #3
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	43db      	mvns	r3, r3
 8002cde:	69ba      	ldr	r2, [r7, #24]
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	f003 0203 	and.w	r2, r3, #3
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf4:	69ba      	ldr	r2, [r7, #24]
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	69ba      	ldr	r2, [r7, #24]
 8002cfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f000 80a2 	beq.w	8002e52 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d0e:	2300      	movs	r3, #0
 8002d10:	60fb      	str	r3, [r7, #12]
 8002d12:	4b57      	ldr	r3, [pc, #348]	; (8002e70 <HAL_GPIO_Init+0x2e8>)
 8002d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d16:	4a56      	ldr	r2, [pc, #344]	; (8002e70 <HAL_GPIO_Init+0x2e8>)
 8002d18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d1e:	4b54      	ldr	r3, [pc, #336]	; (8002e70 <HAL_GPIO_Init+0x2e8>)
 8002d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d26:	60fb      	str	r3, [r7, #12]
 8002d28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d2a:	4a52      	ldr	r2, [pc, #328]	; (8002e74 <HAL_GPIO_Init+0x2ec>)
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	089b      	lsrs	r3, r3, #2
 8002d30:	3302      	adds	r3, #2
 8002d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	f003 0303 	and.w	r3, r3, #3
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	220f      	movs	r2, #15
 8002d42:	fa02 f303 	lsl.w	r3, r2, r3
 8002d46:	43db      	mvns	r3, r3
 8002d48:	69ba      	ldr	r2, [r7, #24]
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4a49      	ldr	r2, [pc, #292]	; (8002e78 <HAL_GPIO_Init+0x2f0>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d019      	beq.n	8002d8a <HAL_GPIO_Init+0x202>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a48      	ldr	r2, [pc, #288]	; (8002e7c <HAL_GPIO_Init+0x2f4>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d013      	beq.n	8002d86 <HAL_GPIO_Init+0x1fe>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a47      	ldr	r2, [pc, #284]	; (8002e80 <HAL_GPIO_Init+0x2f8>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d00d      	beq.n	8002d82 <HAL_GPIO_Init+0x1fa>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a46      	ldr	r2, [pc, #280]	; (8002e84 <HAL_GPIO_Init+0x2fc>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d007      	beq.n	8002d7e <HAL_GPIO_Init+0x1f6>
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a45      	ldr	r2, [pc, #276]	; (8002e88 <HAL_GPIO_Init+0x300>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d101      	bne.n	8002d7a <HAL_GPIO_Init+0x1f2>
 8002d76:	2304      	movs	r3, #4
 8002d78:	e008      	b.n	8002d8c <HAL_GPIO_Init+0x204>
 8002d7a:	2307      	movs	r3, #7
 8002d7c:	e006      	b.n	8002d8c <HAL_GPIO_Init+0x204>
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e004      	b.n	8002d8c <HAL_GPIO_Init+0x204>
 8002d82:	2302      	movs	r3, #2
 8002d84:	e002      	b.n	8002d8c <HAL_GPIO_Init+0x204>
 8002d86:	2301      	movs	r3, #1
 8002d88:	e000      	b.n	8002d8c <HAL_GPIO_Init+0x204>
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	69fa      	ldr	r2, [r7, #28]
 8002d8e:	f002 0203 	and.w	r2, r2, #3
 8002d92:	0092      	lsls	r2, r2, #2
 8002d94:	4093      	lsls	r3, r2
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d9c:	4935      	ldr	r1, [pc, #212]	; (8002e74 <HAL_GPIO_Init+0x2ec>)
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	089b      	lsrs	r3, r3, #2
 8002da2:	3302      	adds	r3, #2
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002daa:	4b38      	ldr	r3, [pc, #224]	; (8002e8c <HAL_GPIO_Init+0x304>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	43db      	mvns	r3, r3
 8002db4:	69ba      	ldr	r2, [r7, #24]
 8002db6:	4013      	ands	r3, r2
 8002db8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002dc6:	69ba      	ldr	r2, [r7, #24]
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002dce:	4a2f      	ldr	r2, [pc, #188]	; (8002e8c <HAL_GPIO_Init+0x304>)
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002dd4:	4b2d      	ldr	r3, [pc, #180]	; (8002e8c <HAL_GPIO_Init+0x304>)
 8002dd6:	68db      	ldr	r3, [r3, #12]
 8002dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4013      	ands	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d003      	beq.n	8002df8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002df0:	69ba      	ldr	r2, [r7, #24]
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002df8:	4a24      	ldr	r2, [pc, #144]	; (8002e8c <HAL_GPIO_Init+0x304>)
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dfe:	4b23      	ldr	r3, [pc, #140]	; (8002e8c <HAL_GPIO_Init+0x304>)
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	43db      	mvns	r3, r3
 8002e08:	69ba      	ldr	r2, [r7, #24]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d003      	beq.n	8002e22 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e1a:	69ba      	ldr	r2, [r7, #24]
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e22:	4a1a      	ldr	r2, [pc, #104]	; (8002e8c <HAL_GPIO_Init+0x304>)
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e28:	4b18      	ldr	r3, [pc, #96]	; (8002e8c <HAL_GPIO_Init+0x304>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	43db      	mvns	r3, r3
 8002e32:	69ba      	ldr	r2, [r7, #24]
 8002e34:	4013      	ands	r3, r2
 8002e36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d003      	beq.n	8002e4c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002e44:	69ba      	ldr	r2, [r7, #24]
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e4c:	4a0f      	ldr	r2, [pc, #60]	; (8002e8c <HAL_GPIO_Init+0x304>)
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	3301      	adds	r3, #1
 8002e56:	61fb      	str	r3, [r7, #28]
 8002e58:	69fb      	ldr	r3, [r7, #28]
 8002e5a:	2b0f      	cmp	r3, #15
 8002e5c:	f67f aea2 	bls.w	8002ba4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e60:	bf00      	nop
 8002e62:	bf00      	nop
 8002e64:	3724      	adds	r7, #36	; 0x24
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	40023800 	.word	0x40023800
 8002e74:	40013800 	.word	0x40013800
 8002e78:	40020000 	.word	0x40020000
 8002e7c:	40020400 	.word	0x40020400
 8002e80:	40020800 	.word	0x40020800
 8002e84:	40020c00 	.word	0x40020c00
 8002e88:	40021000 	.word	0x40021000
 8002e8c:	40013c00 	.word	0x40013c00

08002e90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	807b      	strh	r3, [r7, #2]
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ea0:	787b      	ldrb	r3, [r7, #1]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d003      	beq.n	8002eae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ea6:	887a      	ldrh	r2, [r7, #2]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002eac:	e003      	b.n	8002eb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002eae:	887b      	ldrh	r3, [r7, #2]
 8002eb0:	041a      	lsls	r2, r3, #16
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	619a      	str	r2, [r3, #24]
}
 8002eb6:	bf00      	nop
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
	...

08002ec4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b086      	sub	sp, #24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d101      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e267      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0301 	and.w	r3, r3, #1
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d075      	beq.n	8002fce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ee2:	4b88      	ldr	r3, [pc, #544]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 030c 	and.w	r3, r3, #12
 8002eea:	2b04      	cmp	r3, #4
 8002eec:	d00c      	beq.n	8002f08 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002eee:	4b85      	ldr	r3, [pc, #532]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ef6:	2b08      	cmp	r3, #8
 8002ef8:	d112      	bne.n	8002f20 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002efa:	4b82      	ldr	r3, [pc, #520]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f06:	d10b      	bne.n	8002f20 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f08:	4b7e      	ldr	r3, [pc, #504]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d05b      	beq.n	8002fcc <HAL_RCC_OscConfig+0x108>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d157      	bne.n	8002fcc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e242      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f28:	d106      	bne.n	8002f38 <HAL_RCC_OscConfig+0x74>
 8002f2a:	4b76      	ldr	r3, [pc, #472]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a75      	ldr	r2, [pc, #468]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002f30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	e01d      	b.n	8002f74 <HAL_RCC_OscConfig+0xb0>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f40:	d10c      	bne.n	8002f5c <HAL_RCC_OscConfig+0x98>
 8002f42:	4b70      	ldr	r3, [pc, #448]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a6f      	ldr	r2, [pc, #444]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002f48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	4b6d      	ldr	r3, [pc, #436]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a6c      	ldr	r2, [pc, #432]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002f54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	e00b      	b.n	8002f74 <HAL_RCC_OscConfig+0xb0>
 8002f5c:	4b69      	ldr	r3, [pc, #420]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a68      	ldr	r2, [pc, #416]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002f62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f66:	6013      	str	r3, [r2, #0]
 8002f68:	4b66      	ldr	r3, [pc, #408]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a65      	ldr	r2, [pc, #404]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002f6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d013      	beq.n	8002fa4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7c:	f7ff f908 	bl	8002190 <HAL_GetTick>
 8002f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f82:	e008      	b.n	8002f96 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f84:	f7ff f904 	bl	8002190 <HAL_GetTick>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	2b64      	cmp	r3, #100	; 0x64
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e207      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f96:	4b5b      	ldr	r3, [pc, #364]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0f0      	beq.n	8002f84 <HAL_RCC_OscConfig+0xc0>
 8002fa2:	e014      	b.n	8002fce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa4:	f7ff f8f4 	bl	8002190 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002fac:	f7ff f8f0 	bl	8002190 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b64      	cmp	r3, #100	; 0x64
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e1f3      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fbe:	4b51      	ldr	r3, [pc, #324]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1f0      	bne.n	8002fac <HAL_RCC_OscConfig+0xe8>
 8002fca:	e000      	b.n	8002fce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d063      	beq.n	80030a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fda:	4b4a      	ldr	r3, [pc, #296]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 030c 	and.w	r3, r3, #12
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d00b      	beq.n	8002ffe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fe6:	4b47      	ldr	r3, [pc, #284]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fee:	2b08      	cmp	r3, #8
 8002ff0:	d11c      	bne.n	800302c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ff2:	4b44      	ldr	r3, [pc, #272]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d116      	bne.n	800302c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ffe:	4b41      	ldr	r3, [pc, #260]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	2b00      	cmp	r3, #0
 8003008:	d005      	beq.n	8003016 <HAL_RCC_OscConfig+0x152>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d001      	beq.n	8003016 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e1c7      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003016:	4b3b      	ldr	r3, [pc, #236]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	4937      	ldr	r1, [pc, #220]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8003026:	4313      	orrs	r3, r2
 8003028:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800302a:	e03a      	b.n	80030a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d020      	beq.n	8003076 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003034:	4b34      	ldr	r3, [pc, #208]	; (8003108 <HAL_RCC_OscConfig+0x244>)
 8003036:	2201      	movs	r2, #1
 8003038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303a:	f7ff f8a9 	bl	8002190 <HAL_GetTick>
 800303e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003040:	e008      	b.n	8003054 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003042:	f7ff f8a5 	bl	8002190 <HAL_GetTick>
 8003046:	4602      	mov	r2, r0
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	2b02      	cmp	r3, #2
 800304e:	d901      	bls.n	8003054 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e1a8      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003054:	4b2b      	ldr	r3, [pc, #172]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b00      	cmp	r3, #0
 800305e:	d0f0      	beq.n	8003042 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003060:	4b28      	ldr	r3, [pc, #160]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	691b      	ldr	r3, [r3, #16]
 800306c:	00db      	lsls	r3, r3, #3
 800306e:	4925      	ldr	r1, [pc, #148]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8003070:	4313      	orrs	r3, r2
 8003072:	600b      	str	r3, [r1, #0]
 8003074:	e015      	b.n	80030a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003076:	4b24      	ldr	r3, [pc, #144]	; (8003108 <HAL_RCC_OscConfig+0x244>)
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800307c:	f7ff f888 	bl	8002190 <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003084:	f7ff f884 	bl	8002190 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e187      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003096:	4b1b      	ldr	r3, [pc, #108]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1f0      	bne.n	8003084 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0308 	and.w	r3, r3, #8
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d036      	beq.n	800311c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d016      	beq.n	80030e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030b6:	4b15      	ldr	r3, [pc, #84]	; (800310c <HAL_RCC_OscConfig+0x248>)
 80030b8:	2201      	movs	r2, #1
 80030ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030bc:	f7ff f868 	bl	8002190 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030c4:	f7ff f864 	bl	8002190 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b02      	cmp	r3, #2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e167      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030d6:	4b0b      	ldr	r3, [pc, #44]	; (8003104 <HAL_RCC_OscConfig+0x240>)
 80030d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d0f0      	beq.n	80030c4 <HAL_RCC_OscConfig+0x200>
 80030e2:	e01b      	b.n	800311c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030e4:	4b09      	ldr	r3, [pc, #36]	; (800310c <HAL_RCC_OscConfig+0x248>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030ea:	f7ff f851 	bl	8002190 <HAL_GetTick>
 80030ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f0:	e00e      	b.n	8003110 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030f2:	f7ff f84d 	bl	8002190 <HAL_GetTick>
 80030f6:	4602      	mov	r2, r0
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	2b02      	cmp	r3, #2
 80030fe:	d907      	bls.n	8003110 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003100:	2303      	movs	r3, #3
 8003102:	e150      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
 8003104:	40023800 	.word	0x40023800
 8003108:	42470000 	.word	0x42470000
 800310c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003110:	4b88      	ldr	r3, [pc, #544]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 8003112:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1ea      	bne.n	80030f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 8097 	beq.w	8003258 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800312a:	2300      	movs	r3, #0
 800312c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800312e:	4b81      	ldr	r3, [pc, #516]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 8003130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10f      	bne.n	800315a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800313a:	2300      	movs	r3, #0
 800313c:	60bb      	str	r3, [r7, #8]
 800313e:	4b7d      	ldr	r3, [pc, #500]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 8003140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003142:	4a7c      	ldr	r2, [pc, #496]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 8003144:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003148:	6413      	str	r3, [r2, #64]	; 0x40
 800314a:	4b7a      	ldr	r3, [pc, #488]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 800314c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003152:	60bb      	str	r3, [r7, #8]
 8003154:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003156:	2301      	movs	r3, #1
 8003158:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800315a:	4b77      	ldr	r3, [pc, #476]	; (8003338 <HAL_RCC_OscConfig+0x474>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003162:	2b00      	cmp	r3, #0
 8003164:	d118      	bne.n	8003198 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003166:	4b74      	ldr	r3, [pc, #464]	; (8003338 <HAL_RCC_OscConfig+0x474>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a73      	ldr	r2, [pc, #460]	; (8003338 <HAL_RCC_OscConfig+0x474>)
 800316c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003170:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003172:	f7ff f80d 	bl	8002190 <HAL_GetTick>
 8003176:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003178:	e008      	b.n	800318c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800317a:	f7ff f809 	bl	8002190 <HAL_GetTick>
 800317e:	4602      	mov	r2, r0
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	1ad3      	subs	r3, r2, r3
 8003184:	2b02      	cmp	r3, #2
 8003186:	d901      	bls.n	800318c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e10c      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800318c:	4b6a      	ldr	r3, [pc, #424]	; (8003338 <HAL_RCC_OscConfig+0x474>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003194:	2b00      	cmp	r3, #0
 8003196:	d0f0      	beq.n	800317a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	2b01      	cmp	r3, #1
 800319e:	d106      	bne.n	80031ae <HAL_RCC_OscConfig+0x2ea>
 80031a0:	4b64      	ldr	r3, [pc, #400]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 80031a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a4:	4a63      	ldr	r2, [pc, #396]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 80031a6:	f043 0301 	orr.w	r3, r3, #1
 80031aa:	6713      	str	r3, [r2, #112]	; 0x70
 80031ac:	e01c      	b.n	80031e8 <HAL_RCC_OscConfig+0x324>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	2b05      	cmp	r3, #5
 80031b4:	d10c      	bne.n	80031d0 <HAL_RCC_OscConfig+0x30c>
 80031b6:	4b5f      	ldr	r3, [pc, #380]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 80031b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ba:	4a5e      	ldr	r2, [pc, #376]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 80031bc:	f043 0304 	orr.w	r3, r3, #4
 80031c0:	6713      	str	r3, [r2, #112]	; 0x70
 80031c2:	4b5c      	ldr	r3, [pc, #368]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 80031c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031c6:	4a5b      	ldr	r2, [pc, #364]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 80031c8:	f043 0301 	orr.w	r3, r3, #1
 80031cc:	6713      	str	r3, [r2, #112]	; 0x70
 80031ce:	e00b      	b.n	80031e8 <HAL_RCC_OscConfig+0x324>
 80031d0:	4b58      	ldr	r3, [pc, #352]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 80031d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031d4:	4a57      	ldr	r2, [pc, #348]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 80031d6:	f023 0301 	bic.w	r3, r3, #1
 80031da:	6713      	str	r3, [r2, #112]	; 0x70
 80031dc:	4b55      	ldr	r3, [pc, #340]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 80031de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031e0:	4a54      	ldr	r2, [pc, #336]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 80031e2:	f023 0304 	bic.w	r3, r3, #4
 80031e6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d015      	beq.n	800321c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031f0:	f7fe ffce 	bl	8002190 <HAL_GetTick>
 80031f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031f6:	e00a      	b.n	800320e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031f8:	f7fe ffca 	bl	8002190 <HAL_GetTick>
 80031fc:	4602      	mov	r2, r0
 80031fe:	693b      	ldr	r3, [r7, #16]
 8003200:	1ad3      	subs	r3, r2, r3
 8003202:	f241 3288 	movw	r2, #5000	; 0x1388
 8003206:	4293      	cmp	r3, r2
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e0cb      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800320e:	4b49      	ldr	r3, [pc, #292]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 8003210:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003212:	f003 0302 	and.w	r3, r3, #2
 8003216:	2b00      	cmp	r3, #0
 8003218:	d0ee      	beq.n	80031f8 <HAL_RCC_OscConfig+0x334>
 800321a:	e014      	b.n	8003246 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800321c:	f7fe ffb8 	bl	8002190 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003222:	e00a      	b.n	800323a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003224:	f7fe ffb4 	bl	8002190 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003232:	4293      	cmp	r3, r2
 8003234:	d901      	bls.n	800323a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003236:	2303      	movs	r3, #3
 8003238:	e0b5      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800323a:	4b3e      	ldr	r3, [pc, #248]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 800323c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800323e:	f003 0302 	and.w	r3, r3, #2
 8003242:	2b00      	cmp	r3, #0
 8003244:	d1ee      	bne.n	8003224 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003246:	7dfb      	ldrb	r3, [r7, #23]
 8003248:	2b01      	cmp	r3, #1
 800324a:	d105      	bne.n	8003258 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800324c:	4b39      	ldr	r3, [pc, #228]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 800324e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003250:	4a38      	ldr	r2, [pc, #224]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 8003252:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003256:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	2b00      	cmp	r3, #0
 800325e:	f000 80a1 	beq.w	80033a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003262:	4b34      	ldr	r3, [pc, #208]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	f003 030c 	and.w	r3, r3, #12
 800326a:	2b08      	cmp	r3, #8
 800326c:	d05c      	beq.n	8003328 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	2b02      	cmp	r3, #2
 8003274:	d141      	bne.n	80032fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003276:	4b31      	ldr	r3, [pc, #196]	; (800333c <HAL_RCC_OscConfig+0x478>)
 8003278:	2200      	movs	r2, #0
 800327a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800327c:	f7fe ff88 	bl	8002190 <HAL_GetTick>
 8003280:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003282:	e008      	b.n	8003296 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003284:	f7fe ff84 	bl	8002190 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b02      	cmp	r3, #2
 8003290:	d901      	bls.n	8003296 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e087      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003296:	4b27      	ldr	r3, [pc, #156]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d1f0      	bne.n	8003284 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69da      	ldr	r2, [r3, #28]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	431a      	orrs	r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b0:	019b      	lsls	r3, r3, #6
 80032b2:	431a      	orrs	r2, r3
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b8:	085b      	lsrs	r3, r3, #1
 80032ba:	3b01      	subs	r3, #1
 80032bc:	041b      	lsls	r3, r3, #16
 80032be:	431a      	orrs	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c4:	061b      	lsls	r3, r3, #24
 80032c6:	491b      	ldr	r1, [pc, #108]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032cc:	4b1b      	ldr	r3, [pc, #108]	; (800333c <HAL_RCC_OscConfig+0x478>)
 80032ce:	2201      	movs	r2, #1
 80032d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032d2:	f7fe ff5d 	bl	8002190 <HAL_GetTick>
 80032d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032d8:	e008      	b.n	80032ec <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032da:	f7fe ff59 	bl	8002190 <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d901      	bls.n	80032ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e05c      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032ec:	4b11      	ldr	r3, [pc, #68]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0f0      	beq.n	80032da <HAL_RCC_OscConfig+0x416>
 80032f8:	e054      	b.n	80033a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032fa:	4b10      	ldr	r3, [pc, #64]	; (800333c <HAL_RCC_OscConfig+0x478>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003300:	f7fe ff46 	bl	8002190 <HAL_GetTick>
 8003304:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003306:	e008      	b.n	800331a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003308:	f7fe ff42 	bl	8002190 <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e045      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800331a:	4b06      	ldr	r3, [pc, #24]	; (8003334 <HAL_RCC_OscConfig+0x470>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d1f0      	bne.n	8003308 <HAL_RCC_OscConfig+0x444>
 8003326:	e03d      	b.n	80033a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d107      	bne.n	8003340 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e038      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
 8003334:	40023800 	.word	0x40023800
 8003338:	40007000 	.word	0x40007000
 800333c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003340:	4b1b      	ldr	r3, [pc, #108]	; (80033b0 <HAL_RCC_OscConfig+0x4ec>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	2b01      	cmp	r3, #1
 800334c:	d028      	beq.n	80033a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003358:	429a      	cmp	r2, r3
 800335a:	d121      	bne.n	80033a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003366:	429a      	cmp	r2, r3
 8003368:	d11a      	bne.n	80033a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800336a:	68fa      	ldr	r2, [r7, #12]
 800336c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003370:	4013      	ands	r3, r2
 8003372:	687a      	ldr	r2, [r7, #4]
 8003374:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003376:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003378:	4293      	cmp	r3, r2
 800337a:	d111      	bne.n	80033a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003386:	085b      	lsrs	r3, r3, #1
 8003388:	3b01      	subs	r3, #1
 800338a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800338c:	429a      	cmp	r2, r3
 800338e:	d107      	bne.n	80033a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800339c:	429a      	cmp	r2, r3
 800339e:	d001      	beq.n	80033a4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80033a0:	2301      	movs	r3, #1
 80033a2:	e000      	b.n	80033a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80033a4:	2300      	movs	r3, #0
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	3718      	adds	r7, #24
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bd80      	pop	{r7, pc}
 80033ae:	bf00      	nop
 80033b0:	40023800 	.word	0x40023800

080033b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d101      	bne.n	80033c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e0cc      	b.n	8003562 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033c8:	4b68      	ldr	r3, [pc, #416]	; (800356c <HAL_RCC_ClockConfig+0x1b8>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	683a      	ldr	r2, [r7, #0]
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d90c      	bls.n	80033f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033d6:	4b65      	ldr	r3, [pc, #404]	; (800356c <HAL_RCC_ClockConfig+0x1b8>)
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	b2d2      	uxtb	r2, r2
 80033dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033de:	4b63      	ldr	r3, [pc, #396]	; (800356c <HAL_RCC_ClockConfig+0x1b8>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0307 	and.w	r3, r3, #7
 80033e6:	683a      	ldr	r2, [r7, #0]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d001      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e0b8      	b.n	8003562 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0302 	and.w	r3, r3, #2
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d020      	beq.n	800343e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0304 	and.w	r3, r3, #4
 8003404:	2b00      	cmp	r3, #0
 8003406:	d005      	beq.n	8003414 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003408:	4b59      	ldr	r3, [pc, #356]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	4a58      	ldr	r2, [pc, #352]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 800340e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003412:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0308 	and.w	r3, r3, #8
 800341c:	2b00      	cmp	r3, #0
 800341e:	d005      	beq.n	800342c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003420:	4b53      	ldr	r3, [pc, #332]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	4a52      	ldr	r2, [pc, #328]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 8003426:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800342a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800342c:	4b50      	ldr	r3, [pc, #320]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	494d      	ldr	r1, [pc, #308]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 800343a:	4313      	orrs	r3, r2
 800343c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	2b00      	cmp	r3, #0
 8003448:	d044      	beq.n	80034d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	2b01      	cmp	r3, #1
 8003450:	d107      	bne.n	8003462 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003452:	4b47      	ldr	r3, [pc, #284]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d119      	bne.n	8003492 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e07f      	b.n	8003562 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	2b02      	cmp	r3, #2
 8003468:	d003      	beq.n	8003472 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800346e:	2b03      	cmp	r3, #3
 8003470:	d107      	bne.n	8003482 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003472:	4b3f      	ldr	r3, [pc, #252]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d109      	bne.n	8003492 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	e06f      	b.n	8003562 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003482:	4b3b      	ldr	r3, [pc, #236]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e067      	b.n	8003562 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003492:	4b37      	ldr	r3, [pc, #220]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f023 0203 	bic.w	r2, r3, #3
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	4934      	ldr	r1, [pc, #208]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034a4:	f7fe fe74 	bl	8002190 <HAL_GetTick>
 80034a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034aa:	e00a      	b.n	80034c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034ac:	f7fe fe70 	bl	8002190 <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d901      	bls.n	80034c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034be:	2303      	movs	r3, #3
 80034c0:	e04f      	b.n	8003562 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034c2:	4b2b      	ldr	r3, [pc, #172]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	f003 020c 	and.w	r2, r3, #12
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d1eb      	bne.n	80034ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034d4:	4b25      	ldr	r3, [pc, #148]	; (800356c <HAL_RCC_ClockConfig+0x1b8>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0307 	and.w	r3, r3, #7
 80034dc:	683a      	ldr	r2, [r7, #0]
 80034de:	429a      	cmp	r2, r3
 80034e0:	d20c      	bcs.n	80034fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034e2:	4b22      	ldr	r3, [pc, #136]	; (800356c <HAL_RCC_ClockConfig+0x1b8>)
 80034e4:	683a      	ldr	r2, [r7, #0]
 80034e6:	b2d2      	uxtb	r2, r2
 80034e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ea:	4b20      	ldr	r3, [pc, #128]	; (800356c <HAL_RCC_ClockConfig+0x1b8>)
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0307 	and.w	r3, r3, #7
 80034f2:	683a      	ldr	r2, [r7, #0]
 80034f4:	429a      	cmp	r2, r3
 80034f6:	d001      	beq.n	80034fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e032      	b.n	8003562 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b00      	cmp	r3, #0
 8003506:	d008      	beq.n	800351a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003508:	4b19      	ldr	r3, [pc, #100]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	4916      	ldr	r1, [pc, #88]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 8003516:	4313      	orrs	r3, r2
 8003518:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f003 0308 	and.w	r3, r3, #8
 8003522:	2b00      	cmp	r3, #0
 8003524:	d009      	beq.n	800353a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003526:	4b12      	ldr	r3, [pc, #72]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	00db      	lsls	r3, r3, #3
 8003534:	490e      	ldr	r1, [pc, #56]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 8003536:	4313      	orrs	r3, r2
 8003538:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800353a:	f000 f821 	bl	8003580 <HAL_RCC_GetSysClockFreq>
 800353e:	4602      	mov	r2, r0
 8003540:	4b0b      	ldr	r3, [pc, #44]	; (8003570 <HAL_RCC_ClockConfig+0x1bc>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	091b      	lsrs	r3, r3, #4
 8003546:	f003 030f 	and.w	r3, r3, #15
 800354a:	490a      	ldr	r1, [pc, #40]	; (8003574 <HAL_RCC_ClockConfig+0x1c0>)
 800354c:	5ccb      	ldrb	r3, [r1, r3]
 800354e:	fa22 f303 	lsr.w	r3, r2, r3
 8003552:	4a09      	ldr	r2, [pc, #36]	; (8003578 <HAL_RCC_ClockConfig+0x1c4>)
 8003554:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003556:	4b09      	ldr	r3, [pc, #36]	; (800357c <HAL_RCC_ClockConfig+0x1c8>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4618      	mov	r0, r3
 800355c:	f7fe fdd4 	bl	8002108 <HAL_InitTick>

  return HAL_OK;
 8003560:	2300      	movs	r3, #0
}
 8003562:	4618      	mov	r0, r3
 8003564:	3710      	adds	r7, #16
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	40023c00 	.word	0x40023c00
 8003570:	40023800 	.word	0x40023800
 8003574:	08005988 	.word	0x08005988
 8003578:	20000000 	.word	0x20000000
 800357c:	20000004 	.word	0x20000004

08003580 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003580:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003584:	b094      	sub	sp, #80	; 0x50
 8003586:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003588:	2300      	movs	r3, #0
 800358a:	647b      	str	r3, [r7, #68]	; 0x44
 800358c:	2300      	movs	r3, #0
 800358e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003590:	2300      	movs	r3, #0
 8003592:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003594:	2300      	movs	r3, #0
 8003596:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003598:	4b79      	ldr	r3, [pc, #484]	; (8003780 <HAL_RCC_GetSysClockFreq+0x200>)
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f003 030c 	and.w	r3, r3, #12
 80035a0:	2b08      	cmp	r3, #8
 80035a2:	d00d      	beq.n	80035c0 <HAL_RCC_GetSysClockFreq+0x40>
 80035a4:	2b08      	cmp	r3, #8
 80035a6:	f200 80e1 	bhi.w	800376c <HAL_RCC_GetSysClockFreq+0x1ec>
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d002      	beq.n	80035b4 <HAL_RCC_GetSysClockFreq+0x34>
 80035ae:	2b04      	cmp	r3, #4
 80035b0:	d003      	beq.n	80035ba <HAL_RCC_GetSysClockFreq+0x3a>
 80035b2:	e0db      	b.n	800376c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035b4:	4b73      	ldr	r3, [pc, #460]	; (8003784 <HAL_RCC_GetSysClockFreq+0x204>)
 80035b6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80035b8:	e0db      	b.n	8003772 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035ba:	4b73      	ldr	r3, [pc, #460]	; (8003788 <HAL_RCC_GetSysClockFreq+0x208>)
 80035bc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80035be:	e0d8      	b.n	8003772 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035c0:	4b6f      	ldr	r3, [pc, #444]	; (8003780 <HAL_RCC_GetSysClockFreq+0x200>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035c8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035ca:	4b6d      	ldr	r3, [pc, #436]	; (8003780 <HAL_RCC_GetSysClockFreq+0x200>)
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d063      	beq.n	800369e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035d6:	4b6a      	ldr	r3, [pc, #424]	; (8003780 <HAL_RCC_GetSysClockFreq+0x200>)
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	099b      	lsrs	r3, r3, #6
 80035dc:	2200      	movs	r2, #0
 80035de:	63bb      	str	r3, [r7, #56]	; 0x38
 80035e0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80035e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035e8:	633b      	str	r3, [r7, #48]	; 0x30
 80035ea:	2300      	movs	r3, #0
 80035ec:	637b      	str	r3, [r7, #52]	; 0x34
 80035ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80035f2:	4622      	mov	r2, r4
 80035f4:	462b      	mov	r3, r5
 80035f6:	f04f 0000 	mov.w	r0, #0
 80035fa:	f04f 0100 	mov.w	r1, #0
 80035fe:	0159      	lsls	r1, r3, #5
 8003600:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003604:	0150      	lsls	r0, r2, #5
 8003606:	4602      	mov	r2, r0
 8003608:	460b      	mov	r3, r1
 800360a:	4621      	mov	r1, r4
 800360c:	1a51      	subs	r1, r2, r1
 800360e:	6139      	str	r1, [r7, #16]
 8003610:	4629      	mov	r1, r5
 8003612:	eb63 0301 	sbc.w	r3, r3, r1
 8003616:	617b      	str	r3, [r7, #20]
 8003618:	f04f 0200 	mov.w	r2, #0
 800361c:	f04f 0300 	mov.w	r3, #0
 8003620:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003624:	4659      	mov	r1, fp
 8003626:	018b      	lsls	r3, r1, #6
 8003628:	4651      	mov	r1, sl
 800362a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800362e:	4651      	mov	r1, sl
 8003630:	018a      	lsls	r2, r1, #6
 8003632:	4651      	mov	r1, sl
 8003634:	ebb2 0801 	subs.w	r8, r2, r1
 8003638:	4659      	mov	r1, fp
 800363a:	eb63 0901 	sbc.w	r9, r3, r1
 800363e:	f04f 0200 	mov.w	r2, #0
 8003642:	f04f 0300 	mov.w	r3, #0
 8003646:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800364a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800364e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003652:	4690      	mov	r8, r2
 8003654:	4699      	mov	r9, r3
 8003656:	4623      	mov	r3, r4
 8003658:	eb18 0303 	adds.w	r3, r8, r3
 800365c:	60bb      	str	r3, [r7, #8]
 800365e:	462b      	mov	r3, r5
 8003660:	eb49 0303 	adc.w	r3, r9, r3
 8003664:	60fb      	str	r3, [r7, #12]
 8003666:	f04f 0200 	mov.w	r2, #0
 800366a:	f04f 0300 	mov.w	r3, #0
 800366e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003672:	4629      	mov	r1, r5
 8003674:	024b      	lsls	r3, r1, #9
 8003676:	4621      	mov	r1, r4
 8003678:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800367c:	4621      	mov	r1, r4
 800367e:	024a      	lsls	r2, r1, #9
 8003680:	4610      	mov	r0, r2
 8003682:	4619      	mov	r1, r3
 8003684:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003686:	2200      	movs	r2, #0
 8003688:	62bb      	str	r3, [r7, #40]	; 0x28
 800368a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800368c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003690:	f7fc fdf6 	bl	8000280 <__aeabi_uldivmod>
 8003694:	4602      	mov	r2, r0
 8003696:	460b      	mov	r3, r1
 8003698:	4613      	mov	r3, r2
 800369a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800369c:	e058      	b.n	8003750 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800369e:	4b38      	ldr	r3, [pc, #224]	; (8003780 <HAL_RCC_GetSysClockFreq+0x200>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	099b      	lsrs	r3, r3, #6
 80036a4:	2200      	movs	r2, #0
 80036a6:	4618      	mov	r0, r3
 80036a8:	4611      	mov	r1, r2
 80036aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80036ae:	623b      	str	r3, [r7, #32]
 80036b0:	2300      	movs	r3, #0
 80036b2:	627b      	str	r3, [r7, #36]	; 0x24
 80036b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80036b8:	4642      	mov	r2, r8
 80036ba:	464b      	mov	r3, r9
 80036bc:	f04f 0000 	mov.w	r0, #0
 80036c0:	f04f 0100 	mov.w	r1, #0
 80036c4:	0159      	lsls	r1, r3, #5
 80036c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036ca:	0150      	lsls	r0, r2, #5
 80036cc:	4602      	mov	r2, r0
 80036ce:	460b      	mov	r3, r1
 80036d0:	4641      	mov	r1, r8
 80036d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80036d6:	4649      	mov	r1, r9
 80036d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80036dc:	f04f 0200 	mov.w	r2, #0
 80036e0:	f04f 0300 	mov.w	r3, #0
 80036e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80036e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80036ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80036f0:	ebb2 040a 	subs.w	r4, r2, sl
 80036f4:	eb63 050b 	sbc.w	r5, r3, fp
 80036f8:	f04f 0200 	mov.w	r2, #0
 80036fc:	f04f 0300 	mov.w	r3, #0
 8003700:	00eb      	lsls	r3, r5, #3
 8003702:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003706:	00e2      	lsls	r2, r4, #3
 8003708:	4614      	mov	r4, r2
 800370a:	461d      	mov	r5, r3
 800370c:	4643      	mov	r3, r8
 800370e:	18e3      	adds	r3, r4, r3
 8003710:	603b      	str	r3, [r7, #0]
 8003712:	464b      	mov	r3, r9
 8003714:	eb45 0303 	adc.w	r3, r5, r3
 8003718:	607b      	str	r3, [r7, #4]
 800371a:	f04f 0200 	mov.w	r2, #0
 800371e:	f04f 0300 	mov.w	r3, #0
 8003722:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003726:	4629      	mov	r1, r5
 8003728:	028b      	lsls	r3, r1, #10
 800372a:	4621      	mov	r1, r4
 800372c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003730:	4621      	mov	r1, r4
 8003732:	028a      	lsls	r2, r1, #10
 8003734:	4610      	mov	r0, r2
 8003736:	4619      	mov	r1, r3
 8003738:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800373a:	2200      	movs	r2, #0
 800373c:	61bb      	str	r3, [r7, #24]
 800373e:	61fa      	str	r2, [r7, #28]
 8003740:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003744:	f7fc fd9c 	bl	8000280 <__aeabi_uldivmod>
 8003748:	4602      	mov	r2, r0
 800374a:	460b      	mov	r3, r1
 800374c:	4613      	mov	r3, r2
 800374e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003750:	4b0b      	ldr	r3, [pc, #44]	; (8003780 <HAL_RCC_GetSysClockFreq+0x200>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	0c1b      	lsrs	r3, r3, #16
 8003756:	f003 0303 	and.w	r3, r3, #3
 800375a:	3301      	adds	r3, #1
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003760:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003762:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003764:	fbb2 f3f3 	udiv	r3, r2, r3
 8003768:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800376a:	e002      	b.n	8003772 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800376c:	4b05      	ldr	r3, [pc, #20]	; (8003784 <HAL_RCC_GetSysClockFreq+0x204>)
 800376e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003770:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003772:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003774:	4618      	mov	r0, r3
 8003776:	3750      	adds	r7, #80	; 0x50
 8003778:	46bd      	mov	sp, r7
 800377a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800377e:	bf00      	nop
 8003780:	40023800 	.word	0x40023800
 8003784:	00f42400 	.word	0x00f42400
 8003788:	007a1200 	.word	0x007a1200

0800378c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003790:	4b03      	ldr	r3, [pc, #12]	; (80037a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003792:	681b      	ldr	r3, [r3, #0]
}
 8003794:	4618      	mov	r0, r3
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	20000000 	.word	0x20000000

080037a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80037a8:	f7ff fff0 	bl	800378c <HAL_RCC_GetHCLKFreq>
 80037ac:	4602      	mov	r2, r0
 80037ae:	4b05      	ldr	r3, [pc, #20]	; (80037c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	0a9b      	lsrs	r3, r3, #10
 80037b4:	f003 0307 	and.w	r3, r3, #7
 80037b8:	4903      	ldr	r1, [pc, #12]	; (80037c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80037ba:	5ccb      	ldrb	r3, [r1, r3]
 80037bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40023800 	.word	0x40023800
 80037c8:	08005998 	.word	0x08005998

080037cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80037d0:	f7ff ffdc 	bl	800378c <HAL_RCC_GetHCLKFreq>
 80037d4:	4602      	mov	r2, r0
 80037d6:	4b05      	ldr	r3, [pc, #20]	; (80037ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	0b5b      	lsrs	r3, r3, #13
 80037dc:	f003 0307 	and.w	r3, r3, #7
 80037e0:	4903      	ldr	r1, [pc, #12]	; (80037f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037e2:	5ccb      	ldrb	r3, [r1, r3]
 80037e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	40023800 	.word	0x40023800
 80037f0:	08005998 	.word	0x08005998

080037f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e041      	b.n	800388a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d106      	bne.n	8003820 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f7fd faf8 	bl	8000e10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2202      	movs	r2, #2
 8003824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3304      	adds	r3, #4
 8003830:	4619      	mov	r1, r3
 8003832:	4610      	mov	r0, r2
 8003834:	f000 fbf0 	bl	8004018 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2201      	movs	r2, #1
 800383c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2201      	movs	r2, #1
 8003844:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003888:	2300      	movs	r3, #0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3708      	adds	r7, #8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}

08003892 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003892:	b580      	push	{r7, lr}
 8003894:	b082      	sub	sp, #8
 8003896:	af00      	add	r7, sp, #0
 8003898:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d101      	bne.n	80038a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e041      	b.n	8003928 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038aa:	b2db      	uxtb	r3, r3
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d106      	bne.n	80038be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f000 f839 	bl	8003930 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2202      	movs	r2, #2
 80038c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	3304      	adds	r3, #4
 80038ce:	4619      	mov	r1, r3
 80038d0:	4610      	mov	r0, r2
 80038d2:	f000 fba1 	bl	8004018 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2201      	movs	r2, #1
 80038ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2201      	movs	r2, #1
 800391a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2201      	movs	r2, #1
 8003922:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003930:	b480      	push	{r7}
 8003932:	b083      	sub	sp, #12
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr

08003944 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b084      	sub	sp, #16
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d109      	bne.n	8003968 <HAL_TIM_PWM_Start+0x24>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800395a:	b2db      	uxtb	r3, r3
 800395c:	2b01      	cmp	r3, #1
 800395e:	bf14      	ite	ne
 8003960:	2301      	movne	r3, #1
 8003962:	2300      	moveq	r3, #0
 8003964:	b2db      	uxtb	r3, r3
 8003966:	e022      	b.n	80039ae <HAL_TIM_PWM_Start+0x6a>
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	2b04      	cmp	r3, #4
 800396c:	d109      	bne.n	8003982 <HAL_TIM_PWM_Start+0x3e>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003974:	b2db      	uxtb	r3, r3
 8003976:	2b01      	cmp	r3, #1
 8003978:	bf14      	ite	ne
 800397a:	2301      	movne	r3, #1
 800397c:	2300      	moveq	r3, #0
 800397e:	b2db      	uxtb	r3, r3
 8003980:	e015      	b.n	80039ae <HAL_TIM_PWM_Start+0x6a>
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	2b08      	cmp	r3, #8
 8003986:	d109      	bne.n	800399c <HAL_TIM_PWM_Start+0x58>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800398e:	b2db      	uxtb	r3, r3
 8003990:	2b01      	cmp	r3, #1
 8003992:	bf14      	ite	ne
 8003994:	2301      	movne	r3, #1
 8003996:	2300      	moveq	r3, #0
 8003998:	b2db      	uxtb	r3, r3
 800399a:	e008      	b.n	80039ae <HAL_TIM_PWM_Start+0x6a>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	bf14      	ite	ne
 80039a8:	2301      	movne	r3, #1
 80039aa:	2300      	moveq	r3, #0
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	e068      	b.n	8003a88 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d104      	bne.n	80039c6 <HAL_TIM_PWM_Start+0x82>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2202      	movs	r2, #2
 80039c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80039c4:	e013      	b.n	80039ee <HAL_TIM_PWM_Start+0xaa>
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	2b04      	cmp	r3, #4
 80039ca:	d104      	bne.n	80039d6 <HAL_TIM_PWM_Start+0x92>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2202      	movs	r2, #2
 80039d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80039d4:	e00b      	b.n	80039ee <HAL_TIM_PWM_Start+0xaa>
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	2b08      	cmp	r3, #8
 80039da:	d104      	bne.n	80039e6 <HAL_TIM_PWM_Start+0xa2>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2202      	movs	r2, #2
 80039e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80039e4:	e003      	b.n	80039ee <HAL_TIM_PWM_Start+0xaa>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2202      	movs	r2, #2
 80039ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2201      	movs	r2, #1
 80039f4:	6839      	ldr	r1, [r7, #0]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f000 fdb4 	bl	8004564 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a23      	ldr	r2, [pc, #140]	; (8003a90 <HAL_TIM_PWM_Start+0x14c>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d107      	bne.n	8003a16 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a14:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a1d      	ldr	r2, [pc, #116]	; (8003a90 <HAL_TIM_PWM_Start+0x14c>)
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d018      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x10e>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a28:	d013      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x10e>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a19      	ldr	r2, [pc, #100]	; (8003a94 <HAL_TIM_PWM_Start+0x150>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d00e      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x10e>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a17      	ldr	r2, [pc, #92]	; (8003a98 <HAL_TIM_PWM_Start+0x154>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d009      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x10e>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a16      	ldr	r2, [pc, #88]	; (8003a9c <HAL_TIM_PWM_Start+0x158>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d004      	beq.n	8003a52 <HAL_TIM_PWM_Start+0x10e>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a14      	ldr	r2, [pc, #80]	; (8003aa0 <HAL_TIM_PWM_Start+0x15c>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d111      	bne.n	8003a76 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	689b      	ldr	r3, [r3, #8]
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2b06      	cmp	r3, #6
 8003a62:	d010      	beq.n	8003a86 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f042 0201 	orr.w	r2, r2, #1
 8003a72:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a74:	e007      	b.n	8003a86 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f042 0201 	orr.w	r2, r2, #1
 8003a84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40010000 	.word	0x40010000
 8003a94:	40000400 	.word	0x40000400
 8003a98:	40000800 	.word	0x40000800
 8003a9c:	40000c00 	.word	0x40000c00
 8003aa0:	40014000 	.word	0x40014000

08003aa4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d122      	bne.n	8003b00 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d11b      	bne.n	8003b00 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f06f 0202 	mvn.w	r2, #2
 8003ad0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	f003 0303 	and.w	r3, r3, #3
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d003      	beq.n	8003aee <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 fa77 	bl	8003fda <HAL_TIM_IC_CaptureCallback>
 8003aec:	e005      	b.n	8003afa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f000 fa69 	bl	8003fc6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 fa7a 	bl	8003fee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	691b      	ldr	r3, [r3, #16]
 8003b06:	f003 0304 	and.w	r3, r3, #4
 8003b0a:	2b04      	cmp	r3, #4
 8003b0c:	d122      	bne.n	8003b54 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	f003 0304 	and.w	r3, r3, #4
 8003b18:	2b04      	cmp	r3, #4
 8003b1a:	d11b      	bne.n	8003b54 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f06f 0204 	mvn.w	r2, #4
 8003b24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2202      	movs	r2, #2
 8003b2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d003      	beq.n	8003b42 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 fa4d 	bl	8003fda <HAL_TIM_IC_CaptureCallback>
 8003b40:	e005      	b.n	8003b4e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f000 fa3f 	bl	8003fc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f000 fa50 	bl	8003fee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	f003 0308 	and.w	r3, r3, #8
 8003b5e:	2b08      	cmp	r3, #8
 8003b60:	d122      	bne.n	8003ba8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	f003 0308 	and.w	r3, r3, #8
 8003b6c:	2b08      	cmp	r3, #8
 8003b6e:	d11b      	bne.n	8003ba8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f06f 0208 	mvn.w	r2, #8
 8003b78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2204      	movs	r2, #4
 8003b7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	f003 0303 	and.w	r3, r3, #3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d003      	beq.n	8003b96 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 fa23 	bl	8003fda <HAL_TIM_IC_CaptureCallback>
 8003b94:	e005      	b.n	8003ba2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 fa15 	bl	8003fc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 fa26 	bl	8003fee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	691b      	ldr	r3, [r3, #16]
 8003bae:	f003 0310 	and.w	r3, r3, #16
 8003bb2:	2b10      	cmp	r3, #16
 8003bb4:	d122      	bne.n	8003bfc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	f003 0310 	and.w	r3, r3, #16
 8003bc0:	2b10      	cmp	r3, #16
 8003bc2:	d11b      	bne.n	8003bfc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f06f 0210 	mvn.w	r2, #16
 8003bcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2208      	movs	r2, #8
 8003bd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	69db      	ldr	r3, [r3, #28]
 8003bda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	f000 f9f9 	bl	8003fda <HAL_TIM_IC_CaptureCallback>
 8003be8:	e005      	b.n	8003bf6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 f9eb 	bl	8003fc6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 f9fc 	bl	8003fee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	691b      	ldr	r3, [r3, #16]
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d10e      	bne.n	8003c28 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	f003 0301 	and.w	r3, r3, #1
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d107      	bne.n	8003c28 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f06f 0201 	mvn.w	r2, #1
 8003c20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f7fc fcf0 	bl	8000608 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	691b      	ldr	r3, [r3, #16]
 8003c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c32:	2b80      	cmp	r3, #128	; 0x80
 8003c34:	d10e      	bne.n	8003c54 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c40:	2b80      	cmp	r3, #128	; 0x80
 8003c42:	d107      	bne.n	8003c54 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f000 fd78 	bl	8004744 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c5e:	2b40      	cmp	r3, #64	; 0x40
 8003c60:	d10e      	bne.n	8003c80 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c6c:	2b40      	cmp	r3, #64	; 0x40
 8003c6e:	d107      	bne.n	8003c80 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 f9c1 	bl	8004002 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	691b      	ldr	r3, [r3, #16]
 8003c86:	f003 0320 	and.w	r3, r3, #32
 8003c8a:	2b20      	cmp	r3, #32
 8003c8c:	d10e      	bne.n	8003cac <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	f003 0320 	and.w	r3, r3, #32
 8003c98:	2b20      	cmp	r3, #32
 8003c9a:	d107      	bne.n	8003cac <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f06f 0220 	mvn.w	r2, #32
 8003ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 fd42 	bl	8004730 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cac:	bf00      	nop
 8003cae:	3708      	adds	r7, #8
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b086      	sub	sp, #24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	60b9      	str	r1, [r7, #8]
 8003cbe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d101      	bne.n	8003cd2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003cce:	2302      	movs	r3, #2
 8003cd0:	e0ae      	b.n	8003e30 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b0c      	cmp	r3, #12
 8003cde:	f200 809f 	bhi.w	8003e20 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003ce2:	a201      	add	r2, pc, #4	; (adr r2, 8003ce8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ce8:	08003d1d 	.word	0x08003d1d
 8003cec:	08003e21 	.word	0x08003e21
 8003cf0:	08003e21 	.word	0x08003e21
 8003cf4:	08003e21 	.word	0x08003e21
 8003cf8:	08003d5d 	.word	0x08003d5d
 8003cfc:	08003e21 	.word	0x08003e21
 8003d00:	08003e21 	.word	0x08003e21
 8003d04:	08003e21 	.word	0x08003e21
 8003d08:	08003d9f 	.word	0x08003d9f
 8003d0c:	08003e21 	.word	0x08003e21
 8003d10:	08003e21 	.word	0x08003e21
 8003d14:	08003e21 	.word	0x08003e21
 8003d18:	08003ddf 	.word	0x08003ddf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68b9      	ldr	r1, [r7, #8]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f000 f9f8 	bl	8004118 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	699a      	ldr	r2, [r3, #24]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f042 0208 	orr.w	r2, r2, #8
 8003d36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	699a      	ldr	r2, [r3, #24]
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f022 0204 	bic.w	r2, r2, #4
 8003d46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	6999      	ldr	r1, [r3, #24]
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	691a      	ldr	r2, [r3, #16]
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	619a      	str	r2, [r3, #24]
      break;
 8003d5a:	e064      	b.n	8003e26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	68b9      	ldr	r1, [r7, #8]
 8003d62:	4618      	mov	r0, r3
 8003d64:	f000 fa3e 	bl	80041e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	699a      	ldr	r2, [r3, #24]
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	699a      	ldr	r2, [r3, #24]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	6999      	ldr	r1, [r3, #24]
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	021a      	lsls	r2, r3, #8
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	430a      	orrs	r2, r1
 8003d9a:	619a      	str	r2, [r3, #24]
      break;
 8003d9c:	e043      	b.n	8003e26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	68b9      	ldr	r1, [r7, #8]
 8003da4:	4618      	mov	r0, r3
 8003da6:	f000 fa89 	bl	80042bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	69da      	ldr	r2, [r3, #28]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f042 0208 	orr.w	r2, r2, #8
 8003db8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	69da      	ldr	r2, [r3, #28]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f022 0204 	bic.w	r2, r2, #4
 8003dc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	69d9      	ldr	r1, [r3, #28]
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	691a      	ldr	r2, [r3, #16]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	430a      	orrs	r2, r1
 8003dda:	61da      	str	r2, [r3, #28]
      break;
 8003ddc:	e023      	b.n	8003e26 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	68b9      	ldr	r1, [r7, #8]
 8003de4:	4618      	mov	r0, r3
 8003de6:	f000 fad3 	bl	8004390 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	69da      	ldr	r2, [r3, #28]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003df8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	69da      	ldr	r2, [r3, #28]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	69d9      	ldr	r1, [r3, #28]
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	691b      	ldr	r3, [r3, #16]
 8003e14:	021a      	lsls	r2, r3, #8
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	61da      	str	r2, [r3, #28]
      break;
 8003e1e:	e002      	b.n	8003e26 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	75fb      	strb	r3, [r7, #23]
      break;
 8003e24:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3718      	adds	r7, #24
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e42:	2300      	movs	r3, #0
 8003e44:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d101      	bne.n	8003e54 <HAL_TIM_ConfigClockSource+0x1c>
 8003e50:	2302      	movs	r3, #2
 8003e52:	e0b4      	b.n	8003fbe <HAL_TIM_ConfigClockSource+0x186>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2202      	movs	r2, #2
 8003e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e7a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e8c:	d03e      	beq.n	8003f0c <HAL_TIM_ConfigClockSource+0xd4>
 8003e8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e92:	f200 8087 	bhi.w	8003fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8003e96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e9a:	f000 8086 	beq.w	8003faa <HAL_TIM_ConfigClockSource+0x172>
 8003e9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ea2:	d87f      	bhi.n	8003fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ea4:	2b70      	cmp	r3, #112	; 0x70
 8003ea6:	d01a      	beq.n	8003ede <HAL_TIM_ConfigClockSource+0xa6>
 8003ea8:	2b70      	cmp	r3, #112	; 0x70
 8003eaa:	d87b      	bhi.n	8003fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8003eac:	2b60      	cmp	r3, #96	; 0x60
 8003eae:	d050      	beq.n	8003f52 <HAL_TIM_ConfigClockSource+0x11a>
 8003eb0:	2b60      	cmp	r3, #96	; 0x60
 8003eb2:	d877      	bhi.n	8003fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8003eb4:	2b50      	cmp	r3, #80	; 0x50
 8003eb6:	d03c      	beq.n	8003f32 <HAL_TIM_ConfigClockSource+0xfa>
 8003eb8:	2b50      	cmp	r3, #80	; 0x50
 8003eba:	d873      	bhi.n	8003fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ebc:	2b40      	cmp	r3, #64	; 0x40
 8003ebe:	d058      	beq.n	8003f72 <HAL_TIM_ConfigClockSource+0x13a>
 8003ec0:	2b40      	cmp	r3, #64	; 0x40
 8003ec2:	d86f      	bhi.n	8003fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ec4:	2b30      	cmp	r3, #48	; 0x30
 8003ec6:	d064      	beq.n	8003f92 <HAL_TIM_ConfigClockSource+0x15a>
 8003ec8:	2b30      	cmp	r3, #48	; 0x30
 8003eca:	d86b      	bhi.n	8003fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ecc:	2b20      	cmp	r3, #32
 8003ece:	d060      	beq.n	8003f92 <HAL_TIM_ConfigClockSource+0x15a>
 8003ed0:	2b20      	cmp	r3, #32
 8003ed2:	d867      	bhi.n	8003fa4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d05c      	beq.n	8003f92 <HAL_TIM_ConfigClockSource+0x15a>
 8003ed8:	2b10      	cmp	r3, #16
 8003eda:	d05a      	beq.n	8003f92 <HAL_TIM_ConfigClockSource+0x15a>
 8003edc:	e062      	b.n	8003fa4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6818      	ldr	r0, [r3, #0]
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	6899      	ldr	r1, [r3, #8]
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	685a      	ldr	r2, [r3, #4]
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	68db      	ldr	r3, [r3, #12]
 8003eee:	f000 fb19 	bl	8004524 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003efa:	68bb      	ldr	r3, [r7, #8]
 8003efc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f00:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	68ba      	ldr	r2, [r7, #8]
 8003f08:	609a      	str	r2, [r3, #8]
      break;
 8003f0a:	e04f      	b.n	8003fac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6818      	ldr	r0, [r3, #0]
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	6899      	ldr	r1, [r3, #8]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	f000 fb02 	bl	8004524 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	689a      	ldr	r2, [r3, #8]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f2e:	609a      	str	r2, [r3, #8]
      break;
 8003f30:	e03c      	b.n	8003fac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6818      	ldr	r0, [r3, #0]
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	6859      	ldr	r1, [r3, #4]
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	461a      	mov	r2, r3
 8003f40:	f000 fa76 	bl	8004430 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	2150      	movs	r1, #80	; 0x50
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f000 facf 	bl	80044ee <TIM_ITRx_SetConfig>
      break;
 8003f50:	e02c      	b.n	8003fac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6818      	ldr	r0, [r3, #0]
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	6859      	ldr	r1, [r3, #4]
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	461a      	mov	r2, r3
 8003f60:	f000 fa95 	bl	800448e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2160      	movs	r1, #96	; 0x60
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	f000 fabf 	bl	80044ee <TIM_ITRx_SetConfig>
      break;
 8003f70:	e01c      	b.n	8003fac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6818      	ldr	r0, [r3, #0]
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	6859      	ldr	r1, [r3, #4]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	461a      	mov	r2, r3
 8003f80:	f000 fa56 	bl	8004430 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2140      	movs	r1, #64	; 0x40
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f000 faaf 	bl	80044ee <TIM_ITRx_SetConfig>
      break;
 8003f90:	e00c      	b.n	8003fac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4619      	mov	r1, r3
 8003f9c:	4610      	mov	r0, r2
 8003f9e:	f000 faa6 	bl	80044ee <TIM_ITRx_SetConfig>
      break;
 8003fa2:	e003      	b.n	8003fac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	73fb      	strb	r3, [r7, #15]
      break;
 8003fa8:	e000      	b.n	8003fac <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003faa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}

08003fc6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fc6:	b480      	push	{r7}
 8003fc8:	b083      	sub	sp, #12
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fce:	bf00      	nop
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr

08003fda <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fda:	b480      	push	{r7}
 8003fdc:	b083      	sub	sp, #12
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003fe2:	bf00      	nop
 8003fe4:	370c      	adds	r7, #12
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr

08003fee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fee:	b480      	push	{r7}
 8003ff0:	b083      	sub	sp, #12
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr

08004002 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004002:	b480      	push	{r7}
 8004004:	b083      	sub	sp, #12
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800400a:	bf00      	nop
 800400c:	370c      	adds	r7, #12
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr
	...

08004018 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	4a34      	ldr	r2, [pc, #208]	; (80040fc <TIM_Base_SetConfig+0xe4>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d00f      	beq.n	8004050 <TIM_Base_SetConfig+0x38>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004036:	d00b      	beq.n	8004050 <TIM_Base_SetConfig+0x38>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a31      	ldr	r2, [pc, #196]	; (8004100 <TIM_Base_SetConfig+0xe8>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d007      	beq.n	8004050 <TIM_Base_SetConfig+0x38>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	4a30      	ldr	r2, [pc, #192]	; (8004104 <TIM_Base_SetConfig+0xec>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d003      	beq.n	8004050 <TIM_Base_SetConfig+0x38>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	4a2f      	ldr	r2, [pc, #188]	; (8004108 <TIM_Base_SetConfig+0xf0>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d108      	bne.n	8004062 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004056:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	68fa      	ldr	r2, [r7, #12]
 800405e:	4313      	orrs	r3, r2
 8004060:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	4a25      	ldr	r2, [pc, #148]	; (80040fc <TIM_Base_SetConfig+0xe4>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d01b      	beq.n	80040a2 <TIM_Base_SetConfig+0x8a>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004070:	d017      	beq.n	80040a2 <TIM_Base_SetConfig+0x8a>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a22      	ldr	r2, [pc, #136]	; (8004100 <TIM_Base_SetConfig+0xe8>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d013      	beq.n	80040a2 <TIM_Base_SetConfig+0x8a>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	4a21      	ldr	r2, [pc, #132]	; (8004104 <TIM_Base_SetConfig+0xec>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d00f      	beq.n	80040a2 <TIM_Base_SetConfig+0x8a>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	4a20      	ldr	r2, [pc, #128]	; (8004108 <TIM_Base_SetConfig+0xf0>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d00b      	beq.n	80040a2 <TIM_Base_SetConfig+0x8a>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a1f      	ldr	r2, [pc, #124]	; (800410c <TIM_Base_SetConfig+0xf4>)
 800408e:	4293      	cmp	r3, r2
 8004090:	d007      	beq.n	80040a2 <TIM_Base_SetConfig+0x8a>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a1e      	ldr	r2, [pc, #120]	; (8004110 <TIM_Base_SetConfig+0xf8>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d003      	beq.n	80040a2 <TIM_Base_SetConfig+0x8a>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	4a1d      	ldr	r2, [pc, #116]	; (8004114 <TIM_Base_SetConfig+0xfc>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d108      	bne.n	80040b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	4313      	orrs	r3, r2
 80040c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	68fa      	ldr	r2, [r7, #12]
 80040c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	689a      	ldr	r2, [r3, #8]
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	681a      	ldr	r2, [r3, #0]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	4a08      	ldr	r2, [pc, #32]	; (80040fc <TIM_Base_SetConfig+0xe4>)
 80040dc:	4293      	cmp	r3, r2
 80040de:	d103      	bne.n	80040e8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	691a      	ldr	r2, [r3, #16]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	615a      	str	r2, [r3, #20]
}
 80040ee:	bf00      	nop
 80040f0:	3714      	adds	r7, #20
 80040f2:	46bd      	mov	sp, r7
 80040f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f8:	4770      	bx	lr
 80040fa:	bf00      	nop
 80040fc:	40010000 	.word	0x40010000
 8004100:	40000400 	.word	0x40000400
 8004104:	40000800 	.word	0x40000800
 8004108:	40000c00 	.word	0x40000c00
 800410c:	40014000 	.word	0x40014000
 8004110:	40014400 	.word	0x40014400
 8004114:	40014800 	.word	0x40014800

08004118 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004118:	b480      	push	{r7}
 800411a:	b087      	sub	sp, #28
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6a1b      	ldr	r3, [r3, #32]
 8004126:	f023 0201 	bic.w	r2, r3, #1
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a1b      	ldr	r3, [r3, #32]
 8004132:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	699b      	ldr	r3, [r3, #24]
 800413e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004146:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f023 0303 	bic.w	r3, r3, #3
 800414e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	4313      	orrs	r3, r2
 8004158:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	f023 0302 	bic.w	r3, r3, #2
 8004160:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	697a      	ldr	r2, [r7, #20]
 8004168:	4313      	orrs	r3, r2
 800416a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4a1c      	ldr	r2, [pc, #112]	; (80041e0 <TIM_OC1_SetConfig+0xc8>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d10c      	bne.n	800418e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	f023 0308 	bic.w	r3, r3, #8
 800417a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	4313      	orrs	r3, r2
 8004184:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	f023 0304 	bic.w	r3, r3, #4
 800418c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a13      	ldr	r2, [pc, #76]	; (80041e0 <TIM_OC1_SetConfig+0xc8>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d111      	bne.n	80041ba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800419c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800419e:	693b      	ldr	r3, [r7, #16]
 80041a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	695b      	ldr	r3, [r3, #20]
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	699b      	ldr	r3, [r3, #24]
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	693a      	ldr	r2, [r7, #16]
 80041be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	685a      	ldr	r2, [r3, #4]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	697a      	ldr	r2, [r7, #20]
 80041d2:	621a      	str	r2, [r3, #32]
}
 80041d4:	bf00      	nop
 80041d6:	371c      	adds	r7, #28
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr
 80041e0:	40010000 	.word	0x40010000

080041e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b087      	sub	sp, #28
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6a1b      	ldr	r3, [r3, #32]
 80041f2:	f023 0210 	bic.w	r2, r3, #16
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004212:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800421a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	021b      	lsls	r3, r3, #8
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	4313      	orrs	r3, r2
 8004226:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004228:	697b      	ldr	r3, [r7, #20]
 800422a:	f023 0320 	bic.w	r3, r3, #32
 800422e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	011b      	lsls	r3, r3, #4
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	4313      	orrs	r3, r2
 800423a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a1e      	ldr	r2, [pc, #120]	; (80042b8 <TIM_OC2_SetConfig+0xd4>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d10d      	bne.n	8004260 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800424a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	011b      	lsls	r3, r3, #4
 8004252:	697a      	ldr	r2, [r7, #20]
 8004254:	4313      	orrs	r3, r2
 8004256:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800425e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4a15      	ldr	r2, [pc, #84]	; (80042b8 <TIM_OC2_SetConfig+0xd4>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d113      	bne.n	8004290 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800426e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004276:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	695b      	ldr	r3, [r3, #20]
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	693a      	ldr	r2, [r7, #16]
 8004280:	4313      	orrs	r3, r2
 8004282:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	009b      	lsls	r3, r3, #2
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	4313      	orrs	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	68fa      	ldr	r2, [r7, #12]
 800429a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	685a      	ldr	r2, [r3, #4]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	697a      	ldr	r2, [r7, #20]
 80042a8:	621a      	str	r2, [r3, #32]
}
 80042aa:	bf00      	nop
 80042ac:	371c      	adds	r7, #28
 80042ae:	46bd      	mov	sp, r7
 80042b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b4:	4770      	bx	lr
 80042b6:	bf00      	nop
 80042b8:	40010000 	.word	0x40010000

080042bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80042bc:	b480      	push	{r7}
 80042be:	b087      	sub	sp, #28
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a1b      	ldr	r3, [r3, #32]
 80042ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	69db      	ldr	r3, [r3, #28]
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80042ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	f023 0303 	bic.w	r3, r3, #3
 80042f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	68fa      	ldr	r2, [r7, #12]
 80042fa:	4313      	orrs	r3, r2
 80042fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80042fe:	697b      	ldr	r3, [r7, #20]
 8004300:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004304:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	021b      	lsls	r3, r3, #8
 800430c:	697a      	ldr	r2, [r7, #20]
 800430e:	4313      	orrs	r3, r2
 8004310:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a1d      	ldr	r2, [pc, #116]	; (800438c <TIM_OC3_SetConfig+0xd0>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d10d      	bne.n	8004336 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004320:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	021b      	lsls	r3, r3, #8
 8004328:	697a      	ldr	r2, [r7, #20]
 800432a:	4313      	orrs	r3, r2
 800432c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004334:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a14      	ldr	r2, [pc, #80]	; (800438c <TIM_OC3_SetConfig+0xd0>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d113      	bne.n	8004366 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004344:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800434c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	695b      	ldr	r3, [r3, #20]
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	4313      	orrs	r3, r2
 8004358:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	699b      	ldr	r3, [r3, #24]
 800435e:	011b      	lsls	r3, r3, #4
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	4313      	orrs	r3, r2
 8004364:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	693a      	ldr	r2, [r7, #16]
 800436a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	68fa      	ldr	r2, [r7, #12]
 8004370:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	697a      	ldr	r2, [r7, #20]
 800437e:	621a      	str	r2, [r3, #32]
}
 8004380:	bf00      	nop
 8004382:	371c      	adds	r7, #28
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr
 800438c:	40010000 	.word	0x40010000

08004390 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004390:	b480      	push	{r7}
 8004392:	b087      	sub	sp, #28
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a1b      	ldr	r3, [r3, #32]
 800439e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a1b      	ldr	r3, [r3, #32]
 80043aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	69db      	ldr	r3, [r3, #28]
 80043b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80043be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	021b      	lsls	r3, r3, #8
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80043da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	031b      	lsls	r3, r3, #12
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	4313      	orrs	r3, r2
 80043e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a10      	ldr	r2, [pc, #64]	; (800442c <TIM_OC4_SetConfig+0x9c>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d109      	bne.n	8004404 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80043f6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	695b      	ldr	r3, [r3, #20]
 80043fc:	019b      	lsls	r3, r3, #6
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	4313      	orrs	r3, r2
 8004402:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	697a      	ldr	r2, [r7, #20]
 8004408:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	68fa      	ldr	r2, [r7, #12]
 800440e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685a      	ldr	r2, [r3, #4]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	621a      	str	r2, [r3, #32]
}
 800441e:	bf00      	nop
 8004420:	371c      	adds	r7, #28
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	40010000 	.word	0x40010000

08004430 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004430:	b480      	push	{r7}
 8004432:	b087      	sub	sp, #28
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6a1b      	ldr	r3, [r3, #32]
 8004440:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	f023 0201 	bic.w	r2, r3, #1
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	699b      	ldr	r3, [r3, #24]
 8004452:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800445a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	011b      	lsls	r3, r3, #4
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	4313      	orrs	r3, r2
 8004464:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	f023 030a 	bic.w	r3, r3, #10
 800446c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	4313      	orrs	r3, r2
 8004474:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	697a      	ldr	r2, [r7, #20]
 8004480:	621a      	str	r2, [r3, #32]
}
 8004482:	bf00      	nop
 8004484:	371c      	adds	r7, #28
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800448e:	b480      	push	{r7}
 8004490:	b087      	sub	sp, #28
 8004492:	af00      	add	r7, sp, #0
 8004494:	60f8      	str	r0, [r7, #12]
 8004496:	60b9      	str	r1, [r7, #8]
 8004498:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6a1b      	ldr	r3, [r3, #32]
 800449e:	f023 0210 	bic.w	r2, r3, #16
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	031b      	lsls	r3, r3, #12
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	4313      	orrs	r3, r2
 80044c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	011b      	lsls	r3, r3, #4
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	697a      	ldr	r2, [r7, #20]
 80044da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	693a      	ldr	r2, [r7, #16]
 80044e0:	621a      	str	r2, [r3, #32]
}
 80044e2:	bf00      	nop
 80044e4:	371c      	adds	r7, #28
 80044e6:	46bd      	mov	sp, r7
 80044e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ec:	4770      	bx	lr

080044ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044ee:	b480      	push	{r7}
 80044f0:	b085      	sub	sp, #20
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
 80044f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004504:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	4313      	orrs	r3, r2
 800450c:	f043 0307 	orr.w	r3, r3, #7
 8004510:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	68fa      	ldr	r2, [r7, #12]
 8004516:	609a      	str	r2, [r3, #8]
}
 8004518:	bf00      	nop
 800451a:	3714      	adds	r7, #20
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr

08004524 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004524:	b480      	push	{r7}
 8004526:	b087      	sub	sp, #28
 8004528:	af00      	add	r7, sp, #0
 800452a:	60f8      	str	r0, [r7, #12]
 800452c:	60b9      	str	r1, [r7, #8]
 800452e:	607a      	str	r2, [r7, #4]
 8004530:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800453e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	021a      	lsls	r2, r3, #8
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	431a      	orrs	r2, r3
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	4313      	orrs	r3, r2
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	4313      	orrs	r3, r2
 8004550:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	609a      	str	r2, [r3, #8]
}
 8004558:	bf00      	nop
 800455a:	371c      	adds	r7, #28
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004564:	b480      	push	{r7}
 8004566:	b087      	sub	sp, #28
 8004568:	af00      	add	r7, sp, #0
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	60b9      	str	r1, [r7, #8]
 800456e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	f003 031f 	and.w	r3, r3, #31
 8004576:	2201      	movs	r2, #1
 8004578:	fa02 f303 	lsl.w	r3, r2, r3
 800457c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6a1a      	ldr	r2, [r3, #32]
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	43db      	mvns	r3, r3
 8004586:	401a      	ands	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6a1a      	ldr	r2, [r3, #32]
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	f003 031f 	and.w	r3, r3, #31
 8004596:	6879      	ldr	r1, [r7, #4]
 8004598:	fa01 f303 	lsl.w	r3, r1, r3
 800459c:	431a      	orrs	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	621a      	str	r2, [r3, #32]
}
 80045a2:	bf00      	nop
 80045a4:	371c      	adds	r7, #28
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr
	...

080045b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b085      	sub	sp, #20
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d101      	bne.n	80045c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045c4:	2302      	movs	r3, #2
 80045c6:	e050      	b.n	800466a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2202      	movs	r2, #2
 80045d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68fa      	ldr	r2, [r7, #12]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a1c      	ldr	r2, [pc, #112]	; (8004678 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d018      	beq.n	800463e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004614:	d013      	beq.n	800463e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a18      	ldr	r2, [pc, #96]	; (800467c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d00e      	beq.n	800463e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a16      	ldr	r2, [pc, #88]	; (8004680 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d009      	beq.n	800463e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a15      	ldr	r2, [pc, #84]	; (8004684 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d004      	beq.n	800463e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a13      	ldr	r2, [pc, #76]	; (8004688 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d10c      	bne.n	8004658 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800463e:	68bb      	ldr	r3, [r7, #8]
 8004640:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004644:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	68ba      	ldr	r2, [r7, #8]
 800464c:	4313      	orrs	r3, r2
 800464e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68ba      	ldr	r2, [r7, #8]
 8004656:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2201      	movs	r2, #1
 800465c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3714      	adds	r7, #20
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	40010000 	.word	0x40010000
 800467c:	40000400 	.word	0x40000400
 8004680:	40000800 	.word	0x40000800
 8004684:	40000c00 	.word	0x40000c00
 8004688:	40014000 	.word	0x40014000

0800468c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004696:	2300      	movs	r3, #0
 8004698:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e03d      	b.n	8004724 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	68db      	ldr	r3, [r3, #12]
 80046ba:	4313      	orrs	r3, r2
 80046bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4313      	orrs	r3, r2
 80046e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80046ee:	683b      	ldr	r3, [r7, #0]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	695b      	ldr	r3, [r3, #20]
 8004700:	4313      	orrs	r3, r2
 8004702:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	69db      	ldr	r3, [r3, #28]
 800470e:	4313      	orrs	r3, r2
 8004710:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68fa      	ldr	r2, [r7, #12]
 8004718:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004722:	2300      	movs	r3, #0
}
 8004724:	4618      	mov	r0, r3
 8004726:	3714      	adds	r7, #20
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004738:	bf00      	nop
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004742:	4770      	bx	lr

08004744 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800474c:	bf00      	nop
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b082      	sub	sp, #8
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d101      	bne.n	800476a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004766:	2301      	movs	r3, #1
 8004768:	e03f      	b.n	80047ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004770:	b2db      	uxtb	r3, r3
 8004772:	2b00      	cmp	r3, #0
 8004774:	d106      	bne.n	8004784 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800477e:	6878      	ldr	r0, [r7, #4]
 8004780:	f7fc fbfc 	bl	8000f7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2224      	movs	r2, #36	; 0x24
 8004788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68da      	ldr	r2, [r3, #12]
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800479a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f000 f929 	bl	80049f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	691a      	ldr	r2, [r3, #16]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80047b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	695a      	ldr	r2, [r3, #20]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80047c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68da      	ldr	r2, [r3, #12]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80047d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2220      	movs	r2, #32
 80047dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2220      	movs	r2, #32
 80047e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3708      	adds	r7, #8
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b08a      	sub	sp, #40	; 0x28
 80047f6:	af02      	add	r7, sp, #8
 80047f8:	60f8      	str	r0, [r7, #12]
 80047fa:	60b9      	str	r1, [r7, #8]
 80047fc:	603b      	str	r3, [r7, #0]
 80047fe:	4613      	mov	r3, r2
 8004800:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004802:	2300      	movs	r3, #0
 8004804:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800480c:	b2db      	uxtb	r3, r3
 800480e:	2b20      	cmp	r3, #32
 8004810:	d17c      	bne.n	800490c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004812:	68bb      	ldr	r3, [r7, #8]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d002      	beq.n	800481e <HAL_UART_Transmit+0x2c>
 8004818:	88fb      	ldrh	r3, [r7, #6]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d101      	bne.n	8004822 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800481e:	2301      	movs	r3, #1
 8004820:	e075      	b.n	800490e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004828:	2b01      	cmp	r3, #1
 800482a:	d101      	bne.n	8004830 <HAL_UART_Transmit+0x3e>
 800482c:	2302      	movs	r3, #2
 800482e:	e06e      	b.n	800490e <HAL_UART_Transmit+0x11c>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2200      	movs	r2, #0
 800483c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2221      	movs	r2, #33	; 0x21
 8004842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004846:	f7fd fca3 	bl	8002190 <HAL_GetTick>
 800484a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	88fa      	ldrh	r2, [r7, #6]
 8004850:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	88fa      	ldrh	r2, [r7, #6]
 8004856:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004860:	d108      	bne.n	8004874 <HAL_UART_Transmit+0x82>
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d104      	bne.n	8004874 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800486a:	2300      	movs	r3, #0
 800486c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	61bb      	str	r3, [r7, #24]
 8004872:	e003      	b.n	800487c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004878:	2300      	movs	r3, #0
 800487a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2200      	movs	r2, #0
 8004880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004884:	e02a      	b.n	80048dc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	9300      	str	r3, [sp, #0]
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	2200      	movs	r2, #0
 800488e:	2180      	movs	r1, #128	; 0x80
 8004890:	68f8      	ldr	r0, [r7, #12]
 8004892:	f000 f840 	bl	8004916 <UART_WaitOnFlagUntilTimeout>
 8004896:	4603      	mov	r3, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d001      	beq.n	80048a0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800489c:	2303      	movs	r3, #3
 800489e:	e036      	b.n	800490e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80048a0:	69fb      	ldr	r3, [r7, #28]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d10b      	bne.n	80048be <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048a6:	69bb      	ldr	r3, [r7, #24]
 80048a8:	881b      	ldrh	r3, [r3, #0]
 80048aa:	461a      	mov	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	3302      	adds	r3, #2
 80048ba:	61bb      	str	r3, [r7, #24]
 80048bc:	e007      	b.n	80048ce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	781a      	ldrb	r2, [r3, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	3301      	adds	r3, #1
 80048cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	3b01      	subs	r3, #1
 80048d6:	b29a      	uxth	r2, r3
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d1cf      	bne.n	8004886 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	9300      	str	r3, [sp, #0]
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	2200      	movs	r2, #0
 80048ee:	2140      	movs	r1, #64	; 0x40
 80048f0:	68f8      	ldr	r0, [r7, #12]
 80048f2:	f000 f810 	bl	8004916 <UART_WaitOnFlagUntilTimeout>
 80048f6:	4603      	mov	r3, r0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d001      	beq.n	8004900 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80048fc:	2303      	movs	r3, #3
 80048fe:	e006      	b.n	800490e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2220      	movs	r2, #32
 8004904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004908:	2300      	movs	r3, #0
 800490a:	e000      	b.n	800490e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800490c:	2302      	movs	r3, #2
  }
}
 800490e:	4618      	mov	r0, r3
 8004910:	3720      	adds	r7, #32
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b090      	sub	sp, #64	; 0x40
 800491a:	af00      	add	r7, sp, #0
 800491c:	60f8      	str	r0, [r7, #12]
 800491e:	60b9      	str	r1, [r7, #8]
 8004920:	603b      	str	r3, [r7, #0]
 8004922:	4613      	mov	r3, r2
 8004924:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004926:	e050      	b.n	80049ca <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004928:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800492a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800492e:	d04c      	beq.n	80049ca <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004930:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004932:	2b00      	cmp	r3, #0
 8004934:	d007      	beq.n	8004946 <UART_WaitOnFlagUntilTimeout+0x30>
 8004936:	f7fd fc2b 	bl	8002190 <HAL_GetTick>
 800493a:	4602      	mov	r2, r0
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004942:	429a      	cmp	r2, r3
 8004944:	d241      	bcs.n	80049ca <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	330c      	adds	r3, #12
 800494c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004950:	e853 3f00 	ldrex	r3, [r3]
 8004954:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004958:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800495c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	330c      	adds	r3, #12
 8004964:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004966:	637a      	str	r2, [r7, #52]	; 0x34
 8004968:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800496a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800496c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800496e:	e841 2300 	strex	r3, r2, [r1]
 8004972:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1e5      	bne.n	8004946 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	3314      	adds	r3, #20
 8004980:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	e853 3f00 	ldrex	r3, [r3]
 8004988:	613b      	str	r3, [r7, #16]
   return(result);
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	f023 0301 	bic.w	r3, r3, #1
 8004990:	63bb      	str	r3, [r7, #56]	; 0x38
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	3314      	adds	r3, #20
 8004998:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800499a:	623a      	str	r2, [r7, #32]
 800499c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800499e:	69f9      	ldr	r1, [r7, #28]
 80049a0:	6a3a      	ldr	r2, [r7, #32]
 80049a2:	e841 2300 	strex	r3, r2, [r1]
 80049a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1e5      	bne.n	800497a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2220      	movs	r2, #32
 80049b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2220      	movs	r2, #32
 80049ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e00f      	b.n	80049ea <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	4013      	ands	r3, r2
 80049d4:	68ba      	ldr	r2, [r7, #8]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	bf0c      	ite	eq
 80049da:	2301      	moveq	r3, #1
 80049dc:	2300      	movne	r3, #0
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	461a      	mov	r2, r3
 80049e2:	79fb      	ldrb	r3, [r7, #7]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d09f      	beq.n	8004928 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3740      	adds	r7, #64	; 0x40
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}
	...

080049f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049f8:	b0c0      	sub	sp, #256	; 0x100
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004a0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a10:	68d9      	ldr	r1, [r3, #12]
 8004a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	ea40 0301 	orr.w	r3, r0, r1
 8004a1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a22:	689a      	ldr	r2, [r3, #8]
 8004a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	431a      	orrs	r2, r3
 8004a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	431a      	orrs	r2, r3
 8004a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a38:	69db      	ldr	r3, [r3, #28]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004a40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004a4c:	f021 010c 	bic.w	r1, r1, #12
 8004a50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004a5a:	430b      	orrs	r3, r1
 8004a5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004a6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a6e:	6999      	ldr	r1, [r3, #24]
 8004a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	ea40 0301 	orr.w	r3, r0, r1
 8004a7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	4b8f      	ldr	r3, [pc, #572]	; (8004cc0 <UART_SetConfig+0x2cc>)
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d005      	beq.n	8004a94 <UART_SetConfig+0xa0>
 8004a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	4b8d      	ldr	r3, [pc, #564]	; (8004cc4 <UART_SetConfig+0x2d0>)
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d104      	bne.n	8004a9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a94:	f7fe fe9a 	bl	80037cc <HAL_RCC_GetPCLK2Freq>
 8004a98:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004a9c:	e003      	b.n	8004aa6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a9e:	f7fe fe81 	bl	80037a4 <HAL_RCC_GetPCLK1Freq>
 8004aa2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aaa:	69db      	ldr	r3, [r3, #28]
 8004aac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ab0:	f040 810c 	bne.w	8004ccc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ab4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004abe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004ac2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004ac6:	4622      	mov	r2, r4
 8004ac8:	462b      	mov	r3, r5
 8004aca:	1891      	adds	r1, r2, r2
 8004acc:	65b9      	str	r1, [r7, #88]	; 0x58
 8004ace:	415b      	adcs	r3, r3
 8004ad0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004ad2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004ad6:	4621      	mov	r1, r4
 8004ad8:	eb12 0801 	adds.w	r8, r2, r1
 8004adc:	4629      	mov	r1, r5
 8004ade:	eb43 0901 	adc.w	r9, r3, r1
 8004ae2:	f04f 0200 	mov.w	r2, #0
 8004ae6:	f04f 0300 	mov.w	r3, #0
 8004aea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004aee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004af2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004af6:	4690      	mov	r8, r2
 8004af8:	4699      	mov	r9, r3
 8004afa:	4623      	mov	r3, r4
 8004afc:	eb18 0303 	adds.w	r3, r8, r3
 8004b00:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004b04:	462b      	mov	r3, r5
 8004b06:	eb49 0303 	adc.w	r3, r9, r3
 8004b0a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	2200      	movs	r2, #0
 8004b16:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004b1a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004b1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004b22:	460b      	mov	r3, r1
 8004b24:	18db      	adds	r3, r3, r3
 8004b26:	653b      	str	r3, [r7, #80]	; 0x50
 8004b28:	4613      	mov	r3, r2
 8004b2a:	eb42 0303 	adc.w	r3, r2, r3
 8004b2e:	657b      	str	r3, [r7, #84]	; 0x54
 8004b30:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004b34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004b38:	f7fb fba2 	bl	8000280 <__aeabi_uldivmod>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	460b      	mov	r3, r1
 8004b40:	4b61      	ldr	r3, [pc, #388]	; (8004cc8 <UART_SetConfig+0x2d4>)
 8004b42:	fba3 2302 	umull	r2, r3, r3, r2
 8004b46:	095b      	lsrs	r3, r3, #5
 8004b48:	011c      	lsls	r4, r3, #4
 8004b4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004b54:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004b58:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004b5c:	4642      	mov	r2, r8
 8004b5e:	464b      	mov	r3, r9
 8004b60:	1891      	adds	r1, r2, r2
 8004b62:	64b9      	str	r1, [r7, #72]	; 0x48
 8004b64:	415b      	adcs	r3, r3
 8004b66:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b68:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004b6c:	4641      	mov	r1, r8
 8004b6e:	eb12 0a01 	adds.w	sl, r2, r1
 8004b72:	4649      	mov	r1, r9
 8004b74:	eb43 0b01 	adc.w	fp, r3, r1
 8004b78:	f04f 0200 	mov.w	r2, #0
 8004b7c:	f04f 0300 	mov.w	r3, #0
 8004b80:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b84:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b8c:	4692      	mov	sl, r2
 8004b8e:	469b      	mov	fp, r3
 8004b90:	4643      	mov	r3, r8
 8004b92:	eb1a 0303 	adds.w	r3, sl, r3
 8004b96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b9a:	464b      	mov	r3, r9
 8004b9c:	eb4b 0303 	adc.w	r3, fp, r3
 8004ba0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004bb0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004bb4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004bb8:	460b      	mov	r3, r1
 8004bba:	18db      	adds	r3, r3, r3
 8004bbc:	643b      	str	r3, [r7, #64]	; 0x40
 8004bbe:	4613      	mov	r3, r2
 8004bc0:	eb42 0303 	adc.w	r3, r2, r3
 8004bc4:	647b      	str	r3, [r7, #68]	; 0x44
 8004bc6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004bca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004bce:	f7fb fb57 	bl	8000280 <__aeabi_uldivmod>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	4611      	mov	r1, r2
 8004bd8:	4b3b      	ldr	r3, [pc, #236]	; (8004cc8 <UART_SetConfig+0x2d4>)
 8004bda:	fba3 2301 	umull	r2, r3, r3, r1
 8004bde:	095b      	lsrs	r3, r3, #5
 8004be0:	2264      	movs	r2, #100	; 0x64
 8004be2:	fb02 f303 	mul.w	r3, r2, r3
 8004be6:	1acb      	subs	r3, r1, r3
 8004be8:	00db      	lsls	r3, r3, #3
 8004bea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004bee:	4b36      	ldr	r3, [pc, #216]	; (8004cc8 <UART_SetConfig+0x2d4>)
 8004bf0:	fba3 2302 	umull	r2, r3, r3, r2
 8004bf4:	095b      	lsrs	r3, r3, #5
 8004bf6:	005b      	lsls	r3, r3, #1
 8004bf8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004bfc:	441c      	add	r4, r3
 8004bfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c02:	2200      	movs	r2, #0
 8004c04:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004c08:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004c0c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004c10:	4642      	mov	r2, r8
 8004c12:	464b      	mov	r3, r9
 8004c14:	1891      	adds	r1, r2, r2
 8004c16:	63b9      	str	r1, [r7, #56]	; 0x38
 8004c18:	415b      	adcs	r3, r3
 8004c1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004c20:	4641      	mov	r1, r8
 8004c22:	1851      	adds	r1, r2, r1
 8004c24:	6339      	str	r1, [r7, #48]	; 0x30
 8004c26:	4649      	mov	r1, r9
 8004c28:	414b      	adcs	r3, r1
 8004c2a:	637b      	str	r3, [r7, #52]	; 0x34
 8004c2c:	f04f 0200 	mov.w	r2, #0
 8004c30:	f04f 0300 	mov.w	r3, #0
 8004c34:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004c38:	4659      	mov	r1, fp
 8004c3a:	00cb      	lsls	r3, r1, #3
 8004c3c:	4651      	mov	r1, sl
 8004c3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c42:	4651      	mov	r1, sl
 8004c44:	00ca      	lsls	r2, r1, #3
 8004c46:	4610      	mov	r0, r2
 8004c48:	4619      	mov	r1, r3
 8004c4a:	4603      	mov	r3, r0
 8004c4c:	4642      	mov	r2, r8
 8004c4e:	189b      	adds	r3, r3, r2
 8004c50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004c54:	464b      	mov	r3, r9
 8004c56:	460a      	mov	r2, r1
 8004c58:	eb42 0303 	adc.w	r3, r2, r3
 8004c5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004c6c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004c70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004c74:	460b      	mov	r3, r1
 8004c76:	18db      	adds	r3, r3, r3
 8004c78:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	eb42 0303 	adc.w	r3, r2, r3
 8004c80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c86:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004c8a:	f7fb faf9 	bl	8000280 <__aeabi_uldivmod>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	460b      	mov	r3, r1
 8004c92:	4b0d      	ldr	r3, [pc, #52]	; (8004cc8 <UART_SetConfig+0x2d4>)
 8004c94:	fba3 1302 	umull	r1, r3, r3, r2
 8004c98:	095b      	lsrs	r3, r3, #5
 8004c9a:	2164      	movs	r1, #100	; 0x64
 8004c9c:	fb01 f303 	mul.w	r3, r1, r3
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	00db      	lsls	r3, r3, #3
 8004ca4:	3332      	adds	r3, #50	; 0x32
 8004ca6:	4a08      	ldr	r2, [pc, #32]	; (8004cc8 <UART_SetConfig+0x2d4>)
 8004ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cac:	095b      	lsrs	r3, r3, #5
 8004cae:	f003 0207 	and.w	r2, r3, #7
 8004cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4422      	add	r2, r4
 8004cba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004cbc:	e105      	b.n	8004eca <UART_SetConfig+0x4d6>
 8004cbe:	bf00      	nop
 8004cc0:	40011000 	.word	0x40011000
 8004cc4:	40011400 	.word	0x40011400
 8004cc8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ccc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004cd6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004cda:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004cde:	4642      	mov	r2, r8
 8004ce0:	464b      	mov	r3, r9
 8004ce2:	1891      	adds	r1, r2, r2
 8004ce4:	6239      	str	r1, [r7, #32]
 8004ce6:	415b      	adcs	r3, r3
 8004ce8:	627b      	str	r3, [r7, #36]	; 0x24
 8004cea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004cee:	4641      	mov	r1, r8
 8004cf0:	1854      	adds	r4, r2, r1
 8004cf2:	4649      	mov	r1, r9
 8004cf4:	eb43 0501 	adc.w	r5, r3, r1
 8004cf8:	f04f 0200 	mov.w	r2, #0
 8004cfc:	f04f 0300 	mov.w	r3, #0
 8004d00:	00eb      	lsls	r3, r5, #3
 8004d02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d06:	00e2      	lsls	r2, r4, #3
 8004d08:	4614      	mov	r4, r2
 8004d0a:	461d      	mov	r5, r3
 8004d0c:	4643      	mov	r3, r8
 8004d0e:	18e3      	adds	r3, r4, r3
 8004d10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004d14:	464b      	mov	r3, r9
 8004d16:	eb45 0303 	adc.w	r3, r5, r3
 8004d1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	2200      	movs	r2, #0
 8004d26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004d2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004d2e:	f04f 0200 	mov.w	r2, #0
 8004d32:	f04f 0300 	mov.w	r3, #0
 8004d36:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004d3a:	4629      	mov	r1, r5
 8004d3c:	008b      	lsls	r3, r1, #2
 8004d3e:	4621      	mov	r1, r4
 8004d40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d44:	4621      	mov	r1, r4
 8004d46:	008a      	lsls	r2, r1, #2
 8004d48:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004d4c:	f7fb fa98 	bl	8000280 <__aeabi_uldivmod>
 8004d50:	4602      	mov	r2, r0
 8004d52:	460b      	mov	r3, r1
 8004d54:	4b60      	ldr	r3, [pc, #384]	; (8004ed8 <UART_SetConfig+0x4e4>)
 8004d56:	fba3 2302 	umull	r2, r3, r3, r2
 8004d5a:	095b      	lsrs	r3, r3, #5
 8004d5c:	011c      	lsls	r4, r3, #4
 8004d5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d62:	2200      	movs	r2, #0
 8004d64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004d68:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004d6c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004d70:	4642      	mov	r2, r8
 8004d72:	464b      	mov	r3, r9
 8004d74:	1891      	adds	r1, r2, r2
 8004d76:	61b9      	str	r1, [r7, #24]
 8004d78:	415b      	adcs	r3, r3
 8004d7a:	61fb      	str	r3, [r7, #28]
 8004d7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d80:	4641      	mov	r1, r8
 8004d82:	1851      	adds	r1, r2, r1
 8004d84:	6139      	str	r1, [r7, #16]
 8004d86:	4649      	mov	r1, r9
 8004d88:	414b      	adcs	r3, r1
 8004d8a:	617b      	str	r3, [r7, #20]
 8004d8c:	f04f 0200 	mov.w	r2, #0
 8004d90:	f04f 0300 	mov.w	r3, #0
 8004d94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d98:	4659      	mov	r1, fp
 8004d9a:	00cb      	lsls	r3, r1, #3
 8004d9c:	4651      	mov	r1, sl
 8004d9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004da2:	4651      	mov	r1, sl
 8004da4:	00ca      	lsls	r2, r1, #3
 8004da6:	4610      	mov	r0, r2
 8004da8:	4619      	mov	r1, r3
 8004daa:	4603      	mov	r3, r0
 8004dac:	4642      	mov	r2, r8
 8004dae:	189b      	adds	r3, r3, r2
 8004db0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004db4:	464b      	mov	r3, r9
 8004db6:	460a      	mov	r2, r1
 8004db8:	eb42 0303 	adc.w	r3, r2, r3
 8004dbc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	67bb      	str	r3, [r7, #120]	; 0x78
 8004dca:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004dcc:	f04f 0200 	mov.w	r2, #0
 8004dd0:	f04f 0300 	mov.w	r3, #0
 8004dd4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004dd8:	4649      	mov	r1, r9
 8004dda:	008b      	lsls	r3, r1, #2
 8004ddc:	4641      	mov	r1, r8
 8004dde:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004de2:	4641      	mov	r1, r8
 8004de4:	008a      	lsls	r2, r1, #2
 8004de6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004dea:	f7fb fa49 	bl	8000280 <__aeabi_uldivmod>
 8004dee:	4602      	mov	r2, r0
 8004df0:	460b      	mov	r3, r1
 8004df2:	4b39      	ldr	r3, [pc, #228]	; (8004ed8 <UART_SetConfig+0x4e4>)
 8004df4:	fba3 1302 	umull	r1, r3, r3, r2
 8004df8:	095b      	lsrs	r3, r3, #5
 8004dfa:	2164      	movs	r1, #100	; 0x64
 8004dfc:	fb01 f303 	mul.w	r3, r1, r3
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	011b      	lsls	r3, r3, #4
 8004e04:	3332      	adds	r3, #50	; 0x32
 8004e06:	4a34      	ldr	r2, [pc, #208]	; (8004ed8 <UART_SetConfig+0x4e4>)
 8004e08:	fba2 2303 	umull	r2, r3, r2, r3
 8004e0c:	095b      	lsrs	r3, r3, #5
 8004e0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e12:	441c      	add	r4, r3
 8004e14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e18:	2200      	movs	r2, #0
 8004e1a:	673b      	str	r3, [r7, #112]	; 0x70
 8004e1c:	677a      	str	r2, [r7, #116]	; 0x74
 8004e1e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004e22:	4642      	mov	r2, r8
 8004e24:	464b      	mov	r3, r9
 8004e26:	1891      	adds	r1, r2, r2
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	415b      	adcs	r3, r3
 8004e2c:	60fb      	str	r3, [r7, #12]
 8004e2e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e32:	4641      	mov	r1, r8
 8004e34:	1851      	adds	r1, r2, r1
 8004e36:	6039      	str	r1, [r7, #0]
 8004e38:	4649      	mov	r1, r9
 8004e3a:	414b      	adcs	r3, r1
 8004e3c:	607b      	str	r3, [r7, #4]
 8004e3e:	f04f 0200 	mov.w	r2, #0
 8004e42:	f04f 0300 	mov.w	r3, #0
 8004e46:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004e4a:	4659      	mov	r1, fp
 8004e4c:	00cb      	lsls	r3, r1, #3
 8004e4e:	4651      	mov	r1, sl
 8004e50:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e54:	4651      	mov	r1, sl
 8004e56:	00ca      	lsls	r2, r1, #3
 8004e58:	4610      	mov	r0, r2
 8004e5a:	4619      	mov	r1, r3
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	4642      	mov	r2, r8
 8004e60:	189b      	adds	r3, r3, r2
 8004e62:	66bb      	str	r3, [r7, #104]	; 0x68
 8004e64:	464b      	mov	r3, r9
 8004e66:	460a      	mov	r2, r1
 8004e68:	eb42 0303 	adc.w	r3, r2, r3
 8004e6c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	2200      	movs	r2, #0
 8004e76:	663b      	str	r3, [r7, #96]	; 0x60
 8004e78:	667a      	str	r2, [r7, #100]	; 0x64
 8004e7a:	f04f 0200 	mov.w	r2, #0
 8004e7e:	f04f 0300 	mov.w	r3, #0
 8004e82:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004e86:	4649      	mov	r1, r9
 8004e88:	008b      	lsls	r3, r1, #2
 8004e8a:	4641      	mov	r1, r8
 8004e8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e90:	4641      	mov	r1, r8
 8004e92:	008a      	lsls	r2, r1, #2
 8004e94:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004e98:	f7fb f9f2 	bl	8000280 <__aeabi_uldivmod>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	4b0d      	ldr	r3, [pc, #52]	; (8004ed8 <UART_SetConfig+0x4e4>)
 8004ea2:	fba3 1302 	umull	r1, r3, r3, r2
 8004ea6:	095b      	lsrs	r3, r3, #5
 8004ea8:	2164      	movs	r1, #100	; 0x64
 8004eaa:	fb01 f303 	mul.w	r3, r1, r3
 8004eae:	1ad3      	subs	r3, r2, r3
 8004eb0:	011b      	lsls	r3, r3, #4
 8004eb2:	3332      	adds	r3, #50	; 0x32
 8004eb4:	4a08      	ldr	r2, [pc, #32]	; (8004ed8 <UART_SetConfig+0x4e4>)
 8004eb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eba:	095b      	lsrs	r3, r3, #5
 8004ebc:	f003 020f 	and.w	r2, r3, #15
 8004ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4422      	add	r2, r4
 8004ec8:	609a      	str	r2, [r3, #8]
}
 8004eca:	bf00      	nop
 8004ecc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ed6:	bf00      	nop
 8004ed8:	51eb851f 	.word	0x51eb851f

08004edc <__errno>:
 8004edc:	4b01      	ldr	r3, [pc, #4]	; (8004ee4 <__errno+0x8>)
 8004ede:	6818      	ldr	r0, [r3, #0]
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	2000000c 	.word	0x2000000c

08004ee8 <__libc_init_array>:
 8004ee8:	b570      	push	{r4, r5, r6, lr}
 8004eea:	4d0d      	ldr	r5, [pc, #52]	; (8004f20 <__libc_init_array+0x38>)
 8004eec:	4c0d      	ldr	r4, [pc, #52]	; (8004f24 <__libc_init_array+0x3c>)
 8004eee:	1b64      	subs	r4, r4, r5
 8004ef0:	10a4      	asrs	r4, r4, #2
 8004ef2:	2600      	movs	r6, #0
 8004ef4:	42a6      	cmp	r6, r4
 8004ef6:	d109      	bne.n	8004f0c <__libc_init_array+0x24>
 8004ef8:	4d0b      	ldr	r5, [pc, #44]	; (8004f28 <__libc_init_array+0x40>)
 8004efa:	4c0c      	ldr	r4, [pc, #48]	; (8004f2c <__libc_init_array+0x44>)
 8004efc:	f000 fc8e 	bl	800581c <_init>
 8004f00:	1b64      	subs	r4, r4, r5
 8004f02:	10a4      	asrs	r4, r4, #2
 8004f04:	2600      	movs	r6, #0
 8004f06:	42a6      	cmp	r6, r4
 8004f08:	d105      	bne.n	8004f16 <__libc_init_array+0x2e>
 8004f0a:	bd70      	pop	{r4, r5, r6, pc}
 8004f0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f10:	4798      	blx	r3
 8004f12:	3601      	adds	r6, #1
 8004f14:	e7ee      	b.n	8004ef4 <__libc_init_array+0xc>
 8004f16:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f1a:	4798      	blx	r3
 8004f1c:	3601      	adds	r6, #1
 8004f1e:	e7f2      	b.n	8004f06 <__libc_init_array+0x1e>
 8004f20:	08005d18 	.word	0x08005d18
 8004f24:	08005d18 	.word	0x08005d18
 8004f28:	08005d18 	.word	0x08005d18
 8004f2c:	08005d1c 	.word	0x08005d1c

08004f30 <memset>:
 8004f30:	4402      	add	r2, r0
 8004f32:	4603      	mov	r3, r0
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d100      	bne.n	8004f3a <memset+0xa>
 8004f38:	4770      	bx	lr
 8004f3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004f3e:	e7f9      	b.n	8004f34 <memset+0x4>

08004f40 <siprintf>:
 8004f40:	b40e      	push	{r1, r2, r3}
 8004f42:	b500      	push	{lr}
 8004f44:	b09c      	sub	sp, #112	; 0x70
 8004f46:	ab1d      	add	r3, sp, #116	; 0x74
 8004f48:	9002      	str	r0, [sp, #8]
 8004f4a:	9006      	str	r0, [sp, #24]
 8004f4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004f50:	4809      	ldr	r0, [pc, #36]	; (8004f78 <siprintf+0x38>)
 8004f52:	9107      	str	r1, [sp, #28]
 8004f54:	9104      	str	r1, [sp, #16]
 8004f56:	4909      	ldr	r1, [pc, #36]	; (8004f7c <siprintf+0x3c>)
 8004f58:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f5c:	9105      	str	r1, [sp, #20]
 8004f5e:	6800      	ldr	r0, [r0, #0]
 8004f60:	9301      	str	r3, [sp, #4]
 8004f62:	a902      	add	r1, sp, #8
 8004f64:	f000 f868 	bl	8005038 <_svfiprintf_r>
 8004f68:	9b02      	ldr	r3, [sp, #8]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	701a      	strb	r2, [r3, #0]
 8004f6e:	b01c      	add	sp, #112	; 0x70
 8004f70:	f85d eb04 	ldr.w	lr, [sp], #4
 8004f74:	b003      	add	sp, #12
 8004f76:	4770      	bx	lr
 8004f78:	2000000c 	.word	0x2000000c
 8004f7c:	ffff0208 	.word	0xffff0208

08004f80 <__ssputs_r>:
 8004f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f84:	688e      	ldr	r6, [r1, #8]
 8004f86:	429e      	cmp	r6, r3
 8004f88:	4682      	mov	sl, r0
 8004f8a:	460c      	mov	r4, r1
 8004f8c:	4690      	mov	r8, r2
 8004f8e:	461f      	mov	r7, r3
 8004f90:	d838      	bhi.n	8005004 <__ssputs_r+0x84>
 8004f92:	898a      	ldrh	r2, [r1, #12]
 8004f94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004f98:	d032      	beq.n	8005000 <__ssputs_r+0x80>
 8004f9a:	6825      	ldr	r5, [r4, #0]
 8004f9c:	6909      	ldr	r1, [r1, #16]
 8004f9e:	eba5 0901 	sub.w	r9, r5, r1
 8004fa2:	6965      	ldr	r5, [r4, #20]
 8004fa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004fa8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004fac:	3301      	adds	r3, #1
 8004fae:	444b      	add	r3, r9
 8004fb0:	106d      	asrs	r5, r5, #1
 8004fb2:	429d      	cmp	r5, r3
 8004fb4:	bf38      	it	cc
 8004fb6:	461d      	movcc	r5, r3
 8004fb8:	0553      	lsls	r3, r2, #21
 8004fba:	d531      	bpl.n	8005020 <__ssputs_r+0xa0>
 8004fbc:	4629      	mov	r1, r5
 8004fbe:	f000 fb63 	bl	8005688 <_malloc_r>
 8004fc2:	4606      	mov	r6, r0
 8004fc4:	b950      	cbnz	r0, 8004fdc <__ssputs_r+0x5c>
 8004fc6:	230c      	movs	r3, #12
 8004fc8:	f8ca 3000 	str.w	r3, [sl]
 8004fcc:	89a3      	ldrh	r3, [r4, #12]
 8004fce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004fd2:	81a3      	strh	r3, [r4, #12]
 8004fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fdc:	6921      	ldr	r1, [r4, #16]
 8004fde:	464a      	mov	r2, r9
 8004fe0:	f000 fabe 	bl	8005560 <memcpy>
 8004fe4:	89a3      	ldrh	r3, [r4, #12]
 8004fe6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004fea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004fee:	81a3      	strh	r3, [r4, #12]
 8004ff0:	6126      	str	r6, [r4, #16]
 8004ff2:	6165      	str	r5, [r4, #20]
 8004ff4:	444e      	add	r6, r9
 8004ff6:	eba5 0509 	sub.w	r5, r5, r9
 8004ffa:	6026      	str	r6, [r4, #0]
 8004ffc:	60a5      	str	r5, [r4, #8]
 8004ffe:	463e      	mov	r6, r7
 8005000:	42be      	cmp	r6, r7
 8005002:	d900      	bls.n	8005006 <__ssputs_r+0x86>
 8005004:	463e      	mov	r6, r7
 8005006:	6820      	ldr	r0, [r4, #0]
 8005008:	4632      	mov	r2, r6
 800500a:	4641      	mov	r1, r8
 800500c:	f000 fab6 	bl	800557c <memmove>
 8005010:	68a3      	ldr	r3, [r4, #8]
 8005012:	1b9b      	subs	r3, r3, r6
 8005014:	60a3      	str	r3, [r4, #8]
 8005016:	6823      	ldr	r3, [r4, #0]
 8005018:	4433      	add	r3, r6
 800501a:	6023      	str	r3, [r4, #0]
 800501c:	2000      	movs	r0, #0
 800501e:	e7db      	b.n	8004fd8 <__ssputs_r+0x58>
 8005020:	462a      	mov	r2, r5
 8005022:	f000 fba5 	bl	8005770 <_realloc_r>
 8005026:	4606      	mov	r6, r0
 8005028:	2800      	cmp	r0, #0
 800502a:	d1e1      	bne.n	8004ff0 <__ssputs_r+0x70>
 800502c:	6921      	ldr	r1, [r4, #16]
 800502e:	4650      	mov	r0, sl
 8005030:	f000 fabe 	bl	80055b0 <_free_r>
 8005034:	e7c7      	b.n	8004fc6 <__ssputs_r+0x46>
	...

08005038 <_svfiprintf_r>:
 8005038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800503c:	4698      	mov	r8, r3
 800503e:	898b      	ldrh	r3, [r1, #12]
 8005040:	061b      	lsls	r3, r3, #24
 8005042:	b09d      	sub	sp, #116	; 0x74
 8005044:	4607      	mov	r7, r0
 8005046:	460d      	mov	r5, r1
 8005048:	4614      	mov	r4, r2
 800504a:	d50e      	bpl.n	800506a <_svfiprintf_r+0x32>
 800504c:	690b      	ldr	r3, [r1, #16]
 800504e:	b963      	cbnz	r3, 800506a <_svfiprintf_r+0x32>
 8005050:	2140      	movs	r1, #64	; 0x40
 8005052:	f000 fb19 	bl	8005688 <_malloc_r>
 8005056:	6028      	str	r0, [r5, #0]
 8005058:	6128      	str	r0, [r5, #16]
 800505a:	b920      	cbnz	r0, 8005066 <_svfiprintf_r+0x2e>
 800505c:	230c      	movs	r3, #12
 800505e:	603b      	str	r3, [r7, #0]
 8005060:	f04f 30ff 	mov.w	r0, #4294967295
 8005064:	e0d1      	b.n	800520a <_svfiprintf_r+0x1d2>
 8005066:	2340      	movs	r3, #64	; 0x40
 8005068:	616b      	str	r3, [r5, #20]
 800506a:	2300      	movs	r3, #0
 800506c:	9309      	str	r3, [sp, #36]	; 0x24
 800506e:	2320      	movs	r3, #32
 8005070:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005074:	f8cd 800c 	str.w	r8, [sp, #12]
 8005078:	2330      	movs	r3, #48	; 0x30
 800507a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005224 <_svfiprintf_r+0x1ec>
 800507e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005082:	f04f 0901 	mov.w	r9, #1
 8005086:	4623      	mov	r3, r4
 8005088:	469a      	mov	sl, r3
 800508a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800508e:	b10a      	cbz	r2, 8005094 <_svfiprintf_r+0x5c>
 8005090:	2a25      	cmp	r2, #37	; 0x25
 8005092:	d1f9      	bne.n	8005088 <_svfiprintf_r+0x50>
 8005094:	ebba 0b04 	subs.w	fp, sl, r4
 8005098:	d00b      	beq.n	80050b2 <_svfiprintf_r+0x7a>
 800509a:	465b      	mov	r3, fp
 800509c:	4622      	mov	r2, r4
 800509e:	4629      	mov	r1, r5
 80050a0:	4638      	mov	r0, r7
 80050a2:	f7ff ff6d 	bl	8004f80 <__ssputs_r>
 80050a6:	3001      	adds	r0, #1
 80050a8:	f000 80aa 	beq.w	8005200 <_svfiprintf_r+0x1c8>
 80050ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050ae:	445a      	add	r2, fp
 80050b0:	9209      	str	r2, [sp, #36]	; 0x24
 80050b2:	f89a 3000 	ldrb.w	r3, [sl]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	f000 80a2 	beq.w	8005200 <_svfiprintf_r+0x1c8>
 80050bc:	2300      	movs	r3, #0
 80050be:	f04f 32ff 	mov.w	r2, #4294967295
 80050c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050c6:	f10a 0a01 	add.w	sl, sl, #1
 80050ca:	9304      	str	r3, [sp, #16]
 80050cc:	9307      	str	r3, [sp, #28]
 80050ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80050d2:	931a      	str	r3, [sp, #104]	; 0x68
 80050d4:	4654      	mov	r4, sl
 80050d6:	2205      	movs	r2, #5
 80050d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050dc:	4851      	ldr	r0, [pc, #324]	; (8005224 <_svfiprintf_r+0x1ec>)
 80050de:	f7fb f87f 	bl	80001e0 <memchr>
 80050e2:	9a04      	ldr	r2, [sp, #16]
 80050e4:	b9d8      	cbnz	r0, 800511e <_svfiprintf_r+0xe6>
 80050e6:	06d0      	lsls	r0, r2, #27
 80050e8:	bf44      	itt	mi
 80050ea:	2320      	movmi	r3, #32
 80050ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050f0:	0711      	lsls	r1, r2, #28
 80050f2:	bf44      	itt	mi
 80050f4:	232b      	movmi	r3, #43	; 0x2b
 80050f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80050fa:	f89a 3000 	ldrb.w	r3, [sl]
 80050fe:	2b2a      	cmp	r3, #42	; 0x2a
 8005100:	d015      	beq.n	800512e <_svfiprintf_r+0xf6>
 8005102:	9a07      	ldr	r2, [sp, #28]
 8005104:	4654      	mov	r4, sl
 8005106:	2000      	movs	r0, #0
 8005108:	f04f 0c0a 	mov.w	ip, #10
 800510c:	4621      	mov	r1, r4
 800510e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005112:	3b30      	subs	r3, #48	; 0x30
 8005114:	2b09      	cmp	r3, #9
 8005116:	d94e      	bls.n	80051b6 <_svfiprintf_r+0x17e>
 8005118:	b1b0      	cbz	r0, 8005148 <_svfiprintf_r+0x110>
 800511a:	9207      	str	r2, [sp, #28]
 800511c:	e014      	b.n	8005148 <_svfiprintf_r+0x110>
 800511e:	eba0 0308 	sub.w	r3, r0, r8
 8005122:	fa09 f303 	lsl.w	r3, r9, r3
 8005126:	4313      	orrs	r3, r2
 8005128:	9304      	str	r3, [sp, #16]
 800512a:	46a2      	mov	sl, r4
 800512c:	e7d2      	b.n	80050d4 <_svfiprintf_r+0x9c>
 800512e:	9b03      	ldr	r3, [sp, #12]
 8005130:	1d19      	adds	r1, r3, #4
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	9103      	str	r1, [sp, #12]
 8005136:	2b00      	cmp	r3, #0
 8005138:	bfbb      	ittet	lt
 800513a:	425b      	neglt	r3, r3
 800513c:	f042 0202 	orrlt.w	r2, r2, #2
 8005140:	9307      	strge	r3, [sp, #28]
 8005142:	9307      	strlt	r3, [sp, #28]
 8005144:	bfb8      	it	lt
 8005146:	9204      	strlt	r2, [sp, #16]
 8005148:	7823      	ldrb	r3, [r4, #0]
 800514a:	2b2e      	cmp	r3, #46	; 0x2e
 800514c:	d10c      	bne.n	8005168 <_svfiprintf_r+0x130>
 800514e:	7863      	ldrb	r3, [r4, #1]
 8005150:	2b2a      	cmp	r3, #42	; 0x2a
 8005152:	d135      	bne.n	80051c0 <_svfiprintf_r+0x188>
 8005154:	9b03      	ldr	r3, [sp, #12]
 8005156:	1d1a      	adds	r2, r3, #4
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	9203      	str	r2, [sp, #12]
 800515c:	2b00      	cmp	r3, #0
 800515e:	bfb8      	it	lt
 8005160:	f04f 33ff 	movlt.w	r3, #4294967295
 8005164:	3402      	adds	r4, #2
 8005166:	9305      	str	r3, [sp, #20]
 8005168:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005234 <_svfiprintf_r+0x1fc>
 800516c:	7821      	ldrb	r1, [r4, #0]
 800516e:	2203      	movs	r2, #3
 8005170:	4650      	mov	r0, sl
 8005172:	f7fb f835 	bl	80001e0 <memchr>
 8005176:	b140      	cbz	r0, 800518a <_svfiprintf_r+0x152>
 8005178:	2340      	movs	r3, #64	; 0x40
 800517a:	eba0 000a 	sub.w	r0, r0, sl
 800517e:	fa03 f000 	lsl.w	r0, r3, r0
 8005182:	9b04      	ldr	r3, [sp, #16]
 8005184:	4303      	orrs	r3, r0
 8005186:	3401      	adds	r4, #1
 8005188:	9304      	str	r3, [sp, #16]
 800518a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800518e:	4826      	ldr	r0, [pc, #152]	; (8005228 <_svfiprintf_r+0x1f0>)
 8005190:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005194:	2206      	movs	r2, #6
 8005196:	f7fb f823 	bl	80001e0 <memchr>
 800519a:	2800      	cmp	r0, #0
 800519c:	d038      	beq.n	8005210 <_svfiprintf_r+0x1d8>
 800519e:	4b23      	ldr	r3, [pc, #140]	; (800522c <_svfiprintf_r+0x1f4>)
 80051a0:	bb1b      	cbnz	r3, 80051ea <_svfiprintf_r+0x1b2>
 80051a2:	9b03      	ldr	r3, [sp, #12]
 80051a4:	3307      	adds	r3, #7
 80051a6:	f023 0307 	bic.w	r3, r3, #7
 80051aa:	3308      	adds	r3, #8
 80051ac:	9303      	str	r3, [sp, #12]
 80051ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051b0:	4433      	add	r3, r6
 80051b2:	9309      	str	r3, [sp, #36]	; 0x24
 80051b4:	e767      	b.n	8005086 <_svfiprintf_r+0x4e>
 80051b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80051ba:	460c      	mov	r4, r1
 80051bc:	2001      	movs	r0, #1
 80051be:	e7a5      	b.n	800510c <_svfiprintf_r+0xd4>
 80051c0:	2300      	movs	r3, #0
 80051c2:	3401      	adds	r4, #1
 80051c4:	9305      	str	r3, [sp, #20]
 80051c6:	4619      	mov	r1, r3
 80051c8:	f04f 0c0a 	mov.w	ip, #10
 80051cc:	4620      	mov	r0, r4
 80051ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051d2:	3a30      	subs	r2, #48	; 0x30
 80051d4:	2a09      	cmp	r2, #9
 80051d6:	d903      	bls.n	80051e0 <_svfiprintf_r+0x1a8>
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d0c5      	beq.n	8005168 <_svfiprintf_r+0x130>
 80051dc:	9105      	str	r1, [sp, #20]
 80051de:	e7c3      	b.n	8005168 <_svfiprintf_r+0x130>
 80051e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80051e4:	4604      	mov	r4, r0
 80051e6:	2301      	movs	r3, #1
 80051e8:	e7f0      	b.n	80051cc <_svfiprintf_r+0x194>
 80051ea:	ab03      	add	r3, sp, #12
 80051ec:	9300      	str	r3, [sp, #0]
 80051ee:	462a      	mov	r2, r5
 80051f0:	4b0f      	ldr	r3, [pc, #60]	; (8005230 <_svfiprintf_r+0x1f8>)
 80051f2:	a904      	add	r1, sp, #16
 80051f4:	4638      	mov	r0, r7
 80051f6:	f3af 8000 	nop.w
 80051fa:	1c42      	adds	r2, r0, #1
 80051fc:	4606      	mov	r6, r0
 80051fe:	d1d6      	bne.n	80051ae <_svfiprintf_r+0x176>
 8005200:	89ab      	ldrh	r3, [r5, #12]
 8005202:	065b      	lsls	r3, r3, #25
 8005204:	f53f af2c 	bmi.w	8005060 <_svfiprintf_r+0x28>
 8005208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800520a:	b01d      	add	sp, #116	; 0x74
 800520c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005210:	ab03      	add	r3, sp, #12
 8005212:	9300      	str	r3, [sp, #0]
 8005214:	462a      	mov	r2, r5
 8005216:	4b06      	ldr	r3, [pc, #24]	; (8005230 <_svfiprintf_r+0x1f8>)
 8005218:	a904      	add	r1, sp, #16
 800521a:	4638      	mov	r0, r7
 800521c:	f000 f87a 	bl	8005314 <_printf_i>
 8005220:	e7eb      	b.n	80051fa <_svfiprintf_r+0x1c2>
 8005222:	bf00      	nop
 8005224:	08005cdc 	.word	0x08005cdc
 8005228:	08005ce6 	.word	0x08005ce6
 800522c:	00000000 	.word	0x00000000
 8005230:	08004f81 	.word	0x08004f81
 8005234:	08005ce2 	.word	0x08005ce2

08005238 <_printf_common>:
 8005238:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800523c:	4616      	mov	r6, r2
 800523e:	4699      	mov	r9, r3
 8005240:	688a      	ldr	r2, [r1, #8]
 8005242:	690b      	ldr	r3, [r1, #16]
 8005244:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005248:	4293      	cmp	r3, r2
 800524a:	bfb8      	it	lt
 800524c:	4613      	movlt	r3, r2
 800524e:	6033      	str	r3, [r6, #0]
 8005250:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005254:	4607      	mov	r7, r0
 8005256:	460c      	mov	r4, r1
 8005258:	b10a      	cbz	r2, 800525e <_printf_common+0x26>
 800525a:	3301      	adds	r3, #1
 800525c:	6033      	str	r3, [r6, #0]
 800525e:	6823      	ldr	r3, [r4, #0]
 8005260:	0699      	lsls	r1, r3, #26
 8005262:	bf42      	ittt	mi
 8005264:	6833      	ldrmi	r3, [r6, #0]
 8005266:	3302      	addmi	r3, #2
 8005268:	6033      	strmi	r3, [r6, #0]
 800526a:	6825      	ldr	r5, [r4, #0]
 800526c:	f015 0506 	ands.w	r5, r5, #6
 8005270:	d106      	bne.n	8005280 <_printf_common+0x48>
 8005272:	f104 0a19 	add.w	sl, r4, #25
 8005276:	68e3      	ldr	r3, [r4, #12]
 8005278:	6832      	ldr	r2, [r6, #0]
 800527a:	1a9b      	subs	r3, r3, r2
 800527c:	42ab      	cmp	r3, r5
 800527e:	dc26      	bgt.n	80052ce <_printf_common+0x96>
 8005280:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005284:	1e13      	subs	r3, r2, #0
 8005286:	6822      	ldr	r2, [r4, #0]
 8005288:	bf18      	it	ne
 800528a:	2301      	movne	r3, #1
 800528c:	0692      	lsls	r2, r2, #26
 800528e:	d42b      	bmi.n	80052e8 <_printf_common+0xb0>
 8005290:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005294:	4649      	mov	r1, r9
 8005296:	4638      	mov	r0, r7
 8005298:	47c0      	blx	r8
 800529a:	3001      	adds	r0, #1
 800529c:	d01e      	beq.n	80052dc <_printf_common+0xa4>
 800529e:	6823      	ldr	r3, [r4, #0]
 80052a0:	68e5      	ldr	r5, [r4, #12]
 80052a2:	6832      	ldr	r2, [r6, #0]
 80052a4:	f003 0306 	and.w	r3, r3, #6
 80052a8:	2b04      	cmp	r3, #4
 80052aa:	bf08      	it	eq
 80052ac:	1aad      	subeq	r5, r5, r2
 80052ae:	68a3      	ldr	r3, [r4, #8]
 80052b0:	6922      	ldr	r2, [r4, #16]
 80052b2:	bf0c      	ite	eq
 80052b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052b8:	2500      	movne	r5, #0
 80052ba:	4293      	cmp	r3, r2
 80052bc:	bfc4      	itt	gt
 80052be:	1a9b      	subgt	r3, r3, r2
 80052c0:	18ed      	addgt	r5, r5, r3
 80052c2:	2600      	movs	r6, #0
 80052c4:	341a      	adds	r4, #26
 80052c6:	42b5      	cmp	r5, r6
 80052c8:	d11a      	bne.n	8005300 <_printf_common+0xc8>
 80052ca:	2000      	movs	r0, #0
 80052cc:	e008      	b.n	80052e0 <_printf_common+0xa8>
 80052ce:	2301      	movs	r3, #1
 80052d0:	4652      	mov	r2, sl
 80052d2:	4649      	mov	r1, r9
 80052d4:	4638      	mov	r0, r7
 80052d6:	47c0      	blx	r8
 80052d8:	3001      	adds	r0, #1
 80052da:	d103      	bne.n	80052e4 <_printf_common+0xac>
 80052dc:	f04f 30ff 	mov.w	r0, #4294967295
 80052e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052e4:	3501      	adds	r5, #1
 80052e6:	e7c6      	b.n	8005276 <_printf_common+0x3e>
 80052e8:	18e1      	adds	r1, r4, r3
 80052ea:	1c5a      	adds	r2, r3, #1
 80052ec:	2030      	movs	r0, #48	; 0x30
 80052ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80052f2:	4422      	add	r2, r4
 80052f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052fc:	3302      	adds	r3, #2
 80052fe:	e7c7      	b.n	8005290 <_printf_common+0x58>
 8005300:	2301      	movs	r3, #1
 8005302:	4622      	mov	r2, r4
 8005304:	4649      	mov	r1, r9
 8005306:	4638      	mov	r0, r7
 8005308:	47c0      	blx	r8
 800530a:	3001      	adds	r0, #1
 800530c:	d0e6      	beq.n	80052dc <_printf_common+0xa4>
 800530e:	3601      	adds	r6, #1
 8005310:	e7d9      	b.n	80052c6 <_printf_common+0x8e>
	...

08005314 <_printf_i>:
 8005314:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005318:	7e0f      	ldrb	r7, [r1, #24]
 800531a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800531c:	2f78      	cmp	r7, #120	; 0x78
 800531e:	4691      	mov	r9, r2
 8005320:	4680      	mov	r8, r0
 8005322:	460c      	mov	r4, r1
 8005324:	469a      	mov	sl, r3
 8005326:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800532a:	d807      	bhi.n	800533c <_printf_i+0x28>
 800532c:	2f62      	cmp	r7, #98	; 0x62
 800532e:	d80a      	bhi.n	8005346 <_printf_i+0x32>
 8005330:	2f00      	cmp	r7, #0
 8005332:	f000 80d8 	beq.w	80054e6 <_printf_i+0x1d2>
 8005336:	2f58      	cmp	r7, #88	; 0x58
 8005338:	f000 80a3 	beq.w	8005482 <_printf_i+0x16e>
 800533c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005340:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005344:	e03a      	b.n	80053bc <_printf_i+0xa8>
 8005346:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800534a:	2b15      	cmp	r3, #21
 800534c:	d8f6      	bhi.n	800533c <_printf_i+0x28>
 800534e:	a101      	add	r1, pc, #4	; (adr r1, 8005354 <_printf_i+0x40>)
 8005350:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005354:	080053ad 	.word	0x080053ad
 8005358:	080053c1 	.word	0x080053c1
 800535c:	0800533d 	.word	0x0800533d
 8005360:	0800533d 	.word	0x0800533d
 8005364:	0800533d 	.word	0x0800533d
 8005368:	0800533d 	.word	0x0800533d
 800536c:	080053c1 	.word	0x080053c1
 8005370:	0800533d 	.word	0x0800533d
 8005374:	0800533d 	.word	0x0800533d
 8005378:	0800533d 	.word	0x0800533d
 800537c:	0800533d 	.word	0x0800533d
 8005380:	080054cd 	.word	0x080054cd
 8005384:	080053f1 	.word	0x080053f1
 8005388:	080054af 	.word	0x080054af
 800538c:	0800533d 	.word	0x0800533d
 8005390:	0800533d 	.word	0x0800533d
 8005394:	080054ef 	.word	0x080054ef
 8005398:	0800533d 	.word	0x0800533d
 800539c:	080053f1 	.word	0x080053f1
 80053a0:	0800533d 	.word	0x0800533d
 80053a4:	0800533d 	.word	0x0800533d
 80053a8:	080054b7 	.word	0x080054b7
 80053ac:	682b      	ldr	r3, [r5, #0]
 80053ae:	1d1a      	adds	r2, r3, #4
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	602a      	str	r2, [r5, #0]
 80053b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053bc:	2301      	movs	r3, #1
 80053be:	e0a3      	b.n	8005508 <_printf_i+0x1f4>
 80053c0:	6820      	ldr	r0, [r4, #0]
 80053c2:	6829      	ldr	r1, [r5, #0]
 80053c4:	0606      	lsls	r6, r0, #24
 80053c6:	f101 0304 	add.w	r3, r1, #4
 80053ca:	d50a      	bpl.n	80053e2 <_printf_i+0xce>
 80053cc:	680e      	ldr	r6, [r1, #0]
 80053ce:	602b      	str	r3, [r5, #0]
 80053d0:	2e00      	cmp	r6, #0
 80053d2:	da03      	bge.n	80053dc <_printf_i+0xc8>
 80053d4:	232d      	movs	r3, #45	; 0x2d
 80053d6:	4276      	negs	r6, r6
 80053d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053dc:	485e      	ldr	r0, [pc, #376]	; (8005558 <_printf_i+0x244>)
 80053de:	230a      	movs	r3, #10
 80053e0:	e019      	b.n	8005416 <_printf_i+0x102>
 80053e2:	680e      	ldr	r6, [r1, #0]
 80053e4:	602b      	str	r3, [r5, #0]
 80053e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80053ea:	bf18      	it	ne
 80053ec:	b236      	sxthne	r6, r6
 80053ee:	e7ef      	b.n	80053d0 <_printf_i+0xbc>
 80053f0:	682b      	ldr	r3, [r5, #0]
 80053f2:	6820      	ldr	r0, [r4, #0]
 80053f4:	1d19      	adds	r1, r3, #4
 80053f6:	6029      	str	r1, [r5, #0]
 80053f8:	0601      	lsls	r1, r0, #24
 80053fa:	d501      	bpl.n	8005400 <_printf_i+0xec>
 80053fc:	681e      	ldr	r6, [r3, #0]
 80053fe:	e002      	b.n	8005406 <_printf_i+0xf2>
 8005400:	0646      	lsls	r6, r0, #25
 8005402:	d5fb      	bpl.n	80053fc <_printf_i+0xe8>
 8005404:	881e      	ldrh	r6, [r3, #0]
 8005406:	4854      	ldr	r0, [pc, #336]	; (8005558 <_printf_i+0x244>)
 8005408:	2f6f      	cmp	r7, #111	; 0x6f
 800540a:	bf0c      	ite	eq
 800540c:	2308      	moveq	r3, #8
 800540e:	230a      	movne	r3, #10
 8005410:	2100      	movs	r1, #0
 8005412:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005416:	6865      	ldr	r5, [r4, #4]
 8005418:	60a5      	str	r5, [r4, #8]
 800541a:	2d00      	cmp	r5, #0
 800541c:	bfa2      	ittt	ge
 800541e:	6821      	ldrge	r1, [r4, #0]
 8005420:	f021 0104 	bicge.w	r1, r1, #4
 8005424:	6021      	strge	r1, [r4, #0]
 8005426:	b90e      	cbnz	r6, 800542c <_printf_i+0x118>
 8005428:	2d00      	cmp	r5, #0
 800542a:	d04d      	beq.n	80054c8 <_printf_i+0x1b4>
 800542c:	4615      	mov	r5, r2
 800542e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005432:	fb03 6711 	mls	r7, r3, r1, r6
 8005436:	5dc7      	ldrb	r7, [r0, r7]
 8005438:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800543c:	4637      	mov	r7, r6
 800543e:	42bb      	cmp	r3, r7
 8005440:	460e      	mov	r6, r1
 8005442:	d9f4      	bls.n	800542e <_printf_i+0x11a>
 8005444:	2b08      	cmp	r3, #8
 8005446:	d10b      	bne.n	8005460 <_printf_i+0x14c>
 8005448:	6823      	ldr	r3, [r4, #0]
 800544a:	07de      	lsls	r6, r3, #31
 800544c:	d508      	bpl.n	8005460 <_printf_i+0x14c>
 800544e:	6923      	ldr	r3, [r4, #16]
 8005450:	6861      	ldr	r1, [r4, #4]
 8005452:	4299      	cmp	r1, r3
 8005454:	bfde      	ittt	le
 8005456:	2330      	movle	r3, #48	; 0x30
 8005458:	f805 3c01 	strble.w	r3, [r5, #-1]
 800545c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005460:	1b52      	subs	r2, r2, r5
 8005462:	6122      	str	r2, [r4, #16]
 8005464:	f8cd a000 	str.w	sl, [sp]
 8005468:	464b      	mov	r3, r9
 800546a:	aa03      	add	r2, sp, #12
 800546c:	4621      	mov	r1, r4
 800546e:	4640      	mov	r0, r8
 8005470:	f7ff fee2 	bl	8005238 <_printf_common>
 8005474:	3001      	adds	r0, #1
 8005476:	d14c      	bne.n	8005512 <_printf_i+0x1fe>
 8005478:	f04f 30ff 	mov.w	r0, #4294967295
 800547c:	b004      	add	sp, #16
 800547e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005482:	4835      	ldr	r0, [pc, #212]	; (8005558 <_printf_i+0x244>)
 8005484:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005488:	6829      	ldr	r1, [r5, #0]
 800548a:	6823      	ldr	r3, [r4, #0]
 800548c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005490:	6029      	str	r1, [r5, #0]
 8005492:	061d      	lsls	r5, r3, #24
 8005494:	d514      	bpl.n	80054c0 <_printf_i+0x1ac>
 8005496:	07df      	lsls	r7, r3, #31
 8005498:	bf44      	itt	mi
 800549a:	f043 0320 	orrmi.w	r3, r3, #32
 800549e:	6023      	strmi	r3, [r4, #0]
 80054a0:	b91e      	cbnz	r6, 80054aa <_printf_i+0x196>
 80054a2:	6823      	ldr	r3, [r4, #0]
 80054a4:	f023 0320 	bic.w	r3, r3, #32
 80054a8:	6023      	str	r3, [r4, #0]
 80054aa:	2310      	movs	r3, #16
 80054ac:	e7b0      	b.n	8005410 <_printf_i+0xfc>
 80054ae:	6823      	ldr	r3, [r4, #0]
 80054b0:	f043 0320 	orr.w	r3, r3, #32
 80054b4:	6023      	str	r3, [r4, #0]
 80054b6:	2378      	movs	r3, #120	; 0x78
 80054b8:	4828      	ldr	r0, [pc, #160]	; (800555c <_printf_i+0x248>)
 80054ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80054be:	e7e3      	b.n	8005488 <_printf_i+0x174>
 80054c0:	0659      	lsls	r1, r3, #25
 80054c2:	bf48      	it	mi
 80054c4:	b2b6      	uxthmi	r6, r6
 80054c6:	e7e6      	b.n	8005496 <_printf_i+0x182>
 80054c8:	4615      	mov	r5, r2
 80054ca:	e7bb      	b.n	8005444 <_printf_i+0x130>
 80054cc:	682b      	ldr	r3, [r5, #0]
 80054ce:	6826      	ldr	r6, [r4, #0]
 80054d0:	6961      	ldr	r1, [r4, #20]
 80054d2:	1d18      	adds	r0, r3, #4
 80054d4:	6028      	str	r0, [r5, #0]
 80054d6:	0635      	lsls	r5, r6, #24
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	d501      	bpl.n	80054e0 <_printf_i+0x1cc>
 80054dc:	6019      	str	r1, [r3, #0]
 80054de:	e002      	b.n	80054e6 <_printf_i+0x1d2>
 80054e0:	0670      	lsls	r0, r6, #25
 80054e2:	d5fb      	bpl.n	80054dc <_printf_i+0x1c8>
 80054e4:	8019      	strh	r1, [r3, #0]
 80054e6:	2300      	movs	r3, #0
 80054e8:	6123      	str	r3, [r4, #16]
 80054ea:	4615      	mov	r5, r2
 80054ec:	e7ba      	b.n	8005464 <_printf_i+0x150>
 80054ee:	682b      	ldr	r3, [r5, #0]
 80054f0:	1d1a      	adds	r2, r3, #4
 80054f2:	602a      	str	r2, [r5, #0]
 80054f4:	681d      	ldr	r5, [r3, #0]
 80054f6:	6862      	ldr	r2, [r4, #4]
 80054f8:	2100      	movs	r1, #0
 80054fa:	4628      	mov	r0, r5
 80054fc:	f7fa fe70 	bl	80001e0 <memchr>
 8005500:	b108      	cbz	r0, 8005506 <_printf_i+0x1f2>
 8005502:	1b40      	subs	r0, r0, r5
 8005504:	6060      	str	r0, [r4, #4]
 8005506:	6863      	ldr	r3, [r4, #4]
 8005508:	6123      	str	r3, [r4, #16]
 800550a:	2300      	movs	r3, #0
 800550c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005510:	e7a8      	b.n	8005464 <_printf_i+0x150>
 8005512:	6923      	ldr	r3, [r4, #16]
 8005514:	462a      	mov	r2, r5
 8005516:	4649      	mov	r1, r9
 8005518:	4640      	mov	r0, r8
 800551a:	47d0      	blx	sl
 800551c:	3001      	adds	r0, #1
 800551e:	d0ab      	beq.n	8005478 <_printf_i+0x164>
 8005520:	6823      	ldr	r3, [r4, #0]
 8005522:	079b      	lsls	r3, r3, #30
 8005524:	d413      	bmi.n	800554e <_printf_i+0x23a>
 8005526:	68e0      	ldr	r0, [r4, #12]
 8005528:	9b03      	ldr	r3, [sp, #12]
 800552a:	4298      	cmp	r0, r3
 800552c:	bfb8      	it	lt
 800552e:	4618      	movlt	r0, r3
 8005530:	e7a4      	b.n	800547c <_printf_i+0x168>
 8005532:	2301      	movs	r3, #1
 8005534:	4632      	mov	r2, r6
 8005536:	4649      	mov	r1, r9
 8005538:	4640      	mov	r0, r8
 800553a:	47d0      	blx	sl
 800553c:	3001      	adds	r0, #1
 800553e:	d09b      	beq.n	8005478 <_printf_i+0x164>
 8005540:	3501      	adds	r5, #1
 8005542:	68e3      	ldr	r3, [r4, #12]
 8005544:	9903      	ldr	r1, [sp, #12]
 8005546:	1a5b      	subs	r3, r3, r1
 8005548:	42ab      	cmp	r3, r5
 800554a:	dcf2      	bgt.n	8005532 <_printf_i+0x21e>
 800554c:	e7eb      	b.n	8005526 <_printf_i+0x212>
 800554e:	2500      	movs	r5, #0
 8005550:	f104 0619 	add.w	r6, r4, #25
 8005554:	e7f5      	b.n	8005542 <_printf_i+0x22e>
 8005556:	bf00      	nop
 8005558:	08005ced 	.word	0x08005ced
 800555c:	08005cfe 	.word	0x08005cfe

08005560 <memcpy>:
 8005560:	440a      	add	r2, r1
 8005562:	4291      	cmp	r1, r2
 8005564:	f100 33ff 	add.w	r3, r0, #4294967295
 8005568:	d100      	bne.n	800556c <memcpy+0xc>
 800556a:	4770      	bx	lr
 800556c:	b510      	push	{r4, lr}
 800556e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005572:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005576:	4291      	cmp	r1, r2
 8005578:	d1f9      	bne.n	800556e <memcpy+0xe>
 800557a:	bd10      	pop	{r4, pc}

0800557c <memmove>:
 800557c:	4288      	cmp	r0, r1
 800557e:	b510      	push	{r4, lr}
 8005580:	eb01 0402 	add.w	r4, r1, r2
 8005584:	d902      	bls.n	800558c <memmove+0x10>
 8005586:	4284      	cmp	r4, r0
 8005588:	4623      	mov	r3, r4
 800558a:	d807      	bhi.n	800559c <memmove+0x20>
 800558c:	1e43      	subs	r3, r0, #1
 800558e:	42a1      	cmp	r1, r4
 8005590:	d008      	beq.n	80055a4 <memmove+0x28>
 8005592:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005596:	f803 2f01 	strb.w	r2, [r3, #1]!
 800559a:	e7f8      	b.n	800558e <memmove+0x12>
 800559c:	4402      	add	r2, r0
 800559e:	4601      	mov	r1, r0
 80055a0:	428a      	cmp	r2, r1
 80055a2:	d100      	bne.n	80055a6 <memmove+0x2a>
 80055a4:	bd10      	pop	{r4, pc}
 80055a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80055aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80055ae:	e7f7      	b.n	80055a0 <memmove+0x24>

080055b0 <_free_r>:
 80055b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80055b2:	2900      	cmp	r1, #0
 80055b4:	d044      	beq.n	8005640 <_free_r+0x90>
 80055b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055ba:	9001      	str	r0, [sp, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	f1a1 0404 	sub.w	r4, r1, #4
 80055c2:	bfb8      	it	lt
 80055c4:	18e4      	addlt	r4, r4, r3
 80055c6:	f000 f913 	bl	80057f0 <__malloc_lock>
 80055ca:	4a1e      	ldr	r2, [pc, #120]	; (8005644 <_free_r+0x94>)
 80055cc:	9801      	ldr	r0, [sp, #4]
 80055ce:	6813      	ldr	r3, [r2, #0]
 80055d0:	b933      	cbnz	r3, 80055e0 <_free_r+0x30>
 80055d2:	6063      	str	r3, [r4, #4]
 80055d4:	6014      	str	r4, [r2, #0]
 80055d6:	b003      	add	sp, #12
 80055d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80055dc:	f000 b90e 	b.w	80057fc <__malloc_unlock>
 80055e0:	42a3      	cmp	r3, r4
 80055e2:	d908      	bls.n	80055f6 <_free_r+0x46>
 80055e4:	6825      	ldr	r5, [r4, #0]
 80055e6:	1961      	adds	r1, r4, r5
 80055e8:	428b      	cmp	r3, r1
 80055ea:	bf01      	itttt	eq
 80055ec:	6819      	ldreq	r1, [r3, #0]
 80055ee:	685b      	ldreq	r3, [r3, #4]
 80055f0:	1949      	addeq	r1, r1, r5
 80055f2:	6021      	streq	r1, [r4, #0]
 80055f4:	e7ed      	b.n	80055d2 <_free_r+0x22>
 80055f6:	461a      	mov	r2, r3
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	b10b      	cbz	r3, 8005600 <_free_r+0x50>
 80055fc:	42a3      	cmp	r3, r4
 80055fe:	d9fa      	bls.n	80055f6 <_free_r+0x46>
 8005600:	6811      	ldr	r1, [r2, #0]
 8005602:	1855      	adds	r5, r2, r1
 8005604:	42a5      	cmp	r5, r4
 8005606:	d10b      	bne.n	8005620 <_free_r+0x70>
 8005608:	6824      	ldr	r4, [r4, #0]
 800560a:	4421      	add	r1, r4
 800560c:	1854      	adds	r4, r2, r1
 800560e:	42a3      	cmp	r3, r4
 8005610:	6011      	str	r1, [r2, #0]
 8005612:	d1e0      	bne.n	80055d6 <_free_r+0x26>
 8005614:	681c      	ldr	r4, [r3, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	6053      	str	r3, [r2, #4]
 800561a:	4421      	add	r1, r4
 800561c:	6011      	str	r1, [r2, #0]
 800561e:	e7da      	b.n	80055d6 <_free_r+0x26>
 8005620:	d902      	bls.n	8005628 <_free_r+0x78>
 8005622:	230c      	movs	r3, #12
 8005624:	6003      	str	r3, [r0, #0]
 8005626:	e7d6      	b.n	80055d6 <_free_r+0x26>
 8005628:	6825      	ldr	r5, [r4, #0]
 800562a:	1961      	adds	r1, r4, r5
 800562c:	428b      	cmp	r3, r1
 800562e:	bf04      	itt	eq
 8005630:	6819      	ldreq	r1, [r3, #0]
 8005632:	685b      	ldreq	r3, [r3, #4]
 8005634:	6063      	str	r3, [r4, #4]
 8005636:	bf04      	itt	eq
 8005638:	1949      	addeq	r1, r1, r5
 800563a:	6021      	streq	r1, [r4, #0]
 800563c:	6054      	str	r4, [r2, #4]
 800563e:	e7ca      	b.n	80055d6 <_free_r+0x26>
 8005640:	b003      	add	sp, #12
 8005642:	bd30      	pop	{r4, r5, pc}
 8005644:	200046ac 	.word	0x200046ac

08005648 <sbrk_aligned>:
 8005648:	b570      	push	{r4, r5, r6, lr}
 800564a:	4e0e      	ldr	r6, [pc, #56]	; (8005684 <sbrk_aligned+0x3c>)
 800564c:	460c      	mov	r4, r1
 800564e:	6831      	ldr	r1, [r6, #0]
 8005650:	4605      	mov	r5, r0
 8005652:	b911      	cbnz	r1, 800565a <sbrk_aligned+0x12>
 8005654:	f000 f8bc 	bl	80057d0 <_sbrk_r>
 8005658:	6030      	str	r0, [r6, #0]
 800565a:	4621      	mov	r1, r4
 800565c:	4628      	mov	r0, r5
 800565e:	f000 f8b7 	bl	80057d0 <_sbrk_r>
 8005662:	1c43      	adds	r3, r0, #1
 8005664:	d00a      	beq.n	800567c <sbrk_aligned+0x34>
 8005666:	1cc4      	adds	r4, r0, #3
 8005668:	f024 0403 	bic.w	r4, r4, #3
 800566c:	42a0      	cmp	r0, r4
 800566e:	d007      	beq.n	8005680 <sbrk_aligned+0x38>
 8005670:	1a21      	subs	r1, r4, r0
 8005672:	4628      	mov	r0, r5
 8005674:	f000 f8ac 	bl	80057d0 <_sbrk_r>
 8005678:	3001      	adds	r0, #1
 800567a:	d101      	bne.n	8005680 <sbrk_aligned+0x38>
 800567c:	f04f 34ff 	mov.w	r4, #4294967295
 8005680:	4620      	mov	r0, r4
 8005682:	bd70      	pop	{r4, r5, r6, pc}
 8005684:	200046b0 	.word	0x200046b0

08005688 <_malloc_r>:
 8005688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800568c:	1ccd      	adds	r5, r1, #3
 800568e:	f025 0503 	bic.w	r5, r5, #3
 8005692:	3508      	adds	r5, #8
 8005694:	2d0c      	cmp	r5, #12
 8005696:	bf38      	it	cc
 8005698:	250c      	movcc	r5, #12
 800569a:	2d00      	cmp	r5, #0
 800569c:	4607      	mov	r7, r0
 800569e:	db01      	blt.n	80056a4 <_malloc_r+0x1c>
 80056a0:	42a9      	cmp	r1, r5
 80056a2:	d905      	bls.n	80056b0 <_malloc_r+0x28>
 80056a4:	230c      	movs	r3, #12
 80056a6:	603b      	str	r3, [r7, #0]
 80056a8:	2600      	movs	r6, #0
 80056aa:	4630      	mov	r0, r6
 80056ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056b0:	4e2e      	ldr	r6, [pc, #184]	; (800576c <_malloc_r+0xe4>)
 80056b2:	f000 f89d 	bl	80057f0 <__malloc_lock>
 80056b6:	6833      	ldr	r3, [r6, #0]
 80056b8:	461c      	mov	r4, r3
 80056ba:	bb34      	cbnz	r4, 800570a <_malloc_r+0x82>
 80056bc:	4629      	mov	r1, r5
 80056be:	4638      	mov	r0, r7
 80056c0:	f7ff ffc2 	bl	8005648 <sbrk_aligned>
 80056c4:	1c43      	adds	r3, r0, #1
 80056c6:	4604      	mov	r4, r0
 80056c8:	d14d      	bne.n	8005766 <_malloc_r+0xde>
 80056ca:	6834      	ldr	r4, [r6, #0]
 80056cc:	4626      	mov	r6, r4
 80056ce:	2e00      	cmp	r6, #0
 80056d0:	d140      	bne.n	8005754 <_malloc_r+0xcc>
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	4631      	mov	r1, r6
 80056d6:	4638      	mov	r0, r7
 80056d8:	eb04 0803 	add.w	r8, r4, r3
 80056dc:	f000 f878 	bl	80057d0 <_sbrk_r>
 80056e0:	4580      	cmp	r8, r0
 80056e2:	d13a      	bne.n	800575a <_malloc_r+0xd2>
 80056e4:	6821      	ldr	r1, [r4, #0]
 80056e6:	3503      	adds	r5, #3
 80056e8:	1a6d      	subs	r5, r5, r1
 80056ea:	f025 0503 	bic.w	r5, r5, #3
 80056ee:	3508      	adds	r5, #8
 80056f0:	2d0c      	cmp	r5, #12
 80056f2:	bf38      	it	cc
 80056f4:	250c      	movcc	r5, #12
 80056f6:	4629      	mov	r1, r5
 80056f8:	4638      	mov	r0, r7
 80056fa:	f7ff ffa5 	bl	8005648 <sbrk_aligned>
 80056fe:	3001      	adds	r0, #1
 8005700:	d02b      	beq.n	800575a <_malloc_r+0xd2>
 8005702:	6823      	ldr	r3, [r4, #0]
 8005704:	442b      	add	r3, r5
 8005706:	6023      	str	r3, [r4, #0]
 8005708:	e00e      	b.n	8005728 <_malloc_r+0xa0>
 800570a:	6822      	ldr	r2, [r4, #0]
 800570c:	1b52      	subs	r2, r2, r5
 800570e:	d41e      	bmi.n	800574e <_malloc_r+0xc6>
 8005710:	2a0b      	cmp	r2, #11
 8005712:	d916      	bls.n	8005742 <_malloc_r+0xba>
 8005714:	1961      	adds	r1, r4, r5
 8005716:	42a3      	cmp	r3, r4
 8005718:	6025      	str	r5, [r4, #0]
 800571a:	bf18      	it	ne
 800571c:	6059      	strne	r1, [r3, #4]
 800571e:	6863      	ldr	r3, [r4, #4]
 8005720:	bf08      	it	eq
 8005722:	6031      	streq	r1, [r6, #0]
 8005724:	5162      	str	r2, [r4, r5]
 8005726:	604b      	str	r3, [r1, #4]
 8005728:	4638      	mov	r0, r7
 800572a:	f104 060b 	add.w	r6, r4, #11
 800572e:	f000 f865 	bl	80057fc <__malloc_unlock>
 8005732:	f026 0607 	bic.w	r6, r6, #7
 8005736:	1d23      	adds	r3, r4, #4
 8005738:	1af2      	subs	r2, r6, r3
 800573a:	d0b6      	beq.n	80056aa <_malloc_r+0x22>
 800573c:	1b9b      	subs	r3, r3, r6
 800573e:	50a3      	str	r3, [r4, r2]
 8005740:	e7b3      	b.n	80056aa <_malloc_r+0x22>
 8005742:	6862      	ldr	r2, [r4, #4]
 8005744:	42a3      	cmp	r3, r4
 8005746:	bf0c      	ite	eq
 8005748:	6032      	streq	r2, [r6, #0]
 800574a:	605a      	strne	r2, [r3, #4]
 800574c:	e7ec      	b.n	8005728 <_malloc_r+0xa0>
 800574e:	4623      	mov	r3, r4
 8005750:	6864      	ldr	r4, [r4, #4]
 8005752:	e7b2      	b.n	80056ba <_malloc_r+0x32>
 8005754:	4634      	mov	r4, r6
 8005756:	6876      	ldr	r6, [r6, #4]
 8005758:	e7b9      	b.n	80056ce <_malloc_r+0x46>
 800575a:	230c      	movs	r3, #12
 800575c:	603b      	str	r3, [r7, #0]
 800575e:	4638      	mov	r0, r7
 8005760:	f000 f84c 	bl	80057fc <__malloc_unlock>
 8005764:	e7a1      	b.n	80056aa <_malloc_r+0x22>
 8005766:	6025      	str	r5, [r4, #0]
 8005768:	e7de      	b.n	8005728 <_malloc_r+0xa0>
 800576a:	bf00      	nop
 800576c:	200046ac 	.word	0x200046ac

08005770 <_realloc_r>:
 8005770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005774:	4680      	mov	r8, r0
 8005776:	4614      	mov	r4, r2
 8005778:	460e      	mov	r6, r1
 800577a:	b921      	cbnz	r1, 8005786 <_realloc_r+0x16>
 800577c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005780:	4611      	mov	r1, r2
 8005782:	f7ff bf81 	b.w	8005688 <_malloc_r>
 8005786:	b92a      	cbnz	r2, 8005794 <_realloc_r+0x24>
 8005788:	f7ff ff12 	bl	80055b0 <_free_r>
 800578c:	4625      	mov	r5, r4
 800578e:	4628      	mov	r0, r5
 8005790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005794:	f000 f838 	bl	8005808 <_malloc_usable_size_r>
 8005798:	4284      	cmp	r4, r0
 800579a:	4607      	mov	r7, r0
 800579c:	d802      	bhi.n	80057a4 <_realloc_r+0x34>
 800579e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80057a2:	d812      	bhi.n	80057ca <_realloc_r+0x5a>
 80057a4:	4621      	mov	r1, r4
 80057a6:	4640      	mov	r0, r8
 80057a8:	f7ff ff6e 	bl	8005688 <_malloc_r>
 80057ac:	4605      	mov	r5, r0
 80057ae:	2800      	cmp	r0, #0
 80057b0:	d0ed      	beq.n	800578e <_realloc_r+0x1e>
 80057b2:	42bc      	cmp	r4, r7
 80057b4:	4622      	mov	r2, r4
 80057b6:	4631      	mov	r1, r6
 80057b8:	bf28      	it	cs
 80057ba:	463a      	movcs	r2, r7
 80057bc:	f7ff fed0 	bl	8005560 <memcpy>
 80057c0:	4631      	mov	r1, r6
 80057c2:	4640      	mov	r0, r8
 80057c4:	f7ff fef4 	bl	80055b0 <_free_r>
 80057c8:	e7e1      	b.n	800578e <_realloc_r+0x1e>
 80057ca:	4635      	mov	r5, r6
 80057cc:	e7df      	b.n	800578e <_realloc_r+0x1e>
	...

080057d0 <_sbrk_r>:
 80057d0:	b538      	push	{r3, r4, r5, lr}
 80057d2:	4d06      	ldr	r5, [pc, #24]	; (80057ec <_sbrk_r+0x1c>)
 80057d4:	2300      	movs	r3, #0
 80057d6:	4604      	mov	r4, r0
 80057d8:	4608      	mov	r0, r1
 80057da:	602b      	str	r3, [r5, #0]
 80057dc:	f7fb fc54 	bl	8001088 <_sbrk>
 80057e0:	1c43      	adds	r3, r0, #1
 80057e2:	d102      	bne.n	80057ea <_sbrk_r+0x1a>
 80057e4:	682b      	ldr	r3, [r5, #0]
 80057e6:	b103      	cbz	r3, 80057ea <_sbrk_r+0x1a>
 80057e8:	6023      	str	r3, [r4, #0]
 80057ea:	bd38      	pop	{r3, r4, r5, pc}
 80057ec:	200046b4 	.word	0x200046b4

080057f0 <__malloc_lock>:
 80057f0:	4801      	ldr	r0, [pc, #4]	; (80057f8 <__malloc_lock+0x8>)
 80057f2:	f000 b811 	b.w	8005818 <__retarget_lock_acquire_recursive>
 80057f6:	bf00      	nop
 80057f8:	200046b8 	.word	0x200046b8

080057fc <__malloc_unlock>:
 80057fc:	4801      	ldr	r0, [pc, #4]	; (8005804 <__malloc_unlock+0x8>)
 80057fe:	f000 b80c 	b.w	800581a <__retarget_lock_release_recursive>
 8005802:	bf00      	nop
 8005804:	200046b8 	.word	0x200046b8

08005808 <_malloc_usable_size_r>:
 8005808:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800580c:	1f18      	subs	r0, r3, #4
 800580e:	2b00      	cmp	r3, #0
 8005810:	bfbc      	itt	lt
 8005812:	580b      	ldrlt	r3, [r1, r0]
 8005814:	18c0      	addlt	r0, r0, r3
 8005816:	4770      	bx	lr

08005818 <__retarget_lock_acquire_recursive>:
 8005818:	4770      	bx	lr

0800581a <__retarget_lock_release_recursive>:
 800581a:	4770      	bx	lr

0800581c <_init>:
 800581c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800581e:	bf00      	nop
 8005820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005822:	bc08      	pop	{r3}
 8005824:	469e      	mov	lr, r3
 8005826:	4770      	bx	lr

08005828 <_fini>:
 8005828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800582a:	bf00      	nop
 800582c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800582e:	bc08      	pop	{r3}
 8005830:	469e      	mov	lr, r3
 8005832:	4770      	bx	lr
