Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Sep 30 18:07:42 2015
| Host         : NB-Nacosta running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Basys3_timing_summary_routed.rpt -rpx Basys3_timing_summary_routed.rpx
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.870        0.000                      0                  111        0.320        0.000                      0                  111        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.870        0.000                      0                  111        0.320        0.000                      0                  111        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.577ns (36.324%)  route 2.764ns (63.676%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     5.084    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           1.500     7.102    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X35Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  inst_Clock_Divider/clock_divide_counter[0]_i_35/O
                         net (fo=1, routed)           0.000     7.226    inst_Clock_Divider/clock_divide_counter[0]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.776 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.776    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.890    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.004    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.161 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.265     9.426    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X34Y43         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.444    14.785    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.729    14.296    inst_Clock_Divider/clock_divide_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.577ns (36.324%)  route 2.764ns (63.676%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     5.084    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           1.500     7.102    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X35Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  inst_Clock_Divider/clock_divide_counter[0]_i_35/O
                         net (fo=1, routed)           0.000     7.226    inst_Clock_Divider/clock_divide_counter[0]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.776 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.776    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.890    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.004    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.161 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.265     9.426    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X34Y43         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.444    14.785    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[11]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.729    14.296    inst_Clock_Divider/clock_divide_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.577ns (36.324%)  route 2.764ns (63.676%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     5.084    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           1.500     7.102    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X35Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  inst_Clock_Divider/clock_divide_counter[0]_i_35/O
                         net (fo=1, routed)           0.000     7.226    inst_Clock_Divider/clock_divide_counter[0]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.776 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.776    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.890    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.004    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.161 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.265     9.426    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X34Y43         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.444    14.785    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.729    14.296    inst_Clock_Divider/clock_divide_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.870ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.577ns (36.324%)  route 2.764ns (63.676%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     5.084    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           1.500     7.102    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X35Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  inst_Clock_Divider/clock_divide_counter[0]_i_35/O
                         net (fo=1, routed)           0.000     7.226    inst_Clock_Divider/clock_divide_counter[0]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.776 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.776    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.890    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.004    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.161 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.265     9.426    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X34Y43         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.444    14.785    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[9]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.729    14.296    inst_Clock_Divider/clock_divide_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.296    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  4.870    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.577ns (36.655%)  route 2.725ns (63.345%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     5.084    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           1.500     7.102    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X35Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  inst_Clock_Divider/clock_divide_counter[0]_i_35/O
                         net (fo=1, routed)           0.000     7.226    inst_Clock_Divider/clock_divide_counter[0]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.776 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.776    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.890    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.004    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.161 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.225     9.387    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.443    14.784    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.729    14.320    inst_Clock_Divider/clock_divide_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.577ns (36.655%)  route 2.725ns (63.345%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     5.084    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           1.500     7.102    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X35Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  inst_Clock_Divider/clock_divide_counter[0]_i_35/O
                         net (fo=1, routed)           0.000     7.226    inst_Clock_Divider/clock_divide_counter[0]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.776 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.776    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.890    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.004    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.161 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.225     9.387    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.443    14.784    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.729    14.320    inst_Clock_Divider/clock_divide_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.577ns (36.655%)  route 2.725ns (63.345%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     5.084    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           1.500     7.102    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X35Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  inst_Clock_Divider/clock_divide_counter[0]_i_35/O
                         net (fo=1, routed)           0.000     7.226    inst_Clock_Divider/clock_divide_counter[0]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.776 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.776    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.890    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.004    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.161 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.225     9.387    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.443    14.784    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.729    14.320    inst_Clock_Divider/clock_divide_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.933ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.302ns  (logic 1.577ns (36.655%)  route 2.725ns (63.345%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     5.084    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           1.500     7.102    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X35Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  inst_Clock_Divider/clock_divide_counter[0]_i_35/O
                         net (fo=1, routed)           0.000     7.226    inst_Clock_Divider/clock_divide_counter[0]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.776 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.776    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.890    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.004    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.161 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.225     9.387    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.443    14.784    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[3]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X34Y41         FDRE (Setup_fdre_C_R)       -0.729    14.320    inst_Clock_Divider/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  4.933    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.577ns (37.077%)  route 2.676ns (62.923%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     5.084    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           1.500     7.102    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X35Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  inst_Clock_Divider/clock_divide_counter[0]_i_35/O
                         net (fo=1, routed)           0.000     7.226    inst_Clock_Divider/clock_divide_counter[0]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.776 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.776    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.890    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.004    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.161 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.176     9.338    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X34Y42         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.443    14.784    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[4]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.729    14.295    inst_Clock_Divider/clock_divide_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.577ns (37.077%)  route 2.676ns (62.923%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.563     5.084    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.518     5.602 f  inst_Clock_Divider/clock_divide_counter_reg[2]/Q
                         net (fo=3, routed)           1.500     7.102    inst_Clock_Divider/clock_divide_counter_reg[2]
    SLICE_X35Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.226 r  inst_Clock_Divider/clock_divide_counter[0]_i_35/O
                         net (fo=1, routed)           0.000     7.226    inst_Clock_Divider/clock_divide_counter[0]_i_35_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.776 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.776    inst_Clock_Divider/clock_divide_counter_reg[0]_i_20_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.890 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.890    inst_Clock_Divider/clock_divide_counter_reg[0]_i_11_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.004 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.004    inst_Clock_Divider/clock_divide_counter_reg[0]_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.161 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_1/CO[1]
                         net (fo=28, routed)          1.176     9.338    inst_Clock_Divider/clock_divide_counter_reg[0]_i_1_n_2
    SLICE_X34Y42         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.443    14.784    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[5]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X34Y42         FDRE (Setup_fdre_C_R)       -0.729    14.295    inst_Clock_Divider/clock_divide_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.295    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  4.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  inst_Clock_Divider/clock_divide_counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.783    inst_Clock_Divider/clock_divide_counter_reg[0]
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  inst_Clock_Divider/clock_divide_counter[0]_i_10/O
                         net (fo=1, routed)           0.000     1.828    inst_Clock_Divider/clock_divide_counter[0]_i_10_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.898 r  inst_Clock_Divider/clock_divide_counter_reg[0]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     1.898    inst_Clock_Divider/clock_divide_counter_reg[0]_i_2__0_n_7
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.830     1.957    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[0]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y41         FDRE (Hold_fdre_C_D)         0.134     1.578    inst_Clock_Divider/clock_divide_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 f  inst_Led_Driver/clock_divide_counter_reg[0]/Q
                         net (fo=2, routed)           0.175     1.807    inst_Led_Driver/clock_divide_counter_reg[0]
    SLICE_X6Y19          LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  inst_Led_Driver/clock_divide_counter[0]_i_11/O
                         net (fo=1, routed)           0.000     1.852    inst_Led_Driver/clock_divide_counter[0]_i_11_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.922 r  inst_Led_Driver/clock_divide_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.922    inst_Led_Driver/clock_divide_counter_reg[0]_i_2_n_7
    SLICE_X6Y19          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.134     1.602    inst_Led_Driver/clock_divide_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.583     1.466    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_Led_Driver/clock_divide_counter_reg[11]/Q
                         net (fo=2, routed)           0.185     1.815    inst_Led_Driver/clock_divide_counter_reg[11]
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.924 r  inst_Led_Driver/clock_divide_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    inst_Led_Driver/clock_divide_counter_reg[8]_i_1_n_4
    SLICE_X6Y21          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.852     1.979    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[11]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X6Y21          FDRE (Hold_fdre_C_D)         0.134     1.600    inst_Led_Driver/clock_divide_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.627%)  route 0.185ns (40.373%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  inst_Led_Driver/clock_divide_counter_reg[3]/Q
                         net (fo=2, routed)           0.185     1.817    inst_Led_Driver/clock_divide_counter_reg[3]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.926 r  inst_Led_Driver/clock_divide_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.926    inst_Led_Driver/clock_divide_counter_reg[0]_i_2_n_4
    SLICE_X6Y19          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y19          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.134     1.602    inst_Led_Driver/clock_divide_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.583%)  route 0.182ns (39.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDRE (Prop_fdre_C_Q)         0.164     1.631 r  inst_Led_Driver/clock_divide_counter_reg[4]/Q
                         net (fo=2, routed)           0.182     1.813    inst_Led_Driver/clock_divide_counter_reg[4]
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.928 r  inst_Led_Driver/clock_divide_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    inst_Led_Driver/clock_divide_counter_reg[4]_i_1_n_7
    SLICE_X6Y20          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X6Y20          FDRE (Hold_fdre_C_D)         0.134     1.601    inst_Led_Driver/clock_divide_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.583%)  route 0.182ns (39.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  inst_Clock_Divider/clock_divide_counter_reg[4]/Q
                         net (fo=3, routed)           0.182     1.790    inst_Clock_Divider/clock_divide_counter_reg[4]
    SLICE_X34Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.905 r  inst_Clock_Divider/clock_divide_counter_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.905    inst_Clock_Divider/clock_divide_counter_reg[4]_i_1__0_n_7
    SLICE_X34Y42         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.830     1.957    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[4]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.134     1.578    inst_Clock_Divider/clock_divide_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/clock_divide_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/clock_divide_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.583%)  route 0.182ns (39.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.562     1.445    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inst_Clock_Divider/clock_divide_counter_reg[8]/Q
                         net (fo=3, routed)           0.182     1.791    inst_Clock_Divider/clock_divide_counter_reg[8]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  inst_Clock_Divider/clock_divide_counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.906    inst_Clock_Divider/clock_divide_counter_reg[8]_i_1__0_n_7
    SLICE_X34Y43         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.831     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inst_Clock_Divider/clock_divide_counter_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    inst_Clock_Divider/clock_divide_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.581     1.464    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  inst_Led_Driver/clock_divide_counter_reg[16]/Q
                         net (fo=2, routed)           0.182     1.810    inst_Led_Driver/clock_divide_counter_reg[16]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.925 r  inst_Led_Driver/clock_divide_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    inst_Led_Driver/clock_divide_counter_reg[16]_i_1_n_7
    SLICE_X6Y23          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.849     1.976    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[16]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.134     1.598    inst_Led_Driver/clock_divide_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.580     1.463    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  inst_Led_Driver/clock_divide_counter_reg[20]/Q
                         net (fo=2, routed)           0.183     1.810    inst_Led_Driver/clock_divide_counter_reg[20]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.925 r  inst_Led_Driver/clock_divide_counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    inst_Led_Driver/clock_divide_counter_reg[20]_i_1_n_7
    SLICE_X6Y24          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.848     1.975    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[20]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.134     1.597    inst_Led_Driver/clock_divide_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.583     1.466    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_Led_Driver/clock_divide_counter_reg[12]/Q
                         net (fo=2, routed)           0.183     1.813    inst_Led_Driver/clock_divide_counter_reg[12]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.928 r  inst_Led_Driver/clock_divide_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    inst_Led_Driver/clock_divide_counter_reg[12]_i_1_n_7
    SLICE_X6Y22          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.851     1.978    inst_Led_Driver/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[12]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.134     1.600    inst_Led_Driver/clock_divide_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y41   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inst_Clock_Divider/clock_divide_counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inst_Clock_Divider/clock_divide_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    inst_Led_Driver/clock_divide_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    inst_Led_Driver/clock_divide_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    inst_Led_Driver/clock_divide_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    inst_Led_Driver/clock_divide_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    inst_Led_Driver/clock_divide_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    inst_Led_Driver/clock_divide_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    inst_Led_Driver/clock_divide_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y21    inst_Led_Driver/clock_divide_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   inst_Clock_Divider/clock_divide_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y41   inst_Clock_Divider/clock_divide_counter_reg[0]/C



