#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fedbbd2c950 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7fedbbd275c0 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7fedbbe18d20_0 .var "Clk", 0 0;
v0x7fedbbe18eb0_0 .var "Reset", 0 0;
v0x7fedbbe18f40_0 .var "Start", 0 0;
v0x7fedbbe18fd0_0 .var/i "counter", 31 0;
v0x7fedbbe19060_0 .var/i "flush", 31 0;
v0x7fedbbe190f0_0 .var/i "i", 31 0;
v0x7fedbbe19180_0 .var/i "outfile", 31 0;
v0x7fedbbe19210_0 .var/i "stall", 31 0;
S_0x7fedbbd2cac0 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x7fedbbd2c950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "rst_i";
L_0x7fedbbe194a0 .functor BUFZ 32, v0x7fedbbd48860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fedbbe19550 .functor BUFZ 32, v0x7fedbbd48860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fedbbe19680 .functor BUFZ 32, v0x7fedbbd48860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fedbbe196f0 .functor BUFZ 5, v0x7fedbbe108f0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fedbbe19760 .functor BUFZ 5, v0x7fedbbd48ea0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fedbbe19810 .functor BUFZ 1, v0x7fedbbd490a0_0, C4<0>, C4<0>, C4<0>;
L_0x7fedbbe198c0 .functor BUFZ 1, v0x7fedbbe10ad0_0, C4<0>, C4<0>, C4<0>;
L_0x7fedbbe199b0 .functor BUFZ 32, v0x7fedbbe153c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fedbbe19a60 .functor BUFZ 32, v0x7fedbbe153c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fedbbe19be0 .functor BUFZ 32, L_0x7fedbbc19850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fedbbe15570_0 .net "ALUCtrl_out", 3 0, v0x7fedbbd46240_0;  1 drivers
v0x7fedbbe15660_0 .net "ALU_IN1", 31 0, L_0x7fedbbc193d0;  1 drivers
v0x7fedbbe15740_0 .net "ALU_IN2", 31 0, v0x7fedbbe125e0_0;  1 drivers
v0x7fedbbe15810_0 .net "ALU_out", 31 0, v0x7fedbbd45d30_0;  1 drivers
v0x7fedbbe158e0_0 .net "DM_out", 31 0, L_0x7fedbbe1d220;  1 drivers
v0x7fedbbe159f0_0 .net "EXMEM_reg2_in", 31 0, L_0x7fedbbe19be0;  1 drivers
v0x7fedbbe15a80_0 .net "EX_ALUCtrl", 9 0, v0x7fedbbe0e5f0_0;  1 drivers
v0x7fedbbe15b50_0 .net "EX_ALUOp", 1 0, v0x7fedbbe0d350_0;  1 drivers
v0x7fedbbe15c20_0 .net "EX_ALUSrc", 0 0, v0x7fedbbe0d490_0;  1 drivers
v0x7fedbbe15d30_0 .net "EX_MemRead", 0 0, v0x7fedbbe0d750_0;  1 drivers
v0x7fedbbe15e00_0 .net "EX_MemWrite", 0 0, v0x7fedbbe0d930_0;  1 drivers
v0x7fedbbe15ed0_0 .net "EX_MemtoReg", 0 0, v0x7fedbbe0da90_0;  1 drivers
v0x7fedbbe15fa0_0 .net "EX_Rd", 4 0, v0x7fedbbe0dbf0_0;  1 drivers
v0x7fedbbe16030_0 .net "EX_Rdata1", 31 0, v0x7fedbbe0dd40_0;  1 drivers
v0x7fedbbe16100_0 .net "EX_Rdata2", 31 0, v0x7fedbbe0df80_0;  1 drivers
v0x7fedbbe161d0_0 .net "EX_RegWrite", 0 0, v0x7fedbbe0e0e0_0;  1 drivers
v0x7fedbbe162a0_0 .net "EX_Rs1", 4 0, v0x7fedbbe0e240_0;  1 drivers
v0x7fedbbe16470_0 .net "EX_Rs2", 4 0, v0x7fedbbe0e3b0_0;  1 drivers
v0x7fedbbe16500_0 .net "ForwardA", 1 0, L_0x7fedbbc0e420;  1 drivers
v0x7fedbbe16590_0 .net "ForwardB", 1 0, L_0x7fedbbc18cd0;  1 drivers
v0x7fedbbe16660_0 .net "ID_PC", 31 0, v0x7fedbbe0ed70_0;  1 drivers
v0x7fedbbe16730_0 .net "Instruction", 31 0, v0x7fedbbe0cf40_0;  1 drivers
RS_0x1039d6df8 .resolv tri, L_0x7fedbbe19550, L_0x7fedbbe19680;
v0x7fedbbe16800_0 .net8 "MEM_ALU_RES_2_MUXA", 31 0, RS_0x1039d6df8;  2 drivers
o0x1039d7038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fedbbe16890_0 .net "MEM_ALU_RES_2_MUXB", 31 0, o0x1039d7038;  0 drivers
v0x7fedbbe16920_0 .net "MEM_ALU_RES_AS_ADDRESS", 31 0, v0x7fedbbd48860_0;  1 drivers
v0x7fedbbe169f0_0 .net "MEM_ALU_RES_AS_OUT", 31 0, L_0x7fedbbe194a0;  1 drivers
v0x7fedbbe16a80_0 .net "MEM_MemRead", 0 0, v0x7fedbbd48a50_0;  1 drivers
v0x7fedbbe16b10_0 .net "MEM_MemWrite", 0 0, v0x7fedbbd48bb0_0;  1 drivers
v0x7fedbbe16be0_0 .net "MEM_MemtoReg", 0 0, v0x7fedbbd48cf0_0;  1 drivers
v0x7fedbbe16cb0_0 .net "MEM_RegWrite", 0 0, v0x7fedbbd490a0_0;  1 drivers
v0x7fedbbe16d80_0 .net "MEM_RegWrite_2_FORWARD", 0 0, L_0x7fedbbe19810;  1 drivers
v0x7fedbbe16e10_0 .net "MEM_WrData", 31 0, v0x7fedbbd488f0_0;  1 drivers
v0x7fedbbe16ee0_0 .net "MEM_rd", 4 0, v0x7fedbbd48ea0_0;  1 drivers
v0x7fedbbe16370_0 .net "MEM_rd_2_FORWARD", 4 0, L_0x7fedbbe19760;  1 drivers
v0x7fedbbe17170_0 .net "MUXB_out", 31 0, L_0x7fedbbc19850;  1 drivers
v0x7fedbbe17240_0 .net "PCWrite", 0 0, L_0x7fedbbe1af70;  1 drivers
v0x7fedbbe17310_0 .net "WB_MUX_rs1", 31 0, v0x7fedbbe104b0_0;  1 drivers
v0x7fedbbe173e0_0 .net "WB_MUX_rs2", 31 0, v0x7fedbbe10620_0;  1 drivers
v0x7fedbbe174b0_0 .net "WB_MemtoReg", 0 0, v0x7fedbbe10790_0;  1 drivers
v0x7fedbbe17580_0 .net "WB_RegWrite", 0 0, v0x7fedbbe10ad0_0;  1 drivers
v0x7fedbbe17650_0 .net "WB_RegWrite_2_FORWARD", 0 0, L_0x7fedbbe198c0;  1 drivers
v0x7fedbbe176e0_0 .net "WB_rd_out", 4 0, v0x7fedbbe108f0_0;  1 drivers
v0x7fedbbe177b0_0 .net "WB_rd_out_2_FORWARD", 4 0, L_0x7fedbbe196f0;  1 drivers
v0x7fedbbe17840_0 .net "WB_result", 31 0, v0x7fedbbe153c0_0;  1 drivers
v0x7fedbbe17910_0 .net "WB_result_2_MUXA", 31 0, L_0x7fedbbe199b0;  1 drivers
v0x7fedbbe179a0_0 .net "WB_result_2_MUXB", 31 0, L_0x7fedbbe19a60;  1 drivers
v0x7fedbbe17a30_0 .net "Ze", 0 0, v0x7fedbbd45b20_0;  1 drivers
v0x7fedbbe17ac0_0 .net *"_ivl_2", 30 0, L_0x7fedbbe192a0;  1 drivers
v0x7fedbbe17b50_0 .net *"_ivl_39", 6 0, L_0x7fedbbe1c9f0;  1 drivers
L_0x103a05008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe17be0_0 .net *"_ivl_4", 0 0, L_0x103a05008;  1 drivers
v0x7fedbbe17c70_0 .net *"_ivl_41", 2 0, L_0x7fedbbe1cb90;  1 drivers
v0x7fedbbe17d00_0 .net "branch_pc_out", 31 0, L_0x7fedbbe19d50;  1 drivers
v0x7fedbbe17dd0_0 .net "branch_shift_immediates", 31 0, L_0x7fedbbe19340;  1 drivers
v0x7fedbbe17e60_0 .net "clk_i", 0 0, v0x7fedbbe18d20_0;  1 drivers
v0x7fedbbe17ef0_0 .net "control_2_idex_ALUOp", 1 0, v0x7fedbbd47140_0;  1 drivers
v0x7fedbbe17fc0_0 .net "control_2_idex_ALUSrc", 0 0, v0x7fedbbd47200_0;  1 drivers
v0x7fedbbe18090_0 .net "control_2_idex_MemRead", 0 0, v0x7fedbbd47330_0;  1 drivers
v0x7fedbbe18160_0 .net "control_2_idex_MemWrite", 0 0, v0x7fedbbd473d0_0;  1 drivers
v0x7fedbbe18230_0 .net "control_2_idex_MemtoReg", 0 0, v0x7fedbbd474b0_0;  1 drivers
v0x7fedbbe18300_0 .net "control_2_idex_RegWrite", 0 0, v0x7fedbbd475f0_0;  1 drivers
v0x7fedbbe183d0_0 .net "extend_res", 31 0, v0x7fedbbe14f20_0;  1 drivers
v0x7fedbbe184a0_0 .net "immediates", 31 0, v0x7fedbbe0d610_0;  1 drivers
v0x7fedbbe18570_0 .net "instruction", 31 0, L_0x7fedbbe1bcd0;  1 drivers
v0x7fedbbe18640_0 .net "isBranch", 0 0, v0x7fedbbd472a0_0;  1 drivers
v0x7fedbbe18710_0 .net "isStall", 0 0, L_0x7fedbbe1a970;  1 drivers
v0x7fedbbe16fb0_0 .net "isZero", 0 0, L_0x7fedbbe19f90;  1 drivers
v0x7fedbbe17080_0 .net "noOp", 0 0, L_0x7fedbbe1b700;  1 drivers
v0x7fedbbe187a0_0 .net "pc4_adder_out", 31 0, L_0x7fedbbe19c50;  1 drivers
v0x7fedbbe18870_0 .net "pc_in", 31 0, v0x7fedbbe13280_0;  1 drivers
v0x7fedbbe18940_0 .net "pc_mux_select", 0 0, L_0x7fedbbe1a300;  1 drivers
v0x7fedbbe189d0_0 .net "pc_out", 31 0, v0x7fedbbe12bf0_0;  1 drivers
v0x7fedbbe18ae0_0 .net "rd1", 31 0, L_0x7fedbbe1c250;  1 drivers
v0x7fedbbe18b70_0 .net "rd2", 31 0, L_0x7fedbbe1c750;  1 drivers
v0x7fedbbe18c00_0 .net "rst_i", 0 0, v0x7fedbbe18eb0_0;  1 drivers
v0x7fedbbe18c90_0 .net "start_i", 0 0, v0x7fedbbe18f40_0;  1 drivers
L_0x7fedbbe192a0 .part v0x7fedbbe14f20_0, 0, 31;
L_0x7fedbbe19340 .concat [ 1 31 0 0], L_0x103a05008, L_0x7fedbbe192a0;
L_0x7fedbbe1b7f0 .part v0x7fedbbe0cf40_0, 15, 5;
L_0x7fedbbe1b910 .part v0x7fedbbe0cf40_0, 20, 5;
L_0x7fedbbe1bd80 .part v0x7fedbbe0cf40_0, 0, 7;
L_0x7fedbbe1c870 .part v0x7fedbbe0cf40_0, 15, 5;
L_0x7fedbbe1c910 .part v0x7fedbbe0cf40_0, 20, 5;
L_0x7fedbbe1c9f0 .part v0x7fedbbe0cf40_0, 25, 7;
L_0x7fedbbe1cb90 .part v0x7fedbbe0cf40_0, 12, 3;
L_0x7fedbbe1cc30 .concat [ 3 7 0 0], L_0x7fedbbe1cb90, L_0x7fedbbe1c9f0;
L_0x7fedbbe1cd10 .part v0x7fedbbe0cf40_0, 15, 5;
L_0x7fedbbe1cdb0 .part v0x7fedbbe0cf40_0, 20, 5;
L_0x7fedbbe1ce50 .part v0x7fedbbe0cf40_0, 7, 5;
S_0x7fedbbd29970 .scope module, "ALU" "ALU" 3 362, 4 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x7fedbbd0fb10_0 .net "ALUCtrl_i", 3 0, v0x7fedbbd46240_0;  alias, 1 drivers
v0x7fedbbd45b20_0 .var "Zero_o", 0 0;
v0x7fedbbd45bc0_0 .net/s "data1_i", 31 0, L_0x7fedbbc193d0;  alias, 1 drivers
v0x7fedbbd45c80_0 .net/s "data2_i", 31 0, v0x7fedbbe125e0_0;  alias, 1 drivers
v0x7fedbbd45d30_0 .var/s "data_o", 31 0;
v0x7fedbbd45e20_0 .var "shift_left_num", 4 0;
v0x7fedbbd45ed0_0 .var "shift_right_num", 4 0;
E_0x7fedbbd27d50 .event edge, v0x7fedbbd0fb10_0, v0x7fedbbd45c80_0, v0x7fedbbd45bc0_0;
S_0x7fedbbd46000 .scope module, "ALU_Control" "ALU_Control" 3 255, 5 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0x7fedbbd46240_0 .var "ALUCtrl_o", 3 0;
v0x7fedbbd46300_0 .net "ALUOp_i", 1 0, v0x7fedbbe0d350_0;  alias, 1 drivers
v0x7fedbbd463a0_0 .net "funct_i", 9 0, v0x7fedbbe0e5f0_0;  alias, 1 drivers
E_0x7fedbbd46210 .event edge, v0x7fedbbd46300_0, v0x7fedbbd463a0_0;
S_0x7fedbbd464b0 .scope module, "Add4_2PC" "Adder" 3 133, 6 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fedbbd466e0_0 .net "data1_in", 31 0, v0x7fedbbe12bf0_0;  alias, 1 drivers
L_0x103a05050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fedbbd46790_0 .net "data2_in", 31 0, L_0x103a05050;  1 drivers
v0x7fedbbd46840_0 .net "data_o", 31 0, L_0x7fedbbe19c50;  alias, 1 drivers
L_0x7fedbbe19c50 .arith/sum 32, v0x7fedbbe12bf0_0, L_0x103a05050;
S_0x7fedbbd46950 .scope module, "Add_PC_Branch" "Adder" 3 139, 6 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fedbbd46b60_0 .net "data1_in", 31 0, v0x7fedbbe0ed70_0;  alias, 1 drivers
v0x7fedbbd46c20_0 .net "data2_in", 31 0, L_0x7fedbbe19340;  alias, 1 drivers
v0x7fedbbd46cd0_0 .net "data_o", 31 0, L_0x7fedbbe19d50;  alias, 1 drivers
L_0x7fedbbe19d50 .arith/sum 32, v0x7fedbbe0ed70_0, L_0x7fedbbe19340;
S_0x7fedbbd46de0 .scope module, "Control" "Control" 3 199, 7 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "NoOp_i";
    .port_info 1 /INPUT 7 "op_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7fedbbd47140_0 .var "ALUOp_o", 1 0;
v0x7fedbbd47200_0 .var "ALUSrc_o", 0 0;
v0x7fedbbd472a0_0 .var "Branch_o", 0 0;
v0x7fedbbd47330_0 .var "MemRead_o", 0 0;
v0x7fedbbd473d0_0 .var "MemWrite_o", 0 0;
v0x7fedbbd474b0_0 .var "MemtoReg_o", 0 0;
v0x7fedbbd47550_0 .net "NoOp_i", 0 0, L_0x7fedbbe1b700;  alias, 1 drivers
v0x7fedbbd475f0_0 .var "RegWrite_o", 0 0;
v0x7fedbbd47690_0 .net "op_i", 6 0, L_0x7fedbbe1bd80;  1 drivers
E_0x7fedbbd47110 .event edge, v0x7fedbbd47550_0, v0x7fedbbd47690_0;
S_0x7fedbbd47880 .scope module, "Data_Memory" "Data_Memory" 3 289, 8 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7fedbbd47ac0_0 .net "MemRead_i", 0 0, v0x7fedbbd48a50_0;  alias, 1 drivers
v0x7fedbbd47b70_0 .net "MemWrite_i", 0 0, v0x7fedbbd48bb0_0;  alias, 1 drivers
v0x7fedbbd47c10_0 .net *"_ivl_0", 31 0, L_0x7fedbbe1cf60;  1 drivers
v0x7fedbbd47cd0_0 .net *"_ivl_2", 31 0, L_0x7fedbbe1d0e0;  1 drivers
v0x7fedbbd47d80_0 .net *"_ivl_4", 29 0, L_0x7fedbbe1d000;  1 drivers
L_0x103a055a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedbbd47e70_0 .net *"_ivl_6", 1 0, L_0x103a055a8;  1 drivers
L_0x103a055f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fedbbd47f20_0 .net/2u *"_ivl_8", 31 0, L_0x103a055f0;  1 drivers
v0x7fedbbd47fd0_0 .net "addr_i", 31 0, v0x7fedbbd48860_0;  alias, 1 drivers
v0x7fedbbd48080_0 .net "clk_i", 0 0, v0x7fedbbe18d20_0;  alias, 1 drivers
v0x7fedbbd48190_0 .net "data_i", 31 0, v0x7fedbbd488f0_0;  alias, 1 drivers
v0x7fedbbd48230_0 .net "data_o", 31 0, L_0x7fedbbe1d220;  alias, 1 drivers
v0x7fedbbd482e0 .array "memory", 1023 0, 31 0;
E_0x7fedbbd47a80 .event posedge, v0x7fedbbd48080_0;
L_0x7fedbbe1cf60 .array/port v0x7fedbbd482e0, L_0x7fedbbe1d0e0;
L_0x7fedbbe1d000 .part v0x7fedbbd48860_0, 2, 30;
L_0x7fedbbe1d0e0 .concat [ 30 2 0 0], L_0x7fedbbe1d000, L_0x103a055a8;
L_0x7fedbbe1d220 .functor MUXZ 32, L_0x103a055f0, L_0x7fedbbe1cf60, v0x7fedbbd48a50_0, C4<>;
S_0x7fedbbd48410 .scope module, "EXMEM" "EXMEM" 3 270, 9 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /INPUT 5 "Rd_i";
    .port_info 6 /INPUT 32 "ALUResult_i";
    .port_info 7 /INPUT 32 "Reg2_i";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 1 "MemRead_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
    .port_info 12 /OUTPUT 5 "Rd_o";
    .port_info 13 /OUTPUT 32 "ALUResult_o";
    .port_info 14 /OUTPUT 32 "DATAWr_o";
    .port_info 15 /NODIR 0 "";
v0x7fedbbd487d0_0 .net "ALUResult_i", 31 0, v0x7fedbbd45d30_0;  alias, 1 drivers
v0x7fedbbd48860_0 .var "ALUResult_o", 31 0;
v0x7fedbbd488f0_0 .var "DATAWr_o", 31 0;
v0x7fedbbd489c0_0 .net "MemRead_i", 0 0, v0x7fedbbe0d750_0;  alias, 1 drivers
v0x7fedbbd48a50_0 .var "MemRead_o", 0 0;
v0x7fedbbd48b20_0 .net "MemWrite_i", 0 0, v0x7fedbbe0d930_0;  alias, 1 drivers
v0x7fedbbd48bb0_0 .var "MemWrite_o", 0 0;
v0x7fedbbd48c60_0 .net "MemtoReg_i", 0 0, v0x7fedbbe0da90_0;  alias, 1 drivers
v0x7fedbbd48cf0_0 .var "MemtoReg_o", 0 0;
v0x7fedbbd48e00_0 .net "Rd_i", 4 0, v0x7fedbbe0dbf0_0;  alias, 1 drivers
v0x7fedbbd48ea0_0 .var "Rd_o", 4 0;
v0x7fedbbd48f50_0 .net "Reg2_i", 31 0, L_0x7fedbbe19be0;  alias, 1 drivers
v0x7fedbbd49000_0 .net "RegWrite_i", 0 0, v0x7fedbbe0e0e0_0;  alias, 1 drivers
v0x7fedbbd490a0_0 .var "RegWrite_o", 0 0;
v0x7fedbbd49140_0 .net "clk_i", 0 0, v0x7fedbbe18d20_0;  alias, 1 drivers
S_0x7fedbbd49310 .scope module, "FORWARD_UNIT" "FORWARD" 3 324, 10 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1_i";
    .port_info 1 /INPUT 5 "Rs2_i";
    .port_info 2 /INPUT 5 "MEMRd_i";
    .port_info 3 /INPUT 1 "MEMRegWrite_i";
    .port_info 4 /INPUT 5 "WBRd_i";
    .port_info 5 /INPUT 1 "WBRegWrite_i";
    .port_info 6 /OUTPUT 2 "Forward1_o";
    .port_info 7 /OUTPUT 2 "Forward2_o";
L_0x103a05638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fedbbe1d3e0 .functor XNOR 1, L_0x7fedbbe19810, L_0x103a05638, C4<0>, C4<0>;
L_0x7fedbbe1d490 .functor AND 1, L_0x7fedbbe1d340, L_0x7fedbbe1d3e0, C4<1>, C4<1>;
L_0x103a056c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fedbbe1d6e0 .functor XNOR 1, L_0x7fedbbe198c0, L_0x103a056c8, C4<0>, C4<0>;
L_0x7fedbbc183f0 .functor AND 1, L_0x7fedbbe1d5a0, L_0x7fedbbe1d6e0, C4<1>, C4<1>;
L_0x103a057a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fedbbc184f0 .functor XNOR 1, L_0x7fedbbe19810, L_0x103a057a0, C4<0>, C4<0>;
L_0x7fedbbc18620 .functor AND 1, L_0x7fedbbc0cda0, L_0x7fedbbc184f0, C4<1>, C4<1>;
L_0x103a05830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fedbbc188b0 .functor XNOR 1, L_0x7fedbbe198c0, L_0x103a05830, C4<0>, C4<0>;
L_0x7fedbbc18a20 .functor AND 1, L_0x7fedbbc18710, L_0x7fedbbc188b0, C4<1>, C4<1>;
v0x7fedbbd495d0_0 .net "Forward1_o", 1 0, L_0x7fedbbc0e420;  alias, 1 drivers
v0x7fedbbd49690_0 .net "Forward2_o", 1 0, L_0x7fedbbc18cd0;  alias, 1 drivers
v0x7fedbbd49730_0 .net "MEMRd_i", 4 0, L_0x7fedbbe19760;  alias, 1 drivers
v0x7fedbbd497c0_0 .net "MEMRegWrite_i", 0 0, L_0x7fedbbe19810;  alias, 1 drivers
v0x7fedbbd49850_0 .net "Rs1_i", 4 0, v0x7fedbbe0e240_0;  alias, 1 drivers
v0x7fedbbd49920_0 .net "Rs2_i", 4 0, v0x7fedbbe0e3b0_0;  alias, 1 drivers
v0x7fedbbd499c0_0 .net "WBRd_i", 4 0, L_0x7fedbbe196f0;  alias, 1 drivers
v0x7fedbbd49a70_0 .net "WBRegWrite_i", 0 0, L_0x7fedbbe198c0;  alias, 1 drivers
v0x7fedbbd49b10_0 .net *"_ivl_0", 0 0, L_0x7fedbbe1d340;  1 drivers
v0x7fedbbd49c20_0 .net *"_ivl_10", 0 0, L_0x7fedbbe1d5a0;  1 drivers
v0x7fedbbd49cb0_0 .net/2u *"_ivl_12", 0 0, L_0x103a056c8;  1 drivers
v0x7fedbbd49d60_0 .net *"_ivl_14", 0 0, L_0x7fedbbe1d6e0;  1 drivers
v0x7fedbbd49e00_0 .net *"_ivl_17", 0 0, L_0x7fedbbc183f0;  1 drivers
L_0x103a05710 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fedbbd49ea0_0 .net/2u *"_ivl_18", 1 0, L_0x103a05710;  1 drivers
v0x7fedbbd49f50_0 .net/2u *"_ivl_2", 0 0, L_0x103a05638;  1 drivers
L_0x103a05758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedbbd4a000_0 .net/2u *"_ivl_20", 1 0, L_0x103a05758;  1 drivers
v0x7fedbbd4a0b0_0 .net *"_ivl_22", 1 0, L_0x7fedbbc0e380;  1 drivers
v0x7fedbbd4a240_0 .net *"_ivl_26", 0 0, L_0x7fedbbc0cda0;  1 drivers
v0x7fedbbd4a2d0_0 .net/2u *"_ivl_28", 0 0, L_0x103a057a0;  1 drivers
v0x7fedbbd4a370_0 .net *"_ivl_30", 0 0, L_0x7fedbbc184f0;  1 drivers
v0x7fedbbe051a0_0 .net *"_ivl_33", 0 0, L_0x7fedbbc18620;  1 drivers
L_0x103a057e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe05230_0 .net/2u *"_ivl_34", 1 0, L_0x103a057e8;  1 drivers
v0x7fedbbe0b070_0 .net *"_ivl_36", 0 0, L_0x7fedbbc18710;  1 drivers
v0x7fedbbe0b100_0 .net/2u *"_ivl_38", 0 0, L_0x103a05830;  1 drivers
v0x7fedbbe07c50_0 .net *"_ivl_4", 0 0, L_0x7fedbbe1d3e0;  1 drivers
v0x7fedbbe07ce0_0 .net *"_ivl_40", 0 0, L_0x7fedbbc188b0;  1 drivers
v0x7fedbbe0b1b0_0 .net *"_ivl_43", 0 0, L_0x7fedbbc18a20;  1 drivers
L_0x103a05878 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe0b240_0 .net/2u *"_ivl_44", 1 0, L_0x103a05878;  1 drivers
L_0x103a058c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe0b2d0_0 .net/2u *"_ivl_46", 1 0, L_0x103a058c0;  1 drivers
v0x7fedbbe0b360_0 .net *"_ivl_48", 1 0, L_0x7fedbbc18b30;  1 drivers
v0x7fedbbe0b3f0_0 .net *"_ivl_7", 0 0, L_0x7fedbbe1d490;  1 drivers
L_0x103a05680 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe0b480_0 .net/2u *"_ivl_8", 1 0, L_0x103a05680;  1 drivers
L_0x7fedbbe1d340 .cmp/eq 5, v0x7fedbbe0e240_0, L_0x7fedbbe19760;
L_0x7fedbbe1d5a0 .cmp/eq 5, v0x7fedbbe0e240_0, L_0x7fedbbe196f0;
L_0x7fedbbc0e380 .functor MUXZ 2, L_0x103a05758, L_0x103a05710, L_0x7fedbbc183f0, C4<>;
L_0x7fedbbc0e420 .functor MUXZ 2, L_0x7fedbbc0e380, L_0x103a05680, L_0x7fedbbe1d490, C4<>;
L_0x7fedbbc0cda0 .cmp/eq 5, v0x7fedbbe0e3b0_0, L_0x7fedbbe19760;
L_0x7fedbbc18710 .cmp/eq 5, v0x7fedbbe0e3b0_0, L_0x7fedbbe196f0;
L_0x7fedbbc18b30 .functor MUXZ 2, L_0x103a058c0, L_0x103a05878, L_0x7fedbbc18a20, C4<>;
L_0x7fedbbc18cd0 .functor MUXZ 2, L_0x7fedbbc18b30, L_0x103a057e8, L_0x7fedbbc18620, C4<>;
S_0x7fedbbe0b510 .scope module, "HAZRD_DETECT_UNIT" "HAZARD" 3 169, 11 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1_i";
    .port_info 1 /INPUT 5 "Rs2_i";
    .port_info 2 /INPUT 5 "EXRd_i";
    .port_info 3 /INPUT 1 "EX_MEMRead_i";
    .port_info 4 /OUTPUT 1 "Stall_o";
    .port_info 5 /OUTPUT 1 "PCWrite_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
L_0x7fedbbe1a660 .functor OR 1, L_0x7fedbbe1a4a0, L_0x7fedbbe1a5c0, C4<0>, C4<0>;
L_0x103a05248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fedbbe1a790 .functor XNOR 1, v0x7fedbbd48a50_0, L_0x103a05248, C4<0>, C4<0>;
L_0x7fedbbe1a880 .functor AND 1, L_0x7fedbbe1a660, L_0x7fedbbe1a790, C4<1>, C4<1>;
L_0x7fedbbe1aca0 .functor OR 1, L_0x7fedbbe1aaf0, L_0x7fedbbe1ab90, C4<0>, C4<0>;
L_0x103a05320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fedbbe1ad90 .functor XNOR 1, v0x7fedbbd48a50_0, L_0x103a05320, C4<0>, C4<0>;
L_0x7fedbbe1ae60 .functor AND 1, L_0x7fedbbe1aca0, L_0x7fedbbe1ad90, C4<1>, C4<1>;
L_0x7fedbbe1a540 .functor OR 1, L_0x7fedbbe1b0d0, L_0x7fedbbe1b2b0, C4<0>, C4<0>;
L_0x103a053f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fedbbe1b410 .functor XNOR 1, v0x7fedbbd48a50_0, L_0x103a053f8, C4<0>, C4<0>;
L_0x7fedbbe1b4c0 .functor AND 1, L_0x7fedbbe1a540, L_0x7fedbbe1b410, C4<1>, C4<1>;
v0x7fedbbe0b800_0 .net "EXRd_i", 4 0, v0x7fedbbe0dbf0_0;  alias, 1 drivers
v0x7fedbbe0b890_0 .net "EX_MEMRead_i", 0 0, v0x7fedbbd48a50_0;  alias, 1 drivers
v0x7fedbbe0b960_0 .net "NoOp_o", 0 0, L_0x7fedbbe1b700;  alias, 1 drivers
v0x7fedbbe0b9f0_0 .net "PCWrite_o", 0 0, L_0x7fedbbe1af70;  alias, 1 drivers
v0x7fedbbe0ba80_0 .net "Rs1_i", 4 0, L_0x7fedbbe1b7f0;  1 drivers
v0x7fedbbe0bb50_0 .net "Rs2_i", 4 0, L_0x7fedbbe1b910;  1 drivers
v0x7fedbbe0bbe0_0 .net "Stall_o", 0 0, L_0x7fedbbe1a970;  alias, 1 drivers
v0x7fedbbe0bc70_0 .net *"_ivl_0", 0 0, L_0x7fedbbe1a4a0;  1 drivers
v0x7fedbbe0bd00_0 .net *"_ivl_11", 0 0, L_0x7fedbbe1a880;  1 drivers
L_0x103a05290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe0be10_0 .net/2u *"_ivl_12", 0 0, L_0x103a05290;  1 drivers
L_0x103a052d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe0beb0_0 .net/2u *"_ivl_14", 0 0, L_0x103a052d8;  1 drivers
v0x7fedbbe0bf60_0 .net *"_ivl_18", 0 0, L_0x7fedbbe1aaf0;  1 drivers
v0x7fedbbe0c000_0 .net *"_ivl_2", 0 0, L_0x7fedbbe1a5c0;  1 drivers
v0x7fedbbe0c0a0_0 .net *"_ivl_20", 0 0, L_0x7fedbbe1ab90;  1 drivers
v0x7fedbbe0c140_0 .net *"_ivl_23", 0 0, L_0x7fedbbe1aca0;  1 drivers
v0x7fedbbe0c1e0_0 .net/2u *"_ivl_24", 0 0, L_0x103a05320;  1 drivers
v0x7fedbbe0c290_0 .net *"_ivl_26", 0 0, L_0x7fedbbe1ad90;  1 drivers
v0x7fedbbe0c420_0 .net *"_ivl_29", 0 0, L_0x7fedbbe1ae60;  1 drivers
L_0x103a05368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe0c4b0_0 .net/2u *"_ivl_30", 0 0, L_0x103a05368;  1 drivers
L_0x103a053b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe0c540_0 .net/2u *"_ivl_32", 0 0, L_0x103a053b0;  1 drivers
v0x7fedbbe0c5f0_0 .net *"_ivl_36", 0 0, L_0x7fedbbe1b0d0;  1 drivers
v0x7fedbbe0c690_0 .net *"_ivl_38", 0 0, L_0x7fedbbe1b2b0;  1 drivers
v0x7fedbbe0c730_0 .net *"_ivl_41", 0 0, L_0x7fedbbe1a540;  1 drivers
v0x7fedbbe0c7d0_0 .net/2u *"_ivl_42", 0 0, L_0x103a053f8;  1 drivers
v0x7fedbbe0c880_0 .net *"_ivl_44", 0 0, L_0x7fedbbe1b410;  1 drivers
v0x7fedbbe0c920_0 .net *"_ivl_47", 0 0, L_0x7fedbbe1b4c0;  1 drivers
L_0x103a05440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe0c9c0_0 .net/2u *"_ivl_48", 0 0, L_0x103a05440;  1 drivers
v0x7fedbbe0ca70_0 .net *"_ivl_5", 0 0, L_0x7fedbbe1a660;  1 drivers
L_0x103a05488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe0cb10_0 .net/2u *"_ivl_50", 0 0, L_0x103a05488;  1 drivers
v0x7fedbbe0cbc0_0 .net/2u *"_ivl_6", 0 0, L_0x103a05248;  1 drivers
v0x7fedbbe0cc70_0 .net *"_ivl_8", 0 0, L_0x7fedbbe1a790;  1 drivers
L_0x7fedbbe1a4a0 .cmp/eq 5, L_0x7fedbbe1b7f0, v0x7fedbbe0dbf0_0;
L_0x7fedbbe1a5c0 .cmp/eq 5, L_0x7fedbbe1b910, v0x7fedbbe0dbf0_0;
L_0x7fedbbe1a970 .functor MUXZ 1, L_0x103a052d8, L_0x103a05290, L_0x7fedbbe1a880, C4<>;
L_0x7fedbbe1aaf0 .cmp/eq 5, L_0x7fedbbe1b7f0, v0x7fedbbe0dbf0_0;
L_0x7fedbbe1ab90 .cmp/eq 5, L_0x7fedbbe1b910, v0x7fedbbe0dbf0_0;
L_0x7fedbbe1af70 .functor MUXZ 1, L_0x103a053b0, L_0x103a05368, L_0x7fedbbe1ae60, C4<>;
L_0x7fedbbe1b0d0 .cmp/eq 5, L_0x7fedbbe1b7f0, v0x7fedbbe0dbf0_0;
L_0x7fedbbe1b2b0 .cmp/eq 5, L_0x7fedbbe1b910, v0x7fedbbe0dbf0_0;
L_0x7fedbbe1b700 .functor MUXZ 1, L_0x103a05488, L_0x103a05440, L_0x7fedbbe1b4c0, C4<>;
S_0x7fedbbe0cdc0 .scope module, "IDEX" "IDEX" 3 223, 12 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /INPUT 2 "ALUOp_i";
    .port_info 6 /INPUT 1 "ALUSrc_i";
    .port_info 7 /INPUT 32 "Reg1_i";
    .port_info 8 /INPUT 32 "Reg2_i";
    .port_info 9 /INPUT 32 "Imm_i";
    .port_info 10 /INPUT 10 "funct_i";
    .port_info 11 /INPUT 5 "Rs1_i";
    .port_info 12 /INPUT 5 "Rs2_i";
    .port_info 13 /INPUT 5 "Rd_i";
    .port_info 14 /OUTPUT 1 "RegWrite_o";
    .port_info 15 /OUTPUT 1 "MemtoReg_o";
    .port_info 16 /OUTPUT 1 "MemRead_o";
    .port_info 17 /OUTPUT 1 "MemWrite_o";
    .port_info 18 /OUTPUT 2 "ALUOp_o";
    .port_info 19 /OUTPUT 1 "ALUSrc_o";
    .port_info 20 /OUTPUT 32 "Reg1_o";
    .port_info 21 /OUTPUT 32 "Reg2_o";
    .port_info 22 /OUTPUT 32 "Imm_o";
    .port_info 23 /OUTPUT 10 "funct_o";
    .port_info 24 /OUTPUT 5 "Rs1_o";
    .port_info 25 /OUTPUT 5 "Rs2_o";
    .port_info 26 /OUTPUT 5 "Rd_o";
v0x7fedbbe0d2a0_0 .net "ALUOp_i", 1 0, v0x7fedbbd47140_0;  alias, 1 drivers
v0x7fedbbe0d350_0 .var "ALUOp_o", 1 0;
v0x7fedbbe0d3e0_0 .net "ALUSrc_i", 0 0, v0x7fedbbd47200_0;  alias, 1 drivers
v0x7fedbbe0d490_0 .var "ALUSrc_o", 0 0;
v0x7fedbbe0d520_0 .net "Imm_i", 31 0, v0x7fedbbe14f20_0;  alias, 1 drivers
v0x7fedbbe0d610_0 .var "Imm_o", 31 0;
v0x7fedbbe0d6c0_0 .net "MemRead_i", 0 0, v0x7fedbbd47330_0;  alias, 1 drivers
v0x7fedbbe0d750_0 .var "MemRead_o", 0 0;
v0x7fedbbe0d800_0 .net "MemWrite_i", 0 0, v0x7fedbbd473d0_0;  alias, 1 drivers
v0x7fedbbe0d930_0 .var "MemWrite_o", 0 0;
v0x7fedbbe0d9e0_0 .net "MemtoReg_i", 0 0, v0x7fedbbd474b0_0;  alias, 1 drivers
v0x7fedbbe0da90_0 .var "MemtoReg_o", 0 0;
v0x7fedbbe0db40_0 .net "Rd_i", 4 0, L_0x7fedbbe1ce50;  1 drivers
v0x7fedbbe0dbf0_0 .var "Rd_o", 4 0;
v0x7fedbbe0dc90_0 .net "Reg1_i", 31 0, L_0x7fedbbe1c250;  alias, 1 drivers
v0x7fedbbe0dd40_0 .var "Reg1_o", 31 0;
v0x7fedbbe0ddf0_0 .net "Reg2_i", 31 0, L_0x7fedbbe1c750;  alias, 1 drivers
v0x7fedbbe0df80_0 .var "Reg2_o", 31 0;
v0x7fedbbe0e030_0 .net "RegWrite_i", 0 0, v0x7fedbbd475f0_0;  alias, 1 drivers
v0x7fedbbe0e0e0_0 .var "RegWrite_o", 0 0;
v0x7fedbbe0e190_0 .net "Rs1_i", 4 0, L_0x7fedbbe1cd10;  1 drivers
v0x7fedbbe0e240_0 .var "Rs1_o", 4 0;
v0x7fedbbe0e300_0 .net "Rs2_i", 4 0, L_0x7fedbbe1cdb0;  1 drivers
v0x7fedbbe0e3b0_0 .var "Rs2_o", 4 0;
v0x7fedbbe0e470_0 .net "clk_i", 0 0, v0x7fedbbe18d20_0;  alias, 1 drivers
v0x7fedbbe0e540_0 .net "funct_i", 9 0, L_0x7fedbbe1cc30;  1 drivers
v0x7fedbbe0e5f0_0 .var "funct_o", 9 0;
S_0x7fedbbe0e940 .scope module, "IFID" "IFID" 3 188, 13 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "PC_i";
    .port_info 2 /INPUT 1 "Stall_i";
    .port_info 3 /INPUT 1 "Flush_i";
    .port_info 4 /INPUT 32 "Inst_i";
    .port_info 5 /OUTPUT 32 "PC_o";
    .port_info 6 /OUTPUT 32 "Inst_o";
v0x7fedbbe0eba0_0 .net "Flush_i", 0 0, L_0x7fedbbe1a300;  alias, 1 drivers
v0x7fedbbe0ec30_0 .net "Inst_i", 31 0, L_0x7fedbbe1bcd0;  alias, 1 drivers
v0x7fedbbe0cf40_0 .var "Inst_o", 31 0;
v0x7fedbbe0ecc0_0 .net "PC_i", 31 0, v0x7fedbbe12bf0_0;  alias, 1 drivers
v0x7fedbbe0ed70_0 .var "PC_o", 31 0;
v0x7fedbbe0ee50_0 .net "Stall_i", 0 0, L_0x7fedbbe1a970;  alias, 1 drivers
v0x7fedbbe0ef00_0 .net "clk_i", 0 0, v0x7fedbbe18d20_0;  alias, 1 drivers
S_0x7fedbbe0f030 .scope module, "Instruction_Memory" "Instruction_Memory" 3 183, 14 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fedbbe1bcd0 .functor BUFZ 32, L_0x7fedbbe1bab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fedbbe0f230_0 .net *"_ivl_0", 31 0, L_0x7fedbbe1bab0;  1 drivers
v0x7fedbbe0f2f0_0 .net *"_ivl_2", 31 0, L_0x7fedbbe1bbf0;  1 drivers
v0x7fedbbe0f390_0 .net *"_ivl_4", 29 0, L_0x7fedbbe1bb50;  1 drivers
L_0x103a054d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe0f420_0 .net *"_ivl_6", 1 0, L_0x103a054d0;  1 drivers
v0x7fedbbe0f4d0_0 .net "addr_i", 31 0, v0x7fedbbe12bf0_0;  alias, 1 drivers
v0x7fedbbe0f5f0_0 .net "instr_o", 31 0, L_0x7fedbbe1bcd0;  alias, 1 drivers
v0x7fedbbe0f680 .array "memory", 255 0, 31 0;
L_0x7fedbbe1bab0 .array/port v0x7fedbbe0f680, L_0x7fedbbe1bbf0;
L_0x7fedbbe1bb50 .part v0x7fedbbe12bf0_0, 2, 30;
L_0x7fedbbe1bbf0 .concat [ 30 2 0 0], L_0x7fedbbe1bb50, L_0x103a054d0;
S_0x7fedbbe0f730 .scope module, "IsJunp" "AND" 3 161, 15 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_i";
    .port_info 1 /INPUT 1 "equal_i";
    .port_info 2 /OUTPUT 1 "branch_o";
L_0x103a05128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fedbbe1a070 .functor XNOR 1, v0x7fedbbd472a0_0, L_0x103a05128, C4<0>, C4<0>;
L_0x103a05170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fedbbe1a120 .functor XNOR 1, L_0x7fedbbe19f90, L_0x103a05170, C4<0>, C4<0>;
L_0x7fedbbe1a210 .functor AND 1, L_0x7fedbbe1a070, L_0x7fedbbe1a120, C4<1>, C4<1>;
v0x7fedbbe0f960_0 .net/2u *"_ivl_0", 0 0, L_0x103a05128;  1 drivers
L_0x103a051b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe0fa10_0 .net/2u *"_ivl_10", 0 0, L_0x103a051b8;  1 drivers
L_0x103a05200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe0fac0_0 .net/2u *"_ivl_12", 0 0, L_0x103a05200;  1 drivers
v0x7fedbbe0fb80_0 .net *"_ivl_2", 0 0, L_0x7fedbbe1a070;  1 drivers
v0x7fedbbe0fc20_0 .net/2u *"_ivl_4", 0 0, L_0x103a05170;  1 drivers
v0x7fedbbe0fd10_0 .net *"_ivl_6", 0 0, L_0x7fedbbe1a120;  1 drivers
v0x7fedbbe0fdb0_0 .net *"_ivl_9", 0 0, L_0x7fedbbe1a210;  1 drivers
v0x7fedbbe0fe50_0 .net "branch_i", 0 0, v0x7fedbbd472a0_0;  alias, 1 drivers
v0x7fedbbe0fee0_0 .net "branch_o", 0 0, L_0x7fedbbe1a300;  alias, 1 drivers
v0x7fedbbe10010_0 .net "equal_i", 0 0, L_0x7fedbbe19f90;  alias, 1 drivers
L_0x7fedbbe1a300 .functor MUXZ 1, L_0x103a05200, L_0x103a051b8, L_0x7fedbbe1a210, C4<>;
S_0x7fedbbe100b0 .scope module, "MEMWB" "MEMWB" 3 300, 16 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 32 "ALUResult_i";
    .port_info 4 /INPUT 5 "Rd_i";
    .port_info 5 /INPUT 32 "DATARd_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemtoReg_o";
    .port_info 8 /OUTPUT 32 "ALUResult_o";
    .port_info 9 /OUTPUT 5 "Rd_o";
    .port_info 10 /OUTPUT 32 "DATARd_o";
    .port_info 11 /NODIR 0 "";
v0x7fedbbe103f0_0 .net "ALUResult_i", 31 0, L_0x7fedbbe194a0;  alias, 1 drivers
v0x7fedbbe104b0_0 .var "ALUResult_o", 31 0;
v0x7fedbbe10550_0 .net "DATARd_i", 31 0, L_0x7fedbbe1d220;  alias, 1 drivers
v0x7fedbbe10620_0 .var "DATARd_o", 31 0;
v0x7fedbbe106c0_0 .net "MemtoReg_i", 0 0, v0x7fedbbd48cf0_0;  alias, 1 drivers
v0x7fedbbe10790_0 .var "MemtoReg_o", 0 0;
v0x7fedbbe10830_0 .net "Rd_i", 4 0, v0x7fedbbd48ea0_0;  alias, 1 drivers
v0x7fedbbe108f0_0 .var "Rd_o", 4 0;
v0x7fedbbe109a0_0 .net "RegWrite_i", 0 0, v0x7fedbbd490a0_0;  alias, 1 drivers
v0x7fedbbe10ad0_0 .var "RegWrite_o", 0 0;
v0x7fedbbe10b70_0 .net "clk_i", 0 0, v0x7fedbbe18d20_0;  alias, 1 drivers
S_0x7fedbbe10d50 .scope module, "MUX32_4A" "MUX32_4" 3 337, 17 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "signal_i";
    .port_info 1 /INPUT 32 "ID_i";
    .port_info 2 /INPUT 32 "WB_i";
    .port_info 3 /INPUT 32 "MEM_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fedbbe10f90_0 .net "ID_i", 31 0, v0x7fedbbe0dd40_0;  alias, 1 drivers
v0x7fedbbe11050_0 .net8 "MEM_i", 31 0, RS_0x1039d6df8;  alias, 2 drivers
v0x7fedbbe110e0_0 .net "WB_i", 31 0, L_0x7fedbbe199b0;  alias, 1 drivers
L_0x103a05908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe11170_0 .net/2u *"_ivl_0", 1 0, L_0x103a05908;  1 drivers
v0x7fedbbe11200_0 .net *"_ivl_2", 0 0, L_0x7fedbbc19030;  1 drivers
L_0x103a05950 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe112e0_0 .net/2u *"_ivl_4", 1 0, L_0x103a05950;  1 drivers
v0x7fedbbe11390_0 .net *"_ivl_6", 0 0, L_0x7fedbbc19190;  1 drivers
v0x7fedbbe11430_0 .net *"_ivl_8", 31 0, L_0x7fedbbc19270;  1 drivers
v0x7fedbbe114e0_0 .net "data_o", 31 0, L_0x7fedbbc193d0;  alias, 1 drivers
v0x7fedbbe11610_0 .net "signal_i", 1 0, L_0x7fedbbc0e420;  alias, 1 drivers
L_0x7fedbbc19030 .cmp/eq 2, L_0x7fedbbc0e420, L_0x103a05908;
L_0x7fedbbc19190 .cmp/eq 2, L_0x7fedbbc0e420, L_0x103a05950;
L_0x7fedbbc19270 .functor MUXZ 32, RS_0x1039d6df8, L_0x7fedbbe199b0, L_0x7fedbbc19190, C4<>;
L_0x7fedbbc193d0 .functor MUXZ 32, L_0x7fedbbc19270, v0x7fedbbe0dd40_0, L_0x7fedbbc19030, C4<>;
S_0x7fedbbe11740 .scope module, "MUX32_4B" "MUX32_4" 3 347, 17 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "signal_i";
    .port_info 1 /INPUT 32 "ID_i";
    .port_info 2 /INPUT 32 "WB_i";
    .port_info 3 /INPUT 32 "MEM_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fedbbe11980_0 .net "ID_i", 31 0, v0x7fedbbe0df80_0;  alias, 1 drivers
v0x7fedbbe11a10_0 .net "MEM_i", 31 0, o0x1039d7038;  alias, 0 drivers
v0x7fedbbe11ab0_0 .net "WB_i", 31 0, L_0x7fedbbe19a60;  alias, 1 drivers
L_0x103a05998 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe11b70_0 .net/2u *"_ivl_0", 1 0, L_0x103a05998;  1 drivers
v0x7fedbbe11c20_0 .net *"_ivl_2", 0 0, L_0x7fedbbc194f0;  1 drivers
L_0x103a059e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe11d00_0 .net/2u *"_ivl_4", 1 0, L_0x103a059e0;  1 drivers
v0x7fedbbe11db0_0 .net *"_ivl_6", 0 0, L_0x7fedbbc19650;  1 drivers
v0x7fedbbe11e50_0 .net *"_ivl_8", 31 0, L_0x7fedbbc19730;  1 drivers
v0x7fedbbe11f00_0 .net "data_o", 31 0, L_0x7fedbbc19850;  alias, 1 drivers
v0x7fedbbe12010_0 .net "signal_i", 1 0, L_0x7fedbbc18cd0;  alias, 1 drivers
L_0x7fedbbc194f0 .cmp/eq 2, L_0x7fedbbc18cd0, L_0x103a05998;
L_0x7fedbbc19650 .cmp/eq 2, L_0x7fedbbc18cd0, L_0x103a059e0;
L_0x7fedbbc19730 .functor MUXZ 32, o0x1039d7038, L_0x7fedbbe19a60, L_0x7fedbbc19650, C4<>;
L_0x7fedbbc19850 .functor MUXZ 32, L_0x7fedbbc19730, v0x7fedbbe0df80_0, L_0x7fedbbc194f0, C4<>;
S_0x7fedbbe12150 .scope module, "MUX_ALUSrc" "MUX32" 3 262, 18 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fedbbe12490_0 .net/s "data1_i", 31 0, L_0x7fedbbc19850;  alias, 1 drivers
v0x7fedbbe12550_0 .net/s "data2_i", 31 0, v0x7fedbbe0d610_0;  alias, 1 drivers
v0x7fedbbe125e0_0 .var/s "data_o", 31 0;
v0x7fedbbe12670_0 .net "select_i", 0 0, v0x7fedbbe0d490_0;  alias, 1 drivers
E_0x7fedbbe11cb0 .event edge, v0x7fedbbe0d490_0, v0x7fedbbe0d610_0, v0x7fedbbe11f00_0;
S_0x7fedbbe12740 .scope module, "PC" "PC" 3 122, 19 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x7fedbbe12a10_0 .net "PCWrite_i", 0 0, L_0x7fedbbe1af70;  alias, 1 drivers
v0x7fedbbe12ab0_0 .net "clk_i", 0 0, v0x7fedbbe18d20_0;  alias, 1 drivers
v0x7fedbbe12b40_0 .net "pc_i", 31 0, v0x7fedbbe13280_0;  alias, 1 drivers
v0x7fedbbe12bf0_0 .var "pc_o", 31 0;
v0x7fedbbe12c90_0 .net "rst_i", 0 0, v0x7fedbbe18eb0_0;  alias, 1 drivers
v0x7fedbbe12d70_0 .net "start_i", 0 0, v0x7fedbbe18f40_0;  alias, 1 drivers
E_0x7fedbbe129c0 .event posedge, v0x7fedbbe12c90_0, v0x7fedbbd48080_0;
S_0x7fedbbe12ea0 .scope module, "PC_MUX" "MUX32" 3 145, 18 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fedbbe130f0_0 .net/s "data1_i", 31 0, L_0x7fedbbe19c50;  alias, 1 drivers
v0x7fedbbe131c0_0 .net/s "data2_i", 31 0, L_0x7fedbbe19d50;  alias, 1 drivers
v0x7fedbbe13280_0 .var/s "data_o", 31 0;
v0x7fedbbe13350_0 .net "select_i", 0 0, L_0x7fedbbe1a300;  alias, 1 drivers
E_0x7fedbbe12900 .event edge, v0x7fedbbe0eba0_0, v0x7fedbbd46cd0_0, v0x7fedbbd46840_0;
S_0x7fedbbe13450 .scope module, "RS1RS2" "REGEQ" 3 154, 20 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 1 "equal_o";
v0x7fedbbe13660_0 .net *"_ivl_0", 0 0, L_0x7fedbbe19df0;  1 drivers
L_0x103a05098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe13710_0 .net/2u *"_ivl_2", 0 0, L_0x103a05098;  1 drivers
L_0x103a050e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe137c0_0 .net/2u *"_ivl_4", 0 0, L_0x103a050e0;  1 drivers
v0x7fedbbe13880_0 .net "data1_i", 31 0, L_0x7fedbbe1c250;  alias, 1 drivers
v0x7fedbbe13940_0 .net "data2_i", 31 0, L_0x7fedbbe1c750;  alias, 1 drivers
v0x7fedbbe13a10_0 .net "equal_o", 0 0, L_0x7fedbbe19f90;  alias, 1 drivers
L_0x7fedbbe19df0 .cmp/eq 32, L_0x7fedbbe1c250, L_0x7fedbbe1c750;
L_0x7fedbbe19f90 .functor MUXZ 1, L_0x103a050e0, L_0x103a05098, L_0x7fedbbe19df0, C4<>;
S_0x7fedbbe13af0 .scope module, "Registers" "Registers" 3 212, 21 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fedbbe1bf40 .functor AND 1, L_0x7fedbbe1be20, v0x7fedbbe10ad0_0, C4<1>, C4<1>;
L_0x7fedbbe1c440 .functor AND 1, L_0x7fedbbe1c370, v0x7fedbbe10ad0_0, C4<1>, C4<1>;
v0x7fedbbe13db0_0 .net "RDaddr_i", 4 0, v0x7fedbbe108f0_0;  alias, 1 drivers
v0x7fedbbe13e60_0 .net "RDdata_i", 31 0, v0x7fedbbe153c0_0;  alias, 1 drivers
v0x7fedbbe13f00_0 .net "RS1addr_i", 4 0, L_0x7fedbbe1c870;  1 drivers
v0x7fedbbe13fc0_0 .net "RS1data_o", 31 0, L_0x7fedbbe1c250;  alias, 1 drivers
v0x7fedbbe140a0_0 .net "RS2addr_i", 4 0, L_0x7fedbbe1c910;  1 drivers
v0x7fedbbe14170_0 .net "RS2data_o", 31 0, L_0x7fedbbe1c750;  alias, 1 drivers
v0x7fedbbe14250_0 .net "RegWrite_i", 0 0, v0x7fedbbe10ad0_0;  alias, 1 drivers
v0x7fedbbe142e0_0 .net *"_ivl_0", 0 0, L_0x7fedbbe1be20;  1 drivers
v0x7fedbbe14370_0 .net *"_ivl_12", 0 0, L_0x7fedbbe1c370;  1 drivers
v0x7fedbbe14480_0 .net *"_ivl_15", 0 0, L_0x7fedbbe1c440;  1 drivers
v0x7fedbbe14510_0 .net *"_ivl_16", 31 0, L_0x7fedbbe1c4f0;  1 drivers
v0x7fedbbe145c0_0 .net *"_ivl_18", 6 0, L_0x7fedbbe1c590;  1 drivers
L_0x103a05560 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe14670_0 .net *"_ivl_21", 1 0, L_0x103a05560;  1 drivers
v0x7fedbbe14720_0 .net *"_ivl_3", 0 0, L_0x7fedbbe1bf40;  1 drivers
v0x7fedbbe147c0_0 .net *"_ivl_4", 31 0, L_0x7fedbbe1c050;  1 drivers
v0x7fedbbe14870_0 .net *"_ivl_6", 6 0, L_0x7fedbbe1c0f0;  1 drivers
L_0x103a05518 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fedbbe14920_0 .net *"_ivl_9", 1 0, L_0x103a05518;  1 drivers
v0x7fedbbe14ab0_0 .net "clk_i", 0 0, v0x7fedbbe18d20_0;  alias, 1 drivers
v0x7fedbbe14b40 .array/s "register", 31 0, 31 0;
L_0x7fedbbe1be20 .cmp/eq 5, L_0x7fedbbe1c870, v0x7fedbbe108f0_0;
L_0x7fedbbe1c050 .array/port v0x7fedbbe14b40, L_0x7fedbbe1c0f0;
L_0x7fedbbe1c0f0 .concat [ 5 2 0 0], L_0x7fedbbe1c870, L_0x103a05518;
L_0x7fedbbe1c250 .functor MUXZ 32, L_0x7fedbbe1c050, v0x7fedbbe153c0_0, L_0x7fedbbe1bf40, C4<>;
L_0x7fedbbe1c370 .cmp/eq 5, L_0x7fedbbe1c910, v0x7fedbbe108f0_0;
L_0x7fedbbe1c4f0 .array/port v0x7fedbbe14b40, L_0x7fedbbe1c590;
L_0x7fedbbe1c590 .concat [ 5 2 0 0], L_0x7fedbbe1c910, L_0x103a05560;
L_0x7fedbbe1c750 .functor MUXZ 32, L_0x7fedbbe1c4f0, v0x7fedbbe153c0_0, L_0x7fedbbe1c440, C4<>;
S_0x7fedbbe14c80 .scope module, "Sign_Extender" "Sign_Extend" 3 356, 22 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fedbbe14e50_0 .net "data_i", 31 0, v0x7fedbbe0cf40_0;  alias, 1 drivers
v0x7fedbbe14f20_0 .var/s "data_o", 31 0;
E_0x7fedbbe14e20 .event edge, v0x7fedbbe0cf40_0;
S_0x7fedbbe14fb0 .scope module, "WB_MUX" "MUX32" 3 315, 18 1 0, S_0x7fedbbd2cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fedbbe15240_0 .net/s "data1_i", 31 0, v0x7fedbbe104b0_0;  alias, 1 drivers
v0x7fedbbe15310_0 .net/s "data2_i", 31 0, v0x7fedbbe10620_0;  alias, 1 drivers
v0x7fedbbe153c0_0 .var/s "data_o", 31 0;
v0x7fedbbe15490_0 .net "select_i", 0 0, v0x7fedbbe10790_0;  alias, 1 drivers
E_0x7fedbbe151f0 .event edge, v0x7fedbbe10790_0, v0x7fedbbe10620_0, v0x7fedbbe104b0_0;
    .scope S_0x7fedbbe12740;
T_0 ;
    %wait E_0x7fedbbe129c0;
    %load/vec4 v0x7fedbbe12c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fedbbe12bf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fedbbe12a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fedbbe12d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fedbbe12b40_0;
    %assign/vec4 v0x7fedbbe12bf0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fedbbe12bf0_0;
    %assign/vec4 v0x7fedbbe12bf0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fedbbe12ea0;
T_1 ;
    %wait E_0x7fedbbe12900;
    %load/vec4 v0x7fedbbe13350_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x7fedbbe130f0_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x7fedbbe131c0_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x7fedbbe13280_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fedbbe0e940;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe0ed70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe0cf40_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fedbbe0e940;
T_3 ;
    %wait E_0x7fedbbd47a80;
    %load/vec4 v0x7fedbbe0eba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fedbbe0cf40_0, 0;
    %load/vec4 v0x7fedbbe0ecc0_0;
    %assign/vec4 v0x7fedbbe0ed70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fedbbe0ee50_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fedbbe0ec30_0;
    %assign/vec4 v0x7fedbbe0cf40_0, 0;
    %load/vec4 v0x7fedbbe0ecc0_0;
    %assign/vec4 v0x7fedbbe0ed70_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fedbbd46de0;
T_4 ;
    %wait E_0x7fedbbd47110;
    %load/vec4 v0x7fedbbd47550_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd474b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd475f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd47200_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fedbbd47140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd473d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd472a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd47330_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fedbbd47690_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd474b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbd475f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd47200_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fedbbd47140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd473d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd472a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd47330_0, 0, 1;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd474b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbd475f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbd47200_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fedbbd47140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd473d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd472a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd47330_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbd474b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbd475f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbd47200_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fedbbd47140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd473d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd472a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbd47330_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd474b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd475f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbd47200_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fedbbd47140_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbd473d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd472a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd47330_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd474b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd475f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbd47200_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fedbbd47140_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd473d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbd472a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd47330_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fedbbe13af0;
T_5 ;
    %wait E_0x7fedbbd47a80;
    %load/vec4 v0x7fedbbe14250_0;
    %load/vec4 v0x7fedbbe13db0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fedbbe13e60_0;
    %load/vec4 v0x7fedbbe13db0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fedbbe14b40, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fedbbe0cdc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe0e0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe0da90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe0d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe0d930_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fedbbe0d350_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe0d490_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe0dd40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe0df80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe0d610_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fedbbe0e5f0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fedbbe0e240_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fedbbe0e3b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fedbbe0dbf0_0, 0, 5;
    %end;
    .thread T_6;
    .scope S_0x7fedbbe0cdc0;
T_7 ;
    %wait E_0x7fedbbd47a80;
    %load/vec4 v0x7fedbbe0e030_0;
    %assign/vec4 v0x7fedbbe0e0e0_0, 0;
    %load/vec4 v0x7fedbbe0d9e0_0;
    %assign/vec4 v0x7fedbbe0da90_0, 0;
    %load/vec4 v0x7fedbbe0d6c0_0;
    %assign/vec4 v0x7fedbbe0d750_0, 0;
    %load/vec4 v0x7fedbbe0d800_0;
    %assign/vec4 v0x7fedbbe0d930_0, 0;
    %load/vec4 v0x7fedbbe0d2a0_0;
    %assign/vec4 v0x7fedbbe0d350_0, 0;
    %load/vec4 v0x7fedbbe0d3e0_0;
    %assign/vec4 v0x7fedbbe0d490_0, 0;
    %load/vec4 v0x7fedbbe0dc90_0;
    %assign/vec4 v0x7fedbbe0dd40_0, 0;
    %load/vec4 v0x7fedbbe0ddf0_0;
    %assign/vec4 v0x7fedbbe0df80_0, 0;
    %load/vec4 v0x7fedbbe0d520_0;
    %assign/vec4 v0x7fedbbe0d610_0, 0;
    %load/vec4 v0x7fedbbe0e540_0;
    %assign/vec4 v0x7fedbbe0e5f0_0, 0;
    %load/vec4 v0x7fedbbe0e190_0;
    %assign/vec4 v0x7fedbbe0e240_0, 0;
    %load/vec4 v0x7fedbbe0e300_0;
    %assign/vec4 v0x7fedbbe0e3b0_0, 0;
    %load/vec4 v0x7fedbbe0db40_0;
    %assign/vec4 v0x7fedbbe0dbf0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fedbbd46000;
T_8 ;
    %wait E_0x7fedbbd46210;
    %load/vec4 v0x7fedbbd46300_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fedbbd463a0_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fedbbd46240_0, 0, 4;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fedbbd46240_0, 0, 4;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fedbbd46300_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x7fedbbd463a0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %jmp T_8.15;
T_8.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fedbbd46240_0, 0, 4;
    %jmp T_8.15;
T_8.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fedbbd46240_0, 0, 4;
    %jmp T_8.15;
T_8.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fedbbd46240_0, 0, 4;
    %jmp T_8.15;
T_8.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fedbbd46240_0, 0, 4;
    %jmp T_8.15;
T_8.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fedbbd46240_0, 0, 4;
    %jmp T_8.15;
T_8.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fedbbd46240_0, 0, 4;
    %jmp T_8.15;
T_8.15 ;
    %pop/vec4 1;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x7fedbbd46300_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fedbbd46240_0, 0, 4;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fedbbd46240_0, 0, 4;
T_8.17 ;
T_8.7 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fedbbe12150;
T_9 ;
    %wait E_0x7fedbbe11cb0;
    %load/vec4 v0x7fedbbe12670_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x7fedbbe12490_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x7fedbbe12550_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x7fedbbe125e0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fedbbd48410;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd490a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd48cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd48a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd48bb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fedbbd48ea0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbd48860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbd488f0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x7fedbbd48410;
T_11 ;
    %wait E_0x7fedbbd47a80;
    %load/vec4 v0x7fedbbd49000_0;
    %assign/vec4 v0x7fedbbd490a0_0, 0;
    %load/vec4 v0x7fedbbd48c60_0;
    %assign/vec4 v0x7fedbbd48cf0_0, 0;
    %load/vec4 v0x7fedbbd489c0_0;
    %assign/vec4 v0x7fedbbd48a50_0, 0;
    %load/vec4 v0x7fedbbd48b20_0;
    %assign/vec4 v0x7fedbbd48bb0_0, 0;
    %load/vec4 v0x7fedbbd48e00_0;
    %assign/vec4 v0x7fedbbd48ea0_0, 0;
    %load/vec4 v0x7fedbbd487d0_0;
    %assign/vec4 v0x7fedbbd48860_0, 0;
    %load/vec4 v0x7fedbbd48f50_0;
    %assign/vec4 v0x7fedbbd488f0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fedbbd47880;
T_12 ;
    %wait E_0x7fedbbd47a80;
    %load/vec4 v0x7fedbbd47b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fedbbd48190_0;
    %load/vec4 v0x7fedbbd47fd0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fedbbd482e0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fedbbe100b0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe10ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe10790_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe104b0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fedbbe108f0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe10620_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x7fedbbe100b0;
T_14 ;
    %wait E_0x7fedbbd47a80;
    %load/vec4 v0x7fedbbe109a0_0;
    %assign/vec4 v0x7fedbbe10ad0_0, 0;
    %load/vec4 v0x7fedbbe106c0_0;
    %assign/vec4 v0x7fedbbe10790_0, 0;
    %load/vec4 v0x7fedbbe103f0_0;
    %assign/vec4 v0x7fedbbe104b0_0, 0;
    %load/vec4 v0x7fedbbe10830_0;
    %assign/vec4 v0x7fedbbe108f0_0, 0;
    %load/vec4 v0x7fedbbe10550_0;
    %assign/vec4 v0x7fedbbe10620_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fedbbe14fb0;
T_15 ;
    %wait E_0x7fedbbe151f0;
    %load/vec4 v0x7fedbbe15490_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x7fedbbe15240_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x7fedbbe15310_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0x7fedbbe153c0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fedbbe14c80;
T_16 ;
    %wait E_0x7fedbbe14e20;
    %load/vec4 v0x7fedbbe14e50_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fedbbe14e50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fedbbe14e50_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x7fedbbe14e50_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedbbe14f20_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fedbbe14e50_0;
    %parti/s 7, 0, 2;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x7fedbbe14e50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fedbbe14e50_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fedbbe14e50_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x7fedbbe14e50_0;
    %parti/s 6, 25, 6;
    %load/vec4 v0x7fedbbe14e50_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedbbe14f20_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fedbbe14e50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fedbbe14e50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fedbbe14f20_0, 0, 32;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fedbbd29970;
T_17 ;
    %wait E_0x7fedbbd27d50;
    %load/vec4 v0x7fedbbd0fb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.0 ;
    %load/vec4 v0x7fedbbd45bc0_0;
    %load/vec4 v0x7fedbbd45c80_0;
    %and;
    %store/vec4 v0x7fedbbd45d30_0, 0, 32;
    %jmp T_17.10;
T_17.1 ;
    %load/vec4 v0x7fedbbd45bc0_0;
    %load/vec4 v0x7fedbbd45c80_0;
    %xor;
    %store/vec4 v0x7fedbbd45d30_0, 0, 32;
    %jmp T_17.10;
T_17.2 ;
    %load/vec4 v0x7fedbbd45c80_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x7fedbbd45e20_0, 0, 5;
    %load/vec4 v0x7fedbbd45bc0_0;
    %ix/getv 4, v0x7fedbbd45e20_0;
    %shiftl 4;
    %store/vec4 v0x7fedbbd45d30_0, 0, 32;
    %jmp T_17.10;
T_17.3 ;
    %load/vec4 v0x7fedbbd45bc0_0;
    %load/vec4 v0x7fedbbd45c80_0;
    %add;
    %store/vec4 v0x7fedbbd45d30_0, 0, 32;
    %jmp T_17.10;
T_17.4 ;
    %load/vec4 v0x7fedbbd45bc0_0;
    %load/vec4 v0x7fedbbd45c80_0;
    %sub;
    %store/vec4 v0x7fedbbd45d30_0, 0, 32;
    %jmp T_17.10;
T_17.5 ;
    %load/vec4 v0x7fedbbd45bc0_0;
    %load/vec4 v0x7fedbbd45c80_0;
    %mul;
    %store/vec4 v0x7fedbbd45d30_0, 0, 32;
    %jmp T_17.10;
T_17.6 ;
    %load/vec4 v0x7fedbbd45bc0_0;
    %load/vec4 v0x7fedbbd45c80_0;
    %add;
    %store/vec4 v0x7fedbbd45d30_0, 0, 32;
    %jmp T_17.10;
T_17.7 ;
    %load/vec4 v0x7fedbbd45c80_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x7fedbbd45ed0_0, 0, 5;
    %load/vec4 v0x7fedbbd45bc0_0;
    %ix/getv 4, v0x7fedbbd45ed0_0;
    %shiftr/s 4;
    %store/vec4 v0x7fedbbd45d30_0, 0, 32;
    %jmp T_17.10;
T_17.8 ;
    %load/vec4 v0x7fedbbd45bc0_0;
    %load/vec4 v0x7fedbbd45c80_0;
    %add;
    %store/vec4 v0x7fedbbd45d30_0, 0, 32;
    %jmp T_17.10;
T_17.9 ;
    %load/vec4 v0x7fedbbd45bc0_0;
    %load/vec4 v0x7fedbbd45c80_0;
    %sub;
    %store/vec4 v0x7fedbbd45d30_0, 0, 32;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %load/vec4 v0x7fedbbd45d30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbd45b20_0, 0, 1;
    %jmp T_17.12;
T_17.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd45b20_0, 0, 1;
T_17.12 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fedbbd2c950;
T_18 ;
    %delay 25, 0;
    %load/vec4 v0x7fedbbe18d20_0;
    %inv;
    %store/vec4 v0x7fedbbe18d20_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fedbbd2c950;
T_19 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe18fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe19210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe19060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe190f0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x7fedbbe190f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fedbbe190f0_0;
    %store/vec4a v0x7fedbbe0f680, 4, 0;
    %load/vec4 v0x7fedbbe190f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fedbbe190f0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe190f0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x7fedbbe190f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fedbbe190f0_0;
    %store/vec4a v0x7fedbbd482e0, 4, 0;
    %load/vec4 v0x7fedbbe190f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fedbbe190f0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fedbbd482e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe190f0_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x7fedbbe190f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fedbbe190f0_0;
    %store/vec4a v0x7fedbbe14b40, 4, 0;
    %load/vec4 v0x7fedbbe190f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fedbbe190f0_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe0ed70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe0cf40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe0e0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe0da90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe0d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe0d930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe0d490_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fedbbe0d350_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe0dd40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe0df80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe0d610_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fedbbe0e5f0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fedbbe0e240_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fedbbe0e3b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fedbbe0dbf0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd490a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd48cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd48a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbd48bb0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fedbbd48ea0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbd48860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbd488f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe10ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe10790_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe104b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fedbbe10620_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fedbbe108f0_0, 0, 5;
    %vpi_call 2 79 "$readmemb", "instruction.txt", v0x7fedbbe0f680 {0 0 0};
    %vpi_func 2 83 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fedbbe19180_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbe18d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbe18eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe18f40_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fedbbe18eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fedbbe18f40_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7fedbbd2c950;
T_20 ;
    %wait E_0x7fedbbd47a80;
    %load/vec4 v0x7fedbbe18fd0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 2 98 "$finish" {0 0 0};
T_20.0 ;
    %load/vec4 v0x7fedbbe0bbe0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fedbbd472a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7fedbbe19210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fedbbe19210_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7fedbbe0fee0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x7fedbbe19060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fedbbe19060_0, 0, 32;
T_20.4 ;
    %vpi_call 2 106 "$fdisplay", v0x7fedbbe19180_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7fedbbe18fd0_0, v0x7fedbbe18f40_0, v0x7fedbbe19210_0, v0x7fedbbe19060_0, v0x7fedbbe12bf0_0 {0 0 0};
    %vpi_call 2 107 "$fdisplay", v0x7fedbbe19180_0, "\012PCWrite = %d, Rs1_i = %d, Rs2_i = %d, EXRd = %d, EX_MEMRead_i = %d\012", v0x7fedbbe0b9f0_0, v0x7fedbbe0ba80_0, v0x7fedbbe0bb50_0, v0x7fedbbe0b800_0, v0x7fedbbe0b890_0 {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7fedbbe19180_0, "Registers" {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7fedbbe19180_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7fedbbe14b40, 0>, &A<v0x7fedbbe14b40, 8>, &A<v0x7fedbbe14b40, 16>, &A<v0x7fedbbe14b40, 24> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7fedbbe19180_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7fedbbe14b40, 1>, &A<v0x7fedbbe14b40, 9>, &A<v0x7fedbbe14b40, 17>, &A<v0x7fedbbe14b40, 25> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7fedbbe19180_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7fedbbe14b40, 2>, &A<v0x7fedbbe14b40, 10>, &A<v0x7fedbbe14b40, 18>, &A<v0x7fedbbe14b40, 26> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7fedbbe19180_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7fedbbe14b40, 3>, &A<v0x7fedbbe14b40, 11>, &A<v0x7fedbbe14b40, 19>, &A<v0x7fedbbe14b40, 27> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7fedbbe19180_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7fedbbe14b40, 4>, &A<v0x7fedbbe14b40, 12>, &A<v0x7fedbbe14b40, 20>, &A<v0x7fedbbe14b40, 28> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7fedbbe19180_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7fedbbe14b40, 5>, &A<v0x7fedbbe14b40, 13>, &A<v0x7fedbbe14b40, 21>, &A<v0x7fedbbe14b40, 29> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7fedbbe19180_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7fedbbe14b40, 6>, &A<v0x7fedbbe14b40, 14>, &A<v0x7fedbbe14b40, 22>, &A<v0x7fedbbe14b40, 30> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x7fedbbe19180_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7fedbbe14b40, 7>, &A<v0x7fedbbe14b40, 15>, &A<v0x7fedbbe14b40, 23>, &A<v0x7fedbbe14b40, 31> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x7fedbbe19180_0, "Data Memory: 0x00 = %10d", &A<v0x7fedbbd482e0, 0> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x7fedbbe19180_0, "Data Memory: 0x04 = %10d", &A<v0x7fedbbd482e0, 1> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x7fedbbe19180_0, "Data Memory: 0x08 = %10d", &A<v0x7fedbbd482e0, 2> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x7fedbbe19180_0, "Data Memory: 0x0C = %10d", &A<v0x7fedbbd482e0, 3> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7fedbbe19180_0, "Data Memory: 0x10 = %10d", &A<v0x7fedbbd482e0, 4> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7fedbbe19180_0, "Data Memory: 0x14 = %10d", &A<v0x7fedbbd482e0, 5> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x7fedbbe19180_0, "Data Memory: 0x18 = %10d", &A<v0x7fedbbd482e0, 6> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x7fedbbe19180_0, "Data Memory: 0x1C = %10d", &A<v0x7fedbbd482e0, 7> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x7fedbbe19180_0, "\012" {0 0 0};
    %load/vec4 v0x7fedbbe18fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fedbbe18fd0_0, 0, 32;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "./testbench.v";
    "./CPU.v";
    "./ALU.v";
    "./ALU_Control.v";
    "./Adder.v";
    "./Control.v";
    "./Data_Memory.v";
    "./EXMEM.v";
    "./Forwarding.v";
    "./Hazard.v";
    "./IDEX.v";
    "./IFID.v";
    "./Instruction_Memory.v";
    "./AND.v";
    "./MEMWB.v";
    "./MUX32_4.v";
    "./MUX32.v";
    "./PC.v";
    "./RegEQ.v";
    "./Registers.v";
    "./Sign_Extend.v";
