IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.55        Core1: 97.27        
Core2: 22.09        Core3: 100.69        
Core4: 21.90        Core5: 94.57        
Core6: 20.96        Core7: 116.30        
Core8: 28.12        Core9: 44.80        
Core10: 9.79        Core11: 106.60        
Core12: 19.17        Core13: 105.28        
Core14: 19.20        Core15: 104.13        
Core16: 25.19        Core17: 104.16        
Core18: 21.91        Core19: 115.04        
Core20: 20.64        Core21: 103.24        
Core22: 25.53        Core23: 112.53        
Core24: 21.09        Core25: 103.98        
Core26: 22.25        Core27: 111.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.74
Socket1: 102.94
DDR read Latency(ns)
Socket0: 77656.12
Socket1: 219.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.63        Core1: 97.18        
Core2: 23.83        Core3: 101.35        
Core4: 9.61        Core5: 94.01        
Core6: 22.11        Core7: 114.81        
Core8: 20.96        Core9: 45.56        
Core10: 20.53        Core11: 108.32        
Core12: 22.87        Core13: 108.49        
Core14: 24.53        Core15: 104.51        
Core16: 20.28        Core17: 104.95        
Core18: 22.05        Core19: 116.18        
Core20: 23.20        Core21: 103.76        
Core22: 22.47        Core23: 113.56        
Core24: 16.39        Core25: 104.43        
Core26: 20.74        Core27: 112.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.67
Socket1: 103.39
DDR read Latency(ns)
Socket0: 83224.31
Socket1: 220.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.60        Core1: 97.24        
Core2: 30.14        Core3: 100.78        
Core4: 30.19        Core5: 95.09        
Core6: 27.12        Core7: 116.79        
Core8: 22.11        Core9: 45.32        
Core10: 20.87        Core11: 108.00        
Core12: 20.55        Core13: 109.09        
Core14: 24.30        Core15: 105.66        
Core16: 29.52        Core17: 103.25        
Core18: 27.58        Core19: 115.61        
Core20: 20.88        Core21: 103.39        
Core22: 26.80        Core23: 112.96        
Core24: 28.19        Core25: 104.10        
Core26: 21.48        Core27: 112.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.56
Socket1: 103.46
DDR read Latency(ns)
Socket0: 75690.41
Socket1: 220.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.43        Core1: 97.14        
Core2: 19.77        Core3: 101.63        
Core4: 20.14        Core5: 94.12        
Core6: 23.14        Core7: 116.85        
Core8: 21.86        Core9: 44.71        
Core10: 27.12        Core11: 105.67        
Core12: 26.95        Core13: 108.22        
Core14: 23.31        Core15: 104.13        
Core16: 9.83        Core17: 104.74        
Core18: 21.22        Core19: 115.38        
Core20: 26.80        Core21: 103.19        
Core22: 27.15        Core23: 113.20        
Core24: 22.50        Core25: 103.38        
Core26: 28.66        Core27: 111.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.89
Socket1: 103.13
DDR read Latency(ns)
Socket0: 92404.98
Socket1: 221.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.82        Core1: 97.20        
Core2: 24.03        Core3: 100.51        
Core4: 9.89        Core5: 94.02        
Core6: 21.48        Core7: 116.84        
Core8: 20.72        Core9: 44.63        
Core10: 22.36        Core11: 106.49        
Core12: 26.59        Core13: 106.43        
Core14: 22.67        Core15: 104.88        
Core16: 22.59        Core17: 104.48        
Core18: 20.74        Core19: 114.99        
Core20: 21.57        Core21: 102.95        
Core22: 27.06        Core23: 112.28        
Core24: 24.61        Core25: 103.94        
Core26: 22.46        Core27: 112.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.62
Socket1: 102.96
DDR read Latency(ns)
Socket0: 79881.29
Socket1: 220.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.91        Core1: 97.02        
Core2: 23.22        Core3: 100.38        
Core4: 9.56        Core5: 93.88        
Core6: 21.85        Core7: 115.71        
Core8: 32.00        Core9: 44.38        
Core10: 23.32        Core11: 105.26        
Core12: 23.43        Core13: 108.74        
Core14: 22.20        Core15: 104.73        
Core16: 22.93        Core17: 103.56        
Core18: 21.58        Core19: 115.32        
Core20: 22.26        Core21: 103.16        
Core22: 24.82        Core23: 112.39        
Core24: 22.98        Core25: 103.26        
Core26: 23.60        Core27: 111.70        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.64
Socket1: 102.73
DDR read Latency(ns)
Socket0: 79790.14
Socket1: 219.44
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.85        Core1: 62.53        
Core2: 24.86        Core3: 67.91        
Core4: 20.78        Core5: 69.90        
Core6: 21.53        Core7: 44.47        
Core8: 17.92        Core9: 23.80        
Core10: 21.28        Core11: 70.91        
Core12: 18.69        Core13: 66.41        
Core14: 21.42        Core15: 47.22        
Core16: 30.34        Core17: 31.38        
Core18: 30.52        Core19: 76.09        
Core20: 29.28        Core21: 46.57        
Core22: 20.43        Core23: 66.32        
Core24: 23.48        Core25: 56.43        
Core26: 25.95        Core27: 71.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.09
Socket1: 63.66
DDR read Latency(ns)
Socket0: 75210.17
Socket1: 200.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.44        Core1: 63.31        
Core2: 24.94        Core3: 69.04        
Core4: 20.70        Core5: 69.92        
Core6: 9.89        Core7: 40.88        
Core8: 17.17        Core9: 23.91        
Core10: 18.85        Core11: 69.73        
Core12: 20.46        Core13: 66.71        
Core14: 20.07        Core15: 48.61        
Core16: 20.58        Core17: 32.04        
Core18: 21.50        Core19: 75.41        
Core20: 18.60        Core21: 45.80        
Core22: 19.69        Core23: 65.11        
Core24: 19.14        Core25: 55.49        
Core26: 25.74        Core27: 73.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.53
Socket1: 63.77
DDR read Latency(ns)
Socket0: 83081.24
Socket1: 198.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.01        Core1: 61.71        
Core2: 21.15        Core3: 67.61        
Core4: 23.51        Core5: 70.26        
Core6: 25.10        Core7: 43.20        
Core8: 20.14        Core9: 23.53        
Core10: 19.80        Core11: 76.46        
Core12: 10.13        Core13: 67.77        
Core14: 20.65        Core15: 59.69        
Core16: 14.81        Core17: 32.42        
Core18: 20.12        Core19: 86.24        
Core20: 20.60        Core21: 40.29        
Core22: 19.00        Core23: 69.90        
Core24: 18.96        Core25: 51.69        
Core26: 17.03        Core27: 83.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.29
Socket1: 65.81
DDR read Latency(ns)
Socket0: 78416.71
Socket1: 200.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.18        Core1: 61.23        
Core2: 24.47        Core3: 70.57        
Core4: 20.30        Core5: 71.22        
Core6: 22.05        Core7: 43.66        
Core8: 9.91        Core9: 23.53        
Core10: 12.43        Core11: 79.05        
Core12: 17.54        Core13: 68.63        
Core14: 17.28        Core15: 63.59        
Core16: 22.90        Core17: 31.17        
Core18: 21.83        Core19: 89.99        
Core20: 20.50        Core21: 37.25        
Core22: 29.42        Core23: 69.98        
Core24: 19.29        Core25: 52.20        
Core26: 27.13        Core27: 85.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.77
Socket1: 66.84
DDR read Latency(ns)
Socket0: 99385.44
Socket1: 201.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.39        Core1: 39.67        
Core2: 30.01        Core3: 60.88        
Core4: 25.74        Core5: 45.69        
Core6: 26.61        Core7: 40.02        
Core8: 27.15        Core9: 21.03        
Core10: 20.82        Core11: 64.32        
Core12: 26.97        Core13: 45.97        
Core14: 27.27        Core15: 45.35        
Core16: 26.24        Core17: 24.81        
Core18: 29.51        Core19: 69.97        
Core20: 29.71        Core21: 32.10        
Core22: 27.56        Core23: 60.45        
Core24: 28.75        Core25: 38.61        
Core26: 28.98        Core27: 68.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.99
Socket1: 49.57
DDR read Latency(ns)
Socket0: 102952.92
Socket1: 216.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.52        Core1: 44.95        
Core2: 28.99        Core3: 63.29        
Core4: 24.72        Core5: 49.17        
Core6: 22.86        Core7: 51.98        
Core8: 9.35        Core9: 22.15        
Core10: 19.18        Core11: 66.67        
Core12: 21.78        Core13: 52.51        
Core14: 19.38        Core15: 49.49        
Core16: 21.56        Core17: 25.57        
Core18: 30.81        Core19: 76.01        
Core20: 20.00        Core21: 33.98        
Core22: 23.70        Core23: 63.12        
Core24: 21.50        Core25: 45.59        
Core26: 23.38        Core27: 72.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.62
Socket1: 53.84
DDR read Latency(ns)
Socket0: 77000.62
Socket1: 212.96
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.10        Core1: 99.50        
Core2: 24.57        Core3: 114.41        
Core4: 28.61        Core5: 102.30        
Core6: 25.88        Core7: 113.98        
Core8: 21.24        Core9: 48.32        
Core10: 25.99        Core11: 115.10        
Core12: 28.56        Core13: 107.76        
Core14: 29.42        Core15: 117.47        
Core16: 23.27        Core17: 110.85        
Core18: 29.92        Core19: 119.48        
Core20: 28.66        Core21: 109.75        
Core22: 30.28        Core23: 116.89        
Core24: 22.82        Core25: 99.81        
Core26: 24.63        Core27: 116.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.67
Socket1: 109.77
DDR read Latency(ns)
Socket0: 83628.18
Socket1: 230.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.66        Core1: 99.95        
Core2: 22.61        Core3: 116.77        
Core4: 20.25        Core5: 102.71        
Core6: 19.82        Core7: 118.28        
Core8: 25.28        Core9: 47.70        
Core10: 31.36        Core11: 118.25        
Core12: 23.22        Core13: 109.74        
Core14: 30.26        Core15: 120.55        
Core16: 21.90        Core17: 113.63        
Core18: 19.94        Core19: 123.68        
Core20: 28.39        Core21: 110.64        
Core22: 22.44        Core23: 116.37        
Core24: 10.07        Core25: 99.97        
Core26: 28.87        Core27: 126.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.82
Socket1: 111.95
DDR read Latency(ns)
Socket0: 83746.16
Socket1: 233.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.22        Core1: 85.68        
Core2: 15.79        Core3: 106.52        
Core4: 21.75        Core5: 74.17        
Core6: 20.88        Core7: 107.37        
Core8: 25.40        Core9: 44.95        
Core10: 21.88        Core11: 100.60        
Core12: 24.49        Core13: 100.18        
Core14: 22.32        Core15: 111.29        
Core16: 22.00        Core17: 76.21        
Core18: 23.94        Core19: 114.55        
Core20: 22.29        Core21: 79.95        
Core22: 10.12        Core23: 106.26        
Core24: 20.97        Core25: 62.68        
Core26: 23.64        Core27: 113.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.75
Socket1: 92.41
DDR read Latency(ns)
Socket0: 60365.98
Socket1: 233.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.56        Core1: 95.93        
Core2: 23.45        Core3: 112.64        
Core4: 24.17        Core5: 93.29        
Core6: 21.24        Core7: 114.04        
Core8: 24.62        Core9: 45.14        
Core10: 20.78        Core11: 112.60        
Core12: 21.12        Core13: 105.80        
Core14: 27.64        Core15: 117.08        
Core16: 21.88        Core17: 99.77        
Core18: 29.33        Core19: 119.09        
Core20: 21.61        Core21: 100.02        
Core22: 25.04        Core23: 113.40        
Core24: 22.14        Core25: 88.27        
Core26: 10.02        Core27: 116.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.14
Socket1: 105.13
DDR read Latency(ns)
Socket0: 69650.13
Socket1: 233.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.81        Core1: 99.43        
Core2: 9.79        Core3: 116.11        
Core4: 19.90        Core5: 100.89        
Core6: 21.28        Core7: 116.00        
Core8: 20.85        Core9: 43.31        
Core10: 21.08        Core11: 117.48        
Core12: 30.64        Core13: 107.58        
Core14: 19.89        Core15: 117.99        
Core16: 21.26        Core17: 110.56        
Core18: 22.82        Core19: 119.80        
Core20: 23.46        Core21: 108.43        
Core22: 27.13        Core23: 117.48        
Core24: 21.94        Core25: 98.29        
Core26: 21.22        Core27: 124.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.51
Socket1: 110.09
DDR read Latency(ns)
Socket0: 70907.57
Socket1: 231.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.10        Core1: 100.41        
Core2: 9.61        Core3: 116.76        
Core4: 19.86        Core5: 101.41        
Core6: 18.19        Core7: 116.66        
Core8: 26.64        Core9: 48.03        
Core10: 23.02        Core11: 114.68        
Core12: 24.49        Core13: 109.44        
Core14: 24.92        Core15: 118.33        
Core16: 20.93        Core17: 110.77        
Core18: 28.44        Core19: 121.64        
Core20: 22.49        Core21: 108.87        
Core22: 28.36        Core23: 117.57        
Core24: 23.12        Core25: 99.32        
Core26: 17.70        Core27: 122.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.80
Socket1: 110.62
DDR read Latency(ns)
Socket0: 76701.41
Socket1: 233.31
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.20        Core1: 65.32        
Core2: 19.81        Core3: 26.39        
Core4: 20.75        Core5: 59.80        
Core6: 13.46        Core7: 38.67        
Core8: 23.51        Core9: 23.71        
Core10: 9.83        Core11: 44.19        
Core12: 18.95        Core13: 71.37        
Core14: 20.39        Core15: 41.03        
Core16: 19.85        Core17: 40.57        
Core18: 19.93        Core19: 41.29        
Core20: 22.43        Core21: 38.70        
Core22: 20.10        Core23: 45.24        
Core24: 19.22        Core25: 35.96        
Core26: 19.56        Core27: 52.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.06
Socket1: 47.78
DDR read Latency(ns)
Socket0: 68556.73
Socket1: 218.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.38        Core1: 60.99        
Core2: 22.72        Core3: 36.25        
Core4: 12.98        Core5: 57.37        
Core6: 9.84        Core7: 40.67        
Core8: 20.09        Core9: 22.64        
Core10: 18.17        Core11: 44.95        
Core12: 20.42        Core13: 69.82        
Core14: 20.15        Core15: 40.52        
Core16: 16.43        Core17: 35.30        
Core18: 20.35        Core19: 46.81        
Core20: 24.23        Core21: 36.36        
Core22: 19.30        Core23: 47.22        
Core24: 20.55        Core25: 36.54        
Core26: 21.01        Core27: 52.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.44
Socket1: 48.33
DDR read Latency(ns)
Socket0: 76601.29
Socket1: 215.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.85        Core1: 55.38        
Core2: 21.32        Core3: 32.49        
Core4: 19.81        Core5: 52.77        
Core6: 22.10        Core7: 44.92        
Core8: 29.77        Core9: 21.64        
Core10: 29.69        Core11: 37.87        
Core12: 26.92        Core13: 67.70        
Core14: 29.37        Core15: 33.17        
Core16: 24.16        Core17: 29.20        
Core18: 19.31        Core19: 40.47        
Core20: 23.46        Core21: 35.29        
Core22: 15.25        Core23: 40.49        
Core24: 30.38        Core25: 35.52        
Core26: 20.04        Core27: 39.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.48
Socket1: 43.57
DDR read Latency(ns)
Socket0: 70791.55
Socket1: 224.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.15        Core1: 48.11        
Core2: 19.59        Core3: 33.85        
Core4: 27.23        Core5: 50.03        
Core6: 22.86        Core7: 35.64        
Core8: 29.58        Core9: 21.39        
Core10: 20.75        Core11: 38.08        
Core12: 19.36        Core13: 63.96        
Core14: 21.54        Core15: 25.90        
Core16: 31.36        Core17: 26.63        
Core18: 22.10        Core19: 40.59        
Core20: 18.38        Core21: 37.18        
Core22: 10.05        Core23: 35.16        
Core24: 17.33        Core25: 35.24        
Core26: 26.75        Core27: 14.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.18
Socket1: 37.60
DDR read Latency(ns)
Socket0: 75462.57
Socket1: 231.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.49        Core1: 72.38        
Core2: 19.47        Core3: 36.49        
Core4: 20.47        Core5: 66.64        
Core6: 22.81        Core7: 45.98        
Core8: 22.21        Core9: 25.13        
Core10: 9.48        Core11: 48.62        
Core12: 21.34        Core13: 79.33        
Core14: 18.45        Core15: 67.83        
Core16: 21.30        Core17: 43.67        
Core18: 23.08        Core19: 42.65        
Core20: 23.13        Core21: 42.52        
Core22: 22.18        Core23: 46.40        
Core24: 22.82        Core25: 25.75        
Core26: 21.45        Core27: 81.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.58
Socket1: 56.95
DDR read Latency(ns)
Socket0: 64355.37
Socket1: 213.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 74.72        
Core2: 20.12        Core3: 32.02        
Core4: 14.87        Core5: 66.80        
Core6: 20.05        Core7: 55.69        
Core8: 19.97        Core9: 25.55        
Core10: 21.06        Core11: 43.55        
Core12: 9.99        Core13: 79.01        
Core14: 17.65        Core15: 69.18        
Core16: 18.29        Core17: 45.37        
Core18: 20.12        Core19: 40.45        
Core20: 21.22        Core21: 43.68        
Core22: 28.96        Core23: 42.15        
Core24: 31.67        Core25: 37.22        
Core26: 21.36        Core27: 81.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.49
Socket1: 57.58
DDR read Latency(ns)
Socket0: 67815.04
Socket1: 212.41
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.50        Core1: 73.40        
Core2: 21.81        Core3: 33.13        
Core4: 28.77        Core5: 60.05        
Core6: 28.72        Core7: 35.24        
Core8: 20.42        Core9: 19.80        
Core10: 22.33        Core11: 33.15        
Core12: 18.33        Core13: 38.34        
Core14: 19.90        Core15: 79.21        
Core16: 28.44        Core17: 39.06        
Core18: 21.80        Core19: 35.43        
Core20: 23.53        Core21: 78.34        
Core22: 29.32        Core23: 78.72        
Core24: 30.00        Core25: 35.12        
Core26: 24.30        Core27: 52.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.86
Socket1: 54.05
DDR read Latency(ns)
Socket0: 77271.04
Socket1: 216.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.09        Core1: 70.92        
Core2: 19.21        Core3: 28.09        
Core4: 17.02        Core5: 56.41        
Core6: 19.31        Core7: 36.22        
Core8: 19.64        Core9: 24.09        
Core10: 19.65        Core11: 36.94        
Core12: 26.84        Core13: 37.73        
Core14: 19.72        Core15: 75.30        
Core16: 18.26        Core17: 38.97        
Core18: 18.92        Core19: 31.62        
Core20: 29.48        Core21: 78.04        
Core22: 11.03        Core23: 77.50        
Core24: 21.37        Core25: 31.24        
Core26: 19.22        Core27: 29.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.81
Socket1: 50.46
DDR read Latency(ns)
Socket0: 76068.95
Socket1: 217.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.55        Core1: 71.03        
Core2: 20.28        Core3: 29.36        
Core4: 22.49        Core5: 58.86        
Core6: 18.91        Core7: 39.12        
Core8: 17.82        Core9: 23.98        
Core10: 30.21        Core11: 37.94        
Core12: 20.68        Core13: 36.61        
Core14: 20.34        Core15: 76.89        
Core16: 19.83        Core17: 39.28        
Core18: 19.93        Core19: 31.48        
Core20: 18.90        Core21: 78.59        
Core22: 20.33        Core23: 78.27        
Core24: 20.13        Core25: 35.96        
Core26: 10.13        Core27: 39.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.69
Socket1: 52.37
DDR read Latency(ns)
Socket0: 58625.28
Socket1: 215.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.27        Core1: 73.07        
Core2: 21.13        Core3: 30.64        
Core4: 30.83        Core5: 61.16        
Core6: 19.35        Core7: 41.49        
Core8: 22.70        Core9: 24.78        
Core10: 23.84        Core11: 36.55        
Core12: 17.99        Core13: 40.90        
Core14: 19.43        Core15: 78.03        
Core16: 12.75        Core17: 42.56        
Core18: 18.82        Core19: 31.89        
Core20: 20.93        Core21: 79.86        
Core22: 22.62        Core23: 78.40        
Core24: 9.42        Core25: 44.88        
Core26: 19.84        Core27: 40.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.88
Socket1: 54.46
DDR read Latency(ns)
Socket0: 71401.15
Socket1: 213.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.27        Core1: 76.18        
Core2: 29.61        Core3: 34.13        
Core4: 28.58        Core5: 76.04        
Core6: 30.60        Core7: 45.61        
Core8: 31.68        Core9: 26.24        
Core10: 23.30        Core11: 39.68        
Core12: 23.37        Core13: 39.19        
Core14: 20.09        Core15: 80.66        
Core16: 27.56        Core17: 47.69        
Core18: 22.29        Core19: 32.11        
Core20: 22.47        Core21: 81.92        
Core22: 16.63        Core23: 81.91        
Core24: 21.85        Core25: 77.90        
Core26: 29.12        Core27: 43.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.41
Socket1: 61.10
DDR read Latency(ns)
Socket0: 73650.27
Socket1: 211.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.17        Core1: 65.95        
Core2: 32.76        Core3: 25.70        
Core4: 21.67        Core5: 64.95        
Core6: 20.27        Core7: 23.70        
Core8: 18.64        Core9: 24.10        
Core10: 16.12        Core11: 34.87        
Core12: 18.16        Core13: 39.26        
Core14: 29.38        Core15: 72.73        
Core16: 31.42        Core17: 39.84        
Core18: 30.48        Core19: 19.50        
Core20: 29.21        Core21: 77.15        
Core22: 9.00        Core23: 74.38        
Core24: 20.86        Core25: 53.20        
Core26: 31.30        Core27: 26.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.40
Socket1: 49.69
DDR read Latency(ns)
Socket0: 78427.66
Socket1: 218.06
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.92        Core1: 71.84        
Core2: 22.17        Core3: 59.37        
Core4: 14.10        Core5: 69.50        
Core6: 17.48        Core7: 76.33        
Core8: 10.08        Core9: 25.18        
Core10: 22.31        Core11: 75.63        
Core12: 18.50        Core13: 70.23        
Core14: 21.04        Core15: 34.93        
Core16: 20.17        Core17: 82.77        
Core18: 20.30        Core19: 53.66        
Core20: 24.18        Core21: 33.79        
Core22: 22.02        Core23: 77.46        
Core24: 26.33        Core25: 42.23        
Core26: 24.03        Core27: 30.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.45
Socket1: 62.94
DDR read Latency(ns)
Socket0: 66920.75
Socket1: 203.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.30        Core1: 68.22        
Core2: 21.14        Core3: 57.24        
Core4: 20.82        Core5: 62.27        
Core6: 18.07        Core7: 68.96        
Core8: 21.80        Core9: 24.64        
Core10: 9.17        Core11: 51.73        
Core12: 24.80        Core13: 66.41        
Core14: 19.03        Core15: 30.62        
Core16: 28.56        Core17: 80.00        
Core18: 21.91        Core19: 43.94        
Core20: 21.28        Core21: 28.19        
Core22: 19.80        Core23: 72.80        
Core24: 26.26        Core25: 38.56        
Core26: 24.97        Core27: 29.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.04
Socket1: 56.46
DDR read Latency(ns)
Socket0: 69551.09
Socket1: 204.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.38        Core1: 68.81        
Core2: 21.19        Core3: 59.37        
Core4: 26.17        Core5: 62.76        
Core6: 22.11        Core7: 71.38        
Core8: 28.98        Core9: 24.17        
Core10: 27.54        Core11: 39.50        
Core12: 28.55        Core13: 67.96        
Core14: 16.96        Core15: 33.99        
Core16: 19.41        Core17: 80.48        
Core18: 23.14        Core19: 44.21        
Core20: 21.99        Core21: 29.91        
Core22: 29.42        Core23: 73.66        
Core24: 29.50        Core25: 43.66        
Core26: 31.63        Core27: 38.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 57.68
DDR read Latency(ns)
Socket0: 71050.00
Socket1: 204.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.44        Core1: 68.92        
Core2: 25.36        Core3: 59.57        
Core4: 19.84        Core5: 61.39        
Core6: 22.24        Core7: 73.00        
Core8: 18.99        Core9: 25.53        
Core10: 10.13        Core11: 38.93        
Core12: 18.27        Core13: 68.48        
Core14: 19.08        Core15: 37.37        
Core16: 19.45        Core17: 81.47        
Core18: 25.09        Core19: 45.50        
Core20: 21.66        Core21: 30.63        
Core22: 19.40        Core23: 74.81        
Core24: 23.24        Core25: 46.46        
Core26: 19.26        Core27: 41.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.68
Socket1: 58.61
DDR read Latency(ns)
Socket0: 66511.87
Socket1: 204.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.88        Core1: 68.81        
Core2: 21.37        Core3: 59.85        
Core4: 13.46        Core5: 60.44        
Core6: 9.72        Core7: 71.74        
Core8: 18.39        Core9: 25.11        
Core10: 19.34        Core11: 38.80        
Core12: 16.86        Core13: 67.65        
Core14: 19.30        Core15: 36.23        
Core16: 30.51        Core17: 80.55        
Core18: 19.45        Core19: 45.82        
Core20: 23.84        Core21: 27.08        
Core22: 23.87        Core23: 73.83        
Core24: 19.27        Core25: 39.50        
Core26: 17.06        Core27: 36.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.82
Socket1: 57.29
DDR read Latency(ns)
Socket0: 70598.05
Socket1: 205.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.20        Core1: 69.15        
Core2: 24.23        Core3: 62.97        
Core4: 13.90        Core5: 64.46        
Core6: 24.88        Core7: 71.35        
Core8: 22.09        Core9: 25.10        
Core10: 9.77        Core11: 56.51        
Core12: 18.46        Core13: 67.41        
Core14: 20.85        Core15: 36.71        
Core16: 21.00        Core17: 80.53        
Core18: 30.80        Core19: 49.81        
Core20: 19.90        Core21: 27.88        
Core22: 23.78        Core23: 75.00        
Core24: 20.85        Core25: 39.29        
Core26: 20.21        Core27: 34.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.80
Socket1: 59.44
DDR read Latency(ns)
Socket0: 67658.44
Socket1: 203.44
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.50        Core1: 53.42        
Core2: 24.85        Core3: 66.73        
Core4: 22.00        Core5: 61.93        
Core6: 22.49        Core7: 30.07        
Core8: 27.08        Core9: 31.03        
Core10: 22.23        Core11: 84.69        
Core12: 20.58        Core13: 37.52        
Core14: 26.53        Core15: 55.75        
Core16: 23.61        Core17: 74.94        
Core18: 20.99        Core19: 36.58        
Core20: 16.96        Core21: 51.34        
Core22: 10.47        Core23: 31.52        
Core24: 17.72        Core25: 34.26        
Core26: 18.69        Core27: 86.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.92
Socket1: 58.88
DDR read Latency(ns)
Socket0: 70591.08
Socket1: 211.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.13        Core1: 52.29        
Core2: 25.88        Core3: 67.27        
Core4: 21.92        Core5: 63.02        
Core6: 29.46        Core7: 36.84        
Core8: 29.66        Core9: 30.86        
Core10: 21.19        Core11: 88.90        
Core12: 25.88        Core13: 37.59        
Core14: 22.22        Core15: 54.00        
Core16: 21.89        Core17: 74.31        
Core18: 8.92        Core19: 32.30        
Core20: 19.80        Core21: 49.90        
Core22: 19.44        Core23: 21.40        
Core24: 19.17        Core25: 37.17        
Core26: 22.45        Core27: 89.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.48
Socket1: 58.94
DDR read Latency(ns)
Socket0: 72010.50
Socket1: 216.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.88        Core1: 64.60        
Core2: 22.44        Core3: 71.47        
Core4: 22.66        Core5: 69.10        
Core6: 34.90        Core7: 40.01        
Core8: 21.41        Core9: 32.16        
Core10: 20.40        Core11: 90.89        
Core12: 27.77        Core13: 43.49        
Core14: 20.02        Core15: 59.90        
Core16: 18.58        Core17: 78.35        
Core18: 22.69        Core19: 19.90        
Core20: 17.24        Core21: 60.22        
Core22: 23.75        Core23: 35.97        
Core24: 10.34        Core25: 50.95        
Core26: 21.42        Core27: 90.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.64
Socket1: 64.95
DDR read Latency(ns)
Socket0: 62301.78
Socket1: 210.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.15        Core1: 56.43        
Core2: 21.66        Core3: 68.42        
Core4: 23.82        Core5: 63.53        
Core6: 28.74        Core7: 38.21        
Core8: 23.71        Core9: 31.87        
Core10: 20.57        Core11: 87.92        
Core12: 28.33        Core13: 44.16        
Core14: 23.51        Core15: 58.11        
Core16: 21.63        Core17: 76.47        
Core18: 23.37        Core19: 19.56        
Core20: 27.49        Core21: 52.80        
Core22: 27.18        Core23: 35.23        
Core24: 27.90        Core25: 42.36        
Core26: 24.32        Core27: 87.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.61
Socket1: 60.93
DDR read Latency(ns)
Socket0: 83914.08
Socket1: 212.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.61        Core1: 54.34        
Core2: 21.07        Core3: 68.40        
Core4: 22.49        Core5: 62.86        
Core6: 26.29        Core7: 36.73        
Core8: 20.43        Core9: 28.06        
Core10: 18.32        Core11: 87.87        
Core12: 29.75        Core13: 39.14        
Core14: 27.21        Core15: 56.71        
Core16: 21.33        Core17: 77.02        
Core18: 21.50        Core19: 19.48        
Core20: 18.82        Core21: 50.57        
Core22: 29.44        Core23: 34.95        
Core24: 21.06        Core25: 39.13        
Core26: 28.17        Core27: 87.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.41
Socket1: 59.73
DDR read Latency(ns)
Socket0: 86093.13
Socket1: 213.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.03        Core1: 55.47        
Core2: 27.40        Core3: 69.35        
Core4: 23.98        Core5: 66.96        
Core6: 21.43        Core7: 38.76        
Core8: 27.89        Core9: 32.15        
Core10: 22.17        Core11: 88.94        
Core12: 23.53        Core13: 39.22        
Core14: 25.23        Core15: 57.22        
Core16: 19.19        Core17: 78.89        
Core18: 9.87        Core19: 19.72        
Core20: 21.88        Core21: 51.56        
Core22: 22.84        Core23: 36.69        
Core24: 25.58        Core25: 41.15        
Core26: 31.79        Core27: 89.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.83
Socket1: 61.47
DDR read Latency(ns)
Socket0: 75390.16
Socket1: 215.39
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.65        Core1: 59.97        
Core2: 25.80        Core3: 61.64        
Core4: 18.71        Core5: 50.85        
Core6: 19.35        Core7: 46.07        
Core8: 28.47        Core9: 25.32        
Core10: 28.57        Core11: 38.60        
Core12: 18.59        Core13: 35.15        
Core14: 25.28        Core15: 18.37        
Core16: 28.59        Core17: 44.47        
Core18: 28.85        Core19: 46.80        
Core20: 31.40        Core21: 28.78        
Core22: 10.80        Core23: 43.63        
Core24: 30.63        Core25: 36.58        
Core26: 27.77        Core27: 51.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.51
Socket1: 47.19
DDR read Latency(ns)
Socket0: 77198.72
Socket1: 206.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.14        Core1: 62.28        
Core2: 29.66        Core3: 59.26        
Core4: 27.70        Core5: 57.43        
Core6: 28.10        Core7: 50.09        
Core8: 23.00        Core9: 24.24        
Core10: 27.46        Core11: 36.32        
Core12: 22.54        Core13: 32.52        
Core14: 21.22        Core15: 36.44        
Core16: 9.96        Core17: 52.25        
Core18: 19.98        Core19: 46.44        
Core20: 22.35        Core21: 25.11        
Core22: 20.54        Core23: 24.35        
Core24: 21.51        Core25: 34.75        
Core26: 17.98        Core27: 50.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.64
Socket1: 47.61
DDR read Latency(ns)
Socket0: 71185.45
Socket1: 216.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.92        Core1: 65.98        
Core2: 24.58        Core3: 59.21        
Core4: 21.32        Core5: 57.93        
Core6: 23.59        Core7: 49.93        
Core8: 21.31        Core9: 25.55        
Core10: 26.10        Core11: 37.21        
Core12: 21.49        Core13: 36.69        
Core14: 17.38        Core15: 37.36        
Core16: 20.59        Core17: 53.75        
Core18: 9.81        Core19: 46.25        
Core20: 20.51        Core21: 25.32        
Core22: 18.71        Core23: 41.92        
Core24: 16.20        Core25: 30.99        
Core26: 20.29        Core27: 49.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.51
Socket1: 49.22
DDR read Latency(ns)
Socket0: 64058.34
Socket1: 215.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.65        Core1: 66.44        
Core2: 20.68        Core3: 63.70        
Core4: 18.11        Core5: 58.76        
Core6: 30.22        Core7: 51.23        
Core8: 20.40        Core9: 25.88        
Core10: 25.40        Core11: 39.75        
Core12: 23.32        Core13: 34.78        
Core14: 22.24        Core15: 39.60        
Core16: 21.37        Core17: 57.27        
Core18: 10.99        Core19: 50.17        
Core20: 17.21        Core21: 24.91        
Core22: 18.62        Core23: 42.90        
Core24: 16.34        Core25: 30.47        
Core26: 19.79        Core27: 56.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.00
Socket1: 51.16
DDR read Latency(ns)
Socket0: 70642.22
Socket1: 210.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.74        Core1: 65.79        
Core2: 22.07        Core3: 61.21        
Core4: 19.40        Core5: 58.19        
Core6: 19.66        Core7: 51.22        
Core8: 14.96        Core9: 25.30        
Core10: 18.35        Core11: 36.67        
Core12: 26.74        Core13: 32.51        
Core14: 21.31        Core15: 37.55        
Core16: 21.21        Core17: 55.48        
Core18: 21.36        Core19: 47.14        
Core20: 9.79        Core21: 24.26        
Core22: 19.98        Core23: 38.65        
Core24: 20.94        Core25: 28.69        
Core26: 20.87        Core27: 50.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.42
Socket1: 49.01
DDR read Latency(ns)
Socket0: 72445.84
Socket1: 214.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.63        Core1: 64.39        
Core2: 21.71        Core3: 57.23        
Core4: 31.30        Core5: 56.33        
Core6: 31.88        Core7: 49.23        
Core8: 31.31        Core9: 25.23        
Core10: 22.74        Core11: 34.09        
Core12: 30.00        Core13: 32.30        
Core14: 29.15        Core15: 33.75        
Core16: 31.06        Core17: 52.78        
Core18: 28.74        Core19: 45.68        
Core20: 31.24        Core21: 24.33        
Core22: 31.57        Core23: 34.45        
Core24: 31.34        Core25: 29.22        
Core26: 27.79        Core27: 42.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.88
Socket1: 46.48
DDR read Latency(ns)
Socket0: 92098.38
Socket1: 218.31
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.54        Core1: 76.98        
Core2: 20.43        Core3: 80.68        
Core4: 19.13        Core5: 83.22        
Core6: 18.60        Core7: 98.67        
Core8: 22.47        Core9: 32.93        
Core10: 20.28        Core11: 52.08        
Core12: 25.42        Core13: 87.29        
Core14: 20.80        Core15: 59.25        
Core16: 28.24        Core17: 60.41        
Core18: 22.80        Core19: 65.57        
Core20: 24.90        Core21: 89.50        
Core22: 23.38        Core23: 52.60        
Core24: 21.89        Core25: 74.77        
Core26: 25.07        Core27: 98.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.00
Socket1: 78.06
DDR read Latency(ns)
Socket0: 69408.28
Socket1: 211.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.18        Core1: 72.75        
Core2: 27.75        Core3: 80.23        
Core4: 29.64        Core5: 78.56        
Core6: 21.83        Core7: 95.84        
Core8: 23.65        Core9: 30.79        
Core10: 20.24        Core11: 52.48        
Core12: 21.33        Core13: 84.77        
Core14: 15.66        Core15: 59.92        
Core16: 21.91        Core17: 51.50        
Core18: 20.58        Core19: 65.97        
Core20: 24.99        Core21: 88.40        
Core22: 25.31        Core23: 47.98        
Core24: 26.54        Core25: 63.73        
Core26: 28.93        Core27: 99.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.08
Socket1: 75.24
DDR read Latency(ns)
Socket0: 89306.89
Socket1: 211.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.34        Core1: 73.75        
Core2: 26.67        Core3: 77.47        
Core4: 22.80        Core5: 73.10        
Core6: 19.01        Core7: 94.65        
Core8: 26.10        Core9: 29.38        
Core10: 22.25        Core11: 49.75        
Core12: 9.92        Core13: 84.31        
Core14: 19.18        Core15: 56.38        
Core16: 20.77        Core17: 67.47        
Core18: 28.14        Core19: 61.67        
Core20: 30.69        Core21: 87.37        
Core22: 28.28        Core23: 59.18        
Core24: 21.14        Core25: 50.73        
Core26: 20.31        Core27: 99.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.66
Socket1: 74.28
DDR read Latency(ns)
Socket0: 68923.46
Socket1: 211.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.34        Core1: 74.22        
Core2: 11.12        Core3: 80.59        
Core4: 23.77        Core5: 74.84        
Core6: 18.83        Core7: 96.17        
Core8: 26.85        Core9: 29.69        
Core10: 18.63        Core11: 51.46        
Core12: 19.98        Core13: 84.90        
Core14: 21.99        Core15: 58.24        
Core16: 22.08        Core17: 69.07        
Core18: 21.89        Core19: 63.38        
Core20: 26.40        Core21: 90.33        
Core22: 22.07        Core23: 57.67        
Core24: 23.28        Core25: 50.89        
Core26: 23.07        Core27: 101.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.43
Socket1: 75.80
DDR read Latency(ns)
Socket0: 69500.40
Socket1: 214.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.68        Core1: 75.07        
Core2: 25.44        Core3: 79.65        
Core4: 10.06        Core5: 77.60        
Core6: 19.34        Core7: 97.55        
Core8: 22.66        Core9: 29.16        
Core10: 24.72        Core11: 51.40        
Core12: 24.47        Core13: 85.63        
Core14: 20.66        Core15: 58.97        
Core16: 19.73        Core17: 69.53        
Core18: 18.42        Core19: 63.05        
Core20: 22.18        Core21: 91.60        
Core22: 22.32        Core23: 59.89        
Core24: 26.62        Core25: 58.52        
Core26: 22.55        Core27: 101.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.42
Socket1: 76.97
DDR read Latency(ns)
Socket0: 69578.21
Socket1: 214.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.51        Core1: 78.21        
Core2: 25.48        Core3: 81.23        
Core4: 20.93        Core5: 81.54        
Core6: 21.45        Core7: 98.55        
Core8: 22.90        Core9: 32.67        
Core10: 10.10        Core11: 51.72        
Core12: 20.83        Core13: 87.44        
Core14: 19.87        Core15: 59.40        
Core16: 18.97        Core17: 69.85        
Core18: 23.06        Core19: 63.31        
Core20: 30.25        Core21: 90.79        
Core22: 22.07        Core23: 61.63        
Core24: 27.48        Core25: 70.61        
Core26: 20.96        Core27: 101.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.49
Socket1: 79.09
DDR read Latency(ns)
Socket0: 72284.27
Socket1: 213.04
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.29        Core1: 35.74        
Core2: 23.96        Core3: 75.35        
Core4: 18.45        Core5: 38.41        
Core6: 27.89        Core7: 63.97        
Core8: 21.23        Core9: 33.84        
Core10: 25.32        Core11: 78.32        
Core12: 23.05        Core13: 81.83        
Core14: 24.25        Core15: 85.47        
Core16: 29.55        Core17: 80.46        
Core18: 23.36        Core19: 88.78        
Core20: 16.76        Core21: 37.51        
Core22: 20.96        Core23: 94.79        
Core24: 29.49        Core25: 84.03        
Core26: 23.55        Core27: 81.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.78
Socket1: 69.79
DDR read Latency(ns)
Socket0: 65991.86
Socket1: 211.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.41        Core1: 36.32        
Core2: 24.08        Core3: 70.78        
Core4: 18.49        Core5: 36.76        
Core6: 21.48        Core7: 52.35        
Core8: 25.30        Core9: 34.95        
Core10: 19.65        Core11: 74.45        
Core12: 22.43        Core13: 80.06        
Core14: 27.00        Core15: 86.22        
Core16: 23.05        Core17: 79.66        
Core18: 22.22        Core19: 87.81        
Core20: 23.65        Core21: 37.24        
Core22: 10.37        Core23: 93.24        
Core24: 18.91        Core25: 85.31        
Core26: 19.02        Core27: 77.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.18
Socket1: 68.00
DDR read Latency(ns)
Socket0: 70348.51
Socket1: 213.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.27        Core1: 33.12        
Core2: 23.96        Core3: 72.39        
Core4: 19.67        Core5: 37.64        
Core6: 28.77        Core7: 57.65        
Core8: 23.72        Core9: 34.11        
Core10: 13.95        Core11: 74.89        
Core12: 20.73        Core13: 82.81        
Core14: 18.41        Core15: 88.36        
Core16: 23.38        Core17: 80.54        
Core18: 18.57        Core19: 87.88        
Core20: 10.13        Core21: 40.10        
Core22: 19.29        Core23: 93.50        
Core24: 19.55        Core25: 85.98        
Core26: 19.70        Core27: 80.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.45
Socket1: 69.02
DDR read Latency(ns)
Socket0: 65342.73
Socket1: 215.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.47        Core1: 38.30        
Core2: 22.67        Core3: 81.63        
Core4: 31.70        Core5: 34.65        
Core6: 22.40        Core7: 76.70        
Core8: 29.04        Core9: 35.62        
Core10: 27.47        Core11: 80.38        
Core12: 18.86        Core13: 82.04        
Core14: 27.15        Core15: 88.43        
Core16: 27.90        Core17: 81.46        
Core18: 21.85        Core19: 89.17        
Core20: 22.60        Core21: 38.22        
Core22: 20.16        Core23: 95.97        
Core24: 20.48        Core25: 85.06        
Core26: 9.60        Core27: 85.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.19
Socket1: 71.62
DDR read Latency(ns)
Socket0: 74951.26
Socket1: 213.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 48.68        
Core2: 30.71        Core3: 80.15        
Core4: 29.49        Core5: 48.66        
Core6: 33.93        Core7: 70.70        
Core8: 32.67        Core9: 36.30        
Core10: 23.58        Core11: 81.63        
Core12: 29.44        Core13: 83.94        
Core14: 30.58        Core15: 88.37        
Core16: 23.80        Core17: 83.80        
Core18: 31.96        Core19: 90.75        
Core20: 32.10        Core21: 37.22        
Core22: 21.31        Core23: 98.67        
Core24: 18.51        Core25: 86.64        
Core26: 29.21        Core27: 86.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.26
Socket1: 74.99
DDR read Latency(ns)
Socket0: 86494.50
Socket1: 212.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.64        Core1: 35.99        
Core2: 22.14        Core3: 65.21        
Core4: 23.40        Core5: 40.55        
Core6: 31.46        Core7: 45.86        
Core8: 21.43        Core9: 33.85        
Core10: 26.64        Core11: 54.65        
Core12: 20.50        Core13: 78.52        
Core14: 25.70        Core15: 60.55        
Core16: 24.30        Core17: 76.74        
Core18: 24.37        Core19: 72.77        
Core20: 10.18        Core21: 31.66        
Core22: 19.37        Core23: 75.04        
Core24: 18.06        Core25: 82.62        
Core26: 24.98        Core27: 63.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.92
Socket1: 60.70
DDR read Latency(ns)
Socket0: 65037.87
Socket1: 215.19
