-module('Idris.Idris2.Data.Bits').
-compile('no_auto_import').
-compile('inline').
-compile({'inline_size',24}).
-export([
  'case--popCount-7291'/7,
  'case--popCount-7140'/7,
  'case--popCount-6989'/7,
  'case--popCount-6842'/6,
  'case--popCount-6703'/7,
  'dn--un--zeroBits_Bits_Integer'/0,
  'dn--un--zeroBits_Bits_Int8'/0,
  'dn--un--zeroBits_Bits_Int64'/0,
  'dn--un--zeroBits_Bits_Int32'/0,
  'dn--un--zeroBits_Bits_Int16'/0,
  'dn--un--zeroBits_Bits_Int'/0,
  'dn--un--zeroBits_Bits_Bits8'/0,
  'dn--un--zeroBits_Bits_Bits64'/0,
  'dn--un--zeroBits_Bits_Bits32'/0,
  'dn--un--zeroBits_Bits_Bits16'/0,
  'dn--un--xor_Bits_Integer'/2,
  'dn--un--xor_Bits_Int8'/2,
  'dn--un--xor_Bits_Int64'/2,
  'dn--un--xor_Bits_Int32'/2,
  'dn--un--xor_Bits_Int16'/2,
  'dn--un--xor_Bits_Int'/2,
  'dn--un--xor_Bits_Bits8'/2,
  'dn--un--xor_Bits_Bits64'/2,
  'dn--un--xor_Bits_Bits32'/2,
  'dn--un--xor_Bits_Bits16'/2,
  'dn--un--testBit_Bits_Integer'/2,
  'dn--un--testBit_Bits_Int8'/2,
  'dn--un--testBit_Bits_Int64'/2,
  'dn--un--testBit_Bits_Int32'/2,
  'dn--un--testBit_Bits_Int16'/2,
  'dn--un--testBit_Bits_Int'/2,
  'dn--un--testBit_Bits_Bits8'/2,
  'dn--un--testBit_Bits_Bits64'/2,
  'dn--un--testBit_Bits_Bits32'/2,
  'dn--un--testBit_Bits_Bits16'/2,
  'dn--un--shiftR_Bits_Integer'/2,
  'dn--un--shiftR_Bits_Int8'/2,
  'dn--un--shiftR_Bits_Int64'/2,
  'dn--un--shiftR_Bits_Int32'/2,
  'dn--un--shiftR_Bits_Int16'/2,
  'dn--un--shiftR_Bits_Int'/2,
  'dn--un--shiftR_Bits_Bits8'/2,
  'dn--un--shiftR_Bits_Bits64'/2,
  'dn--un--shiftR_Bits_Bits32'/2,
  'dn--un--shiftR_Bits_Bits16'/2,
  'dn--un--shiftL_Bits_Integer'/2,
  'dn--un--shiftL_Bits_Int8'/2,
  'dn--un--shiftL_Bits_Int64'/2,
  'dn--un--shiftL_Bits_Int32'/2,
  'dn--un--shiftL_Bits_Int16'/2,
  'dn--un--shiftL_Bits_Int'/2,
  'dn--un--shiftL_Bits_Bits8'/2,
  'dn--un--shiftL_Bits_Bits64'/2,
  'dn--un--shiftL_Bits_Bits32'/2,
  'dn--un--shiftL_Bits_Bits16'/2,
  'dn--un--setBit_Bits_Integer'/2,
  'dn--un--setBit_Bits_Int8'/2,
  'dn--un--setBit_Bits_Int64'/2,
  'dn--un--setBit_Bits_Int32'/2,
  'dn--un--setBit_Bits_Int16'/2,
  'dn--un--setBit_Bits_Int'/2,
  'dn--un--setBit_Bits_Bits8'/2,
  'dn--un--setBit_Bits_Bits64'/2,
  'dn--un--setBit_Bits_Bits32'/2,
  'dn--un--setBit_Bits_Bits16'/2,
  'dn--un--popCount_FiniteBits_Int8'/1,
  'dn--un--popCount_FiniteBits_Int64'/1,
  'dn--un--popCount_FiniteBits_Int32'/1,
  'dn--un--popCount_FiniteBits_Int16'/1,
  'dn--un--popCount_FiniteBits_Int'/1,
  'dn--un--popCount_FiniteBits_Bits8'/1,
  'dn--un--popCount_FiniteBits_Bits64'/1,
  'dn--un--popCount_FiniteBits_Bits32'/1,
  'dn--un--popCount_FiniteBits_Bits16'/1,
  'dn--un--oneBits_Bits_Integer'/0,
  'dn--un--oneBits_Bits_Int8'/0,
  'dn--un--oneBits_Bits_Int64'/0,
  'dn--un--oneBits_Bits_Int32'/0,
  'dn--un--oneBits_Bits_Int16'/0,
  'dn--un--oneBits_Bits_Int'/0,
  'dn--un--oneBits_Bits_Bits8'/0,
  'dn--un--oneBits_Bits_Bits64'/0,
  'dn--un--oneBits_Bits_Bits32'/0,
  'dn--un--oneBits_Bits_Bits16'/0,
  'dn--un--complement_Bits_Integer'/1,
  'dn--un--complement_Bits_Int8'/1,
  'dn--un--complement_Bits_Int64'/1,
  'dn--un--complement_Bits_Int32'/1,
  'dn--un--complement_Bits_Int16'/1,
  'dn--un--complement_Bits_Int'/1,
  'dn--un--complement_Bits_Bits8'/1,
  'dn--un--complement_Bits_Bits64'/1,
  'dn--un--complement_Bits_Bits32'/1,
  'dn--un--complement_Bits_Bits16'/1,
  'dn--un--complementBit_Bits_Integer'/2,
  'dn--un--complementBit_Bits_Int8'/2,
  'dn--un--complementBit_Bits_Int64'/2,
  'dn--un--complementBit_Bits_Int32'/2,
  'dn--un--complementBit_Bits_Int16'/2,
  'dn--un--complementBit_Bits_Int'/2,
  'dn--un--complementBit_Bits_Bits8'/2,
  'dn--un--complementBit_Bits_Bits64'/2,
  'dn--un--complementBit_Bits_Bits32'/2,
  'dn--un--complementBit_Bits_Bits16'/2,
  'dn--un--clearBit_Bits_Integer'/2,
  'dn--un--clearBit_Bits_Int8'/2,
  'dn--un--clearBit_Bits_Int64'/2,
  'dn--un--clearBit_Bits_Int32'/2,
  'dn--un--clearBit_Bits_Int16'/2,
  'dn--un--clearBit_Bits_Int'/2,
  'dn--un--clearBit_Bits_Bits8'/2,
  'dn--un--clearBit_Bits_Bits64'/2,
  'dn--un--clearBit_Bits_Bits32'/2,
  'dn--un--clearBit_Bits_Bits16'/2,
  'dn--un--bitsToIndex_FiniteBits_Int8'/1,
  'dn--un--bitsToIndex_FiniteBits_Int64'/1,
  'dn--un--bitsToIndex_FiniteBits_Int32'/1,
  'dn--un--bitsToIndex_FiniteBits_Int16'/1,
  'dn--un--bitsToIndex_FiniteBits_Int'/1,
  'dn--un--bitsToIndex_FiniteBits_Bits8'/1,
  'dn--un--bitsToIndex_FiniteBits_Bits64'/1,
  'dn--un--bitsToIndex_FiniteBits_Bits32'/1,
  'dn--un--bitsToIndex_FiniteBits_Bits16'/1,
  'dn--un--bit_Bits_Integer'/1,
  'dn--un--bit_Bits_Int8'/1,
  'dn--un--bit_Bits_Int64'/1,
  'dn--un--bit_Bits_Int32'/1,
  'dn--un--bit_Bits_Int16'/1,
  'dn--un--bit_Bits_Int'/1,
  'dn--un--bit_Bits_Bits8'/1,
  'dn--un--bit_Bits_Bits64'/1,
  'dn--un--bit_Bits_Bits32'/1,
  'dn--un--bit_Bits_Bits16'/1,
  'dn--un--bitSize_FiniteBits_Int8'/0,
  'dn--un--bitSize_FiniteBits_Int64'/0,
  'dn--un--bitSize_FiniteBits_Int32'/0,
  'dn--un--bitSize_FiniteBits_Int16'/0,
  'dn--un--bitSize_FiniteBits_Int'/0,
  'dn--un--bitSize_FiniteBits_Bits8'/0,
  'dn--un--bitSize_FiniteBits_Bits64'/0,
  'dn--un--bitSize_FiniteBits_Bits32'/0,
  'dn--un--bitSize_FiniteBits_Bits16'/0,
  'dn--un--__Impl_FiniteBits_Int8'/0,
  'dn--un--__Impl_FiniteBits_Int64'/0,
  'dn--un--__Impl_FiniteBits_Int32'/0,
  'dn--un--__Impl_FiniteBits_Int16'/0,
  'dn--un--__Impl_FiniteBits_Int'/0,
  'dn--un--__Impl_FiniteBits_Bits8'/0,
  'dn--un--__Impl_FiniteBits_Bits64'/0,
  'dn--un--__Impl_FiniteBits_Bits32'/0,
  'dn--un--__Impl_FiniteBits_Bits16'/0,
  'dn--un--__Impl_Bits_Integer'/0,
  'dn--un--__Impl_Bits_Int8'/0,
  'dn--un--__Impl_Bits_Int64'/0,
  'dn--un--__Impl_Bits_Int32'/0,
  'dn--un--__Impl_Bits_Int16'/0,
  'dn--un--__Impl_Bits_Int'/0,
  'dn--un--__Impl_Bits_Bits8'/0,
  'dn--un--__Impl_Bits_Bits64'/0,
  'dn--un--__Impl_Bits_Bits32'/0,
  'dn--un--__Impl_Bits_Bits16'/0,
  'dn--un--__FiniteBits_(Bits a)'/1,
  'dn--un--.|._Bits_Integer'/2,
  'dn--un--.|._Bits_Int8'/2,
  'dn--un--.|._Bits_Int64'/2,
  'dn--un--.|._Bits_Int32'/2,
  'dn--un--.|._Bits_Int16'/2,
  'dn--un--.|._Bits_Int'/2,
  'dn--un--.|._Bits_Bits8'/2,
  'dn--un--.|._Bits_Bits64'/2,
  'dn--un--.|._Bits_Bits32'/2,
  'dn--un--.|._Bits_Bits16'/2,
  'dn--un--.&._Bits_Integer'/2,
  'dn--un--.&._Bits_Int8'/2,
  'dn--un--.&._Bits_Int64'/2,
  'dn--un--.&._Bits_Int32'/2,
  'dn--un--.&._Bits_Int16'/2,
  'dn--un--.&._Bits_Int'/2,
  'dn--un--.&._Bits_Bits8'/2,
  'dn--un--.&._Bits_Bits64'/2,
  'dn--un--.&._Bits_Bits32'/2,
  'dn--un--.&._Bits_Bits16'/2,
  'un--zeroBits'/1,
  'un--xor'/3,
  'un--testBit'/3,
  'un--shiftR'/3,
  'un--shiftL'/3,
  'un--setBit'/3,
  'un--popCount'/2,
  'un--oneBits'/1,
  'un--complementBit'/3,
  'un--complement'/2,
  'un--clearBit'/3,
  'un--bitsToIndex'/2,
  'un--bitSize'/1,
  'un--bit'/2,
  'un--.|.'/3,
  'un--.&.'/3
]).
'case--popCount-7291'(V0, V1, V2, V3, V4, V5, V6) -> case V6 of 1 -> begin (V7 = (V5 + 1)), case ((V7 band 9223372036854775808) =/= 0) of 'true' -> (V7 bor -9223372036854775808); _ -> (V7 band 9223372036854775807) end end; 0 -> V5 end.
'case--popCount-7140'(V0, V1, V2, V3, V4, V5, V6) -> case V6 of 1 -> begin (V7 = (V5 + 1)), case ((V7 band 2147483648) =/= 0) of 'true' -> (V7 bor -2147483648); _ -> (V7 band 2147483647) end end; 0 -> V5 end.
'case--popCount-6989'(V0, V1, V2, V3, V4, V5, V6) -> case V6 of 1 -> begin (V7 = (V5 + 1)), case ((V7 band 32768) =/= 0) of 'true' -> (V7 bor -32768); _ -> (V7 band 32767) end end; 0 -> V5 end.
'case--popCount-6842'(V0, V1, V2, V3, V4, V5) -> case V5 of 1 -> begin (V6 = (V4 + 1)), case ((V6 band 128) =/= 0) of 'true' -> (V6 bor -128); _ -> (V6 band 127) end end; 0 -> V4 end.
'case--popCount-6703'(V0, V1, V2, V3, V4, V5, V6) -> case V6 of 1 -> begin (V7 = (V5 + 1)), case ((V7 band 9223372036854775808) =/= 0) of 'true' -> (V7 bor -9223372036854775808); _ -> (V7 band 9223372036854775807) end end; 0 -> V5 end.
'dn--un--zeroBits_Bits_Integer'() -> 0.
'dn--un--zeroBits_Bits_Int8'() -> 0.
'dn--un--zeroBits_Bits_Int64'() -> 0.
'dn--un--zeroBits_Bits_Int32'() -> 0.
'dn--un--zeroBits_Bits_Int16'() -> 0.
'dn--un--zeroBits_Bits_Int'() -> 0.
'dn--un--zeroBits_Bits_Bits8'() -> 0.
'dn--un--zeroBits_Bits_Bits64'() -> 0.
'dn--un--zeroBits_Bits_Bits32'() -> 0.
'dn--un--zeroBits_Bits_Bits16'() -> 0.
'dn--un--xor_Bits_Integer'(V0, V1) -> (V0 bxor V1).
'dn--un--xor_Bits_Int8'(V0, V1) -> (V0 bxor V1).
'dn--un--xor_Bits_Int64'(V0, V1) -> (V0 bxor V1).
'dn--un--xor_Bits_Int32'(V0, V1) -> (V0 bxor V1).
'dn--un--xor_Bits_Int16'(V0, V1) -> (V0 bxor V1).
'dn--un--xor_Bits_Int'(V0, V1) -> (V0 bxor V1).
'dn--un--xor_Bits_Bits8'(V0, V1) -> (V0 bxor V1).
'dn--un--xor_Bits_Bits64'(V0, V1) -> (V0 bxor V1).
'dn--un--xor_Bits_Bits32'(V0, V1) -> (V0 bxor V1).
'dn--un--xor_Bits_Bits16'(V0, V1) -> (V0 bxor V1).
'dn--un--testBit_Bits_Integer'(V0, V1) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Integer'((V0 band (1 bsl V1)), 0)).
'dn--un--testBit_Bits_Int8'(V0, V1) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int8'((V0 band begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 128) =/= 0) of 'true' -> (V2 bor -128); _ -> (V2 band 127) end end)), case ((V3 band 128) =/= 0) of 'true' -> (V3 bor -128); _ -> (V3 band 127) end end), 0)).
'dn--un--testBit_Bits_Int64'(V0, V1) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int64'((V0 band begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end)), case ((V3 band 9223372036854775808) =/= 0) of 'true' -> (V3 bor -9223372036854775808); _ -> (V3 band 9223372036854775807) end end), 0)).
'dn--un--testBit_Bits_Int32'(V0, V1) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int32'((V0 band begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 2147483648) =/= 0) of 'true' -> (V2 bor -2147483648); _ -> (V2 band 2147483647) end end)), case ((V3 band 2147483648) =/= 0) of 'true' -> (V3 bor -2147483648); _ -> (V3 band 2147483647) end end), 0)).
'dn--un--testBit_Bits_Int16'(V0, V1) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int16'((V0 band begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 32768) =/= 0) of 'true' -> (V2 bor -32768); _ -> (V2 band 32767) end end)), case ((V3 band 32768) =/= 0) of 'true' -> (V3 bor -32768); _ -> (V3 band 32767) end end), 0)).
'dn--un--testBit_Bits_Int'(V0, V1) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int'((V0 band begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end)), case ((V3 band 9223372036854775808) =/= 0) of 'true' -> (V3 bor -9223372036854775808); _ -> (V3 band 9223372036854775807) end end), 0)).
'dn--un--testBit_Bits_Bits8'(V0, V1) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Bits8'((V0 band begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 256), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 256), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end), 0)).
'dn--un--testBit_Bits_Bits64'(V0, V1) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Bits64'((V0 band begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 18446744073709551616), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 18446744073709551616), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end), 0)).
'dn--un--testBit_Bits_Bits32'(V0, V1) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Bits32'((V0 band begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 4294967296), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 4294967296), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end), 0)).
'dn--un--testBit_Bits_Bits16'(V0, V1) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Bits16'((V0 band begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 65536), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 65536), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end), 0)).
'dn--un--shiftR_Bits_Integer'(V0, V1) -> (V0 bsr V1).
'dn--un--shiftR_Bits_Int8'(V0, V1) -> (V0 bsr begin (V2 = V1), case ((V2 band 128) =/= 0) of 'true' -> (V2 bor -128); _ -> (V2 band 127) end end).
'dn--un--shiftR_Bits_Int64'(V0, V1) -> (V0 bsr begin (V2 = V1), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end).
'dn--un--shiftR_Bits_Int32'(V0, V1) -> (V0 bsr begin (V2 = V1), case ((V2 band 2147483648) =/= 0) of 'true' -> (V2 bor -2147483648); _ -> (V2 band 2147483647) end end).
'dn--un--shiftR_Bits_Int16'(V0, V1) -> (V0 bsr begin (V2 = V1), case ((V2 band 32768) =/= 0) of 'true' -> (V2 bor -32768); _ -> (V2 band 32767) end end).
'dn--un--shiftR_Bits_Int'(V0, V1) -> (V0 bsr begin (V2 = V1), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end).
'dn--un--shiftR_Bits_Bits8'(V0, V1) -> (V0 bsr begin (V2 = V1), begin (V3 = 256), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end).
'dn--un--shiftR_Bits_Bits64'(V0, V1) -> (V0 bsr begin (V2 = V1), begin (V3 = 18446744073709551616), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end).
'dn--un--shiftR_Bits_Bits32'(V0, V1) -> (V0 bsr begin (V2 = V1), begin (V3 = 4294967296), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end).
'dn--un--shiftR_Bits_Bits16'(V0, V1) -> (V0 bsr begin (V2 = V1), begin (V3 = 65536), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end).
'dn--un--shiftL_Bits_Integer'(V0, V1) -> (V0 bsl V1).
'dn--un--shiftL_Bits_Int8'(V0, V1) -> begin (V3 = (V0 bsl begin (V2 = V1), case ((V2 band 128) =/= 0) of 'true' -> (V2 bor -128); _ -> (V2 band 127) end end)), case ((V3 band 128) =/= 0) of 'true' -> (V3 bor -128); _ -> (V3 band 127) end end.
'dn--un--shiftL_Bits_Int64'(V0, V1) -> begin (V3 = (V0 bsl begin (V2 = V1), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end)), case ((V3 band 9223372036854775808) =/= 0) of 'true' -> (V3 bor -9223372036854775808); _ -> (V3 band 9223372036854775807) end end.
'dn--un--shiftL_Bits_Int32'(V0, V1) -> begin (V3 = (V0 bsl begin (V2 = V1), case ((V2 band 2147483648) =/= 0) of 'true' -> (V2 bor -2147483648); _ -> (V2 band 2147483647) end end)), case ((V3 band 2147483648) =/= 0) of 'true' -> (V3 bor -2147483648); _ -> (V3 band 2147483647) end end.
'dn--un--shiftL_Bits_Int16'(V0, V1) -> begin (V3 = (V0 bsl begin (V2 = V1), case ((V2 band 32768) =/= 0) of 'true' -> (V2 bor -32768); _ -> (V2 band 32767) end end)), case ((V3 band 32768) =/= 0) of 'true' -> (V3 bor -32768); _ -> (V3 band 32767) end end.
'dn--un--shiftL_Bits_Int'(V0, V1) -> begin (V3 = (V0 bsl begin (V2 = V1), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end)), case ((V3 band 9223372036854775808) =/= 0) of 'true' -> (V3 bor -9223372036854775808); _ -> (V3 band 9223372036854775807) end end.
'dn--un--shiftL_Bits_Bits8'(V0, V1) -> begin (V5 = (V0 bsl begin (V2 = V1), begin (V3 = 256), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 256), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end.
'dn--un--shiftL_Bits_Bits64'(V0, V1) -> begin (V5 = (V0 bsl begin (V2 = V1), begin (V3 = 18446744073709551616), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 18446744073709551616), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end.
'dn--un--shiftL_Bits_Bits32'(V0, V1) -> begin (V5 = (V0 bsl begin (V2 = V1), begin (V3 = 4294967296), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 4294967296), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end.
'dn--un--shiftL_Bits_Bits16'(V0, V1) -> begin (V5 = (V0 bsl begin (V2 = V1), begin (V3 = 65536), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 65536), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end.
'dn--un--setBit_Bits_Integer'(V0, V1) -> (V0 bor (1 bsl V1)).
'dn--un--setBit_Bits_Int8'(V0, V1) -> (V0 bor begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 128) =/= 0) of 'true' -> (V2 bor -128); _ -> (V2 band 127) end end)), case ((V3 band 128) =/= 0) of 'true' -> (V3 bor -128); _ -> (V3 band 127) end end).
'dn--un--setBit_Bits_Int64'(V0, V1) -> (V0 bor begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end)), case ((V3 band 9223372036854775808) =/= 0) of 'true' -> (V3 bor -9223372036854775808); _ -> (V3 band 9223372036854775807) end end).
'dn--un--setBit_Bits_Int32'(V0, V1) -> (V0 bor begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 2147483648) =/= 0) of 'true' -> (V2 bor -2147483648); _ -> (V2 band 2147483647) end end)), case ((V3 band 2147483648) =/= 0) of 'true' -> (V3 bor -2147483648); _ -> (V3 band 2147483647) end end).
'dn--un--setBit_Bits_Int16'(V0, V1) -> (V0 bor begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 32768) =/= 0) of 'true' -> (V2 bor -32768); _ -> (V2 band 32767) end end)), case ((V3 band 32768) =/= 0) of 'true' -> (V3 bor -32768); _ -> (V3 band 32767) end end).
'dn--un--setBit_Bits_Int'(V0, V1) -> (V0 bor begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end)), case ((V3 band 9223372036854775808) =/= 0) of 'true' -> (V3 bor -9223372036854775808); _ -> (V3 band 9223372036854775807) end end).
'dn--un--setBit_Bits_Bits8'(V0, V1) -> (V0 bor begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 256), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 256), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end).
'dn--un--setBit_Bits_Bits64'(V0, V1) -> (V0 bor begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 18446744073709551616), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 18446744073709551616), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end).
'dn--un--setBit_Bits_Bits32'(V0, V1) -> (V0 bor begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 4294967296), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 4294967296), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end).
'dn--un--setBit_Bits_Bits16'(V0, V1) -> (V0 bor begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 65536), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 65536), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end).
'dn--un--popCount_FiniteBits_Int8'(V0) -> begin (V1 = (V0 bxor (-128 band V0))), begin (V3 = begin (V2 = ((V1 band 85) + ((V1 bsr 1) band 85))), case ((V2 band 128) =/= 0) of 'true' -> (V2 bor -128); _ -> (V2 band 127) end end), begin (V5 = begin (V4 = ((V3 band 51) + ((V3 bsr 2) band 51))), case ((V4 band 128) =/= 0) of 'true' -> (V4 bor -128); _ -> (V4 band 127) end end), begin (V7 = (begin (V6 = (V5 + (V5 bsr 4))), case ((V6 band 128) =/= 0) of 'true' -> (V6 bor -128); _ -> (V6 band 127) end end band 15)), begin (V9 = case ('Idris.Idris2.Prelude.EqOrd':'dn--un--<_Ord_Int8'(V0, 0)) of 1 -> begin (V8 = (V7 + 1)), case ((V8 band 128) =/= 0) of 'true' -> (V8 bor -128); _ -> (V8 band 127) end end; 0 -> V7 end), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V9)) end end end end end.
'dn--un--popCount_FiniteBits_Int64'(V0) -> begin (V1 = (V0 bxor (-9223372036854775808 band V0))), begin (V3 = begin (V2 = ((V1 band 6148914691236517205) + ((V1 bsr 1) band 6148914691236517205))), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end), begin (V5 = begin (V4 = ((V3 band 3689348814741910323) + ((V3 bsr 2) band 3689348814741910323))), case ((V4 band 9223372036854775808) =/= 0) of 'true' -> (V4 bor -9223372036854775808); _ -> (V4 band 9223372036854775807) end end), begin (V7 = (begin (V6 = (V5 + (V5 bsr 4))), case ((V6 band 9223372036854775808) =/= 0) of 'true' -> (V6 bor -9223372036854775808); _ -> (V6 band 9223372036854775807) end end band 1085102592571150095)), begin (V9 = (begin (V8 = (V7 * 72340172838076673)), case ((V8 band 9223372036854775808) =/= 0) of 'true' -> (V8 bor -9223372036854775808); _ -> (V8 band 9223372036854775807) end end bsr 56)), begin (V11 = case ('Idris.Idris2.Prelude.EqOrd':'dn--un--<_Ord_Int64'(V0, 0)) of 1 -> begin (V10 = (V9 + 1)), case ((V10 band 9223372036854775808) =/= 0) of 'true' -> (V10 bor -9223372036854775808); _ -> (V10 band 9223372036854775807) end end; 0 -> V9 end), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V11)) end end end end end end.
'dn--un--popCount_FiniteBits_Int32'(V0) -> begin (V1 = (V0 bxor (-2147483648 band V0))), begin (V3 = begin (V2 = ((V1 band 1431655765) + ((V1 bsr 1) band 1431655765))), case ((V2 band 2147483648) =/= 0) of 'true' -> (V2 bor -2147483648); _ -> (V2 band 2147483647) end end), begin (V5 = begin (V4 = ((V3 band 858993459) + ((V3 bsr 2) band 858993459))), case ((V4 band 2147483648) =/= 0) of 'true' -> (V4 bor -2147483648); _ -> (V4 band 2147483647) end end), begin (V7 = (begin (V6 = (V5 + (V5 bsr 4))), case ((V6 band 2147483648) =/= 0) of 'true' -> (V6 bor -2147483648); _ -> (V6 band 2147483647) end end band 252645135)), begin (V9 = (begin (V8 = (V7 * 16843009)), case ((V8 band 2147483648) =/= 0) of 'true' -> (V8 bor -2147483648); _ -> (V8 band 2147483647) end end bsr 24)), begin (V11 = case ('Idris.Idris2.Prelude.EqOrd':'dn--un--<_Ord_Int32'(V0, 0)) of 1 -> begin (V10 = (V9 + 1)), case ((V10 band 2147483648) =/= 0) of 'true' -> (V10 bor -2147483648); _ -> (V10 band 2147483647) end end; 0 -> V9 end), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V11)) end end end end end end.
'dn--un--popCount_FiniteBits_Int16'(V0) -> begin (V1 = (V0 bxor (-32768 band V0))), begin (V3 = begin (V2 = ((V1 band 21845) + ((V1 bsr 1) band 21845))), case ((V2 band 32768) =/= 0) of 'true' -> (V2 bor -32768); _ -> (V2 band 32767) end end), begin (V5 = begin (V4 = ((V3 band 13107) + ((V3 bsr 2) band 13107))), case ((V4 band 32768) =/= 0) of 'true' -> (V4 bor -32768); _ -> (V4 band 32767) end end), begin (V7 = (begin (V6 = (V5 + (V5 bsr 4))), case ((V6 band 32768) =/= 0) of 'true' -> (V6 bor -32768); _ -> (V6 band 32767) end end band 3855)), begin (V9 = (begin (V8 = (V7 * 257)), case ((V8 band 32768) =/= 0) of 'true' -> (V8 bor -32768); _ -> (V8 band 32767) end end bsr 8)), begin (V11 = case ('Idris.Idris2.Prelude.EqOrd':'dn--un--<_Ord_Int16'(V0, 0)) of 1 -> begin (V10 = (V9 + 1)), case ((V10 band 32768) =/= 0) of 'true' -> (V10 bor -32768); _ -> (V10 band 32767) end end; 0 -> V9 end), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V11)) end end end end end end.
'dn--un--popCount_FiniteBits_Int'(V0) -> begin (V3 = (V0 bxor (begin (V2 = (1 bsl begin (V1 = 63), case ((V1 band 9223372036854775808) =/= 0) of 'true' -> (V1 bor -9223372036854775808); _ -> (V1 band 9223372036854775807) end end)), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end band V0))), begin (V8 = begin (V7 = ((V3 band begin (V4 = 6148914691236517205), case ((V4 band 9223372036854775808) =/= 0) of 'true' -> (V4 bor -9223372036854775808); _ -> (V4 band 9223372036854775807) end end) + ((V3 bsr begin (V5 = 1), case ((V5 band 9223372036854775808) =/= 0) of 'true' -> (V5 bor -9223372036854775808); _ -> (V5 band 9223372036854775807) end end) band begin (V6 = 6148914691236517205), case ((V6 band 9223372036854775808) =/= 0) of 'true' -> (V6 bor -9223372036854775808); _ -> (V6 band 9223372036854775807) end end))), case ((V7 band 9223372036854775808) =/= 0) of 'true' -> (V7 bor -9223372036854775808); _ -> (V7 band 9223372036854775807) end end), begin (V13 = begin (V12 = ((V8 band begin (V9 = 3689348814741910323), case ((V9 band 9223372036854775808) =/= 0) of 'true' -> (V9 bor -9223372036854775808); _ -> (V9 band 9223372036854775807) end end) + ((V8 bsr begin (V10 = 2), case ((V10 band 9223372036854775808) =/= 0) of 'true' -> (V10 bor -9223372036854775808); _ -> (V10 band 9223372036854775807) end end) band begin (V11 = 3689348814741910323), case ((V11 band 9223372036854775808) =/= 0) of 'true' -> (V11 bor -9223372036854775808); _ -> (V11 band 9223372036854775807) end end))), case ((V12 band 9223372036854775808) =/= 0) of 'true' -> (V12 bor -9223372036854775808); _ -> (V12 band 9223372036854775807) end end), begin (V17 = (begin (V15 = (V13 + (V13 bsr begin (V14 = 4), case ((V14 band 9223372036854775808) =/= 0) of 'true' -> (V14 bor -9223372036854775808); _ -> (V14 band 9223372036854775807) end end))), case ((V15 band 9223372036854775808) =/= 0) of 'true' -> (V15 bor -9223372036854775808); _ -> (V15 band 9223372036854775807) end end band begin (V16 = 1085102592571150095), case ((V16 band 9223372036854775808) =/= 0) of 'true' -> (V16 bor -9223372036854775808); _ -> (V16 band 9223372036854775807) end end)), begin (V21 = (begin (V19 = (V17 * begin (V18 = 72340172838076673), case ((V18 band 9223372036854775808) =/= 0) of 'true' -> (V18 bor -9223372036854775808); _ -> (V18 band 9223372036854775807) end end)), case ((V19 band 9223372036854775808) =/= 0) of 'true' -> (V19 bor -9223372036854775808); _ -> (V19 band 9223372036854775807) end end bsr begin (V20 = 56), case ((V20 band 9223372036854775808) =/= 0) of 'true' -> (V20 bor -9223372036854775808); _ -> (V20 band 9223372036854775807) end end)), begin (V23 = case ('Idris.Idris2.Prelude.EqOrd':'dn--un--<_Ord_Int'(V0, 0)) of 1 -> begin (V22 = (V21 + 1)), case ((V22 band 9223372036854775808) =/= 0) of 'true' -> (V22 bor -9223372036854775808); _ -> (V22 band 9223372036854775807) end end; 0 -> V21 end), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V23)) end end end end end end.
'dn--un--popCount_FiniteBits_Bits8'(V0) -> begin (V4 = begin (V1 = ((V0 band 85) + ((V0 bsr 1) band 85))), begin (V2 = 256), begin (V3 = (V1 rem V2)), case ((V3 * V2) < 0) of 'true' -> (V3 + V2); _ -> V3 end end end end), begin (V8 = begin (V5 = ((V4 band 51) + ((V4 bsr 2) band 51))), begin (V6 = 256), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end), begin (V12 = (begin (V9 = (V8 + (V8 bsr 4))), begin (V10 = 256), begin (V11 = (V9 rem V10)), case ((V11 * V10) < 0) of 'true' -> (V11 + V10); _ -> V11 end end end end band 15)), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V12)) end end end.
'dn--un--popCount_FiniteBits_Bits64'(V0) -> begin (V4 = begin (V1 = ((V0 band 6148914691236517205) + ((V0 bsr 1) band 6148914691236517205))), begin (V2 = 18446744073709551616), begin (V3 = (V1 rem V2)), case ((V3 * V2) < 0) of 'true' -> (V3 + V2); _ -> V3 end end end end), begin (V8 = begin (V5 = ((V4 band 3689348814741910323) + ((V4 bsr 2) band 3689348814741910323))), begin (V6 = 18446744073709551616), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end), begin (V12 = (begin (V9 = (V8 + (V8 bsr 4))), begin (V10 = 18446744073709551616), begin (V11 = (V9 rem V10)), case ((V11 * V10) < 0) of 'true' -> (V11 + V10); _ -> V11 end end end end band 1085102592571150095)), begin (V16 = (begin (V13 = (V12 * 72340172838076673)), begin (V14 = 18446744073709551616), begin (V15 = (V13 rem V14)), case ((V15 * V14) < 0) of 'true' -> (V15 + V14); _ -> V15 end end end end bsr 56)), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V16)) end end end end.
'dn--un--popCount_FiniteBits_Bits32'(V0) -> begin (V4 = begin (V1 = ((V0 band 1431655765) + ((V0 bsr 1) band 1431655765))), begin (V2 = 4294967296), begin (V3 = (V1 rem V2)), case ((V3 * V2) < 0) of 'true' -> (V3 + V2); _ -> V3 end end end end), begin (V8 = begin (V5 = ((V4 band 858993459) + ((V4 bsr 2) band 858993459))), begin (V6 = 4294967296), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end), begin (V12 = (begin (V9 = (V8 + (V8 bsr 4))), begin (V10 = 4294967296), begin (V11 = (V9 rem V10)), case ((V11 * V10) < 0) of 'true' -> (V11 + V10); _ -> V11 end end end end band 252645135)), begin (V16 = (begin (V13 = (V12 * 16843009)), begin (V14 = 4294967296), begin (V15 = (V13 rem V14)), case ((V15 * V14) < 0) of 'true' -> (V15 + V14); _ -> V15 end end end end bsr 24)), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V16)) end end end end.
'dn--un--popCount_FiniteBits_Bits16'(V0) -> begin (V4 = begin (V1 = ((V0 band 21845) + ((V0 bsr 1) band 21845))), begin (V2 = 65536), begin (V3 = (V1 rem V2)), case ((V3 * V2) < 0) of 'true' -> (V3 + V2); _ -> V3 end end end end), begin (V8 = begin (V5 = ((V4 band 13107) + ((V4 bsr 2) band 13107))), begin (V6 = 65536), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end), begin (V12 = (begin (V9 = (V8 + (V8 bsr 4))), begin (V10 = 65536), begin (V11 = (V9 rem V10)), case ((V11 * V10) < 0) of 'true' -> (V11 + V10); _ -> V11 end end end end band 3855)), begin (V16 = (begin (V13 = (V12 * 257)), begin (V14 = 65536), begin (V15 = (V13 rem V14)), case ((V15 * V14) < 0) of 'true' -> (V15 + V14); _ -> V15 end end end end bsr 8)), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V16)) end end end end.
'dn--un--oneBits_Bits_Integer'() -> -1.
'dn--un--oneBits_Bits_Int8'() -> -1.
'dn--un--oneBits_Bits_Int64'() -> -1.
'dn--un--oneBits_Bits_Int32'() -> -1.
'dn--un--oneBits_Bits_Int16'() -> -1.
'dn--un--oneBits_Bits_Int'() -> -1.
'dn--un--oneBits_Bits_Bits8'() -> 255.
'dn--un--oneBits_Bits_Bits64'() -> 18446744073709551615.
'dn--un--oneBits_Bits_Bits32'() -> 4294967295.
'dn--un--oneBits_Bits_Bits16'() -> 65535.
'dn--un--complement_Bits_Integer'(V0) -> (-1 bxor V0).
'dn--un--complement_Bits_Int8'(V0) -> (-1 bxor V0).
'dn--un--complement_Bits_Int64'(V0) -> (-1 bxor V0).
'dn--un--complement_Bits_Int32'(V0) -> (-1 bxor V0).
'dn--un--complement_Bits_Int16'(V0) -> (-1 bxor V0).
'dn--un--complement_Bits_Int'(V0) -> (-1 bxor V0).
'dn--un--complement_Bits_Bits8'(V0) -> (255 bxor V0).
'dn--un--complement_Bits_Bits64'(V0) -> (18446744073709551615 bxor V0).
'dn--un--complement_Bits_Bits32'(V0) -> (4294967295 bxor V0).
'dn--un--complement_Bits_Bits16'(V0) -> (65535 bxor V0).
'dn--un--complementBit_Bits_Integer'(V0, V1) -> (V0 bxor (1 bsl V1)).
'dn--un--complementBit_Bits_Int8'(V0, V1) -> (V0 bxor begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 128) =/= 0) of 'true' -> (V2 bor -128); _ -> (V2 band 127) end end)), case ((V3 band 128) =/= 0) of 'true' -> (V3 bor -128); _ -> (V3 band 127) end end).
'dn--un--complementBit_Bits_Int64'(V0, V1) -> (V0 bxor begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end)), case ((V3 band 9223372036854775808) =/= 0) of 'true' -> (V3 bor -9223372036854775808); _ -> (V3 band 9223372036854775807) end end).
'dn--un--complementBit_Bits_Int32'(V0, V1) -> (V0 bxor begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 2147483648) =/= 0) of 'true' -> (V2 bor -2147483648); _ -> (V2 band 2147483647) end end)), case ((V3 band 2147483648) =/= 0) of 'true' -> (V3 bor -2147483648); _ -> (V3 band 2147483647) end end).
'dn--un--complementBit_Bits_Int16'(V0, V1) -> (V0 bxor begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 32768) =/= 0) of 'true' -> (V2 bor -32768); _ -> (V2 band 32767) end end)), case ((V3 band 32768) =/= 0) of 'true' -> (V3 bor -32768); _ -> (V3 band 32767) end end).
'dn--un--complementBit_Bits_Int'(V0, V1) -> (V0 bxor begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end)), case ((V3 band 9223372036854775808) =/= 0) of 'true' -> (V3 bor -9223372036854775808); _ -> (V3 band 9223372036854775807) end end).
'dn--un--complementBit_Bits_Bits8'(V0, V1) -> (V0 bxor begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 256), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 256), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end).
'dn--un--complementBit_Bits_Bits64'(V0, V1) -> (V0 bxor begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 18446744073709551616), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 18446744073709551616), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end).
'dn--un--complementBit_Bits_Bits32'(V0, V1) -> (V0 bxor begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 4294967296), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 4294967296), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end).
'dn--un--complementBit_Bits_Bits16'(V0, V1) -> (V0 bxor begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 65536), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 65536), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end).
'dn--un--clearBit_Bits_Integer'(V0, V1) -> (V0 bxor ((1 bsl V1) band V0)).
'dn--un--clearBit_Bits_Int8'(V0, V1) -> (V0 bxor (begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 128) =/= 0) of 'true' -> (V2 bor -128); _ -> (V2 band 127) end end)), case ((V3 band 128) =/= 0) of 'true' -> (V3 bor -128); _ -> (V3 band 127) end end band V0)).
'dn--un--clearBit_Bits_Int64'(V0, V1) -> (V0 bxor (begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end)), case ((V3 band 9223372036854775808) =/= 0) of 'true' -> (V3 bor -9223372036854775808); _ -> (V3 band 9223372036854775807) end end band V0)).
'dn--un--clearBit_Bits_Int32'(V0, V1) -> (V0 bxor (begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 2147483648) =/= 0) of 'true' -> (V2 bor -2147483648); _ -> (V2 band 2147483647) end end)), case ((V3 band 2147483648) =/= 0) of 'true' -> (V3 bor -2147483648); _ -> (V3 band 2147483647) end end band V0)).
'dn--un--clearBit_Bits_Int16'(V0, V1) -> (V0 bxor (begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 32768) =/= 0) of 'true' -> (V2 bor -32768); _ -> (V2 band 32767) end end)), case ((V3 band 32768) =/= 0) of 'true' -> (V3 bor -32768); _ -> (V3 band 32767) end end band V0)).
'dn--un--clearBit_Bits_Int'(V0, V1) -> (V0 bxor (begin (V3 = (1 bsl begin (V2 = V1), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end)), case ((V3 band 9223372036854775808) =/= 0) of 'true' -> (V3 bor -9223372036854775808); _ -> (V3 band 9223372036854775807) end end band V0)).
'dn--un--clearBit_Bits_Bits8'(V0, V1) -> (V0 bxor (begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 256), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 256), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end band V0)).
'dn--un--clearBit_Bits_Bits64'(V0, V1) -> (V0 bxor (begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 18446744073709551616), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 18446744073709551616), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end band V0)).
'dn--un--clearBit_Bits_Bits32'(V0, V1) -> (V0 bxor (begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 4294967296), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 4294967296), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end band V0)).
'dn--un--clearBit_Bits_Bits16'(V0, V1) -> (V0 bxor (begin (V5 = (1 bsl begin (V2 = V1), begin (V3 = 65536), begin (V4 = (V2 rem V3)), case ((V4 * V3) < 0) of 'true' -> (V4 + V3); _ -> V4 end end end end)), begin (V6 = 65536), begin (V7 = (V5 rem V6)), case ((V7 * V6) < 0) of 'true' -> (V7 + V6); _ -> V7 end end end end band V0)).
'dn--un--bitsToIndex_FiniteBits_Int8'(V0) -> V0.
'dn--un--bitsToIndex_FiniteBits_Int64'(V0) -> V0.
'dn--un--bitsToIndex_FiniteBits_Int32'(V0) -> V0.
'dn--un--bitsToIndex_FiniteBits_Int16'(V0) -> V0.
'dn--un--bitsToIndex_FiniteBits_Int'(V0) -> V0.
'dn--un--bitsToIndex_FiniteBits_Bits8'(V0) -> V0.
'dn--un--bitsToIndex_FiniteBits_Bits64'(V0) -> V0.
'dn--un--bitsToIndex_FiniteBits_Bits32'(V0) -> V0.
'dn--un--bitsToIndex_FiniteBits_Bits16'(V0) -> V0.
'dn--un--bit_Bits_Integer'(V0) -> (1 bsl V0).
'dn--un--bit_Bits_Int8'(V0) -> begin (V2 = (1 bsl begin (V1 = V0), case ((V1 band 128) =/= 0) of 'true' -> (V1 bor -128); _ -> (V1 band 127) end end)), case ((V2 band 128) =/= 0) of 'true' -> (V2 bor -128); _ -> (V2 band 127) end end.
'dn--un--bit_Bits_Int64'(V0) -> begin (V2 = (1 bsl begin (V1 = V0), case ((V1 band 9223372036854775808) =/= 0) of 'true' -> (V1 bor -9223372036854775808); _ -> (V1 band 9223372036854775807) end end)), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end.
'dn--un--bit_Bits_Int32'(V0) -> begin (V2 = (1 bsl begin (V1 = V0), case ((V1 band 2147483648) =/= 0) of 'true' -> (V1 bor -2147483648); _ -> (V1 band 2147483647) end end)), case ((V2 band 2147483648) =/= 0) of 'true' -> (V2 bor -2147483648); _ -> (V2 band 2147483647) end end.
'dn--un--bit_Bits_Int16'(V0) -> begin (V2 = (1 bsl begin (V1 = V0), case ((V1 band 32768) =/= 0) of 'true' -> (V1 bor -32768); _ -> (V1 band 32767) end end)), case ((V2 band 32768) =/= 0) of 'true' -> (V2 bor -32768); _ -> (V2 band 32767) end end.
'dn--un--bit_Bits_Int'(V0) -> begin (V2 = (1 bsl begin (V1 = V0), case ((V1 band 9223372036854775808) =/= 0) of 'true' -> (V1 bor -9223372036854775808); _ -> (V1 band 9223372036854775807) end end)), case ((V2 band 9223372036854775808) =/= 0) of 'true' -> (V2 bor -9223372036854775808); _ -> (V2 band 9223372036854775807) end end.
'dn--un--bit_Bits_Bits8'(V0) -> begin (V4 = (1 bsl begin (V1 = V0), begin (V2 = 256), begin (V3 = (V1 rem V2)), case ((V3 * V2) < 0) of 'true' -> (V3 + V2); _ -> V3 end end end end)), begin (V5 = 256), begin (V6 = (V4 rem V5)), case ((V6 * V5) < 0) of 'true' -> (V6 + V5); _ -> V6 end end end end.
'dn--un--bit_Bits_Bits64'(V0) -> begin (V4 = (1 bsl begin (V1 = V0), begin (V2 = 18446744073709551616), begin (V3 = (V1 rem V2)), case ((V3 * V2) < 0) of 'true' -> (V3 + V2); _ -> V3 end end end end)), begin (V5 = 18446744073709551616), begin (V6 = (V4 rem V5)), case ((V6 * V5) < 0) of 'true' -> (V6 + V5); _ -> V6 end end end end.
'dn--un--bit_Bits_Bits32'(V0) -> begin (V4 = (1 bsl begin (V1 = V0), begin (V2 = 4294967296), begin (V3 = (V1 rem V2)), case ((V3 * V2) < 0) of 'true' -> (V3 + V2); _ -> V3 end end end end)), begin (V5 = 4294967296), begin (V6 = (V4 rem V5)), case ((V6 * V5) < 0) of 'true' -> (V6 + V5); _ -> V6 end end end end.
'dn--un--bit_Bits_Bits16'(V0) -> begin (V4 = (1 bsl begin (V1 = V0), begin (V2 = 65536), begin (V3 = (V1 rem V2)), case ((V3 * V2) < 0) of 'true' -> (V3 + V2); _ -> V3 end end end end)), begin (V5 = 65536), begin (V6 = (V4 rem V5)), case ((V6 * V5) < 0) of 'true' -> (V6 + V5); _ -> V6 end end end end.
'dn--un--bitSize_FiniteBits_Int8'() -> 8.
'dn--un--bitSize_FiniteBits_Int64'() -> 64.
'dn--un--bitSize_FiniteBits_Int32'() -> 32.
'dn--un--bitSize_FiniteBits_Int16'() -> 16.
'dn--un--bitSize_FiniteBits_Int'() -> 64.
'dn--un--bitSize_FiniteBits_Bits8'() -> 8.
'dn--un--bitSize_FiniteBits_Bits64'() -> 64.
'dn--un--bitSize_FiniteBits_Bits32'() -> 32.
'dn--un--bitSize_FiniteBits_Bits16'() -> 16.
'dn--un--__Impl_FiniteBits_Int8'() -> {'Data.Bits.dn--un--__mkFiniteBits', {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V9 = (V6 bsl begin (V8 = V7), case ((V8 band 128) =/= 0) of 'true' -> (V8 bor -128); _ -> (V8 band 127) end end)), case ((V9 band 128) =/= 0) of 'true' -> (V9 bor -128); _ -> (V9 band 127) end end end end, fun (V10) -> fun (V11) -> (V10 bsr begin (V12 = V11), case ((V12 band 128) =/= 0) of 'true' -> (V12 bor -128); _ -> (V12 band 127) end end) end end, fun (V13) -> begin (V15 = (1 bsl begin (V14 = V13), case ((V14 band 128) =/= 0) of 'true' -> (V14 bor -128); _ -> (V14 band 127) end end)), case ((V15 band 128) =/= 0) of 'true' -> (V15 bor -128); _ -> (V15 band 127) end end end, 0, fun (V16) -> (-1 bxor V16) end, -1, fun (V17) -> fun (V18) -> (V17 bxor begin (V20 = (1 bsl begin (V19 = V18), case ((V19 band 128) =/= 0) of 'true' -> (V19 bor -128); _ -> (V19 band 127) end end)), case ((V20 band 128) =/= 0) of 'true' -> (V20 bor -128); _ -> (V20 band 127) end end) end end, fun (V21) -> fun (V22) -> (V21 bxor (begin (V24 = (1 bsl begin (V23 = V22), case ((V23 band 128) =/= 0) of 'true' -> (V23 bor -128); _ -> (V23 band 127) end end)), case ((V24 band 128) =/= 0) of 'true' -> (V24 bor -128); _ -> (V24 band 127) end end band V21)) end end, fun (V25) -> fun (V26) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int8'((V25 band begin (V28 = (1 bsl begin (V27 = V26), case ((V27 band 128) =/= 0) of 'true' -> (V27 bor -128); _ -> (V27 band 127) end end)), case ((V28 band 128) =/= 0) of 'true' -> (V28 bor -128); _ -> (V28 band 127) end end), 0)) end end, fun (V29) -> fun (V30) -> (V29 bor begin (V32 = (1 bsl begin (V31 = V30), case ((V31 band 128) =/= 0) of 'true' -> (V31 bor -128); _ -> (V31 band 127) end end)), case ((V32 band 128) =/= 0) of 'true' -> (V32 bor -128); _ -> (V32 band 127) end end) end end}, 8, fun (V33) -> V33 end, fun (V34) -> begin (V35 = (V34 bxor (-128 band V34))), begin (V37 = begin (V36 = ((V35 band 85) + ((V35 bsr 1) band 85))), case ((V36 band 128) =/= 0) of 'true' -> (V36 bor -128); _ -> (V36 band 127) end end), begin (V39 = begin (V38 = ((V37 band 51) + ((V37 bsr 2) band 51))), case ((V38 band 128) =/= 0) of 'true' -> (V38 bor -128); _ -> (V38 band 127) end end), begin (V41 = (begin (V40 = (V39 + (V39 bsr 4))), case ((V40 band 128) =/= 0) of 'true' -> (V40 bor -128); _ -> (V40 band 127) end end band 15)), begin (V43 = case ('Idris.Idris2.Prelude.EqOrd':'dn--un--<_Ord_Int8'(V34, 0)) of 1 -> begin (V42 = (V41 + 1)), case ((V42 band 128) =/= 0) of 'true' -> (V42 bor -128); _ -> (V42 band 127) end end; 0 -> V41 end), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V43)) end end end end end end}.
'dn--un--__Impl_FiniteBits_Int64'() -> {'Data.Bits.dn--un--__mkFiniteBits', {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V9 = (V6 bsl begin (V8 = V7), case ((V8 band 9223372036854775808) =/= 0) of 'true' -> (V8 bor -9223372036854775808); _ -> (V8 band 9223372036854775807) end end)), case ((V9 band 9223372036854775808) =/= 0) of 'true' -> (V9 bor -9223372036854775808); _ -> (V9 band 9223372036854775807) end end end end, fun (V10) -> fun (V11) -> (V10 bsr begin (V12 = V11), case ((V12 band 9223372036854775808) =/= 0) of 'true' -> (V12 bor -9223372036854775808); _ -> (V12 band 9223372036854775807) end end) end end, fun (V13) -> begin (V15 = (1 bsl begin (V14 = V13), case ((V14 band 9223372036854775808) =/= 0) of 'true' -> (V14 bor -9223372036854775808); _ -> (V14 band 9223372036854775807) end end)), case ((V15 band 9223372036854775808) =/= 0) of 'true' -> (V15 bor -9223372036854775808); _ -> (V15 band 9223372036854775807) end end end, 0, fun (V16) -> (-1 bxor V16) end, -1, fun (V17) -> fun (V18) -> (V17 bxor begin (V20 = (1 bsl begin (V19 = V18), case ((V19 band 9223372036854775808) =/= 0) of 'true' -> (V19 bor -9223372036854775808); _ -> (V19 band 9223372036854775807) end end)), case ((V20 band 9223372036854775808) =/= 0) of 'true' -> (V20 bor -9223372036854775808); _ -> (V20 band 9223372036854775807) end end) end end, fun (V21) -> fun (V22) -> (V21 bxor (begin (V24 = (1 bsl begin (V23 = V22), case ((V23 band 9223372036854775808) =/= 0) of 'true' -> (V23 bor -9223372036854775808); _ -> (V23 band 9223372036854775807) end end)), case ((V24 band 9223372036854775808) =/= 0) of 'true' -> (V24 bor -9223372036854775808); _ -> (V24 band 9223372036854775807) end end band V21)) end end, fun (V25) -> fun (V26) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int64'((V25 band begin (V28 = (1 bsl begin (V27 = V26), case ((V27 band 9223372036854775808) =/= 0) of 'true' -> (V27 bor -9223372036854775808); _ -> (V27 band 9223372036854775807) end end)), case ((V28 band 9223372036854775808) =/= 0) of 'true' -> (V28 bor -9223372036854775808); _ -> (V28 band 9223372036854775807) end end), 0)) end end, fun (V29) -> fun (V30) -> (V29 bor begin (V32 = (1 bsl begin (V31 = V30), case ((V31 band 9223372036854775808) =/= 0) of 'true' -> (V31 bor -9223372036854775808); _ -> (V31 band 9223372036854775807) end end)), case ((V32 band 9223372036854775808) =/= 0) of 'true' -> (V32 bor -9223372036854775808); _ -> (V32 band 9223372036854775807) end end) end end}, 64, fun (V33) -> V33 end, fun (V34) -> begin (V35 = (V34 bxor (-9223372036854775808 band V34))), begin (V37 = begin (V36 = ((V35 band 6148914691236517205) + ((V35 bsr 1) band 6148914691236517205))), case ((V36 band 9223372036854775808) =/= 0) of 'true' -> (V36 bor -9223372036854775808); _ -> (V36 band 9223372036854775807) end end), begin (V39 = begin (V38 = ((V37 band 3689348814741910323) + ((V37 bsr 2) band 3689348814741910323))), case ((V38 band 9223372036854775808) =/= 0) of 'true' -> (V38 bor -9223372036854775808); _ -> (V38 band 9223372036854775807) end end), begin (V41 = (begin (V40 = (V39 + (V39 bsr 4))), case ((V40 band 9223372036854775808) =/= 0) of 'true' -> (V40 bor -9223372036854775808); _ -> (V40 band 9223372036854775807) end end band 1085102592571150095)), begin (V43 = (begin (V42 = (V41 * 72340172838076673)), case ((V42 band 9223372036854775808) =/= 0) of 'true' -> (V42 bor -9223372036854775808); _ -> (V42 band 9223372036854775807) end end bsr 56)), begin (V45 = case ('Idris.Idris2.Prelude.EqOrd':'dn--un--<_Ord_Int64'(V34, 0)) of 1 -> begin (V44 = (V43 + 1)), case ((V44 band 9223372036854775808) =/= 0) of 'true' -> (V44 bor -9223372036854775808); _ -> (V44 band 9223372036854775807) end end; 0 -> V43 end), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V45)) end end end end end end end}.
'dn--un--__Impl_FiniteBits_Int32'() -> {'Data.Bits.dn--un--__mkFiniteBits', {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V9 = (V6 bsl begin (V8 = V7), case ((V8 band 2147483648) =/= 0) of 'true' -> (V8 bor -2147483648); _ -> (V8 band 2147483647) end end)), case ((V9 band 2147483648) =/= 0) of 'true' -> (V9 bor -2147483648); _ -> (V9 band 2147483647) end end end end, fun (V10) -> fun (V11) -> (V10 bsr begin (V12 = V11), case ((V12 band 2147483648) =/= 0) of 'true' -> (V12 bor -2147483648); _ -> (V12 band 2147483647) end end) end end, fun (V13) -> begin (V15 = (1 bsl begin (V14 = V13), case ((V14 band 2147483648) =/= 0) of 'true' -> (V14 bor -2147483648); _ -> (V14 band 2147483647) end end)), case ((V15 band 2147483648) =/= 0) of 'true' -> (V15 bor -2147483648); _ -> (V15 band 2147483647) end end end, 0, fun (V16) -> (-1 bxor V16) end, -1, fun (V17) -> fun (V18) -> (V17 bxor begin (V20 = (1 bsl begin (V19 = V18), case ((V19 band 2147483648) =/= 0) of 'true' -> (V19 bor -2147483648); _ -> (V19 band 2147483647) end end)), case ((V20 band 2147483648) =/= 0) of 'true' -> (V20 bor -2147483648); _ -> (V20 band 2147483647) end end) end end, fun (V21) -> fun (V22) -> (V21 bxor (begin (V24 = (1 bsl begin (V23 = V22), case ((V23 band 2147483648) =/= 0) of 'true' -> (V23 bor -2147483648); _ -> (V23 band 2147483647) end end)), case ((V24 band 2147483648) =/= 0) of 'true' -> (V24 bor -2147483648); _ -> (V24 band 2147483647) end end band V21)) end end, fun (V25) -> fun (V26) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int32'((V25 band begin (V28 = (1 bsl begin (V27 = V26), case ((V27 band 2147483648) =/= 0) of 'true' -> (V27 bor -2147483648); _ -> (V27 band 2147483647) end end)), case ((V28 band 2147483648) =/= 0) of 'true' -> (V28 bor -2147483648); _ -> (V28 band 2147483647) end end), 0)) end end, fun (V29) -> fun (V30) -> (V29 bor begin (V32 = (1 bsl begin (V31 = V30), case ((V31 band 2147483648) =/= 0) of 'true' -> (V31 bor -2147483648); _ -> (V31 band 2147483647) end end)), case ((V32 band 2147483648) =/= 0) of 'true' -> (V32 bor -2147483648); _ -> (V32 band 2147483647) end end) end end}, 32, fun (V33) -> V33 end, fun (V34) -> begin (V35 = (V34 bxor (-2147483648 band V34))), begin (V37 = begin (V36 = ((V35 band 1431655765) + ((V35 bsr 1) band 1431655765))), case ((V36 band 2147483648) =/= 0) of 'true' -> (V36 bor -2147483648); _ -> (V36 band 2147483647) end end), begin (V39 = begin (V38 = ((V37 band 858993459) + ((V37 bsr 2) band 858993459))), case ((V38 band 2147483648) =/= 0) of 'true' -> (V38 bor -2147483648); _ -> (V38 band 2147483647) end end), begin (V41 = (begin (V40 = (V39 + (V39 bsr 4))), case ((V40 band 2147483648) =/= 0) of 'true' -> (V40 bor -2147483648); _ -> (V40 band 2147483647) end end band 252645135)), begin (V43 = (begin (V42 = (V41 * 16843009)), case ((V42 band 2147483648) =/= 0) of 'true' -> (V42 bor -2147483648); _ -> (V42 band 2147483647) end end bsr 24)), begin (V45 = case ('Idris.Idris2.Prelude.EqOrd':'dn--un--<_Ord_Int32'(V34, 0)) of 1 -> begin (V44 = (V43 + 1)), case ((V44 band 2147483648) =/= 0) of 'true' -> (V44 bor -2147483648); _ -> (V44 band 2147483647) end end; 0 -> V43 end), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V45)) end end end end end end end}.
'dn--un--__Impl_FiniteBits_Int16'() -> {'Data.Bits.dn--un--__mkFiniteBits', {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V9 = (V6 bsl begin (V8 = V7), case ((V8 band 32768) =/= 0) of 'true' -> (V8 bor -32768); _ -> (V8 band 32767) end end)), case ((V9 band 32768) =/= 0) of 'true' -> (V9 bor -32768); _ -> (V9 band 32767) end end end end, fun (V10) -> fun (V11) -> (V10 bsr begin (V12 = V11), case ((V12 band 32768) =/= 0) of 'true' -> (V12 bor -32768); _ -> (V12 band 32767) end end) end end, fun (V13) -> begin (V15 = (1 bsl begin (V14 = V13), case ((V14 band 32768) =/= 0) of 'true' -> (V14 bor -32768); _ -> (V14 band 32767) end end)), case ((V15 band 32768) =/= 0) of 'true' -> (V15 bor -32768); _ -> (V15 band 32767) end end end, 0, fun (V16) -> (-1 bxor V16) end, -1, fun (V17) -> fun (V18) -> (V17 bxor begin (V20 = (1 bsl begin (V19 = V18), case ((V19 band 32768) =/= 0) of 'true' -> (V19 bor -32768); _ -> (V19 band 32767) end end)), case ((V20 band 32768) =/= 0) of 'true' -> (V20 bor -32768); _ -> (V20 band 32767) end end) end end, fun (V21) -> fun (V22) -> (V21 bxor (begin (V24 = (1 bsl begin (V23 = V22), case ((V23 band 32768) =/= 0) of 'true' -> (V23 bor -32768); _ -> (V23 band 32767) end end)), case ((V24 band 32768) =/= 0) of 'true' -> (V24 bor -32768); _ -> (V24 band 32767) end end band V21)) end end, fun (V25) -> fun (V26) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int16'((V25 band begin (V28 = (1 bsl begin (V27 = V26), case ((V27 band 32768) =/= 0) of 'true' -> (V27 bor -32768); _ -> (V27 band 32767) end end)), case ((V28 band 32768) =/= 0) of 'true' -> (V28 bor -32768); _ -> (V28 band 32767) end end), 0)) end end, fun (V29) -> fun (V30) -> (V29 bor begin (V32 = (1 bsl begin (V31 = V30), case ((V31 band 32768) =/= 0) of 'true' -> (V31 bor -32768); _ -> (V31 band 32767) end end)), case ((V32 band 32768) =/= 0) of 'true' -> (V32 bor -32768); _ -> (V32 band 32767) end end) end end}, 16, fun (V33) -> V33 end, fun (V34) -> begin (V35 = (V34 bxor (-32768 band V34))), begin (V37 = begin (V36 = ((V35 band 21845) + ((V35 bsr 1) band 21845))), case ((V36 band 32768) =/= 0) of 'true' -> (V36 bor -32768); _ -> (V36 band 32767) end end), begin (V39 = begin (V38 = ((V37 band 13107) + ((V37 bsr 2) band 13107))), case ((V38 band 32768) =/= 0) of 'true' -> (V38 bor -32768); _ -> (V38 band 32767) end end), begin (V41 = (begin (V40 = (V39 + (V39 bsr 4))), case ((V40 band 32768) =/= 0) of 'true' -> (V40 bor -32768); _ -> (V40 band 32767) end end band 3855)), begin (V43 = (begin (V42 = (V41 * 257)), case ((V42 band 32768) =/= 0) of 'true' -> (V42 bor -32768); _ -> (V42 band 32767) end end bsr 8)), begin (V45 = case ('Idris.Idris2.Prelude.EqOrd':'dn--un--<_Ord_Int16'(V34, 0)) of 1 -> begin (V44 = (V43 + 1)), case ((V44 band 32768) =/= 0) of 'true' -> (V44 bor -32768); _ -> (V44 band 32767) end end; 0 -> V43 end), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V45)) end end end end end end end}.
'dn--un--__Impl_FiniteBits_Int'() -> {'Data.Bits.dn--un--__mkFiniteBits', {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V9 = (V6 bsl begin (V8 = V7), case ((V8 band 9223372036854775808) =/= 0) of 'true' -> (V8 bor -9223372036854775808); _ -> (V8 band 9223372036854775807) end end)), case ((V9 band 9223372036854775808) =/= 0) of 'true' -> (V9 bor -9223372036854775808); _ -> (V9 band 9223372036854775807) end end end end, fun (V10) -> fun (V11) -> (V10 bsr begin (V12 = V11), case ((V12 band 9223372036854775808) =/= 0) of 'true' -> (V12 bor -9223372036854775808); _ -> (V12 band 9223372036854775807) end end) end end, fun (V13) -> begin (V15 = (1 bsl begin (V14 = V13), case ((V14 band 9223372036854775808) =/= 0) of 'true' -> (V14 bor -9223372036854775808); _ -> (V14 band 9223372036854775807) end end)), case ((V15 band 9223372036854775808) =/= 0) of 'true' -> (V15 bor -9223372036854775808); _ -> (V15 band 9223372036854775807) end end end, 0, fun (V16) -> (-1 bxor V16) end, -1, fun (V17) -> fun (V18) -> (V17 bxor begin (V20 = (1 bsl begin (V19 = V18), case ((V19 band 9223372036854775808) =/= 0) of 'true' -> (V19 bor -9223372036854775808); _ -> (V19 band 9223372036854775807) end end)), case ((V20 band 9223372036854775808) =/= 0) of 'true' -> (V20 bor -9223372036854775808); _ -> (V20 band 9223372036854775807) end end) end end, fun (V21) -> fun (V22) -> (V21 bxor (begin (V24 = (1 bsl begin (V23 = V22), case ((V23 band 9223372036854775808) =/= 0) of 'true' -> (V23 bor -9223372036854775808); _ -> (V23 band 9223372036854775807) end end)), case ((V24 band 9223372036854775808) =/= 0) of 'true' -> (V24 bor -9223372036854775808); _ -> (V24 band 9223372036854775807) end end band V21)) end end, fun (V25) -> fun (V26) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int'((V25 band begin (V28 = (1 bsl begin (V27 = V26), case ((V27 band 9223372036854775808) =/= 0) of 'true' -> (V27 bor -9223372036854775808); _ -> (V27 band 9223372036854775807) end end)), case ((V28 band 9223372036854775808) =/= 0) of 'true' -> (V28 bor -9223372036854775808); _ -> (V28 band 9223372036854775807) end end), 0)) end end, fun (V29) -> fun (V30) -> (V29 bor begin (V32 = (1 bsl begin (V31 = V30), case ((V31 band 9223372036854775808) =/= 0) of 'true' -> (V31 bor -9223372036854775808); _ -> (V31 band 9223372036854775807) end end)), case ((V32 band 9223372036854775808) =/= 0) of 'true' -> (V32 bor -9223372036854775808); _ -> (V32 band 9223372036854775807) end end) end end}, 64, fun (V33) -> V33 end, fun (V34) -> begin (V37 = (V34 bxor (begin (V36 = (1 bsl begin (V35 = 63), case ((V35 band 9223372036854775808) =/= 0) of 'true' -> (V35 bor -9223372036854775808); _ -> (V35 band 9223372036854775807) end end)), case ((V36 band 9223372036854775808) =/= 0) of 'true' -> (V36 bor -9223372036854775808); _ -> (V36 band 9223372036854775807) end end band V34))), begin (V42 = begin (V41 = ((V37 band begin (V38 = 6148914691236517205), case ((V38 band 9223372036854775808) =/= 0) of 'true' -> (V38 bor -9223372036854775808); _ -> (V38 band 9223372036854775807) end end) + ((V37 bsr begin (V39 = 1), case ((V39 band 9223372036854775808) =/= 0) of 'true' -> (V39 bor -9223372036854775808); _ -> (V39 band 9223372036854775807) end end) band begin (V40 = 6148914691236517205), case ((V40 band 9223372036854775808) =/= 0) of 'true' -> (V40 bor -9223372036854775808); _ -> (V40 band 9223372036854775807) end end))), case ((V41 band 9223372036854775808) =/= 0) of 'true' -> (V41 bor -9223372036854775808); _ -> (V41 band 9223372036854775807) end end), begin (V47 = begin (V46 = ((V42 band begin (V43 = 3689348814741910323), case ((V43 band 9223372036854775808) =/= 0) of 'true' -> (V43 bor -9223372036854775808); _ -> (V43 band 9223372036854775807) end end) + ((V42 bsr begin (V44 = 2), case ((V44 band 9223372036854775808) =/= 0) of 'true' -> (V44 bor -9223372036854775808); _ -> (V44 band 9223372036854775807) end end) band begin (V45 = 3689348814741910323), case ((V45 band 9223372036854775808) =/= 0) of 'true' -> (V45 bor -9223372036854775808); _ -> (V45 band 9223372036854775807) end end))), case ((V46 band 9223372036854775808) =/= 0) of 'true' -> (V46 bor -9223372036854775808); _ -> (V46 band 9223372036854775807) end end), begin (V51 = (begin (V49 = (V47 + (V47 bsr begin (V48 = 4), case ((V48 band 9223372036854775808) =/= 0) of 'true' -> (V48 bor -9223372036854775808); _ -> (V48 band 9223372036854775807) end end))), case ((V49 band 9223372036854775808) =/= 0) of 'true' -> (V49 bor -9223372036854775808); _ -> (V49 band 9223372036854775807) end end band begin (V50 = 1085102592571150095), case ((V50 band 9223372036854775808) =/= 0) of 'true' -> (V50 bor -9223372036854775808); _ -> (V50 band 9223372036854775807) end end)), begin (V55 = (begin (V53 = (V51 * begin (V52 = 72340172838076673), case ((V52 band 9223372036854775808) =/= 0) of 'true' -> (V52 bor -9223372036854775808); _ -> (V52 band 9223372036854775807) end end)), case ((V53 band 9223372036854775808) =/= 0) of 'true' -> (V53 bor -9223372036854775808); _ -> (V53 band 9223372036854775807) end end bsr begin (V54 = 56), case ((V54 band 9223372036854775808) =/= 0) of 'true' -> (V54 bor -9223372036854775808); _ -> (V54 band 9223372036854775807) end end)), begin (V57 = case ('Idris.Idris2.Prelude.EqOrd':'dn--un--<_Ord_Int'(V34, 0)) of 1 -> begin (V56 = (V55 + 1)), case ((V56 band 9223372036854775808) =/= 0) of 'true' -> (V56 bor -9223372036854775808); _ -> (V56 band 9223372036854775807) end end; 0 -> V55 end), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V57)) end end end end end end end}.
'dn--un--__Impl_FiniteBits_Bits8'() -> {'Data.Bits.dn--un--__mkFiniteBits', {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V11 = (V6 bsl begin (V8 = V7), begin (V9 = 256), begin (V10 = (V8 rem V9)), case ((V10 * V9) < 0) of 'true' -> (V10 + V9); _ -> V10 end end end end)), begin (V12 = 256), begin (V13 = (V11 rem V12)), case ((V13 * V12) < 0) of 'true' -> (V13 + V12); _ -> V13 end end end end end end, fun (V14) -> fun (V15) -> (V14 bsr begin (V16 = V15), begin (V17 = 256), begin (V18 = (V16 rem V17)), case ((V18 * V17) < 0) of 'true' -> (V18 + V17); _ -> V18 end end end end) end end, fun (V19) -> begin (V23 = (1 bsl begin (V20 = V19), begin (V21 = 256), begin (V22 = (V20 rem V21)), case ((V22 * V21) < 0) of 'true' -> (V22 + V21); _ -> V22 end end end end)), begin (V24 = 256), begin (V25 = (V23 rem V24)), case ((V25 * V24) < 0) of 'true' -> (V25 + V24); _ -> V25 end end end end end, 0, fun (V26) -> (255 bxor V26) end, 255, fun (V27) -> fun (V28) -> (V27 bxor begin (V32 = (1 bsl begin (V29 = V28), begin (V30 = 256), begin (V31 = (V29 rem V30)), case ((V31 * V30) < 0) of 'true' -> (V31 + V30); _ -> V31 end end end end)), begin (V33 = 256), begin (V34 = (V32 rem V33)), case ((V34 * V33) < 0) of 'true' -> (V34 + V33); _ -> V34 end end end end) end end, fun (V35) -> fun (V36) -> (V35 bxor (begin (V40 = (1 bsl begin (V37 = V36), begin (V38 = 256), begin (V39 = (V37 rem V38)), case ((V39 * V38) < 0) of 'true' -> (V39 + V38); _ -> V39 end end end end)), begin (V41 = 256), begin (V42 = (V40 rem V41)), case ((V42 * V41) < 0) of 'true' -> (V42 + V41); _ -> V42 end end end end band V35)) end end, fun (V43) -> fun (V44) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Bits8'((V43 band begin (V48 = (1 bsl begin (V45 = V44), begin (V46 = 256), begin (V47 = (V45 rem V46)), case ((V47 * V46) < 0) of 'true' -> (V47 + V46); _ -> V47 end end end end)), begin (V49 = 256), begin (V50 = (V48 rem V49)), case ((V50 * V49) < 0) of 'true' -> (V50 + V49); _ -> V50 end end end end), 0)) end end, fun (V51) -> fun (V52) -> (V51 bor begin (V56 = (1 bsl begin (V53 = V52), begin (V54 = 256), begin (V55 = (V53 rem V54)), case ((V55 * V54) < 0) of 'true' -> (V55 + V54); _ -> V55 end end end end)), begin (V57 = 256), begin (V58 = (V56 rem V57)), case ((V58 * V57) < 0) of 'true' -> (V58 + V57); _ -> V58 end end end end) end end}, 8, fun (V59) -> V59 end, fun (V60) -> begin (V64 = begin (V61 = ((V60 band 85) + ((V60 bsr 1) band 85))), begin (V62 = 256), begin (V63 = (V61 rem V62)), case ((V63 * V62) < 0) of 'true' -> (V63 + V62); _ -> V63 end end end end), begin (V68 = begin (V65 = ((V64 band 51) + ((V64 bsr 2) band 51))), begin (V66 = 256), begin (V67 = (V65 rem V66)), case ((V67 * V66) < 0) of 'true' -> (V67 + V66); _ -> V67 end end end end), begin (V72 = (begin (V69 = (V68 + (V68 bsr 4))), begin (V70 = 256), begin (V71 = (V69 rem V70)), case ((V71 * V70) < 0) of 'true' -> (V71 + V70); _ -> V71 end end end end band 15)), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V72)) end end end end}.
'dn--un--__Impl_FiniteBits_Bits64'() -> {'Data.Bits.dn--un--__mkFiniteBits', {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V11 = (V6 bsl begin (V8 = V7), begin (V9 = 18446744073709551616), begin (V10 = (V8 rem V9)), case ((V10 * V9) < 0) of 'true' -> (V10 + V9); _ -> V10 end end end end)), begin (V12 = 18446744073709551616), begin (V13 = (V11 rem V12)), case ((V13 * V12) < 0) of 'true' -> (V13 + V12); _ -> V13 end end end end end end, fun (V14) -> fun (V15) -> (V14 bsr begin (V16 = V15), begin (V17 = 18446744073709551616), begin (V18 = (V16 rem V17)), case ((V18 * V17) < 0) of 'true' -> (V18 + V17); _ -> V18 end end end end) end end, fun (V19) -> begin (V23 = (1 bsl begin (V20 = V19), begin (V21 = 18446744073709551616), begin (V22 = (V20 rem V21)), case ((V22 * V21) < 0) of 'true' -> (V22 + V21); _ -> V22 end end end end)), begin (V24 = 18446744073709551616), begin (V25 = (V23 rem V24)), case ((V25 * V24) < 0) of 'true' -> (V25 + V24); _ -> V25 end end end end end, 0, fun (V26) -> (18446744073709551615 bxor V26) end, 18446744073709551615, fun (V27) -> fun (V28) -> (V27 bxor begin (V32 = (1 bsl begin (V29 = V28), begin (V30 = 18446744073709551616), begin (V31 = (V29 rem V30)), case ((V31 * V30) < 0) of 'true' -> (V31 + V30); _ -> V31 end end end end)), begin (V33 = 18446744073709551616), begin (V34 = (V32 rem V33)), case ((V34 * V33) < 0) of 'true' -> (V34 + V33); _ -> V34 end end end end) end end, fun (V35) -> fun (V36) -> (V35 bxor (begin (V40 = (1 bsl begin (V37 = V36), begin (V38 = 18446744073709551616), begin (V39 = (V37 rem V38)), case ((V39 * V38) < 0) of 'true' -> (V39 + V38); _ -> V39 end end end end)), begin (V41 = 18446744073709551616), begin (V42 = (V40 rem V41)), case ((V42 * V41) < 0) of 'true' -> (V42 + V41); _ -> V42 end end end end band V35)) end end, fun (V43) -> fun (V44) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Bits64'((V43 band begin (V48 = (1 bsl begin (V45 = V44), begin (V46 = 18446744073709551616), begin (V47 = (V45 rem V46)), case ((V47 * V46) < 0) of 'true' -> (V47 + V46); _ -> V47 end end end end)), begin (V49 = 18446744073709551616), begin (V50 = (V48 rem V49)), case ((V50 * V49) < 0) of 'true' -> (V50 + V49); _ -> V50 end end end end), 0)) end end, fun (V51) -> fun (V52) -> (V51 bor begin (V56 = (1 bsl begin (V53 = V52), begin (V54 = 18446744073709551616), begin (V55 = (V53 rem V54)), case ((V55 * V54) < 0) of 'true' -> (V55 + V54); _ -> V55 end end end end)), begin (V57 = 18446744073709551616), begin (V58 = (V56 rem V57)), case ((V58 * V57) < 0) of 'true' -> (V58 + V57); _ -> V58 end end end end) end end}, 64, fun (V59) -> V59 end, fun (V60) -> begin (V64 = begin (V61 = ((V60 band 6148914691236517205) + ((V60 bsr 1) band 6148914691236517205))), begin (V62 = 18446744073709551616), begin (V63 = (V61 rem V62)), case ((V63 * V62) < 0) of 'true' -> (V63 + V62); _ -> V63 end end end end), begin (V68 = begin (V65 = ((V64 band 3689348814741910323) + ((V64 bsr 2) band 3689348814741910323))), begin (V66 = 18446744073709551616), begin (V67 = (V65 rem V66)), case ((V67 * V66) < 0) of 'true' -> (V67 + V66); _ -> V67 end end end end), begin (V72 = (begin (V69 = (V68 + (V68 bsr 4))), begin (V70 = 18446744073709551616), begin (V71 = (V69 rem V70)), case ((V71 * V70) < 0) of 'true' -> (V71 + V70); _ -> V71 end end end end band 1085102592571150095)), begin (V76 = (begin (V73 = (V72 * 72340172838076673)), begin (V74 = 18446744073709551616), begin (V75 = (V73 rem V74)), case ((V75 * V74) < 0) of 'true' -> (V75 + V74); _ -> V75 end end end end bsr 56)), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V76)) end end end end end}.
'dn--un--__Impl_FiniteBits_Bits32'() -> {'Data.Bits.dn--un--__mkFiniteBits', {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V11 = (V6 bsl begin (V8 = V7), begin (V9 = 4294967296), begin (V10 = (V8 rem V9)), case ((V10 * V9) < 0) of 'true' -> (V10 + V9); _ -> V10 end end end end)), begin (V12 = 4294967296), begin (V13 = (V11 rem V12)), case ((V13 * V12) < 0) of 'true' -> (V13 + V12); _ -> V13 end end end end end end, fun (V14) -> fun (V15) -> (V14 bsr begin (V16 = V15), begin (V17 = 4294967296), begin (V18 = (V16 rem V17)), case ((V18 * V17) < 0) of 'true' -> (V18 + V17); _ -> V18 end end end end) end end, fun (V19) -> begin (V23 = (1 bsl begin (V20 = V19), begin (V21 = 4294967296), begin (V22 = (V20 rem V21)), case ((V22 * V21) < 0) of 'true' -> (V22 + V21); _ -> V22 end end end end)), begin (V24 = 4294967296), begin (V25 = (V23 rem V24)), case ((V25 * V24) < 0) of 'true' -> (V25 + V24); _ -> V25 end end end end end, 0, fun (V26) -> (4294967295 bxor V26) end, 4294967295, fun (V27) -> fun (V28) -> (V27 bxor begin (V32 = (1 bsl begin (V29 = V28), begin (V30 = 4294967296), begin (V31 = (V29 rem V30)), case ((V31 * V30) < 0) of 'true' -> (V31 + V30); _ -> V31 end end end end)), begin (V33 = 4294967296), begin (V34 = (V32 rem V33)), case ((V34 * V33) < 0) of 'true' -> (V34 + V33); _ -> V34 end end end end) end end, fun (V35) -> fun (V36) -> (V35 bxor (begin (V40 = (1 bsl begin (V37 = V36), begin (V38 = 4294967296), begin (V39 = (V37 rem V38)), case ((V39 * V38) < 0) of 'true' -> (V39 + V38); _ -> V39 end end end end)), begin (V41 = 4294967296), begin (V42 = (V40 rem V41)), case ((V42 * V41) < 0) of 'true' -> (V42 + V41); _ -> V42 end end end end band V35)) end end, fun (V43) -> fun (V44) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Bits32'((V43 band begin (V48 = (1 bsl begin (V45 = V44), begin (V46 = 4294967296), begin (V47 = (V45 rem V46)), case ((V47 * V46) < 0) of 'true' -> (V47 + V46); _ -> V47 end end end end)), begin (V49 = 4294967296), begin (V50 = (V48 rem V49)), case ((V50 * V49) < 0) of 'true' -> (V50 + V49); _ -> V50 end end end end), 0)) end end, fun (V51) -> fun (V52) -> (V51 bor begin (V56 = (1 bsl begin (V53 = V52), begin (V54 = 4294967296), begin (V55 = (V53 rem V54)), case ((V55 * V54) < 0) of 'true' -> (V55 + V54); _ -> V55 end end end end)), begin (V57 = 4294967296), begin (V58 = (V56 rem V57)), case ((V58 * V57) < 0) of 'true' -> (V58 + V57); _ -> V58 end end end end) end end}, 32, fun (V59) -> V59 end, fun (V60) -> begin (V64 = begin (V61 = ((V60 band 1431655765) + ((V60 bsr 1) band 1431655765))), begin (V62 = 4294967296), begin (V63 = (V61 rem V62)), case ((V63 * V62) < 0) of 'true' -> (V63 + V62); _ -> V63 end end end end), begin (V68 = begin (V65 = ((V64 band 858993459) + ((V64 bsr 2) band 858993459))), begin (V66 = 4294967296), begin (V67 = (V65 rem V66)), case ((V67 * V66) < 0) of 'true' -> (V67 + V66); _ -> V67 end end end end), begin (V72 = (begin (V69 = (V68 + (V68 bsr 4))), begin (V70 = 4294967296), begin (V71 = (V69 rem V70)), case ((V71 * V70) < 0) of 'true' -> (V71 + V70); _ -> V71 end end end end band 252645135)), begin (V76 = (begin (V73 = (V72 * 16843009)), begin (V74 = 4294967296), begin (V75 = (V73 rem V74)), case ((V75 * V74) < 0) of 'true' -> (V75 + V74); _ -> V75 end end end end bsr 24)), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V76)) end end end end end}.
'dn--un--__Impl_FiniteBits_Bits16'() -> {'Data.Bits.dn--un--__mkFiniteBits', {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V11 = (V6 bsl begin (V8 = V7), begin (V9 = 65536), begin (V10 = (V8 rem V9)), case ((V10 * V9) < 0) of 'true' -> (V10 + V9); _ -> V10 end end end end)), begin (V12 = 65536), begin (V13 = (V11 rem V12)), case ((V13 * V12) < 0) of 'true' -> (V13 + V12); _ -> V13 end end end end end end, fun (V14) -> fun (V15) -> (V14 bsr begin (V16 = V15), begin (V17 = 65536), begin (V18 = (V16 rem V17)), case ((V18 * V17) < 0) of 'true' -> (V18 + V17); _ -> V18 end end end end) end end, fun (V19) -> begin (V23 = (1 bsl begin (V20 = V19), begin (V21 = 65536), begin (V22 = (V20 rem V21)), case ((V22 * V21) < 0) of 'true' -> (V22 + V21); _ -> V22 end end end end)), begin (V24 = 65536), begin (V25 = (V23 rem V24)), case ((V25 * V24) < 0) of 'true' -> (V25 + V24); _ -> V25 end end end end end, 0, fun (V26) -> (65535 bxor V26) end, 65535, fun (V27) -> fun (V28) -> (V27 bxor begin (V32 = (1 bsl begin (V29 = V28), begin (V30 = 65536), begin (V31 = (V29 rem V30)), case ((V31 * V30) < 0) of 'true' -> (V31 + V30); _ -> V31 end end end end)), begin (V33 = 65536), begin (V34 = (V32 rem V33)), case ((V34 * V33) < 0) of 'true' -> (V34 + V33); _ -> V34 end end end end) end end, fun (V35) -> fun (V36) -> (V35 bxor (begin (V40 = (1 bsl begin (V37 = V36), begin (V38 = 65536), begin (V39 = (V37 rem V38)), case ((V39 * V38) < 0) of 'true' -> (V39 + V38); _ -> V39 end end end end)), begin (V41 = 65536), begin (V42 = (V40 rem V41)), case ((V42 * V41) < 0) of 'true' -> (V42 + V41); _ -> V42 end end end end band V35)) end end, fun (V43) -> fun (V44) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Bits16'((V43 band begin (V48 = (1 bsl begin (V45 = V44), begin (V46 = 65536), begin (V47 = (V45 rem V46)), case ((V47 * V46) < 0) of 'true' -> (V47 + V46); _ -> V47 end end end end)), begin (V49 = 65536), begin (V50 = (V48 rem V49)), case ((V50 * V49) < 0) of 'true' -> (V50 + V49); _ -> V50 end end end end), 0)) end end, fun (V51) -> fun (V52) -> (V51 bor begin (V56 = (1 bsl begin (V53 = V52), begin (V54 = 65536), begin (V55 = (V53 rem V54)), case ((V55 * V54) < 0) of 'true' -> (V55 + V54); _ -> V55 end end end end)), begin (V57 = 65536), begin (V58 = (V56 rem V57)), case ((V58 * V57) < 0) of 'true' -> (V58 + V57); _ -> V58 end end end end) end end}, 16, fun (V59) -> V59 end, fun (V60) -> begin (V64 = begin (V61 = ((V60 band 21845) + ((V60 bsr 1) band 21845))), begin (V62 = 65536), begin (V63 = (V61 rem V62)), case ((V63 * V62) < 0) of 'true' -> (V63 + V62); _ -> V63 end end end end), begin (V68 = begin (V65 = ((V64 band 13107) + ((V64 bsr 2) band 13107))), begin (V66 = 65536), begin (V67 = (V65 rem V66)), case ((V67 * V66) < 0) of 'true' -> (V67 + V66); _ -> V67 end end end end), begin (V72 = (begin (V69 = (V68 + (V68 bsr 4))), begin (V70 = 65536), begin (V71 = (V69 rem V70)), case ((V71 * V70) < 0) of 'true' -> (V71 + V70); _ -> V71 end end end end band 3855)), begin (V76 = (begin (V73 = (V72 * 257)), begin (V74 = 65536), begin (V75 = (V73 rem V74)), case ((V75 * V74) < 0) of 'true' -> (V75 + V74); _ -> V75 end end end end bsr 8)), ('Idris.Idris2.Prelude.Types':'un--prim__integerToNat'(V76)) end end end end end}.
'dn--un--__Impl_Bits_Integer'() -> {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> (V6 bsl V7) end end, fun (V8) -> fun (V9) -> (V8 bsr V9) end end, fun (V10) -> (1 bsl V10) end, 0, fun (V11) -> (-1 bxor V11) end, -1, fun (V12) -> fun (V13) -> (V12 bxor (1 bsl V13)) end end, fun (V14) -> fun (V15) -> (V14 bxor ((1 bsl V15) band V14)) end end, fun (V16) -> fun (V17) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Integer'((V16 band (1 bsl V17)), 0)) end end, fun (V18) -> fun (V19) -> (V18 bor (1 bsl V19)) end end}.
'dn--un--__Impl_Bits_Int8'() -> {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V9 = (V6 bsl begin (V8 = V7), case ((V8 band 128) =/= 0) of 'true' -> (V8 bor -128); _ -> (V8 band 127) end end)), case ((V9 band 128) =/= 0) of 'true' -> (V9 bor -128); _ -> (V9 band 127) end end end end, fun (V10) -> fun (V11) -> (V10 bsr begin (V12 = V11), case ((V12 band 128) =/= 0) of 'true' -> (V12 bor -128); _ -> (V12 band 127) end end) end end, fun (V13) -> begin (V15 = (1 bsl begin (V14 = V13), case ((V14 band 128) =/= 0) of 'true' -> (V14 bor -128); _ -> (V14 band 127) end end)), case ((V15 band 128) =/= 0) of 'true' -> (V15 bor -128); _ -> (V15 band 127) end end end, 0, fun (V16) -> (-1 bxor V16) end, -1, fun (V17) -> fun (V18) -> (V17 bxor begin (V20 = (1 bsl begin (V19 = V18), case ((V19 band 128) =/= 0) of 'true' -> (V19 bor -128); _ -> (V19 band 127) end end)), case ((V20 band 128) =/= 0) of 'true' -> (V20 bor -128); _ -> (V20 band 127) end end) end end, fun (V21) -> fun (V22) -> (V21 bxor (begin (V24 = (1 bsl begin (V23 = V22), case ((V23 band 128) =/= 0) of 'true' -> (V23 bor -128); _ -> (V23 band 127) end end)), case ((V24 band 128) =/= 0) of 'true' -> (V24 bor -128); _ -> (V24 band 127) end end band V21)) end end, fun (V25) -> fun (V26) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int8'((V25 band begin (V28 = (1 bsl begin (V27 = V26), case ((V27 band 128) =/= 0) of 'true' -> (V27 bor -128); _ -> (V27 band 127) end end)), case ((V28 band 128) =/= 0) of 'true' -> (V28 bor -128); _ -> (V28 band 127) end end), 0)) end end, fun (V29) -> fun (V30) -> (V29 bor begin (V32 = (1 bsl begin (V31 = V30), case ((V31 band 128) =/= 0) of 'true' -> (V31 bor -128); _ -> (V31 band 127) end end)), case ((V32 band 128) =/= 0) of 'true' -> (V32 bor -128); _ -> (V32 band 127) end end) end end}.
'dn--un--__Impl_Bits_Int64'() -> {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V9 = (V6 bsl begin (V8 = V7), case ((V8 band 9223372036854775808) =/= 0) of 'true' -> (V8 bor -9223372036854775808); _ -> (V8 band 9223372036854775807) end end)), case ((V9 band 9223372036854775808) =/= 0) of 'true' -> (V9 bor -9223372036854775808); _ -> (V9 band 9223372036854775807) end end end end, fun (V10) -> fun (V11) -> (V10 bsr begin (V12 = V11), case ((V12 band 9223372036854775808) =/= 0) of 'true' -> (V12 bor -9223372036854775808); _ -> (V12 band 9223372036854775807) end end) end end, fun (V13) -> begin (V15 = (1 bsl begin (V14 = V13), case ((V14 band 9223372036854775808) =/= 0) of 'true' -> (V14 bor -9223372036854775808); _ -> (V14 band 9223372036854775807) end end)), case ((V15 band 9223372036854775808) =/= 0) of 'true' -> (V15 bor -9223372036854775808); _ -> (V15 band 9223372036854775807) end end end, 0, fun (V16) -> (-1 bxor V16) end, -1, fun (V17) -> fun (V18) -> (V17 bxor begin (V20 = (1 bsl begin (V19 = V18), case ((V19 band 9223372036854775808) =/= 0) of 'true' -> (V19 bor -9223372036854775808); _ -> (V19 band 9223372036854775807) end end)), case ((V20 band 9223372036854775808) =/= 0) of 'true' -> (V20 bor -9223372036854775808); _ -> (V20 band 9223372036854775807) end end) end end, fun (V21) -> fun (V22) -> (V21 bxor (begin (V24 = (1 bsl begin (V23 = V22), case ((V23 band 9223372036854775808) =/= 0) of 'true' -> (V23 bor -9223372036854775808); _ -> (V23 band 9223372036854775807) end end)), case ((V24 band 9223372036854775808) =/= 0) of 'true' -> (V24 bor -9223372036854775808); _ -> (V24 band 9223372036854775807) end end band V21)) end end, fun (V25) -> fun (V26) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int64'((V25 band begin (V28 = (1 bsl begin (V27 = V26), case ((V27 band 9223372036854775808) =/= 0) of 'true' -> (V27 bor -9223372036854775808); _ -> (V27 band 9223372036854775807) end end)), case ((V28 band 9223372036854775808) =/= 0) of 'true' -> (V28 bor -9223372036854775808); _ -> (V28 band 9223372036854775807) end end), 0)) end end, fun (V29) -> fun (V30) -> (V29 bor begin (V32 = (1 bsl begin (V31 = V30), case ((V31 band 9223372036854775808) =/= 0) of 'true' -> (V31 bor -9223372036854775808); _ -> (V31 band 9223372036854775807) end end)), case ((V32 band 9223372036854775808) =/= 0) of 'true' -> (V32 bor -9223372036854775808); _ -> (V32 band 9223372036854775807) end end) end end}.
'dn--un--__Impl_Bits_Int32'() -> {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V9 = (V6 bsl begin (V8 = V7), case ((V8 band 2147483648) =/= 0) of 'true' -> (V8 bor -2147483648); _ -> (V8 band 2147483647) end end)), case ((V9 band 2147483648) =/= 0) of 'true' -> (V9 bor -2147483648); _ -> (V9 band 2147483647) end end end end, fun (V10) -> fun (V11) -> (V10 bsr begin (V12 = V11), case ((V12 band 2147483648) =/= 0) of 'true' -> (V12 bor -2147483648); _ -> (V12 band 2147483647) end end) end end, fun (V13) -> begin (V15 = (1 bsl begin (V14 = V13), case ((V14 band 2147483648) =/= 0) of 'true' -> (V14 bor -2147483648); _ -> (V14 band 2147483647) end end)), case ((V15 band 2147483648) =/= 0) of 'true' -> (V15 bor -2147483648); _ -> (V15 band 2147483647) end end end, 0, fun (V16) -> (-1 bxor V16) end, -1, fun (V17) -> fun (V18) -> (V17 bxor begin (V20 = (1 bsl begin (V19 = V18), case ((V19 band 2147483648) =/= 0) of 'true' -> (V19 bor -2147483648); _ -> (V19 band 2147483647) end end)), case ((V20 band 2147483648) =/= 0) of 'true' -> (V20 bor -2147483648); _ -> (V20 band 2147483647) end end) end end, fun (V21) -> fun (V22) -> (V21 bxor (begin (V24 = (1 bsl begin (V23 = V22), case ((V23 band 2147483648) =/= 0) of 'true' -> (V23 bor -2147483648); _ -> (V23 band 2147483647) end end)), case ((V24 band 2147483648) =/= 0) of 'true' -> (V24 bor -2147483648); _ -> (V24 band 2147483647) end end band V21)) end end, fun (V25) -> fun (V26) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int32'((V25 band begin (V28 = (1 bsl begin (V27 = V26), case ((V27 band 2147483648) =/= 0) of 'true' -> (V27 bor -2147483648); _ -> (V27 band 2147483647) end end)), case ((V28 band 2147483648) =/= 0) of 'true' -> (V28 bor -2147483648); _ -> (V28 band 2147483647) end end), 0)) end end, fun (V29) -> fun (V30) -> (V29 bor begin (V32 = (1 bsl begin (V31 = V30), case ((V31 band 2147483648) =/= 0) of 'true' -> (V31 bor -2147483648); _ -> (V31 band 2147483647) end end)), case ((V32 band 2147483648) =/= 0) of 'true' -> (V32 bor -2147483648); _ -> (V32 band 2147483647) end end) end end}.
'dn--un--__Impl_Bits_Int16'() -> {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V9 = (V6 bsl begin (V8 = V7), case ((V8 band 32768) =/= 0) of 'true' -> (V8 bor -32768); _ -> (V8 band 32767) end end)), case ((V9 band 32768) =/= 0) of 'true' -> (V9 bor -32768); _ -> (V9 band 32767) end end end end, fun (V10) -> fun (V11) -> (V10 bsr begin (V12 = V11), case ((V12 band 32768) =/= 0) of 'true' -> (V12 bor -32768); _ -> (V12 band 32767) end end) end end, fun (V13) -> begin (V15 = (1 bsl begin (V14 = V13), case ((V14 band 32768) =/= 0) of 'true' -> (V14 bor -32768); _ -> (V14 band 32767) end end)), case ((V15 band 32768) =/= 0) of 'true' -> (V15 bor -32768); _ -> (V15 band 32767) end end end, 0, fun (V16) -> (-1 bxor V16) end, -1, fun (V17) -> fun (V18) -> (V17 bxor begin (V20 = (1 bsl begin (V19 = V18), case ((V19 band 32768) =/= 0) of 'true' -> (V19 bor -32768); _ -> (V19 band 32767) end end)), case ((V20 band 32768) =/= 0) of 'true' -> (V20 bor -32768); _ -> (V20 band 32767) end end) end end, fun (V21) -> fun (V22) -> (V21 bxor (begin (V24 = (1 bsl begin (V23 = V22), case ((V23 band 32768) =/= 0) of 'true' -> (V23 bor -32768); _ -> (V23 band 32767) end end)), case ((V24 band 32768) =/= 0) of 'true' -> (V24 bor -32768); _ -> (V24 band 32767) end end band V21)) end end, fun (V25) -> fun (V26) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int16'((V25 band begin (V28 = (1 bsl begin (V27 = V26), case ((V27 band 32768) =/= 0) of 'true' -> (V27 bor -32768); _ -> (V27 band 32767) end end)), case ((V28 band 32768) =/= 0) of 'true' -> (V28 bor -32768); _ -> (V28 band 32767) end end), 0)) end end, fun (V29) -> fun (V30) -> (V29 bor begin (V32 = (1 bsl begin (V31 = V30), case ((V31 band 32768) =/= 0) of 'true' -> (V31 bor -32768); _ -> (V31 band 32767) end end)), case ((V32 band 32768) =/= 0) of 'true' -> (V32 bor -32768); _ -> (V32 band 32767) end end) end end}.
'dn--un--__Impl_Bits_Int'() -> {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V9 = (V6 bsl begin (V8 = V7), case ((V8 band 9223372036854775808) =/= 0) of 'true' -> (V8 bor -9223372036854775808); _ -> (V8 band 9223372036854775807) end end)), case ((V9 band 9223372036854775808) =/= 0) of 'true' -> (V9 bor -9223372036854775808); _ -> (V9 band 9223372036854775807) end end end end, fun (V10) -> fun (V11) -> (V10 bsr begin (V12 = V11), case ((V12 band 9223372036854775808) =/= 0) of 'true' -> (V12 bor -9223372036854775808); _ -> (V12 band 9223372036854775807) end end) end end, fun (V13) -> begin (V15 = (1 bsl begin (V14 = V13), case ((V14 band 9223372036854775808) =/= 0) of 'true' -> (V14 bor -9223372036854775808); _ -> (V14 band 9223372036854775807) end end)), case ((V15 band 9223372036854775808) =/= 0) of 'true' -> (V15 bor -9223372036854775808); _ -> (V15 band 9223372036854775807) end end end, 0, fun (V16) -> (-1 bxor V16) end, -1, fun (V17) -> fun (V18) -> (V17 bxor begin (V20 = (1 bsl begin (V19 = V18), case ((V19 band 9223372036854775808) =/= 0) of 'true' -> (V19 bor -9223372036854775808); _ -> (V19 band 9223372036854775807) end end)), case ((V20 band 9223372036854775808) =/= 0) of 'true' -> (V20 bor -9223372036854775808); _ -> (V20 band 9223372036854775807) end end) end end, fun (V21) -> fun (V22) -> (V21 bxor (begin (V24 = (1 bsl begin (V23 = V22), case ((V23 band 9223372036854775808) =/= 0) of 'true' -> (V23 bor -9223372036854775808); _ -> (V23 band 9223372036854775807) end end)), case ((V24 band 9223372036854775808) =/= 0) of 'true' -> (V24 bor -9223372036854775808); _ -> (V24 band 9223372036854775807) end end band V21)) end end, fun (V25) -> fun (V26) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Int'((V25 band begin (V28 = (1 bsl begin (V27 = V26), case ((V27 band 9223372036854775808) =/= 0) of 'true' -> (V27 bor -9223372036854775808); _ -> (V27 band 9223372036854775807) end end)), case ((V28 band 9223372036854775808) =/= 0) of 'true' -> (V28 bor -9223372036854775808); _ -> (V28 band 9223372036854775807) end end), 0)) end end, fun (V29) -> fun (V30) -> (V29 bor begin (V32 = (1 bsl begin (V31 = V30), case ((V31 band 9223372036854775808) =/= 0) of 'true' -> (V31 bor -9223372036854775808); _ -> (V31 band 9223372036854775807) end end)), case ((V32 band 9223372036854775808) =/= 0) of 'true' -> (V32 bor -9223372036854775808); _ -> (V32 band 9223372036854775807) end end) end end}.
'dn--un--__Impl_Bits_Bits8'() -> {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V11 = (V6 bsl begin (V8 = V7), begin (V9 = 256), begin (V10 = (V8 rem V9)), case ((V10 * V9) < 0) of 'true' -> (V10 + V9); _ -> V10 end end end end)), begin (V12 = 256), begin (V13 = (V11 rem V12)), case ((V13 * V12) < 0) of 'true' -> (V13 + V12); _ -> V13 end end end end end end, fun (V14) -> fun (V15) -> (V14 bsr begin (V16 = V15), begin (V17 = 256), begin (V18 = (V16 rem V17)), case ((V18 * V17) < 0) of 'true' -> (V18 + V17); _ -> V18 end end end end) end end, fun (V19) -> begin (V23 = (1 bsl begin (V20 = V19), begin (V21 = 256), begin (V22 = (V20 rem V21)), case ((V22 * V21) < 0) of 'true' -> (V22 + V21); _ -> V22 end end end end)), begin (V24 = 256), begin (V25 = (V23 rem V24)), case ((V25 * V24) < 0) of 'true' -> (V25 + V24); _ -> V25 end end end end end, 0, fun (V26) -> (255 bxor V26) end, 255, fun (V27) -> fun (V28) -> (V27 bxor begin (V32 = (1 bsl begin (V29 = V28), begin (V30 = 256), begin (V31 = (V29 rem V30)), case ((V31 * V30) < 0) of 'true' -> (V31 + V30); _ -> V31 end end end end)), begin (V33 = 256), begin (V34 = (V32 rem V33)), case ((V34 * V33) < 0) of 'true' -> (V34 + V33); _ -> V34 end end end end) end end, fun (V35) -> fun (V36) -> (V35 bxor (begin (V40 = (1 bsl begin (V37 = V36), begin (V38 = 256), begin (V39 = (V37 rem V38)), case ((V39 * V38) < 0) of 'true' -> (V39 + V38); _ -> V39 end end end end)), begin (V41 = 256), begin (V42 = (V40 rem V41)), case ((V42 * V41) < 0) of 'true' -> (V42 + V41); _ -> V42 end end end end band V35)) end end, fun (V43) -> fun (V44) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Bits8'((V43 band begin (V48 = (1 bsl begin (V45 = V44), begin (V46 = 256), begin (V47 = (V45 rem V46)), case ((V47 * V46) < 0) of 'true' -> (V47 + V46); _ -> V47 end end end end)), begin (V49 = 256), begin (V50 = (V48 rem V49)), case ((V50 * V49) < 0) of 'true' -> (V50 + V49); _ -> V50 end end end end), 0)) end end, fun (V51) -> fun (V52) -> (V51 bor begin (V56 = (1 bsl begin (V53 = V52), begin (V54 = 256), begin (V55 = (V53 rem V54)), case ((V55 * V54) < 0) of 'true' -> (V55 + V54); _ -> V55 end end end end)), begin (V57 = 256), begin (V58 = (V56 rem V57)), case ((V58 * V57) < 0) of 'true' -> (V58 + V57); _ -> V58 end end end end) end end}.
'dn--un--__Impl_Bits_Bits64'() -> {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V11 = (V6 bsl begin (V8 = V7), begin (V9 = 18446744073709551616), begin (V10 = (V8 rem V9)), case ((V10 * V9) < 0) of 'true' -> (V10 + V9); _ -> V10 end end end end)), begin (V12 = 18446744073709551616), begin (V13 = (V11 rem V12)), case ((V13 * V12) < 0) of 'true' -> (V13 + V12); _ -> V13 end end end end end end, fun (V14) -> fun (V15) -> (V14 bsr begin (V16 = V15), begin (V17 = 18446744073709551616), begin (V18 = (V16 rem V17)), case ((V18 * V17) < 0) of 'true' -> (V18 + V17); _ -> V18 end end end end) end end, fun (V19) -> begin (V23 = (1 bsl begin (V20 = V19), begin (V21 = 18446744073709551616), begin (V22 = (V20 rem V21)), case ((V22 * V21) < 0) of 'true' -> (V22 + V21); _ -> V22 end end end end)), begin (V24 = 18446744073709551616), begin (V25 = (V23 rem V24)), case ((V25 * V24) < 0) of 'true' -> (V25 + V24); _ -> V25 end end end end end, 0, fun (V26) -> (18446744073709551615 bxor V26) end, 18446744073709551615, fun (V27) -> fun (V28) -> (V27 bxor begin (V32 = (1 bsl begin (V29 = V28), begin (V30 = 18446744073709551616), begin (V31 = (V29 rem V30)), case ((V31 * V30) < 0) of 'true' -> (V31 + V30); _ -> V31 end end end end)), begin (V33 = 18446744073709551616), begin (V34 = (V32 rem V33)), case ((V34 * V33) < 0) of 'true' -> (V34 + V33); _ -> V34 end end end end) end end, fun (V35) -> fun (V36) -> (V35 bxor (begin (V40 = (1 bsl begin (V37 = V36), begin (V38 = 18446744073709551616), begin (V39 = (V37 rem V38)), case ((V39 * V38) < 0) of 'true' -> (V39 + V38); _ -> V39 end end end end)), begin (V41 = 18446744073709551616), begin (V42 = (V40 rem V41)), case ((V42 * V41) < 0) of 'true' -> (V42 + V41); _ -> V42 end end end end band V35)) end end, fun (V43) -> fun (V44) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Bits64'((V43 band begin (V48 = (1 bsl begin (V45 = V44), begin (V46 = 18446744073709551616), begin (V47 = (V45 rem V46)), case ((V47 * V46) < 0) of 'true' -> (V47 + V46); _ -> V47 end end end end)), begin (V49 = 18446744073709551616), begin (V50 = (V48 rem V49)), case ((V50 * V49) < 0) of 'true' -> (V50 + V49); _ -> V50 end end end end), 0)) end end, fun (V51) -> fun (V52) -> (V51 bor begin (V56 = (1 bsl begin (V53 = V52), begin (V54 = 18446744073709551616), begin (V55 = (V53 rem V54)), case ((V55 * V54) < 0) of 'true' -> (V55 + V54); _ -> V55 end end end end)), begin (V57 = 18446744073709551616), begin (V58 = (V56 rem V57)), case ((V58 * V57) < 0) of 'true' -> (V58 + V57); _ -> V58 end end end end) end end}.
'dn--un--__Impl_Bits_Bits32'() -> {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V11 = (V6 bsl begin (V8 = V7), begin (V9 = 4294967296), begin (V10 = (V8 rem V9)), case ((V10 * V9) < 0) of 'true' -> (V10 + V9); _ -> V10 end end end end)), begin (V12 = 4294967296), begin (V13 = (V11 rem V12)), case ((V13 * V12) < 0) of 'true' -> (V13 + V12); _ -> V13 end end end end end end, fun (V14) -> fun (V15) -> (V14 bsr begin (V16 = V15), begin (V17 = 4294967296), begin (V18 = (V16 rem V17)), case ((V18 * V17) < 0) of 'true' -> (V18 + V17); _ -> V18 end end end end) end end, fun (V19) -> begin (V23 = (1 bsl begin (V20 = V19), begin (V21 = 4294967296), begin (V22 = (V20 rem V21)), case ((V22 * V21) < 0) of 'true' -> (V22 + V21); _ -> V22 end end end end)), begin (V24 = 4294967296), begin (V25 = (V23 rem V24)), case ((V25 * V24) < 0) of 'true' -> (V25 + V24); _ -> V25 end end end end end, 0, fun (V26) -> (4294967295 bxor V26) end, 4294967295, fun (V27) -> fun (V28) -> (V27 bxor begin (V32 = (1 bsl begin (V29 = V28), begin (V30 = 4294967296), begin (V31 = (V29 rem V30)), case ((V31 * V30) < 0) of 'true' -> (V31 + V30); _ -> V31 end end end end)), begin (V33 = 4294967296), begin (V34 = (V32 rem V33)), case ((V34 * V33) < 0) of 'true' -> (V34 + V33); _ -> V34 end end end end) end end, fun (V35) -> fun (V36) -> (V35 bxor (begin (V40 = (1 bsl begin (V37 = V36), begin (V38 = 4294967296), begin (V39 = (V37 rem V38)), case ((V39 * V38) < 0) of 'true' -> (V39 + V38); _ -> V39 end end end end)), begin (V41 = 4294967296), begin (V42 = (V40 rem V41)), case ((V42 * V41) < 0) of 'true' -> (V42 + V41); _ -> V42 end end end end band V35)) end end, fun (V43) -> fun (V44) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Bits32'((V43 band begin (V48 = (1 bsl begin (V45 = V44), begin (V46 = 4294967296), begin (V47 = (V45 rem V46)), case ((V47 * V46) < 0) of 'true' -> (V47 + V46); _ -> V47 end end end end)), begin (V49 = 4294967296), begin (V50 = (V48 rem V49)), case ((V50 * V49) < 0) of 'true' -> (V50 + V49); _ -> V50 end end end end), 0)) end end, fun (V51) -> fun (V52) -> (V51 bor begin (V56 = (1 bsl begin (V53 = V52), begin (V54 = 4294967296), begin (V55 = (V53 rem V54)), case ((V55 * V54) < 0) of 'true' -> (V55 + V54); _ -> V55 end end end end)), begin (V57 = 4294967296), begin (V58 = (V56 rem V57)), case ((V58 * V57) < 0) of 'true' -> (V58 + V57); _ -> V58 end end end end) end end}.
'dn--un--__Impl_Bits_Bits16'() -> {'Data.Bits.dn--un--__mkBits', fun (V0) -> fun (V1) -> (V0 band V1) end end, fun (V2) -> fun (V3) -> (V2 bor V3) end end, fun (V4) -> fun (V5) -> (V4 bxor V5) end end, fun (V6) -> fun (V7) -> begin (V11 = (V6 bsl begin (V8 = V7), begin (V9 = 65536), begin (V10 = (V8 rem V9)), case ((V10 * V9) < 0) of 'true' -> (V10 + V9); _ -> V10 end end end end)), begin (V12 = 65536), begin (V13 = (V11 rem V12)), case ((V13 * V12) < 0) of 'true' -> (V13 + V12); _ -> V13 end end end end end end, fun (V14) -> fun (V15) -> (V14 bsr begin (V16 = V15), begin (V17 = 65536), begin (V18 = (V16 rem V17)), case ((V18 * V17) < 0) of 'true' -> (V18 + V17); _ -> V18 end end end end) end end, fun (V19) -> begin (V23 = (1 bsl begin (V20 = V19), begin (V21 = 65536), begin (V22 = (V20 rem V21)), case ((V22 * V21) < 0) of 'true' -> (V22 + V21); _ -> V22 end end end end)), begin (V24 = 65536), begin (V25 = (V23 rem V24)), case ((V25 * V24) < 0) of 'true' -> (V25 + V24); _ -> V25 end end end end end, 0, fun (V26) -> (65535 bxor V26) end, 65535, fun (V27) -> fun (V28) -> (V27 bxor begin (V32 = (1 bsl begin (V29 = V28), begin (V30 = 65536), begin (V31 = (V29 rem V30)), case ((V31 * V30) < 0) of 'true' -> (V31 + V30); _ -> V31 end end end end)), begin (V33 = 65536), begin (V34 = (V32 rem V33)), case ((V34 * V33) < 0) of 'true' -> (V34 + V33); _ -> V34 end end end end) end end, fun (V35) -> fun (V36) -> (V35 bxor (begin (V40 = (1 bsl begin (V37 = V36), begin (V38 = 65536), begin (V39 = (V37 rem V38)), case ((V39 * V38) < 0) of 'true' -> (V39 + V38); _ -> V39 end end end end)), begin (V41 = 65536), begin (V42 = (V40 rem V41)), case ((V42 * V41) < 0) of 'true' -> (V42 + V41); _ -> V42 end end end end band V35)) end end, fun (V43) -> fun (V44) -> ('Idris.Idris2.Prelude.EqOrd':'dn--un--/=_Eq_Bits16'((V43 band begin (V48 = (1 bsl begin (V45 = V44), begin (V46 = 65536), begin (V47 = (V45 rem V46)), case ((V47 * V46) < 0) of 'true' -> (V47 + V46); _ -> V47 end end end end)), begin (V49 = 65536), begin (V50 = (V48 rem V49)), case ((V50 * V49) < 0) of 'true' -> (V50 + V49); _ -> V50 end end end end), 0)) end end, fun (V51) -> fun (V52) -> (V51 bor begin (V56 = (1 bsl begin (V53 = V52), begin (V54 = 65536), begin (V55 = (V53 rem V54)), case ((V55 * V54) < 0) of 'true' -> (V55 + V54); _ -> V55 end end end end)), begin (V57 = 65536), begin (V58 = (V56 rem V57)), case ((V58 * V57) < 0) of 'true' -> (V58 + V57); _ -> V58 end end end end) end end}.
'dn--un--__FiniteBits_(Bits a)'(V0) -> case V0 of {'Data.Bits.dn--un--__mkFiniteBits', V1, V2, V3, V4} -> V1 end.
'dn--un--.|._Bits_Integer'(V0, V1) -> (V0 bor V1).
'dn--un--.|._Bits_Int8'(V0, V1) -> (V0 bor V1).
'dn--un--.|._Bits_Int64'(V0, V1) -> (V0 bor V1).
'dn--un--.|._Bits_Int32'(V0, V1) -> (V0 bor V1).
'dn--un--.|._Bits_Int16'(V0, V1) -> (V0 bor V1).
'dn--un--.|._Bits_Int'(V0, V1) -> (V0 bor V1).
'dn--un--.|._Bits_Bits8'(V0, V1) -> (V0 bor V1).
'dn--un--.|._Bits_Bits64'(V0, V1) -> (V0 bor V1).
'dn--un--.|._Bits_Bits32'(V0, V1) -> (V0 bor V1).
'dn--un--.|._Bits_Bits16'(V0, V1) -> (V0 bor V1).
'dn--un--.&._Bits_Integer'(V0, V1) -> (V0 band V1).
'dn--un--.&._Bits_Int8'(V0, V1) -> (V0 band V1).
'dn--un--.&._Bits_Int64'(V0, V1) -> (V0 band V1).
'dn--un--.&._Bits_Int32'(V0, V1) -> (V0 band V1).
'dn--un--.&._Bits_Int16'(V0, V1) -> (V0 band V1).
'dn--un--.&._Bits_Int'(V0, V1) -> (V0 band V1).
'dn--un--.&._Bits_Bits8'(V0, V1) -> (V0 band V1).
'dn--un--.&._Bits_Bits64'(V0, V1) -> (V0 band V1).
'dn--un--.&._Bits_Bits32'(V0, V1) -> (V0 band V1).
'dn--un--.&._Bits_Bits16'(V0, V1) -> (V0 band V1).
'un--zeroBits'(V0) -> case V0 of {'Data.Bits.dn--un--__mkBits', V1, V2, V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13} -> V7 end.
'un--xor'(V0, V1, V2) -> case V0 of {'Data.Bits.dn--un--__mkBits', V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, V14, V15} -> ((V5(V1))(V2)) end.
'un--testBit'(V0, V1, V2) -> case V0 of {'Data.Bits.dn--un--__mkBits', V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, V14, V15} -> ((V14(V1))(V2)) end.
'un--shiftR'(V0, V1, V2) -> case V0 of {'Data.Bits.dn--un--__mkBits', V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, V14, V15} -> ((V7(V1))(V2)) end.
'un--shiftL'(V0, V1, V2) -> case V0 of {'Data.Bits.dn--un--__mkBits', V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, V14, V15} -> ((V6(V1))(V2)) end.
'un--setBit'(V0, V1, V2) -> case V0 of {'Data.Bits.dn--un--__mkBits', V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, V14, V15} -> ((V15(V1))(V2)) end.
'un--popCount'(V0, V1) -> case V0 of {'Data.Bits.dn--un--__mkFiniteBits', V2, V3, V4, V5} -> (V5(V1)) end.
'un--oneBits'(V0) -> case V0 of {'Data.Bits.dn--un--__mkBits', V1, V2, V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13} -> V9 end.
'un--complementBit'(V0, V1, V2) -> case V0 of {'Data.Bits.dn--un--__mkBits', V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, V14, V15} -> ((V12(V1))(V2)) end.
'un--complement'(V0, V1) -> case V0 of {'Data.Bits.dn--un--__mkBits', V2, V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, V14} -> (V9(V1)) end.
'un--clearBit'(V0, V1, V2) -> case V0 of {'Data.Bits.dn--un--__mkBits', V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, V14, V15} -> ((V13(V1))(V2)) end.
'un--bitsToIndex'(V0, V1) -> case V0 of {'Data.Bits.dn--un--__mkFiniteBits', V2, V3, V4, V5} -> (V4(V1)) end.
'un--bitSize'(V0) -> case V0 of {'Data.Bits.dn--un--__mkFiniteBits', V1, V2, V3, V4} -> V2 end.
'un--bit'(V0, V1) -> case V0 of {'Data.Bits.dn--un--__mkBits', V2, V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, V14} -> (V7(V1)) end.
'un--.|.'(V0, V1, V2) -> case V0 of {'Data.Bits.dn--un--__mkBits', V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, V14, V15} -> ((V4(V1))(V2)) end.
'un--.&.'(V0, V1, V2) -> case V0 of {'Data.Bits.dn--un--__mkBits', V3, V4, V5, V6, V7, V8, V9, V10, V11, V12, V13, V14, V15} -> ((V3(V1))(V2)) end.
