INFO-FLOW: Workspace /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1 opened at Fri Mar 01 11:50:05 CET 2024
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Command       ap_part_info done; 2.07 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.36 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 25 -name default 
Execute       config_clock -quiet -name default -period 25 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 3.125 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 3.125ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1.1 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.98 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.69 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.45 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.45 sec.
INFO-FLOW: Done: GCC PP time: 8.6 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.17 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.11 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.5 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:71
Execute         send_msg_by_id WARNING @200-471@%s%s 6 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.99 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.54 sec.
Command         tidy_31 done; 4.59 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.65 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.99 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.28 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 769 ; free virtual = 20002
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 769 ; free virtual = 20001
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.17 sec.
Execute           llvm-ld /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.2 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 1.66 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 700 ; free virtual = 19958
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config10>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 1.06 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 670 ; free virtual = 19931
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:194:63).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:60) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config10>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w5.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b5.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b5.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b5.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b5.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[4].V' to 'b5.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[5].V' to 'b5.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[6].V' to 'b5.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[7].V' to 'b5.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>'.
Command           transform done; 16.11 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...320 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...287 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
Command           transform done; 4.27 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 565 ; free virtual = 19827
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
Command           transform done; 8.7 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:17 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 466 ; free virtual = 19722
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 33.36 sec.
Command       elaborate done; 63.09 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' to 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'.
Command         ap_set_top_model done; 0.17 sec.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         preproc_iomode -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         preproc_iomode -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Configuring Module : reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         apply_spec_resource_limit reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         apply_spec_resource_limit softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Preprocessing Module: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         cdfg_preprocess -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         cdfg_preprocess -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         schedule -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 77.18 seconds; current allocated memory: 403.277 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>.
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         bind -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
BIND OPTION: model=shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 403.394 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 11, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 404.005 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 404.628 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 12, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 405.062 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 405.499 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 13, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 405.660 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 405.889 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 406.055 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
BIND OPTION: model=relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 406.277 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 407.967 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         bind -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 409.836 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         schedule -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 410.276 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>.
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         bind -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
BIND OPTION: model=shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 410.579 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 14, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.49 sec.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 415.188 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 0.84 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command         db_write done; 0.59 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.25 sec.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 420.301 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 1.67 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command         db_write done; 0.83 sec.
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 15, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 420.984 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
BIND OPTION: model=compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.57 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 422.070 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.82 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 422.369 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         bind -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 422.985 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.66 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 423.318 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 423.685 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 424.456 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         bind -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 425.354 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 14, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.68 sec.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 430.587 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.8 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.sched.adb -f 
Command         db_write done; 0.57 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.2 sec.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 435.916 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.bind.rpt 
Command         syn_report done; 1.34 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.bind.adb -f 
Command         db_write done; 0.58 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 2.1 seconds; current allocated memory: 436.704 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 437.776 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.65 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         schedule -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 438.260 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         bind -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
BIND OPTION: model=reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 438.563 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         schedule -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 10, Final II = 10, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 439.723 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.sched.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>.
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         bind -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
BIND OPTION: model=softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 441.162 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.bind.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         schedule -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 441.451 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>.
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         bind -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
BIND OPTION: model=softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 441.881 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.bind.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 442.428 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.13 sec.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 445.544 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 2.01 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_1282_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_cud' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 446.883 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.rpt 
Execute         db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.adb 
Execute         gen_tb_info shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 448.172 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.adb 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 451.310 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Command         db_write done; 0.16 sec.
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 452.971 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 453.751 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.adb 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bufYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bug8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bukbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bulbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bumb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
Command         create_rtl_model done; 0.87 sec.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 458.462 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.rpt 
Command         syn_report done; 0.24 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.xml 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.rpt 
Command         syn_report done; 1.01 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.adb 
Command         db_write done; 0.58 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_1_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_1_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_1_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_1_3' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_wdI' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 470.098 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.verbose.rpt 
Execute         db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 477.812 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command         syn_report done; 0.62 sec.
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_csynth.xml 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 2.02 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.adb 
Command         db_write done; 2.5 sec.
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
Command         create_rtl_model done; 0.76 sec.
INFO: [HLS 200-111]  Elapsed time: 6.88 seconds; current allocated memory: 501.191 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.rpt 
Command         syn_report done; 0.93 sec.
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.adb 
Command         db_write done; 0.64 sec.
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 504.250 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.rpt 
Command         syn_report done; 0.79 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.adb 
Command         db_write done; 0.69 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 505.603 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.adb 
Command         db_write done; 0.7 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buEe0' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
Command         create_rtl_model done; 0.57 sec.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 508.053 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.rpt 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.adb 
Command         db_write done; 0.79 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
Command         create_rtl_model done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 518.223 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.rpt 
Command         syn_report done; 0.52 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.xml 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.rpt 
Command         syn_report done; 1.93 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.adb 
Command         db_write done; 2.19 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 5.41 seconds; current allocated memory: 541.302 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.rpt 
Command         syn_report done; 0.89 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.adb 
Command         db_write done; 1.25 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_104_18_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 2.31 seconds; current allocated memory: 544.539 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         syn_report -csynth -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.adb 
Command         db_write done; 1.19 sec.
Execute         gen_tb_info reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_table1' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_table2' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 548.184 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
Execute         syn_report -csynth -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_csynth.rpt 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.rpt 
Command         syn_report done; 0.64 sec.
Execute         db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.adb 
Command         db_write done; 1.44 sec.
Execute         gen_tb_info softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 554.317 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.adb 
Command         db_write done; 1.22 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 557.504 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.18 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 2.38 sec.
Execute         db_write -model myproject -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 1.35 sec.
Execute         gen_tb_info myproject -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1.93 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
INFO-FLOW: Found component shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
INFO-FLOW: Found component shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_104_18_1_1.
INFO-FLOW: Append model myproject_mux_104_18_1_1
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: Append model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb regslice_core myproject_mux_164_16_1_1 myproject_mux_164_16_1_1 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA myproject_mux_42_16_1_1 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS myproject_mux_104_18_1_1 softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk regslice_core fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0 start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0 start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0 regslice_core shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s myproject
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: To file: write model myproject_mux_104_18_1_1
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: To file: write model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.64 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=25.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa_rom' using auto ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom' using auto ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.17 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0)' using Shift Registers.
Command         ap_source done; 1.6 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.14 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=84 #gSsdmPorts=24
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:15 ; elapsed = 00:02:30 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 227 ; free virtual = 19517
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 73.59 sec.
Command     csynth_design done; 136.7 sec.
Execute     export_design -format ip_catalog -version 1.0.0 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -version=1.0.0 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -version 1.0.0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.2 sec.
Command       ap_source done; 0.2 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=84 #gSsdmPorts=24
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=24
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.27 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.34 sec.
Command       ap_source done; 0.34 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 25.77 sec.
Execute     cleanup_all 
Command     cleanup_all done; 4.03 sec.
INFO-FLOW: Workspace /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1 opened at Fri Mar 01 12:03:59 CET 2024
Execute       config_clock -quiet -name default -period 25 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
Execute       config_clock -quiet -name default -uncertainty 3.125 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 3.125ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Command         ap_part_info done; 1.89 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute           config_chip_info -quiet -speed medium 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         get_default_platform 
Command       set_part done; 2.13 sec.
Execute       ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_chip_info -quiet -speed medium 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Execute       config_export -version=1.0.0 
Command     open_solution done; 2.4 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.11 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
WARNING: [HLS 200-40] Resetting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 25 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csim_design 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.61 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.96 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.41 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.36 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.22 sec.
INFO-FLOW: Done: GCC PP time: 8 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.75 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.65 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.01 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:71
Execute         send_msg_by_id WARNING @200-471@%s%s 6 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.08 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.99 sec.
Command         tidy_31 done; 5.12 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.8 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.31 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.21 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1629.242 ; gain = 1225.754 ; free physical = 2137 ; free virtual = 19257
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1629.242 ; gain = 1225.754 ; free physical = 2137 ; free virtual = 19257
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.14 sec.
Execute           llvm-ld /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.17 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 1.94 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 1629.242 ; gain = 1225.754 ; free physical = 2036 ; free virtual = 19172
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config10>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 1.37 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1629.242 ; gain = 1225.754 ; free physical = 2043 ; free virtual = 19177
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:194:63).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:60) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config10>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w5.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b5.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b5.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b5.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b5.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[4].V' to 'b5.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[5].V' to 'b5.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[6].V' to 'b5.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[7].V' to 'b5.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>'.
Command           transform done; 18.58 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...320 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...287 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
Command           transform done; 6.59 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1629.242 ; gain = 1225.754 ; free physical = 1944 ; free virtual = 19069
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
Command           transform done; 10.91 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 1629.242 ; gain = 1225.754 ; free physical = 1818 ; free virtual = 18945
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 40.96 sec.
Command       elaborate done; 68.64 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' to 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         preproc_iomode -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         preproc_iomode -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Configuring Module : reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         apply_spec_resource_limit reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         apply_spec_resource_limit softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Preprocessing Module: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         cdfg_preprocess -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         cdfg_preprocess -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         schedule -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 81.87 seconds; current allocated memory: 407.262 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>.
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         bind -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
BIND OPTION: model=shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 407.379 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 11, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 408.012 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 408.632 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 12, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 409.034 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 409.472 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 13, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 409.607 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 409.872 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 410.038 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
BIND OPTION: model=relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 410.258 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 411.970 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         bind -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 414.035 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.57 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.bind.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         schedule -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 414.564 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>.
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         bind -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
BIND OPTION: model=shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 414.865 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 14, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.08 sec.
INFO: [HLS 200-111]  Elapsed time: 2.25 seconds; current allocated memory: 419.474 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 1.07 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command         db_write done; 0.51 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.03 sec.
INFO: [HLS 200-111]  Elapsed time: 2.61 seconds; current allocated memory: 424.623 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 1.59 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command         db_write done; 0.57 sec.
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 15, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 425.336 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
BIND OPTION: model=compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.49 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 426.392 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.61 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 426.762 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         bind -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 427.321 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.67 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 427.721 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 428.088 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 428.846 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         bind -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 429.709 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 14, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.61 sec.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 434.958 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.99 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.sched.adb -f 
Command         db_write done; 0.59 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.18 sec.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 440.297 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.bind.rpt 
Command         syn_report done; 1.71 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.bind.adb -f 
Command         db_write done; 0.78 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 441.119 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 442.233 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.82 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         schedule -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 442.709 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         bind -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
BIND OPTION: model=reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 443.049 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         schedule -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 10, Final II = 10, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 444.148 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.sched.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>.
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         bind -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
BIND OPTION: model=softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 445.590 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.bind.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         schedule -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 445.936 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>.
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         bind -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
BIND OPTION: model=softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 446.389 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.bind.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 446.935 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.57 sec.
INFO: [HLS 200-111]  Elapsed time: 3.8 seconds; current allocated memory: 450.085 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 1.99 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_1282_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_cud' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 451.471 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.rpt 
Execute         db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.adb 
Execute         gen_tb_info shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 452.726 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.adb 
Command         db_write done; 0.21 sec.
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 455.930 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 457.591 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 458.375 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.adb 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bufYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bug8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bukbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bulbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bumb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
Command         create_rtl_model done; 1.29 sec.
INFO: [HLS 200-111]  Elapsed time: 1.61 seconds; current allocated memory: 463.284 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.rpt 
Command         syn_report done; 0.39 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.xml 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.rpt 
Command         syn_report done; 1.1 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.adb 
Command         db_write done; 0.83 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_1_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_1_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_1_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_1_3' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_wdI' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s'.
Command         create_rtl_model done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 3.07 seconds; current allocated memory: 475.201 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.adb 
Command         db_write done; 0.46 sec.
Execute         gen_tb_info shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0'.
Command         create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 482.931 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command         syn_report done; 0.82 sec.
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_csynth.xml 
Command         syn_report done; 0.4 sec.
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 2.39 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.adb 
Command         db_write done; 2 sec.
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
Command         create_rtl_model done; 0.72 sec.
INFO: [HLS 200-111]  Elapsed time: 6.84 seconds; current allocated memory: 506.308 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.rpt 
Command         syn_report done; 0.9 sec.
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.adb 
Command         db_write done; 0.7 sec.
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 509.432 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.rpt 
Command         syn_report done; 0.92 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.adb 
Command         db_write done; 0.64 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 510.822 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.adb 
Command         db_write done; 0.71 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buEe0' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
Command         create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 513.257 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.rpt 
Command         syn_report done; 0.29 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.adb 
Command         db_write done; 0.91 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 523.461 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.rpt 
Command         syn_report done; 0.66 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.xml 
Command         syn_report done; 0.28 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.rpt 
Command         syn_report done; 2.31 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.adb 
Command         db_write done; 2.77 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 6.58 seconds; current allocated memory: 546.633 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.rpt 
Command         syn_report done; 0.94 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.adb 
Command         db_write done; 1.34 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_104_18_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 549.867 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         syn_report -csynth -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.adb 
Command         db_write done; 1.32 sec.
Execute         gen_tb_info reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_table1' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_table2' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 553.517 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
Execute         syn_report -csynth -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_csynth.rpt 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_csynth.xml 
Command         syn_report done; 0.14 sec.
Execute         syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.rpt 
Command         syn_report done; 0.63 sec.
Execute         db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.adb 
Command         db_write done; 1.53 sec.
Execute         gen_tb_info softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 559.698 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.rpt 
Command         syn_report done; 0.54 sec.
Execute         db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.adb 
Command         db_write done; 1.43 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 562.874 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.31 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 3.14 sec.
Execute         db_write -model myproject -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 2.28 sec.
Execute         gen_tb_info myproject -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 2.26 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
INFO-FLOW: Found component shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
INFO-FLOW: Found component shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_104_18_1_1.
INFO-FLOW: Append model myproject_mux_104_18_1_1
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: Append model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb regslice_core myproject_mux_164_16_1_1 myproject_mux_164_16_1_1 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA myproject_mux_42_16_1_1 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS myproject_mux_104_18_1_1 softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk regslice_core fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0 start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0 start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0 regslice_core shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s myproject
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: To file: write model myproject_mux_104_18_1_1
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: To file: write model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 47.19 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.15 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.15 sec.
Command         ap_source done; 0.15 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=25.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.31 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0)' using Shift Registers.
Command         ap_source done; 2.47 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.12 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=84 #gSsdmPorts=24
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:29 ; elapsed = 00:02:47 . Memory (MB): peak = 1629.242 ; gain = 1225.754 ; free physical = 1511 ; free virtual = 18696
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 85.33 sec.
Command     csynth_design done; 153.98 sec.
Execute     export_design -format ip_catalog -version 1.0.0 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -version=1.0.0 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -version 1.0.0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.22 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.19 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.28 sec.
Command       ap_source done; 0.28 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=84 #gSsdmPorts=24
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=24
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.24 sec.
Command       ap_source done; 0.24 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.17 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 23.78 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.21 sec.
INFO-FLOW: Workspace /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1 opened at Fri Mar 01 13:57:25 CET 2024
Execute       config_clock -quiet -name default -period 25 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
Execute       config_clock -quiet -name default -uncertainty 3.125 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 3.125ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.21 sec.
Command       ap_source done; 0.21 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 2.51 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.14 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 2.85 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Execute       config_export -version=1.0.0 
Command     open_solution done; 3.36 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.2 sec.
Command         ap_source done; 0.2 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.29 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.43 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 2.5 -name default 
Execute       config_clock -quiet -name default -period 2.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute     csim_design 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 1.04 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 10.78 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.03 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.18 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 4.09 sec.
INFO-FLOW: Done: GCC PP time: 10.3 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.42 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.25 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.71 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:105
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:109
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:113
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:117
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:63:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:63:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:111
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:115
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:119
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:67:123
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:79:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:79:75
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:83:114
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:83:119
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:83:124
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:83:129
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:92:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:92:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:100:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:100:77
Execute         send_msg_by_id WARNING @200-471@%s%s 20 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 20 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 4.86 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.84 sec.
Command         tidy_31 done; 7.77 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 15.8 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 5.55 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 4.46 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.58 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1636.211 ; gain = 1232.723 ; free physical = 471 ; free virtual = 16706
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1636.211 ; gain = 1232.723 ; free physical = 471 ; free virtual = 16705
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.34 sec.
Execute           llvm-ld /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.56 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:153).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::depthwise_product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:32).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_pointwise_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::depthwise_product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:32).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_pointwise_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::depthwise_product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:32).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_pointwise_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::depthwise_product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_depthwise>' into 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:270).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:280).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' into 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:263).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_depthwise_mult>' into 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:57->firmware/nnet_utils/nnet_sepconv_stream.h:270).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' into 'nnet::depthwise_conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:71).
INFO: [XFORM 203-603] Inlining function 'nnet::depthwise_conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' into 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:168).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:280).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config14>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config14>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config14>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config14>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_pointwise_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_pointwise_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' into 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:113).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>::operator[].1' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:153).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::depthwise_product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_depthwise>' into 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:270).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' into 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:263).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_depthwise_mult>' into 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:57->firmware/nnet_utils/nnet_sepconv_stream.h:270).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' into 'nnet::depthwise_conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:71).
INFO: [XFORM 203-603] Inlining function 'nnet::depthwise_conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' into 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:168).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:280).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:168).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_pointwise_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_pointwise_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' into 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:113).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>::operator[].1' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:153).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config8>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::depthwise_product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_depthwise>' into 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:270).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' into 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:263).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_depthwise_mult>' into 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:57->firmware/nnet_utils/nnet_sepconv_stream.h:270).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_depthwise_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' into 'nnet::depthwise_conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:71).
INFO: [XFORM 203-603] Inlining function 'nnet::depthwise_conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' into 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_pointwise_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10_pointwise_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_sepconv_stream.h:158).
INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' into 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:113).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 7.14 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:01 ; elapsed = 00:01:05 . Memory (MB): peak = 1636.211 ; gain = 1232.723 ; free physical = 207 ; free virtual = 16473
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config16>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 3.89 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:05 ; elapsed = 00:01:09 . Memory (MB): peak = 1636.211 ; gain = 1232.723 ; free physical = 218 ; free virtual = 16443
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:147) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:147) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:147) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:259) into a 1024-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:259) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:259) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 512-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config7>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config14>' (firmware/nnet_utils/nnet_activation_stream.h:41:42).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:17:50).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_sepconv2d_stream.h:108) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_sepconv2d_stream.h:108) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_sepconv2d_stream.h:65) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_sepconv2d_stream.h:65) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_sepconv2d_stream.h:65) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config7>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config14>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling_stream.h:181) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 1023.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_pooling_stream.h:181) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 127.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_sepconv_stream.h:151) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:166) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_sepconv_stream.h:151) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:166) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_sepconv_stream.h:151) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:166) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_sepconv_stream.h:253) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 575.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product' (firmware/nnet_utils/nnet_sepconv_stream.h:30) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 576.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_sepconv_stream.h:38) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_sepconv_stream.h:45) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_sepconv_stream.h:47) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_sepconv_stream.h:55) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:278) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Product' (firmware/nnet_utils/nnet_sepconv_stream.h:30) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 27.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_sepconv_stream.h:38) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_sepconv_stream.h:45) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_sepconv_stream.h:47) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_sepconv_stream.h:55) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:278) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_sepconv_stream.h:253) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 287.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product' (firmware/nnet_utils/nnet_sepconv_stream.h:30) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 288.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_sepconv_stream.h:38) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_sepconv_stream.h:45) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_sepconv_stream.h:47) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_sepconv_stream.h:55) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:278) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_sepconv_stream.h:17) automatically.
INFO: [XFORM 203-102] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_sepconv_stream.h:17) automatically.
INFO: [XFORM 203-102] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_sepconv_stream.h:17) automatically.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.4' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer15_out.V.data.V' (firmware/myproject.cpp:98) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'depthwise_res.V.data.V' (firmware/nnet_utils/nnet_sepconv2d_stream.h:132) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:77) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:81) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'depthwise_res.V.data.V' (firmware/nnet_utils/nnet_sepconv2d_stream.h:132) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'depthwise_res.V.data.V' (firmware/nnet_utils/nnet_sepconv2d_stream.h:132) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:61) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:65) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:69) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:85) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:90) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:94) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:73) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:57) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.7' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.10' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:141) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.13' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_sepconv_stream.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_sepconv_stream.h:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_sepconv_stream.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.15' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_sepconv_stream.h:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b15.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer15_out.V.data.V' (firmware/myproject.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'depthwise_res.V.data.V' (firmware/nnet_utils/nnet_sepconv2d_stream.h:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'depthwise_res.V.data.V' (firmware/nnet_utils/nnet_sepconv2d_stream.h:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'depthwise_res.V.data.V' (firmware/nnet_utils/nnet_sepconv2d_stream.h:132) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:85) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:90) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config16>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config16>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'nnet::separable_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>', detected/extracted 2 process function(s): 
	 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>'
	 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>'.
INFO: [XFORM 203-712] Applying dataflow to function 'nnet::separable_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6>', detected/extracted 2 process function(s): 
	 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>'
	 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>'.
INFO: [XFORM 203-712] Applying dataflow to function 'nnet::separable_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>', detected/extracted 2 process function(s): 
	 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>'
	 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 14 process function(s): 
	 'nnet::separable_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>'
	 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>'
	 'nnet::separable_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config7>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>'
	 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>'
	 'nnet::separable_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config11>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config14>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>'.
Command           transform done; 3484.24 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config7>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config11>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config14>'... converting 97 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...3071 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:96)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' (firmware/nnet_utils/nnet_mult.h:33:9)...1534 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:26:5)...514 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:26:5)...27 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:26:5)...259 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_mult.h:17:9)...240 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...1536 expression(s) balanced.
Command           transform done; 551.93 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:37:24 ; elapsed = 01:08:26 . Memory (MB): peak = 17825.078 ; gain = 17421.590 ; free physical = 321 ; free virtual = 9200
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:106:66) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:106:66) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:63:66) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:63:66) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:63:66) in function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config16>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::separable_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10>' to 'separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:130:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::separable_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2>' to 'separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:130:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::separable_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6>' to 'separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:130:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config7>' to 'relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, relu_config11>' to 'relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config3>' to 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, relu_config14>' to 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14>' (firmware/nnet_utils/nnet_activation_stream.h:41:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config8>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config4>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_pointwise>' to 'pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>' (firmware/nnet_utils/nnet_mult.h:33:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config2_pointwise>' to 'pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config6_pointwise>' to 'pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config9>' to 'normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)
WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config5>' to 'normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)
WARNING: [XFORM 203-631] Renaming function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, config10_depthwise>' to 'depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:26:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2_depthwise>' to 'depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:26:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::depthwise_conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config6_depthwise>' to 'depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise>' (firmware/nnet_utils/nnet_sepconv_stream.h:26:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 64u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, config13>' to 'dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 32u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config15>' to 'dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
Command           transform done; 751.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:49:55 ; elapsed = 01:20:57 . Memory (MB): peak = 17825.078 ; gain = 17421.590 ; free physical = 213 ; free virtual = 9150
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4800.59 sec.
Command       elaborate done; 4841.85 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise>' to 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s'.
WARNING: [SYN 201-103] Legalizing function name 'separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2>' to 'separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3>' to 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>' to 'normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise>' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s'.
WARNING: [SYN 201-103] Legalizing function name 'separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6>' to 'separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7>' to 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>' to 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise>' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s'.
WARNING: [SYN 201-103] Legalizing function name 'separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10>' to 'separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11>' to 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13>' to 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14>' to 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>' to 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'.
Command         ap_set_top_model done; 0.27 sec.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         preproc_iomode -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         preproc_iomode -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         preproc_iomode -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         preproc_iomode -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> 
Execute         preproc_iomode -model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         preproc_iomode -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> 
Execute         preproc_iomode -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> 
Execute         preproc_iomode -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> 
Execute         preproc_iomode -model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> 
Execute         preproc_iomode -model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute         preproc_iomode -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> 
Execute         preproc_iomode -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> 
Execute         preproc_iomode -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> 
Execute         preproc_iomode -model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> 
Execute         preproc_iomode -model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> 
Execute         preproc_iomode -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> 
Execute         preproc_iomode -model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> 
Execute         preproc_iomode -model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> 
Execute         preproc_iomode -model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject
INFO-FLOW: Configuring Module : depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> ...
Execute         set_default_model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> 
Execute         apply_spec_resource_limit depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> 
INFO-FLOW: Configuring Module : pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> ...
Execute         set_default_model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> 
Execute         apply_spec_resource_limit pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> 
INFO-FLOW: Configuring Module : separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> ...
Execute         set_default_model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> 
Execute         apply_spec_resource_limit separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> 
INFO-FLOW: Configuring Module : normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> ...
Execute         set_default_model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute         apply_spec_resource_limit normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
INFO-FLOW: Configuring Module : depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> ...
Execute         set_default_model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> 
Execute         apply_spec_resource_limit depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> 
INFO-FLOW: Configuring Module : pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> ...
Execute         set_default_model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> 
Execute         apply_spec_resource_limit pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> 
INFO-FLOW: Configuring Module : separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> ...
Execute         set_default_model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> 
Execute         apply_spec_resource_limit separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> ...
Execute         set_default_model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
INFO-FLOW: Configuring Module : normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> ...
Execute         set_default_model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute         apply_spec_resource_limit normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
INFO-FLOW: Configuring Module : depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> ...
Execute         set_default_model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> 
Execute         apply_spec_resource_limit depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> 
INFO-FLOW: Configuring Module : pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> ...
Execute         set_default_model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> 
Execute         apply_spec_resource_limit pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> 
INFO-FLOW: Configuring Module : separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> ...
Execute         set_default_model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> 
Command         set_default_model done; 0.14 sec.
Execute         apply_spec_resource_limit separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> ...
Execute         set_default_model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> ...
Execute         set_default_model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> ...
Execute         set_default_model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> 
INFO-FLOW: Configuring Module : reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         apply_spec_resource_limit reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         apply_spec_resource_limit softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Command         set_default_model done; 0.21 sec.
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject
INFO-FLOW: Preprocessing Module: depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> ...
Execute         set_default_model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> 
Execute         cdfg_preprocess -model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> 
Execute         rtl_gen_preprocess depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> 
INFO-FLOW: Preprocessing Module: pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> ...
Execute         set_default_model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> 
Execute         cdfg_preprocess -model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> 
Execute         rtl_gen_preprocess pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> 
INFO-FLOW: Preprocessing Module: separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> ...
Execute         set_default_model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> 
Execute         cdfg_preprocess -model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> 
Execute         rtl_gen_preprocess separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> 
INFO-FLOW: Preprocessing Module: normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> ...
Execute         set_default_model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute         cdfg_preprocess -model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute         rtl_gen_preprocess normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
INFO-FLOW: Preprocessing Module: depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> ...
Execute         set_default_model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> 
Execute         cdfg_preprocess -model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> 
Execute         rtl_gen_preprocess depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> 
INFO-FLOW: Preprocessing Module: pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> ...
Execute         set_default_model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> 
Execute         cdfg_preprocess -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> 
Execute         rtl_gen_preprocess pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> 
INFO-FLOW: Preprocessing Module: separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> ...
Execute         set_default_model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> 
Execute         cdfg_preprocess -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> 
Execute         rtl_gen_preprocess separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> ...
Execute         set_default_model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Command         cdfg_preprocess done; 1.8 sec.
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
INFO-FLOW: Preprocessing Module: normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> ...
Execute         set_default_model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute         cdfg_preprocess -model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute         rtl_gen_preprocess normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
INFO-FLOW: Preprocessing Module: depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> ...
Execute         set_default_model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> 
Execute         cdfg_preprocess -model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> 
Command         cdfg_preprocess done; 0.58 sec.
Execute         rtl_gen_preprocess depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> 
INFO-FLOW: Preprocessing Module: pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> ...
Execute         set_default_model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> 
Execute         cdfg_preprocess -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> 
Execute         rtl_gen_preprocess pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> 
INFO-FLOW: Preprocessing Module: separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> ...
Execute         set_default_model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> 
Execute         cdfg_preprocess -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> 
Execute         rtl_gen_preprocess separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> ...
Execute         set_default_model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> ...
Execute         set_default_model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> ...
Execute         set_default_model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> 
INFO-FLOW: Preprocessing Module: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         cdfg_preprocess -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         cdfg_preprocess -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Command         set_default_model done; 0.19 sec.
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> 
Execute         schedule -model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 8, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (10.0465ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s' consists of the following:
	'mul' operation ('mul_ln1118_3135', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_sepconv_stream.h:32->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [200]  (1.87 ns)
	'add' operation ('add_ln703_3670', firmware/nnet_utils/nnet_sepconv_stream.h:49->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [215]  (1.94 ns)
	'add' operation ('add_ln703_3671', firmware/nnet_utils/nnet_sepconv_stream.h:49->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [216]  (2.08 ns)
	'add' operation ('add_ln703_3672', firmware/nnet_utils/nnet_sepconv_stream.h:49->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [217]  (2.08 ns)
	'add' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_sepconv_stream.h:49->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [218]  (2.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.74 sec.
INFO: [HLS 200-111]  Elapsed time: 4861.39 seconds; current allocated memory: 833.573 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.verbose.sched.rpt 
Command         syn_report done; 1.63 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.sched.adb -f 
Command         db_write done; 1.37 sec.
INFO-FLOW: Finish scheduling depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise>.
Execute         set_default_model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> 
Execute         bind -model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> 
BIND OPTION: model=depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 834.693 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.verbose.bind.rpt 
Command         syn_report done; 1.51 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.bind.adb -f 
Command         db_write done; 1.34 sec.
INFO-FLOW: Finish binding depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> 
Execute         schedule -model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (6.325ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s' consists of the following:
	'add' operation ('add_ln1118_96', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [164]  (2.17 ns)
	'add' operation ('add_ln703_3134', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [394]  (2.08 ns)
	'add' operation ('tmp.data[28].V', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [397]  (2.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.08 sec.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 837.075 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.verbose.sched.rpt 
Command         syn_report done; 2.65 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.sched.adb -f 
Command         db_write done; 2.38 sec.
INFO-FLOW: Finish scheduling pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise>.
Execute         set_default_model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> 
Execute         bind -model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> 
BIND OPTION: model=pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 5.28 seconds; current allocated memory: 839.366 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.verbose.bind.rpt 
Command         syn_report done; 2.73 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.bind.adb -f 
Command         db_write done; 2.52 sec.
INFO-FLOW: Finish binding pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> 
Execute         schedule -model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (0ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.33 seconds; current allocated memory: 839.751 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.sched.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2>.
Execute         set_default_model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> 
Execute         bind -model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> 
BIND OPTION: model=separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 840.431 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> 
Execute         schedule -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (2.9215ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:44) [140]  (-0.312 ns)
	'icmp' operation ('icmp_ln1494', firmware/nnet_utils/nnet_activation_stream.h:51) [173]  (2.43 ns)
	'select' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_activation_stream.h:51) [174]  (0.805 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 841.080 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.verbose.sched.rpt 
Command         syn_report done; 0.8 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.sched.adb -f 
Command         db_write done; 0.74 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3>.
Execute         set_default_model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> 
Execute         bind -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> 
BIND OPTION: model=relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 842.294 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.verbose.bind.rpt 
Command         syn_report done; 0.9 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.bind.adb -f 
Command         db_write done; 0.73 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (8.738ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [211]  (-0.312 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [244]  (1.63 ns)
	'icmp' operation ('icmp_ln1496', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [417]  (2.43 ns)
	'select' operation ('select_ln65', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [418]  (0 ns)
	'icmp' operation ('icmp_ln1496_961', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [422]  (2.43 ns)
	'select' operation ('select_ln65_1421', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [424]  (0.993 ns)
	'mux' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [425]  (1.57 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 2.08 seconds; current allocated memory: 844.845 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.verbose.sched.rpt 
Command         syn_report done; 3.07 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.sched.adb -f 
Command         db_write done; 2.8 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 6.14 seconds; current allocated memory: 848.225 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.verbose.bind.rpt 
Command         syn_report done; 3.41 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.bind.adb -f 
Command         db_write done; 2.82 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute         schedule -model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 6, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (4.042ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s' consists of the following:
	'mul' operation ('mul_ln1192', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [175]  (1.87 ns)
	'add' operation ('add_ln1192', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [176]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 6.93 seconds; current allocated memory: 849.777 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.verbose.sched.rpt 
Command         syn_report done; 1.74 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.sched.adb -f 
Command         db_write done; 1.55 sec.
INFO-FLOW: Finish scheduling normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>.
Execute         set_default_model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute         bind -model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
BIND OPTION: model=normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 3.63 seconds; current allocated memory: 852.837 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.verbose.bind.rpt 
Command         syn_report done; 1.84 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.bind.adb -f 
Command         db_write done; 1.54 sec.
INFO-FLOW: Finish binding normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> 
Execute         schedule -model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 6, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (10.0815ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s' consists of the following:
	'sub' operation ('sub_ln1118_533', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_sepconv_stream.h:32->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [2096]  (2.17 ns)
	'add' operation ('add_ln703_3853', firmware/nnet_utils/nnet_sepconv_stream.h:49->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [2369]  (1.81 ns)
	'add' operation ('add_ln703_3854', firmware/nnet_utils/nnet_sepconv_stream.h:49->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [2371]  (1.94 ns)
	'add' operation ('add_ln703_3855', firmware/nnet_utils/nnet_sepconv_stream.h:49->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [2372]  (2.08 ns)
	'add' operation ('tmp.data[20].V', firmware/nnet_utils/nnet_sepconv_stream.h:49->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [2373]  (2.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.67 sec.
INFO: [HLS 200-111]  Elapsed time: 8.08 seconds; current allocated memory: 864.893 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.verbose.sched.rpt 
Command         syn_report done; 13.25 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.sched.adb -f 
Command         db_write done; 12.63 sec.
INFO-FLOW: Finish scheduling depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise>.
Execute         set_default_model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> 
Execute         bind -model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> 
BIND OPTION: model=depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.81 sec.
INFO: [HLS 200-111]  Elapsed time: 29.69 seconds; current allocated memory: 885.596 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.verbose.bind.rpt 
Command         syn_report done; 14.13 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.bind.adb -f 
Command         db_write done; 12.64 sec.
INFO-FLOW: Finish binding depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> 
Execute         schedule -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 18.
WARNING: [SCHED 204-21] Estimated clock period (12.256ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s' consists of the following:
	'mul' operation ('mul_ln1118_1181', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [4451]  (1.87 ns)
	'add' operation ('add_ln703_209', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [5135]  (2.08 ns)
	'add' operation ('add_ln703_210', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [5136]  (2.08 ns)
	'add' operation ('add_ln703_211', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [5137]  (2.08 ns)
	'add' operation ('add_ln703_218', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [5144]  (2.08 ns)
	'add' operation ('tmp.data[54].V', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [5163]  (2.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 21.01 sec.
INFO: [HLS 200-111]  Elapsed time: 47.81 seconds; current allocated memory: 930.322 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.verbose.sched.rpt 
Command         syn_report done; 48.79 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.sched.adb -f 
Command         db_write done; 45.16 sec.
INFO-FLOW: Finish scheduling pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise>.
Execute         set_default_model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> 
Execute         bind -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> 
BIND OPTION: model=pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 23.48 sec.
INFO: [HLS 200-111]  Elapsed time: 117.43 seconds; current allocated memory: 972.658 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.verbose.bind.rpt 
Command         syn_report done; 51.25 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.bind.adb -f 
Command         db_write done; 45.27 sec.
INFO-FLOW: Finish binding pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> 
Execute         schedule -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (0ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 96.72 seconds; current allocated memory: 977.925 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.verbose.sched.rpt 
Command         syn_report done; 0.89 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.sched.adb -f 
Command         db_write done; 0.85 sec.
INFO-FLOW: Finish scheduling separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6>.
Execute         set_default_model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> 
Execute         bind -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> 
BIND OPTION: model=separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.49 sec.
INFO: [HLS 200-111]  Elapsed time: 5.24 seconds; current allocated memory: 982.322 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.verbose.bind.rpt 
Command         syn_report done; 5.24 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.bind.adb -f 
Command         db_write done; 0.85 sec.
INFO-FLOW: Finish binding separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> 
Execute         schedule -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (2.9215ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:44) [268]  (-0.312 ns)
	'icmp' operation ('icmp_ln1494', firmware/nnet_utils/nnet_activation_stream.h:51) [333]  (2.43 ns)
	'select' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_activation_stream.h:51) [334]  (0.805 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 6.35 seconds; current allocated memory: 985.845 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.verbose.sched.rpt 
Command         syn_report done; 1.49 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.sched.adb -f 
Command         db_write done; 1.4 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7>.
Execute         set_default_model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> 
Execute         bind -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> 
BIND OPTION: model=relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 988.201 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.verbose.bind.rpt 
Command         syn_report done; 1.59 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.bind.adb -f 
Command         db_write done; 1.42 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (12.0425ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [1299]  (-0.312 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [1364]  (1.62 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [1365]  (1.62 ns)
	'memshiftread' operation ('DataOut.V', firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [1366]  (1.62 ns)
	'icmp' operation ('icmp_ln1496_1', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [3371]  (2.43 ns)
	'select' operation ('select_ln65_10', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [3373]  (0 ns)
	'icmp' operation ('icmp_ln1496_2', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [3374]  (2.43 ns)
	'select' operation ('select_ln65_11', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [3375]  (0.993 ns)
	'mux' operation ('phi_ln', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [3378]  (1.65 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.27 sec.
INFO: [HLS 200-111]  Elapsed time: 10.32 seconds; current allocated memory: 1016.605 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.verbose.sched.rpt 
Command         syn_report done; 32.87 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.sched.adb -f 
Command         db_write done; 30.78 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 13.22 sec.
INFO: [HLS 200-111]  Elapsed time: 76.87 seconds; current allocated memory: 1.049 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.verbose.bind.rpt 
Command         syn_report done; 38.92 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.bind.adb -f 
Command         db_write done; 31.09 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute         schedule -model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 7, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (4.042ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s' consists of the following:
	'mul' operation ('mul_ln1192', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [335]  (1.87 ns)
	'add' operation ('add_ln1192', firmware/nnet_utils/nnet_batchnorm_stream.h:42) [336]  (2.17 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.43 sec.
INFO: [HLS 200-111]  Elapsed time: 71.48 seconds; current allocated memory: 1.054 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.verbose.sched.rpt 
Command         syn_report done; 3.62 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.sched.adb -f 
Command         db_write done; 3.02 sec.
INFO-FLOW: Finish scheduling normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>.
Execute         set_default_model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute         bind -model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
BIND OPTION: model=normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 6.95 seconds; current allocated memory: 1.058 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.verbose.bind.rpt 
Command         syn_report done; 3.44 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.bind.adb -f 
Command         db_write done; 3.01 sec.
INFO-FLOW: Finish binding normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> 
Execute         schedule -model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 6, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (10.3465ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s' consists of the following:
	'sub' operation ('sub_ln1118_461', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_sepconv_stream.h:32->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [4124]  (2.17 ns)
	'add' operation ('add_ln703_3447', firmware/nnet_utils/nnet_sepconv_stream.h:49->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [4957]  (1.94 ns)
	'add' operation ('add_ln703_3448', firmware/nnet_utils/nnet_sepconv_stream.h:49->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [4958]  (2.08 ns)
	'add' operation ('add_ln703_3449', firmware/nnet_utils/nnet_sepconv_stream.h:49->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [4959]  (2.08 ns)
	'add' operation ('tmp.data[36].V', firmware/nnet_utils/nnet_sepconv_stream.h:49->firmware/nnet_utils/nnet_sepconv_stream.h:270->firmware/nnet_utils/nnet_sepconv2d_stream.h:71->firmware/nnet_utils/nnet_sepconv2d_stream.h:87) [4960]  (2.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 9.2 sec.
INFO: [HLS 200-111]  Elapsed time: 15.68 seconds; current allocated memory: 1.083 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.verbose.sched.rpt 
Command         syn_report done; 27.17 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.sched.adb -f 
Command         db_write done; 25.89 sec.
INFO-FLOW: Finish scheduling depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise>.
Execute         set_default_model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> 
Execute         bind -model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> 
BIND OPTION: model=depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 20.72 sec.
INFO: [HLS 200-111]  Elapsed time: 73.78 seconds; current allocated memory: 1.186 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.verbose.bind.rpt 
Command         syn_report done; 29.29 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.bind.adb -f 
Command         db_write done; 25.94 sec.
INFO-FLOW: Finish binding depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> 
Execute         schedule -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (14.333ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s' consists of the following:
	'mul' operation ('mul_ln1118_2398', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [9079]  (1.87 ns)
	'add' operation ('add_ln703_2187', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [12366]  (2.08 ns)
	'add' operation ('add_ln703_2188', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [12367]  (2.08 ns)
	'add' operation ('add_ln703_2191', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [12370]  (2.08 ns)
	'add' operation ('add_ln703_2197', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [12376]  (2.08 ns)
	'add' operation ('add_ln703_2198', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [12377]  (2.08 ns)
	'add' operation ('tmp.data[38].V', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_sepconv_stream.h:158->firmware/nnet_utils/nnet_sepconv2d_stream.h:113) [12410]  (2.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 41.98 sec.
INFO: [HLS 200-111]  Elapsed time: 97.25 seconds; current allocated memory: 1.272 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.verbose.sched.rpt 
Command         syn_report done; 96.66 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.sched.adb -f 
Command         db_write done; 89.53 sec.
INFO-FLOW: Finish scheduling pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>.
Execute         set_default_model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> 
Execute         bind -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> 
BIND OPTION: model=pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 118.46 sec.
INFO: [HLS 200-111]  Elapsed time: 304.65 seconds; current allocated memory: 1.368 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.verbose.bind.rpt 
Command         syn_report done; 101.89 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.bind.adb -f 
Command         db_write done; 89.72 sec.
INFO-FLOW: Finish binding pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> 
Command         set_default_model done; 0.11 sec.
Execute         schedule -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (0ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 192.29 seconds; current allocated memory: 1.378 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.verbose.sched.rpt 
Command         syn_report done; 1.58 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.sched.adb -f 
Command         db_write done; 1.44 sec.
INFO-FLOW: Finish scheduling separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10>.
Execute         set_default_model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> 
Execute         bind -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> 
BIND OPTION: model=separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.16 sec.
INFO: [HLS 200-111]  Elapsed time: 9.24 seconds; current allocated memory: 1.386 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.verbose.bind.rpt 
Command         syn_report done; 9.81 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.bind.adb -f 
Command         db_write done; 1.5 sec.
INFO-FLOW: Finish binding separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> 
Execute         schedule -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-21] Estimated clock period (2.9215ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:44) [260]  (-0.312 ns)
	'icmp' operation ('icmp_ln1494', firmware/nnet_utils/nnet_activation_stream.h:51) [325]  (2.43 ns)
	'select' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_activation_stream.h:51) [389]  (0.805 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 11.57 seconds; current allocated memory: 1.392 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.verbose.sched.rpt 
Command         syn_report done; 1.43 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.sched.adb -f 
Command         db_write done; 1.39 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11>.
Execute         set_default_model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> 
Execute         bind -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> 
BIND OPTION: model=relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 1.394 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.verbose.bind.rpt 
Command         syn_report done; 1.56 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.bind.adb -f 
Command         db_write done; 1.38 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (14.5005ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' consists of the following:
	'sub' operation ('sub_ln1118_784', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:19) [4960]  (2.17 ns)
	'add' operation ('add_ln703_5128', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:19) [6325]  (1.94 ns)
	'add' operation ('add_ln703_5129', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:19) [6326]  (2.08 ns)
	'add' operation ('add_ln703_5130', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:19) [6327]  (2.08 ns)
	'add' operation ('add_ln703_5131', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:19) [6328]  (2.08 ns)
	'add' operation ('add_ln703_5132', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:19) [6329]  (2.08 ns)
	'add' operation ('res[14].V', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:19) [6365]  (2.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 20.58 sec.
INFO: [HLS 200-111]  Elapsed time: 23.55 seconds; current allocated memory: 1.434 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.sched.rpt 
Command         syn_report done; 49.97 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.sched.adb -f 
Command         db_write done; 46.28 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 26.65 sec.
INFO: [HLS 200-111]  Elapsed time: 122.9 seconds; current allocated memory: 1.474 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.bind.rpt 
Command         syn_report done; 52.62 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.bind.adb -f 
Command         db_write done; 46.59 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> 
Execute         schedule -model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (13.8755ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s' consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' [259]  (13.9 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 99.43 seconds; current allocated memory: 1.479 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.verbose.sched.rpt 
Command         syn_report done; 0.94 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.sched.adb -f 
Command         db_write done; 0.9 sec.
INFO-FLOW: Finish scheduling dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13>.
Execute         set_default_model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> 
Execute         bind -model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> 
BIND OPTION: model=dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.15 sec.
INFO: [HLS 200-111]  Elapsed time: 2.99 seconds; current allocated memory: 1.482 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.verbose.bind.rpt 
Command         syn_report done; 4.41 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.bind.adb -f 
Command         db_write done; 0.9 sec.
INFO-FLOW: Finish binding dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> 
Execute         schedule -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
WARNING: [SCHED 204-21] Estimated clock period (2.9215ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s' consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:44) [132]  (-0.312 ns)
	'icmp' operation ('icmp_ln1494', firmware/nnet_utils/nnet_activation_stream.h:51) [165]  (2.43 ns)
	'select' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_activation_stream.h:51) [197]  (0.805 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 5.56 seconds; current allocated memory: 1.484 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.verbose.sched.rpt 
Command         syn_report done; 0.91 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.sched.adb -f 
Command         db_write done; 0.72 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14>.
Execute         set_default_model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> 
Execute         bind -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> 
BIND OPTION: model=relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 1.486 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.verbose.bind.rpt 
Command         syn_report done; 0.82 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.bind.adb -f 
Command         db_write done; 0.71 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 17.
WARNING: [SCHED 204-21] Estimated clock period (12.256ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s' consists of the following:
	'mul' operation ('mul_ln1118_3545', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:19) [834]  (1.87 ns)
	'add' operation ('add_ln703_3946', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:19) [901]  (2.08 ns)
	'add' operation ('add_ln703_3947', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:19) [902]  (2.08 ns)
	'add' operation ('add_ln703_3948', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:19) [903]  (2.08 ns)
	'add' operation ('add_ln703_3954', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:19) [909]  (2.08 ns)
	'add' operation ('res[5].V', firmware/nnet_utils/nnet_dense_latency.h:58->firmware/nnet_utils/nnet_dense_stream.h:19) [927]  (2.08 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.4 sec.
INFO: [HLS 200-111]  Elapsed time: 4.97 seconds; current allocated memory: 1.492 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.verbose.sched.rpt 
Command         syn_report done; 8.15 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.sched.adb -f 
Command         db_write done; 7.64 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.11 sec.
INFO: [HLS 200-111]  Elapsed time: 16.9 seconds; current allocated memory: 1.498 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.verbose.bind.rpt 
Command         syn_report done; 8.54 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.bind.adb -f 
Command         db_write done; 7.62 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> 
Execute         schedule -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (11.631ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s' consists of the following:
	'call' operation ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:48) to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>' [119]  (11.6 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 16.37 seconds; current allocated memory: 1.499 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.verbose.sched.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.sched.adb -f 
Command         db_write done; 0.46 sec.
INFO-FLOW: Finish scheduling dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>.
Execute         set_default_model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> 
Execute         bind -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> 
BIND OPTION: model=dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 1.500 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.96 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.bind.adb -f 
Command         db_write done; 0.45 sec.
INFO-FLOW: Finish binding dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         schedule -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 3, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.73975ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' consists of the following:
	'mux' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45) [35]  (1.55 ns)
	'add' operation ('ret.V', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45) [41]  (2.14 ns)
	'and' operation ('underflow', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45) [46]  (0 ns)
	'select' operation ('select_ln388_12', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45) [51]  (0.978 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45) [52]  (0.978 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45) [77]  (2.14 ns)
	'select' operation ('select_ln388', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45) [85]  (0.978 ns)
	'select' operation ('select_ln340_28', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45) [86]  (0.978 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 1.501 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.sched.rpt 
Command         syn_report done; 0.42 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.sched.adb -f 
Command         db_write done; 0.36 sec.
INFO-FLOW: Finish scheduling reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         bind -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
BIND OPTION: model=reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 1.501 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 0.54 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.bind.adb -f 
Command         db_write done; 0.35 sec.
INFO-FLOW: Finish binding reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         schedule -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 10, Final II = 10, Depth = 32.
WARNING: [SCHED 204-21] Estimated clock period (18.9815ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' consists of the following:
	'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' [259]  (9.11 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [264]  (2.14 ns)
	'select' operation ('select_ln388_10', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [272]  (0.978 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [273]  (0.978 ns)
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [285]  (2.14 ns)
	'select' operation ('select_ln388_11', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [294]  (0.978 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) [295]  (0.978 ns)
	'getelementptr' operation ('invert_table4_addr', firmware/nnet_utils/nnet_activation_stream.h:235) [297]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation_stream.h:235) on array 'invert_table4' [298]  (1.68 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.45 sec.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 1.502 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.verbose.sched.rpt 
Command         syn_report done; 1.87 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.sched.adb -f 
Command         db_write done; 1.66 sec.
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>.
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         bind -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
BIND OPTION: model=softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 3.78 seconds; current allocated memory: 1.504 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.verbose.bind.rpt 
Command         syn_report done; 2.03 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.bind.adb -f 
Command         db_write done; 1.71 sec.
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         schedule -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (1.5585ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
WARNING: [SCHED 204-21] The critical path in module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' consists of the following:
	'call' operation ('_ln362', firmware/nnet_utils/nnet_activation_stream.h:362) to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>' [45]  (1.56 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.89 seconds; current allocated memory: 1.504 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.verbose.sched.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.sched.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>.
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         bind -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
BIND OPTION: model=softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 1.505 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.verbose.bind.rpt 
Command         syn_report done; 0.53 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.bind.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Command         set_default_model done; 0.22 sec.
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (0ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 3.125ns, effective delay budget: -0.625ns).
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.44 sec.
INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 1.508 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 7.95 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 7.66 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Command         set_default_model done; 0.18 sec.
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 52.97 sec.
INFO: [HLS 200-111]  Elapsed time: 68.76 seconds; current allocated memory: 1.560 GB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 31.54 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 7.66 sec.
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> 
Execute         rtl_gen_preprocess pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> 
Execute         rtl_gen_preprocess separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> 
Execute         rtl_gen_preprocess normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> 
Execute         rtl_gen_preprocess depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> 
Execute         rtl_gen_preprocess pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> 
Execute         rtl_gen_preprocess separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> 
Execute         rtl_gen_preprocess normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> 
Execute         rtl_gen_preprocess depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> 
Execute         rtl_gen_preprocess pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> 
Execute         rtl_gen_preprocess separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_Array_V_1_0_0' to 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_Array_V_1_1_0' to 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_cud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_Array_V_1_0_1' to 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_Array_V_1_1_1' to 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_Array_V_1_0_2' to 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_Array_V_1_1_2' to 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_g8j' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_add_32ns_32ns_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11s_26_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_21s_21s_21_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s'.
Command         create_rtl_model done; 0.66 sec.
INFO: [HLS 200-111]  Elapsed time: 39.93 seconds; current allocated memory: 1.576 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s 
Execute         gen_rtl depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s 
Execute         syn_report -csynth -model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_csynth.rpt 
Execute         syn_report -rtlxml -model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_csynth.xml 
Execute         syn_report -verbosereport -model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.verbose.rpt 
Command         syn_report done; 1.81 sec.
Execute         db_write -model depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.adb 
Command         db_write done; 1.63 sec.
Execute         gen_tb_info depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_add_24s_24s_24_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_26s_26s_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_12s_26_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23ns_23s_23_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23s_23s_23_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24ns_24s_24_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24s_24s_24_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.582 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s 
Execute         gen_rtl pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s 
Execute         syn_report -csynth -model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s_csynth.xml 
Execute         syn_report -verbosereport -model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.verbose.rpt 
Command         syn_report done; 3.18 sec.
Execute         db_write -model pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.adb 
Command         db_write done; 2.59 sec.
Execute         gen_tb_info pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 6.28 seconds; current allocated memory: 1.590 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s 
Execute         gen_rtl separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s 
Execute         syn_report -csynth -model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.verbose.rpt 
Command         syn_report done; 0.54 sec.
Execute         db_write -model separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.adb 
Command         db_write done; 0.45 sec.
Execute         gen_tb_info separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 1.593 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s 
Execute         gen_rtl relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.verbose.rpt 
Command         syn_report done; 1.1 sec.
Execute         db_write -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.adb 
Command         db_write done; 1 sec.
Execute         gen_tb_info relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_127' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_20' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_21' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_22' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_23' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Ee0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_24' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Ffa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_25' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Gfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_26' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_27' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_IfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_28' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_JfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_29' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_KfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_30' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Lf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_V_3_0_31' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_Mgi' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_add_32ns_32ns_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s'.
Command         create_rtl_model done; 2.12 sec.
INFO: [HLS 200-111]  Elapsed time: 4.48 seconds; current allocated memory: 1.602 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_csynth.rpt 
Command         syn_report done; 0.46 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_csynth.xml 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.verbose.rpt 
Command         syn_report done; 4.07 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.adb 
Command         db_write done; 3.64 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_add_26ns_26ns_26_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_26ns_26s_26_2_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_14ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_15ns_26_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_16ns_26_4_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_16s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s'.
Command         create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 8.99 seconds; current allocated memory: 1.618 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s 
Execute         gen_rtl normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s 
Execute         syn_report -csynth -model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s_csynth.rpt 
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.verbose.rpt 
Command         syn_report done; 2.22 sec.
Execute         db_write -model normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.adb 
Command         db_write done; 1.83 sec.
Execute         gen_tb_info normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_191' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_0' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_0' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_1' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_1' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_2' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_2' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_3' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_3' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_4' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_4' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_5' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_5' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_6' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_6' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_7' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_7' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_8' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_8' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_9' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_9' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_10' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_10' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_11' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_11' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_12' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_12' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_13' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_13' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_14' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_14' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_15' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_15' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_16' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_16' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_17' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_17' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_18' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_18' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_19' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_19' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_20' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_20' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_21' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_21' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_22' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_22' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_23' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_23' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_24' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_24' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_25' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_25' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_26' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_26' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_27' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_27' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_28' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_28' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_29' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_29' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_30' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_30' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_0_31' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_buffer_Array_V_1415_31' to 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferbOq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_add_21s_21s_21_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_22s_22s_22_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_23s_23s_23_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_24s_24s_24_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_25s_25s_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_26s_26s_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_32ns_32ns_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10ns_26_4_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10s_26_4_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_5ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_5s_21_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_6ns_22_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_6s_22_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_7ns_23_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_7s_23_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_8ns_24_4_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_8s_24_4_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9ns_25_4_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9s_25_4_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_21ns_21s_21_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_21s_21s_21_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_22ns_22s_22_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_22s_22s_22_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23ns_23s_23_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23s_23s_23_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24ns_24s_24_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24s_24s_24_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_25ns_25s_25_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_25s_25s_25_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_26s_26s_26_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s'.
Command         create_rtl_model done; 8.88 sec.
INFO: [HLS 200-111]  Elapsed time: 13.3 seconds; current allocated memory: 1.642 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s 
Execute         gen_rtl depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s 
Execute         syn_report -csynth -model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_csynth.rpt 
Command         syn_report done; 1.03 sec.
Execute         syn_report -rtlxml -model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_csynth.xml 
Command         syn_report done; 0.45 sec.
Execute         syn_report -verbosereport -model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.verbose.rpt 
Command         syn_report done; 16.11 sec.
Execute         db_write -model depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.adb 
Command         db_write done; 13.66 sec.
Execute         gen_tb_info depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_add_21s_21s_21_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_22s_22s_22_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_23s_23s_23_2_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_24s_24s_24_2_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_25s_25s_25_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_26s_26s_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10s_26_4_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11s_26_4_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_12s_26_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_20ns_20s_20_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_21ns_21s_21_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_21s_21s_21_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_22ns_22s_22_2_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_22s_22s_22_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23ns_23s_23_2_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23s_23s_23_2_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24ns_24s_24_2_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24s_24s_24_2_1': 23 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_25ns_25s_25_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_25s_25s_25_2_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_26ns_26s_26_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_26s_26s_26_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s'.
Command         create_rtl_model done; 2.88 sec.
INFO: [HLS 200-111]  Elapsed time: 34.92 seconds; current allocated memory: 1.719 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Command         gen_rtl done; 0.16 sec.
Execute         gen_rtl pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s 
Execute         gen_rtl pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s 
Command         gen_rtl done; 0.12 sec.
Execute         syn_report -csynth -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s_csynth.rpt 
Command         syn_report done; 3.38 sec.
Execute         syn_report -rtlxml -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s_csynth.xml 
Command         syn_report done; 1.52 sec.
Execute         syn_report -verbosereport -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.verbose.rpt 
Command         syn_report done; 54.87 sec.
Execute         db_write -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.adb 
Command         db_write done; 52.29 sec.
Execute         gen_tb_info pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 115.4 seconds; current allocated memory: 1.833 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s 
Execute         gen_rtl separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s 
Execute         syn_report -csynth -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s_csynth.rpt 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s_csynth.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.verbose.rpt 
Command         syn_report done; 6.69 sec.
Execute         db_write -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.adb 
Command         db_write done; 3.51 sec.
Execute         gen_tb_info separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s'.
Command         create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 10.95 seconds; current allocated memory: 1.845 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s 
Execute         gen_rtl relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s_csynth.rpt 
Command         syn_report done; 0.24 sec.
Execute         syn_report -rtlxml -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s_csynth.xml 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.verbose.rpt 
Command         syn_report done; 2.04 sec.
Execute         db_write -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.adb 
Command         db_write done; 4.53 sec.
Execute         gen_tb_info relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_512' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_576' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_768' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_513' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_577' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_769' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_514' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_578' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_770' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_515' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_579' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_771' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_516' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_580' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_772' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_517' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_581' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_773' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_518' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_582' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_774' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_519' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_583' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_775' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_520' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_584' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_776' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_521' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_585' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_777' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_522' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_586' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_778' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_523' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_587' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_779' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_524' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_588' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_780' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_525' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_589' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_781' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_526' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_590' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_782' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_527' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_591' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_783' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_528' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_592' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_784' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_529' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_593' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_785' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_530' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_786' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_531' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_787' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_532' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_788' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_533' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_789' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_534' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_790' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_535' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_791' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_536' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_792' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_537' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_793' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_538' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_794' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_539' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_795' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_540' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_796' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_541' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_797' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_542' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_798' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_543' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_799' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_544' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_800' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_545' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_801' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_546' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_802' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_547' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_803' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_548' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_804' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_549' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_805' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_550' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_806' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_551' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_807' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_552' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_808' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_553' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_809' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_554' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_810' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_555' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_811' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_556' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_812' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_557' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_813' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_558' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_814' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_559' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_815' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_560' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_816' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_561' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_817' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_562' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_818' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_563' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_819' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_564' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_820' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_565' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_821' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_566' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_822' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_567' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_823' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_568' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_824' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_569' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_825' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_570' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_826' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_571' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_827' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_572' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_828' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_573' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_829' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_574' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_830' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_575' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_831' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_594' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_595' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_596' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_597' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_598' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_599' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_600' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_601' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_602' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_603' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_604' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_605' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_606' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_607' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_608' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_609' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_610' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_611' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_612' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_613' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_614' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_615' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_616' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_617' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_618' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_619' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_620' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_621' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_622' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_623' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_624' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_625' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_626' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_627' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_628' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_629' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_630' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_631' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_632' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_633' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_634' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_635' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_636' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_637' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_638' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_639' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_832' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_833' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_834' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_835' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_836' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_837' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_838' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_839' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_840' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_841' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_842' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_843' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_844' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_845' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_846' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_847' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_848' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_849' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_850' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_851' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_852' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_853' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_854' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_855' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_856' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_857' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_858' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_859' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_860' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_861' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_862' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_863' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_864' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_865' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_866' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_867' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_868' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_869' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_870' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_871' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_872' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_873' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_874' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_875' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_876' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_877' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_878' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_879' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_880' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_881' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_882' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_883' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_884' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_885' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_886' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_887' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_888' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_889' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_890' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_891' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_892' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_893' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_894' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_895' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_640' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_641' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_642' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_643' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_644' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_645' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_646' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_647' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_648' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_649' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_650' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_651' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_652' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_653' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_654' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_655' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_656' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_657' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_658' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_659' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_660' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_661' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_662' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_663' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_664' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_665' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_666' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_667' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_668' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_669' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_670' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_671' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_672' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_673' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_674' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_675' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_676' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_677' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_678' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_679' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_680' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_681' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_682' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_683' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_684' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_685' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_686' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_687' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_688' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_689' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_690' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_691' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_692' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_693' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_694' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_695' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_696' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_697' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_698' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_699' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_700' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_701' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_702' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_703' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_896' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_897' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_898' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_899' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_900' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_901' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_902' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_903' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_904' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_905' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_906' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_907' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_908' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_909' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_910' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_911' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_912' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_913' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_914' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_915' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_916' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_917' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_918' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_919' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_920' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_921' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_922' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_923' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_924' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_925' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_926' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_927' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_928' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_929' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_930' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_931' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_932' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_933' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_934' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_935' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_936' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_937' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_938' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_939' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_940' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_941' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_942' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_943' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_944' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_945' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_946' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_947' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_948' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_949' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_950' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_951' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_952' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_953' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_954' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_955' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_956' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_957' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_958' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_959' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_500' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_501' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_502' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_503' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_504' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_505' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_506' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_507' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_508' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_509' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_510' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_511' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_704' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_705' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_706' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_707' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_708' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_709' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_710' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_711' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_712' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_713' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_714' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_715' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_716' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_717' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_718' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_719' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_720' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_721' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_722' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_723' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_724' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_725' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_726' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_727' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_728' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_729' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_730' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_731' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_732' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_733' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_734' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_735' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_736' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_737' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_738' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_739' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_740' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_741' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_742' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_743' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_744' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_745' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_746' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_747' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_748' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_749' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_750' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_751' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_752' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_753' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_754' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_755' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_756' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_757' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_758' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_759' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_760' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_761' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_762' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_763' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_764' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_765' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_766' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_767' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_960' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_961' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_962' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_963' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_964' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_965' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_966' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_967' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_968' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_969' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_970' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_971' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_972' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_973' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_974' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_975' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_976' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_977' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_978' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_979' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_980' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_981' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_982' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_983' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_984' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_985' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_986' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_987' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_988' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_989' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_990' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_991' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_992' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_993' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_994' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_995' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_996' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_997' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_998' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_999' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1000' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1001' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1002' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1003' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1004' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1005' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1006' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1007' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1008' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1009' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1010' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1011' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1012' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1013' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1014' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1015' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1016' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1017' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1018' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1019' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1020' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1021' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1022' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_1023' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_b0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_b1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_b2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_b3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_b4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_b5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_b6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_b7t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_b8t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_b9t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cau' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cbu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ccu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cdu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ceu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cgu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_chv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_civ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cjv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ckv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_clv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cmv' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cnw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cow' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cpw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cqw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_crw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_csw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ctx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cux' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cvx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cwx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cxx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cyx' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_czy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cAy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cBy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cCy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cDy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cEy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cFz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cGz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cHz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cIz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cJz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cKz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cLz' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cMA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_20' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cNA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_20' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cOA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_20' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cPA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_21' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cQA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_21' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cRA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_21' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cSB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_22' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cTB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_22' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cUB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_22' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cVB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_23' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cWB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_23' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cXB' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_23' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cYC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_24' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_cZC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_24' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_c0C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_24' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_c1C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_25' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_c2C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_25' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_c3C' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_25' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_c4D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_26' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_c5D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_26' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_c6D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_26' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_c7D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_27' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_c8D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_27' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_c9D' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_27' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_daE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_28' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dbE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_28' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dcE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_28' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ddE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_29' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_deE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_29' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_29' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dgE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_30' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dhF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_30' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_diF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_30' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_djF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_31' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dkF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_31' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dlF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_31' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dmF' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_32' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dnG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_32' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_doG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_32' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dpG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_33' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dqG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_33' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_drG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_33' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dsG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_34' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dtH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_34' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_duH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_34' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dvH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_35' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dwH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_35' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dxH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_35' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dyH' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_36' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dzI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_36' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dAI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_36' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dBI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_37' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dCI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_37' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dDI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_37' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dEI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_38' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dFJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_38' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dGJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_38' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dHJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_39' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dIJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_39' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dJJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_39' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dKJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_40' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dLJ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_40' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dMK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_40' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dNK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_41' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dOK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_41' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dPK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_41' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dQK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_42' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dRK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_42' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dSL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_42' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dTL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_43' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dUL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_43' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dVL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_43' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dWL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_44' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dXL' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_44' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dYM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_44' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_dZM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_45' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_d0M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_45' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_d1M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_45' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_d2M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_46' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_d3M' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_46' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_d4N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_46' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_d5N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_47' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_d6N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_47' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_d7N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_47' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_d8N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_48' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_d9N' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_48' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eaO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_48' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ebO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_49' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ecO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_49' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_edO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_49' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eeO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_50' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_efO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_50' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_egO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_50' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ehP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_51' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eiP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_51' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ejP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_51' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ekP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_52' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_elP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_52' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_emP' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_52' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_enQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_53' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eoQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_53' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_epQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_53' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eqQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_54' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_erQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_54' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_esQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_54' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_etR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_55' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_euR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_55' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_evR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_55' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ewR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_56' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_exR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_56' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eyR' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_56' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ezS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_57' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eAS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_57' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eBS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_57' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eCS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_58' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eDS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_58' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eES' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_58' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eFT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_59' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eGT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_59' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eHT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_59' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eIT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_60' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eJT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_60' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eKT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_60' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eLT' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_61' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eMU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_61' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eNU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_61' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eOU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_62' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_ePU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_62' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eQU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_62' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eRU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_0_63' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eSV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_1_63' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eTV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_V_4_2_63' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_eUV' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s' is 33600 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'myproject_add_32ns_32ns_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_4_1': 448 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s'.
Command         create_rtl_model done; 53.65 sec.
INFO: [HLS 200-111]  Elapsed time: 60.78 seconds; current allocated memory: 1.929 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Command         gen_rtl done; 0.15 sec.
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_csynth.rpt 
Command         syn_report done; 6.68 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_csynth.xml 
Command         syn_report done; 3.69 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.verbose.rpt 
Command         syn_report done; 43.64 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.adb 
Command         db_write done; 39.38 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_add_26ns_26s_26_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_13ns_26_4_1': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_14ns_26_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_15ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s'.
Command         create_rtl_model done; 0.58 sec.
INFO: [HLS 200-111]  Elapsed time: 97.09 seconds; current allocated memory: 2.069 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s 
Execute         gen_rtl normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s 
Execute         syn_report -csynth -model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s_csynth.rpt 
Command         syn_report done; 0.29 sec.
Execute         syn_report -rtlxml -model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s_csynth.xml 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.verbose.rpt 
Command         syn_report done; 3.94 sec.
Execute         db_write -model normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.adb 
Command         db_write done; 7.26 sec.
Execute         gen_tb_info normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_500' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_501' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_502' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_503' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_504' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_505' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_506' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_507' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_508' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_509' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_510' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_511' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_512' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_513' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_514' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_515' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_516' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_517' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_518' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_519' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_520' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_521' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_522' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_523' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_524' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_525' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_526' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_527' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_528' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_529' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_530' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_531' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_532' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_533' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_534' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_535' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_536' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_537' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_538' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_539' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_540' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_541' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_542' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_543' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_544' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_545' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_546' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_547' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_548' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_549' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_550' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_551' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_552' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_553' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_554' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_555' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_556' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_557' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_558' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_559' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_560' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_561' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_562' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_563' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_564' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_565' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_566' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_567' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_568' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_569' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_570' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_571' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_572' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_573' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_574' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_575' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_191' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_0' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffeeVV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_0' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffeeWV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_1' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffeeXV' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_1' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffeeYW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_2' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffeeZW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_2' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffee0W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_3' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffee1W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_3' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffee2W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_4' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffee3W' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_4' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffee4X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_5' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffee5X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_5' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffee6X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_6' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffee7X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_6' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffee8X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_7' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffee9X' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_7' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefaY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_8' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefbY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_8' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefcY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_9' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefdY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_9' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefeY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_10' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffeffY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_10' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefgY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_11' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefhZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_11' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefiZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_12' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefjZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_12' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefkZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_13' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffeflZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_13' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefmZ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_14' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefn0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_14' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefo0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_15' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefp0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_15' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefq0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_16' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefr0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_16' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefs0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_17' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffeft1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_17' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefu1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_18' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefv1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_18' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefw1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_19' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefx1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_19' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefy1' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_20' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefz2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_20' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefA2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_21' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefB2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_21' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefC2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_22' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefD2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_22' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefE2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_23' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefF3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_23' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefG3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_24' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefH3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_24' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefI3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_25' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefJ3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_25' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefK3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_26' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefL3' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_26' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefM4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_27' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefN4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_27' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefO4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_28' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefP4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_28' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefQ4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_29' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefR4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_29' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefS5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_30' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefT5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_30' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefU5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_31' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefV5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_31' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefW5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_32' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefX5' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_32' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefY6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_33' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffefZ6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_33' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffef06' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_34' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffef16' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_34' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffef26' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_35' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffef36' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_35' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffef47' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_36' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffef57' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_36' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffef67' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_37' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffef77' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_37' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffef87' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_38' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffef97' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_38' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffega8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_39' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegb8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_39' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegc8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_40' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegd8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_40' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffege8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_41' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_41' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegg8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_42' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegh9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_42' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegi9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_43' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegj9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_43' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegk9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_44' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegl9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_44' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegm9' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_45' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegnb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_45' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegob' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_46' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegpb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_46' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegqb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_47' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegrb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_47' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegsb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_48' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegtb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_48' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegub' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_49' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegvb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_49' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegwb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_50' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegxb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_50' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegyb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_51' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegzb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_51' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegAb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_52' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegBb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_52' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegCb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_53' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegDb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_53' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegEb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_54' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegFb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_54' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegGb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_55' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegHb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_55' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegIb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_56' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegJb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_56' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegKb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_57' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegLb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_57' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegMb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_58' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegNb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegNb' is changed to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegNb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_58' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegOb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegOb' is changed to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegOb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_59' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegPb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegPb' is changed to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegPb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_59' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegQb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegQb' is changed to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegQb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_60' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegRb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegRb' is changed to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegRb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_60' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegSb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegSb' is changed to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegSb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_61' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegTb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegTb' is changed to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegTb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_61' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegUb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegUb' is changed to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegUb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_62' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegVb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegVb' is changed to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegVb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_62' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegWb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegWb' is changed to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegWb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_0_63' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegXb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegXb' is changed to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegXb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffer_Array_V_2_1_63' to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegYb' due to the length limit 80
WARNING: [RTGEN 206-101] RTL name 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegYb' is changed to 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffegYb_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'myproject_add_21s_21s_21_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_22s_22s_22_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_23s_23s_23_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_24s_24s_24_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_25s_25s_25_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_26s_26s_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_32ns_32ns_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10ns_26_4_1': 61 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10s_26_4_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11s_26_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_5ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_5s_21_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_6ns_22_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_6s_22_4_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_7ns_23_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_7s_23_4_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_8ns_24_4_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_8s_24_4_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9ns_25_4_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9s_25_4_1': 111 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_20ns_20s_20_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_21ns_21s_21_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_21s_21s_21_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_22ns_22s_22_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_22s_22s_22_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23ns_23s_23_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23s_23s_23_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24ns_24s_24_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24s_24s_24_2_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_25ns_25s_25_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_25s_25s_25_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_26ns_26s_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_26s_26s_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s'.
Command         create_rtl_model done; 34.1 sec.
INFO: [HLS 200-111]  Elapsed time: 46.11 seconds; current allocated memory: 2.120 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s 
Execute         gen_rtl depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s 
Execute         syn_report -csynth -model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_csynth.rpt 
Command         syn_report done; 1.96 sec.
Execute         syn_report -rtlxml -model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_csynth.xml 
Command         syn_report done; 1.17 sec.
Execute         syn_report -verbosereport -model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.verbose.rpt 
Command         syn_report done; 32.19 sec.
Execute         db_write -model depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.adb 
Command         db_write done; 32.45 sec.
Execute         gen_tb_info depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_add_21s_21s_21_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_22s_22s_22_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_23s_23s_23_2_1': 33 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_24s_24s_24_2_1': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_25s_25s_25_2_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_26s_26s_26_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10s_25_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10s_26_4_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11s_26_4_1': 105 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_12s_26_4_1': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_13s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_9s_25_4_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_20ns_20s_20_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_21ns_21s_21_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_21s_21s_21_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_22ns_22s_22_2_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_22s_22s_22_2_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23ns_23s_23_2_1': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23s_23s_23_2_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24ns_24s_24_2_1': 59 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24s_24s_24_2_1': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_25ns_25s_25_2_1': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_25s_25s_25_2_1': 36 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_26ns_26s_26_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_26s_26s_26_2_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s'.
Command         create_rtl_model done; 5.66 sec.
INFO: [HLS 200-111]  Elapsed time: 75.65 seconds; current allocated memory: 2.275 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Command         gen_rtl done; 0.32 sec.
Execute         gen_rtl pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s 
Command         gen_rtl done; 0.2 sec.
Execute         gen_rtl pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s 
Command         gen_rtl done; 0.27 sec.
Execute         syn_report -csynth -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s_csynth.rpt 
Command         syn_report done; 6.26 sec.
Execute         syn_report -rtlxml -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s_csynth.xml 
Command         syn_report done; 2.31 sec.
Execute         syn_report -verbosereport -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.verbose.rpt 
Command         syn_report done; 108.21 sec.
Execute         db_write -model pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.adb 
Command         db_write done; 116.09 sec.
Execute         gen_tb_info pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s'.
Command         create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 238.31 seconds; current allocated memory: 2.499 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s 
Execute         gen_rtl separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s 
Execute         syn_report -csynth -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s_csynth.rpt 
Command         syn_report done; 0.3 sec.
Execute         syn_report -rtlxml -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s_csynth.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.verbose.rpt 
Command         syn_report done; 10.7 sec.
Execute         db_write -model separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.adb 
Command         db_write done; 10.75 sec.
Execute         gen_tb_info separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s'.
Command         create_rtl_model done; 0.35 sec.
INFO: [HLS 200-111]  Elapsed time: 22.48 seconds; current allocated memory: 2.515 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s 
Execute         gen_rtl relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s_csynth.rpt 
Command         syn_report done; 0.26 sec.
Execute         syn_report -rtlxml -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.verbose.rpt 
Command         syn_report done; 1.94 sec.
Execute         db_write -model relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.adb 
Command         db_write done; 11.75 sec.
Execute         gen_tb_info relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_add_21s_21s_21_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_22s_22s_22_2_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_23s_23s_23_2_1': 21 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_24s_24s_24_2_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_25s_25s_25_2_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_26s_26s_26_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10s_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_10s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11s_26_4_1': 61 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_12s_26_4_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_20ns_20s_20_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_21ns_21s_21_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_21s_21s_21_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_22ns_22s_22_2_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_22s_22s_22_2_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23ns_23s_23_2_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23s_23s_23_2_1': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24ns_24s_24_2_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24s_24s_24_2_1': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_25ns_25s_25_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_25s_25s_25_2_1': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_26ns_26ns_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_26ns_26s_26_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_26s_26s_26_2_1': 13 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
Command         create_rtl_model done; 8.4 sec.
INFO: [HLS 200-111]  Elapsed time: 22.68 seconds; current allocated memory: 2.557 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.rpt 
Command         syn_report done; 3.06 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.xml 
Command         syn_report done; 1.16 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.rpt 
Command         syn_report done; 56.13 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.adb 
Command         db_write done; 63.1 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s'.
Command         create_rtl_model done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 126.67 seconds; current allocated memory: 2.675 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s 
Execute         gen_rtl dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.verbose.rpt 
Command         syn_report done; 5.37 sec.
Execute         db_write -model dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.adb 
Command         db_write done; 13.13 sec.
Execute         gen_tb_info dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 19.08 seconds; current allocated memory: 2.681 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s 
Execute         gen_rtl relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s_csynth.rpt 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.verbose.rpt 
Command         syn_report done; 1.02 sec.
Execute         db_write -model relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.adb 
Command         db_write done; 13.6 sec.
Execute         gen_tb_info relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_add_22s_22s_22_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_23s_23s_23_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_24s_24s_24_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_25s_25s_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_add_26s_26s_26_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_11s_26_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_16s_12s_26_4_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_22ns_22s_22_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_22s_22s_22_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23ns_23s_23_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_23s_23s_23_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24ns_24s_24_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_24s_24s_24_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_25s_25s_25_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_sub_26s_26s_26_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s'.
Command         create_rtl_model done; 1.3 sec.
INFO: [HLS 200-111]  Elapsed time: 16.38 seconds; current allocated memory: 2.690 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_csynth.rpt 
Command         syn_report done; 0.59 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_csynth.xml 
Command         syn_report done; 0.21 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.verbose.rpt 
Command         syn_report done; 9.49 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.adb 
Command         db_write done; 20.26 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 31.15 seconds; current allocated memory: 2.711 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s 
Execute         gen_rtl dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.verbose.rpt 
Command         syn_report done; 1.18 sec.
Execute         db_write -model dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.adb 
Command         db_write done; 13.25 sec.
Execute         gen_tb_info dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_104_18_3_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 14.78 seconds; current allocated memory: 2.713 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         syn_report -csynth -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.62 sec.
Execute         db_write -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.adb 
Command         db_write done; 13.1 sec.
Execute         gen_tb_info reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_table3' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabgZb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_table4' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_g0b' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_17ns_18s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'.
Command         create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111]  Elapsed time: 14.35 seconds; current allocated memory: 2.717 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s 
Execute         syn_report -csynth -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_csynth.rpt 
Command         syn_report done; 0.25 sec.
Execute         syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.verbose.rpt 
Command         syn_report done; 2.47 sec.
Execute         db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.adb 
Command         db_write done; 14.7 sec.
Execute         gen_tb_info softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s'.
INFO: [HLS 200-111]  Elapsed time: 17.83 seconds; current allocated memory: 2.723 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.verbose.rpt 
Command         syn_report done; 0.72 sec.
Execute         db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.adb 
Command         db_write done; 12.82 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer16_out_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d900_A' is changed to 'fifo_w16_d900_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d169_A' is changed to 'fifo_w16_d169_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_U0' to 'start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11g1b' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_U0' to 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14g2b' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 8.06 sec.
INFO: [HLS 200-111]  Elapsed time: 21.78 seconds; current allocated memory: 2.746 GB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 2.9 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 1.35 sec.
Execute         syn_report -csynth -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 1.09 sec.
Execute         syn_report -rtlxml -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 1.15 sec.
Execute         syn_report -verbosereport -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 33.65 sec.
Execute         db_write -model myproject -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 22.29 sec.
Execute         gen_tb_info myproject -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Command         gen_tb_info done; 0.2 sec.
Execute         export_constraint_db -f -tool general -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 19.09 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: depthwise_conv_2d_cl<array,array<ap_fixed,3u>,config2_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,32u>,config2_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,32u>,config2> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config3> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,32u>,config4> normalize<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,config5> depthwise_conv_2d_cl<array,array<ap_fixed,32u>,config6_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config6_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config6> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config7> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,64u>,config8> normalize<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,config9> depthwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_depthwise> pointwise_conv_2d_cl<array,array<ap_fixed,64u>,config10_pointwise> separable_conv_2d_cl<array,array,array<ap_fixed,64u>,config10> relu<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,64u>,relu_config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,64u>,array<ap_fixed<16,6,5,3,0>,32u>,config13> relu<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,32u>,relu_config14> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config15>} dense<array<ap_fixed,32u>,array<ap_fixed<16,6,5,3,0>,10u>,config15> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config16> myproject
INFO-FLOW: Handling components in module [depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_11s_26_4_1.
INFO-FLOW: Append model myproject_mul_16s_11s_26_4_1
INFO-FLOW: Found component myproject_mul_16s_10ns_26_4_1.
INFO-FLOW: Append model myproject_mul_16s_10ns_26_4_1
INFO-FLOW: Found component myproject_mul_16s_10s_26_4_1.
INFO-FLOW: Append model myproject_mul_16s_10s_26_4_1
INFO-FLOW: Found component myproject_mul_16s_10s_25_4_1.
INFO-FLOW: Append model myproject_mul_16s_10s_25_4_1
INFO-FLOW: Found component myproject_sub_21s_21s_21_2_1.
INFO-FLOW: Append model myproject_sub_21s_21s_21_2_1
INFO-FLOW: Found component myproject_add_32ns_32ns_32_2_1.
INFO-FLOW: Append model myproject_add_32ns_32ns_32_2_1
INFO-FLOW: Found component depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_bkb.
INFO-FLOW: Append model depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_bkb
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_12s_26_4_1.
INFO-FLOW: Append model myproject_mul_16s_12s_26_4_1
INFO-FLOW: Found component myproject_sub_23ns_23s_23_2_1.
INFO-FLOW: Append model myproject_sub_23ns_23s_23_2_1
INFO-FLOW: Found component myproject_sub_24s_24s_24_2_1.
INFO-FLOW: Append model myproject_sub_24s_24s_24_2_1
INFO-FLOW: Found component myproject_sub_23s_23s_23_2_1.
INFO-FLOW: Append model myproject_sub_23s_23s_23_2_1
INFO-FLOW: Found component myproject_add_26s_26s_26_2_1.
INFO-FLOW: Append model myproject_add_26s_26s_26_2_1
INFO-FLOW: Found component myproject_add_24s_24s_24_2_1.
INFO-FLOW: Append model myproject_add_24s_24s_24_2_1
INFO-FLOW: Found component myproject_sub_24ns_24s_24_2_1.
INFO-FLOW: Append model myproject_sub_24ns_24s_24_2_1
INFO-FLOW: Handling components in module [separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d900_A.
INFO-FLOW: Append model fifo_w16_d900_A
INFO-FLOW: Found component fifo_w16_d900_A.
INFO-FLOW: Append model fifo_w16_d900_A
INFO-FLOW: Found component fifo_w16_d900_A.
INFO-FLOW: Append model fifo_w16_d900_A
INFO-FLOW: Found component start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0.
INFO-FLOW: Append model start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_3_1.
INFO-FLOW: Append model myproject_mux_42_16_3_1
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi
INFO-FLOW: Handling components in module [normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_16ns_26_4_1.
INFO-FLOW: Append model myproject_mul_16s_16ns_26_4_1
INFO-FLOW: Found component myproject_mul_16s_15ns_26_4_1.
INFO-FLOW: Append model myproject_mul_16s_15ns_26_4_1
INFO-FLOW: Found component myproject_mul_16s_16s_26_4_1.
INFO-FLOW: Append model myproject_mul_16s_16s_26_4_1
INFO-FLOW: Found component myproject_mul_16s_14ns_26_4_1.
INFO-FLOW: Append model myproject_mul_16s_14ns_26_4_1
INFO-FLOW: Found component myproject_add_26ns_26s_26_2_1.
INFO-FLOW: Append model myproject_add_26ns_26s_26_2_1
INFO-FLOW: Found component myproject_add_26ns_26ns_26_2_1.
INFO-FLOW: Append model myproject_add_26ns_26ns_26_2_1
INFO-FLOW: Handling components in module [depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_9s_25_4_1.
INFO-FLOW: Append model myproject_mul_16s_9s_25_4_1
INFO-FLOW: Found component myproject_mul_16s_8s_24_4_1.
INFO-FLOW: Append model myproject_mul_16s_8s_24_4_1
INFO-FLOW: Found component myproject_mul_16s_9ns_25_4_1.
INFO-FLOW: Append model myproject_mul_16s_9ns_25_4_1
INFO-FLOW: Found component myproject_mul_16s_6ns_22_4_1.
INFO-FLOW: Append model myproject_mul_16s_6ns_22_4_1
INFO-FLOW: Found component myproject_mul_16s_8ns_24_4_1.
INFO-FLOW: Append model myproject_mul_16s_8ns_24_4_1
INFO-FLOW: Found component myproject_mul_16s_7s_23_4_1.
INFO-FLOW: Append model myproject_mul_16s_7s_23_4_1
INFO-FLOW: Found component myproject_mul_16s_6s_22_4_1.
INFO-FLOW: Append model myproject_mul_16s_6s_22_4_1
INFO-FLOW: Found component myproject_mul_16s_5ns_21_4_1.
INFO-FLOW: Append model myproject_mul_16s_5ns_21_4_1
INFO-FLOW: Found component myproject_mul_16s_11ns_26_4_1.
INFO-FLOW: Append model myproject_mul_16s_11ns_26_4_1
INFO-FLOW: Found component myproject_mul_16s_5s_21_4_1.
INFO-FLOW: Append model myproject_mul_16s_5s_21_4_1
INFO-FLOW: Found component myproject_mul_16s_7ns_23_4_1.
INFO-FLOW: Append model myproject_mul_16s_7ns_23_4_1
INFO-FLOW: Found component myproject_add_22s_22s_22_2_1.
INFO-FLOW: Append model myproject_add_22s_22s_22_2_1
INFO-FLOW: Found component myproject_sub_22s_22s_22_2_1.
INFO-FLOW: Append model myproject_sub_22s_22s_22_2_1
INFO-FLOW: Found component myproject_add_23s_23s_23_2_1.
INFO-FLOW: Append model myproject_add_23s_23s_23_2_1
INFO-FLOW: Found component myproject_sub_25s_25s_25_2_1.
INFO-FLOW: Append model myproject_sub_25s_25s_25_2_1
INFO-FLOW: Found component myproject_sub_25ns_25s_25_2_1.
INFO-FLOW: Append model myproject_sub_25ns_25s_25_2_1
INFO-FLOW: Found component myproject_sub_22ns_22s_22_2_1.
INFO-FLOW: Append model myproject_sub_22ns_22s_22_2_1
INFO-FLOW: Found component myproject_add_25s_25s_25_2_1.
INFO-FLOW: Append model myproject_add_25s_25s_25_2_1
INFO-FLOW: Found component myproject_sub_26s_26s_26_2_1.
INFO-FLOW: Append model myproject_sub_26s_26s_26_2_1
INFO-FLOW: Found component myproject_add_21s_21s_21_2_1.
INFO-FLOW: Append model myproject_add_21s_21s_21_2_1
INFO-FLOW: Found component myproject_sub_21ns_21s_21_2_1.
INFO-FLOW: Append model myproject_sub_21ns_21s_21_2_1
INFO-FLOW: Found component depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferNgs.
INFO-FLOW: Append model depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferNgs
INFO-FLOW: Handling components in module [pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.compgen.tcl 
INFO-FLOW: Found component myproject_sub_26ns_26s_26_2_1.
INFO-FLOW: Append model myproject_sub_26ns_26s_26_2_1
INFO-FLOW: Found component myproject_sub_20ns_20s_20_2_1.
INFO-FLOW: Append model myproject_sub_20ns_20s_20_2_1
INFO-FLOW: Handling components in module [separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component fifo_w16_d169_A.
INFO-FLOW: Append model fifo_w16_d169_A
INFO-FLOW: Found component start_for_pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_U0.
INFO-FLOW: Append model start_for_pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_U0
INFO-FLOW: Handling components in module [relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_164_16_4_1.
INFO-FLOW: Append model myproject_mux_164_16_4_1
INFO-FLOW: Found component myproject_mux_164_16_4_1.
INFO-FLOW: Append model myproject_mux_164_16_4_1
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bPq.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bPq
INFO-FLOW: Handling components in module [normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_13ns_26_4_1.
INFO-FLOW: Append model myproject_mul_16s_13ns_26_4_1
INFO-FLOW: Handling components in module [depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.compgen.tcl 
INFO-FLOW: Found component depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffeeVV.
INFO-FLOW: Append model depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffeeVV
INFO-FLOW: Handling components in module [pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_13s_26_4_1.
INFO-FLOW: Append model myproject_mul_16s_13s_26_4_1
INFO-FLOW: Handling components in module [separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_U0.
INFO-FLOW: Append model start_for_pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_U0
INFO-FLOW: Handling components in module [relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Found component myproject_sub_26ns_26ns_26_2_1.
INFO-FLOW: Append model myproject_sub_26ns_26ns_26_2_1
INFO-FLOW: Handling components in module [dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.compgen.tcl 
INFO-FLOW: Handling components in module [reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_104_18_3_1.
INFO-FLOW: Append model myproject_mux_104_18_3_1
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_17ns_18s_26_4_1.
INFO-FLOW: Append model myproject_mul_17ns_18s_26_4_1
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabgZb.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabgZb
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_g0b.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_g0b
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d900_A_x.
INFO-FLOW: Append model fifo_w16_d900_A_x
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d225_A.
INFO-FLOW: Append model fifo_w16_d225_A
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d169_A_x.
INFO-FLOW: Append model fifo_w16_d169_A_x
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d9_A.
INFO-FLOW: Append model fifo_w16_d9_A
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0
INFO-FLOW: Found component start_for_normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_U0.
INFO-FLOW: Append model start_for_normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_U0
INFO-FLOW: Found component start_for_separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_U0.
INFO-FLOW: Append model start_for_separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0
INFO-FLOW: Found component start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0.
INFO-FLOW: Append model start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0
INFO-FLOW: Found component start_for_separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_U0.
INFO-FLOW: Append model start_for_separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11g1b.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11g1b
INFO-FLOW: Found component start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14g2b.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14g2b
INFO-FLOW: Found component start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_U0
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s
INFO-FLOW: Append model pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s
INFO-FLOW: Append model separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s
INFO-FLOW: Append model normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s
INFO-FLOW: Append model depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s
INFO-FLOW: Append model pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s
INFO-FLOW: Append model separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s
INFO-FLOW: Append model relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s
INFO-FLOW: Append model normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s
INFO-FLOW: Append model depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s
INFO-FLOW: Append model pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s
INFO-FLOW: Append model separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s
INFO-FLOW: Append model relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: Append model dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s
INFO-FLOW: Append model relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s
INFO-FLOW: Append model dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s
INFO-FLOW: Append model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_16s_11s_26_4_1 myproject_mul_16s_10ns_26_4_1 myproject_mul_16s_10s_26_4_1 myproject_mul_16s_10s_25_4_1 myproject_sub_21s_21s_21_2_1 myproject_add_32ns_32ns_32_2_1 depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_bkb regslice_core myproject_mul_16s_12s_26_4_1 myproject_sub_23ns_23s_23_2_1 myproject_sub_24s_24s_24_2_1 myproject_sub_23s_23s_23_2_1 myproject_add_26s_26s_26_2_1 myproject_add_24s_24s_24_2_1 myproject_sub_24ns_24s_24_2_1 fifo_w16_d900_A fifo_w16_d900_A fifo_w16_d900_A start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0 regslice_core myproject_mux_42_16_3_1 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi myproject_mul_16s_16ns_26_4_1 myproject_mul_16s_15ns_26_4_1 myproject_mul_16s_16s_26_4_1 myproject_mul_16s_14ns_26_4_1 myproject_add_26ns_26s_26_2_1 myproject_add_26ns_26ns_26_2_1 myproject_mul_16s_9s_25_4_1 myproject_mul_16s_8s_24_4_1 myproject_mul_16s_9ns_25_4_1 myproject_mul_16s_6ns_22_4_1 myproject_mul_16s_8ns_24_4_1 myproject_mul_16s_7s_23_4_1 myproject_mul_16s_6s_22_4_1 myproject_mul_16s_5ns_21_4_1 myproject_mul_16s_11ns_26_4_1 myproject_mul_16s_5s_21_4_1 myproject_mul_16s_7ns_23_4_1 myproject_add_22s_22s_22_2_1 myproject_sub_22s_22s_22_2_1 myproject_add_23s_23s_23_2_1 myproject_sub_25s_25s_25_2_1 myproject_sub_25ns_25s_25_2_1 myproject_sub_22ns_22s_22_2_1 myproject_add_25s_25s_25_2_1 myproject_sub_26s_26s_26_2_1 myproject_add_21s_21s_21_2_1 myproject_sub_21ns_21s_21_2_1 depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferNgs myproject_sub_26ns_26s_26_2_1 myproject_sub_20ns_20s_20_2_1 fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A fifo_w16_d169_A start_for_pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_U0 myproject_mux_164_16_4_1 myproject_mux_164_16_4_1 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bPq myproject_mul_16s_13ns_26_4_1 depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffeeVV myproject_mul_16s_13s_26_4_1 fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_U0 myproject_sub_26ns_26ns_26_2_1 myproject_mux_104_18_3_1 myproject_mul_17ns_18s_26_4_1 softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabgZb softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_g0b regslice_core fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d900_A_x fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d225_A fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d169_A_x fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d9_A fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0 start_for_normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_U0 start_for_separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_U0 start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0 start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0 start_for_separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_U0 start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11g1b start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_U0 start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14g2b start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0 regslice_core depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s myproject
INFO-FLOW: To file: write model myproject_mul_16s_11s_26_4_1
INFO-FLOW: To file: write model myproject_mul_16s_10ns_26_4_1
INFO-FLOW: To file: write model myproject_mul_16s_10s_26_4_1
INFO-FLOW: To file: write model myproject_mul_16s_10s_25_4_1
INFO-FLOW: To file: write model myproject_sub_21s_21s_21_2_1
INFO-FLOW: To file: write model myproject_add_32ns_32ns_32_2_1
INFO-FLOW: To file: write model depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s_line_buffer_bkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mul_16s_12s_26_4_1
INFO-FLOW: To file: write model myproject_sub_23ns_23s_23_2_1
INFO-FLOW: To file: write model myproject_sub_24s_24s_24_2_1
INFO-FLOW: To file: write model myproject_sub_23s_23s_23_2_1
INFO-FLOW: To file: write model myproject_add_26s_26s_26_2_1
INFO-FLOW: To file: write model myproject_add_24s_24s_24_2_1
INFO-FLOW: To file: write model myproject_sub_24ns_24s_24_2_1
INFO-FLOW: To file: write model fifo_w16_d900_A
INFO-FLOW: To file: write model fifo_w16_d900_A
INFO-FLOW: To file: write model fifo_w16_d900_A
INFO-FLOW: To file: write model start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mux_42_16_3_1
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s_line_buffer_Array_hbi
INFO-FLOW: To file: write model myproject_mul_16s_16ns_26_4_1
INFO-FLOW: To file: write model myproject_mul_16s_15ns_26_4_1
INFO-FLOW: To file: write model myproject_mul_16s_16s_26_4_1
INFO-FLOW: To file: write model myproject_mul_16s_14ns_26_4_1
INFO-FLOW: To file: write model myproject_add_26ns_26s_26_2_1
INFO-FLOW: To file: write model myproject_add_26ns_26ns_26_2_1
INFO-FLOW: To file: write model myproject_mul_16s_9s_25_4_1
INFO-FLOW: To file: write model myproject_mul_16s_8s_24_4_1
INFO-FLOW: To file: write model myproject_mul_16s_9ns_25_4_1
INFO-FLOW: To file: write model myproject_mul_16s_6ns_22_4_1
INFO-FLOW: To file: write model myproject_mul_16s_8ns_24_4_1
INFO-FLOW: To file: write model myproject_mul_16s_7s_23_4_1
INFO-FLOW: To file: write model myproject_mul_16s_6s_22_4_1
INFO-FLOW: To file: write model myproject_mul_16s_5ns_21_4_1
INFO-FLOW: To file: write model myproject_mul_16s_11ns_26_4_1
INFO-FLOW: To file: write model myproject_mul_16s_5s_21_4_1
INFO-FLOW: To file: write model myproject_mul_16s_7ns_23_4_1
INFO-FLOW: To file: write model myproject_add_22s_22s_22_2_1
INFO-FLOW: To file: write model myproject_sub_22s_22s_22_2_1
INFO-FLOW: To file: write model myproject_add_23s_23s_23_2_1
INFO-FLOW: To file: write model myproject_sub_25s_25s_25_2_1
INFO-FLOW: To file: write model myproject_sub_25ns_25s_25_2_1
INFO-FLOW: To file: write model myproject_sub_22ns_22s_22_2_1
INFO-FLOW: To file: write model myproject_add_25s_25s_25_2_1
INFO-FLOW: To file: write model myproject_sub_26s_26s_26_2_1
INFO-FLOW: To file: write model myproject_add_21s_21s_21_2_1
INFO-FLOW: To file: write model myproject_sub_21ns_21s_21_2_1
INFO-FLOW: To file: write model depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s_line_bufferNgs
INFO-FLOW: To file: write model myproject_sub_26ns_26s_26_2_1
INFO-FLOW: To file: write model myproject_sub_20ns_20s_20_2_1
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model fifo_w16_d169_A
INFO-FLOW: To file: write model start_for_pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_U0
INFO-FLOW: To file: write model myproject_mux_164_16_4_1
INFO-FLOW: To file: write model myproject_mux_164_16_4_1
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s_line_buffer_Array_bPq
INFO-FLOW: To file: write model myproject_mul_16s_13ns_26_4_1
INFO-FLOW: To file: write model depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s_line_buffeeVV
INFO-FLOW: To file: write model myproject_mul_16s_13s_26_4_1
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_U0
INFO-FLOW: To file: write model myproject_sub_26ns_26ns_26_2_1
INFO-FLOW: To file: write model myproject_mux_104_18_3_1
INFO-FLOW: To file: write model myproject_mul_17ns_18s_26_4_1
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabgZb
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_g0b
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d900_A_x
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d225_A
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d169_A_x
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d9_A
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0
INFO-FLOW: To file: write model start_for_normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_U0
INFO-FLOW: To file: write model start_for_separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0
INFO-FLOW: To file: write model start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0
INFO-FLOW: To file: write model start_for_separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11g1b
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14g2b
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_U0
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s
INFO-FLOW: To file: write model pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s
INFO-FLOW: To file: write model separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s
INFO-FLOW: To file: write model normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s
INFO-FLOW: To file: write model depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s
INFO-FLOW: To file: write model pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s
INFO-FLOW: To file: write model separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s
INFO-FLOW: To file: write model relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s
INFO-FLOW: To file: write model normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s
INFO-FLOW: To file: write model depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s
INFO-FLOW: To file: write model pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s
INFO-FLOW: To file: write model separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s
INFO-FLOW: To file: write model relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: To file: write model dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s
INFO-FLOW: To file: write model relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s
INFO-FLOW: To file: write model dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s
INFO-FLOW: To file: write model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 52.68 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.18 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.3 sec.
Command         ap_source done; 0.3 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=2.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Command         ap_part_info done; 0.14 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_11s_26_4_1_Mul4S_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_10ns_26_4_1_Mul4S_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_10s_26_4_1_Mul4S_2'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_10s_25_4_1_Mul4S_3'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_21s_21s_21_2_1_AddSubnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_add_32ns_32ns_32_2_1_AddSubnS_1'
Command         ap_source done; 0.57 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_12s_26_4_1_Mul4S_4'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_23ns_23s_23_2_1_AddSubnS_2'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_24s_24s_24_2_1_AddSubnS_3'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_23s_23s_23_2_1_AddSubnS_4'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_add_26s_26s_26_2_1_AddSubnS_5'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_add_24s_24s_24_2_1_AddSubnS_6'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_24ns_24s_24_2_1_AddSubnS_7'
Command         ap_source done; 0.61 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_0_V_U(fifo_w16_d900_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_1_V_U(fifo_w16_d900_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_2_V_U(fifo_w16_d900_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0_U(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_U0)' using Shift Registers.
Command         ap_source done; 0.43 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'myproject_mux_42_16_3_1'
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_16ns_26_4_1_Mul4S_5'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_15ns_26_4_1_Mul4S_6'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_16s_26_4_1_Mul4S_7'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_14ns_26_4_1_Mul4S_8'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_add_26ns_26s_26_2_1_AddSubnS_8'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_add_26ns_26ns_26_2_1_AddSubnS_9'
Command         ap_source done; 0.77 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_9s_25_4_1_Mul4S_9'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_8s_24_4_1_Mul4S_10'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_9ns_25_4_1_Mul4S_11'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_6ns_22_4_1_Mul4S_12'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_8ns_24_4_1_Mul4S_13'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_7s_23_4_1_Mul4S_14'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_6s_22_4_1_Mul4S_15'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_5ns_21_4_1_Mul4S_16'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_11ns_26_4_1_Mul4S_17'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_5s_21_4_1_Mul4S_18'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_7ns_23_4_1_Mul4S_19'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_add_22s_22s_22_2_1_AddSubnS_10'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_22s_22s_22_2_1_AddSubnS_11'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_add_23s_23s_23_2_1_AddSubnS_12'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_25s_25s_25_2_1_AddSubnS_13'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_25ns_25s_25_2_1_AddSubnS_14'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_22ns_22s_22_2_1_AddSubnS_15'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_add_25s_25s_25_2_1_AddSubnS_16'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_26s_26s_26_2_1_AddSubnS_17'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_add_21s_21s_21_2_1_AddSubnS_18'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_21ns_21s_21_2_1_AddSubnS_19'
Command         ap_source done; 2.52 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_26ns_26s_26_2_1_AddSubnS_20'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_20ns_20s_20_2_1_AddSubnS_21'
Command         ap_source done; 0.23 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_0_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_1_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_2_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_3_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_4_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_5_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_6_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_7_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_8_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_9_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_10_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_11_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_12_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_13_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_14_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_15_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_16_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_17_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_18_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_19_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_20_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_21_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_22_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_23_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_24_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_25_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_26_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_27_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_28_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_29_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_30_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'depthwise_res_V_data_31_V_U(fifo_w16_d169_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_U0_U(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_U0)' using Shift Registers.
Command         ap_source done; 3.5 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'myproject_mux_164_16_4_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'myproject_mux_164_16_4_1'
Command         ap_source done; 0.19 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_13ns_26_4_1_Mul4S_20'
Command         ap_source done; 0.12 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_16s_13s_26_4_1_Mul4S_21'
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_U0_U(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_U0)' using Shift Registers.
Command         ap_source done; 1.91 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'myproject_sub_26ns_26ns_26_2_1_AddSubnS_22'
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-288] Generating pipelined multiplexer : 'myproject_mux_104_18_3_1'
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_mul_17ns_18s_26_4_1_Mul4S_22'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_exp_tabgZb_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s_invert_g0b_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.45 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_20_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_21_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_22_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_23_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_24_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_25_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_26_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_27_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_28_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_29_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_30_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_31_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_4_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_5_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_6_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_7_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_8_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_9_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_10_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_11_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_12_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_13_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_14_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_15_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_16_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_17_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_18_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_19_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_20_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_21_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_22_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_23_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_24_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_25_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_26_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_27_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_28_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_29_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_30_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_31_V_U(fifo_w16_d900_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_20_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_21_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_22_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_23_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_24_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_25_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_26_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_27_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_28_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_29_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_30_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_31_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_20_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_21_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_22_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_23_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_24_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_25_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_26_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_27_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_28_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_29_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_30_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_31_V_U(fifo_w16_d225_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_8_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_9_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_10_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_11_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_12_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_13_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_14_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_15_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_16_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_17_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_18_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_19_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_20_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_21_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_22_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_23_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_24_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_25_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_26_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_27_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_28_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_29_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_30_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_31_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_32_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_33_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_34_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_35_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_36_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_37_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_38_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_39_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_40_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_41_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_42_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_43_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_44_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_45_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_46_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_47_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_48_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_49_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_50_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_51_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_52_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_53_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_54_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_55_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_56_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_57_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_58_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_59_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_60_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_61_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_62_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_63_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_8_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_9_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_10_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_11_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_12_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_13_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_14_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_15_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_16_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_17_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_18_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_19_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_20_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_21_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_22_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_23_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_24_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_25_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_26_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_27_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_28_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_29_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_30_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_31_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_32_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_33_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_34_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_35_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_36_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_37_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_38_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_39_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_40_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_41_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_42_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_43_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_44_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_45_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_46_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_47_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_48_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_49_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_50_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_51_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_52_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_53_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_54_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_55_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_56_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_57_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_58_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_59_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_60_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_61_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_62_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_63_V_U(fifo_w16_d169_A_x)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_10_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_11_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_12_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_13_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_14_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_15_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_16_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_17_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_18_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_19_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_20_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_21_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_22_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_23_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_24_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_25_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_26_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_27_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_28_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_29_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_30_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_31_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_32_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_33_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_34_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_35_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_36_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_37_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_38_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_39_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_40_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_41_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_42_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_43_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_44_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_45_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_46_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_47_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_48_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_49_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_50_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_51_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_52_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_53_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_54_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_55_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_56_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_57_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_58_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_59_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_60_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_61_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_62_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_63_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_8_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_9_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_10_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_11_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_12_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_13_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_14_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_15_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_16_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_17_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_18_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_19_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_20_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_21_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_22_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_23_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_24_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_25_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_26_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_27_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_28_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_29_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_30_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_31_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_32_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_33_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_34_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_35_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_36_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_37_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_38_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_39_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_40_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_41_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_42_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_43_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_44_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_45_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_46_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_47_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_48_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_49_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_50_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_51_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_52_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_53_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_54_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_55_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_56_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_57_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_58_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_59_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_60_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_61_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_62_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_63_V_U(fifo_w16_d9_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0_U(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_U0_U(start_for_normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_U0_U(start_for_separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_U0_U(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0_U(start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_U0_U(start_for_separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11g1b_U(start_for_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11g1b)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_U0_U(start_for_dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14g2b_U(start_for_relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14g2b)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_U0_U(start_for_dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_U0)' using Shift Registers.
Command         ap_source done; 68.94 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.21 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.26 sec.
Command         ap_source done; 0.26 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.21 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.28 sec.
Command         ap_source done; 0.28 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=1
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute           source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Command         ap_source done; 1.25 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=787 #gSsdmPorts=28
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 01:34:20 ; elapsed = 02:08:26 . Memory (MB): peak = 17825.078 ; gain = 17421.590 ; free physical = 218 ; free virtual = 9074
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 2849.58 sec.
Command     csynth_design done; 7691.44 sec.
Execute     export_design -format ip_catalog -version 1.0.0 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -version=1.0.0 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -version 1.0.0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.15 sec.
Command       ap_source done; 0.15 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Command       ap_source done; 1.81 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=787 #gSsdmPorts=28
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_3u_config2_depthwise_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_32u_config2_pointwise_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_32u_config2_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config3_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config4_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_config5_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_32u_config6_depthwise_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config6_pointwise_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config6_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config7_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_64u_config8_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config9_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/depthwise_conv_2d_cl_array_array_ap_fixed_64u_config10_depthwise_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_2d_cl_array_array_ap_fixed_64u_config10_pointwise_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/separable_conv_2d_cl_array_array_array_ap_fixed_64u_config10_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_relu_config11_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_32u_config13_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_32u_relu_config14_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_32u_array_ap_fixed_16_6_5_3_0_10u_config15_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config16_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=28
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:         dump_ctype_info_xml failed
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 36.36 sec.
Execute     cleanup_all 
Command     cleanup_all done; 22.65 sec.
