{
  "design": {
    "design_info": {
      "boundary_crc": "0xEBEE9B2C379D1385",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../bram_dma_loop.gen/sources_1/bd/DMA_LOOP",
      "name": "DMA_LOOP",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen": "",
      "axi_bram_ctrl": "",
      "PL_BRAM_WR": "",
      "c_shift_ram_0": "",
      "DATA_GEN": "",
      "axi_dma_0": "",
      "vio_0": "",
      "RGB565_888_0": "",
      "VID_AXIS_0": "",
      "M_AXI_LITE_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "rst_n",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "DMA_LOOP_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "start_flag": {
        "direction": "I"
      },
      "data_out": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "clk_fast": {
        "direction": "I"
      }
    },
    "components": {
      "blk_mem_gen": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "DMA_LOOP_blk_mem_gen_0_0",
        "xci_path": "ip\\DMA_LOOP_blk_mem_gen_0_0\\DMA_LOOP_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Port_A_Write_Rate": {
            "value": "50"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "BRAM_Controller"
          }
        }
      },
      "axi_bram_ctrl": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "DMA_LOOP_axi_bram_ctrl_0_0",
        "xci_path": "ip\\DMA_LOOP_axi_bram_ctrl_0_0\\DMA_LOOP_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        }
      },
      "PL_BRAM_WR": {
        "vlnv": "xilinx.com:module_ref:PL_BRAM_WR:1.0",
        "xci_name": "DMA_LOOP_PL_BRAM_WR_0_0",
        "xci_path": "ip\\DMA_LOOP_PL_BRAM_WR_0_0\\DMA_LOOP_PL_BRAM_WR_0_0.xci",
        "inst_hier_path": "PL_BRAM_WR",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PL_BRAM_WR",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DMA_LOOP_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "start_flag": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              },
              "LAYERED_METADATA": {
                "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency data_bitwidth format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} DATA_WIDTH 1}",
                "value_src": "ip_prop"
              }
            }
          },
          "done_flag": {
            "direction": "I"
          },
          "h_flag": {
            "direction": "I"
          },
          "v_flag": {
            "direction": "I"
          },
          "wr_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "wr_rst_n",
                "value_src": "constant"
              }
            }
          },
          "wr_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wr_en": {
            "direction": "O"
          },
          "wr_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "wr_we": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "wr_rst_n": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "rd_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rd_rst_n",
                "value_src": "constant"
              }
            }
          },
          "rd_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rd_en": {
            "direction": "O"
          },
          "rd_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rd_we": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "rd_rst_n": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "c_shift_ram_0": {
        "vlnv": "xilinx.com:ip:c_shift_ram:12.0",
        "xci_name": "DMA_LOOP_c_shift_ram_0_0",
        "xci_path": "ip\\DMA_LOOP_c_shift_ram_0_0\\DMA_LOOP_c_shift_ram_0_0.xci",
        "inst_hier_path": "c_shift_ram_0",
        "parameters": {
          "AsyncInitVal": {
            "value": "0"
          },
          "DefaultData": {
            "value": "0"
          },
          "Depth": {
            "value": "10"
          },
          "Width": {
            "value": "1"
          }
        }
      },
      "DATA_GEN": {
        "vlnv": "xilinx.com:module_ref:DATA_GEN:1.0",
        "xci_name": "DMA_LOOP_DATA_GEN_0_0",
        "xci_path": "ip\\DMA_LOOP_DATA_GEN_0_0\\DMA_LOOP_DATA_GEN_0_0.xci",
        "inst_hier_path": "DATA_GEN",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DATA_GEN",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "DMA_LOOP_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start_flag": {
            "direction": "I"
          },
          "h_flag": {
            "direction": "O"
          },
          "v_flag": {
            "direction": "O"
          },
          "done_flag": {
            "direction": "O"
          },
          "data_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "DMA_LOOP_axi_dma_0_1",
        "xci_path": "ip\\DMA_LOOP_axi_dma_0_1\\DMA_LOOP_axi_dma_0_1.xci",
        "inst_hier_path": "axi_dma_0",
        "parameters": {
          "c_include_mm2s": {
            "value": "0"
          },
          "c_include_s2mm_dre": {
            "value": "1"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_s2mm_burst_size": {
            "value": "256"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        },
        "interface_ports": {
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "xci_name": "DMA_LOOP_vio_0_0",
        "xci_path": "ip\\DMA_LOOP_vio_0_0\\DMA_LOOP_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_PROBE_OUT0_INIT_VAL": {
            "value": "0xfF"
          },
          "C_PROBE_OUT0_WIDTH": {
            "value": "8"
          }
        }
      },
      "RGB565_888_0": {
        "vlnv": "xilinx.com:module_ref:RGB565_888:1.0",
        "xci_name": "DMA_LOOP_RGB565_888_0_0",
        "xci_path": "ip\\DMA_LOOP_RGB565_888_0_0\\DMA_LOOP_RGB565_888_0_0.xci",
        "inst_hier_path": "RGB565_888_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "RGB565_888",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pclk": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "DMA_LOOP_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "h_flag_i": {
            "direction": "I"
          },
          "v_flag_i": {
            "direction": "I"
          },
          "data_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "data_en": {
            "direction": "O",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "h_flag_o": {
            "direction": "O"
          },
          "v_flag_o": {
            "direction": "O"
          },
          "data_o": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      },
      "VID_AXIS_0": {
        "vlnv": "xilinx.com:module_ref:VID_AXIS:1.0",
        "xci_name": "DMA_LOOP_VID_AXIS_0_0",
        "xci_path": "ip\\DMA_LOOP_VID_AXIS_0_0\\DMA_LOOP_VID_AXIS_0_0.xci",
        "inst_hier_path": "VID_AXIS_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "VID_AXIS",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "m_axis_tkeep",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TUSER": {
                "physical_name": "m_axis_tuser",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "vid_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "vid_rst_n",
                "value_src": "constant"
              }
            }
          },
          "vid_rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "vid_de": {
            "direction": "I",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "vid_hs": {
            "direction": "I"
          },
          "vid_vs": {
            "direction": "I"
          },
          "vid_data": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "vid_alpha": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "m_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "M_AXI_LITE_0": {
        "vlnv": "xilinx.com:module_ref:M_AXI_LITE:1.0",
        "xci_name": "DMA_LOOP_M_AXI_LITE_0_0",
        "xci_path": "ip\\DMA_LOOP_M_AXI_LITE_0_0\\DMA_LOOP_M_AXI_LITE_0_0.xci",
        "inst_hier_path": "M_AXI_LITE_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "M_AXI_LITE",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "10",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x000003FF",
              "width": "10"
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "9",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "data_size": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "start_flag": {
            "direction": "I"
          },
          "start_dma": {
            "direction": "O"
          },
          "M_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "M_AXI_ARESETN",
                "value_src": "constant"
              }
            }
          },
          "M_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4K",
              "width": "12"
            }
          }
        }
      }
    },
    "interface_nets": {
      "M_AXI_LITE_0_M_AXI": {
        "interface_ports": [
          "M_AXI_LITE_0/M_AXI",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "VID_AXIS_0_m_axis": {
        "interface_ports": [
          "VID_AXIS_0/m_axis",
          "axi_dma_0/S_AXIS_S2MM"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl/BRAM_PORTA",
          "blk_mem_gen/BRAM_PORTA"
        ]
      },
      "axi_dma_0_M_AXI_S2MM": {
        "interface_ports": [
          "axi_bram_ctrl/S_AXI",
          "axi_dma_0/M_AXI_S2MM"
        ]
      }
    },
    "nets": {
      "DATA_GEN_0_done_flag": {
        "ports": [
          "DATA_GEN/done_flag",
          "PL_BRAM_WR/done_flag"
        ]
      },
      "DATA_GEN_0_h_flag": {
        "ports": [
          "DATA_GEN/h_flag",
          "PL_BRAM_WR/h_flag",
          "RGB565_888_0/h_flag_i"
        ]
      },
      "DATA_GEN_0_v_flag": {
        "ports": [
          "DATA_GEN/v_flag",
          "PL_BRAM_WR/v_flag",
          "RGB565_888_0/v_flag_i"
        ]
      },
      "DATA_GEN_data_out": {
        "ports": [
          "DATA_GEN/data_out",
          "RGB565_888_0/data_i"
        ]
      },
      "PL_BRAM_WR_data_out": {
        "ports": [
          "PL_BRAM_WR/data_out",
          "data_out"
        ]
      },
      "PL_BRAM_WR_rd_addr": {
        "ports": [
          "PL_BRAM_WR/rd_addr",
          "blk_mem_gen/addrb"
        ]
      },
      "PL_BRAM_WR_rd_clk": {
        "ports": [
          "PL_BRAM_WR/rd_clk",
          "blk_mem_gen/clkb"
        ]
      },
      "PL_BRAM_WR_rd_en": {
        "ports": [
          "PL_BRAM_WR/rd_en",
          "blk_mem_gen/enb"
        ]
      },
      "RGB565_888_0_data_en": {
        "ports": [
          "RGB565_888_0/data_en",
          "VID_AXIS_0/vid_de"
        ]
      },
      "RGB565_888_0_data_o": {
        "ports": [
          "RGB565_888_0/data_o",
          "VID_AXIS_0/vid_data"
        ]
      },
      "RGB565_888_0_h_flag_o": {
        "ports": [
          "RGB565_888_0/h_flag_o",
          "VID_AXIS_0/vid_hs"
        ]
      },
      "RGB565_888_0_v_flag_o": {
        "ports": [
          "RGB565_888_0/v_flag_o",
          "VID_AXIS_0/vid_vs"
        ]
      },
      "axi_bram_ctrl_bram_en_a": {
        "ports": [
          "axi_bram_ctrl/bram_en_a",
          "c_shift_ram_0/D",
          "blk_mem_gen/ena"
        ]
      },
      "blk_mem_gen_doutb": {
        "ports": [
          "blk_mem_gen/doutb",
          "PL_BRAM_WR/rd_data"
        ]
      },
      "c_shift_ram_0_Q": {
        "ports": [
          "c_shift_ram_0/Q",
          "PL_BRAM_WR/start_flag"
        ]
      },
      "clk_fast_1": {
        "ports": [
          "clk_fast",
          "axi_bram_ctrl/s_axi_aclk",
          "vio_0/clk",
          "axi_dma_0/s_axi_lite_aclk",
          "axi_dma_0/m_axi_s2mm_aclk",
          "VID_AXIS_0/m_axis_aclk",
          "M_AXI_LITE_0/M_AXI_ACLK"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk",
          "PL_BRAM_WR/clk",
          "c_shift_ram_0/CLK",
          "DATA_GEN/clk",
          "RGB565_888_0/pclk",
          "VID_AXIS_0/vid_clk"
        ]
      },
      "rst_n_0_1": {
        "ports": [
          "rst_n",
          "axi_bram_ctrl/s_axi_aresetn",
          "PL_BRAM_WR/rst_n",
          "DATA_GEN/rst_n",
          "axi_dma_0/axi_resetn",
          "RGB565_888_0/rst_n",
          "VID_AXIS_0/vid_rst_n",
          "M_AXI_LITE_0/M_AXI_ARESETN"
        ]
      },
      "start_flag_0_1": {
        "ports": [
          "start_flag",
          "DATA_GEN/start_flag",
          "M_AXI_LITE_0/start_flag"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "VID_AXIS_0/vid_alpha"
        ]
      }
    },
    "addressing": {
      "/axi_dma_0": {
        "address_spaces": {
          "Data_S2MM": {
            "segments": {
              "SEG_axi_bram_ctrl_Mem0": {
                "address_block": "/axi_bram_ctrl/S_AXI/Mem0",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}