// Seed: 1974959275
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input wire id_2,
    output tri id_3,
    input tri1 id_4,
    output tri id_5,
    input tri1 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output tri0 id_9,
    output logic id_10,
    output supply1 id_11,
    input logic id_12,
    input tri0 id_13
);
  wire id_15, id_16;
  module_0 modCall_1 (
      id_16,
      id_15
  );
  always_ff id_10 <= id_12;
  if (-1) id_17(id_6.id_13);
  assign id_11 = 1;
endmodule
