module adder (
   input a[16],
   input b[16],
    input alusignal[6],
    output s[16],
   output z,
    output v,
    output n
    
  )
 {
sig holder[16];
  always {
  if(!alusignal[0])
    {holder = a+b;
    }
  else{
  holder = a-b;
    }
  s = holder;
  z= ~|holder;
  v= (a[15] & (b[15] ^ alusignal[0]) & !holder[15]) | (!a[15] & !(b[15] ^ alusignal[0]) & holder[15]); 
  n=holder[15];
}