# ALU-DESIGN_System-Verilog-
This repository contains the design and implementation of an Arithmetic Logic Unit (ALU) using SystemVerilog HDL. The ALU is a fundamental building block in digital systems and processors, capable of performing arithmetic and logical operations on binary data.
