
*** Running vivado
    with args -log GPP_circuit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source GPP_circuit.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source GPP_circuit.tcl -notrace
Command: link_design -top GPP_circuit -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2605.832 ; gain = 0.000 ; free physical = 1385 ; free virtual = 9107
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/venkat/Downloads/temp school files/Soph Design/Labs/Lab_4/Lab4_Skeleton/Lab4_Skeleton.srcs/constrs_1/new/GPP_Constraints.xdc]
Finished Parsing XDC File [/home/venkat/Downloads/temp school files/Soph Design/Labs/Lab_4/Lab4_Skeleton/Lab4_Skeleton.srcs/constrs_1/new/GPP_Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.785 ; gain = 0.000 ; free physical = 1293 ; free virtual = 9016
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2725.816 ; gain = 64.031 ; free physical = 1282 ; free virtual = 9005

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 223b63a9d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.785 ; gain = 2.969 ; free physical = 1064 ; free virtual = 8621

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 223b63a9d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2966.895 ; gain = 0.000 ; free physical = 829 ; free virtual = 8385
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19b766824

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2966.895 ; gain = 0.000 ; free physical = 829 ; free virtual = 8385
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 172f35689

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2966.895 ; gain = 0.000 ; free physical = 829 ; free virtual = 8385
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 172f35689

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2966.895 ; gain = 0.000 ; free physical = 829 ; free virtual = 8385
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 172f35689

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2966.895 ; gain = 0.000 ; free physical = 829 ; free virtual = 8385
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 172f35689

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2966.895 ; gain = 0.000 ; free physical = 829 ; free virtual = 8385
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.895 ; gain = 0.000 ; free physical = 829 ; free virtual = 8385
Ending Logic Optimization Task | Checksum: acc88d7f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2966.895 ; gain = 0.000 ; free physical = 829 ; free virtual = 8385

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: acc88d7f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2966.895 ; gain = 0.000 ; free physical = 828 ; free virtual = 8385

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: acc88d7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.895 ; gain = 0.000 ; free physical = 828 ; free virtual = 8385

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.895 ; gain = 0.000 ; free physical = 828 ; free virtual = 8385
Ending Netlist Obfuscation Task | Checksum: acc88d7f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.895 ; gain = 0.000 ; free physical = 828 ; free virtual = 8385
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2966.895 ; gain = 305.109 ; free physical = 828 ; free virtual = 8385
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3006.914 ; gain = 0.000 ; free physical = 824 ; free virtual = 8381
INFO: [Common 17-1381] The checkpoint '/home/venkat/Downloads/temp school files/Soph Design/Labs/Lab_4/Lab4_Skeleton/Lab4_Skeleton.runs/impl_1/GPP_circuit_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file GPP_circuit_drc_opted.rpt -pb GPP_circuit_drc_opted.pb -rpx GPP_circuit_drc_opted.rpx
Command: report_drc -file GPP_circuit_drc_opted.rpt -pb GPP_circuit_drc_opted.pb -rpx GPP_circuit_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/venkat/Downloads/temp school files/Soph Design/Labs/Lab_4/Lab4_Skeleton/Lab4_Skeleton.runs/impl_1/GPP_circuit_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 758 ; free virtual = 8314
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 79d4c989

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 758 ; free virtual = 8314
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 758 ; free virtual = 8314

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c486f9be

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 789 ; free virtual = 8345

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 29f93f566

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 804 ; free virtual = 8361

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 29f93f566

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 804 ; free virtual = 8361
Phase 1 Placer Initialization | Checksum: 29f93f566

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 804 ; free virtual = 8361

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20f065ca0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 802 ; free virtual = 8358

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2ba427ff5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 802 ; free virtual = 8358

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2ba427ff5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 802 ; free virtual = 8358

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 10 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 4, total 10, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 11 nets or LUTs. Breaked 10 LUTs, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 784 ; free virtual = 8341

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           10  |              1  |                    11  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           10  |              1  |                    11  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 17e1a485f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 784 ; free virtual = 8341
Phase 2.4 Global Placement Core | Checksum: 190971ae3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 784 ; free virtual = 8341
Phase 2 Global Placement | Checksum: 190971ae3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 784 ; free virtual = 8341

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20175b736

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 783 ; free virtual = 8340

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 843f9eb4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 783 ; free virtual = 8340

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: fd84e446

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 783 ; free virtual = 8340

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b28cb9d9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 783 ; free virtual = 8340

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: bd74712c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 781 ; free virtual = 8338

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: fc7d9fdd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 781 ; free virtual = 8337

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: d43adfe4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 781 ; free virtual = 8337

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18f42f25f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 781 ; free virtual = 8337

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: cef99a20

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 781 ; free virtual = 8337
Phase 3 Detail Placement | Checksum: cef99a20

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 781 ; free virtual = 8337

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c6f5cf2a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.345 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b4424366

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 781 ; free virtual = 8338
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 143603c36

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 781 ; free virtual = 8338
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c6f5cf2a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 781 ; free virtual = 8338

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.533. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1db8d3e9c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 781 ; free virtual = 8338

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 781 ; free virtual = 8338
Phase 4.1 Post Commit Optimization | Checksum: 1db8d3e9c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 781 ; free virtual = 8338

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1db8d3e9c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 782 ; free virtual = 8338

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1db8d3e9c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 782 ; free virtual = 8338
Phase 4.3 Placer Reporting | Checksum: 1db8d3e9c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 782 ; free virtual = 8338

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 782 ; free virtual = 8338

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 782 ; free virtual = 8338
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d3adffd8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 782 ; free virtual = 8338
Ending Placer Task | Checksum: 151c8ce1c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 782 ; free virtual = 8338
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 795 ; free virtual = 8353
INFO: [Common 17-1381] The checkpoint '/home/venkat/Downloads/temp school files/Soph Design/Labs/Lab_4/Lab4_Skeleton/Lab4_Skeleton.runs/impl_1/GPP_circuit_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file GPP_circuit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 788 ; free virtual = 8345
INFO: [runtcl-4] Executing : report_utilization -file GPP_circuit_utilization_placed.rpt -pb GPP_circuit_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file GPP_circuit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 794 ; free virtual = 8351
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8ee2e45a ConstDB: 0 ShapeSum: c2e5e9c2 RouteDB: 0
Post Restoration Checksum: NetGraph: 6dbb4dc NumContArr: bf3d5db1 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: c619128d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 670 ; free virtual = 8228

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c619128d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 671 ; free virtual = 8228

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c619128d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 637 ; free virtual = 8195

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c619128d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3158.449 ; gain = 0.000 ; free physical = 637 ; free virtual = 8195
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11b6628cd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3160.957 ; gain = 2.508 ; free physical = 629 ; free virtual = 8186
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.680  | TNS=0.000  | WHS=-0.080 | THS=-0.548 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000239177 %
  Global Horizontal Routing Utilization  = 0.000130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 310
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 309
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 10ac56dc1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3164.957 ; gain = 6.508 ; free physical = 628 ; free virtual = 8185

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10ac56dc1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3164.957 ; gain = 6.508 ; free physical = 628 ; free virtual = 8185
Phase 3 Initial Routing | Checksum: 191aee48c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3196.973 ; gain = 38.523 ; free physical = 628 ; free virtual = 8186

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 194
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.114  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 323c80ca

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3196.973 ; gain = 38.523 ; free physical = 627 ; free virtual = 8183
Phase 4 Rip-up And Reroute | Checksum: 323c80ca

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3196.973 ; gain = 38.523 ; free physical = 627 ; free virtual = 8183

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 323c80ca

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3196.973 ; gain = 38.523 ; free physical = 627 ; free virtual = 8183

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 323c80ca

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3196.973 ; gain = 38.523 ; free physical = 627 ; free virtual = 8183
Phase 5 Delay and Skew Optimization | Checksum: 323c80ca

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3196.973 ; gain = 38.523 ; free physical = 627 ; free virtual = 8183

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 6bd12e01

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3196.973 ; gain = 38.523 ; free physical = 626 ; free virtual = 8183
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.193  | TNS=0.000  | WHS=0.163  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 6bd12e01

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3196.973 ; gain = 38.523 ; free physical = 626 ; free virtual = 8183
Phase 6 Post Hold Fix | Checksum: 6bd12e01

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3196.973 ; gain = 38.523 ; free physical = 626 ; free virtual = 8183

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.132026 %
  Global Horizontal Routing Utilization  = 0.19469 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 7251f711

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3196.973 ; gain = 38.523 ; free physical = 626 ; free virtual = 8183

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 7251f711

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3198.973 ; gain = 40.523 ; free physical = 626 ; free virtual = 8182

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 497eca7e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3246.996 ; gain = 88.547 ; free physical = 626 ; free virtual = 8182

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.193  | TNS=0.000  | WHS=0.163  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 497eca7e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3246.996 ; gain = 88.547 ; free physical = 626 ; free virtual = 8182
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 3246.996 ; gain = 88.547 ; free physical = 659 ; free virtual = 8216

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3246.996 ; gain = 88.547 ; free physical = 659 ; free virtual = 8216
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3246.996 ; gain = 0.000 ; free physical = 659 ; free virtual = 8217
INFO: [Common 17-1381] The checkpoint '/home/venkat/Downloads/temp school files/Soph Design/Labs/Lab_4/Lab4_Skeleton/Lab4_Skeleton.runs/impl_1/GPP_circuit_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file GPP_circuit_drc_routed.rpt -pb GPP_circuit_drc_routed.pb -rpx GPP_circuit_drc_routed.rpx
Command: report_drc -file GPP_circuit_drc_routed.rpt -pb GPP_circuit_drc_routed.pb -rpx GPP_circuit_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/venkat/Downloads/temp school files/Soph Design/Labs/Lab_4/Lab4_Skeleton/Lab4_Skeleton.runs/impl_1/GPP_circuit_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file GPP_circuit_methodology_drc_routed.rpt -pb GPP_circuit_methodology_drc_routed.pb -rpx GPP_circuit_methodology_drc_routed.rpx
Command: report_methodology -file GPP_circuit_methodology_drc_routed.rpt -pb GPP_circuit_methodology_drc_routed.pb -rpx GPP_circuit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/venkat/Downloads/temp school files/Soph Design/Labs/Lab_4/Lab4_Skeleton/Lab4_Skeleton.runs/impl_1/GPP_circuit_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file GPP_circuit_power_routed.rpt -pb GPP_circuit_power_summary_routed.pb -rpx GPP_circuit_power_routed.rpx
Command: report_power -file GPP_circuit_power_routed.rpt -pb GPP_circuit_power_summary_routed.pb -rpx GPP_circuit_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file GPP_circuit_route_status.rpt -pb GPP_circuit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file GPP_circuit_timing_summary_routed.rpt -pb GPP_circuit_timing_summary_routed.pb -rpx GPP_circuit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file GPP_circuit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file GPP_circuit_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file GPP_circuit_bus_skew_routed.rpt -pb GPP_circuit_bus_skew_routed.pb -rpx GPP_circuit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar  2 17:32:02 2022...

*** Running vivado
    with args -log GPP_circuit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source GPP_circuit.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source GPP_circuit.tcl -notrace
Command: open_checkpoint GPP_circuit_routed.dcp

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2597.703 ; gain = 5.938 ; free physical = 833 ; free virtual = 8542
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.801 ; gain = 0.000 ; free physical = 1401 ; free virtual = 9111
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2669.758 ; gain = 0.000 ; free physical = 878 ; free virtual = 8575
Restored from archive | CPU: 0.070000 secs | Memory: 1.605484 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2669.758 ; gain = 0.000 ; free physical = 878 ; free virtual = 8575
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2669.758 ; gain = 0.000 ; free physical = 877 ; free virtual = 8575
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2669.758 ; gain = 83.930 ; free physical = 877 ; free virtual = 8574
Command: write_bitstream -force GPP_circuit.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./GPP_circuit.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 3121.797 ; gain = 452.039 ; free physical = 999 ; free virtual = 8528
INFO: [Common 17-206] Exiting Vivado at Wed Mar  2 17:32:49 2022...
