// Seed: 3456839073
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri0  id_3
);
  assign id_0 = id_1;
  assign id_0 = -1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = id_2;
endmodule
module module_1 (
    output tri  id_0,
    output tri0 id_1,
    input  wor  id_2
);
  logic [-1 : -1] id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2;
  wand id_1 = -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  input wire id_30;
  output wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  input wire id_23;
  input wire id_22;
  inout supply0 id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_21 = 1;
endmodule
