# basic-fifo-verilog
Basic FIFO design in Verilog with simple testbench for design verification fundamentals.
