Vivado Simulator 2015.2
Time resolution is 1 ps
$finish called at time : 4 us : File "C:/Users/Joe Harris/Documents/Embedded Systems Cert/Logic Analysis_Design using Verilog/Redo Assignement/Debouncing/Debouncing.srcs/sim_1/new/debounce_tb.v" Line 56
