
;; Function double scaledL1dist(double*, double*, int) (_Z12scaledL1distPdS_i)


Dataflow summary:
n_regs = 86, n_defs = 113, n_uses = 243, n_bbs = 54
Use-def chains:
d0 bb 0 luid 1 insn 9 reg 67 { }
d1 bb 0 luid 2 insn 10 reg 68 { }
d2 bb 0 luid 3 insn 11 reg 69 { }
d3 bb 1 luid 1 insn 21 reg 63 { }
d4 bb 2 luid 1 insn 26 reg 65 { }
d5 bb 2 luid 2 insn 27 reg 64 { }
d6 bb 2 luid 3 insn 28 reg 62 { }
d7 bb 2 luid 4 insn 72 reg 78 { }
d8 bb 2 luid 5 insn 80 reg 82 { }
d9 bb 2 luid 6 insn 81 reg 81 { }
d10 bb 2 luid 7 insn 82 reg 83 { }
d11 bb 2 luid 8 insn 87 reg 71 { }
d12 bb 2 luid 9 insn 88 reg 70 { }
d13 bb 2 luid 10 insn 89 reg 72 { }
d14 bb 2 luid 11 insn 90 reg 65 { }
d15 bb 2 luid 12 insn 92 reg 64 { }
d16 bb 2 luid 13 insn 93 reg 62 { }
d17 bb 4 luid 1 insn 34 reg 71 { }
d18 bb 4 luid 2 insn 35 reg 70 { }
d19 bb 4 luid 3 insn 37 reg 72 { }
d20 bb 4 luid 4 insn 38 reg 65 { }
d21 bb 4 luid 5 insn 390 reg 84 { }
d22 bb 4 luid 6 insn 40 reg 64 { }
d23 bb 4 luid 7 insn 391 reg 85 { }
d24 bb 4 luid 8 insn 41 reg 62 { }
d25 bb 4 luid 10 insn 267 reg 71 { }
d26 bb 4 luid 11 insn 268 reg 70 { }
d27 bb 4 luid 12 insn 269 reg 72 { }
d28 bb 4 luid 13 insn 270 reg 65 { }
d29 bb 4 luid 14 insn 272 reg 64 { }
d30 bb 4 luid 15 insn 273 reg 62 { }
d31 bb 4 luid 17 insn 285 reg 71 { }
d32 bb 4 luid 18 insn 286 reg 70 { }
d33 bb 4 luid 19 insn 287 reg 72 { }
d34 bb 4 luid 20 insn 288 reg 65 { }
d35 bb 4 luid 21 insn 290 reg 64 { }
d36 bb 4 luid 22 insn 291 reg 62 { }
d37 bb 4 luid 24 insn 303 reg 71 { }
d38 bb 4 luid 25 insn 304 reg 70 { }
d39 bb 4 luid 26 insn 305 reg 72 { }
d40 bb 4 luid 27 insn 306 reg 65 { }
d41 bb 4 luid 28 insn 308 reg 64 { }
d42 bb 4 luid 29 insn 309 reg 62 { }
d43 bb 4 luid 31 insn 321 reg 71 { }
d44 bb 4 luid 32 insn 322 reg 70 { }
d45 bb 4 luid 33 insn 323 reg 72 { }
d46 bb 4 luid 34 insn 324 reg 65 { }
d47 bb 4 luid 35 insn 326 reg 64 { }
d48 bb 4 luid 36 insn 327 reg 62 { }
d49 bb 4 luid 38 insn 339 reg 71 { }
d50 bb 4 luid 39 insn 340 reg 70 { }
d51 bb 4 luid 40 insn 341 reg 72 { }
d52 bb 4 luid 41 insn 342 reg 65 { }
d53 bb 4 luid 42 insn 344 reg 64 { }
d54 bb 4 luid 43 insn 345 reg 62 { }
d55 bb 4 luid 45 insn 357 reg 71 { }
d56 bb 4 luid 46 insn 358 reg 70 { }
d57 bb 4 luid 47 insn 359 reg 72 { }
d58 bb 4 luid 48 insn 360 reg 65 { }
d59 bb 4 luid 49 insn 362 reg 64 { }
d60 bb 4 luid 50 insn 363 reg 62 { }
d61 bb 4 luid 52 insn 375 reg 71 { }
d62 bb 4 luid 53 insn 376 reg 70 { }
d63 bb 4 luid 54 insn 377 reg 72 { }
d64 bb 4 luid 55 insn 378 reg 65 { }
d65 bb 4 luid 56 insn 380 reg 64 { }
d66 bb 4 luid 57 insn 381 reg 62 { }
d67 bb 5 luid 1 insn 46 reg 74 { }
d68 bb 5 luid 2 insn 47 reg 75 { }
d69 bb 5 luid 3 insn 48 reg 76 { }
d70 bb 5 luid 4 insn 49 reg 63 { }
d71 bb 19 luid 1 insn 106 reg 71 { }
d72 bb 19 luid 2 insn 107 reg 70 { }
d73 bb 19 luid 3 insn 108 reg 72 { }
d74 bb 19 luid 4 insn 109 reg 65 { }
d75 bb 19 luid 5 insn 111 reg 64 { }
d76 bb 19 luid 6 insn 112 reg 62 { }
d77 bb 22 luid 1 insn 129 reg 71 { }
d78 bb 22 luid 2 insn 130 reg 70 { }
d79 bb 22 luid 3 insn 131 reg 72 { }
d80 bb 22 luid 4 insn 132 reg 65 { }
d81 bb 22 luid 5 insn 134 reg 64 { }
d82 bb 22 luid 6 insn 135 reg 62 { }
d83 bb 25 luid 1 insn 152 reg 71 { }
d84 bb 25 luid 2 insn 153 reg 70 { }
d85 bb 25 luid 3 insn 154 reg 72 { }
d86 bb 25 luid 4 insn 155 reg 65 { }
d87 bb 25 luid 5 insn 157 reg 64 { }
d88 bb 25 luid 6 insn 158 reg 62 { }
d89 bb 28 luid 1 insn 175 reg 71 { }
d90 bb 28 luid 2 insn 176 reg 70 { }
d91 bb 28 luid 3 insn 177 reg 72 { }
d92 bb 28 luid 4 insn 178 reg 65 { }
d93 bb 28 luid 5 insn 180 reg 64 { }
d94 bb 28 luid 6 insn 181 reg 62 { }
d95 bb 31 luid 1 insn 198 reg 71 { }
d96 bb 31 luid 2 insn 199 reg 70 { }
d97 bb 31 luid 3 insn 200 reg 72 { }
d98 bb 31 luid 4 insn 201 reg 65 { }
d99 bb 31 luid 5 insn 203 reg 64 { }
d100 bb 31 luid 6 insn 204 reg 62 { }
d101 bb 34 luid 1 insn 221 reg 71 { }
d102 bb 34 luid 2 insn 222 reg 70 { }
d103 bb 34 luid 3 insn 223 reg 72 { }
d104 bb 34 luid 4 insn 224 reg 65 { }
d105 bb 34 luid 5 insn 226 reg 64 { }
d106 bb 34 luid 6 insn 227 reg 62 { }
d107 bb 37 luid 1 insn 244 reg 71 { }
d108 bb 37 luid 2 insn 245 reg 70 { }
d109 bb 37 luid 3 insn 246 reg 72 { }
d110 bb 37 luid 4 insn 247 reg 65 { }
d111 bb 37 luid 5 insn 249 reg 64 { }
d112 bb 37 luid 6 insn 250 reg 62 { }
Def-use chains:
u0 bb 0 luid 4 insn 17 reg 69 { d2 }
u1 bb 2 luid 5 insn 80 reg 64 { d5 }
u2 bb 2 luid 6 insn 81 reg 69 { d2 }
u3 bb 2 luid 6 insn 81 reg 82 { d8 }
u4 bb 2 luid 7 insn 82 reg 81 { d9 }
u5 bb 2 luid 8 insn 87 reg 67 { d0 }
u6 bb 2 luid 8 insn 87 reg 62 { d6 }
u7 bb 2 luid 9 insn 88 reg 68 { d1 }
u8 bb 2 luid 9 insn 88 reg 62 { d6 }
u9 bb 2 luid 9 insn 88 reg 71 { d11 }
u10 bb 2 luid 10 insn 89 reg 70 { d12 }
u11 bb 2 luid 10 insn 89 reg 70 { d12 }
u12 bb 2 luid 10 insn 89 reg 78 { d7 }
u13 bb 2 luid 11 insn 90 reg 72 { d13 }
u14 bb 2 luid 11 insn 90 reg 65 { d4 }
u15 bb 2 luid 12 insn 92 reg 64 { d5 }
u16 bb 2 luid 13 insn 93 reg 62 { d6 }
u17 bb 2 luid 14 insn 94 reg 69 { d2 }
u18 bb 2 luid 14 insn 94 reg 64 { d15 }
u19 bb 4 luid 1 insn 34 reg 67 { d0 }
u20 bb 4 luid 1 insn 34 reg 62 { d16 d66 d112 }
u21 bb 4 luid 2 insn 35 reg 68 { d1 }
u22 bb 4 luid 2 insn 35 reg 62 { d16 d66 d112 }
u23 bb 4 luid 2 insn 35 reg 71 { d17 }
u24 bb 4 luid 3 insn 37 reg 70 { d18 }
u25 bb 4 luid 3 insn 37 reg 70 { d18 }
u26 bb 4 luid 3 insn 37 reg 78 { d7 }
u27 bb 4 luid 4 insn 38 reg 72 { d19 }
u28 bb 4 luid 4 insn 38 reg 65 { d14 d64 d110 }
u29 bb 4 luid 5 insn 390 reg 64 { d15 d65 d111 }
u30 bb 4 luid 6 insn 40 reg 84 { d21 }
u31 bb 4 luid 7 insn 391 reg 62 { d16 d66 d112 }
u32 bb 4 luid 8 insn 41 reg 85 { d23 }
u33 bb 4 luid 9 insn 42 reg 69 { d2 }
u34 bb 4 luid 9 insn 42 reg 64 { d22 }
u35 bb 4 luid 10 insn 267 reg 67 { d0 }
u36 bb 4 luid 10 insn 267 reg 62 { d24 }
u37 bb 4 luid 11 insn 268 reg 68 { d1 }
u38 bb 4 luid 11 insn 268 reg 62 { d24 }
u39 bb 4 luid 11 insn 268 reg 71 { d25 }
u40 bb 4 luid 12 insn 269 reg 70 { d26 }
u41 bb 4 luid 12 insn 269 reg 70 { d26 }
u42 bb 4 luid 12 insn 269 reg 78 { d7 }
u43 bb 4 luid 13 insn 270 reg 72 { d27 }
u44 bb 4 luid 13 insn 270 reg 65 { d20 }
u45 bb 4 luid 14 insn 272 reg 84 { d21 }
u46 bb 4 luid 15 insn 273 reg 85 { d23 }
u47 bb 4 luid 16 insn 274 reg 69 { d2 }
u48 bb 4 luid 16 insn 274 reg 64 { d29 }
u49 bb 4 luid 17 insn 285 reg 67 { d0 }
u50 bb 4 luid 17 insn 285 reg 62 { d30 }
u51 bb 4 luid 18 insn 286 reg 68 { d1 }
u52 bb 4 luid 18 insn 286 reg 62 { d30 }
u53 bb 4 luid 18 insn 286 reg 71 { d31 }
u54 bb 4 luid 19 insn 287 reg 70 { d32 }
u55 bb 4 luid 19 insn 287 reg 70 { d32 }
u56 bb 4 luid 19 insn 287 reg 78 { d7 }
u57 bb 4 luid 20 insn 288 reg 72 { d33 }
u58 bb 4 luid 20 insn 288 reg 65 { d28 }
u59 bb 4 luid 21 insn 290 reg 84 { d21 }
u60 bb 4 luid 22 insn 291 reg 85 { d23 }
u61 bb 4 luid 23 insn 292 reg 69 { d2 }
u62 bb 4 luid 23 insn 292 reg 64 { d35 }
u63 bb 4 luid 24 insn 303 reg 67 { d0 }
u64 bb 4 luid 24 insn 303 reg 62 { d36 }
u65 bb 4 luid 25 insn 304 reg 68 { d1 }
u66 bb 4 luid 25 insn 304 reg 62 { d36 }
u67 bb 4 luid 25 insn 304 reg 71 { d37 }
u68 bb 4 luid 26 insn 305 reg 70 { d38 }
u69 bb 4 luid 26 insn 305 reg 70 { d38 }
u70 bb 4 luid 26 insn 305 reg 78 { d7 }
u71 bb 4 luid 27 insn 306 reg 72 { d39 }
u72 bb 4 luid 27 insn 306 reg 65 { d34 }
u73 bb 4 luid 28 insn 308 reg 84 { d21 }
u74 bb 4 luid 29 insn 309 reg 85 { d23 }
u75 bb 4 luid 30 insn 310 reg 69 { d2 }
u76 bb 4 luid 30 insn 310 reg 64 { d41 }
u77 bb 4 luid 31 insn 321 reg 67 { d0 }
u78 bb 4 luid 31 insn 321 reg 62 { d42 }
u79 bb 4 luid 32 insn 322 reg 68 { d1 }
u80 bb 4 luid 32 insn 322 reg 62 { d42 }
u81 bb 4 luid 32 insn 322 reg 71 { d43 }
u82 bb 4 luid 33 insn 323 reg 70 { d44 }
u83 bb 4 luid 33 insn 323 reg 70 { d44 }
u84 bb 4 luid 33 insn 323 reg 78 { d7 }
u85 bb 4 luid 34 insn 324 reg 72 { d45 }
u86 bb 4 luid 34 insn 324 reg 65 { d40 }
u87 bb 4 luid 35 insn 326 reg 84 { d21 }
u88 bb 4 luid 36 insn 327 reg 85 { d23 }
u89 bb 4 luid 37 insn 328 reg 69 { d2 }
u90 bb 4 luid 37 insn 328 reg 64 { d47 }
u91 bb 4 luid 38 insn 339 reg 67 { d0 }
u92 bb 4 luid 38 insn 339 reg 62 { d48 }
u93 bb 4 luid 39 insn 340 reg 68 { d1 }
u94 bb 4 luid 39 insn 340 reg 62 { d48 }
u95 bb 4 luid 39 insn 340 reg 71 { d49 }
u96 bb 4 luid 40 insn 341 reg 70 { d50 }
u97 bb 4 luid 40 insn 341 reg 70 { d50 }
u98 bb 4 luid 40 insn 341 reg 78 { d7 }
u99 bb 4 luid 41 insn 342 reg 72 { d51 }
u100 bb 4 luid 41 insn 342 reg 65 { d46 }
u101 bb 4 luid 42 insn 344 reg 84 { d21 }
u102 bb 4 luid 43 insn 345 reg 85 { d23 }
u103 bb 4 luid 44 insn 346 reg 69 { d2 }
u104 bb 4 luid 44 insn 346 reg 64 { d53 }
u105 bb 4 luid 45 insn 357 reg 67 { d0 }
u106 bb 4 luid 45 insn 357 reg 62 { d54 }
u107 bb 4 luid 46 insn 358 reg 68 { d1 }
u108 bb 4 luid 46 insn 358 reg 62 { d54 }
u109 bb 4 luid 46 insn 358 reg 71 { d55 }
u110 bb 4 luid 47 insn 359 reg 70 { d56 }
u111 bb 4 luid 47 insn 359 reg 70 { d56 }
u112 bb 4 luid 47 insn 359 reg 78 { d7 }
u113 bb 4 luid 48 insn 360 reg 72 { d57 }
u114 bb 4 luid 48 insn 360 reg 65 { d52 }
u115 bb 4 luid 49 insn 362 reg 84 { d21 }
u116 bb 4 luid 50 insn 363 reg 85 { d23 }
u117 bb 4 luid 51 insn 364 reg 69 { d2 }
u118 bb 4 luid 51 insn 364 reg 64 { d59 }
u119 bb 4 luid 52 insn 375 reg 67 { d0 }
u120 bb 4 luid 52 insn 375 reg 62 { d60 }
u121 bb 4 luid 53 insn 376 reg 68 { d1 }
u122 bb 4 luid 53 insn 376 reg 62 { d60 }
u123 bb 4 luid 53 insn 376 reg 71 { d61 }
u124 bb 4 luid 54 insn 377 reg 70 { d62 }
u125 bb 4 luid 54 insn 377 reg 70 { d62 }
u126 bb 4 luid 54 insn 377 reg 78 { d7 }
u127 bb 4 luid 55 insn 378 reg 72 { d63 }
u128 bb 4 luid 55 insn 378 reg 65 { d58 }
u129 bb 4 luid 56 insn 380 reg 84 { d21 }
u130 bb 4 luid 57 insn 381 reg 85 { d23 }
u131 bb 4 luid 58 insn 382 reg 69 { d2 }
u132 bb 4 luid 58 insn 382 reg 64 { d65 }
u133 bb 5 luid 2 insn 47 reg 74 { d67 }
u134 bb 5 luid 2 insn 47 reg 65 { d14 d64 d110 }
u135 bb 5 luid 4 insn 49 reg 76 { d69 }
u136 bb 5 luid 4 insn 49 reg 75 { d68 }
u137 bb 8 luid 1 insn 58 reg 63 { d3 d70 }
u138 bb 11 luid 1 insn 261 reg 83 { d10 }
u139 bb 12 luid 1 insn 238 reg 83 { d10 }
u140 bb 13 luid 1 insn 215 reg 83 { d10 }
u141 bb 14 luid 1 insn 192 reg 83 { d10 }
u142 bb 15 luid 1 insn 169 reg 83 { d10 }
u143 bb 16 luid 1 insn 146 reg 83 { d10 }
u144 bb 17 luid 1 insn 123 reg 83 { d10 }
u145 bb 19 luid 1 insn 106 reg 67 { d0 }
u146 bb 19 luid 1 insn 106 reg 62 { d16 }
u147 bb 19 luid 2 insn 107 reg 68 { d1 }
u148 bb 19 luid 2 insn 107 reg 62 { d16 }
u149 bb 19 luid 2 insn 107 reg 71 { d71 }
u150 bb 19 luid 3 insn 108 reg 70 { d72 }
u151 bb 19 luid 3 insn 108 reg 70 { d72 }
u152 bb 19 luid 3 insn 108 reg 78 { d7 }
u153 bb 19 luid 4 insn 109 reg 72 { d73 }
u154 bb 19 luid 4 insn 109 reg 65 { d14 }
u155 bb 19 luid 5 insn 111 reg 64 { d15 }
u156 bb 19 luid 6 insn 112 reg 62 { d16 }
u157 bb 19 luid 7 insn 113 reg 69 { d2 }
u158 bb 19 luid 7 insn 113 reg 64 { d75 }
u159 bb 22 luid 1 insn 129 reg 67 { d0 }
u160 bb 22 luid 1 insn 129 reg 62 { d16 d76 }
u161 bb 22 luid 2 insn 130 reg 68 { d1 }
u162 bb 22 luid 2 insn 130 reg 62 { d16 d76 }
u163 bb 22 luid 2 insn 130 reg 71 { d77 }
u164 bb 22 luid 3 insn 131 reg 70 { d78 }
u165 bb 22 luid 3 insn 131 reg 70 { d78 }
u166 bb 22 luid 3 insn 131 reg 78 { d7 }
u167 bb 22 luid 4 insn 132 reg 72 { d79 }
u168 bb 22 luid 4 insn 132 reg 65 { d14 d74 }
u169 bb 22 luid 5 insn 134 reg 64 { d15 d75 }
u170 bb 22 luid 6 insn 135 reg 62 { d16 d76 }
u171 bb 22 luid 7 insn 136 reg 69 { d2 }
u172 bb 22 luid 7 insn 136 reg 64 { d81 }
u173 bb 25 luid 1 insn 152 reg 67 { d0 }
u174 bb 25 luid 1 insn 152 reg 62 { d16 d82 }
u175 bb 25 luid 2 insn 153 reg 68 { d1 }
u176 bb 25 luid 2 insn 153 reg 62 { d16 d82 }
u177 bb 25 luid 2 insn 153 reg 71 { d83 }
u178 bb 25 luid 3 insn 154 reg 70 { d84 }
u179 bb 25 luid 3 insn 154 reg 70 { d84 }
u180 bb 25 luid 3 insn 154 reg 78 { d7 }
u181 bb 25 luid 4 insn 155 reg 72 { d85 }
u182 bb 25 luid 4 insn 155 reg 65 { d14 d80 }
u183 bb 25 luid 5 insn 157 reg 64 { d15 d81 }
u184 bb 25 luid 6 insn 158 reg 62 { d16 d82 }
u185 bb 25 luid 7 insn 159 reg 69 { d2 }
u186 bb 25 luid 7 insn 159 reg 64 { d87 }
u187 bb 28 luid 1 insn 175 reg 67 { d0 }
u188 bb 28 luid 1 insn 175 reg 62 { d16 d88 }
u189 bb 28 luid 2 insn 176 reg 68 { d1 }
u190 bb 28 luid 2 insn 176 reg 62 { d16 d88 }
u191 bb 28 luid 2 insn 176 reg 71 { d89 }
u192 bb 28 luid 3 insn 177 reg 70 { d90 }
u193 bb 28 luid 3 insn 177 reg 70 { d90 }
u194 bb 28 luid 3 insn 177 reg 78 { d7 }
u195 bb 28 luid 4 insn 178 reg 72 { d91 }
u196 bb 28 luid 4 insn 178 reg 65 { d14 d86 }
u197 bb 28 luid 5 insn 180 reg 64 { d15 d87 }
u198 bb 28 luid 6 insn 181 reg 62 { d16 d88 }
u199 bb 28 luid 7 insn 182 reg 69 { d2 }
u200 bb 28 luid 7 insn 182 reg 64 { d93 }
u201 bb 31 luid 1 insn 198 reg 67 { d0 }
u202 bb 31 luid 1 insn 198 reg 62 { d16 d94 }
u203 bb 31 luid 2 insn 199 reg 68 { d1 }
u204 bb 31 luid 2 insn 199 reg 62 { d16 d94 }
u205 bb 31 luid 2 insn 199 reg 71 { d95 }
u206 bb 31 luid 3 insn 200 reg 70 { d96 }
u207 bb 31 luid 3 insn 200 reg 70 { d96 }
u208 bb 31 luid 3 insn 200 reg 78 { d7 }
u209 bb 31 luid 4 insn 201 reg 72 { d97 }
u210 bb 31 luid 4 insn 201 reg 65 { d14 d92 }
u211 bb 31 luid 5 insn 203 reg 64 { d15 d93 }
u212 bb 31 luid 6 insn 204 reg 62 { d16 d94 }
u213 bb 31 luid 7 insn 205 reg 69 { d2 }
u214 bb 31 luid 7 insn 205 reg 64 { d99 }
u215 bb 34 luid 1 insn 221 reg 67 { d0 }
u216 bb 34 luid 1 insn 221 reg 62 { d16 d100 }
u217 bb 34 luid 2 insn 222 reg 68 { d1 }
u218 bb 34 luid 2 insn 222 reg 62 { d16 d100 }
u219 bb 34 luid 2 insn 222 reg 71 { d101 }
u220 bb 34 luid 3 insn 223 reg 70 { d102 }
u221 bb 34 luid 3 insn 223 reg 70 { d102 }
u222 bb 34 luid 3 insn 223 reg 78 { d7 }
u223 bb 34 luid 4 insn 224 reg 72 { d103 }
u224 bb 34 luid 4 insn 224 reg 65 { d14 d98 }
u225 bb 34 luid 5 insn 226 reg 64 { d15 d99 }
u226 bb 34 luid 6 insn 227 reg 62 { d16 d100 }
u227 bb 34 luid 7 insn 228 reg 69 { d2 }
u228 bb 34 luid 7 insn 228 reg 64 { d105 }
u229 bb 37 luid 1 insn 244 reg 67 { d0 }
u230 bb 37 luid 1 insn 244 reg 62 { d16 d106 }
u231 bb 37 luid 2 insn 245 reg 68 { d1 }
u232 bb 37 luid 2 insn 245 reg 62 { d16 d106 }
u233 bb 37 luid 2 insn 245 reg 71 { d107 }
u234 bb 37 luid 3 insn 246 reg 70 { d108 }
u235 bb 37 luid 3 insn 246 reg 70 { d108 }
u236 bb 37 luid 3 insn 246 reg 78 { d7 }
u237 bb 37 luid 4 insn 247 reg 72 { d109 }
u238 bb 37 luid 4 insn 247 reg 65 { d14 d104 }
u239 bb 37 luid 5 insn 249 reg 64 { d15 d105 }
u240 bb 37 luid 6 insn 250 reg 62 { d16 d106 }
u241 bb 37 luid 7 insn 251 reg 69 { d2 }
u242 bb 37 luid 7 insn 251 reg 64 { d111 }

Web oldreg=64 newreg=86
Updating insn 94 (64->86)
Web oldreg=62 newreg=87
Updating insn 34 (62->87)
Updating insn 35 (62->87)
Web oldreg=71 newreg=88
Updating insn 35 (71->88)
Web oldreg=70 newreg=89
Updating insn 37 (70->89)
Updating insn 37 (70->89)
Web oldreg=72 newreg=90
Updating insn 38 (72->90)
Web oldreg=65 newreg=91
Updating insn 38 (65->91)
Updating insn 390 (64->86)
Updating insn 391 (62->87)
Web oldreg=64 newreg=92
Updating insn 42 (64->92)
Web oldreg=62 newreg=93
Updating insn 267 (62->93)
Updating insn 268 (62->93)
Web oldreg=71 newreg=94
Updating insn 268 (71->94)
Web oldreg=70 newreg=95
Updating insn 269 (70->95)
Updating insn 269 (70->95)
Web oldreg=72 newreg=96
Updating insn 270 (72->96)
Web oldreg=65 newreg=97
Updating insn 270 (65->97)
Web oldreg=64 newreg=98
Updating insn 274 (64->98)
Web oldreg=62 newreg=99
Updating insn 285 (62->99)
Updating insn 286 (62->99)
Web oldreg=71 newreg=100
Updating insn 286 (71->100)
Web oldreg=70 newreg=101
Updating insn 287 (70->101)
Updating insn 287 (70->101)
Web oldreg=72 newreg=102
Updating insn 288 (72->102)
Web oldreg=65 newreg=103
Updating insn 288 (65->103)
Web oldreg=64 newreg=104
Updating insn 292 (64->104)
Web oldreg=62 newreg=105
Updating insn 303 (62->105)
Updating insn 304 (62->105)
Web oldreg=71 newreg=106
Updating insn 304 (71->106)
Web oldreg=70 newreg=107
Updating insn 305 (70->107)
Updating insn 305 (70->107)
Web oldreg=72 newreg=108
Updating insn 306 (72->108)
Web oldreg=65 newreg=109
Updating insn 306 (65->109)
Web oldreg=64 newreg=110
Updating insn 310 (64->110)
Web oldreg=62 newreg=111
Updating insn 321 (62->111)
Updating insn 322 (62->111)
Web oldreg=71 newreg=112
Updating insn 322 (71->112)
Web oldreg=70 newreg=113
Updating insn 323 (70->113)
Updating insn 323 (70->113)
Web oldreg=72 newreg=114
Updating insn 324 (72->114)
Web oldreg=65 newreg=115
Updating insn 324 (65->115)
Web oldreg=64 newreg=116
Updating insn 328 (64->116)
Web oldreg=62 newreg=117
Updating insn 339 (62->117)
Updating insn 340 (62->117)
Web oldreg=71 newreg=118
Updating insn 340 (71->118)
Web oldreg=70 newreg=119
Updating insn 341 (70->119)
Updating insn 341 (70->119)
Web oldreg=72 newreg=120
Updating insn 342 (72->120)
Web oldreg=65 newreg=121
Updating insn 342 (65->121)
Web oldreg=64 newreg=122
Updating insn 346 (64->122)
Web oldreg=62 newreg=123
Updating insn 357 (62->123)
Updating insn 358 (62->123)
Web oldreg=71 newreg=124
Updating insn 358 (71->124)
Web oldreg=70 newreg=125
Updating insn 359 (70->125)
Updating insn 359 (70->125)
Web oldreg=72 newreg=126
Updating insn 360 (72->126)
Web oldreg=65 newreg=127
Updating insn 360 (65->127)
Web oldreg=64 newreg=128
Updating insn 364 (64->128)
Web oldreg=62 newreg=129
Updating insn 375 (62->129)
Updating insn 376 (62->129)
Web oldreg=71 newreg=130
Updating insn 376 (71->130)
Web oldreg=70 newreg=131
Updating insn 377 (70->131)
Updating insn 377 (70->131)
Web oldreg=72 newreg=132
Updating insn 378 (72->132)
Web oldreg=65 newreg=133
Updating insn 378 (65->133)
Updating insn 382 (64->86)
Updating insn 47 (65->91)
Updating insn 106 (62->87)
Updating insn 107 (62->87)
Web oldreg=71 newreg=134
Updating insn 107 (71->134)
Web oldreg=70 newreg=135
Updating insn 108 (70->135)
Updating insn 108 (70->135)
Web oldreg=72 newreg=136
Updating insn 109 (72->136)
Updating insn 109 (65->91)
Updating insn 111 (64->86)
Updating insn 112 (62->87)
Updating insn 113 (64->86)
Updating insn 129 (62->87)
Updating insn 130 (62->87)
Web oldreg=71 newreg=137
Updating insn 130 (71->137)
Web oldreg=70 newreg=138
Updating insn 131 (70->138)
Updating insn 131 (70->138)
Web oldreg=72 newreg=139
Updating insn 132 (72->139)
Updating insn 132 (65->91)
Updating insn 134 (64->86)
Updating insn 135 (62->87)
Updating insn 136 (64->86)
Updating insn 152 (62->87)
Updating insn 153 (62->87)
Web oldreg=71 newreg=140
Updating insn 153 (71->140)
Web oldreg=70 newreg=141
Updating insn 154 (70->141)
Updating insn 154 (70->141)
Web oldreg=72 newreg=142
Updating insn 155 (72->142)
Updating insn 155 (65->91)
Updating insn 157 (64->86)
Updating insn 158 (62->87)
Updating insn 159 (64->86)
Updating insn 175 (62->87)
Updating insn 176 (62->87)
Web oldreg=71 newreg=143
Updating insn 176 (71->143)
Web oldreg=70 newreg=144
Updating insn 177 (70->144)
Updating insn 177 (70->144)
Web oldreg=72 newreg=145
Updating insn 178 (72->145)
Updating insn 178 (65->91)
Updating insn 180 (64->86)
Updating insn 181 (62->87)
Updating insn 182 (64->86)
Updating insn 198 (62->87)
Updating insn 199 (62->87)
Web oldreg=71 newreg=146
Updating insn 199 (71->146)
Web oldreg=70 newreg=147
Updating insn 200 (70->147)
Updating insn 200 (70->147)
Web oldreg=72 newreg=148
Updating insn 201 (72->148)
Updating insn 201 (65->91)
Updating insn 203 (64->86)
Updating insn 204 (62->87)
Updating insn 205 (64->86)
Updating insn 221 (62->87)
Updating insn 222 (62->87)
Web oldreg=71 newreg=149
Updating insn 222 (71->149)
Web oldreg=70 newreg=150
Updating insn 223 (70->150)
Updating insn 223 (70->150)
Web oldreg=72 newreg=151
Updating insn 224 (72->151)
Updating insn 224 (65->91)
Updating insn 226 (64->86)
Updating insn 227 (62->87)
Updating insn 228 (64->86)
Updating insn 244 (62->87)
Updating insn 245 (62->87)
Web oldreg=71 newreg=152
Updating insn 245 (71->152)
Web oldreg=70 newreg=153
Updating insn 246 (70->153)
Updating insn 246 (70->153)
Web oldreg=72 newreg=154
Updating insn 247 (72->154)
Updating insn 247 (65->91)
Updating insn 249 (64->86)
Updating insn 250 (62->87)
Updating insn 251 (64->86)
Updating insn 90 (65->91)
Updating insn 92 (64->86)
Updating insn 93 (62->87)
Updating insn 34 (71->88)
Updating insn 35 (70->89)
Updating insn 37 (72->90)
Updating insn 38 (65->97)
Updating insn 40 (64->92)
Updating insn 41 (62->93)
Updating insn 267 (71->94)
Updating insn 268 (70->95)
Updating insn 269 (72->96)
Updating insn 270 (65->103)
Updating insn 272 (64->98)
Updating insn 273 (62->99)
Updating insn 285 (71->100)
Updating insn 286 (70->101)
Updating insn 287 (72->102)
Updating insn 288 (65->109)
Updating insn 290 (64->104)
Updating insn 291 (62->105)
Updating insn 303 (71->106)
Updating insn 304 (70->107)
Updating insn 305 (72->108)
Updating insn 306 (65->115)
Updating insn 308 (64->110)
Updating insn 309 (62->111)
Updating insn 321 (71->112)
Updating insn 322 (70->113)
Updating insn 323 (72->114)
Updating insn 324 (65->121)
Updating insn 326 (64->116)
Updating insn 327 (62->117)
Updating insn 339 (71->118)
Updating insn 340 (70->119)
Updating insn 341 (72->120)
Updating insn 342 (65->127)
Updating insn 344 (64->122)
Updating insn 345 (62->123)
Updating insn 357 (71->124)
Updating insn 358 (70->125)
Updating insn 359 (72->126)
Updating insn 360 (65->133)
Updating insn 362 (64->128)
Updating insn 363 (62->129)
Updating insn 375 (71->130)
Updating insn 376 (70->131)
Updating insn 377 (72->132)
Updating insn 378 (65->91)
Updating insn 380 (64->86)
Updating insn 381 (62->87)
Updating insn 106 (71->134)
Updating insn 107 (70->135)
Updating insn 108 (72->136)
Updating insn 109 (65->91)
Updating insn 111 (64->86)
Updating insn 112 (62->87)
Updating insn 129 (71->137)
Updating insn 130 (70->138)
Updating insn 131 (72->139)
Updating insn 132 (65->91)
Updating insn 134 (64->86)
Updating insn 135 (62->87)
Updating insn 152 (71->140)
Updating insn 153 (70->141)
Updating insn 154 (72->142)
Updating insn 155 (65->91)
Updating insn 157 (64->86)
Updating insn 158 (62->87)
Updating insn 175 (71->143)
Updating insn 176 (70->144)
Updating insn 177 (72->145)
Updating insn 178 (65->91)
Updating insn 180 (64->86)
Updating insn 181 (62->87)
Updating insn 198 (71->146)
Updating insn 199 (70->147)
Updating insn 200 (72->148)
Updating insn 201 (65->91)
Updating insn 203 (64->86)
Updating insn 204 (62->87)
Updating insn 221 (71->149)
Updating insn 222 (70->150)
Updating insn 223 (72->151)
Updating insn 224 (65->91)
Updating insn 226 (64->86)
Updating insn 227 (62->87)
Updating insn 244 (71->152)
Updating insn 245 (70->153)
Updating insn 246 (72->154)
Updating insn 247 (65->91)
Updating insn 249 (64->86)
Updating insn 250 (62->87)


try_optimize_cfg iteration 1

Forwarding edge 19->20 to 19 failed.
(note 1 0 14 ("./StatUtilities.cc") 65)

;; Start of basic block 0, registers live: (nil)
(note 14 1 9 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn 9 14 10 0 ./StatUtilities.cc:65 (set (reg/v/f:DI 67 [ v1 ])
        (reg:DI 5 di [ v1 ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 10 9 11 0 ./StatUtilities.cc:65 (set (reg/v/f:DI 68 [ v2 ])
        (reg:DI 4 si [ v2 ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 11 10 12 0 ./StatUtilities.cc:65 (set (reg/v:SI 69 [ n ])
        (reg:SI 1 dx [ n ])) 40 {*movsi_1} (nil)
    (nil))

(note 12 11 16 0 NOTE_INSN_FUNCTION_BEG)

(note 16 12 17 0 ("./StatUtilities.cc") 69)

(insn 17 16 18 0 ./StatUtilities.cc:69 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 69 [ n ])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn 18 17 20 0 ./StatUtilities.cc:69 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
        (nil)))
;; End of basic block 0, registers live:
 (nil)

;; Start of basic block 1, registers live: (nil)
(note 20 18 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn 21 20 405 1 ./StatUtilities.cc:69 (set (reg:DF 63 [ prephitmp.127 ])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUAL (const_double:DF 0.0 [0x0.0p+0])
        (nil)))

(jump_insn 405 21 406 1 (set (pc)
        (label_ref 50)) -1 (nil)
    (nil))
;; End of basic block 1, registers live:
 (nil)

(barrier 406 405 68)

(note 68 406 69 NOTE_INSN_LOOP_BEG)

(note 69 68 418 NOTE_INSN_LOOP_END)

;; Start of basic block 2, registers live: (nil)
(code_label 418 69 79 2 34 "" [3 uses])

(note 79 418 46 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 46 79 47 2 ./StatUtilities.cc:69 (set (reg:DF 74)
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC2") [flags 0x2]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUAL (const_double:DF 1.0e+3 [0x0.fap+10])
        (nil)))

(insn 47 46 48 2 ./StatUtilities.cc:69 (set (reg:DF 75)
        (mult:DF (reg/v:DF 91 [ delta ])
            (reg:DF 74))) 616 {*fop_df_comm_sse} (nil)
    (nil))

(insn 48 47 49 2 ./StatUtilities.cc:69 (set (reg:DF 76)
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC3") [flags 0x2]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUAL (const_double:DF 6.25e-2 [0x0.8p-3])
        (nil)))

(insn 49 48 50 2 ./StatUtilities.cc:69 (set (reg:DF 63 [ prephitmp.127 ])
        (mult:DF (reg:DF 75)
            (reg:DF 76))) 616 {*fop_df_comm_sse} (nil)
    (nil))
;; End of basic block 2, registers live:
 (nil)

;; Start of basic block 3, registers live: (nil)
(code_label 50 49 51 3 4 "" [1 uses])

(note 51 50 55 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(note 55 51 56 3 NOTE_INSN_FUNCTION_END)

(note 56 55 58 3 ("./StatUtilities.cc") 73)

(insn 58 56 64 3 ./StatUtilities.cc:73 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg:DF 63 [ prephitmp.127 ])) 94 {*movdf_integer} (nil)
    (nil))

(insn 64 58 24 3 ./StatUtilities.cc:73 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (nil)
    (nil))
;; End of basic block 3, registers live:
 (nil)

;; Start of basic block 4, registers live: (nil)
(code_label 24 64 25 4 2 "" [1 uses])

(note 25 24 26 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 4 ./StatUtilities.cc:69 (set (reg/v:DF 65 [ delta ])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC0") [flags 0x2]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUAL (const_double:DF 0.0 [0x0.0p+0])
        (nil)))

(insn 27 26 28 4 ./StatUtilities.cc:69 (set (reg/v:SI 64 [ i ])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn 28 27 72 4 ./StatUtilities.cc:69 (set (reg:DI 62 [ ivtmp.130 ])
        (const_int 0 [0x0])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 72 28 80 4 (set (reg:V2DF 78)
        (mem/u/c/i:V2DF (symbol_ref/u:DI ("*.LC1") [flags 0x2]) [2 S16 A128])) 906 {*movv2df_internal} (nil)
    (expr_list:REG_EQUAL (const_vector:V2DF [
                (const_double:DF +NaN [+NaN])
                (const_double:DF 0.0 [0x0.0p+0])
            ])
        (nil)))

(insn 80 72 81 4 (set (reg:SI 82)
        (not:SI (reg/v:SI 64 [ i ]))) -1 (nil)
    (nil))

(insn 81 80 82 4 (parallel [
            (set (reg:SI 81)
                (plus:SI (reg:SI 82)
                    (reg/v:SI 69 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 82 81 85 4 (parallel [
            (set (reg:SI 83)
                (and:SI (reg:SI 81)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(note 85 82 86 4 ("./StatUtilities.cc") 65)

(note 86 85 87 4 ("./StatUtilities.cc") 70)

(insn 87 86 88 4 ./StatUtilities.cc:70 (set (reg:DF 71)
        (mem:DF (plus:DI (mult:DI (reg:DI 62 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 88 87 89 4 ./StatUtilities.cc:70 (set (reg:DF 70)
        (minus:DF (reg:DF 71)
            (mem:DF (plus:DI (mult:DI (reg:DI 62 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 89 88 90 4 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 72)
                (abs:DF (reg:DF 70)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 70))
        (nil)))

(insn 90 89 91 4 ./StatUtilities.cc:70 (set (reg/v:DF 91 [ delta ])
        (plus:DF (reg/v:DF 65 [ delta ])
            (reg:DF 72))) -1 (nil)
    (nil))

(note 91 90 92 4 ("./StatUtilities.cc") 69)

(insn 92 91 93 4 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 86 [ i ])
                (plus:SI (reg/v:SI 64 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 93 92 94 4 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 87 [ ivtmp.130 ])
                (plus:DI (reg:DI 62 [ ivtmp.130 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 94 93 95 4 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 86 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))

(jump_insn 95 94 263 4 ./StatUtilities.cc:69 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 418)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil)))
;; End of basic block 4, registers live:
 (nil)

;; Start of basic block 5, registers live: (nil)
(note 263 95 261 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 261 263 262 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 83)
            (const_int 0 [0x0]))) -1 (nil)
    (nil))

(jump_insn 262 261 240 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 29)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
        (nil)))
;; End of basic block 5, registers live:
 (nil)

;; Start of basic block 6, registers live: (nil)
(note 240 262 238 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 238 240 239 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 83)
            (const_int 1 [0x1]))) -1 (nil)
    (nil))

(jump_insn 239 238 217 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 423)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1428 [0x594])
        (nil)))
;; End of basic block 6, registers live:
 (nil)

;; Start of basic block 7, registers live: (nil)
(note 217 239 215 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 215 217 216 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 83)
            (const_int 2 [0x2]))) -1 (nil)
    (nil))

(jump_insn 216 215 194 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 424)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1666 [0x682])
        (nil)))
;; End of basic block 7, registers live:
 (nil)

;; Start of basic block 8, registers live: (nil)
(note 194 216 192 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 192 194 193 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 83)
            (const_int 3 [0x3]))) -1 (nil)
    (nil))

(jump_insn 193 192 171 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 425)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
        (nil)))
;; End of basic block 8, registers live:
 (nil)

;; Start of basic block 9, registers live: (nil)
(note 171 193 169 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 169 171 170 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 83)
            (const_int 4 [0x4]))) -1 (nil)
    (nil))

(jump_insn 170 169 148 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 426)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
        (nil)))
;; End of basic block 9, registers live:
 (nil)

;; Start of basic block 10, registers live: (nil)
(note 148 170 146 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 146 148 147 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 83)
            (const_int 5 [0x5]))) -1 (nil)
    (nil))

(jump_insn 147 146 125 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 427)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil)))
;; End of basic block 10, registers live:
 (nil)

;; Start of basic block 11, registers live: (nil)
(note 125 147 123 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 123 125 124 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 83)
            (const_int 6 [0x6]))) -1 (nil)
    (nil))

(jump_insn 124 123 115 11 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 428)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 11, registers live:
 (nil)

;; Start of basic block 12, registers live: (nil)
(note 115 124 104 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 104 115 105 12 ("./StatUtilities.cc") 65)

(note 105 104 106 12 ("./StatUtilities.cc") 70)

(insn 106 105 107 12 ./StatUtilities.cc:70 (set (reg:DF 134)
        (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 107 106 108 12 ./StatUtilities.cc:70 (set (reg:DF 135)
        (minus:DF (reg:DF 134)
            (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 108 107 109 12 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 136)
                (abs:DF (reg:DF 135)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 135))
        (nil)))

(insn 109 108 110 12 ./StatUtilities.cc:70 (set (reg/v:DF 91 [ delta ])
        (plus:DF (reg/v:DF 91 [ delta ])
            (reg:DF 136))) -1 (nil)
    (nil))

(note 110 109 111 12 ("./StatUtilities.cc") 69)

(insn 111 110 112 12 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 86 [ i ])
                (plus:SI (reg/v:SI 86 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 112 111 113 12 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 87 [ ivtmp.130 ])
                (plus:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 113 112 428 12 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 86 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 12, registers live:
 (nil)

;; Start of basic block 13, registers live: (nil)
(code_label 428 113 138 13 40 "" [1 uses])

(note 138 428 127 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 127 138 128 13 ("./StatUtilities.cc") 65)

(note 128 127 129 13 ("./StatUtilities.cc") 70)

(insn 129 128 130 13 ./StatUtilities.cc:70 (set (reg:DF 137)
        (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 130 129 131 13 ./StatUtilities.cc:70 (set (reg:DF 138)
        (minus:DF (reg:DF 137)
            (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 131 130 132 13 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 139)
                (abs:DF (reg:DF 138)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 138))
        (nil)))

(insn 132 131 133 13 ./StatUtilities.cc:70 (set (reg/v:DF 91 [ delta ])
        (plus:DF (reg/v:DF 91 [ delta ])
            (reg:DF 139))) -1 (nil)
    (nil))

(note 133 132 134 13 ("./StatUtilities.cc") 69)

(insn 134 133 135 13 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 86 [ i ])
                (plus:SI (reg/v:SI 86 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 135 134 136 13 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 87 [ ivtmp.130 ])
                (plus:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 136 135 427 13 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 86 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 13, registers live:
 (nil)

;; Start of basic block 14, registers live: (nil)
(code_label 427 136 161 14 39 "" [1 uses])

(note 161 427 150 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 150 161 151 14 ("./StatUtilities.cc") 65)

(note 151 150 152 14 ("./StatUtilities.cc") 70)

(insn 152 151 153 14 ./StatUtilities.cc:70 (set (reg:DF 140)
        (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 153 152 154 14 ./StatUtilities.cc:70 (set (reg:DF 141)
        (minus:DF (reg:DF 140)
            (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 154 153 155 14 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 142)
                (abs:DF (reg:DF 141)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 141))
        (nil)))

(insn 155 154 156 14 ./StatUtilities.cc:70 (set (reg/v:DF 91 [ delta ])
        (plus:DF (reg/v:DF 91 [ delta ])
            (reg:DF 142))) -1 (nil)
    (nil))

(note 156 155 157 14 ("./StatUtilities.cc") 69)

(insn 157 156 158 14 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 86 [ i ])
                (plus:SI (reg/v:SI 86 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 158 157 159 14 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 87 [ ivtmp.130 ])
                (plus:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 159 158 426 14 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 86 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 14, registers live:
 (nil)

;; Start of basic block 15, registers live: (nil)
(code_label 426 159 184 15 38 "" [1 uses])

(note 184 426 173 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 173 184 174 15 ("./StatUtilities.cc") 65)

(note 174 173 175 15 ("./StatUtilities.cc") 70)

(insn 175 174 176 15 ./StatUtilities.cc:70 (set (reg:DF 143)
        (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 176 175 177 15 ./StatUtilities.cc:70 (set (reg:DF 144)
        (minus:DF (reg:DF 143)
            (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 177 176 178 15 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 145)
                (abs:DF (reg:DF 144)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 144))
        (nil)))

(insn 178 177 179 15 ./StatUtilities.cc:70 (set (reg/v:DF 91 [ delta ])
        (plus:DF (reg/v:DF 91 [ delta ])
            (reg:DF 145))) -1 (nil)
    (nil))

(note 179 178 180 15 ("./StatUtilities.cc") 69)

(insn 180 179 181 15 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 86 [ i ])
                (plus:SI (reg/v:SI 86 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 181 180 182 15 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 87 [ ivtmp.130 ])
                (plus:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 182 181 425 15 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 86 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 15, registers live:
 (nil)

;; Start of basic block 16, registers live: (nil)
(code_label 425 182 207 16 37 "" [1 uses])

(note 207 425 196 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 196 207 197 16 ("./StatUtilities.cc") 65)

(note 197 196 198 16 ("./StatUtilities.cc") 70)

(insn 198 197 199 16 ./StatUtilities.cc:70 (set (reg:DF 146)
        (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 199 198 200 16 ./StatUtilities.cc:70 (set (reg:DF 147)
        (minus:DF (reg:DF 146)
            (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 200 199 201 16 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 148)
                (abs:DF (reg:DF 147)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 147))
        (nil)))

(insn 201 200 202 16 ./StatUtilities.cc:70 (set (reg/v:DF 91 [ delta ])
        (plus:DF (reg/v:DF 91 [ delta ])
            (reg:DF 148))) -1 (nil)
    (nil))

(note 202 201 203 16 ("./StatUtilities.cc") 69)

(insn 203 202 204 16 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 86 [ i ])
                (plus:SI (reg/v:SI 86 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 204 203 205 16 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 87 [ ivtmp.130 ])
                (plus:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 205 204 424 16 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 86 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 16, registers live:
 (nil)

;; Start of basic block 17, registers live: (nil)
(code_label 424 205 230 17 36 "" [1 uses])

(note 230 424 219 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 219 230 220 17 ("./StatUtilities.cc") 65)

(note 220 219 221 17 ("./StatUtilities.cc") 70)

(insn 221 220 222 17 ./StatUtilities.cc:70 (set (reg:DF 149)
        (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 222 221 223 17 ./StatUtilities.cc:70 (set (reg:DF 150)
        (minus:DF (reg:DF 149)
            (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 223 222 224 17 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 151)
                (abs:DF (reg:DF 150)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 150))
        (nil)))

(insn 224 223 225 17 ./StatUtilities.cc:70 (set (reg/v:DF 91 [ delta ])
        (plus:DF (reg/v:DF 91 [ delta ])
            (reg:DF 151))) -1 (nil)
    (nil))

(note 225 224 226 17 ("./StatUtilities.cc") 69)

(insn 226 225 227 17 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 86 [ i ])
                (plus:SI (reg/v:SI 86 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 227 226 228 17 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 87 [ ivtmp.130 ])
                (plus:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 228 227 423 17 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 86 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 17, registers live:
 (nil)

;; Start of basic block 18, registers live: (nil)
(code_label 423 228 253 18 35 "" [1 uses])

(note 253 423 242 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 242 253 243 18 ("./StatUtilities.cc") 65)

(note 243 242 244 18 ("./StatUtilities.cc") 70)

(insn 244 243 245 18 ./StatUtilities.cc:70 (set (reg:DF 152)
        (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 245 244 246 18 ./StatUtilities.cc:70 (set (reg:DF 153)
        (minus:DF (reg:DF 152)
            (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 246 245 247 18 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 154)
                (abs:DF (reg:DF 153)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 153))
        (nil)))

(insn 247 246 248 18 ./StatUtilities.cc:70 (set (reg/v:DF 91 [ delta ])
        (plus:DF (reg/v:DF 91 [ delta ])
            (reg:DF 154))) -1 (nil)
    (nil))

(note 248 247 249 18 ("./StatUtilities.cc") 69)

(insn 249 248 250 18 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 86 [ i ])
                (plus:SI (reg/v:SI 86 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 250 249 251 18 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 87 [ ivtmp.130 ])
                (plus:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 251 250 252 18 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 86 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))

(jump_insn 252 251 29 18 ./StatUtilities.cc:69 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 418)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil)))
;; End of basic block 18, registers live:
 (nil)

;; Start of basic block 19, registers live: (nil)
(code_label 29 252 30 19 5 "" [2 uses])

(note 30 29 31 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(note 31 30 33 19 ("./StatUtilities.cc") 65)

(note 33 31 34 19 ("./StatUtilities.cc") 70)

(insn 34 33 35 19 ./StatUtilities.cc:70 (set (reg:DF 88)
        (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 35 34 37 19 ./StatUtilities.cc:70 (set (reg:DF 89)
        (minus:DF (reg:DF 88)
            (mem:DF (plus:DI (mult:DI (reg:DI 87 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 37 35 38 19 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 90)
                (abs:DF (reg:DF 89)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 89))
        (nil)))

(insn 38 37 39 19 ./StatUtilities.cc:70 (set (reg/v:DF 97 [ delta ])
        (plus:DF (reg/v:DF 91 [ delta ])
            (reg:DF 90))) -1 (nil)
    (nil))

(note 39 38 390 19 ("./StatUtilities.cc") 69)

(insn 390 39 40 19 ./StatUtilities.cc:69 (parallel [
            (set (reg:SI 84)
                (plus:SI (reg/v:SI 86 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 40 390 391 19 ./StatUtilities.cc:69 (set (reg/v:SI 92 [ i ])
        (reg:SI 84)) 40 {*movsi_1} (nil)
    (nil))

(insn 391 40 41 19 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 85)
                (plus:DI (reg:DI 87 [ ivtmp.130 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 41 391 42 19 ./StatUtilities.cc:69 (set (reg:DI 93 [ ivtmp.130 ])
        (reg:DI 85)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 42 41 265 19 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 92 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))

(note 265 42 266 19 ("./StatUtilities.cc") 65)

(note 266 265 267 19 ("./StatUtilities.cc") 70)

(insn 267 266 268 19 ./StatUtilities.cc:70 (set (reg:DF 94)
        (mem:DF (plus:DI (mult:DI (reg:DI 93 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 268 267 269 19 ./StatUtilities.cc:70 (set (reg:DF 95)
        (minus:DF (reg:DF 94)
            (mem:DF (plus:DI (mult:DI (reg:DI 93 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 269 268 270 19 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 96)
                (abs:DF (reg:DF 95)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 95))
        (nil)))

(insn 270 269 271 19 ./StatUtilities.cc:70 (set (reg/v:DF 103 [ delta ])
        (plus:DF (reg/v:DF 97 [ delta ])
            (reg:DF 96))) -1 (nil)
    (nil))

(note 271 270 272 19 ("./StatUtilities.cc") 69)

(insn 272 271 273 19 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 98 [ i ])
                (plus:SI (reg:SI 84)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 273 272 274 19 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 99 [ ivtmp.130 ])
                (plus:DI (reg:DI 85)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 274 273 283 19 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 98 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))

(note 283 274 284 19 ("./StatUtilities.cc") 65)

(note 284 283 285 19 ("./StatUtilities.cc") 70)

(insn 285 284 286 19 ./StatUtilities.cc:70 (set (reg:DF 100)
        (mem:DF (plus:DI (mult:DI (reg:DI 99 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 286 285 287 19 ./StatUtilities.cc:70 (set (reg:DF 101)
        (minus:DF (reg:DF 100)
            (mem:DF (plus:DI (mult:DI (reg:DI 99 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 287 286 288 19 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 102)
                (abs:DF (reg:DF 101)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 101))
        (nil)))

(insn 288 287 289 19 ./StatUtilities.cc:70 (set (reg/v:DF 109 [ delta ])
        (plus:DF (reg/v:DF 103 [ delta ])
            (reg:DF 102))) -1 (nil)
    (nil))

(note 289 288 290 19 ("./StatUtilities.cc") 69)

(insn 290 289 291 19 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 104 [ i ])
                (plus:SI (reg:SI 84)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 291 290 292 19 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 105 [ ivtmp.130 ])
                (plus:DI (reg:DI 85)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 292 291 301 19 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 104 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))

(note 301 292 302 19 ("./StatUtilities.cc") 65)

(note 302 301 303 19 ("./StatUtilities.cc") 70)

(insn 303 302 304 19 ./StatUtilities.cc:70 (set (reg:DF 106)
        (mem:DF (plus:DI (mult:DI (reg:DI 105 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 304 303 305 19 ./StatUtilities.cc:70 (set (reg:DF 107)
        (minus:DF (reg:DF 106)
            (mem:DF (plus:DI (mult:DI (reg:DI 105 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 305 304 306 19 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 108)
                (abs:DF (reg:DF 107)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 107))
        (nil)))

(insn 306 305 307 19 ./StatUtilities.cc:70 (set (reg/v:DF 115 [ delta ])
        (plus:DF (reg/v:DF 109 [ delta ])
            (reg:DF 108))) -1 (nil)
    (nil))

(note 307 306 308 19 ("./StatUtilities.cc") 69)

(insn 308 307 309 19 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 110 [ i ])
                (plus:SI (reg:SI 84)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 309 308 310 19 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 111 [ ivtmp.130 ])
                (plus:DI (reg:DI 85)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 310 309 319 19 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 110 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))

(note 319 310 320 19 ("./StatUtilities.cc") 65)

(note 320 319 321 19 ("./StatUtilities.cc") 70)

(insn 321 320 322 19 ./StatUtilities.cc:70 (set (reg:DF 112)
        (mem:DF (plus:DI (mult:DI (reg:DI 111 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 322 321 323 19 ./StatUtilities.cc:70 (set (reg:DF 113)
        (minus:DF (reg:DF 112)
            (mem:DF (plus:DI (mult:DI (reg:DI 111 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 323 322 324 19 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 114)
                (abs:DF (reg:DF 113)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 113))
        (nil)))

(insn 324 323 325 19 ./StatUtilities.cc:70 (set (reg/v:DF 121 [ delta ])
        (plus:DF (reg/v:DF 115 [ delta ])
            (reg:DF 114))) -1 (nil)
    (nil))

(note 325 324 326 19 ("./StatUtilities.cc") 69)

(insn 326 325 327 19 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 116 [ i ])
                (plus:SI (reg:SI 84)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 327 326 328 19 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 117 [ ivtmp.130 ])
                (plus:DI (reg:DI 85)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 328 327 337 19 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 116 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))

(note 337 328 338 19 ("./StatUtilities.cc") 65)

(note 338 337 339 19 ("./StatUtilities.cc") 70)

(insn 339 338 340 19 ./StatUtilities.cc:70 (set (reg:DF 118)
        (mem:DF (plus:DI (mult:DI (reg:DI 117 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 340 339 341 19 ./StatUtilities.cc:70 (set (reg:DF 119)
        (minus:DF (reg:DF 118)
            (mem:DF (plus:DI (mult:DI (reg:DI 117 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 341 340 342 19 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 120)
                (abs:DF (reg:DF 119)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 119))
        (nil)))

(insn 342 341 343 19 ./StatUtilities.cc:70 (set (reg/v:DF 127 [ delta ])
        (plus:DF (reg/v:DF 121 [ delta ])
            (reg:DF 120))) -1 (nil)
    (nil))

(note 343 342 344 19 ("./StatUtilities.cc") 69)

(insn 344 343 345 19 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 122 [ i ])
                (plus:SI (reg:SI 84)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 345 344 346 19 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 123 [ ivtmp.130 ])
                (plus:DI (reg:DI 85)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 346 345 355 19 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 122 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))

(note 355 346 356 19 ("./StatUtilities.cc") 65)

(note 356 355 357 19 ("./StatUtilities.cc") 70)

(insn 357 356 358 19 ./StatUtilities.cc:70 (set (reg:DF 124)
        (mem:DF (plus:DI (mult:DI (reg:DI 123 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 358 357 359 19 ./StatUtilities.cc:70 (set (reg:DF 125)
        (minus:DF (reg:DF 124)
            (mem:DF (plus:DI (mult:DI (reg:DI 123 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 359 358 360 19 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 126)
                (abs:DF (reg:DF 125)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 125))
        (nil)))

(insn 360 359 361 19 ./StatUtilities.cc:70 (set (reg/v:DF 133 [ delta ])
        (plus:DF (reg/v:DF 127 [ delta ])
            (reg:DF 126))) -1 (nil)
    (nil))

(note 361 360 362 19 ("./StatUtilities.cc") 69)

(insn 362 361 363 19 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 128 [ i ])
                (plus:SI (reg:SI 84)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 363 362 364 19 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 129 [ ivtmp.130 ])
                (plus:DI (reg:DI 85)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 364 363 373 19 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 128 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))

(note 373 364 374 19 ("./StatUtilities.cc") 65)

(note 374 373 375 19 ("./StatUtilities.cc") 70)

(insn 375 374 376 19 ./StatUtilities.cc:70 (set (reg:DF 130)
        (mem:DF (plus:DI (mult:DI (reg:DI 129 [ ivtmp.130 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 67 [ v1 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 376 375 377 19 ./StatUtilities.cc:70 (set (reg:DF 131)
        (minus:DF (reg:DF 130)
            (mem:DF (plus:DI (mult:DI (reg:DI 129 [ ivtmp.130 ])
                        (const_int 8 [0x8]))
                    (reg/v/f:DI 68 [ v2 ])) [2 S8 A64]))) -1 (nil)
    (nil))

(insn 377 376 378 19 ./StatUtilities.cc:70 (parallel [
            (set (reg:DF 132)
                (abs:DF (reg:DF 131)))
            (use (reg:V2DF 78))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (expr_list:REG_EQUAL (abs:DF (reg:DF 131))
        (nil)))

(insn 378 377 379 19 ./StatUtilities.cc:70 (set (reg/v:DF 91 [ delta ])
        (plus:DF (reg/v:DF 133 [ delta ])
            (reg:DF 132))) -1 (nil)
    (nil))

(note 379 378 380 19 ("./StatUtilities.cc") 69)

(insn 380 379 381 19 ./StatUtilities.cc:69 (parallel [
            (set (reg/v:SI 86 [ i ])
                (plus:SI (reg:SI 84)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 381 380 382 19 ./StatUtilities.cc:69 (parallel [
            (set (reg:DI 87 [ ivtmp.130 ])
                (plus:DI (reg:DI 85)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 382 381 383 19 ./StatUtilities.cc:69 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 86 [ i ])
            (reg/v:SI 69 [ n ]))) -1 (nil)
    (nil))

(jump_insn 383 382 388 19 ./StatUtilities.cc:69 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 418)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil)))
;; End of basic block 19, registers live:
 (nil)

;; Start of basic block 20, registers live: (nil)
(note 388 383 421 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(jump_insn 421 388 422 20 (set (pc)
        (label_ref 29)) -1 (nil)
    (nil))
;; End of basic block 20, registers live:
 (nil)

(barrier 422 421 0)


;; Function void __static_initialization_and_destruction_0(int, int) (_Z41__static_initialization_and_destruction_0ii)


Dataflow summary:
n_regs = 60, n_defs = 2, n_uses = 2, n_bbs = 4
Use-def chains:
d0 bb 0 luid 1 insn 3 reg 58 { }
d1 bb 0 luid 2 insn 4 reg 59 { }
Def-use chains:
u0 bb 0 luid 3 insn 10 reg 58 { d0 }
u1 bb 1 luid 1 insn 14 reg 59 { d1 }



try_optimize_cfg iteration 1

(note 1 0 7 ("./StatUtilities.cc") 85)

;; Start of basic block 0, registers live: (nil)
(note 7 1 3 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn 3 7 4 0 ./StatUtilities.cc:85 (set (reg/v:SI 58 [ __initialize_p ])
        (reg:SI 5 di [ __initialize_p ])) 40 {*movsi_1} (nil)
    (nil))

(insn 4 3 5 0 ./StatUtilities.cc:85 (set (reg/v:SI 59 [ __priority ])
        (reg:SI 4 si [ __priority ])) 40 {*movsi_1} (nil)
    (nil))

(note 5 4 9 0 NOTE_INSN_FUNCTION_BEG)

(note 9 5 10 0 ("./StatUtilities.cc") 85)

(insn 10 9 11 0 ./StatUtilities.cc:85 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 58 [ __initialize_p ])
            (const_int 1 [0x1]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn 11 10 13 0 ./StatUtilities.cc:85 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 5467 [0x155b])
        (nil)))
;; End of basic block 0, registers live:
 (nil)

;; Start of basic block 1, registers live: (nil)
(note 13 11 14 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 1 ./StatUtilities.cc:85 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 59 [ __priority ])
            (const_int 65535 [0xffff]))) 5 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn 15 14 18 1 ./StatUtilities.cc:85 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 7378 [0x1cd2])
        (nil)))
;; End of basic block 1, registers live:
 (nil)

(note 18 15 17 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream") 76)

;; Start of basic block 2, registers live: (nil)
(note 17 18 19 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 19 17 20 2 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZSt8__ioinit") [flags 0x2] <var_decl 0x2b096de7aa50 __ioinit>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn 20 19 21 2 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitC1Ev") [flags 0x41] <function_decl 0x2b096d635f00 __comp_ctor >) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (nil)
    (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 21 20 22 2 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 1 dx)
        (symbol_ref:DI ("__dso_handle") [flags 0x40] <var_decl 0x2b096e0fff20 __dso_handle>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 22 21 23 2 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 4 si)
        (const_int 0 [0x0])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 23 22 24 2 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 5 di)
        (symbol_ref:DI ("__tcf_0") [flags 0x3] <function_decl 0x2b096e0e8e00 __tcf_0>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn/j 24 23 25 2 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:DI ("__cxa_atexit") [flags 0x41] <function_decl 0x2b096e0e8f00 __cxa_atexit>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:DI 4 si))
            (expr_list:REG_DEP_TRUE (use (reg:DI 1 dx))
                (nil)))))
;; End of basic block 2, registers live:
 (nil)

(barrier 25 24 28)

(note 28 25 29 NOTE_INSN_FUNCTION_END)

(note 29 28 33 ("./StatUtilities.cc") 85)

;; Start of basic block 3, registers live: (nil)
(code_label 33 29 36 3 47 "" [2 uses])

(note 36 33 0 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 3, registers live:
 (nil)


;; Function (static initializers for ./StatUtilities.cc) (_GLOBAL__I__Z3covPdS_i)


Dataflow summary:
n_regs = 58, n_defs = 0, n_uses = 0, n_bbs = 1
Use-def chains:
Def-use chains:



try_optimize_cfg iteration 1

(note 1 0 3 ("./StatUtilities.cc") 86)

(note 3 1 7 NOTE_INSN_FUNCTION_BEG)

(note 7 3 6 ("./StatUtilities.cc") 86)

;; Start of basic block 0, registers live: (nil)
(note 6 7 8 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn 8 6 9 0 ./StatUtilities.cc:86 (set (reg:SI 4 si)
        (const_int 65535 [0xffff])) 40 {*movsi_1} (nil)
    (nil))

(insn 9 8 10 0 ./StatUtilities.cc:86 (set (reg:SI 5 di)
        (const_int 1 [0x1])) 40 {*movsi_1} (nil)
    (nil))

(call_insn/j 10 9 11 0 ./StatUtilities.cc:86 (call (mem:QI (symbol_ref:DI ("_Z41__static_initialization_and_destruction_0ii") [flags 0x3] <function_decl 0x2b096e0e8d00 __static_initialization_and_destruction_0>) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (nil)
    (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 5 di))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si))
            (nil))))
;; End of basic block 0, registers live:
 (nil)

(barrier 11 10 12)

(note 12 11 0 NOTE_INSN_FUNCTION_END)


;; Function void __tcf_0(void*) (__tcf_0)


Dataflow summary:
n_regs = 59, n_defs = 0, n_uses = 0, n_bbs = 1
Use-def chains:
Def-use chains:



try_optimize_cfg iteration 1

(note 1 0 4 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream") 76)

(note 4 1 8 NOTE_INSN_FUNCTION_BEG)

(note 8 4 6 ("/usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream") 76)

;; Start of basic block 0, registers live: (nil)
(note 6 8 9 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn 9 6 10 0 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (set (reg:DI 5 di)
        (symbol_ref:DI ("_ZSt8__ioinit") [flags 0x2] <var_decl 0x2b096de7aa50 __ioinit>)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn/j 10 9 11 0 /usr/lib/gcc/x86_64-redhat-linux/4.1.2/../../../../include/c++/4.1.2/iostream:76 (call (mem:QI (symbol_ref:DI ("_ZNSt8ios_base4InitD1Ev") [flags 0x41] <function_decl 0x2b096d63f100 __comp_dtor >) [0 S1 A8])
        (const_int 0 [0x0])) 555 {*call_0} (nil)
    (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))
;; End of basic block 0, registers live:
 (nil)

(barrier 11 10 12)

(note 12 11 0 NOTE_INSN_FUNCTION_END)


;; Function double* doubleCol(double**, int, int) (_Z9doubleColPPdii)


Dataflow summary:
n_regs = 81, n_defs = 79, n_uses = 196, n_bbs = 53
Use-def chains:
d0 bb 0 luid 1 insn 3 reg 64 { }
d1 bb 0 luid 2 insn 4 reg 65 { }
d2 bb 0 luid 3 insn 5 reg 66 { }
d3 bb 0 luid 4 insn 11 reg 67 { }
d4 bb 0 luid 5 insn 12 reg 68 { }
d5 bb 0 luid 8 insn 15 reg 69 { }
d6 bb 1 luid 1 insn 23 reg 70 { }
d7 bb 1 luid 2 insn 24 reg 59 { }
d8 bb 1 luid 3 insn 25 reg 60 { }
d9 bb 1 luid 4 insn 26 reg 58 { }
d10 bb 1 luid 5 insn 65 reg 77 { }
d11 bb 1 luid 6 insn 66 reg 76 { }
d12 bb 1 luid 7 insn 67 reg 78 { }
d13 bb 1 luid 8 insn 71 reg 71 { }
d14 bb 1 luid 9 insn 72 reg 72 { }
d15 bb 1 luid 11 insn 75 reg 60 { }
d16 bb 1 luid 12 insn 76 reg 58 { }
d17 bb 3 luid 1 insn 30 reg 71 { }
d18 bb 3 luid 2 insn 31 reg 72 { }
d19 bb 3 luid 4 insn 345 reg 80 { }
d20 bb 3 luid 5 insn 34 reg 60 { }
d21 bb 3 luid 6 insn 346 reg 79 { }
d22 bb 3 luid 7 insn 35 reg 58 { }
d23 bb 3 luid 9 insn 235 reg 71 { }
d24 bb 3 luid 10 insn 236 reg 72 { }
d25 bb 3 luid 12 insn 239 reg 60 { }
d26 bb 3 luid 13 insn 240 reg 58 { }
d27 bb 3 luid 15 insn 251 reg 71 { }
d28 bb 3 luid 16 insn 252 reg 72 { }
d29 bb 3 luid 18 insn 255 reg 60 { }
d30 bb 3 luid 19 insn 256 reg 58 { }
d31 bb 3 luid 21 insn 267 reg 71 { }
d32 bb 3 luid 22 insn 268 reg 72 { }
d33 bb 3 luid 24 insn 271 reg 60 { }
d34 bb 3 luid 25 insn 272 reg 58 { }
d35 bb 3 luid 27 insn 283 reg 71 { }
d36 bb 3 luid 28 insn 284 reg 72 { }
d37 bb 3 luid 30 insn 287 reg 60 { }
d38 bb 3 luid 31 insn 288 reg 58 { }
d39 bb 3 luid 33 insn 299 reg 71 { }
d40 bb 3 luid 34 insn 300 reg 72 { }
d41 bb 3 luid 36 insn 303 reg 60 { }
d42 bb 3 luid 37 insn 304 reg 58 { }
d43 bb 3 luid 39 insn 315 reg 71 { }
d44 bb 3 luid 40 insn 316 reg 72 { }
d45 bb 3 luid 42 insn 319 reg 60 { }
d46 bb 3 luid 43 insn 320 reg 58 { }
d47 bb 3 luid 45 insn 331 reg 71 { }
d48 bb 3 luid 46 insn 332 reg 72 { }
d49 bb 3 luid 48 insn 335 reg 60 { }
d50 bb 3 luid 49 insn 336 reg 58 { }
d51 bb 17 luid 1 insn 88 reg 71 { }
d52 bb 17 luid 2 insn 89 reg 72 { }
d53 bb 17 luid 4 insn 92 reg 60 { }
d54 bb 17 luid 5 insn 93 reg 58 { }
d55 bb 20 luid 1 insn 109 reg 71 { }
d56 bb 20 luid 2 insn 110 reg 72 { }
d57 bb 20 luid 4 insn 113 reg 60 { }
d58 bb 20 luid 5 insn 114 reg 58 { }
d59 bb 23 luid 1 insn 130 reg 71 { }
d60 bb 23 luid 2 insn 131 reg 72 { }
d61 bb 23 luid 4 insn 134 reg 60 { }
d62 bb 23 luid 5 insn 135 reg 58 { }
d63 bb 26 luid 1 insn 151 reg 71 { }
d64 bb 26 luid 2 insn 152 reg 72 { }
d65 bb 26 luid 4 insn 155 reg 60 { }
d66 bb 26 luid 5 insn 156 reg 58 { }
d67 bb 29 luid 1 insn 172 reg 71 { }
d68 bb 29 luid 2 insn 173 reg 72 { }
d69 bb 29 luid 4 insn 176 reg 60 { }
d70 bb 29 luid 5 insn 177 reg 58 { }
d71 bb 32 luid 1 insn 193 reg 71 { }
d72 bb 32 luid 2 insn 194 reg 72 { }
d73 bb 32 luid 4 insn 197 reg 60 { }
d74 bb 32 luid 5 insn 198 reg 58 { }
d75 bb 35 luid 1 insn 214 reg 71 { }
d76 bb 35 luid 2 insn 215 reg 72 { }
d77 bb 35 luid 4 insn 218 reg 60 { }
d78 bb 35 luid 5 insn 219 reg 58 { }
Def-use chains:
u0 bb 0 luid 4 insn 11 reg 65 { d1 }
u1 bb 0 luid 5 insn 12 reg 67 { d3 }
u2 bb 0 luid 6 insn 13 reg 68 { d4 }
u3 bb 0 luid 9 insn 19 reg 65 { d1 }
u4 bb 1 luid 1 insn 23 reg 66 { d2 }
u5 bb 1 luid 2 insn 24 reg 70 { d6 }
u6 bb 1 luid 5 insn 65 reg 60 { d8 }
u7 bb 1 luid 6 insn 66 reg 65 { d1 }
u8 bb 1 luid 6 insn 66 reg 77 { d10 }
u9 bb 1 luid 7 insn 67 reg 76 { d11 }
u10 bb 1 luid 8 insn 71 reg 64 { d0 }
u11 bb 1 luid 8 insn 71 reg 58 { d9 }
u12 bb 1 luid 9 insn 72 reg 59 { d7 }
u13 bb 1 luid 9 insn 72 reg 71 { d13 }
u14 bb 1 luid 10 insn 73 reg 72 { d14 }
u15 bb 1 luid 10 insn 73 reg 69 { d5 }
u16 bb 1 luid 10 insn 73 reg 58 { d9 }
u17 bb 1 luid 11 insn 75 reg 60 { d8 }
u18 bb 1 luid 12 insn 76 reg 58 { d9 }
u19 bb 1 luid 13 insn 77 reg 65 { d1 }
u20 bb 1 luid 13 insn 77 reg 60 { d15 }
u21 bb 3 luid 1 insn 30 reg 64 { d0 }
u22 bb 3 luid 1 insn 30 reg 58 { d16 d50 d78 }
u23 bb 3 luid 2 insn 31 reg 59 { d7 }
u24 bb 3 luid 2 insn 31 reg 71 { d17 }
u25 bb 3 luid 3 insn 32 reg 72 { d18 }
u26 bb 3 luid 3 insn 32 reg 69 { d5 }
u27 bb 3 luid 3 insn 32 reg 58 { d16 d50 d78 }
u28 bb 3 luid 4 insn 345 reg 60 { d15 d49 d77 }
u29 bb 3 luid 5 insn 34 reg 80 { d19 }
u30 bb 3 luid 6 insn 346 reg 58 { d16 d50 d78 }
u31 bb 3 luid 7 insn 35 reg 79 { d21 }
u32 bb 3 luid 8 insn 36 reg 65 { d1 }
u33 bb 3 luid 8 insn 36 reg 60 { d20 }
u34 bb 3 luid 9 insn 235 reg 64 { d0 }
u35 bb 3 luid 9 insn 235 reg 58 { d22 }
u36 bb 3 luid 10 insn 236 reg 59 { d7 }
u37 bb 3 luid 10 insn 236 reg 71 { d23 }
u38 bb 3 luid 11 insn 237 reg 72 { d24 }
u39 bb 3 luid 11 insn 237 reg 69 { d5 }
u40 bb 3 luid 11 insn 237 reg 58 { d22 }
u41 bb 3 luid 12 insn 239 reg 80 { d19 }
u42 bb 3 luid 13 insn 240 reg 79 { d21 }
u43 bb 3 luid 14 insn 241 reg 65 { d1 }
u44 bb 3 luid 14 insn 241 reg 60 { d25 }
u45 bb 3 luid 15 insn 251 reg 64 { d0 }
u46 bb 3 luid 15 insn 251 reg 58 { d26 }
u47 bb 3 luid 16 insn 252 reg 59 { d7 }
u48 bb 3 luid 16 insn 252 reg 71 { d27 }
u49 bb 3 luid 17 insn 253 reg 72 { d28 }
u50 bb 3 luid 17 insn 253 reg 69 { d5 }
u51 bb 3 luid 17 insn 253 reg 58 { d26 }
u52 bb 3 luid 18 insn 255 reg 80 { d19 }
u53 bb 3 luid 19 insn 256 reg 79 { d21 }
u54 bb 3 luid 20 insn 257 reg 65 { d1 }
u55 bb 3 luid 20 insn 257 reg 60 { d29 }
u56 bb 3 luid 21 insn 267 reg 64 { d0 }
u57 bb 3 luid 21 insn 267 reg 58 { d30 }
u58 bb 3 luid 22 insn 268 reg 59 { d7 }
u59 bb 3 luid 22 insn 268 reg 71 { d31 }
u60 bb 3 luid 23 insn 269 reg 72 { d32 }
u61 bb 3 luid 23 insn 269 reg 69 { d5 }
u62 bb 3 luid 23 insn 269 reg 58 { d30 }
u63 bb 3 luid 24 insn 271 reg 80 { d19 }
u64 bb 3 luid 25 insn 272 reg 79 { d21 }
u65 bb 3 luid 26 insn 273 reg 65 { d1 }
u66 bb 3 luid 26 insn 273 reg 60 { d33 }
u67 bb 3 luid 27 insn 283 reg 64 { d0 }
u68 bb 3 luid 27 insn 283 reg 58 { d34 }
u69 bb 3 luid 28 insn 284 reg 59 { d7 }
u70 bb 3 luid 28 insn 284 reg 71 { d35 }
u71 bb 3 luid 29 insn 285 reg 72 { d36 }
u72 bb 3 luid 29 insn 285 reg 69 { d5 }
u73 bb 3 luid 29 insn 285 reg 58 { d34 }
u74 bb 3 luid 30 insn 287 reg 80 { d19 }
u75 bb 3 luid 31 insn 288 reg 79 { d21 }
u76 bb 3 luid 32 insn 289 reg 65 { d1 }
u77 bb 3 luid 32 insn 289 reg 60 { d37 }
u78 bb 3 luid 33 insn 299 reg 64 { d0 }
u79 bb 3 luid 33 insn 299 reg 58 { d38 }
u80 bb 3 luid 34 insn 300 reg 59 { d7 }
u81 bb 3 luid 34 insn 300 reg 71 { d39 }
u82 bb 3 luid 35 insn 301 reg 72 { d40 }
u83 bb 3 luid 35 insn 301 reg 69 { d5 }
u84 bb 3 luid 35 insn 301 reg 58 { d38 }
u85 bb 3 luid 36 insn 303 reg 80 { d19 }
u86 bb 3 luid 37 insn 304 reg 79 { d21 }
u87 bb 3 luid 38 insn 305 reg 65 { d1 }
u88 bb 3 luid 38 insn 305 reg 60 { d41 }
u89 bb 3 luid 39 insn 315 reg 64 { d0 }
u90 bb 3 luid 39 insn 315 reg 58 { d42 }
u91 bb 3 luid 40 insn 316 reg 59 { d7 }
u92 bb 3 luid 40 insn 316 reg 71 { d43 }
u93 bb 3 luid 41 insn 317 reg 72 { d44 }
u94 bb 3 luid 41 insn 317 reg 69 { d5 }
u95 bb 3 luid 41 insn 317 reg 58 { d42 }
u96 bb 3 luid 42 insn 319 reg 80 { d19 }
u97 bb 3 luid 43 insn 320 reg 79 { d21 }
u98 bb 3 luid 44 insn 321 reg 65 { d1 }
u99 bb 3 luid 44 insn 321 reg 60 { d45 }
u100 bb 3 luid 45 insn 331 reg 64 { d0 }
u101 bb 3 luid 45 insn 331 reg 58 { d46 }
u102 bb 3 luid 46 insn 332 reg 59 { d7 }
u103 bb 3 luid 46 insn 332 reg 71 { d47 }
u104 bb 3 luid 47 insn 333 reg 72 { d48 }
u105 bb 3 luid 47 insn 333 reg 69 { d5 }
u106 bb 3 luid 47 insn 333 reg 58 { d46 }
u107 bb 3 luid 48 insn 335 reg 80 { d19 }
u108 bb 3 luid 49 insn 336 reg 79 { d21 }
u109 bb 3 luid 50 insn 337 reg 65 { d1 }
u110 bb 3 luid 50 insn 337 reg 60 { d49 }
u111 bb 6 luid 1 insn 46 reg 69 { d5 }
u112 bb 9 luid 1 insn 230 reg 78 { d12 }
u113 bb 10 luid 1 insn 209 reg 78 { d12 }
u114 bb 11 luid 1 insn 188 reg 78 { d12 }
u115 bb 12 luid 1 insn 167 reg 78 { d12 }
u116 bb 13 luid 1 insn 146 reg 78 { d12 }
u117 bb 14 luid 1 insn 125 reg 78 { d12 }
u118 bb 15 luid 1 insn 104 reg 78 { d12 }
u119 bb 17 luid 1 insn 88 reg 64 { d0 }
u120 bb 17 luid 1 insn 88 reg 58 { d16 }
u121 bb 17 luid 2 insn 89 reg 59 { d7 }
u122 bb 17 luid 2 insn 89 reg 71 { d51 }
u123 bb 17 luid 3 insn 90 reg 72 { d52 }
u124 bb 17 luid 3 insn 90 reg 69 { d5 }
u125 bb 17 luid 3 insn 90 reg 58 { d16 }
u126 bb 17 luid 4 insn 92 reg 60 { d15 }
u127 bb 17 luid 5 insn 93 reg 58 { d16 }
u128 bb 17 luid 6 insn 94 reg 65 { d1 }
u129 bb 17 luid 6 insn 94 reg 60 { d53 }
u130 bb 20 luid 1 insn 109 reg 64 { d0 }
u131 bb 20 luid 1 insn 109 reg 58 { d16 d54 }
u132 bb 20 luid 2 insn 110 reg 59 { d7 }
u133 bb 20 luid 2 insn 110 reg 71 { d55 }
u134 bb 20 luid 3 insn 111 reg 72 { d56 }
u135 bb 20 luid 3 insn 111 reg 69 { d5 }
u136 bb 20 luid 3 insn 111 reg 58 { d16 d54 }
u137 bb 20 luid 4 insn 113 reg 60 { d15 d53 }
u138 bb 20 luid 5 insn 114 reg 58 { d16 d54 }
u139 bb 20 luid 6 insn 115 reg 65 { d1 }
u140 bb 20 luid 6 insn 115 reg 60 { d57 }
u141 bb 23 luid 1 insn 130 reg 64 { d0 }
u142 bb 23 luid 1 insn 130 reg 58 { d16 d58 }
u143 bb 23 luid 2 insn 131 reg 59 { d7 }
u144 bb 23 luid 2 insn 131 reg 71 { d59 }
u145 bb 23 luid 3 insn 132 reg 72 { d60 }
u146 bb 23 luid 3 insn 132 reg 69 { d5 }
u147 bb 23 luid 3 insn 132 reg 58 { d16 d58 }
u148 bb 23 luid 4 insn 134 reg 60 { d15 d57 }
u149 bb 23 luid 5 insn 135 reg 58 { d16 d58 }
u150 bb 23 luid 6 insn 136 reg 65 { d1 }
u151 bb 23 luid 6 insn 136 reg 60 { d61 }
u152 bb 26 luid 1 insn 151 reg 64 { d0 }
u153 bb 26 luid 1 insn 151 reg 58 { d16 d62 }
u154 bb 26 luid 2 insn 152 reg 59 { d7 }
u155 bb 26 luid 2 insn 152 reg 71 { d63 }
u156 bb 26 luid 3 insn 153 reg 72 { d64 }
u157 bb 26 luid 3 insn 153 reg 69 { d5 }
u158 bb 26 luid 3 insn 153 reg 58 { d16 d62 }
u159 bb 26 luid 4 insn 155 reg 60 { d15 d61 }
u160 bb 26 luid 5 insn 156 reg 58 { d16 d62 }
u161 bb 26 luid 6 insn 157 reg 65 { d1 }
u162 bb 26 luid 6 insn 157 reg 60 { d65 }
u163 bb 29 luid 1 insn 172 reg 64 { d0 }
u164 bb 29 luid 1 insn 172 reg 58 { d16 d66 }
u165 bb 29 luid 2 insn 173 reg 59 { d7 }
u166 bb 29 luid 2 insn 173 reg 71 { d67 }
u167 bb 29 luid 3 insn 174 reg 72 { d68 }
u168 bb 29 luid 3 insn 174 reg 69 { d5 }
u169 bb 29 luid 3 insn 174 reg 58 { d16 d66 }
u170 bb 29 luid 4 insn 176 reg 60 { d15 d65 }
u171 bb 29 luid 5 insn 177 reg 58 { d16 d66 }
u172 bb 29 luid 6 insn 178 reg 65 { d1 }
u173 bb 29 luid 6 insn 178 reg 60 { d69 }
u174 bb 32 luid 1 insn 193 reg 64 { d0 }
u175 bb 32 luid 1 insn 193 reg 58 { d16 d70 }
u176 bb 32 luid 2 insn 194 reg 59 { d7 }
u177 bb 32 luid 2 insn 194 reg 71 { d71 }
u178 bb 32 luid 3 insn 195 reg 72 { d72 }
u179 bb 32 luid 3 insn 195 reg 69 { d5 }
u180 bb 32 luid 3 insn 195 reg 58 { d16 d70 }
u181 bb 32 luid 4 insn 197 reg 60 { d15 d69 }
u182 bb 32 luid 5 insn 198 reg 58 { d16 d70 }
u183 bb 32 luid 6 insn 199 reg 65 { d1 }
u184 bb 32 luid 6 insn 199 reg 60 { d73 }
u185 bb 35 luid 1 insn 214 reg 64 { d0 }
u186 bb 35 luid 1 insn 214 reg 58 { d16 d74 }
u187 bb 35 luid 2 insn 215 reg 59 { d7 }
u188 bb 35 luid 2 insn 215 reg 71 { d75 }
u189 bb 35 luid 3 insn 216 reg 72 { d76 }
u190 bb 35 luid 3 insn 216 reg 69 { d5 }
u191 bb 35 luid 3 insn 216 reg 58 { d16 d74 }
u192 bb 35 luid 4 insn 218 reg 60 { d15 d73 }
u193 bb 35 luid 5 insn 219 reg 58 { d16 d74 }
u194 bb 35 luid 6 insn 220 reg 65 { d1 }
u195 bb 35 luid 6 insn 220 reg 60 { d77 }

Web oldreg=60 newreg=81
Updating insn 77 (60->81)
Web oldreg=58 newreg=82
Updating insn 30 (58->82)
Web oldreg=71 newreg=83
Updating insn 31 (71->83)
Web oldreg=72 newreg=84
Updating insn 32 (72->84)
Updating insn 32 (58->82)
Updating insn 345 (60->81)
Updating insn 346 (58->82)
Web oldreg=60 newreg=85
Updating insn 36 (60->85)
Web oldreg=58 newreg=86
Updating insn 235 (58->86)
Web oldreg=71 newreg=87
Updating insn 236 (71->87)
Web oldreg=72 newreg=88
Updating insn 237 (72->88)
Updating insn 237 (58->86)
Web oldreg=60 newreg=89
Updating insn 241 (60->89)
Web oldreg=58 newreg=90
Updating insn 251 (58->90)
Web oldreg=71 newreg=91
Updating insn 252 (71->91)
Web oldreg=72 newreg=92
Updating insn 253 (72->92)
Updating insn 253 (58->90)
Web oldreg=60 newreg=93
Updating insn 257 (60->93)
Web oldreg=58 newreg=94
Updating insn 267 (58->94)
Web oldreg=71 newreg=95
Updating insn 268 (71->95)
Web oldreg=72 newreg=96
Updating insn 269 (72->96)
Updating insn 269 (58->94)
Web oldreg=60 newreg=97
Updating insn 273 (60->97)
Web oldreg=58 newreg=98
Updating insn 283 (58->98)
Web oldreg=71 newreg=99
Updating insn 284 (71->99)
Web oldreg=72 newreg=100
Updating insn 285 (72->100)
Updating insn 285 (58->98)
Web oldreg=60 newreg=101
Updating insn 289 (60->101)
Web oldreg=58 newreg=102
Updating insn 299 (58->102)
Web oldreg=71 newreg=103
Updating insn 300 (71->103)
Web oldreg=72 newreg=104
Updating insn 301 (72->104)
Updating insn 301 (58->102)
Web oldreg=60 newreg=105
Updating insn 305 (60->105)
Web oldreg=58 newreg=106
Updating insn 315 (58->106)
Web oldreg=71 newreg=107
Updating insn 316 (71->107)
Web oldreg=72 newreg=108
Updating insn 317 (72->108)
Updating insn 317 (58->106)
Web oldreg=60 newreg=109
Updating insn 321 (60->109)
Web oldreg=58 newreg=110
Updating insn 331 (58->110)
Web oldreg=71 newreg=111
Updating insn 332 (71->111)
Web oldreg=72 newreg=112
Updating insn 333 (72->112)
Updating insn 333 (58->110)
Updating insn 337 (60->81)
Updating insn 88 (58->82)
Web oldreg=71 newreg=113
Updating insn 89 (71->113)
Web oldreg=72 newreg=114
Updating insn 90 (72->114)
Updating insn 90 (58->82)
Updating insn 92 (60->81)
Updating insn 93 (58->82)
Updating insn 94 (60->81)
Updating insn 109 (58->82)
Web oldreg=71 newreg=115
Updating insn 110 (71->115)
Web oldreg=72 newreg=116
Updating insn 111 (72->116)
Updating insn 111 (58->82)
Updating insn 113 (60->81)
Updating insn 114 (58->82)
Updating insn 115 (60->81)
Updating insn 130 (58->82)
Web oldreg=71 newreg=117
Updating insn 131 (71->117)
Web oldreg=72 newreg=118
Updating insn 132 (72->118)
Updating insn 132 (58->82)
Updating insn 134 (60->81)
Updating insn 135 (58->82)
Updating insn 136 (60->81)
Updating insn 151 (58->82)
Web oldreg=71 newreg=119
Updating insn 152 (71->119)
Web oldreg=72 newreg=120
Updating insn 153 (72->120)
Updating insn 153 (58->82)
Updating insn 155 (60->81)
Updating insn 156 (58->82)
Updating insn 157 (60->81)
Updating insn 172 (58->82)
Web oldreg=71 newreg=121
Updating insn 173 (71->121)
Web oldreg=72 newreg=122
Updating insn 174 (72->122)
Updating insn 174 (58->82)
Updating insn 176 (60->81)
Updating insn 177 (58->82)
Updating insn 178 (60->81)
Updating insn 193 (58->82)
Web oldreg=71 newreg=123
Updating insn 194 (71->123)
Web oldreg=72 newreg=124
Updating insn 195 (72->124)
Updating insn 195 (58->82)
Updating insn 197 (60->81)
Updating insn 198 (58->82)
Updating insn 199 (60->81)
Updating insn 214 (58->82)
Web oldreg=71 newreg=125
Updating insn 215 (71->125)
Web oldreg=72 newreg=126
Updating insn 216 (72->126)
Updating insn 216 (58->82)
Updating insn 218 (60->81)
Updating insn 219 (58->82)
Updating insn 220 (60->81)
Updating insn 75 (60->81)
Updating insn 76 (58->82)
Updating insn 30 (71->83)
Updating insn 31 (72->84)
Updating insn 34 (60->85)
Updating insn 35 (58->86)
Updating insn 235 (71->87)
Updating insn 236 (72->88)
Updating insn 239 (60->89)
Updating insn 240 (58->90)
Updating insn 251 (71->91)
Updating insn 252 (72->92)
Updating insn 255 (60->93)
Updating insn 256 (58->94)
Updating insn 267 (71->95)
Updating insn 268 (72->96)
Updating insn 271 (60->97)
Updating insn 272 (58->98)
Updating insn 283 (71->99)
Updating insn 284 (72->100)
Updating insn 287 (60->101)
Updating insn 288 (58->102)
Updating insn 299 (71->103)
Updating insn 300 (72->104)
Updating insn 303 (60->105)
Updating insn 304 (58->106)
Updating insn 315 (71->107)
Updating insn 316 (72->108)
Updating insn 319 (60->109)
Updating insn 320 (58->110)
Updating insn 331 (71->111)
Updating insn 332 (72->112)
Updating insn 335 (60->81)
Updating insn 336 (58->82)
Updating insn 88 (71->113)
Updating insn 89 (72->114)
Updating insn 92 (60->81)
Updating insn 93 (58->82)
Updating insn 109 (71->115)
Updating insn 110 (72->116)
Updating insn 113 (60->81)
Updating insn 114 (58->82)
Updating insn 130 (71->117)
Updating insn 131 (72->118)
Updating insn 134 (60->81)
Updating insn 135 (58->82)
Updating insn 151 (71->119)
Updating insn 152 (72->120)
Updating insn 155 (60->81)
Updating insn 156 (58->82)
Updating insn 172 (71->121)
Updating insn 173 (72->122)
Updating insn 176 (60->81)
Updating insn 177 (58->82)
Updating insn 193 (71->123)
Updating insn 194 (72->124)
Updating insn 197 (60->81)
Updating insn 198 (58->82)
Updating insn 214 (71->125)
Updating insn 215 (72->126)
Updating insn 218 (60->81)
Updating insn 219 (58->82)


try_optimize_cfg iteration 1

Forwarding edge 17->18 to 17 failed.
(note 1 0 8 ("./StatUtilities.cc") 77)

;; Start of basic block 0, registers live: (nil)
(note 8 1 3 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn 3 8 4 0 ./StatUtilities.cc:77 (set (reg/v/f:DI 64 [ x ])
        (reg:DI 5 di [ x ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 4 3 5 0 ./StatUtilities.cc:77 (set (reg/v:SI 65 [ nRows ])
        (reg:SI 4 si [ nRows ])) 40 {*movsi_1} (nil)
    (nil))

(insn 5 4 6 0 ./StatUtilities.cc:77 (set (reg/v:SI 66 [ colIdx ])
        (reg:SI 1 dx [ colIdx ])) 40 {*movsi_1} (nil)
    (nil))

(note 6 5 10 0 NOTE_INSN_FUNCTION_BEG)

(note 10 6 11 0 ("./StatUtilities.cc") 79)

(insn 11 10 12 0 ./StatUtilities.cc:79 (set (reg:DI 67 [ nRows ])
        (sign_extend:DI (reg/v:SI 65 [ nRows ]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 12 11 13 0 ./StatUtilities.cc:79 (parallel [
            (set (reg:DI 68)
                (ashift:DI (reg:DI 67 [ nRows ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (nil)
    (nil))

(insn 13 12 14 0 ./StatUtilities.cc:79 (set (reg:DI 5 di)
        (reg:DI 68)) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn 14 13 15 0 ./StatUtilities.cc:79 (set (reg:DI 0 ax)
        (call (mem:QI (symbol_ref:DI ("malloc") [flags 0x41] <function_decl 0x2b096b997100 malloc>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di))
        (nil)))

(insn 15 14 18 0 ./StatUtilities.cc:79 (set (reg/f:DI 69)
        (reg:DI 0 ax)) 81 {*movdi_1_rex64} (nil)
    (expr_list:REG_NOALIAS (reg/f:DI 69)
        (nil)))

(note 18 15 19 0 ("./StatUtilities.cc") 81)

(insn 19 18 20 0 ./StatUtilities.cc:81 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 65 [ nRows ])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn 20 19 56 0 ./StatUtilities.cc:81 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 376)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
        (nil)))
;; End of basic block 0, registers live:
 (nil)

(note 56 20 57 NOTE_INSN_LOOP_BEG)

(note 57 56 38 NOTE_INSN_LOOP_END)

;; Start of basic block 1, registers live: (nil)
(code_label 38 57 39 1 54 "" [3 uses])

(note 39 38 43 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(note 43 39 44 1 NOTE_INSN_FUNCTION_END)

(note 44 43 46 1 ("./StatUtilities.cc") 85)

(insn 46 44 52 1 ./StatUtilities.cc:85 (set (reg/i:DI 0 ax [ <result> ])
        (reg/f:DI 69)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 52 46 376 1 ./StatUtilities.cc:85 (use (reg/i:DI 0 ax [ <result> ])) -1 (nil)
    (nil))
;; End of basic block 1, registers live:
 (nil)

;; Start of basic block 2, registers live: (nil)
(code_label 376 52 22 2 84 "" [1 uses])

(note 22 376 23 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 2 ./StatUtilities.cc:81 (set (reg:DI 70 [ colIdx ])
        (sign_extend:DI (reg/v:SI 66 [ colIdx ]))) 115 {extendsidi2_rex64} (nil)
    (nil))

(insn 24 23 25 2 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 59 [ pretmp.244 ])
                (ashift:DI (reg:DI 70 [ colIdx ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 409 {*ashldi3_1_rex64} (nil)
    (nil))

(insn 25 24 26 2 ./StatUtilities.cc:81 (set (reg/v:SI 60 [ i ])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn 26 25 65 2 ./StatUtilities.cc:81 (set (reg:DI 58 [ ivtmp.247 ])
        (const_int 0 [0x0])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 65 26 66 2 (set (reg:SI 77)
        (not:SI (reg/v:SI 60 [ i ]))) -1 (nil)
    (nil))

(insn 66 65 67 2 (parallel [
            (set (reg:SI 76)
                (plus:SI (reg:SI 77)
                    (reg/v:SI 65 [ nRows ])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 67 66 70 2 (parallel [
            (set (reg:SI 78)
                (and:SI (reg:SI 76)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(note 70 67 71 2 ("./StatUtilities.cc") 82)

(insn 71 70 72 2 ./StatUtilities.cc:82 (set (reg:DI 71)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 58 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 72 71 73 2 ./StatUtilities.cc:82 (set (reg:DF 72)
        (mem:DF (plus:DI (reg:DI 71)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 73 72 74 2 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 58 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 72)) -1 (nil)
    (nil))

(note 74 73 75 2 ("./StatUtilities.cc") 81)

(insn 75 74 76 2 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 81 [ i ])
                (plus:SI (reg/v:SI 60 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 76 75 77 2 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 82 [ ivtmp.247 ])
                (plus:DI (reg:DI 58 [ ivtmp.247 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 77 76 78 2 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 81 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))

(jump_insn 78 77 232 2 ./StatUtilities.cc:81 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 38)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil)))
;; End of basic block 2, registers live:
 (nil)

;; Start of basic block 3, registers live: (nil)
(note 232 78 230 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 230 232 231 3 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78)
            (const_int 0 [0x0]))) -1 (nil)
    (nil))

(jump_insn 231 230 211 3 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 27)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
        (nil)))
;; End of basic block 3, registers live:
 (nil)

;; Start of basic block 4, registers live: (nil)
(note 211 231 209 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 209 211 210 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78)
            (const_int 1 [0x1]))) -1 (nil)
    (nil))

(jump_insn 210 209 190 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 379)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1428 [0x594])
        (nil)))
;; End of basic block 4, registers live:
 (nil)

;; Start of basic block 5, registers live: (nil)
(note 190 210 188 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 188 190 189 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78)
            (const_int 2 [0x2]))) -1 (nil)
    (nil))

(jump_insn 189 188 169 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 380)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1666 [0x682])
        (nil)))
;; End of basic block 5, registers live:
 (nil)

;; Start of basic block 6, registers live: (nil)
(note 169 189 167 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 167 169 168 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78)
            (const_int 3 [0x3]))) -1 (nil)
    (nil))

(jump_insn 168 167 148 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 381)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
        (nil)))
;; End of basic block 6, registers live:
 (nil)

;; Start of basic block 7, registers live: (nil)
(note 148 168 146 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 146 148 147 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78)
            (const_int 4 [0x4]))) -1 (nil)
    (nil))

(jump_insn 147 146 127 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 382)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
        (nil)))
;; End of basic block 7, registers live:
 (nil)

;; Start of basic block 8, registers live: (nil)
(note 127 147 125 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 125 127 126 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78)
            (const_int 5 [0x5]))) -1 (nil)
    (nil))

(jump_insn 126 125 106 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 383)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil)))
;; End of basic block 8, registers live:
 (nil)

;; Start of basic block 9, registers live: (nil)
(note 106 126 104 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 104 106 105 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 78)
            (const_int 6 [0x6]))) -1 (nil)
    (nil))

(jump_insn 105 104 96 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 384)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 9, registers live:
 (nil)

;; Start of basic block 10, registers live: (nil)
(note 96 105 87 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(note 87 96 88 10 ("./StatUtilities.cc") 82)

(insn 88 87 89 10 ./StatUtilities.cc:82 (set (reg:DI 113)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 89 88 90 10 ./StatUtilities.cc:82 (set (reg:DF 114)
        (mem:DF (plus:DI (reg:DI 113)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 90 89 91 10 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 114)) -1 (nil)
    (nil))

(note 91 90 92 10 ("./StatUtilities.cc") 81)

(insn 92 91 93 10 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 81 [ i ])
                (plus:SI (reg/v:SI 81 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 93 92 94 10 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 82 [ ivtmp.247 ])
                (plus:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 94 93 384 10 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 81 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))
;; End of basic block 10, registers live:
 (nil)

;; Start of basic block 11, registers live: (nil)
(code_label 384 94 117 11 90 "" [1 uses])

(note 117 384 108 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 108 117 109 11 ("./StatUtilities.cc") 82)

(insn 109 108 110 11 ./StatUtilities.cc:82 (set (reg:DI 115)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 110 109 111 11 ./StatUtilities.cc:82 (set (reg:DF 116)
        (mem:DF (plus:DI (reg:DI 115)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 111 110 112 11 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 116)) -1 (nil)
    (nil))

(note 112 111 113 11 ("./StatUtilities.cc") 81)

(insn 113 112 114 11 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 81 [ i ])
                (plus:SI (reg/v:SI 81 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 114 113 115 11 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 82 [ ivtmp.247 ])
                (plus:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 115 114 383 11 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 81 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))
;; End of basic block 11, registers live:
 (nil)

;; Start of basic block 12, registers live: (nil)
(code_label 383 115 138 12 89 "" [1 uses])

(note 138 383 129 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 129 138 130 12 ("./StatUtilities.cc") 82)

(insn 130 129 131 12 ./StatUtilities.cc:82 (set (reg:DI 117)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 131 130 132 12 ./StatUtilities.cc:82 (set (reg:DF 118)
        (mem:DF (plus:DI (reg:DI 117)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 132 131 133 12 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 118)) -1 (nil)
    (nil))

(note 133 132 134 12 ("./StatUtilities.cc") 81)

(insn 134 133 135 12 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 81 [ i ])
                (plus:SI (reg/v:SI 81 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 135 134 136 12 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 82 [ ivtmp.247 ])
                (plus:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 136 135 382 12 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 81 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))
;; End of basic block 12, registers live:
 (nil)

;; Start of basic block 13, registers live: (nil)
(code_label 382 136 159 13 88 "" [1 uses])

(note 159 382 150 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 150 159 151 13 ("./StatUtilities.cc") 82)

(insn 151 150 152 13 ./StatUtilities.cc:82 (set (reg:DI 119)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 152 151 153 13 ./StatUtilities.cc:82 (set (reg:DF 120)
        (mem:DF (plus:DI (reg:DI 119)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 153 152 154 13 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 120)) -1 (nil)
    (nil))

(note 154 153 155 13 ("./StatUtilities.cc") 81)

(insn 155 154 156 13 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 81 [ i ])
                (plus:SI (reg/v:SI 81 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 156 155 157 13 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 82 [ ivtmp.247 ])
                (plus:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 157 156 381 13 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 81 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))
;; End of basic block 13, registers live:
 (nil)

;; Start of basic block 14, registers live: (nil)
(code_label 381 157 180 14 87 "" [1 uses])

(note 180 381 171 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 171 180 172 14 ("./StatUtilities.cc") 82)

(insn 172 171 173 14 ./StatUtilities.cc:82 (set (reg:DI 121)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 173 172 174 14 ./StatUtilities.cc:82 (set (reg:DF 122)
        (mem:DF (plus:DI (reg:DI 121)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 174 173 175 14 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 122)) -1 (nil)
    (nil))

(note 175 174 176 14 ("./StatUtilities.cc") 81)

(insn 176 175 177 14 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 81 [ i ])
                (plus:SI (reg/v:SI 81 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 177 176 178 14 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 82 [ ivtmp.247 ])
                (plus:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 178 177 380 14 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 81 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))
;; End of basic block 14, registers live:
 (nil)

;; Start of basic block 15, registers live: (nil)
(code_label 380 178 201 15 86 "" [1 uses])

(note 201 380 192 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 192 201 193 15 ("./StatUtilities.cc") 82)

(insn 193 192 194 15 ./StatUtilities.cc:82 (set (reg:DI 123)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 194 193 195 15 ./StatUtilities.cc:82 (set (reg:DF 124)
        (mem:DF (plus:DI (reg:DI 123)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 195 194 196 15 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 124)) -1 (nil)
    (nil))

(note 196 195 197 15 ("./StatUtilities.cc") 81)

(insn 197 196 198 15 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 81 [ i ])
                (plus:SI (reg/v:SI 81 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 198 197 199 15 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 82 [ ivtmp.247 ])
                (plus:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 199 198 379 15 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 81 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))
;; End of basic block 15, registers live:
 (nil)

;; Start of basic block 16, registers live: (nil)
(code_label 379 199 222 16 85 "" [1 uses])

(note 222 379 213 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 213 222 214 16 ("./StatUtilities.cc") 82)

(insn 214 213 215 16 ./StatUtilities.cc:82 (set (reg:DI 125)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 215 214 216 16 ./StatUtilities.cc:82 (set (reg:DF 126)
        (mem:DF (plus:DI (reg:DI 125)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 216 215 217 16 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 126)) -1 (nil)
    (nil))

(note 217 216 218 16 ("./StatUtilities.cc") 81)

(insn 218 217 219 16 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 81 [ i ])
                (plus:SI (reg/v:SI 81 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 219 218 220 16 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 82 [ ivtmp.247 ])
                (plus:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 220 219 221 16 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 81 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))

(jump_insn 221 220 27 16 ./StatUtilities.cc:81 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 38)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil)))
;; End of basic block 16, registers live:
 (nil)

;; Start of basic block 17, registers live: (nil)
(code_label 27 221 28 17 56 "" [2 uses])

(note 28 27 29 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 29 28 30 17 ("./StatUtilities.cc") 82)

(insn 30 29 31 17 ./StatUtilities.cc:82 (set (reg:DI 83)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 31 30 32 17 ./StatUtilities.cc:82 (set (reg:DF 84)
        (mem:DF (plus:DI (reg:DI 83)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 32 31 33 17 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 84)) -1 (nil)
    (nil))

(note 33 32 345 17 ("./StatUtilities.cc") 81)

(insn 345 33 34 17 ./StatUtilities.cc:81 (parallel [
            (set (reg:SI 80)
                (plus:SI (reg/v:SI 81 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 34 345 346 17 ./StatUtilities.cc:81 (set (reg/v:SI 85 [ i ])
        (reg:SI 80)) 40 {*movsi_1} (nil)
    (nil))

(insn 346 34 35 17 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 79)
                (plus:DI (reg:DI 82 [ ivtmp.247 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 35 346 36 17 ./StatUtilities.cc:81 (set (reg:DI 86 [ ivtmp.247 ])
        (reg:DI 79)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 36 35 234 17 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 85 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))

(note 234 36 235 17 ("./StatUtilities.cc") 82)

(insn 235 234 236 17 ./StatUtilities.cc:82 (set (reg:DI 87)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 86 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 236 235 237 17 ./StatUtilities.cc:82 (set (reg:DF 88)
        (mem:DF (plus:DI (reg:DI 87)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 237 236 238 17 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 86 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 88)) -1 (nil)
    (nil))

(note 238 237 239 17 ("./StatUtilities.cc") 81)

(insn 239 238 240 17 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 89 [ i ])
                (plus:SI (reg:SI 80)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 240 239 241 17 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 90 [ ivtmp.247 ])
                (plus:DI (reg:DI 79)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 241 240 250 17 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 89 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))

(note 250 241 251 17 ("./StatUtilities.cc") 82)

(insn 251 250 252 17 ./StatUtilities.cc:82 (set (reg:DI 91)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 90 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 252 251 253 17 ./StatUtilities.cc:82 (set (reg:DF 92)
        (mem:DF (plus:DI (reg:DI 91)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 253 252 254 17 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 90 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 92)) -1 (nil)
    (nil))

(note 254 253 255 17 ("./StatUtilities.cc") 81)

(insn 255 254 256 17 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 93 [ i ])
                (plus:SI (reg:SI 80)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 256 255 257 17 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 94 [ ivtmp.247 ])
                (plus:DI (reg:DI 79)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 257 256 266 17 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 93 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))

(note 266 257 267 17 ("./StatUtilities.cc") 82)

(insn 267 266 268 17 ./StatUtilities.cc:82 (set (reg:DI 95)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 94 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 268 267 269 17 ./StatUtilities.cc:82 (set (reg:DF 96)
        (mem:DF (plus:DI (reg:DI 95)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 269 268 270 17 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 94 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 96)) -1 (nil)
    (nil))

(note 270 269 271 17 ("./StatUtilities.cc") 81)

(insn 271 270 272 17 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 97 [ i ])
                (plus:SI (reg:SI 80)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 272 271 273 17 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 98 [ ivtmp.247 ])
                (plus:DI (reg:DI 79)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 273 272 282 17 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 97 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))

(note 282 273 283 17 ("./StatUtilities.cc") 82)

(insn 283 282 284 17 ./StatUtilities.cc:82 (set (reg:DI 99)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 98 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 284 283 285 17 ./StatUtilities.cc:82 (set (reg:DF 100)
        (mem:DF (plus:DI (reg:DI 99)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 285 284 286 17 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 98 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 100)) -1 (nil)
    (nil))

(note 286 285 287 17 ("./StatUtilities.cc") 81)

(insn 287 286 288 17 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 101 [ i ])
                (plus:SI (reg:SI 80)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 288 287 289 17 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 102 [ ivtmp.247 ])
                (plus:DI (reg:DI 79)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 289 288 298 17 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 101 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))

(note 298 289 299 17 ("./StatUtilities.cc") 82)

(insn 299 298 300 17 ./StatUtilities.cc:82 (set (reg:DI 103)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 102 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 300 299 301 17 ./StatUtilities.cc:82 (set (reg:DF 104)
        (mem:DF (plus:DI (reg:DI 103)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 301 300 302 17 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 102 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 104)) -1 (nil)
    (nil))

(note 302 301 303 17 ("./StatUtilities.cc") 81)

(insn 303 302 304 17 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 105 [ i ])
                (plus:SI (reg:SI 80)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 304 303 305 17 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 106 [ ivtmp.247 ])
                (plus:DI (reg:DI 79)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 305 304 314 17 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 105 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))

(note 314 305 315 17 ("./StatUtilities.cc") 82)

(insn 315 314 316 17 ./StatUtilities.cc:82 (set (reg:DI 107)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 106 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 316 315 317 17 ./StatUtilities.cc:82 (set (reg:DF 108)
        (mem:DF (plus:DI (reg:DI 107)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 317 316 318 17 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 106 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 108)) -1 (nil)
    (nil))

(note 318 317 319 17 ("./StatUtilities.cc") 81)

(insn 319 318 320 17 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 109 [ i ])
                (plus:SI (reg:SI 80)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 320 319 321 17 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 110 [ ivtmp.247 ])
                (plus:DI (reg:DI 79)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 321 320 330 17 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 109 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))

(note 330 321 331 17 ("./StatUtilities.cc") 82)

(insn 331 330 332 17 ./StatUtilities.cc:82 (set (reg:DI 111)
        (mem/f:DI (plus:DI (mult:DI (reg:DI 110 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 64 [ x ])) [5 S8 A64])) -1 (nil)
    (nil))

(insn 332 331 333 17 ./StatUtilities.cc:82 (set (reg:DF 112)
        (mem:DF (plus:DI (reg:DI 111)
                (reg:DI 59 [ pretmp.244 ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 333 332 334 17 ./StatUtilities.cc:82 (set (mem:DF (plus:DI (mult:DI (reg:DI 110 [ ivtmp.247 ])
                    (const_int 8 [0x8]))
                (reg/f:DI 69)) [2 S8 A64])
        (reg:DF 112)) -1 (nil)
    (nil))

(note 334 333 335 17 ("./StatUtilities.cc") 81)

(insn 335 334 336 17 ./StatUtilities.cc:81 (parallel [
            (set (reg/v:SI 81 [ i ])
                (plus:SI (reg:SI 80)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 336 335 337 17 ./StatUtilities.cc:81 (parallel [
            (set (reg:DI 82 [ ivtmp.247 ])
                (plus:DI (reg:DI 79)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 337 336 338 17 ./StatUtilities.cc:81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 81 [ i ])
            (reg/v:SI 65 [ nRows ]))) -1 (nil)
    (nil))

(jump_insn 338 337 343 17 ./StatUtilities.cc:81 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 38)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil)))
;; End of basic block 17, registers live:
 (nil)

;; Start of basic block 18, registers live: (nil)
(note 343 338 373 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(jump_insn 373 343 374 18 (set (pc)
        (label_ref 27)) -1 (nil)
    (nil))
;; End of basic block 18, registers live:
 (nil)

(barrier 374 373 0)


;; Function double rcov(double*, double*, int) (_Z4rcovPdS_i)


Dataflow summary:
n_regs = 83, n_defs = 145, n_uses = 279, n_bbs = 53
Use-def chains:
d0 bb 0 luid 1 insn 3 reg 65 { }
d1 bb 0 luid 2 insn 4 reg 66 { }
d2 bb 0 luid 3 insn 5 reg 67 { }
d3 bb 0 luid 7 insn 14 reg 62 { }
d4 bb 0 luid 11 insn 19 reg 61 { }
d5 bb 1 luid 1 insn 25 reg 63 { }
d6 bb 2 luid 1 insn 30 reg 63 { }
d7 bb 2 luid 2 insn 31 reg 60 { }
d8 bb 2 luid 3 insn 32 reg 59 { }
d9 bb 2 luid 4 insn 79 reg 79 { }
d10 bb 2 luid 5 insn 80 reg 78 { }
d11 bb 2 luid 6 insn 81 reg 80 { }
d12 bb 2 luid 7 insn 86 reg 69 { }
d13 bb 2 luid 8 insn 87 reg 68 { }
d14 bb 2 luid 9 insn 88 reg 71 { }
d15 bb 2 luid 10 insn 89 reg 70 { }
d16 bb 2 luid 11 insn 90 reg 72 { }
d17 bb 2 luid 12 insn 91 reg 63 { }
d18 bb 2 luid 13 insn 93 reg 60 { }
d19 bb 2 luid 14 insn 94 reg 59 { }
d20 bb 4 luid 1 insn 38 reg 69 { }
d21 bb 4 luid 2 insn 39 reg 68 { }
d22 bb 4 luid 3 insn 40 reg 71 { }
d23 bb 4 luid 4 insn 41 reg 70 { }
d24 bb 4 luid 5 insn 42 reg 72 { }
d25 bb 4 luid 6 insn 43 reg 63 { }
d26 bb 4 luid 7 insn 419 reg 82 { }
d27 bb 4 luid 8 insn 45 reg 60 { }
d28 bb 4 luid 9 insn 420 reg 81 { }
d29 bb 4 luid 10 insn 46 reg 59 { }
d30 bb 4 luid 12 insn 282 reg 69 { }
d31 bb 4 luid 13 insn 283 reg 68 { }
d32 bb 4 luid 14 insn 284 reg 71 { }
d33 bb 4 luid 15 insn 285 reg 70 { }
d34 bb 4 luid 16 insn 286 reg 72 { }
d35 bb 4 luid 17 insn 287 reg 63 { }
d36 bb 4 luid 18 insn 289 reg 60 { }
d37 bb 4 luid 19 insn 290 reg 59 { }
d38 bb 4 luid 21 insn 302 reg 69 { }
d39 bb 4 luid 22 insn 303 reg 68 { }
d40 bb 4 luid 23 insn 304 reg 71 { }
d41 bb 4 luid 24 insn 305 reg 70 { }
d42 bb 4 luid 25 insn 306 reg 72 { }
d43 bb 4 luid 26 insn 307 reg 63 { }
d44 bb 4 luid 27 insn 309 reg 60 { }
d45 bb 4 luid 28 insn 310 reg 59 { }
d46 bb 4 luid 30 insn 322 reg 69 { }
d47 bb 4 luid 31 insn 323 reg 68 { }
d48 bb 4 luid 32 insn 324 reg 71 { }
d49 bb 4 luid 33 insn 325 reg 70 { }
d50 bb 4 luid 34 insn 326 reg 72 { }
d51 bb 4 luid 35 insn 327 reg 63 { }
d52 bb 4 luid 36 insn 329 reg 60 { }
d53 bb 4 luid 37 insn 330 reg 59 { }
d54 bb 4 luid 39 insn 342 reg 69 { }
d55 bb 4 luid 40 insn 343 reg 68 { }
d56 bb 4 luid 41 insn 344 reg 71 { }
d57 bb 4 luid 42 insn 345 reg 70 { }
d58 bb 4 luid 43 insn 346 reg 72 { }
d59 bb 4 luid 44 insn 347 reg 63 { }
d60 bb 4 luid 45 insn 349 reg 60 { }
d61 bb 4 luid 46 insn 350 reg 59 { }
d62 bb 4 luid 48 insn 362 reg 69 { }
d63 bb 4 luid 49 insn 363 reg 68 { }
d64 bb 4 luid 50 insn 364 reg 71 { }
d65 bb 4 luid 51 insn 365 reg 70 { }
d66 bb 4 luid 52 insn 366 reg 72 { }
d67 bb 4 luid 53 insn 367 reg 63 { }
d68 bb 4 luid 54 insn 369 reg 60 { }
d69 bb 4 luid 55 insn 370 reg 59 { }
d70 bb 4 luid 57 insn 382 reg 69 { }
d71 bb 4 luid 58 insn 383 reg 68 { }
d72 bb 4 luid 59 insn 384 reg 71 { }
d73 bb 4 luid 60 insn 385 reg 70 { }
d74 bb 4 luid 61 insn 386 reg 72 { }
d75 bb 4 luid 62 insn 387 reg 63 { }
d76 bb 4 luid 63 insn 389 reg 60 { }
d77 bb 4 luid 64 insn 390 reg 59 { }
d78 bb 4 luid 66 insn 402 reg 69 { }
d79 bb 4 luid 67 insn 403 reg 68 { }
d80 bb 4 luid 68 insn 404 reg 71 { }
d81 bb 4 luid 69 insn 405 reg 70 { }
d82 bb 4 luid 70 insn 406 reg 72 { }
d83 bb 4 luid 71 insn 407 reg 63 { }
d84 bb 4 luid 72 insn 409 reg 60 { }
d85 bb 4 luid 73 insn 410 reg 59 { }
d86 bb 7 luid 1 insn 51 reg 74 { }
d87 bb 7 luid 2 insn 52 reg 75 { }
d88 bb 7 luid 3 insn 53 reg 73 { }
d89 bb 18 luid 1 insn 107 reg 69 { }
d90 bb 18 luid 2 insn 108 reg 68 { }
d91 bb 18 luid 3 insn 109 reg 71 { }
d92 bb 18 luid 4 insn 110 reg 70 { }
d93 bb 18 luid 5 insn 111 reg 72 { }
d94 bb 18 luid 6 insn 112 reg 63 { }
d95 bb 18 luid 7 insn 114 reg 60 { }
d96 bb 18 luid 8 insn 115 reg 59 { }
d97 bb 21 luid 1 insn 132 reg 69 { }
d98 bb 21 luid 2 insn 133 reg 68 { }
d99 bb 21 luid 3 insn 134 reg 71 { }
d100 bb 21 luid 4 insn 135 reg 70 { }
d101 bb 21 luid 5 insn 136 reg 72 { }
d102 bb 21 luid 6 insn 137 reg 63 { }
d103 bb 21 luid 7 insn 139 reg 60 { }
d104 bb 21 luid 8 insn 140 reg 59 { }
d105 bb 24 luid 1 insn 157 reg 69 { }
d106 bb 24 luid 2 insn 158 reg 68 { }
d107 bb 24 luid 3 insn 159 reg 71 { }
d108 bb 24 luid 4 insn 160 reg 70 { }
d109 bb 24 luid 5 insn 161 reg 72 { }
d110 bb 24 luid 6 insn 162 reg 63 { }
d111 bb 24 luid 7 insn 164 reg 60 { }
d112 bb 24 luid 8 insn 165 reg 59 { }
d113 bb 27 luid 1 insn 182 reg 69 { }
d114 bb 27 luid 2 insn 183 reg 68 { }
d115 bb 27 luid 3 insn 184 reg 71 { }
d116 bb 27 luid 4 insn 185 reg 70 { }
d117 bb 27 luid 5 insn 186 reg 72 { }
d118 bb 27 luid 6 insn 187 reg 63 { }
d119 bb 27 luid 7 insn 189 reg 60 { }
d120 bb 27 luid 8 insn 190 reg 59 { }
d121 bb 30 luid 1 insn 207 reg 69 { }
d122 bb 30 luid 2 insn 208 reg 68 { }
d123 bb 30 luid 3 insn 209 reg 71 { }
d124 bb 30 luid 4 insn 210 reg 70 { }
d125 bb 30 luid 5 insn 211 reg 72 { }
d126 bb 30 luid 6 insn 212 reg 63 { }
d127 bb 30 luid 7 insn 214 reg 60 { }
d128 bb 30 luid 8 insn 215 reg 59 { }
d129 bb 33 luid 1 insn 232 reg 69 { }
d130 bb 33 luid 2 insn 233 reg 68 { }
d131 bb 33 luid 3 insn 234 reg 71 { }
d132 bb 33 luid 4 insn 235 reg 70 { }
d133 bb 33 luid 5 insn 236 reg 72 { }
d134 bb 33 luid 6 insn 237 reg 63 { }
d135 bb 33 luid 7 insn 239 reg 60 { }
d136 bb 33 luid 8 insn 240 reg 59 { }
d137 bb 36 luid 1 insn 257 reg 69 { }
d138 bb 36 luid 2 insn 258 reg 68 { }
d139 bb 36 luid 3 insn 259 reg 71 { }
d140 bb 36 luid 4 insn 260 reg 70 { }
d141 bb 36 luid 5 insn 261 reg 72 { }
d142 bb 36 luid 6 insn 262 reg 63 { }
d143 bb 36 luid 7 insn 264 reg 60 { }
d144 bb 36 luid 8 insn 265 reg 59 { }
Def-use chains:
u0 bb 0 luid 4 insn 11 reg 67 { d2 }
u1 bb 0 luid 5 insn 12 reg 65 { d0 }
u2 bb 0 luid 8 insn 16 reg 67 { d2 }
u3 bb 0 luid 9 insn 17 reg 66 { d1 }
u4 bb 0 luid 12 insn 21 reg 67 { d2 }
u5 bb 2 luid 4 insn 79 reg 60 { d7 }
u6 bb 2 luid 5 insn 80 reg 67 { d2 }
u7 bb 2 luid 5 insn 80 reg 79 { d9 }
u8 bb 2 luid 6 insn 81 reg 78 { d10 }
u9 bb 2 luid 7 insn 86 reg 65 { d0 }
u10 bb 2 luid 7 insn 86 reg 59 { d8 }
u11 bb 2 luid 8 insn 87 reg 62 { d3 }
u12 bb 2 luid 8 insn 87 reg 69 { d12 }
u13 bb 2 luid 9 insn 88 reg 66 { d1 }
u14 bb 2 luid 9 insn 88 reg 59 { d8 }
u15 bb 2 luid 10 insn 89 reg 61 { d4 }
u16 bb 2 luid 10 insn 89 reg 71 { d14 }
u17 bb 2 luid 11 insn 90 reg 70 { d15 }
u18 bb 2 luid 11 insn 90 reg 68 { d13 }
u19 bb 2 luid 12 insn 91 reg 72 { d16 }
u20 bb 2 luid 12 insn 91 reg 63 { d6 }
u21 bb 2 luid 13 insn 93 reg 60 { d7 }
u22 bb 2 luid 14 insn 94 reg 59 { d8 }
u23 bb 2 luid 15 insn 95 reg 67 { d2 }
u24 bb 2 luid 15 insn 95 reg 60 { d18 }
u25 bb 4 luid 1 insn 38 reg 65 { d0 }
u26 bb 4 luid 1 insn 38 reg 59 { d19 d85 d144 }
u27 bb 4 luid 2 insn 39 reg 62 { d3 }
u28 bb 4 luid 2 insn 39 reg 69 { d20 }
u29 bb 4 luid 3 insn 40 reg 66 { d1 }
u30 bb 4 luid 3 insn 40 reg 59 { d19 d85 d144 }
u31 bb 4 luid 4 insn 41 reg 61 { d4 }
u32 bb 4 luid 4 insn 41 reg 71 { d22 }
u33 bb 4 luid 5 insn 42 reg 70 { d23 }
u34 bb 4 luid 5 insn 42 reg 68 { d21 }
u35 bb 4 luid 6 insn 43 reg 72 { d24 }
u36 bb 4 luid 6 insn 43 reg 63 { d17 d83 d142 }
u37 bb 4 luid 7 insn 419 reg 60 { d18 d84 d143 }
u38 bb 4 luid 8 insn 45 reg 82 { d26 }
u39 bb 4 luid 9 insn 420 reg 59 { d19 d85 d144 }
u40 bb 4 luid 10 insn 46 reg 81 { d28 }
u41 bb 4 luid 11 insn 47 reg 67 { d2 }
u42 bb 4 luid 11 insn 47 reg 60 { d27 }
u43 bb 4 luid 12 insn 282 reg 65 { d0 }
u44 bb 4 luid 12 insn 282 reg 59 { d29 }
u45 bb 4 luid 13 insn 283 reg 62 { d3 }
u46 bb 4 luid 13 insn 283 reg 69 { d30 }
u47 bb 4 luid 14 insn 284 reg 66 { d1 }
u48 bb 4 luid 14 insn 284 reg 59 { d29 }
u49 bb 4 luid 15 insn 285 reg 61 { d4 }
u50 bb 4 luid 15 insn 285 reg 71 { d32 }
u51 bb 4 luid 16 insn 286 reg 70 { d33 }
u52 bb 4 luid 16 insn 286 reg 68 { d31 }
u53 bb 4 luid 17 insn 287 reg 72 { d34 }
u54 bb 4 luid 17 insn 287 reg 63 { d25 }
u55 bb 4 luid 18 insn 289 reg 82 { d26 }
u56 bb 4 luid 19 insn 290 reg 81 { d28 }
u57 bb 4 luid 20 insn 291 reg 67 { d2 }
u58 bb 4 luid 20 insn 291 reg 60 { d36 }
u59 bb 4 luid 21 insn 302 reg 65 { d0 }
u60 bb 4 luid 21 insn 302 reg 59 { d37 }
u61 bb 4 luid 22 insn 303 reg 62 { d3 }
u62 bb 4 luid 22 insn 303 reg 69 { d38 }
u63 bb 4 luid 23 insn 304 reg 66 { d1 }
u64 bb 4 luid 23 insn 304 reg 59 { d37 }
u65 bb 4 luid 24 insn 305 reg 61 { d4 }
u66 bb 4 luid 24 insn 305 reg 71 { d40 }
u67 bb 4 luid 25 insn 306 reg 70 { d41 }
u68 bb 4 luid 25 insn 306 reg 68 { d39 }
u69 bb 4 luid 26 insn 307 reg 72 { d42 }
u70 bb 4 luid 26 insn 307 reg 63 { d35 }
u71 bb 4 luid 27 insn 309 reg 82 { d26 }
u72 bb 4 luid 28 insn 310 reg 81 { d28 }
u73 bb 4 luid 29 insn 311 reg 67 { d2 }
u74 bb 4 luid 29 insn 311 reg 60 { d44 }
u75 bb 4 luid 30 insn 322 reg 65 { d0 }
u76 bb 4 luid 30 insn 322 reg 59 { d45 }
u77 bb 4 luid 31 insn 323 reg 62 { d3 }
u78 bb 4 luid 31 insn 323 reg 69 { d46 }
u79 bb 4 luid 32 insn 324 reg 66 { d1 }
u80 bb 4 luid 32 insn 324 reg 59 { d45 }
u81 bb 4 luid 33 insn 325 reg 61 { d4 }
u82 bb 4 luid 33 insn 325 reg 71 { d48 }
u83 bb 4 luid 34 insn 326 reg 70 { d49 }
u84 bb 4 luid 34 insn 326 reg 68 { d47 }
u85 bb 4 luid 35 insn 327 reg 72 { d50 }
u86 bb 4 luid 35 insn 327 reg 63 { d43 }
u87 bb 4 luid 36 insn 329 reg 82 { d26 }
u88 bb 4 luid 37 insn 330 reg 81 { d28 }
u89 bb 4 luid 38 insn 331 reg 67 { d2 }
u90 bb 4 luid 38 insn 331 reg 60 { d52 }
u91 bb 4 luid 39 insn 342 reg 65 { d0 }
u92 bb 4 luid 39 insn 342 reg 59 { d53 }
u93 bb 4 luid 40 insn 343 reg 62 { d3 }
u94 bb 4 luid 40 insn 343 reg 69 { d54 }
u95 bb 4 luid 41 insn 344 reg 66 { d1 }
u96 bb 4 luid 41 insn 344 reg 59 { d53 }
u97 bb 4 luid 42 insn 345 reg 61 { d4 }
u98 bb 4 luid 42 insn 345 reg 71 { d56 }
u99 bb 4 luid 43 insn 346 reg 70 { d57 }
u100 bb 4 luid 43 insn 346 reg 68 { d55 }
u101 bb 4 luid 44 insn 347 reg 72 { d58 }
u102 bb 4 luid 44 insn 347 reg 63 { d51 }
u103 bb 4 luid 45 insn 349 reg 82 { d26 }
u104 bb 4 luid 46 insn 350 reg 81 { d28 }
u105 bb 4 luid 47 insn 351 reg 67 { d2 }
u106 bb 4 luid 47 insn 351 reg 60 { d60 }
u107 bb 4 luid 48 insn 362 reg 65 { d0 }
u108 bb 4 luid 48 insn 362 reg 59 { d61 }
u109 bb 4 luid 49 insn 363 reg 62 { d3 }
u110 bb 4 luid 49 insn 363 reg 69 { d62 }
u111 bb 4 luid 50 insn 364 reg 66 { d1 }
u112 bb 4 luid 50 insn 364 reg 59 { d61 }
u113 bb 4 luid 51 insn 365 reg 61 { d4 }
u114 bb 4 luid 51 insn 365 reg 71 { d64 }
u115 bb 4 luid 52 insn 366 reg 70 { d65 }
u116 bb 4 luid 52 insn 366 reg 68 { d63 }
u117 bb 4 luid 53 insn 367 reg 72 { d66 }
u118 bb 4 luid 53 insn 367 reg 63 { d59 }
u119 bb 4 luid 54 insn 369 reg 82 { d26 }
u120 bb 4 luid 55 insn 370 reg 81 { d28 }
u121 bb 4 luid 56 insn 371 reg 67 { d2 }
u122 bb 4 luid 56 insn 371 reg 60 { d68 }
u123 bb 4 luid 57 insn 382 reg 65 { d0 }
u124 bb 4 luid 57 insn 382 reg 59 { d69 }
u125 bb 4 luid 58 insn 383 reg 62 { d3 }
u126 bb 4 luid 58 insn 383 reg 69 { d70 }
u127 bb 4 luid 59 insn 384 reg 66 { d1 }
u128 bb 4 luid 59 insn 384 reg 59 { d69 }
u129 bb 4 luid 60 insn 385 reg 61 { d4 }
u130 bb 4 luid 60 insn 385 reg 71 { d72 }
u131 bb 4 luid 61 insn 386 reg 70 { d73 }
u132 bb 4 luid 61 insn 386 reg 68 { d71 }
u133 bb 4 luid 62 insn 387 reg 72 { d74 }
u134 bb 4 luid 62 insn 387 reg 63 { d67 }
u135 bb 4 luid 63 insn 389 reg 82 { d26 }
u136 bb 4 luid 64 insn 390 reg 81 { d28 }
u137 bb 4 luid 65 insn 391 reg 67 { d2 }
u138 bb 4 luid 65 insn 391 reg 60 { d76 }
u139 bb 4 luid 66 insn 402 reg 65 { d0 }
u140 bb 4 luid 66 insn 402 reg 59 { d77 }
u141 bb 4 luid 67 insn 403 reg 62 { d3 }
u142 bb 4 luid 67 insn 403 reg 69 { d78 }
u143 bb 4 luid 68 insn 404 reg 66 { d1 }
u144 bb 4 luid 68 insn 404 reg 59 { d77 }
u145 bb 4 luid 69 insn 405 reg 61 { d4 }
u146 bb 4 luid 69 insn 405 reg 71 { d80 }
u147 bb 4 luid 70 insn 406 reg 70 { d81 }
u148 bb 4 luid 70 insn 406 reg 68 { d79 }
u149 bb 4 luid 71 insn 407 reg 72 { d82 }
u150 bb 4 luid 71 insn 407 reg 63 { d75 }
u151 bb 4 luid 72 insn 409 reg 82 { d26 }
u152 bb 4 luid 73 insn 410 reg 81 { d28 }
u153 bb 4 luid 74 insn 411 reg 67 { d2 }
u154 bb 4 luid 74 insn 411 reg 60 { d84 }
u155 bb 7 luid 1 insn 51 reg 67 { d2 }
u156 bb 7 luid 2 insn 52 reg 74 { d86 }
u157 bb 7 luid 3 insn 53 reg 75 { d87 }
u158 bb 7 luid 3 insn 53 reg 63 { d5 d17 d83 d142 }
u159 bb 7 luid 4 insn 60 reg 73 { d88 }
u160 bb 10 luid 1 insn 276 reg 80 { d11 }
u161 bb 11 luid 1 insn 251 reg 80 { d11 }
u162 bb 12 luid 1 insn 226 reg 80 { d11 }
u163 bb 13 luid 1 insn 201 reg 80 { d11 }
u164 bb 14 luid 1 insn 176 reg 80 { d11 }
u165 bb 15 luid 1 insn 151 reg 80 { d11 }
u166 bb 16 luid 1 insn 126 reg 80 { d11 }
u167 bb 18 luid 1 insn 107 reg 65 { d0 }
u168 bb 18 luid 1 insn 107 reg 59 { d19 }
u169 bb 18 luid 2 insn 108 reg 62 { d3 }
u170 bb 18 luid 2 insn 108 reg 69 { d89 }
u171 bb 18 luid 3 insn 109 reg 66 { d1 }
u172 bb 18 luid 3 insn 109 reg 59 { d19 }
u173 bb 18 luid 4 insn 110 reg 61 { d4 }
u174 bb 18 luid 4 insn 110 reg 71 { d91 }
u175 bb 18 luid 5 insn 111 reg 70 { d92 }
u176 bb 18 luid 5 insn 111 reg 68 { d90 }
u177 bb 18 luid 6 insn 112 reg 72 { d93 }
u178 bb 18 luid 6 insn 112 reg 63 { d17 }
u179 bb 18 luid 7 insn 114 reg 60 { d18 }
u180 bb 18 luid 8 insn 115 reg 59 { d19 }
u181 bb 18 luid 9 insn 116 reg 67 { d2 }
u182 bb 18 luid 9 insn 116 reg 60 { d95 }
u183 bb 21 luid 1 insn 132 reg 65 { d0 }
u184 bb 21 luid 1 insn 132 reg 59 { d19 d96 }
u185 bb 21 luid 2 insn 133 reg 62 { d3 }
u186 bb 21 luid 2 insn 133 reg 69 { d97 }
u187 bb 21 luid 3 insn 134 reg 66 { d1 }
u188 bb 21 luid 3 insn 134 reg 59 { d19 d96 }
u189 bb 21 luid 4 insn 135 reg 61 { d4 }
u190 bb 21 luid 4 insn 135 reg 71 { d99 }
u191 bb 21 luid 5 insn 136 reg 70 { d100 }
u192 bb 21 luid 5 insn 136 reg 68 { d98 }
u193 bb 21 luid 6 insn 137 reg 72 { d101 }
u194 bb 21 luid 6 insn 137 reg 63 { d17 d94 }
u195 bb 21 luid 7 insn 139 reg 60 { d18 d95 }
u196 bb 21 luid 8 insn 140 reg 59 { d19 d96 }
u197 bb 21 luid 9 insn 141 reg 67 { d2 }
u198 bb 21 luid 9 insn 141 reg 60 { d103 }
u199 bb 24 luid 1 insn 157 reg 65 { d0 }
u200 bb 24 luid 1 insn 157 reg 59 { d19 d104 }
u201 bb 24 luid 2 insn 158 reg 62 { d3 }
u202 bb 24 luid 2 insn 158 reg 69 { d105 }
u203 bb 24 luid 3 insn 159 reg 66 { d1 }
u204 bb 24 luid 3 insn 159 reg 59 { d19 d104 }
u205 bb 24 luid 4 insn 160 reg 61 { d4 }
u206 bb 24 luid 4 insn 160 reg 71 { d107 }
u207 bb 24 luid 5 insn 161 reg 70 { d108 }
u208 bb 24 luid 5 insn 161 reg 68 { d106 }
u209 bb 24 luid 6 insn 162 reg 72 { d109 }
u210 bb 24 luid 6 insn 162 reg 63 { d17 d102 }
u211 bb 24 luid 7 insn 164 reg 60 { d18 d103 }
u212 bb 24 luid 8 insn 165 reg 59 { d19 d104 }
u213 bb 24 luid 9 insn 166 reg 67 { d2 }
u214 bb 24 luid 9 insn 166 reg 60 { d111 }
u215 bb 27 luid 1 insn 182 reg 65 { d0 }
u216 bb 27 luid 1 insn 182 reg 59 { d19 d112 }
u217 bb 27 luid 2 insn 183 reg 62 { d3 }
u218 bb 27 luid 2 insn 183 reg 69 { d113 }
u219 bb 27 luid 3 insn 184 reg 66 { d1 }
u220 bb 27 luid 3 insn 184 reg 59 { d19 d112 }
u221 bb 27 luid 4 insn 185 reg 61 { d4 }
u222 bb 27 luid 4 insn 185 reg 71 { d115 }
u223 bb 27 luid 5 insn 186 reg 70 { d116 }
u224 bb 27 luid 5 insn 186 reg 68 { d114 }
u225 bb 27 luid 6 insn 187 reg 72 { d117 }
u226 bb 27 luid 6 insn 187 reg 63 { d17 d110 }
u227 bb 27 luid 7 insn 189 reg 60 { d18 d111 }
u228 bb 27 luid 8 insn 190 reg 59 { d19 d112 }
u229 bb 27 luid 9 insn 191 reg 67 { d2 }
u230 bb 27 luid 9 insn 191 reg 60 { d119 }
u231 bb 30 luid 1 insn 207 reg 65 { d0 }
u232 bb 30 luid 1 insn 207 reg 59 { d19 d120 }
u233 bb 30 luid 2 insn 208 reg 62 { d3 }
u234 bb 30 luid 2 insn 208 reg 69 { d121 }
u235 bb 30 luid 3 insn 209 reg 66 { d1 }
u236 bb 30 luid 3 insn 209 reg 59 { d19 d120 }
u237 bb 30 luid 4 insn 210 reg 61 { d4 }
u238 bb 30 luid 4 insn 210 reg 71 { d123 }
u239 bb 30 luid 5 insn 211 reg 70 { d124 }
u240 bb 30 luid 5 insn 211 reg 68 { d122 }
u241 bb 30 luid 6 insn 212 reg 72 { d125 }
u242 bb 30 luid 6 insn 212 reg 63 { d17 d118 }
u243 bb 30 luid 7 insn 214 reg 60 { d18 d119 }
u244 bb 30 luid 8 insn 215 reg 59 { d19 d120 }
u245 bb 30 luid 9 insn 216 reg 67 { d2 }
u246 bb 30 luid 9 insn 216 reg 60 { d127 }
u247 bb 33 luid 1 insn 232 reg 65 { d0 }
u248 bb 33 luid 1 insn 232 reg 59 { d19 d128 }
u249 bb 33 luid 2 insn 233 reg 62 { d3 }
u250 bb 33 luid 2 insn 233 reg 69 { d129 }
u251 bb 33 luid 3 insn 234 reg 66 { d1 }
u252 bb 33 luid 3 insn 234 reg 59 { d19 d128 }
u253 bb 33 luid 4 insn 235 reg 61 { d4 }
u254 bb 33 luid 4 insn 235 reg 71 { d131 }
u255 bb 33 luid 5 insn 236 reg 70 { d132 }
u256 bb 33 luid 5 insn 236 reg 68 { d130 }
u257 bb 33 luid 6 insn 237 reg 72 { d133 }
u258 bb 33 luid 6 insn 237 reg 63 { d17 d126 }
u259 bb 33 luid 7 insn 239 reg 60 { d18 d127 }
u260 bb 33 luid 8 insn 240 reg 59 { d19 d128 }
u261 bb 33 luid 9 insn 241 reg 67 { d2 }
u262 bb 33 luid 9 insn 241 reg 60 { d135 }
u263 bb 36 luid 1 insn 257 reg 65 { d0 }
u264 bb 36 luid 1 insn 257 reg 59 { d19 d136 }
u265 bb 36 luid 2 insn 258 reg 62 { d3 }
u266 bb 36 luid 2 insn 258 reg 69 { d137 }
u267 bb 36 luid 3 insn 259 reg 66 { d1 }
u268 bb 36 luid 3 insn 259 reg 59 { d19 d136 }
u269 bb 36 luid 4 insn 260 reg 61 { d4 }
u270 bb 36 luid 4 insn 260 reg 71 { d139 }
u271 bb 36 luid 5 insn 261 reg 70 { d140 }
u272 bb 36 luid 5 insn 261 reg 68 { d138 }
u273 bb 36 luid 6 insn 262 reg 72 { d141 }
u274 bb 36 luid 6 insn 262 reg 63 { d17 d134 }
u275 bb 36 luid 7 insn 264 reg 60 { d18 d135 }
u276 bb 36 luid 8 insn 265 reg 59 { d19 d136 }
u277 bb 36 luid 9 insn 266 reg 67 { d2 }
u278 bb 36 luid 9 insn 266 reg 60 { d143 }

Web oldreg=60 newreg=83
Updating insn 95 (60->83)
Web oldreg=59 newreg=84
Updating insn 38 (59->84)
Web oldreg=69 newreg=85
Updating insn 39 (69->85)
Updating insn 40 (59->84)
Web oldreg=71 newreg=86
Updating insn 41 (71->86)
Web oldreg=70 newreg=87
Updating insn 42 (70->87)
Web oldreg=68 newreg=88
Updating insn 42 (68->88)
Web oldreg=72 newreg=89
Updating insn 43 (72->89)
Web oldreg=63 newreg=90
Updating insn 43 (63->90)
Updating insn 419 (60->83)
Updating insn 420 (59->84)
Web oldreg=60 newreg=91
Updating insn 47 (60->91)
Web oldreg=59 newreg=92
Updating insn 282 (59->92)
Web oldreg=69 newreg=93
Updating insn 283 (69->93)
Updating insn 284 (59->92)
Web oldreg=71 newreg=94
Updating insn 285 (71->94)
Web oldreg=70 newreg=95
Updating insn 286 (70->95)
Web oldreg=68 newreg=96
Updating insn 286 (68->96)
Web oldreg=72 newreg=97
Updating insn 287 (72->97)
Web oldreg=63 newreg=98
Updating insn 287 (63->98)
Web oldreg=60 newreg=99
Updating insn 291 (60->99)
Web oldreg=59 newreg=100
Updating insn 302 (59->100)
Web oldreg=69 newreg=101
Updating insn 303 (69->101)
Updating insn 304 (59->100)
Web oldreg=71 newreg=102
Updating insn 305 (71->102)
Web oldreg=70 newreg=103
Updating insn 306 (70->103)
Web oldreg=68 newreg=104
Updating insn 306 (68->104)
Web oldreg=72 newreg=105
Updating insn 307 (72->105)
Web oldreg=63 newreg=106
Updating insn 307 (63->106)
Web oldreg=60 newreg=107
Updating insn 311 (60->107)
Web oldreg=59 newreg=108
Updating insn 322 (59->108)
Web oldreg=69 newreg=109
Updating insn 323 (69->109)
Updating insn 324 (59->108)
Web oldreg=71 newreg=110
Updating insn 325 (71->110)
Web oldreg=70 newreg=111
Updating insn 326 (70->111)
Web oldreg=68 newreg=112
Updating insn 326 (68->112)
Web oldreg=72 newreg=113
Updating insn 327 (72->113)
Web oldreg=63 newreg=114
Updating insn 327 (63->114)
Web oldreg=60 newreg=115
Updating insn 331 (60->115)
Web oldreg=59 newreg=116
Updating insn 342 (59->116)
Web oldreg=69 newreg=117
Updating insn 343 (69->117)
Updating insn 344 (59->116)
Web oldreg=71 newreg=118
Updating insn 345 (71->118)
Web oldreg=70 newreg=119
Updating insn 346 (70->119)
Web oldreg=68 newreg=120
Updating insn 346 (68->120)
Web oldreg=72 newreg=121
Updating insn 347 (72->121)
Web oldreg=63 newreg=122
Updating insn 347 (63->122)
Web oldreg=60 newreg=123
Updating insn 351 (60->123)
Web oldreg=59 newreg=124
Updating insn 362 (59->124)
Web oldreg=69 newreg=125
Updating insn 363 (69->125)
Updating insn 364 (59->124)
Web oldreg=71 newreg=126
Updating insn 365 (71->126)
Web oldreg=70 newreg=127
Updating insn 366 (70->127)
Web oldreg=68 newreg=128
Updating insn 366 (68->128)
Web oldreg=72 newreg=129
Updating insn 367 (72->129)
Web oldreg=63 newreg=130
Updating insn 367 (63->130)
Web oldreg=60 newreg=131
Updating insn 371 (60->131)
Web oldreg=59 newreg=132
Updating insn 382 (59->132)
Web oldreg=69 newreg=133
Updating insn 383 (69->133)
Updating insn 384 (59->132)
Web oldreg=71 newreg=134
Updating insn 385 (71->134)
Web oldreg=70 newreg=135
Updating insn 386 (70->135)
Web oldreg=68 newreg=136
Updating insn 386 (68->136)
Web oldreg=72 newreg=137
Updating insn 387 (72->137)
Web oldreg=63 newreg=138
Updating insn 387 (63->138)
Web oldreg=60 newreg=139
Updating insn 391 (60->139)
Web oldreg=59 newreg=140
Updating insn 402 (59->140)
Web oldreg=69 newreg=141
Updating insn 403 (69->141)
Updating insn 404 (59->140)
Web oldreg=71 newreg=142
Updating insn 405 (71->142)
Web oldreg=70 newreg=143
Updating insn 406 (70->143)
Web oldreg=68 newreg=144
Updating insn 406 (68->144)
Web oldreg=72 newreg=145
Updating insn 407 (72->145)
Web oldreg=63 newreg=146
Updating insn 407 (63->146)
Updating insn 411 (60->83)
Updating insn 53 (63->90)
Updating insn 107 (59->84)
Web oldreg=69 newreg=147
Updating insn 108 (69->147)
Updating insn 109 (59->84)
Web oldreg=71 newreg=148
Updating insn 110 (71->148)
Web oldreg=70 newreg=149
Updating insn 111 (70->149)
Web oldreg=68 newreg=150
Updating insn 111 (68->150)
Web oldreg=72 newreg=151
Updating insn 112 (72->151)
Updating insn 112 (63->90)
Updating insn 114 (60->83)
Updating insn 115 (59->84)
Updating insn 116 (60->83)
Updating insn 132 (59->84)
Web oldreg=69 newreg=152
Updating insn 133 (69->152)
Updating insn 134 (59->84)
Web oldreg=71 newreg=153
Updating insn 135 (71->153)
Web oldreg=70 newreg=154
Updating insn 136 (70->154)
Web oldreg=68 newreg=155
Updating insn 136 (68->155)
Web oldreg=72 newreg=156
Updating insn 137 (72->156)
Updating insn 137 (63->90)
Updating insn 139 (60->83)
Updating insn 140 (59->84)
Updating insn 141 (60->83)
Updating insn 157 (59->84)
Web oldreg=69 newreg=157
Updating insn 158 (69->157)
Updating insn 159 (59->84)
Web oldreg=71 newreg=158
Updating insn 160 (71->158)
Web oldreg=70 newreg=159
Updating insn 161 (70->159)
Web oldreg=68 newreg=160
Updating insn 161 (68->160)
Web oldreg=72 newreg=161
Updating insn 162 (72->161)
Updating insn 162 (63->90)
Updating insn 164 (60->83)
Updating insn 165 (59->84)
Updating insn 166 (60->83)
Updating insn 182 (59->84)
Web oldreg=69 newreg=162
Updating insn 183 (69->162)
Updating insn 184 (59->84)
Web oldreg=71 newreg=163
Updating insn 185 (71->163)
Web oldreg=70 newreg=164
Updating insn 186 (70->164)
Web oldreg=68 newreg=165
Updating insn 186 (68->165)
Web oldreg=72 newreg=166
Updating insn 187 (72->166)
Updating insn 187 (63->90)
Updating insn 189 (60->83)
Updating insn 190 (59->84)
Updating insn 191 (60->83)
Updating insn 207 (59->84)
Web oldreg=69 newreg=167
Updating insn 208 (69->167)
Updating insn 209 (59->84)
Web oldreg=71 newreg=168
Updating insn 210 (71->168)
Web oldreg=70 newreg=169
Updating insn 211 (70->169)
Web oldreg=68 newreg=170
Updating insn 211 (68->170)
Web oldreg=72 newreg=171
Updating insn 212 (72->171)
Updating insn 212 (63->90)
Updating insn 214 (60->83)
Updating insn 215 (59->84)
Updating insn 216 (60->83)
Updating insn 232 (59->84)
Web oldreg=69 newreg=172
Updating insn 233 (69->172)
Updating insn 234 (59->84)
Web oldreg=71 newreg=173
Updating insn 235 (71->173)
Web oldreg=70 newreg=174
Updating insn 236 (70->174)
Web oldreg=68 newreg=175
Updating insn 236 (68->175)
Web oldreg=72 newreg=176
Updating insn 237 (72->176)
Updating insn 237 (63->90)
Updating insn 239 (60->83)
Updating insn 240 (59->84)
Updating insn 241 (60->83)
Updating insn 257 (59->84)
Web oldreg=69 newreg=177
Updating insn 258 (69->177)
Updating insn 259 (59->84)
Web oldreg=71 newreg=178
Updating insn 260 (71->178)
Web oldreg=70 newreg=179
Updating insn 261 (70->179)
Web oldreg=68 newreg=180
Updating insn 261 (68->180)
Web oldreg=72 newreg=181
Updating insn 262 (72->181)
Updating insn 262 (63->90)
Updating insn 264 (60->83)
Updating insn 265 (59->84)
Updating insn 266 (60->83)
Updating insn 25 (63->90)
Updating insn 91 (63->90)
Updating insn 93 (60->83)
Updating insn 94 (59->84)
Updating insn 38 (69->85)
Updating insn 39 (68->88)
Updating insn 40 (71->86)
Updating insn 41 (70->87)
Updating insn 42 (72->89)
Updating insn 43 (63->98)
Updating insn 45 (60->91)
Updating insn 46 (59->92)
Updating insn 282 (69->93)
Updating insn 283 (68->96)
Updating insn 284 (71->94)
Updating insn 285 (70->95)
Updating insn 286 (72->97)
Updating insn 287 (63->106)
Updating insn 289 (60->99)
Updating insn 290 (59->100)
Updating insn 302 (69->101)
Updating insn 303 (68->104)
Updating insn 304 (71->102)
Updating insn 305 (70->103)
Updating insn 306 (72->105)
Updating insn 307 (63->114)
Updating insn 309 (60->107)
Updating insn 310 (59->108)
Updating insn 322 (69->109)
Updating insn 323 (68->112)
Updating insn 324 (71->110)
Updating insn 325 (70->111)
Updating insn 326 (72->113)
Updating insn 327 (63->122)
Updating insn 329 (60->115)
Updating insn 330 (59->116)
Updating insn 342 (69->117)
Updating insn 343 (68->120)
Updating insn 344 (71->118)
Updating insn 345 (70->119)
Updating insn 346 (72->121)
Updating insn 347 (63->130)
Updating insn 349 (60->123)
Updating insn 350 (59->124)
Updating insn 362 (69->125)
Updating insn 363 (68->128)
Updating insn 364 (71->126)
Updating insn 365 (70->127)
Updating insn 366 (72->129)
Updating insn 367 (63->138)
Updating insn 369 (60->131)
Updating insn 370 (59->132)
Updating insn 382 (69->133)
Updating insn 383 (68->136)
Updating insn 384 (71->134)
Updating insn 385 (70->135)
Updating insn 386 (72->137)
Updating insn 387 (63->146)
Updating insn 389 (60->139)
Updating insn 390 (59->140)
Updating insn 402 (69->141)
Updating insn 403 (68->144)
Updating insn 404 (71->142)
Updating insn 405 (70->143)
Updating insn 406 (72->145)
Updating insn 407 (63->90)
Updating insn 409 (60->83)
Updating insn 410 (59->84)
Updating insn 107 (69->147)
Updating insn 108 (68->150)
Updating insn 109 (71->148)
Updating insn 110 (70->149)
Updating insn 111 (72->151)
Updating insn 112 (63->90)
Updating insn 114 (60->83)
Updating insn 115 (59->84)
Updating insn 132 (69->152)
Updating insn 133 (68->155)
Updating insn 134 (71->153)
Updating insn 135 (70->154)
Updating insn 136 (72->156)
Updating insn 137 (63->90)
Updating insn 139 (60->83)
Updating insn 140 (59->84)
Updating insn 157 (69->157)
Updating insn 158 (68->160)
Updating insn 159 (71->158)
Updating insn 160 (70->159)
Updating insn 161 (72->161)
Updating insn 162 (63->90)
Updating insn 164 (60->83)
Updating insn 165 (59->84)
Updating insn 182 (69->162)
Updating insn 183 (68->165)
Updating insn 184 (71->163)
Updating insn 185 (70->164)
Updating insn 186 (72->166)
Updating insn 187 (63->90)
Updating insn 189 (60->83)
Updating insn 190 (59->84)
Updating insn 207 (69->167)
Updating insn 208 (68->170)
Updating insn 209 (71->168)
Updating insn 210 (70->169)
Updating insn 211 (72->171)
Updating insn 212 (63->90)
Updating insn 214 (60->83)
Updating insn 215 (59->84)
Updating insn 232 (69->172)
Updating insn 233 (68->175)
Updating insn 234 (71->173)
Updating insn 235 (70->174)
Updating insn 236 (72->176)
Updating insn 237 (63->90)
Updating insn 239 (60->83)
Updating insn 240 (59->84)
Updating insn 257 (69->177)
Updating insn 258 (68->180)
Updating insn 259 (71->178)
Updating insn 260 (70->179)
Updating insn 261 (72->181)
Updating insn 262 (63->90)
Updating insn 264 (60->83)
Updating insn 265 (59->84)


try_optimize_cfg iteration 1

Forwarding edge 18->19 to 18 failed.
(note 1 0 8 ("./StatUtilities.cc") 49)

;; Start of basic block 0, registers live: (nil)
(note 8 1 3 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn 3 8 4 0 ./StatUtilities.cc:49 (set (reg/v/f:DI 65 [ x ])
        (reg:DI 5 di [ x ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 4 3 5 0 ./StatUtilities.cc:49 (set (reg/v/f:DI 66 [ y ])
        (reg:DI 4 si [ y ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 5 4 6 0 ./StatUtilities.cc:49 (set (reg/v:SI 67 [ n ])
        (reg:SI 1 dx [ n ])) 40 {*movsi_1} (nil)
    (nil))

(note 6 5 10 0 NOTE_INSN_FUNCTION_BEG)

(note 10 6 11 0 ("./StatUtilities.cc") 53)

(insn 11 10 12 0 ./StatUtilities.cc:53 (set (reg:SI 4 si [ n ])
        (reg/v:SI 67 [ n ])) 40 {*movsi_1} (nil)
    (nil))

(insn 12 11 13 0 ./StatUtilities.cc:53 (set (reg:DI 5 di [ x ])
        (reg/v/f:DI 65 [ x ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn 13 12 14 0 ./StatUtilities.cc:53 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("_Z6medianPdi") [flags 0x41] <function_decl 0x2b096e01c200 median>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(insn 14 13 15 0 ./StatUtilities.cc:53 (set (reg/v:DF 62 [ mx ])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (nil)
    (nil))

(note 15 14 16 0 ("./StatUtilities.cc") 54)

(insn 16 15 17 0 ./StatUtilities.cc:54 (set (reg:SI 4 si [ n ])
        (reg/v:SI 67 [ n ])) 40 {*movsi_1} (nil)
    (nil))

(insn 17 16 18 0 ./StatUtilities.cc:54 (set (reg:DI 5 di [ y ])
        (reg/v/f:DI 66 [ y ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn 18 17 19 0 ./StatUtilities.cc:54 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("_Z6medianPdi") [flags 0x41] <function_decl 0x2b096e01c200 median>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ y ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(insn 19 18 20 0 ./StatUtilities.cc:54 (set (reg/v:DF 61 [ my ])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (nil)
    (nil))

(note 20 19 21 0 ("./StatUtilities.cc") 56)

(insn 21 20 22 0 ./StatUtilities.cc:56 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 67 [ n ])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn 22 21 24 0 ./StatUtilities.cc:56 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
        (nil)))
;; End of basic block 0, registers live:
 (nil)

;; Start of basic block 1, registers live: (nil)
(note 24 22 25 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 70 1 ./StatUtilities.cc:56 (set (reg/v:DF 90 [ z ])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUAL (const_double:DF 0.0 [0x0.0p+0])
        (nil)))
;; End of basic block 1, registers live:
 (nil)

(note 70 25 71 NOTE_INSN_LOOP_BEG)

(note 71 70 49 NOTE_INSN_LOOP_END)

;; Start of basic block 2, registers live: (nil)
(code_label 49 71 50 2 94 "" [3 uses])

(note 50 49 51 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 2 ./StatUtilities.cc:56 (parallel [
            (set (reg:SI 74)
                (plus:SI (reg/v:SI 67 [ n ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 52 51 53 2 ./StatUtilities.cc:56 (set (reg:DF 75)
        (float:DF (reg:SI 74))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 53 52 57 2 ./StatUtilities.cc:56 (set (reg:DF 73)
        (div:DF (reg/v:DF 90 [ z ])
            (reg:DF 75))) 619 {*fop_df_1_sse} (nil)
    (nil))

(note 57 53 58 2 NOTE_INSN_FUNCTION_END)

(note 58 57 60 2 ("./StatUtilities.cc") 60)

(insn 60 58 66 2 ./StatUtilities.cc:60 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg:DF 73)) 94 {*movdf_integer} (nil)
    (nil))

(insn 66 60 28 2 ./StatUtilities.cc:60 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (nil)
    (nil))
;; End of basic block 2, registers live:
 (nil)

;; Start of basic block 3, registers live: (nil)
(code_label 28 66 29 3 92 "" [1 uses])

(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 3 ./StatUtilities.cc:56 (set (reg/v:DF 63 [ z ])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC4") [flags 0x2]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUAL (const_double:DF 0.0 [0x0.0p+0])
        (nil)))

(insn 31 30 32 3 ./StatUtilities.cc:56 (set (reg/v:SI 60 [ i ])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn 32 31 79 3 ./StatUtilities.cc:56 (set (reg:DI 59 [ ivtmp.283 ])
        (const_int 0 [0x0])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 79 32 80 3 (set (reg:SI 79)
        (not:SI (reg/v:SI 60 [ i ]))) -1 (nil)
    (nil))

(insn 80 79 81 3 (parallel [
            (set (reg:SI 78)
                (plus:SI (reg:SI 79)
                    (reg/v:SI 67 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 81 80 84 3 (parallel [
            (set (reg:SI 80)
                (and:SI (reg:SI 78)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(note 84 81 85 3 ("./StatUtilities.cc") 49)

(note 85 84 86 3 ("./StatUtilities.cc") 57)

(insn 86 85 87 3 ./StatUtilities.cc:57 (set (reg:DF 69)
        (mem:DF (plus:DI (mult:DI (reg:DI 59 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 87 86 88 3 ./StatUtilities.cc:57 (set (reg:DF 68)
        (minus:DF (reg:DF 69)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 88 87 89 3 ./StatUtilities.cc:57 (set (reg:DF 71)
        (mem:DF (plus:DI (mult:DI (reg:DI 59 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 89 88 90 3 ./StatUtilities.cc:57 (set (reg:DF 70)
        (minus:DF (reg:DF 71)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 90 89 91 3 ./StatUtilities.cc:57 (set (reg:DF 72)
        (mult:DF (reg:DF 68)
            (reg:DF 70))) -1 (nil)
    (nil))

(insn 91 90 92 3 ./StatUtilities.cc:57 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 63 [ z ])
            (reg:DF 72))) -1 (nil)
    (nil))

(note 92 91 93 3 ("./StatUtilities.cc") 56)

(insn 93 92 94 3 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 60 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 94 93 95 3 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 84 [ ivtmp.283 ])
                (plus:DI (reg:DI 59 [ ivtmp.283 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 95 94 96 3 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(jump_insn 96 95 278 3 ./StatUtilities.cc:56 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil)))
;; End of basic block 3, registers live:
 (nil)

;; Start of basic block 4, registers live: (nil)
(note 278 96 276 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 276 278 277 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 0 [0x0]))) -1 (nil)
    (nil))

(jump_insn 277 276 253 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
        (nil)))
;; End of basic block 4, registers live:
 (nil)

;; Start of basic block 5, registers live: (nil)
(note 253 277 251 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 251 253 252 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 1 [0x1]))) -1 (nil)
    (nil))

(jump_insn 252 251 228 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 451)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1428 [0x594])
        (nil)))
;; End of basic block 5, registers live:
 (nil)

;; Start of basic block 6, registers live: (nil)
(note 228 252 226 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 226 228 227 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 2 [0x2]))) -1 (nil)
    (nil))

(jump_insn 227 226 203 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 452)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1666 [0x682])
        (nil)))
;; End of basic block 6, registers live:
 (nil)

;; Start of basic block 7, registers live: (nil)
(note 203 227 201 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 201 203 202 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 3 [0x3]))) -1 (nil)
    (nil))

(jump_insn 202 201 178 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 453)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
        (nil)))
;; End of basic block 7, registers live:
 (nil)

;; Start of basic block 8, registers live: (nil)
(note 178 202 176 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 176 178 177 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 4 [0x4]))) -1 (nil)
    (nil))

(jump_insn 177 176 153 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 454)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
        (nil)))
;; End of basic block 8, registers live:
 (nil)

;; Start of basic block 9, registers live: (nil)
(note 153 177 151 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 151 153 152 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 5 [0x5]))) -1 (nil)
    (nil))

(jump_insn 152 151 128 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 455)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil)))
;; End of basic block 9, registers live:
 (nil)

;; Start of basic block 10, registers live: (nil)
(note 128 152 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 126 128 127 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 6 [0x6]))) -1 (nil)
    (nil))

(jump_insn 127 126 118 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 456)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10, registers live:
 (nil)

;; Start of basic block 11, registers live: (nil)
(note 118 127 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 105 118 106 11 ("./StatUtilities.cc") 49)

(note 106 105 107 11 ("./StatUtilities.cc") 57)

(insn 107 106 108 11 ./StatUtilities.cc:57 (set (reg:DF 147)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 108 107 109 11 ./StatUtilities.cc:57 (set (reg:DF 150)
        (minus:DF (reg:DF 147)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 109 108 110 11 ./StatUtilities.cc:57 (set (reg:DF 148)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 110 109 111 11 ./StatUtilities.cc:57 (set (reg:DF 149)
        (minus:DF (reg:DF 148)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 111 110 112 11 ./StatUtilities.cc:57 (set (reg:DF 151)
        (mult:DF (reg:DF 150)
            (reg:DF 149))) -1 (nil)
    (nil))

(insn 112 111 113 11 ./StatUtilities.cc:57 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 151))) -1 (nil)
    (nil))

(note 113 112 114 11 ("./StatUtilities.cc") 56)

(insn 114 113 115 11 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 115 114 116 11 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 84 [ ivtmp.283 ])
                (plus:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 116 115 456 11 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 11, registers live:
 (nil)

;; Start of basic block 12, registers live: (nil)
(code_label 456 116 143 12 128 "" [1 uses])

(note 143 456 130 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 130 143 131 12 ("./StatUtilities.cc") 49)

(note 131 130 132 12 ("./StatUtilities.cc") 57)

(insn 132 131 133 12 ./StatUtilities.cc:57 (set (reg:DF 152)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 133 132 134 12 ./StatUtilities.cc:57 (set (reg:DF 155)
        (minus:DF (reg:DF 152)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 134 133 135 12 ./StatUtilities.cc:57 (set (reg:DF 153)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 135 134 136 12 ./StatUtilities.cc:57 (set (reg:DF 154)
        (minus:DF (reg:DF 153)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 136 135 137 12 ./StatUtilities.cc:57 (set (reg:DF 156)
        (mult:DF (reg:DF 155)
            (reg:DF 154))) -1 (nil)
    (nil))

(insn 137 136 138 12 ./StatUtilities.cc:57 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 156))) -1 (nil)
    (nil))

(note 138 137 139 12 ("./StatUtilities.cc") 56)

(insn 139 138 140 12 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 140 139 141 12 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 84 [ ivtmp.283 ])
                (plus:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 141 140 455 12 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 12, registers live:
 (nil)

;; Start of basic block 13, registers live: (nil)
(code_label 455 141 168 13 127 "" [1 uses])

(note 168 455 155 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 155 168 156 13 ("./StatUtilities.cc") 49)

(note 156 155 157 13 ("./StatUtilities.cc") 57)

(insn 157 156 158 13 ./StatUtilities.cc:57 (set (reg:DF 157)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 158 157 159 13 ./StatUtilities.cc:57 (set (reg:DF 160)
        (minus:DF (reg:DF 157)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 159 158 160 13 ./StatUtilities.cc:57 (set (reg:DF 158)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 160 159 161 13 ./StatUtilities.cc:57 (set (reg:DF 159)
        (minus:DF (reg:DF 158)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 161 160 162 13 ./StatUtilities.cc:57 (set (reg:DF 161)
        (mult:DF (reg:DF 160)
            (reg:DF 159))) -1 (nil)
    (nil))

(insn 162 161 163 13 ./StatUtilities.cc:57 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 161))) -1 (nil)
    (nil))

(note 163 162 164 13 ("./StatUtilities.cc") 56)

(insn 164 163 165 13 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 165 164 166 13 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 84 [ ivtmp.283 ])
                (plus:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 166 165 454 13 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 13, registers live:
 (nil)

;; Start of basic block 14, registers live: (nil)
(code_label 454 166 193 14 126 "" [1 uses])

(note 193 454 180 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 180 193 181 14 ("./StatUtilities.cc") 49)

(note 181 180 182 14 ("./StatUtilities.cc") 57)

(insn 182 181 183 14 ./StatUtilities.cc:57 (set (reg:DF 162)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 183 182 184 14 ./StatUtilities.cc:57 (set (reg:DF 165)
        (minus:DF (reg:DF 162)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 184 183 185 14 ./StatUtilities.cc:57 (set (reg:DF 163)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 185 184 186 14 ./StatUtilities.cc:57 (set (reg:DF 164)
        (minus:DF (reg:DF 163)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 186 185 187 14 ./StatUtilities.cc:57 (set (reg:DF 166)
        (mult:DF (reg:DF 165)
            (reg:DF 164))) -1 (nil)
    (nil))

(insn 187 186 188 14 ./StatUtilities.cc:57 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 166))) -1 (nil)
    (nil))

(note 188 187 189 14 ("./StatUtilities.cc") 56)

(insn 189 188 190 14 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 190 189 191 14 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 84 [ ivtmp.283 ])
                (plus:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 191 190 453 14 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 14, registers live:
 (nil)

;; Start of basic block 15, registers live: (nil)
(code_label 453 191 218 15 125 "" [1 uses])

(note 218 453 205 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 205 218 206 15 ("./StatUtilities.cc") 49)

(note 206 205 207 15 ("./StatUtilities.cc") 57)

(insn 207 206 208 15 ./StatUtilities.cc:57 (set (reg:DF 167)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 208 207 209 15 ./StatUtilities.cc:57 (set (reg:DF 170)
        (minus:DF (reg:DF 167)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 209 208 210 15 ./StatUtilities.cc:57 (set (reg:DF 168)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 210 209 211 15 ./StatUtilities.cc:57 (set (reg:DF 169)
        (minus:DF (reg:DF 168)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 211 210 212 15 ./StatUtilities.cc:57 (set (reg:DF 171)
        (mult:DF (reg:DF 170)
            (reg:DF 169))) -1 (nil)
    (nil))

(insn 212 211 213 15 ./StatUtilities.cc:57 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 171))) -1 (nil)
    (nil))

(note 213 212 214 15 ("./StatUtilities.cc") 56)

(insn 214 213 215 15 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 215 214 216 15 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 84 [ ivtmp.283 ])
                (plus:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 216 215 452 15 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 15, registers live:
 (nil)

;; Start of basic block 16, registers live: (nil)
(code_label 452 216 243 16 124 "" [1 uses])

(note 243 452 230 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 230 243 231 16 ("./StatUtilities.cc") 49)

(note 231 230 232 16 ("./StatUtilities.cc") 57)

(insn 232 231 233 16 ./StatUtilities.cc:57 (set (reg:DF 172)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 233 232 234 16 ./StatUtilities.cc:57 (set (reg:DF 175)
        (minus:DF (reg:DF 172)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 234 233 235 16 ./StatUtilities.cc:57 (set (reg:DF 173)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 235 234 236 16 ./StatUtilities.cc:57 (set (reg:DF 174)
        (minus:DF (reg:DF 173)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 236 235 237 16 ./StatUtilities.cc:57 (set (reg:DF 176)
        (mult:DF (reg:DF 175)
            (reg:DF 174))) -1 (nil)
    (nil))

(insn 237 236 238 16 ./StatUtilities.cc:57 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 176))) -1 (nil)
    (nil))

(note 238 237 239 16 ("./StatUtilities.cc") 56)

(insn 239 238 240 16 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 240 239 241 16 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 84 [ ivtmp.283 ])
                (plus:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 241 240 451 16 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 16, registers live:
 (nil)

;; Start of basic block 17, registers live: (nil)
(code_label 451 241 268 17 123 "" [1 uses])

(note 268 451 255 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 255 268 256 17 ("./StatUtilities.cc") 49)

(note 256 255 257 17 ("./StatUtilities.cc") 57)

(insn 257 256 258 17 ./StatUtilities.cc:57 (set (reg:DF 177)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 258 257 259 17 ./StatUtilities.cc:57 (set (reg:DF 180)
        (minus:DF (reg:DF 177)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 259 258 260 17 ./StatUtilities.cc:57 (set (reg:DF 178)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 260 259 261 17 ./StatUtilities.cc:57 (set (reg:DF 179)
        (minus:DF (reg:DF 178)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 261 260 262 17 ./StatUtilities.cc:57 (set (reg:DF 181)
        (mult:DF (reg:DF 180)
            (reg:DF 179))) -1 (nil)
    (nil))

(insn 262 261 263 17 ./StatUtilities.cc:57 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 181))) -1 (nil)
    (nil))

(note 263 262 264 17 ("./StatUtilities.cc") 56)

(insn 264 263 265 17 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 265 264 266 17 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 84 [ ivtmp.283 ])
                (plus:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 266 265 267 17 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(jump_insn 267 266 33 17 ./StatUtilities.cc:56 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil)))
;; End of basic block 17, registers live:
 (nil)

;; Start of basic block 18, registers live: (nil)
(code_label 33 267 34 18 95 "" [2 uses])

(note 34 33 35 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 35 34 37 18 ("./StatUtilities.cc") 49)

(note 37 35 38 18 ("./StatUtilities.cc") 57)

(insn 38 37 39 18 ./StatUtilities.cc:57 (set (reg:DF 85)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 39 38 40 18 ./StatUtilities.cc:57 (set (reg:DF 88)
        (minus:DF (reg:DF 85)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 40 39 41 18 ./StatUtilities.cc:57 (set (reg:DF 86)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 41 40 42 18 ./StatUtilities.cc:57 (set (reg:DF 87)
        (minus:DF (reg:DF 86)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 42 41 43 18 ./StatUtilities.cc:57 (set (reg:DF 89)
        (mult:DF (reg:DF 88)
            (reg:DF 87))) -1 (nil)
    (nil))

(insn 43 42 44 18 ./StatUtilities.cc:57 (set (reg/v:DF 98 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 89))) -1 (nil)
    (nil))

(note 44 43 419 18 ("./StatUtilities.cc") 56)

(insn 419 44 45 18 ./StatUtilities.cc:56 (parallel [
            (set (reg:SI 82)
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 45 419 420 18 ./StatUtilities.cc:56 (set (reg/v:SI 91 [ i ])
        (reg:SI 82)) 40 {*movsi_1} (nil)
    (nil))

(insn 420 45 46 18 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 81)
                (plus:DI (reg:DI 84 [ ivtmp.283 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 46 420 47 18 ./StatUtilities.cc:56 (set (reg:DI 92 [ ivtmp.283 ])
        (reg:DI 81)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 47 46 280 18 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 91 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 280 47 281 18 ("./StatUtilities.cc") 49)

(note 281 280 282 18 ("./StatUtilities.cc") 57)

(insn 282 281 283 18 ./StatUtilities.cc:57 (set (reg:DF 93)
        (mem:DF (plus:DI (mult:DI (reg:DI 92 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 283 282 284 18 ./StatUtilities.cc:57 (set (reg:DF 96)
        (minus:DF (reg:DF 93)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 284 283 285 18 ./StatUtilities.cc:57 (set (reg:DF 94)
        (mem:DF (plus:DI (mult:DI (reg:DI 92 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 285 284 286 18 ./StatUtilities.cc:57 (set (reg:DF 95)
        (minus:DF (reg:DF 94)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 286 285 287 18 ./StatUtilities.cc:57 (set (reg:DF 97)
        (mult:DF (reg:DF 96)
            (reg:DF 95))) -1 (nil)
    (nil))

(insn 287 286 288 18 ./StatUtilities.cc:57 (set (reg/v:DF 106 [ z ])
        (plus:DF (reg/v:DF 98 [ z ])
            (reg:DF 97))) -1 (nil)
    (nil))

(note 288 287 289 18 ("./StatUtilities.cc") 56)

(insn 289 288 290 18 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 99 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 290 289 291 18 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 100 [ ivtmp.283 ])
                (plus:DI (reg:DI 81)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 291 290 300 18 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 99 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 300 291 301 18 ("./StatUtilities.cc") 49)

(note 301 300 302 18 ("./StatUtilities.cc") 57)

(insn 302 301 303 18 ./StatUtilities.cc:57 (set (reg:DF 101)
        (mem:DF (plus:DI (mult:DI (reg:DI 100 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 303 302 304 18 ./StatUtilities.cc:57 (set (reg:DF 104)
        (minus:DF (reg:DF 101)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 304 303 305 18 ./StatUtilities.cc:57 (set (reg:DF 102)
        (mem:DF (plus:DI (mult:DI (reg:DI 100 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 305 304 306 18 ./StatUtilities.cc:57 (set (reg:DF 103)
        (minus:DF (reg:DF 102)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 306 305 307 18 ./StatUtilities.cc:57 (set (reg:DF 105)
        (mult:DF (reg:DF 104)
            (reg:DF 103))) -1 (nil)
    (nil))

(insn 307 306 308 18 ./StatUtilities.cc:57 (set (reg/v:DF 114 [ z ])
        (plus:DF (reg/v:DF 106 [ z ])
            (reg:DF 105))) -1 (nil)
    (nil))

(note 308 307 309 18 ("./StatUtilities.cc") 56)

(insn 309 308 310 18 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 107 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 310 309 311 18 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 108 [ ivtmp.283 ])
                (plus:DI (reg:DI 81)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 311 310 320 18 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 107 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 320 311 321 18 ("./StatUtilities.cc") 49)

(note 321 320 322 18 ("./StatUtilities.cc") 57)

(insn 322 321 323 18 ./StatUtilities.cc:57 (set (reg:DF 109)
        (mem:DF (plus:DI (mult:DI (reg:DI 108 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 323 322 324 18 ./StatUtilities.cc:57 (set (reg:DF 112)
        (minus:DF (reg:DF 109)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 324 323 325 18 ./StatUtilities.cc:57 (set (reg:DF 110)
        (mem:DF (plus:DI (mult:DI (reg:DI 108 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 325 324 326 18 ./StatUtilities.cc:57 (set (reg:DF 111)
        (minus:DF (reg:DF 110)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 326 325 327 18 ./StatUtilities.cc:57 (set (reg:DF 113)
        (mult:DF (reg:DF 112)
            (reg:DF 111))) -1 (nil)
    (nil))

(insn 327 326 328 18 ./StatUtilities.cc:57 (set (reg/v:DF 122 [ z ])
        (plus:DF (reg/v:DF 114 [ z ])
            (reg:DF 113))) -1 (nil)
    (nil))

(note 328 327 329 18 ("./StatUtilities.cc") 56)

(insn 329 328 330 18 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 115 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 330 329 331 18 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 116 [ ivtmp.283 ])
                (plus:DI (reg:DI 81)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 331 330 340 18 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 115 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 340 331 341 18 ("./StatUtilities.cc") 49)

(note 341 340 342 18 ("./StatUtilities.cc") 57)

(insn 342 341 343 18 ./StatUtilities.cc:57 (set (reg:DF 117)
        (mem:DF (plus:DI (mult:DI (reg:DI 116 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 343 342 344 18 ./StatUtilities.cc:57 (set (reg:DF 120)
        (minus:DF (reg:DF 117)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 344 343 345 18 ./StatUtilities.cc:57 (set (reg:DF 118)
        (mem:DF (plus:DI (mult:DI (reg:DI 116 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 345 344 346 18 ./StatUtilities.cc:57 (set (reg:DF 119)
        (minus:DF (reg:DF 118)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 346 345 347 18 ./StatUtilities.cc:57 (set (reg:DF 121)
        (mult:DF (reg:DF 120)
            (reg:DF 119))) -1 (nil)
    (nil))

(insn 347 346 348 18 ./StatUtilities.cc:57 (set (reg/v:DF 130 [ z ])
        (plus:DF (reg/v:DF 122 [ z ])
            (reg:DF 121))) -1 (nil)
    (nil))

(note 348 347 349 18 ("./StatUtilities.cc") 56)

(insn 349 348 350 18 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 123 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 350 349 351 18 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 124 [ ivtmp.283 ])
                (plus:DI (reg:DI 81)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 351 350 360 18 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 123 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 360 351 361 18 ("./StatUtilities.cc") 49)

(note 361 360 362 18 ("./StatUtilities.cc") 57)

(insn 362 361 363 18 ./StatUtilities.cc:57 (set (reg:DF 125)
        (mem:DF (plus:DI (mult:DI (reg:DI 124 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 363 362 364 18 ./StatUtilities.cc:57 (set (reg:DF 128)
        (minus:DF (reg:DF 125)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 364 363 365 18 ./StatUtilities.cc:57 (set (reg:DF 126)
        (mem:DF (plus:DI (mult:DI (reg:DI 124 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 365 364 366 18 ./StatUtilities.cc:57 (set (reg:DF 127)
        (minus:DF (reg:DF 126)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 366 365 367 18 ./StatUtilities.cc:57 (set (reg:DF 129)
        (mult:DF (reg:DF 128)
            (reg:DF 127))) -1 (nil)
    (nil))

(insn 367 366 368 18 ./StatUtilities.cc:57 (set (reg/v:DF 138 [ z ])
        (plus:DF (reg/v:DF 130 [ z ])
            (reg:DF 129))) -1 (nil)
    (nil))

(note 368 367 369 18 ("./StatUtilities.cc") 56)

(insn 369 368 370 18 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 131 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 370 369 371 18 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 132 [ ivtmp.283 ])
                (plus:DI (reg:DI 81)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 371 370 380 18 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 131 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 380 371 381 18 ("./StatUtilities.cc") 49)

(note 381 380 382 18 ("./StatUtilities.cc") 57)

(insn 382 381 383 18 ./StatUtilities.cc:57 (set (reg:DF 133)
        (mem:DF (plus:DI (mult:DI (reg:DI 132 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 383 382 384 18 ./StatUtilities.cc:57 (set (reg:DF 136)
        (minus:DF (reg:DF 133)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 384 383 385 18 ./StatUtilities.cc:57 (set (reg:DF 134)
        (mem:DF (plus:DI (mult:DI (reg:DI 132 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 385 384 386 18 ./StatUtilities.cc:57 (set (reg:DF 135)
        (minus:DF (reg:DF 134)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 386 385 387 18 ./StatUtilities.cc:57 (set (reg:DF 137)
        (mult:DF (reg:DF 136)
            (reg:DF 135))) -1 (nil)
    (nil))

(insn 387 386 388 18 ./StatUtilities.cc:57 (set (reg/v:DF 146 [ z ])
        (plus:DF (reg/v:DF 138 [ z ])
            (reg:DF 137))) -1 (nil)
    (nil))

(note 388 387 389 18 ("./StatUtilities.cc") 56)

(insn 389 388 390 18 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 139 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 390 389 391 18 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 140 [ ivtmp.283 ])
                (plus:DI (reg:DI 81)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 391 390 400 18 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 139 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 400 391 401 18 ("./StatUtilities.cc") 49)

(note 401 400 402 18 ("./StatUtilities.cc") 57)

(insn 402 401 403 18 ./StatUtilities.cc:57 (set (reg:DF 141)
        (mem:DF (plus:DI (mult:DI (reg:DI 140 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 403 402 404 18 ./StatUtilities.cc:57 (set (reg:DF 144)
        (minus:DF (reg:DF 141)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 404 403 405 18 ./StatUtilities.cc:57 (set (reg:DF 142)
        (mem:DF (plus:DI (mult:DI (reg:DI 140 [ ivtmp.283 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 405 404 406 18 ./StatUtilities.cc:57 (set (reg:DF 143)
        (minus:DF (reg:DF 142)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 406 405 407 18 ./StatUtilities.cc:57 (set (reg:DF 145)
        (mult:DF (reg:DF 144)
            (reg:DF 143))) -1 (nil)
    (nil))

(insn 407 406 408 18 ./StatUtilities.cc:57 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 146 [ z ])
            (reg:DF 145))) -1 (nil)
    (nil))

(note 408 407 409 18 ("./StatUtilities.cc") 56)

(insn 409 408 410 18 ./StatUtilities.cc:56 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 410 409 411 18 ./StatUtilities.cc:56 (parallel [
            (set (reg:DI 84 [ ivtmp.283 ])
                (plus:DI (reg:DI 81)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 411 410 412 18 ./StatUtilities.cc:56 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(jump_insn 412 411 417 18 ./StatUtilities.cc:56 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil)))
;; End of basic block 18, registers live:
 (nil)

;; Start of basic block 19, registers live: (nil)
(note 417 412 449 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(jump_insn 449 417 450 19 (set (pc)
        (label_ref 33)) -1 (nil)
    (nil))
;; End of basic block 19, registers live:
 (nil)

(barrier 450 449 0)


;; Function double cov(double*, double*, int) (_Z3covPdS_i)


Dataflow summary:
n_regs = 83, n_defs = 145, n_uses = 279, n_bbs = 53
Use-def chains:
d0 bb 0 luid 1 insn 3 reg 65 { }
d1 bb 0 luid 2 insn 4 reg 66 { }
d2 bb 0 luid 3 insn 5 reg 67 { }
d3 bb 0 luid 7 insn 14 reg 62 { }
d4 bb 0 luid 11 insn 19 reg 61 { }
d5 bb 1 luid 1 insn 25 reg 63 { }
d6 bb 2 luid 1 insn 30 reg 63 { }
d7 bb 2 luid 2 insn 31 reg 60 { }
d8 bb 2 luid 3 insn 32 reg 59 { }
d9 bb 2 luid 4 insn 79 reg 79 { }
d10 bb 2 luid 5 insn 80 reg 78 { }
d11 bb 2 luid 6 insn 81 reg 80 { }
d12 bb 2 luid 7 insn 86 reg 69 { }
d13 bb 2 luid 8 insn 87 reg 68 { }
d14 bb 2 luid 9 insn 88 reg 71 { }
d15 bb 2 luid 10 insn 89 reg 70 { }
d16 bb 2 luid 11 insn 90 reg 72 { }
d17 bb 2 luid 12 insn 91 reg 63 { }
d18 bb 2 luid 13 insn 93 reg 60 { }
d19 bb 2 luid 14 insn 94 reg 59 { }
d20 bb 4 luid 1 insn 38 reg 69 { }
d21 bb 4 luid 2 insn 39 reg 68 { }
d22 bb 4 luid 3 insn 40 reg 71 { }
d23 bb 4 luid 4 insn 41 reg 70 { }
d24 bb 4 luid 5 insn 42 reg 72 { }
d25 bb 4 luid 6 insn 43 reg 63 { }
d26 bb 4 luid 7 insn 419 reg 82 { }
d27 bb 4 luid 8 insn 45 reg 60 { }
d28 bb 4 luid 9 insn 420 reg 81 { }
d29 bb 4 luid 10 insn 46 reg 59 { }
d30 bb 4 luid 12 insn 282 reg 69 { }
d31 bb 4 luid 13 insn 283 reg 68 { }
d32 bb 4 luid 14 insn 284 reg 71 { }
d33 bb 4 luid 15 insn 285 reg 70 { }
d34 bb 4 luid 16 insn 286 reg 72 { }
d35 bb 4 luid 17 insn 287 reg 63 { }
d36 bb 4 luid 18 insn 289 reg 60 { }
d37 bb 4 luid 19 insn 290 reg 59 { }
d38 bb 4 luid 21 insn 302 reg 69 { }
d39 bb 4 luid 22 insn 303 reg 68 { }
d40 bb 4 luid 23 insn 304 reg 71 { }
d41 bb 4 luid 24 insn 305 reg 70 { }
d42 bb 4 luid 25 insn 306 reg 72 { }
d43 bb 4 luid 26 insn 307 reg 63 { }
d44 bb 4 luid 27 insn 309 reg 60 { }
d45 bb 4 luid 28 insn 310 reg 59 { }
d46 bb 4 luid 30 insn 322 reg 69 { }
d47 bb 4 luid 31 insn 323 reg 68 { }
d48 bb 4 luid 32 insn 324 reg 71 { }
d49 bb 4 luid 33 insn 325 reg 70 { }
d50 bb 4 luid 34 insn 326 reg 72 { }
d51 bb 4 luid 35 insn 327 reg 63 { }
d52 bb 4 luid 36 insn 329 reg 60 { }
d53 bb 4 luid 37 insn 330 reg 59 { }
d54 bb 4 luid 39 insn 342 reg 69 { }
d55 bb 4 luid 40 insn 343 reg 68 { }
d56 bb 4 luid 41 insn 344 reg 71 { }
d57 bb 4 luid 42 insn 345 reg 70 { }
d58 bb 4 luid 43 insn 346 reg 72 { }
d59 bb 4 luid 44 insn 347 reg 63 { }
d60 bb 4 luid 45 insn 349 reg 60 { }
d61 bb 4 luid 46 insn 350 reg 59 { }
d62 bb 4 luid 48 insn 362 reg 69 { }
d63 bb 4 luid 49 insn 363 reg 68 { }
d64 bb 4 luid 50 insn 364 reg 71 { }
d65 bb 4 luid 51 insn 365 reg 70 { }
d66 bb 4 luid 52 insn 366 reg 72 { }
d67 bb 4 luid 53 insn 367 reg 63 { }
d68 bb 4 luid 54 insn 369 reg 60 { }
d69 bb 4 luid 55 insn 370 reg 59 { }
d70 bb 4 luid 57 insn 382 reg 69 { }
d71 bb 4 luid 58 insn 383 reg 68 { }
d72 bb 4 luid 59 insn 384 reg 71 { }
d73 bb 4 luid 60 insn 385 reg 70 { }
d74 bb 4 luid 61 insn 386 reg 72 { }
d75 bb 4 luid 62 insn 387 reg 63 { }
d76 bb 4 luid 63 insn 389 reg 60 { }
d77 bb 4 luid 64 insn 390 reg 59 { }
d78 bb 4 luid 66 insn 402 reg 69 { }
d79 bb 4 luid 67 insn 403 reg 68 { }
d80 bb 4 luid 68 insn 404 reg 71 { }
d81 bb 4 luid 69 insn 405 reg 70 { }
d82 bb 4 luid 70 insn 406 reg 72 { }
d83 bb 4 luid 71 insn 407 reg 63 { }
d84 bb 4 luid 72 insn 409 reg 60 { }
d85 bb 4 luid 73 insn 410 reg 59 { }
d86 bb 7 luid 1 insn 51 reg 74 { }
d87 bb 7 luid 2 insn 52 reg 75 { }
d88 bb 7 luid 3 insn 53 reg 73 { }
d89 bb 18 luid 1 insn 107 reg 69 { }
d90 bb 18 luid 2 insn 108 reg 68 { }
d91 bb 18 luid 3 insn 109 reg 71 { }
d92 bb 18 luid 4 insn 110 reg 70 { }
d93 bb 18 luid 5 insn 111 reg 72 { }
d94 bb 18 luid 6 insn 112 reg 63 { }
d95 bb 18 luid 7 insn 114 reg 60 { }
d96 bb 18 luid 8 insn 115 reg 59 { }
d97 bb 21 luid 1 insn 132 reg 69 { }
d98 bb 21 luid 2 insn 133 reg 68 { }
d99 bb 21 luid 3 insn 134 reg 71 { }
d100 bb 21 luid 4 insn 135 reg 70 { }
d101 bb 21 luid 5 insn 136 reg 72 { }
d102 bb 21 luid 6 insn 137 reg 63 { }
d103 bb 21 luid 7 insn 139 reg 60 { }
d104 bb 21 luid 8 insn 140 reg 59 { }
d105 bb 24 luid 1 insn 157 reg 69 { }
d106 bb 24 luid 2 insn 158 reg 68 { }
d107 bb 24 luid 3 insn 159 reg 71 { }
d108 bb 24 luid 4 insn 160 reg 70 { }
d109 bb 24 luid 5 insn 161 reg 72 { }
d110 bb 24 luid 6 insn 162 reg 63 { }
d111 bb 24 luid 7 insn 164 reg 60 { }
d112 bb 24 luid 8 insn 165 reg 59 { }
d113 bb 27 luid 1 insn 182 reg 69 { }
d114 bb 27 luid 2 insn 183 reg 68 { }
d115 bb 27 luid 3 insn 184 reg 71 { }
d116 bb 27 luid 4 insn 185 reg 70 { }
d117 bb 27 luid 5 insn 186 reg 72 { }
d118 bb 27 luid 6 insn 187 reg 63 { }
d119 bb 27 luid 7 insn 189 reg 60 { }
d120 bb 27 luid 8 insn 190 reg 59 { }
d121 bb 30 luid 1 insn 207 reg 69 { }
d122 bb 30 luid 2 insn 208 reg 68 { }
d123 bb 30 luid 3 insn 209 reg 71 { }
d124 bb 30 luid 4 insn 210 reg 70 { }
d125 bb 30 luid 5 insn 211 reg 72 { }
d126 bb 30 luid 6 insn 212 reg 63 { }
d127 bb 30 luid 7 insn 214 reg 60 { }
d128 bb 30 luid 8 insn 215 reg 59 { }
d129 bb 33 luid 1 insn 232 reg 69 { }
d130 bb 33 luid 2 insn 233 reg 68 { }
d131 bb 33 luid 3 insn 234 reg 71 { }
d132 bb 33 luid 4 insn 235 reg 70 { }
d133 bb 33 luid 5 insn 236 reg 72 { }
d134 bb 33 luid 6 insn 237 reg 63 { }
d135 bb 33 luid 7 insn 239 reg 60 { }
d136 bb 33 luid 8 insn 240 reg 59 { }
d137 bb 36 luid 1 insn 257 reg 69 { }
d138 bb 36 luid 2 insn 258 reg 68 { }
d139 bb 36 luid 3 insn 259 reg 71 { }
d140 bb 36 luid 4 insn 260 reg 70 { }
d141 bb 36 luid 5 insn 261 reg 72 { }
d142 bb 36 luid 6 insn 262 reg 63 { }
d143 bb 36 luid 7 insn 264 reg 60 { }
d144 bb 36 luid 8 insn 265 reg 59 { }
Def-use chains:
u0 bb 0 luid 4 insn 11 reg 67 { d2 }
u1 bb 0 luid 5 insn 12 reg 65 { d0 }
u2 bb 0 luid 8 insn 16 reg 67 { d2 }
u3 bb 0 luid 9 insn 17 reg 66 { d1 }
u4 bb 0 luid 12 insn 21 reg 67 { d2 }
u5 bb 2 luid 4 insn 79 reg 60 { d7 }
u6 bb 2 luid 5 insn 80 reg 67 { d2 }
u7 bb 2 luid 5 insn 80 reg 79 { d9 }
u8 bb 2 luid 6 insn 81 reg 78 { d10 }
u9 bb 2 luid 7 insn 86 reg 65 { d0 }
u10 bb 2 luid 7 insn 86 reg 59 { d8 }
u11 bb 2 luid 8 insn 87 reg 62 { d3 }
u12 bb 2 luid 8 insn 87 reg 69 { d12 }
u13 bb 2 luid 9 insn 88 reg 66 { d1 }
u14 bb 2 luid 9 insn 88 reg 59 { d8 }
u15 bb 2 luid 10 insn 89 reg 61 { d4 }
u16 bb 2 luid 10 insn 89 reg 71 { d14 }
u17 bb 2 luid 11 insn 90 reg 70 { d15 }
u18 bb 2 luid 11 insn 90 reg 68 { d13 }
u19 bb 2 luid 12 insn 91 reg 72 { d16 }
u20 bb 2 luid 12 insn 91 reg 63 { d6 }
u21 bb 2 luid 13 insn 93 reg 60 { d7 }
u22 bb 2 luid 14 insn 94 reg 59 { d8 }
u23 bb 2 luid 15 insn 95 reg 67 { d2 }
u24 bb 2 luid 15 insn 95 reg 60 { d18 }
u25 bb 4 luid 1 insn 38 reg 65 { d0 }
u26 bb 4 luid 1 insn 38 reg 59 { d19 d85 d144 }
u27 bb 4 luid 2 insn 39 reg 62 { d3 }
u28 bb 4 luid 2 insn 39 reg 69 { d20 }
u29 bb 4 luid 3 insn 40 reg 66 { d1 }
u30 bb 4 luid 3 insn 40 reg 59 { d19 d85 d144 }
u31 bb 4 luid 4 insn 41 reg 61 { d4 }
u32 bb 4 luid 4 insn 41 reg 71 { d22 }
u33 bb 4 luid 5 insn 42 reg 70 { d23 }
u34 bb 4 luid 5 insn 42 reg 68 { d21 }
u35 bb 4 luid 6 insn 43 reg 72 { d24 }
u36 bb 4 luid 6 insn 43 reg 63 { d17 d83 d142 }
u37 bb 4 luid 7 insn 419 reg 60 { d18 d84 d143 }
u38 bb 4 luid 8 insn 45 reg 82 { d26 }
u39 bb 4 luid 9 insn 420 reg 59 { d19 d85 d144 }
u40 bb 4 luid 10 insn 46 reg 81 { d28 }
u41 bb 4 luid 11 insn 47 reg 67 { d2 }
u42 bb 4 luid 11 insn 47 reg 60 { d27 }
u43 bb 4 luid 12 insn 282 reg 65 { d0 }
u44 bb 4 luid 12 insn 282 reg 59 { d29 }
u45 bb 4 luid 13 insn 283 reg 62 { d3 }
u46 bb 4 luid 13 insn 283 reg 69 { d30 }
u47 bb 4 luid 14 insn 284 reg 66 { d1 }
u48 bb 4 luid 14 insn 284 reg 59 { d29 }
u49 bb 4 luid 15 insn 285 reg 61 { d4 }
u50 bb 4 luid 15 insn 285 reg 71 { d32 }
u51 bb 4 luid 16 insn 286 reg 70 { d33 }
u52 bb 4 luid 16 insn 286 reg 68 { d31 }
u53 bb 4 luid 17 insn 287 reg 72 { d34 }
u54 bb 4 luid 17 insn 287 reg 63 { d25 }
u55 bb 4 luid 18 insn 289 reg 82 { d26 }
u56 bb 4 luid 19 insn 290 reg 81 { d28 }
u57 bb 4 luid 20 insn 291 reg 67 { d2 }
u58 bb 4 luid 20 insn 291 reg 60 { d36 }
u59 bb 4 luid 21 insn 302 reg 65 { d0 }
u60 bb 4 luid 21 insn 302 reg 59 { d37 }
u61 bb 4 luid 22 insn 303 reg 62 { d3 }
u62 bb 4 luid 22 insn 303 reg 69 { d38 }
u63 bb 4 luid 23 insn 304 reg 66 { d1 }
u64 bb 4 luid 23 insn 304 reg 59 { d37 }
u65 bb 4 luid 24 insn 305 reg 61 { d4 }
u66 bb 4 luid 24 insn 305 reg 71 { d40 }
u67 bb 4 luid 25 insn 306 reg 70 { d41 }
u68 bb 4 luid 25 insn 306 reg 68 { d39 }
u69 bb 4 luid 26 insn 307 reg 72 { d42 }
u70 bb 4 luid 26 insn 307 reg 63 { d35 }
u71 bb 4 luid 27 insn 309 reg 82 { d26 }
u72 bb 4 luid 28 insn 310 reg 81 { d28 }
u73 bb 4 luid 29 insn 311 reg 67 { d2 }
u74 bb 4 luid 29 insn 311 reg 60 { d44 }
u75 bb 4 luid 30 insn 322 reg 65 { d0 }
u76 bb 4 luid 30 insn 322 reg 59 { d45 }
u77 bb 4 luid 31 insn 323 reg 62 { d3 }
u78 bb 4 luid 31 insn 323 reg 69 { d46 }
u79 bb 4 luid 32 insn 324 reg 66 { d1 }
u80 bb 4 luid 32 insn 324 reg 59 { d45 }
u81 bb 4 luid 33 insn 325 reg 61 { d4 }
u82 bb 4 luid 33 insn 325 reg 71 { d48 }
u83 bb 4 luid 34 insn 326 reg 70 { d49 }
u84 bb 4 luid 34 insn 326 reg 68 { d47 }
u85 bb 4 luid 35 insn 327 reg 72 { d50 }
u86 bb 4 luid 35 insn 327 reg 63 { d43 }
u87 bb 4 luid 36 insn 329 reg 82 { d26 }
u88 bb 4 luid 37 insn 330 reg 81 { d28 }
u89 bb 4 luid 38 insn 331 reg 67 { d2 }
u90 bb 4 luid 38 insn 331 reg 60 { d52 }
u91 bb 4 luid 39 insn 342 reg 65 { d0 }
u92 bb 4 luid 39 insn 342 reg 59 { d53 }
u93 bb 4 luid 40 insn 343 reg 62 { d3 }
u94 bb 4 luid 40 insn 343 reg 69 { d54 }
u95 bb 4 luid 41 insn 344 reg 66 { d1 }
u96 bb 4 luid 41 insn 344 reg 59 { d53 }
u97 bb 4 luid 42 insn 345 reg 61 { d4 }
u98 bb 4 luid 42 insn 345 reg 71 { d56 }
u99 bb 4 luid 43 insn 346 reg 70 { d57 }
u100 bb 4 luid 43 insn 346 reg 68 { d55 }
u101 bb 4 luid 44 insn 347 reg 72 { d58 }
u102 bb 4 luid 44 insn 347 reg 63 { d51 }
u103 bb 4 luid 45 insn 349 reg 82 { d26 }
u104 bb 4 luid 46 insn 350 reg 81 { d28 }
u105 bb 4 luid 47 insn 351 reg 67 { d2 }
u106 bb 4 luid 47 insn 351 reg 60 { d60 }
u107 bb 4 luid 48 insn 362 reg 65 { d0 }
u108 bb 4 luid 48 insn 362 reg 59 { d61 }
u109 bb 4 luid 49 insn 363 reg 62 { d3 }
u110 bb 4 luid 49 insn 363 reg 69 { d62 }
u111 bb 4 luid 50 insn 364 reg 66 { d1 }
u112 bb 4 luid 50 insn 364 reg 59 { d61 }
u113 bb 4 luid 51 insn 365 reg 61 { d4 }
u114 bb 4 luid 51 insn 365 reg 71 { d64 }
u115 bb 4 luid 52 insn 366 reg 70 { d65 }
u116 bb 4 luid 52 insn 366 reg 68 { d63 }
u117 bb 4 luid 53 insn 367 reg 72 { d66 }
u118 bb 4 luid 53 insn 367 reg 63 { d59 }
u119 bb 4 luid 54 insn 369 reg 82 { d26 }
u120 bb 4 luid 55 insn 370 reg 81 { d28 }
u121 bb 4 luid 56 insn 371 reg 67 { d2 }
u122 bb 4 luid 56 insn 371 reg 60 { d68 }
u123 bb 4 luid 57 insn 382 reg 65 { d0 }
u124 bb 4 luid 57 insn 382 reg 59 { d69 }
u125 bb 4 luid 58 insn 383 reg 62 { d3 }
u126 bb 4 luid 58 insn 383 reg 69 { d70 }
u127 bb 4 luid 59 insn 384 reg 66 { d1 }
u128 bb 4 luid 59 insn 384 reg 59 { d69 }
u129 bb 4 luid 60 insn 385 reg 61 { d4 }
u130 bb 4 luid 60 insn 385 reg 71 { d72 }
u131 bb 4 luid 61 insn 386 reg 70 { d73 }
u132 bb 4 luid 61 insn 386 reg 68 { d71 }
u133 bb 4 luid 62 insn 387 reg 72 { d74 }
u134 bb 4 luid 62 insn 387 reg 63 { d67 }
u135 bb 4 luid 63 insn 389 reg 82 { d26 }
u136 bb 4 luid 64 insn 390 reg 81 { d28 }
u137 bb 4 luid 65 insn 391 reg 67 { d2 }
u138 bb 4 luid 65 insn 391 reg 60 { d76 }
u139 bb 4 luid 66 insn 402 reg 65 { d0 }
u140 bb 4 luid 66 insn 402 reg 59 { d77 }
u141 bb 4 luid 67 insn 403 reg 62 { d3 }
u142 bb 4 luid 67 insn 403 reg 69 { d78 }
u143 bb 4 luid 68 insn 404 reg 66 { d1 }
u144 bb 4 luid 68 insn 404 reg 59 { d77 }
u145 bb 4 luid 69 insn 405 reg 61 { d4 }
u146 bb 4 luid 69 insn 405 reg 71 { d80 }
u147 bb 4 luid 70 insn 406 reg 70 { d81 }
u148 bb 4 luid 70 insn 406 reg 68 { d79 }
u149 bb 4 luid 71 insn 407 reg 72 { d82 }
u150 bb 4 luid 71 insn 407 reg 63 { d75 }
u151 bb 4 luid 72 insn 409 reg 82 { d26 }
u152 bb 4 luid 73 insn 410 reg 81 { d28 }
u153 bb 4 luid 74 insn 411 reg 67 { d2 }
u154 bb 4 luid 74 insn 411 reg 60 { d84 }
u155 bb 7 luid 1 insn 51 reg 67 { d2 }
u156 bb 7 luid 2 insn 52 reg 74 { d86 }
u157 bb 7 luid 3 insn 53 reg 75 { d87 }
u158 bb 7 luid 3 insn 53 reg 63 { d5 d17 d83 d142 }
u159 bb 7 luid 4 insn 60 reg 73 { d88 }
u160 bb 10 luid 1 insn 276 reg 80 { d11 }
u161 bb 11 luid 1 insn 251 reg 80 { d11 }
u162 bb 12 luid 1 insn 226 reg 80 { d11 }
u163 bb 13 luid 1 insn 201 reg 80 { d11 }
u164 bb 14 luid 1 insn 176 reg 80 { d11 }
u165 bb 15 luid 1 insn 151 reg 80 { d11 }
u166 bb 16 luid 1 insn 126 reg 80 { d11 }
u167 bb 18 luid 1 insn 107 reg 65 { d0 }
u168 bb 18 luid 1 insn 107 reg 59 { d19 }
u169 bb 18 luid 2 insn 108 reg 62 { d3 }
u170 bb 18 luid 2 insn 108 reg 69 { d89 }
u171 bb 18 luid 3 insn 109 reg 66 { d1 }
u172 bb 18 luid 3 insn 109 reg 59 { d19 }
u173 bb 18 luid 4 insn 110 reg 61 { d4 }
u174 bb 18 luid 4 insn 110 reg 71 { d91 }
u175 bb 18 luid 5 insn 111 reg 70 { d92 }
u176 bb 18 luid 5 insn 111 reg 68 { d90 }
u177 bb 18 luid 6 insn 112 reg 72 { d93 }
u178 bb 18 luid 6 insn 112 reg 63 { d17 }
u179 bb 18 luid 7 insn 114 reg 60 { d18 }
u180 bb 18 luid 8 insn 115 reg 59 { d19 }
u181 bb 18 luid 9 insn 116 reg 67 { d2 }
u182 bb 18 luid 9 insn 116 reg 60 { d95 }
u183 bb 21 luid 1 insn 132 reg 65 { d0 }
u184 bb 21 luid 1 insn 132 reg 59 { d19 d96 }
u185 bb 21 luid 2 insn 133 reg 62 { d3 }
u186 bb 21 luid 2 insn 133 reg 69 { d97 }
u187 bb 21 luid 3 insn 134 reg 66 { d1 }
u188 bb 21 luid 3 insn 134 reg 59 { d19 d96 }
u189 bb 21 luid 4 insn 135 reg 61 { d4 }
u190 bb 21 luid 4 insn 135 reg 71 { d99 }
u191 bb 21 luid 5 insn 136 reg 70 { d100 }
u192 bb 21 luid 5 insn 136 reg 68 { d98 }
u193 bb 21 luid 6 insn 137 reg 72 { d101 }
u194 bb 21 luid 6 insn 137 reg 63 { d17 d94 }
u195 bb 21 luid 7 insn 139 reg 60 { d18 d95 }
u196 bb 21 luid 8 insn 140 reg 59 { d19 d96 }
u197 bb 21 luid 9 insn 141 reg 67 { d2 }
u198 bb 21 luid 9 insn 141 reg 60 { d103 }
u199 bb 24 luid 1 insn 157 reg 65 { d0 }
u200 bb 24 luid 1 insn 157 reg 59 { d19 d104 }
u201 bb 24 luid 2 insn 158 reg 62 { d3 }
u202 bb 24 luid 2 insn 158 reg 69 { d105 }
u203 bb 24 luid 3 insn 159 reg 66 { d1 }
u204 bb 24 luid 3 insn 159 reg 59 { d19 d104 }
u205 bb 24 luid 4 insn 160 reg 61 { d4 }
u206 bb 24 luid 4 insn 160 reg 71 { d107 }
u207 bb 24 luid 5 insn 161 reg 70 { d108 }
u208 bb 24 luid 5 insn 161 reg 68 { d106 }
u209 bb 24 luid 6 insn 162 reg 72 { d109 }
u210 bb 24 luid 6 insn 162 reg 63 { d17 d102 }
u211 bb 24 luid 7 insn 164 reg 60 { d18 d103 }
u212 bb 24 luid 8 insn 165 reg 59 { d19 d104 }
u213 bb 24 luid 9 insn 166 reg 67 { d2 }
u214 bb 24 luid 9 insn 166 reg 60 { d111 }
u215 bb 27 luid 1 insn 182 reg 65 { d0 }
u216 bb 27 luid 1 insn 182 reg 59 { d19 d112 }
u217 bb 27 luid 2 insn 183 reg 62 { d3 }
u218 bb 27 luid 2 insn 183 reg 69 { d113 }
u219 bb 27 luid 3 insn 184 reg 66 { d1 }
u220 bb 27 luid 3 insn 184 reg 59 { d19 d112 }
u221 bb 27 luid 4 insn 185 reg 61 { d4 }
u222 bb 27 luid 4 insn 185 reg 71 { d115 }
u223 bb 27 luid 5 insn 186 reg 70 { d116 }
u224 bb 27 luid 5 insn 186 reg 68 { d114 }
u225 bb 27 luid 6 insn 187 reg 72 { d117 }
u226 bb 27 luid 6 insn 187 reg 63 { d17 d110 }
u227 bb 27 luid 7 insn 189 reg 60 { d18 d111 }
u228 bb 27 luid 8 insn 190 reg 59 { d19 d112 }
u229 bb 27 luid 9 insn 191 reg 67 { d2 }
u230 bb 27 luid 9 insn 191 reg 60 { d119 }
u231 bb 30 luid 1 insn 207 reg 65 { d0 }
u232 bb 30 luid 1 insn 207 reg 59 { d19 d120 }
u233 bb 30 luid 2 insn 208 reg 62 { d3 }
u234 bb 30 luid 2 insn 208 reg 69 { d121 }
u235 bb 30 luid 3 insn 209 reg 66 { d1 }
u236 bb 30 luid 3 insn 209 reg 59 { d19 d120 }
u237 bb 30 luid 4 insn 210 reg 61 { d4 }
u238 bb 30 luid 4 insn 210 reg 71 { d123 }
u239 bb 30 luid 5 insn 211 reg 70 { d124 }
u240 bb 30 luid 5 insn 211 reg 68 { d122 }
u241 bb 30 luid 6 insn 212 reg 72 { d125 }
u242 bb 30 luid 6 insn 212 reg 63 { d17 d118 }
u243 bb 30 luid 7 insn 214 reg 60 { d18 d119 }
u244 bb 30 luid 8 insn 215 reg 59 { d19 d120 }
u245 bb 30 luid 9 insn 216 reg 67 { d2 }
u246 bb 30 luid 9 insn 216 reg 60 { d127 }
u247 bb 33 luid 1 insn 232 reg 65 { d0 }
u248 bb 33 luid 1 insn 232 reg 59 { d19 d128 }
u249 bb 33 luid 2 insn 233 reg 62 { d3 }
u250 bb 33 luid 2 insn 233 reg 69 { d129 }
u251 bb 33 luid 3 insn 234 reg 66 { d1 }
u252 bb 33 luid 3 insn 234 reg 59 { d19 d128 }
u253 bb 33 luid 4 insn 235 reg 61 { d4 }
u254 bb 33 luid 4 insn 235 reg 71 { d131 }
u255 bb 33 luid 5 insn 236 reg 70 { d132 }
u256 bb 33 luid 5 insn 236 reg 68 { d130 }
u257 bb 33 luid 6 insn 237 reg 72 { d133 }
u258 bb 33 luid 6 insn 237 reg 63 { d17 d126 }
u259 bb 33 luid 7 insn 239 reg 60 { d18 d127 }
u260 bb 33 luid 8 insn 240 reg 59 { d19 d128 }
u261 bb 33 luid 9 insn 241 reg 67 { d2 }
u262 bb 33 luid 9 insn 241 reg 60 { d135 }
u263 bb 36 luid 1 insn 257 reg 65 { d0 }
u264 bb 36 luid 1 insn 257 reg 59 { d19 d136 }
u265 bb 36 luid 2 insn 258 reg 62 { d3 }
u266 bb 36 luid 2 insn 258 reg 69 { d137 }
u267 bb 36 luid 3 insn 259 reg 66 { d1 }
u268 bb 36 luid 3 insn 259 reg 59 { d19 d136 }
u269 bb 36 luid 4 insn 260 reg 61 { d4 }
u270 bb 36 luid 4 insn 260 reg 71 { d139 }
u271 bb 36 luid 5 insn 261 reg 70 { d140 }
u272 bb 36 luid 5 insn 261 reg 68 { d138 }
u273 bb 36 luid 6 insn 262 reg 72 { d141 }
u274 bb 36 luid 6 insn 262 reg 63 { d17 d134 }
u275 bb 36 luid 7 insn 264 reg 60 { d18 d135 }
u276 bb 36 luid 8 insn 265 reg 59 { d19 d136 }
u277 bb 36 luid 9 insn 266 reg 67 { d2 }
u278 bb 36 luid 9 insn 266 reg 60 { d143 }

Web oldreg=60 newreg=83
Updating insn 95 (60->83)
Web oldreg=59 newreg=84
Updating insn 38 (59->84)
Web oldreg=69 newreg=85
Updating insn 39 (69->85)
Updating insn 40 (59->84)
Web oldreg=71 newreg=86
Updating insn 41 (71->86)
Web oldreg=70 newreg=87
Updating insn 42 (70->87)
Web oldreg=68 newreg=88
Updating insn 42 (68->88)
Web oldreg=72 newreg=89
Updating insn 43 (72->89)
Web oldreg=63 newreg=90
Updating insn 43 (63->90)
Updating insn 419 (60->83)
Updating insn 420 (59->84)
Web oldreg=60 newreg=91
Updating insn 47 (60->91)
Web oldreg=59 newreg=92
Updating insn 282 (59->92)
Web oldreg=69 newreg=93
Updating insn 283 (69->93)
Updating insn 284 (59->92)
Web oldreg=71 newreg=94
Updating insn 285 (71->94)
Web oldreg=70 newreg=95
Updating insn 286 (70->95)
Web oldreg=68 newreg=96
Updating insn 286 (68->96)
Web oldreg=72 newreg=97
Updating insn 287 (72->97)
Web oldreg=63 newreg=98
Updating insn 287 (63->98)
Web oldreg=60 newreg=99
Updating insn 291 (60->99)
Web oldreg=59 newreg=100
Updating insn 302 (59->100)
Web oldreg=69 newreg=101
Updating insn 303 (69->101)
Updating insn 304 (59->100)
Web oldreg=71 newreg=102
Updating insn 305 (71->102)
Web oldreg=70 newreg=103
Updating insn 306 (70->103)
Web oldreg=68 newreg=104
Updating insn 306 (68->104)
Web oldreg=72 newreg=105
Updating insn 307 (72->105)
Web oldreg=63 newreg=106
Updating insn 307 (63->106)
Web oldreg=60 newreg=107
Updating insn 311 (60->107)
Web oldreg=59 newreg=108
Updating insn 322 (59->108)
Web oldreg=69 newreg=109
Updating insn 323 (69->109)
Updating insn 324 (59->108)
Web oldreg=71 newreg=110
Updating insn 325 (71->110)
Web oldreg=70 newreg=111
Updating insn 326 (70->111)
Web oldreg=68 newreg=112
Updating insn 326 (68->112)
Web oldreg=72 newreg=113
Updating insn 327 (72->113)
Web oldreg=63 newreg=114
Updating insn 327 (63->114)
Web oldreg=60 newreg=115
Updating insn 331 (60->115)
Web oldreg=59 newreg=116
Updating insn 342 (59->116)
Web oldreg=69 newreg=117
Updating insn 343 (69->117)
Updating insn 344 (59->116)
Web oldreg=71 newreg=118
Updating insn 345 (71->118)
Web oldreg=70 newreg=119
Updating insn 346 (70->119)
Web oldreg=68 newreg=120
Updating insn 346 (68->120)
Web oldreg=72 newreg=121
Updating insn 347 (72->121)
Web oldreg=63 newreg=122
Updating insn 347 (63->122)
Web oldreg=60 newreg=123
Updating insn 351 (60->123)
Web oldreg=59 newreg=124
Updating insn 362 (59->124)
Web oldreg=69 newreg=125
Updating insn 363 (69->125)
Updating insn 364 (59->124)
Web oldreg=71 newreg=126
Updating insn 365 (71->126)
Web oldreg=70 newreg=127
Updating insn 366 (70->127)
Web oldreg=68 newreg=128
Updating insn 366 (68->128)
Web oldreg=72 newreg=129
Updating insn 367 (72->129)
Web oldreg=63 newreg=130
Updating insn 367 (63->130)
Web oldreg=60 newreg=131
Updating insn 371 (60->131)
Web oldreg=59 newreg=132
Updating insn 382 (59->132)
Web oldreg=69 newreg=133
Updating insn 383 (69->133)
Updating insn 384 (59->132)
Web oldreg=71 newreg=134
Updating insn 385 (71->134)
Web oldreg=70 newreg=135
Updating insn 386 (70->135)
Web oldreg=68 newreg=136
Updating insn 386 (68->136)
Web oldreg=72 newreg=137
Updating insn 387 (72->137)
Web oldreg=63 newreg=138
Updating insn 387 (63->138)
Web oldreg=60 newreg=139
Updating insn 391 (60->139)
Web oldreg=59 newreg=140
Updating insn 402 (59->140)
Web oldreg=69 newreg=141
Updating insn 403 (69->141)
Updating insn 404 (59->140)
Web oldreg=71 newreg=142
Updating insn 405 (71->142)
Web oldreg=70 newreg=143
Updating insn 406 (70->143)
Web oldreg=68 newreg=144
Updating insn 406 (68->144)
Web oldreg=72 newreg=145
Updating insn 407 (72->145)
Web oldreg=63 newreg=146
Updating insn 407 (63->146)
Updating insn 411 (60->83)
Updating insn 53 (63->90)
Updating insn 107 (59->84)
Web oldreg=69 newreg=147
Updating insn 108 (69->147)
Updating insn 109 (59->84)
Web oldreg=71 newreg=148
Updating insn 110 (71->148)
Web oldreg=70 newreg=149
Updating insn 111 (70->149)
Web oldreg=68 newreg=150
Updating insn 111 (68->150)
Web oldreg=72 newreg=151
Updating insn 112 (72->151)
Updating insn 112 (63->90)
Updating insn 114 (60->83)
Updating insn 115 (59->84)
Updating insn 116 (60->83)
Updating insn 132 (59->84)
Web oldreg=69 newreg=152
Updating insn 133 (69->152)
Updating insn 134 (59->84)
Web oldreg=71 newreg=153
Updating insn 135 (71->153)
Web oldreg=70 newreg=154
Updating insn 136 (70->154)
Web oldreg=68 newreg=155
Updating insn 136 (68->155)
Web oldreg=72 newreg=156
Updating insn 137 (72->156)
Updating insn 137 (63->90)
Updating insn 139 (60->83)
Updating insn 140 (59->84)
Updating insn 141 (60->83)
Updating insn 157 (59->84)
Web oldreg=69 newreg=157
Updating insn 158 (69->157)
Updating insn 159 (59->84)
Web oldreg=71 newreg=158
Updating insn 160 (71->158)
Web oldreg=70 newreg=159
Updating insn 161 (70->159)
Web oldreg=68 newreg=160
Updating insn 161 (68->160)
Web oldreg=72 newreg=161
Updating insn 162 (72->161)
Updating insn 162 (63->90)
Updating insn 164 (60->83)
Updating insn 165 (59->84)
Updating insn 166 (60->83)
Updating insn 182 (59->84)
Web oldreg=69 newreg=162
Updating insn 183 (69->162)
Updating insn 184 (59->84)
Web oldreg=71 newreg=163
Updating insn 185 (71->163)
Web oldreg=70 newreg=164
Updating insn 186 (70->164)
Web oldreg=68 newreg=165
Updating insn 186 (68->165)
Web oldreg=72 newreg=166
Updating insn 187 (72->166)
Updating insn 187 (63->90)
Updating insn 189 (60->83)
Updating insn 190 (59->84)
Updating insn 191 (60->83)
Updating insn 207 (59->84)
Web oldreg=69 newreg=167
Updating insn 208 (69->167)
Updating insn 209 (59->84)
Web oldreg=71 newreg=168
Updating insn 210 (71->168)
Web oldreg=70 newreg=169
Updating insn 211 (70->169)
Web oldreg=68 newreg=170
Updating insn 211 (68->170)
Web oldreg=72 newreg=171
Updating insn 212 (72->171)
Updating insn 212 (63->90)
Updating insn 214 (60->83)
Updating insn 215 (59->84)
Updating insn 216 (60->83)
Updating insn 232 (59->84)
Web oldreg=69 newreg=172
Updating insn 233 (69->172)
Updating insn 234 (59->84)
Web oldreg=71 newreg=173
Updating insn 235 (71->173)
Web oldreg=70 newreg=174
Updating insn 236 (70->174)
Web oldreg=68 newreg=175
Updating insn 236 (68->175)
Web oldreg=72 newreg=176
Updating insn 237 (72->176)
Updating insn 237 (63->90)
Updating insn 239 (60->83)
Updating insn 240 (59->84)
Updating insn 241 (60->83)
Updating insn 257 (59->84)
Web oldreg=69 newreg=177
Updating insn 258 (69->177)
Updating insn 259 (59->84)
Web oldreg=71 newreg=178
Updating insn 260 (71->178)
Web oldreg=70 newreg=179
Updating insn 261 (70->179)
Web oldreg=68 newreg=180
Updating insn 261 (68->180)
Web oldreg=72 newreg=181
Updating insn 262 (72->181)
Updating insn 262 (63->90)
Updating insn 264 (60->83)
Updating insn 265 (59->84)
Updating insn 266 (60->83)
Updating insn 25 (63->90)
Updating insn 91 (63->90)
Updating insn 93 (60->83)
Updating insn 94 (59->84)
Updating insn 38 (69->85)
Updating insn 39 (68->88)
Updating insn 40 (71->86)
Updating insn 41 (70->87)
Updating insn 42 (72->89)
Updating insn 43 (63->98)
Updating insn 45 (60->91)
Updating insn 46 (59->92)
Updating insn 282 (69->93)
Updating insn 283 (68->96)
Updating insn 284 (71->94)
Updating insn 285 (70->95)
Updating insn 286 (72->97)
Updating insn 287 (63->106)
Updating insn 289 (60->99)
Updating insn 290 (59->100)
Updating insn 302 (69->101)
Updating insn 303 (68->104)
Updating insn 304 (71->102)
Updating insn 305 (70->103)
Updating insn 306 (72->105)
Updating insn 307 (63->114)
Updating insn 309 (60->107)
Updating insn 310 (59->108)
Updating insn 322 (69->109)
Updating insn 323 (68->112)
Updating insn 324 (71->110)
Updating insn 325 (70->111)
Updating insn 326 (72->113)
Updating insn 327 (63->122)
Updating insn 329 (60->115)
Updating insn 330 (59->116)
Updating insn 342 (69->117)
Updating insn 343 (68->120)
Updating insn 344 (71->118)
Updating insn 345 (70->119)
Updating insn 346 (72->121)
Updating insn 347 (63->130)
Updating insn 349 (60->123)
Updating insn 350 (59->124)
Updating insn 362 (69->125)
Updating insn 363 (68->128)
Updating insn 364 (71->126)
Updating insn 365 (70->127)
Updating insn 366 (72->129)
Updating insn 367 (63->138)
Updating insn 369 (60->131)
Updating insn 370 (59->132)
Updating insn 382 (69->133)
Updating insn 383 (68->136)
Updating insn 384 (71->134)
Updating insn 385 (70->135)
Updating insn 386 (72->137)
Updating insn 387 (63->146)
Updating insn 389 (60->139)
Updating insn 390 (59->140)
Updating insn 402 (69->141)
Updating insn 403 (68->144)
Updating insn 404 (71->142)
Updating insn 405 (70->143)
Updating insn 406 (72->145)
Updating insn 407 (63->90)
Updating insn 409 (60->83)
Updating insn 410 (59->84)
Updating insn 107 (69->147)
Updating insn 108 (68->150)
Updating insn 109 (71->148)
Updating insn 110 (70->149)
Updating insn 111 (72->151)
Updating insn 112 (63->90)
Updating insn 114 (60->83)
Updating insn 115 (59->84)
Updating insn 132 (69->152)
Updating insn 133 (68->155)
Updating insn 134 (71->153)
Updating insn 135 (70->154)
Updating insn 136 (72->156)
Updating insn 137 (63->90)
Updating insn 139 (60->83)
Updating insn 140 (59->84)
Updating insn 157 (69->157)
Updating insn 158 (68->160)
Updating insn 159 (71->158)
Updating insn 160 (70->159)
Updating insn 161 (72->161)
Updating insn 162 (63->90)
Updating insn 164 (60->83)
Updating insn 165 (59->84)
Updating insn 182 (69->162)
Updating insn 183 (68->165)
Updating insn 184 (71->163)
Updating insn 185 (70->164)
Updating insn 186 (72->166)
Updating insn 187 (63->90)
Updating insn 189 (60->83)
Updating insn 190 (59->84)
Updating insn 207 (69->167)
Updating insn 208 (68->170)
Updating insn 209 (71->168)
Updating insn 210 (70->169)
Updating insn 211 (72->171)
Updating insn 212 (63->90)
Updating insn 214 (60->83)
Updating insn 215 (59->84)
Updating insn 232 (69->172)
Updating insn 233 (68->175)
Updating insn 234 (71->173)
Updating insn 235 (70->174)
Updating insn 236 (72->176)
Updating insn 237 (63->90)
Updating insn 239 (60->83)
Updating insn 240 (59->84)
Updating insn 257 (69->177)
Updating insn 258 (68->180)
Updating insn 259 (71->178)
Updating insn 260 (70->179)
Updating insn 261 (72->181)
Updating insn 262 (63->90)
Updating insn 264 (60->83)
Updating insn 265 (59->84)


try_optimize_cfg iteration 1

Forwarding edge 18->19 to 18 failed.
(note 1 0 8 ("./StatUtilities.cc") 34)

;; Start of basic block 0, registers live: (nil)
(note 8 1 3 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn 3 8 4 0 ./StatUtilities.cc:34 (set (reg/v/f:DI 65 [ x ])
        (reg:DI 5 di [ x ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 4 3 5 0 ./StatUtilities.cc:34 (set (reg/v/f:DI 66 [ y ])
        (reg:DI 4 si [ y ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 5 4 6 0 ./StatUtilities.cc:34 (set (reg/v:SI 67 [ n ])
        (reg:SI 1 dx [ n ])) 40 {*movsi_1} (nil)
    (nil))

(note 6 5 10 0 NOTE_INSN_FUNCTION_BEG)

(note 10 6 11 0 ("./StatUtilities.cc") 38)

(insn 11 10 12 0 ./StatUtilities.cc:38 (set (reg:SI 4 si [ n ])
        (reg/v:SI 67 [ n ])) 40 {*movsi_1} (nil)
    (nil))

(insn 12 11 13 0 ./StatUtilities.cc:38 (set (reg:DI 5 di [ x ])
        (reg/v/f:DI 65 [ x ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn 13 12 14 0 ./StatUtilities.cc:38 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("mean") [flags 0x41] <function_decl 0x2b096de7d700 mean>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ x ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(insn 14 13 15 0 ./StatUtilities.cc:38 (set (reg/v:DF 62 [ mx ])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (nil)
    (nil))

(note 15 14 16 0 ("./StatUtilities.cc") 39)

(insn 16 15 17 0 ./StatUtilities.cc:39 (set (reg:SI 4 si [ n ])
        (reg/v:SI 67 [ n ])) 40 {*movsi_1} (nil)
    (nil))

(insn 17 16 18 0 ./StatUtilities.cc:39 (set (reg:DI 5 di [ y ])
        (reg/v/f:DI 66 [ y ])) 81 {*movdi_1_rex64} (nil)
    (nil))

(call_insn 18 17 19 0 ./StatUtilities.cc:39 (set (reg:DF 21 xmm0)
        (call (mem:QI (symbol_ref:DI ("mean") [flags 0x41] <function_decl 0x2b096de7d700 mean>) [0 S1 A8])
            (const_int 0 [0x0]))) 769 {*call_value_0_rex64} (nil)
    (nil)
    (expr_list:REG_DEP_TRUE (use (reg:DI 5 di [ y ]))
        (expr_list:REG_DEP_TRUE (use (reg:SI 4 si [ n ]))
            (nil))))

(insn 19 18 20 0 ./StatUtilities.cc:39 (set (reg/v:DF 61 [ my ])
        (reg:DF 21 xmm0)) 94 {*movdf_integer} (nil)
    (nil))

(note 20 19 21 0 ("./StatUtilities.cc") 41)

(insn 21 20 22 0 ./StatUtilities.cc:41 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 67 [ n ])
            (const_int 0 [0x0]))) 3 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn 22 21 24 0 ./StatUtilities.cc:41 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 28)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 9000 [0x2328])
        (nil)))
;; End of basic block 0, registers live:
 (nil)

;; Start of basic block 1, registers live: (nil)
(note 24 22 25 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(insn 25 24 70 1 ./StatUtilities.cc:41 (set (reg/v:DF 90 [ z ])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUAL (const_double:DF 0.0 [0x0.0p+0])
        (nil)))
;; End of basic block 1, registers live:
 (nil)

(note 70 25 71 NOTE_INSN_LOOP_BEG)

(note 71 70 49 NOTE_INSN_LOOP_END)

;; Start of basic block 2, registers live: (nil)
(code_label 49 71 50 2 133 "" [3 uses])

(note 50 49 51 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 51 50 52 2 ./StatUtilities.cc:41 (parallel [
            (set (reg:SI 74)
                (plus:SI (reg/v:SI 67 [ n ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 52 51 53 2 ./StatUtilities.cc:41 (set (reg:DF 75)
        (float:DF (reg:SI 74))) 175 {*floatsidf2_sse} (nil)
    (nil))

(insn 53 52 57 2 ./StatUtilities.cc:41 (set (reg:DF 73)
        (div:DF (reg/v:DF 90 [ z ])
            (reg:DF 75))) 619 {*fop_df_1_sse} (nil)
    (nil))

(note 57 53 58 2 NOTE_INSN_FUNCTION_END)

(note 58 57 60 2 ("./StatUtilities.cc") 45)

(insn 60 58 66 2 ./StatUtilities.cc:45 (set (reg/i:DF 21 xmm0 [ <result> ])
        (reg:DF 73)) 94 {*movdf_integer} (nil)
    (nil))

(insn 66 60 28 2 ./StatUtilities.cc:45 (use (reg/i:DF 21 xmm0 [ <result> ])) -1 (nil)
    (nil))
;; End of basic block 2, registers live:
 (nil)

;; Start of basic block 3, registers live: (nil)
(code_label 28 66 29 3 131 "" [1 uses])

(note 29 28 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 3 ./StatUtilities.cc:41 (set (reg/v:DF 63 [ z ])
        (mem/u/c/i:DF (symbol_ref/u:DI ("*.LC5") [flags 0x2]) [2 S8 A64])) 94 {*movdf_integer} (nil)
    (expr_list:REG_EQUAL (const_double:DF 0.0 [0x0.0p+0])
        (nil)))

(insn 31 30 32 3 ./StatUtilities.cc:41 (set (reg/v:SI 60 [ i ])
        (const_int 0 [0x0])) 40 {*movsi_1} (nil)
    (nil))

(insn 32 31 79 3 ./StatUtilities.cc:41 (set (reg:DI 59 [ ivtmp.319 ])
        (const_int 0 [0x0])) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 79 32 80 3 (set (reg:SI 79)
        (not:SI (reg/v:SI 60 [ i ]))) -1 (nil)
    (nil))

(insn 80 79 81 3 (parallel [
            (set (reg:SI 78)
                (plus:SI (reg:SI 79)
                    (reg/v:SI 67 [ n ])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 81 80 84 3 (parallel [
            (set (reg:SI 80)
                (and:SI (reg:SI 78)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(note 84 81 85 3 ("./StatUtilities.cc") 34)

(note 85 84 86 3 ("./StatUtilities.cc") 42)

(insn 86 85 87 3 ./StatUtilities.cc:42 (set (reg:DF 69)
        (mem:DF (plus:DI (mult:DI (reg:DI 59 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 87 86 88 3 ./StatUtilities.cc:42 (set (reg:DF 68)
        (minus:DF (reg:DF 69)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 88 87 89 3 ./StatUtilities.cc:42 (set (reg:DF 71)
        (mem:DF (plus:DI (mult:DI (reg:DI 59 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 89 88 90 3 ./StatUtilities.cc:42 (set (reg:DF 70)
        (minus:DF (reg:DF 71)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 90 89 91 3 ./StatUtilities.cc:42 (set (reg:DF 72)
        (mult:DF (reg:DF 68)
            (reg:DF 70))) -1 (nil)
    (nil))

(insn 91 90 92 3 ./StatUtilities.cc:42 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 63 [ z ])
            (reg:DF 72))) -1 (nil)
    (nil))

(note 92 91 93 3 ("./StatUtilities.cc") 41)

(insn 93 92 94 3 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 60 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 94 93 95 3 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 84 [ ivtmp.319 ])
                (plus:DI (reg:DI 59 [ ivtmp.319 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 95 94 96 3 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(jump_insn 96 95 278 3 ./StatUtilities.cc:41 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil)))
;; End of basic block 3, registers live:
 (nil)

;; Start of basic block 4, registers live: (nil)
(note 278 96 276 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 276 278 277 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 0 [0x0]))) -1 (nil)
    (nil))

(jump_insn 277 276 253 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 33)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1250 [0x4e2])
        (nil)))
;; End of basic block 4, registers live:
 (nil)

;; Start of basic block 5, registers live: (nil)
(note 253 277 251 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 251 253 252 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 1 [0x1]))) -1 (nil)
    (nil))

(jump_insn 252 251 228 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 451)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1428 [0x594])
        (nil)))
;; End of basic block 5, registers live:
 (nil)

;; Start of basic block 6, registers live: (nil)
(note 228 252 226 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 226 228 227 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 2 [0x2]))) -1 (nil)
    (nil))

(jump_insn 227 226 203 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 452)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1666 [0x682])
        (nil)))
;; End of basic block 6, registers live:
 (nil)

;; Start of basic block 7, registers live: (nil)
(note 203 227 201 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 201 203 202 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 3 [0x3]))) -1 (nil)
    (nil))

(jump_insn 202 201 178 7 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 453)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 2000 [0x7d0])
        (nil)))
;; End of basic block 7, registers live:
 (nil)

;; Start of basic block 8, registers live: (nil)
(note 178 202 176 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 176 178 177 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 4 [0x4]))) -1 (nil)
    (nil))

(jump_insn 177 176 153 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 454)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 2500 [0x9c4])
        (nil)))
;; End of basic block 8, registers live:
 (nil)

;; Start of basic block 9, registers live: (nil)
(note 153 177 151 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 151 153 152 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 5 [0x5]))) -1 (nil)
    (nil))

(jump_insn 152 151 128 9 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 455)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 3333 [0xd05])
        (nil)))
;; End of basic block 9, registers live:
 (nil)

;; Start of basic block 10, registers live: (nil)
(note 128 152 126 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 126 128 127 10 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 80)
            (const_int 6 [0x6]))) -1 (nil)
    (nil))

(jump_insn 127 126 118 10 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 456)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 10, registers live:
 (nil)

;; Start of basic block 11, registers live: (nil)
(note 118 127 105 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(note 105 118 106 11 ("./StatUtilities.cc") 34)

(note 106 105 107 11 ("./StatUtilities.cc") 42)

(insn 107 106 108 11 ./StatUtilities.cc:42 (set (reg:DF 147)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 108 107 109 11 ./StatUtilities.cc:42 (set (reg:DF 150)
        (minus:DF (reg:DF 147)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 109 108 110 11 ./StatUtilities.cc:42 (set (reg:DF 148)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 110 109 111 11 ./StatUtilities.cc:42 (set (reg:DF 149)
        (minus:DF (reg:DF 148)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 111 110 112 11 ./StatUtilities.cc:42 (set (reg:DF 151)
        (mult:DF (reg:DF 150)
            (reg:DF 149))) -1 (nil)
    (nil))

(insn 112 111 113 11 ./StatUtilities.cc:42 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 151))) -1 (nil)
    (nil))

(note 113 112 114 11 ("./StatUtilities.cc") 41)

(insn 114 113 115 11 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 115 114 116 11 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 84 [ ivtmp.319 ])
                (plus:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 116 115 456 11 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 11, registers live:
 (nil)

;; Start of basic block 12, registers live: (nil)
(code_label 456 116 143 12 167 "" [1 uses])

(note 143 456 130 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(note 130 143 131 12 ("./StatUtilities.cc") 34)

(note 131 130 132 12 ("./StatUtilities.cc") 42)

(insn 132 131 133 12 ./StatUtilities.cc:42 (set (reg:DF 152)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 133 132 134 12 ./StatUtilities.cc:42 (set (reg:DF 155)
        (minus:DF (reg:DF 152)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 134 133 135 12 ./StatUtilities.cc:42 (set (reg:DF 153)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 135 134 136 12 ./StatUtilities.cc:42 (set (reg:DF 154)
        (minus:DF (reg:DF 153)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 136 135 137 12 ./StatUtilities.cc:42 (set (reg:DF 156)
        (mult:DF (reg:DF 155)
            (reg:DF 154))) -1 (nil)
    (nil))

(insn 137 136 138 12 ./StatUtilities.cc:42 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 156))) -1 (nil)
    (nil))

(note 138 137 139 12 ("./StatUtilities.cc") 41)

(insn 139 138 140 12 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 140 139 141 12 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 84 [ ivtmp.319 ])
                (plus:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 141 140 455 12 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 12, registers live:
 (nil)

;; Start of basic block 13, registers live: (nil)
(code_label 455 141 168 13 166 "" [1 uses])

(note 168 455 155 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(note 155 168 156 13 ("./StatUtilities.cc") 34)

(note 156 155 157 13 ("./StatUtilities.cc") 42)

(insn 157 156 158 13 ./StatUtilities.cc:42 (set (reg:DF 157)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 158 157 159 13 ./StatUtilities.cc:42 (set (reg:DF 160)
        (minus:DF (reg:DF 157)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 159 158 160 13 ./StatUtilities.cc:42 (set (reg:DF 158)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 160 159 161 13 ./StatUtilities.cc:42 (set (reg:DF 159)
        (minus:DF (reg:DF 158)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 161 160 162 13 ./StatUtilities.cc:42 (set (reg:DF 161)
        (mult:DF (reg:DF 160)
            (reg:DF 159))) -1 (nil)
    (nil))

(insn 162 161 163 13 ./StatUtilities.cc:42 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 161))) -1 (nil)
    (nil))

(note 163 162 164 13 ("./StatUtilities.cc") 41)

(insn 164 163 165 13 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 165 164 166 13 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 84 [ ivtmp.319 ])
                (plus:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 166 165 454 13 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 13, registers live:
 (nil)

;; Start of basic block 14, registers live: (nil)
(code_label 454 166 193 14 165 "" [1 uses])

(note 193 454 180 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(note 180 193 181 14 ("./StatUtilities.cc") 34)

(note 181 180 182 14 ("./StatUtilities.cc") 42)

(insn 182 181 183 14 ./StatUtilities.cc:42 (set (reg:DF 162)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 183 182 184 14 ./StatUtilities.cc:42 (set (reg:DF 165)
        (minus:DF (reg:DF 162)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 184 183 185 14 ./StatUtilities.cc:42 (set (reg:DF 163)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 185 184 186 14 ./StatUtilities.cc:42 (set (reg:DF 164)
        (minus:DF (reg:DF 163)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 186 185 187 14 ./StatUtilities.cc:42 (set (reg:DF 166)
        (mult:DF (reg:DF 165)
            (reg:DF 164))) -1 (nil)
    (nil))

(insn 187 186 188 14 ./StatUtilities.cc:42 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 166))) -1 (nil)
    (nil))

(note 188 187 189 14 ("./StatUtilities.cc") 41)

(insn 189 188 190 14 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 190 189 191 14 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 84 [ ivtmp.319 ])
                (plus:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 191 190 453 14 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 14, registers live:
 (nil)

;; Start of basic block 15, registers live: (nil)
(code_label 453 191 218 15 164 "" [1 uses])

(note 218 453 205 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(note 205 218 206 15 ("./StatUtilities.cc") 34)

(note 206 205 207 15 ("./StatUtilities.cc") 42)

(insn 207 206 208 15 ./StatUtilities.cc:42 (set (reg:DF 167)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 208 207 209 15 ./StatUtilities.cc:42 (set (reg:DF 170)
        (minus:DF (reg:DF 167)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 209 208 210 15 ./StatUtilities.cc:42 (set (reg:DF 168)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 210 209 211 15 ./StatUtilities.cc:42 (set (reg:DF 169)
        (minus:DF (reg:DF 168)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 211 210 212 15 ./StatUtilities.cc:42 (set (reg:DF 171)
        (mult:DF (reg:DF 170)
            (reg:DF 169))) -1 (nil)
    (nil))

(insn 212 211 213 15 ./StatUtilities.cc:42 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 171))) -1 (nil)
    (nil))

(note 213 212 214 15 ("./StatUtilities.cc") 41)

(insn 214 213 215 15 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 215 214 216 15 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 84 [ ivtmp.319 ])
                (plus:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 216 215 452 15 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 15, registers live:
 (nil)

;; Start of basic block 16, registers live: (nil)
(code_label 452 216 243 16 163 "" [1 uses])

(note 243 452 230 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(note 230 243 231 16 ("./StatUtilities.cc") 34)

(note 231 230 232 16 ("./StatUtilities.cc") 42)

(insn 232 231 233 16 ./StatUtilities.cc:42 (set (reg:DF 172)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 233 232 234 16 ./StatUtilities.cc:42 (set (reg:DF 175)
        (minus:DF (reg:DF 172)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 234 233 235 16 ./StatUtilities.cc:42 (set (reg:DF 173)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 235 234 236 16 ./StatUtilities.cc:42 (set (reg:DF 174)
        (minus:DF (reg:DF 173)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 236 235 237 16 ./StatUtilities.cc:42 (set (reg:DF 176)
        (mult:DF (reg:DF 175)
            (reg:DF 174))) -1 (nil)
    (nil))

(insn 237 236 238 16 ./StatUtilities.cc:42 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 176))) -1 (nil)
    (nil))

(note 238 237 239 16 ("./StatUtilities.cc") 41)

(insn 239 238 240 16 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 240 239 241 16 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 84 [ ivtmp.319 ])
                (plus:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 241 240 451 16 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))
;; End of basic block 16, registers live:
 (nil)

;; Start of basic block 17, registers live: (nil)
(code_label 451 241 268 17 162 "" [1 uses])

(note 268 451 255 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(note 255 268 256 17 ("./StatUtilities.cc") 34)

(note 256 255 257 17 ("./StatUtilities.cc") 42)

(insn 257 256 258 17 ./StatUtilities.cc:42 (set (reg:DF 177)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 258 257 259 17 ./StatUtilities.cc:42 (set (reg:DF 180)
        (minus:DF (reg:DF 177)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 259 258 260 17 ./StatUtilities.cc:42 (set (reg:DF 178)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 260 259 261 17 ./StatUtilities.cc:42 (set (reg:DF 179)
        (minus:DF (reg:DF 178)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 261 260 262 17 ./StatUtilities.cc:42 (set (reg:DF 181)
        (mult:DF (reg:DF 180)
            (reg:DF 179))) -1 (nil)
    (nil))

(insn 262 261 263 17 ./StatUtilities.cc:42 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 181))) -1 (nil)
    (nil))

(note 263 262 264 17 ("./StatUtilities.cc") 41)

(insn 264 263 265 17 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 265 264 266 17 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 84 [ ivtmp.319 ])
                (plus:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 266 265 267 17 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(jump_insn 267 266 33 17 ./StatUtilities.cc:41 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil)))
;; End of basic block 17, registers live:
 (nil)

;; Start of basic block 18, registers live: (nil)
(code_label 33 267 34 18 134 "" [2 uses])

(note 34 33 35 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(note 35 34 37 18 ("./StatUtilities.cc") 34)

(note 37 35 38 18 ("./StatUtilities.cc") 42)

(insn 38 37 39 18 ./StatUtilities.cc:42 (set (reg:DF 85)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 39 38 40 18 ./StatUtilities.cc:42 (set (reg:DF 88)
        (minus:DF (reg:DF 85)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 40 39 41 18 ./StatUtilities.cc:42 (set (reg:DF 86)
        (mem:DF (plus:DI (mult:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 41 40 42 18 ./StatUtilities.cc:42 (set (reg:DF 87)
        (minus:DF (reg:DF 86)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 42 41 43 18 ./StatUtilities.cc:42 (set (reg:DF 89)
        (mult:DF (reg:DF 88)
            (reg:DF 87))) -1 (nil)
    (nil))

(insn 43 42 44 18 ./StatUtilities.cc:42 (set (reg/v:DF 98 [ z ])
        (plus:DF (reg/v:DF 90 [ z ])
            (reg:DF 89))) -1 (nil)
    (nil))

(note 44 43 419 18 ("./StatUtilities.cc") 41)

(insn 419 44 45 18 ./StatUtilities.cc:41 (parallel [
            (set (reg:SI 82)
                (plus:SI (reg/v:SI 83 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 45 419 420 18 ./StatUtilities.cc:41 (set (reg/v:SI 91 [ i ])
        (reg:SI 82)) 40 {*movsi_1} (nil)
    (nil))

(insn 420 45 46 18 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 81)
                (plus:DI (reg:DI 84 [ ivtmp.319 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1 (nil)
    (nil))

(insn 46 420 47 18 ./StatUtilities.cc:41 (set (reg:DI 92 [ ivtmp.319 ])
        (reg:DI 81)) 81 {*movdi_1_rex64} (nil)
    (nil))

(insn 47 46 280 18 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 91 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 280 47 281 18 ("./StatUtilities.cc") 34)

(note 281 280 282 18 ("./StatUtilities.cc") 42)

(insn 282 281 283 18 ./StatUtilities.cc:42 (set (reg:DF 93)
        (mem:DF (plus:DI (mult:DI (reg:DI 92 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 283 282 284 18 ./StatUtilities.cc:42 (set (reg:DF 96)
        (minus:DF (reg:DF 93)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 284 283 285 18 ./StatUtilities.cc:42 (set (reg:DF 94)
        (mem:DF (plus:DI (mult:DI (reg:DI 92 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 285 284 286 18 ./StatUtilities.cc:42 (set (reg:DF 95)
        (minus:DF (reg:DF 94)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 286 285 287 18 ./StatUtilities.cc:42 (set (reg:DF 97)
        (mult:DF (reg:DF 96)
            (reg:DF 95))) -1 (nil)
    (nil))

(insn 287 286 288 18 ./StatUtilities.cc:42 (set (reg/v:DF 106 [ z ])
        (plus:DF (reg/v:DF 98 [ z ])
            (reg:DF 97))) -1 (nil)
    (nil))

(note 288 287 289 18 ("./StatUtilities.cc") 41)

(insn 289 288 290 18 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 99 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 290 289 291 18 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 100 [ ivtmp.319 ])
                (plus:DI (reg:DI 81)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 291 290 300 18 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 99 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 300 291 301 18 ("./StatUtilities.cc") 34)

(note 301 300 302 18 ("./StatUtilities.cc") 42)

(insn 302 301 303 18 ./StatUtilities.cc:42 (set (reg:DF 101)
        (mem:DF (plus:DI (mult:DI (reg:DI 100 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 303 302 304 18 ./StatUtilities.cc:42 (set (reg:DF 104)
        (minus:DF (reg:DF 101)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 304 303 305 18 ./StatUtilities.cc:42 (set (reg:DF 102)
        (mem:DF (plus:DI (mult:DI (reg:DI 100 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 305 304 306 18 ./StatUtilities.cc:42 (set (reg:DF 103)
        (minus:DF (reg:DF 102)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 306 305 307 18 ./StatUtilities.cc:42 (set (reg:DF 105)
        (mult:DF (reg:DF 104)
            (reg:DF 103))) -1 (nil)
    (nil))

(insn 307 306 308 18 ./StatUtilities.cc:42 (set (reg/v:DF 114 [ z ])
        (plus:DF (reg/v:DF 106 [ z ])
            (reg:DF 105))) -1 (nil)
    (nil))

(note 308 307 309 18 ("./StatUtilities.cc") 41)

(insn 309 308 310 18 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 107 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 310 309 311 18 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 108 [ ivtmp.319 ])
                (plus:DI (reg:DI 81)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 311 310 320 18 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 107 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 320 311 321 18 ("./StatUtilities.cc") 34)

(note 321 320 322 18 ("./StatUtilities.cc") 42)

(insn 322 321 323 18 ./StatUtilities.cc:42 (set (reg:DF 109)
        (mem:DF (plus:DI (mult:DI (reg:DI 108 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 323 322 324 18 ./StatUtilities.cc:42 (set (reg:DF 112)
        (minus:DF (reg:DF 109)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 324 323 325 18 ./StatUtilities.cc:42 (set (reg:DF 110)
        (mem:DF (plus:DI (mult:DI (reg:DI 108 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 325 324 326 18 ./StatUtilities.cc:42 (set (reg:DF 111)
        (minus:DF (reg:DF 110)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 326 325 327 18 ./StatUtilities.cc:42 (set (reg:DF 113)
        (mult:DF (reg:DF 112)
            (reg:DF 111))) -1 (nil)
    (nil))

(insn 327 326 328 18 ./StatUtilities.cc:42 (set (reg/v:DF 122 [ z ])
        (plus:DF (reg/v:DF 114 [ z ])
            (reg:DF 113))) -1 (nil)
    (nil))

(note 328 327 329 18 ("./StatUtilities.cc") 41)

(insn 329 328 330 18 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 115 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 330 329 331 18 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 116 [ ivtmp.319 ])
                (plus:DI (reg:DI 81)
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 331 330 340 18 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 115 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 340 331 341 18 ("./StatUtilities.cc") 34)

(note 341 340 342 18 ("./StatUtilities.cc") 42)

(insn 342 341 343 18 ./StatUtilities.cc:42 (set (reg:DF 117)
        (mem:DF (plus:DI (mult:DI (reg:DI 116 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 343 342 344 18 ./StatUtilities.cc:42 (set (reg:DF 120)
        (minus:DF (reg:DF 117)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 344 343 345 18 ./StatUtilities.cc:42 (set (reg:DF 118)
        (mem:DF (plus:DI (mult:DI (reg:DI 116 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 345 344 346 18 ./StatUtilities.cc:42 (set (reg:DF 119)
        (minus:DF (reg:DF 118)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 346 345 347 18 ./StatUtilities.cc:42 (set (reg:DF 121)
        (mult:DF (reg:DF 120)
            (reg:DF 119))) -1 (nil)
    (nil))

(insn 347 346 348 18 ./StatUtilities.cc:42 (set (reg/v:DF 130 [ z ])
        (plus:DF (reg/v:DF 122 [ z ])
            (reg:DF 121))) -1 (nil)
    (nil))

(note 348 347 349 18 ("./StatUtilities.cc") 41)

(insn 349 348 350 18 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 123 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 350 349 351 18 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 124 [ ivtmp.319 ])
                (plus:DI (reg:DI 81)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 351 350 360 18 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 123 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 360 351 361 18 ("./StatUtilities.cc") 34)

(note 361 360 362 18 ("./StatUtilities.cc") 42)

(insn 362 361 363 18 ./StatUtilities.cc:42 (set (reg:DF 125)
        (mem:DF (plus:DI (mult:DI (reg:DI 124 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 363 362 364 18 ./StatUtilities.cc:42 (set (reg:DF 128)
        (minus:DF (reg:DF 125)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 364 363 365 18 ./StatUtilities.cc:42 (set (reg:DF 126)
        (mem:DF (plus:DI (mult:DI (reg:DI 124 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 365 364 366 18 ./StatUtilities.cc:42 (set (reg:DF 127)
        (minus:DF (reg:DF 126)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 366 365 367 18 ./StatUtilities.cc:42 (set (reg:DF 129)
        (mult:DF (reg:DF 128)
            (reg:DF 127))) -1 (nil)
    (nil))

(insn 367 366 368 18 ./StatUtilities.cc:42 (set (reg/v:DF 138 [ z ])
        (plus:DF (reg/v:DF 130 [ z ])
            (reg:DF 129))) -1 (nil)
    (nil))

(note 368 367 369 18 ("./StatUtilities.cc") 41)

(insn 369 368 370 18 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 131 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 370 369 371 18 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 132 [ ivtmp.319 ])
                (plus:DI (reg:DI 81)
                    (const_int 5 [0x5])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 371 370 380 18 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 131 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 380 371 381 18 ("./StatUtilities.cc") 34)

(note 381 380 382 18 ("./StatUtilities.cc") 42)

(insn 382 381 383 18 ./StatUtilities.cc:42 (set (reg:DF 133)
        (mem:DF (plus:DI (mult:DI (reg:DI 132 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 383 382 384 18 ./StatUtilities.cc:42 (set (reg:DF 136)
        (minus:DF (reg:DF 133)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 384 383 385 18 ./StatUtilities.cc:42 (set (reg:DF 134)
        (mem:DF (plus:DI (mult:DI (reg:DI 132 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 385 384 386 18 ./StatUtilities.cc:42 (set (reg:DF 135)
        (minus:DF (reg:DF 134)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 386 385 387 18 ./StatUtilities.cc:42 (set (reg:DF 137)
        (mult:DF (reg:DF 136)
            (reg:DF 135))) -1 (nil)
    (nil))

(insn 387 386 388 18 ./StatUtilities.cc:42 (set (reg/v:DF 146 [ z ])
        (plus:DF (reg/v:DF 138 [ z ])
            (reg:DF 137))) -1 (nil)
    (nil))

(note 388 387 389 18 ("./StatUtilities.cc") 41)

(insn 389 388 390 18 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 139 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 390 389 391 18 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 140 [ ivtmp.319 ])
                (plus:DI (reg:DI 81)
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 391 390 400 18 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 139 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(note 400 391 401 18 ("./StatUtilities.cc") 34)

(note 401 400 402 18 ("./StatUtilities.cc") 42)

(insn 402 401 403 18 ./StatUtilities.cc:42 (set (reg:DF 141)
        (mem:DF (plus:DI (mult:DI (reg:DI 140 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 65 [ x ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 403 402 404 18 ./StatUtilities.cc:42 (set (reg:DF 144)
        (minus:DF (reg:DF 141)
            (reg/v:DF 62 [ mx ]))) -1 (nil)
    (nil))

(insn 404 403 405 18 ./StatUtilities.cc:42 (set (reg:DF 142)
        (mem:DF (plus:DI (mult:DI (reg:DI 140 [ ivtmp.319 ])
                    (const_int 8 [0x8]))
                (reg/v/f:DI 66 [ y ])) [2 S8 A64])) -1 (nil)
    (nil))

(insn 405 404 406 18 ./StatUtilities.cc:42 (set (reg:DF 143)
        (minus:DF (reg:DF 142)
            (reg/v:DF 61 [ my ]))) -1 (nil)
    (nil))

(insn 406 405 407 18 ./StatUtilities.cc:42 (set (reg:DF 145)
        (mult:DF (reg:DF 144)
            (reg:DF 143))) -1 (nil)
    (nil))

(insn 407 406 408 18 ./StatUtilities.cc:42 (set (reg/v:DF 90 [ z ])
        (plus:DF (reg/v:DF 146 [ z ])
            (reg:DF 145))) -1 (nil)
    (nil))

(note 408 407 409 18 ("./StatUtilities.cc") 41)

(insn 409 408 410 18 ./StatUtilities.cc:41 (parallel [
            (set (reg/v:SI 83 [ i ])
                (plus:SI (reg:SI 82)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*addsi_1} (nil)
    (nil))

(insn 410 409 411 18 ./StatUtilities.cc:41 (parallel [
            (set (reg:DI 84 [ ivtmp.319 ])
                (plus:DI (reg:DI 81)
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 203 {*adddi_1_rex64} (nil)
    (nil))

(insn 411 410 412 18 ./StatUtilities.cc:41 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ i ])
            (reg/v:SI 67 [ n ]))) -1 (nil)
    (nil))

(jump_insn 412 411 417 18 ./StatUtilities.cc:41 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:DI 49)
            (pc))) 533 {*jcc_1} (nil)
    (expr_list:REG_BR_PROB (const_int 1000 [0x3e8])
        (nil)))
;; End of basic block 18, registers live:
 (nil)

;; Start of basic block 19, registers live: (nil)
(note 417 412 449 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(jump_insn 449 417 450 19 (set (pc)
        (label_ref 33)) -1 (nil)
    (nil))
;; End of basic block 19, registers live:
 (nil)

(barrier 450 449 0)

