// Seed: 30474196
module module_0 ();
  assign id_1 = id_1;
  module_3(
      id_1, id_1, id_1
  );
  assign id_1 = id_1 ? 1 == 1 : 1 ? 1 : id_1;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input wand id_2
);
  tri0 id_4 = 1 != 1;
  module_0();
  assign id_0 = id_2;
endmodule
module module_2 ();
  assign id_1 = id_1 == id_1;
  id_2 :
  assert property (@(posedge id_1) 1)
  else $display;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
