{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608706994341 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608706994363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 16:03:13 2020 " "Processing started: Wed Dec 23 16:03:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608706994363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608706994363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off single_cycle_process -c single_cycle_process " "Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_process -c single_cycle_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608706994364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608706998431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608706998431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_digit.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_digit " "Found entity 1: seg_digit" {  } { { "seg_digit.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "update_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file update_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 update_pc " "Found entity 1: update_pc" {  } { { "update_pc.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/update_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034480 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1608707034497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file register_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_memory " "Found entity 1: register_memory" {  } { { "register_memory.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/register_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_process.v 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_cycle_process " "Found entity 1: single_cycle_process" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ex " "Found entity 1: sign_ex" {  } { { "sign_ex.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/sign_ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034614 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll.v(9) " "Verilog HDL information at clk_dll.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/clk_dll.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608707034628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll " "Found entity 1: clk_dll" {  } { { "clk_dll.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/clk_dll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mips.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mips " "Found entity 1: alu_mips" {  } { { "alu_mips.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/alu_mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608707034680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707034680 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(12) " "Verilog HDL Instantiation warning at seg.v(12): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034682 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(13) " "Verilog HDL Instantiation warning at seg.v(13): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034683 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(34) " "Verilog HDL Instantiation warning at seg.v(34): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034683 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(35) " "Verilog HDL Instantiation warning at seg.v(35): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034683 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(36) " "Verilog HDL Instantiation warning at seg.v(36): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034683 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(37) " "Verilog HDL Instantiation warning at seg.v(37): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034683 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(39) " "Verilog HDL Instantiation warning at seg.v(39): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034683 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "seg.v(40) " "Verilog HDL Instantiation warning at seg.v(40): instance has no name" {  } { { "seg.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034683 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(46) " "Verilog HDL Instantiation warning at single_cycle_process.v(46): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034685 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(47) " "Verilog HDL Instantiation warning at single_cycle_process.v(47): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034686 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(58) " "Verilog HDL Instantiation warning at single_cycle_process.v(58): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034686 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(59) " "Verilog HDL Instantiation warning at single_cycle_process.v(59): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 59 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034687 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(60) " "Verilog HDL Instantiation warning at single_cycle_process.v(60): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034687 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(68) " "Verilog HDL Instantiation warning at single_cycle_process.v(68): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 68 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034687 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(69) " "Verilog HDL Instantiation warning at single_cycle_process.v(69): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 69 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034687 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(71) " "Verilog HDL Instantiation warning at single_cycle_process.v(71): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034687 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(72) " "Verilog HDL Instantiation warning at single_cycle_process.v(72): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034687 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(74) " "Verilog HDL Instantiation warning at single_cycle_process.v(74): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 74 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034687 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(83) " "Verilog HDL Instantiation warning at single_cycle_process.v(83): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 83 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034687 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(84) " "Verilog HDL Instantiation warning at single_cycle_process.v(84): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 84 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034687 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(86) " "Verilog HDL Instantiation warning at single_cycle_process.v(86): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 86 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034687 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "single_cycle_process.v(89) " "Verilog HDL Instantiation warning at single_cycle_process.v(89): instance has no name" {  } { { "single_cycle_process.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 89 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1608707034687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "single_cycle_process " "Elaborating entity \"single_cycle_process\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608707034877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll clk_dll:comb_3 " "Elaborating entity \"clk_dll\" for hierarchy \"clk_dll:comb_3\"" {  } { { "single_cycle_process.v" "comb_3" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_dll.v(19) " "Verilog HDL assignment warning at clk_dll.v(19): truncated value with size 32 to match size of target (25)" {  } { { "clk_dll.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/clk_dll.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608707035015 "|single_cycle_process|clk_dll:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:comb_4 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:comb_4\"" {  } { { "single_cycle_process.v" "comb_4" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035069 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[49\] 0 instruction_memory.v(5) " "Net \"mem\[49\]\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608707035104 "|single_cycle_process|instruction_memory:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:comb_92 " "Elaborating entity \"control\" for hierarchy \"control:comb_92\"" {  } { { "single_cycle_process.v" "comb_92" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec aludec:comb_93 " "Elaborating entity \"aludec\" for hierarchy \"aludec:comb_93\"" {  } { { "single_cycle_process.v" "comb_93" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ex sign_ex:comb_94 " "Elaborating entity \"sign_ex\" for hierarchy \"sign_ex:comb_94\"" {  } { { "single_cycle_process.v" "comb_94" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_memory register_memory:comb_111 " "Elaborating entity \"register_memory\" for hierarchy \"register_memory:comb_111\"" {  } { { "single_cycle_process.v" "comb_111" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:comb_112 " "Elaborating entity \"mux\" for hierarchy \"mux:comb_112\"" {  } { { "single_cycle_process.v" "comb_112" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mips alu_mips:comb_113 " "Elaborating entity \"alu_mips\" for hierarchy \"alu_mips:comb_113\"" {  } { { "single_cycle_process.v" "comb_113" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035375 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt alu_mips.v(17) " "Verilog HDL Always Construct warning at alu_mips.v(17): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_mips.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/alu_mips.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608707035408 "|single_cycle_process|alu_mips:comb_113"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_mips.v(22) " "Verilog HDL assignment warning at alu_mips.v(22): truncated value with size 32 to match size of target (1)" {  } { { "alu_mips.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/alu_mips.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608707035408 "|single_cycle_process|alu_mips:comb_113"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:comb_114 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:comb_114\"" {  } { { "single_cycle_process.v" "comb_114" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035419 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "idx data_memory.v(16) " "Verilog HDL Always Construct warning at data_memory.v(16): variable \"idx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "data_memory.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/data_memory.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608707035475 "|single_cycle_process|data_memory:comb_114"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "update_pc update_pc:comb_157 " "Elaborating entity \"update_pc\" for hierarchy \"update_pc:comb_157\"" {  } { { "single_cycle_process.v" "comb_157" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:comb_158 " "Elaborating entity \"seg\" for hierarchy \"seg:comb_158\"" {  } { { "single_cycle_process.v" "comb_158" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/single_cycle_process.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd seg:comb_158\|bin2bcd:comb_3 " "Elaborating entity \"bin2bcd\" for hierarchy \"seg:comb_158\|bin2bcd:comb_3\"" {  } { { "seg.v" "comb_3" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(11) " "Verilog HDL assignment warning at bin2bcd.v(11): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/bin2bcd.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608707035615 "|single_cycle_process|seg:comb_158|bin2bcd:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(12) " "Verilog HDL assignment warning at bin2bcd.v(12): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/bin2bcd.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608707035615 "|single_cycle_process|seg:comb_158|bin2bcd:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(13) " "Verilog HDL assignment warning at bin2bcd.v(13): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/bin2bcd.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608707035615 "|single_cycle_process|seg:comb_158|bin2bcd:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(14) " "Verilog HDL assignment warning at bin2bcd.v(14): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/bin2bcd.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608707035616 "|single_cycle_process|seg:comb_158|bin2bcd:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(15) " "Verilog HDL assignment warning at bin2bcd.v(15): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/bin2bcd.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608707035616 "|single_cycle_process|seg:comb_158|bin2bcd:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_digit seg:comb_158\|seg_digit:comb_80 " "Elaborating entity \"seg_digit\" for hierarchy \"seg:comb_158\|seg_digit:comb_80\"" {  } { { "seg.v" "comb_80" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/seg.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707035624 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "register_memory:comb_111\|reg_mem " "RAM logic \"register_memory:comb_111\|reg_mem\" is uninferred due to asynchronous read logic" {  } { { "register_memory.v" "reg_mem" { Text "C:/intelFPGA_lite/18.1/SingleCycleProcess/register_memory.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1608707037245 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1608707037245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608707043714 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608707050825 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/SingleCycleProcess/output_files/single_cycle_process.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/SingleCycleProcess/output_files/single_cycle_process.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707051220 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608707052026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608707052026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1289 " "Implemented 1289 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608707052565 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608707052565 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1245 " "Implemented 1245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608707052565 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608707052565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608707052653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 16:04:12 2020 " "Processing ended: Wed Dec 23 16:04:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608707052653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608707052653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608707052653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608707052653 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1608707057274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608707057304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 16:04:14 2020 " "Processing started: Wed Dec 23 16:04:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608707057304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608707057304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off single_cycle_process -c single_cycle_process " "Command: quartus_fit --read_settings_files=off --write_settings_files=off single_cycle_process -c single_cycle_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608707057304 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608707061485 ""}
{ "Info" "0" "" "Project  = single_cycle_process" {  } {  } 0 0 "Project  = single_cycle_process" 0 0 "Fitter" 0 0 1608707061489 ""}
{ "Info" "0" "" "Revision = single_cycle_process" {  } {  } 0 0 "Revision = single_cycle_process" 0 0 "Fitter" 0 0 1608707061491 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608707062022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608707062023 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "single_cycle_process 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"single_cycle_process\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608707062093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608707062246 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608707062246 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608707063556 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608707063804 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608707065168 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1608707091951 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 25 global CLKCTRL_G6 " "clk~inputCLKENA0 with 25 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1608707092438 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1608707092438 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608707092440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608707092545 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608707092551 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608707092560 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608707092576 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608707092577 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608707092584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608707092588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1608707092592 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608707092592 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:28 " "Fitter preparation operations ending: elapsed time is 00:00:28" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608707093095 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "single_cycle_process.sdc " "Synopsys Design Constraints File file not found: 'single_cycle_process.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608707110560 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608707110562 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1608707110595 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1608707110597 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608707110600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608707110667 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1608707111051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:34 " "Fitter placement preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608707145064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608707170335 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608707174758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608707174758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608707177605 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/SingleCycleProcess/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608707190672 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608707190672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608707221333 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608707221333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608707221337 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.53 " "Total time spent on timing analysis during the Fitter is 5.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608707235742 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608707235891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608707240666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608707240668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608707244420 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608707255594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/SingleCycleProcess/output_files/single_cycle_process.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/SingleCycleProcess/output_files/single_cycle_process.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608707256863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6229 " "Peak virtual memory: 6229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608707259377 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 16:07:39 2020 " "Processing ended: Wed Dec 23 16:07:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608707259377 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:25 " "Elapsed time: 00:03:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608707259377 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:01 " "Total CPU time (on all processors): 00:05:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608707259377 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608707259377 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608707263160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608707263189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 16:07:42 2020 " "Processing started: Wed Dec 23 16:07:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608707263189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608707263189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off single_cycle_process -c single_cycle_process " "Command: quartus_asm --read_settings_files=off --write_settings_files=off single_cycle_process -c single_cycle_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608707263189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1608707266765 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608707286867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608707287805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 16:08:07 2020 " "Processing ended: Wed Dec 23 16:08:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608707287805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608707287805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608707287805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608707287805 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608707288870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608707290753 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608707290781 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 23 16:08:09 2020 " "Processing started: Wed Dec 23 16:08:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608707290781 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608707290781 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta single_cycle_process -c single_cycle_process " "Command: quartus_sta single_cycle_process -c single_cycle_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608707290781 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1608707291283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608707293297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608707293297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707293419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707293419 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "single_cycle_process.sdc " "Synopsys Design Constraints File file not found: 'single_cycle_process.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608707294370 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707294371 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_dll:comb_3\|out_clk clk_dll:comb_3\|out_clk " "create_clock -period 1.000 -name clk_dll:comb_3\|out_clk clk_dll:comb_3\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608707294378 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608707294378 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608707294378 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608707294395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608707295163 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608707295169 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608707295213 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608707295847 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608707295847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.997 " "Worst-case setup slack is -12.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707295864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707295864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.997           -3493.302 clk_dll:comb_3\|out_clk  " "  -12.997           -3493.302 clk_dll:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707295864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.949             -46.133 clk  " "   -4.949             -46.133 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707295864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707295864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707295969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707295969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk  " "    0.385               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707295969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 clk_dll:comb_3\|out_clk  " "    1.012               0.000 clk_dll:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707295969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707295969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608707295989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608707296009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707296030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707296030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -265.181 clk_dll:comb_3\|out_clk  " "   -0.394            -265.181 clk_dll:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707296030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -16.871 clk  " "   -0.394             -16.871 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707296030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707296030 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608707296056 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608707296154 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608707299230 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608707300318 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608707300444 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608707300444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.916 " "Worst-case setup slack is -12.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707300456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707300456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.916           -3418.061 clk_dll:comb_3\|out_clk  " "  -12.916           -3418.061 clk_dll:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707300456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.034             -47.957 clk  " "   -5.034             -47.957 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707300456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707300456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.390 " "Worst-case hold slack is 0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707300559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707300559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 clk  " "    0.390               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707300559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.005               0.000 clk_dll:comb_3\|out_clk  " "    1.005               0.000 clk_dll:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707300559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707300559 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608707300577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608707300596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.397 " "Worst-case minimum pulse width slack is -0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707300617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707300617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.397             -18.243 clk  " "   -0.397             -18.243 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707300617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -259.429 clk_dll:comb_3\|out_clk  " "   -0.394            -259.429 clk_dll:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707300617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707300617 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608707300642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608707301051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608707303982 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608707305350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608707305405 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608707305405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.205 " "Worst-case setup slack is -7.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707305418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707305418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.205           -1981.225 clk_dll:comb_3\|out_clk  " "   -7.205           -1981.225 clk_dll:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707305418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.038             -16.422 clk  " "   -3.038             -16.422 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707305418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707305418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.189 " "Worst-case hold slack is 0.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707305466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707305466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clk  " "    0.189               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707305466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 clk_dll:comb_3\|out_clk  " "    0.501               0.000 clk_dll:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707305466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707305466 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608707305478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608707305493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.420 " "Worst-case minimum pulse width slack is -0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707305511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707305511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.420              -3.204 clk  " "   -0.420              -3.204 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707305511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115             -17.668 clk_dll:comb_3\|out_clk  " "   -0.115             -17.668 clk_dll:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707305511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707305511 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608707305538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608707306902 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608707306940 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608707306940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.474 " "Worst-case setup slack is -6.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707306956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707306956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.474           -1764.679 clk_dll:comb_3\|out_clk  " "   -6.474           -1764.679 clk_dll:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707306956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.602             -13.989 clk  " "   -2.602             -13.989 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707306956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707306956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707307020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707307020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk  " "    0.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707307020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clk_dll:comb_3\|out_clk  " "    0.454               0.000 clk_dll:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707307020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707307020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608707307031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608707307043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.424 " "Worst-case minimum pulse width slack is -0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707307059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707307059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.424              -3.184 clk  " "   -0.424              -3.184 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707307059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -4.255 clk_dll:comb_3\|out_clk  " "   -0.053              -4.255 clk_dll:comb_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608707307059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608707307059 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608707310075 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608707310077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5132 " "Peak virtual memory: 5132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608707310342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 23 16:08:30 2020 " "Processing ended: Wed Dec 23 16:08:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608707310342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608707310342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608707310342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608707310342 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608707311380 ""}
