{
  "module_name": "dcore0_sync_mngr_glbl_regs.h",
  "hash_id": "2c932688415321d328eed0848217c1412bc4f15347279b9af0d07280374f5b0c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_sync_mngr_glbl_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_SYNC_MNGR_GLBL_REGS_H_\n#define ASIC_REG_DCORE0_SYNC_MNGR_GLBL_REGS_H_\n\n \n\n#define mmDCORE0_SYNC_MNGR_GLBL_SM_SEI_MASK 0x411E000\n\n#define mmDCORE0_SYNC_MNGR_GLBL_SM_SEI_CAUSE 0x411E004\n\n#define mmDCORE0_SYNC_MNGR_GLBL_L2H_CPMR_L 0x411E008\n\n#define mmDCORE0_SYNC_MNGR_GLBL_L2H_CPMR_H 0x411E00C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_L2H_MASK_L 0x411E020\n\n#define mmDCORE0_SYNC_MNGR_GLBL_L2H_MASK_H 0x411E024\n\n#define mmDCORE0_SYNC_MNGR_GLBL_ASID_SEC 0x411E030\n\n#define mmDCORE0_SYNC_MNGR_GLBL_ASID_PRIV_ONLY 0x411E034\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DELAY 0x411E038\n\n#define mmDCORE0_SYNC_MNGR_GLBL_PI_SIZE 0x411E03C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_SOB_ONLY 0x411E040\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INTR 0x411E044\n\n#define mmDCORE0_SYNC_MNGR_GLBL_ASID_NONE_SEC_PRIV 0x411E048\n\n#define mmDCORE0_SYNC_MNGR_GLBL_PI_INC_MODE_SIZE 0x411E04C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_0 0x411E050\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_1 0x411E054\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_2 0x411E058\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_3 0x411E05C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_4 0x411E060\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_5 0x411E064\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_6 0x411E068\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_7 0x411E06C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_8 0x411E070\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_9 0x411E074\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_10 0x411E078\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_11 0x411E07C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_12 0x411E080\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_13 0x411E084\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_14 0x411E088\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_15 0x411E08C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_16 0x411E090\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_17 0x411E094\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_18 0x411E098\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_19 0x411E09C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_20 0x411E0A0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_21 0x411E0A4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_22 0x411E0A8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_23 0x411E0AC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_24 0x411E0B0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_25 0x411E0B4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_26 0x411E0B8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_27 0x411E0BC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_28 0x411E0C0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_29 0x411E0C4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_30 0x411E0C8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_31 0x411E0CC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_32 0x411E0D0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_33 0x411E0D4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_34 0x411E0D8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_35 0x411E0DC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_36 0x411E0E0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_37 0x411E0E4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_38 0x411E0E8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_39 0x411E0EC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_40 0x411E0F0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_41 0x411E0F4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_42 0x411E0F8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_43 0x411E0FC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_44 0x411E100\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_45 0x411E104\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_46 0x411E108\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_47 0x411E10C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_48 0x411E110\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_49 0x411E114\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_50 0x411E118\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_51 0x411E11C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_52 0x411E120\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_53 0x411E124\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_54 0x411E128\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_55 0x411E12C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_56 0x411E130\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_57 0x411E134\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_58 0x411E138\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_59 0x411E13C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_60 0x411E140\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_61 0x411E144\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_62 0x411E148\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_63 0x411E14C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_0 0x411E150\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_1 0x411E154\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_2 0x411E158\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_3 0x411E15C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_4 0x411E160\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_5 0x411E164\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_6 0x411E168\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_7 0x411E16C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_8 0x411E170\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_9 0x411E174\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_10 0x411E178\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_11 0x411E17C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_12 0x411E180\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_13 0x411E184\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_14 0x411E188\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_15 0x411E18C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_16 0x411E190\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_17 0x411E194\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_18 0x411E198\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_19 0x411E19C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_20 0x411E1A0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_21 0x411E1A4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_22 0x411E1A8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_23 0x411E1AC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_24 0x411E1B0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_25 0x411E1B4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_26 0x411E1B8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_27 0x411E1BC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_28 0x411E1C0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_29 0x411E1C4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_30 0x411E1C8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_31 0x411E1CC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_32 0x411E1D0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_33 0x411E1D4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_34 0x411E1D8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_35 0x411E1DC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_36 0x411E1E0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_37 0x411E1E4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_38 0x411E1E8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_39 0x411E1EC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_40 0x411E1F0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_41 0x411E1F4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_42 0x411E1F8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_43 0x411E1FC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_44 0x411E200\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_45 0x411E204\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_46 0x411E208\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_47 0x411E20C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_48 0x411E210\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_49 0x411E214\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_50 0x411E218\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_51 0x411E21C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_52 0x411E220\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_53 0x411E224\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_54 0x411E228\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_55 0x411E22C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_56 0x411E230\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_57 0x411E234\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_58 0x411E238\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_59 0x411E23C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_60 0x411E240\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_61 0x411E244\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_62 0x411E248\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_63 0x411E24C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_0 0x411E250\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_1 0x411E254\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_2 0x411E258\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_3 0x411E25C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_4 0x411E260\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_5 0x411E264\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_6 0x411E268\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_7 0x411E26C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_8 0x411E270\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_9 0x411E274\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_10 0x411E278\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_11 0x411E27C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_12 0x411E280\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_13 0x411E284\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_14 0x411E288\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_15 0x411E28C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_16 0x411E290\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_17 0x411E294\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_18 0x411E298\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_19 0x411E29C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_20 0x411E2A0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_21 0x411E2A4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_22 0x411E2A8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_23 0x411E2AC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_24 0x411E2B0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_25 0x411E2B4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_26 0x411E2B8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_27 0x411E2BC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_28 0x411E2C0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_29 0x411E2C4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_30 0x411E2C8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_31 0x411E2CC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_32 0x411E2D0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_33 0x411E2D4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_34 0x411E2D8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_35 0x411E2DC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_36 0x411E2E0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_37 0x411E2E4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_38 0x411E2E8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_39 0x411E2EC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_40 0x411E2F0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_41 0x411E2F4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_42 0x411E2F8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_43 0x411E2FC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_44 0x411E300\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_45 0x411E304\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_46 0x411E308\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_47 0x411E30C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_48 0x411E310\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_49 0x411E314\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_50 0x411E318\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_51 0x411E31C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_52 0x411E320\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_53 0x411E324\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_54 0x411E328\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_55 0x411E32C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_56 0x411E330\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_57 0x411E334\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_58 0x411E338\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_59 0x411E33C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_60 0x411E340\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_61 0x411E344\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_62 0x411E348\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_63 0x411E34C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_0 0x411E350\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_1 0x411E354\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_2 0x411E358\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_3 0x411E35C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_4 0x411E360\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_5 0x411E364\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_6 0x411E368\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_7 0x411E36C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_8 0x411E370\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_9 0x411E374\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_10 0x411E378\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_11 0x411E37C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_12 0x411E380\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_13 0x411E384\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_14 0x411E388\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_15 0x411E38C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_16 0x411E390\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_17 0x411E394\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_18 0x411E398\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_19 0x411E39C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_20 0x411E3A0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_21 0x411E3A4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_22 0x411E3A8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_23 0x411E3AC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_24 0x411E3B0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_25 0x411E3B4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_26 0x411E3B8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_27 0x411E3BC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_28 0x411E3C0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_29 0x411E3C4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_30 0x411E3C8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_31 0x411E3CC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_32 0x411E3D0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_33 0x411E3D4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_34 0x411E3D8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_35 0x411E3DC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_36 0x411E3E0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_37 0x411E3E4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_38 0x411E3E8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_39 0x411E3EC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_40 0x411E3F0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_41 0x411E3F4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_42 0x411E3F8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_43 0x411E3FC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_44 0x411E400\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_45 0x411E404\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_46 0x411E408\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_47 0x411E40C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_48 0x411E410\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_49 0x411E414\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_50 0x411E418\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_51 0x411E41C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_52 0x411E420\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_53 0x411E424\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_54 0x411E428\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_55 0x411E42C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_56 0x411E430\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_57 0x411E434\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_58 0x411E438\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_59 0x411E43C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_60 0x411E440\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_61 0x411E444\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_62 0x411E448\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_PI_63 0x411E44C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_0 0x411E450\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_1 0x411E454\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_2 0x411E458\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_3 0x411E45C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_4 0x411E460\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_5 0x411E464\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_6 0x411E468\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_7 0x411E46C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_8 0x411E470\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_9 0x411E474\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_10 0x411E478\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_11 0x411E47C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_12 0x411E480\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_13 0x411E484\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_14 0x411E488\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_15 0x411E48C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_16 0x411E490\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_17 0x411E494\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_18 0x411E498\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_19 0x411E49C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_20 0x411E4A0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_21 0x411E4A4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_22 0x411E4A8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_23 0x411E4AC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_24 0x411E4B0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_25 0x411E4B4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_26 0x411E4B8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_27 0x411E4BC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_28 0x411E4C0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_29 0x411E4C4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_30 0x411E4C8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_31 0x411E4CC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_32 0x411E4D0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_33 0x411E4D4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_34 0x411E4D8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_35 0x411E4DC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_36 0x411E4E0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_37 0x411E4E4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_38 0x411E4E8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_39 0x411E4EC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_40 0x411E4F0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_41 0x411E4F4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_42 0x411E4F8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_43 0x411E4FC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_44 0x411E500\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_45 0x411E504\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_46 0x411E508\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_47 0x411E50C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_48 0x411E510\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_49 0x411E514\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_50 0x411E518\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_51 0x411E51C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_52 0x411E520\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_53 0x411E524\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_54 0x411E528\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_55 0x411E52C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_56 0x411E530\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_57 0x411E534\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_58 0x411E538\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_59 0x411E53C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_60 0x411E540\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_61 0x411E544\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_62 0x411E548\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_SEC_63 0x411E54C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_0 0x411E550\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_1 0x411E554\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_2 0x411E558\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_3 0x411E55C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_4 0x411E560\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_5 0x411E564\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_6 0x411E568\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_7 0x411E56C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_8 0x411E570\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_9 0x411E574\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_10 0x411E578\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_11 0x411E57C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_12 0x411E580\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_13 0x411E584\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_14 0x411E588\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_15 0x411E58C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_16 0x411E590\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_17 0x411E594\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_18 0x411E598\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_19 0x411E59C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_20 0x411E5A0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_21 0x411E5A4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_22 0x411E5A8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_23 0x411E5AC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_24 0x411E5B0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_25 0x411E5B4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_26 0x411E5B8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_27 0x411E5BC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_28 0x411E5C0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_29 0x411E5C4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_30 0x411E5C8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_31 0x411E5CC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_32 0x411E5D0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_33 0x411E5D4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_34 0x411E5D8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_35 0x411E5DC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_36 0x411E5E0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_37 0x411E5E4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_38 0x411E5E8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_39 0x411E5EC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_40 0x411E5F0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_41 0x411E5F4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_42 0x411E5F8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_43 0x411E5FC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_44 0x411E600\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_45 0x411E604\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_46 0x411E608\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_47 0x411E60C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_48 0x411E610\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_49 0x411E614\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_50 0x411E618\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_51 0x411E61C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_52 0x411E620\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_53 0x411E624\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_54 0x411E628\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_55 0x411E62C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_56 0x411E630\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_57 0x411E634\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_58 0x411E638\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_59 0x411E63C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_60 0x411E640\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_61 0x411E644\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_62 0x411E648\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_L_63 0x411E64C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_0 0x411E650\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_1 0x411E654\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_2 0x411E658\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_3 0x411E65C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_4 0x411E660\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_5 0x411E664\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_6 0x411E668\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_7 0x411E66C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_8 0x411E670\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_9 0x411E674\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_10 0x411E678\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_11 0x411E67C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_12 0x411E680\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_13 0x411E684\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_14 0x411E688\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_15 0x411E68C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_16 0x411E690\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_17 0x411E694\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_18 0x411E698\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_19 0x411E69C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_20 0x411E6A0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_21 0x411E6A4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_22 0x411E6A8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_23 0x411E6AC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_24 0x411E6B0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_25 0x411E6B4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_26 0x411E6B8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_27 0x411E6BC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_28 0x411E6C0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_29 0x411E6C4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_30 0x411E6C8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_31 0x411E6CC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_32 0x411E6D0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_33 0x411E6D4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_34 0x411E6D8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_35 0x411E6DC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_36 0x411E6E0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_37 0x411E6E4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_38 0x411E6E8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_39 0x411E6EC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_40 0x411E6F0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_41 0x411E6F4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_42 0x411E6F8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_43 0x411E6FC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_44 0x411E700\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_45 0x411E704\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_46 0x411E708\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_47 0x411E70C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_48 0x411E710\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_49 0x411E714\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_50 0x411E718\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_51 0x411E71C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_52 0x411E720\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_53 0x411E724\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_54 0x411E728\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_55 0x411E72C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_56 0x411E730\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_57 0x411E734\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_58 0x411E738\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_59 0x411E73C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_60 0x411E740\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_61 0x411E744\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_62 0x411E748\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_ADDR_H_63 0x411E74C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_0 0x411E750\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_1 0x411E754\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_2 0x411E758\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_3 0x411E75C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_4 0x411E760\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_5 0x411E764\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_6 0x411E768\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_7 0x411E76C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_8 0x411E770\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_9 0x411E774\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_10 0x411E778\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_11 0x411E77C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_12 0x411E780\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_13 0x411E784\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_14 0x411E788\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_15 0x411E78C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_16 0x411E790\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_17 0x411E794\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_18 0x411E798\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_19 0x411E79C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_20 0x411E7A0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_21 0x411E7A4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_22 0x411E7A8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_23 0x411E7AC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_24 0x411E7B0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_25 0x411E7B4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_26 0x411E7B8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_27 0x411E7BC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_28 0x411E7C0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_29 0x411E7C4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_30 0x411E7C8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_31 0x411E7CC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_32 0x411E7D0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_33 0x411E7D4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_34 0x411E7D8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_35 0x411E7DC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_36 0x411E7E0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_37 0x411E7E4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_38 0x411E7E8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_39 0x411E7EC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_40 0x411E7F0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_41 0x411E7F4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_42 0x411E7F8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_43 0x411E7FC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_44 0x411E800\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_45 0x411E804\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_46 0x411E808\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_47 0x411E80C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_48 0x411E810\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_49 0x411E814\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_50 0x411E818\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_51 0x411E81C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_52 0x411E820\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_53 0x411E824\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_54 0x411E828\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_55 0x411E82C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_56 0x411E830\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_57 0x411E834\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_58 0x411E838\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_59 0x411E83C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_60 0x411E840\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_61 0x411E844\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_62 0x411E848\n\n#define mmDCORE0_SYNC_MNGR_GLBL_LBW_DATA_63 0x411E84C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_0 0x411E850\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_1 0x411E854\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_2 0x411E858\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_3 0x411E85C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_4 0x411E860\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_5 0x411E864\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_6 0x411E868\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_7 0x411E86C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_8 0x411E870\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_9 0x411E874\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_10 0x411E878\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_11 0x411E87C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_12 0x411E880\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_13 0x411E884\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_14 0x411E888\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_15 0x411E88C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_16 0x411E890\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_17 0x411E894\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_18 0x411E898\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_19 0x411E89C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_20 0x411E8A0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_21 0x411E8A4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_22 0x411E8A8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_23 0x411E8AC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_24 0x411E8B0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_25 0x411E8B4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_26 0x411E8B8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_27 0x411E8BC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_28 0x411E8C0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_29 0x411E8C4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_30 0x411E8C8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_31 0x411E8CC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_32 0x411E8D0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_33 0x411E8D4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_34 0x411E8D8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_35 0x411E8DC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_36 0x411E8E0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_37 0x411E8E4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_38 0x411E8E8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_39 0x411E8EC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_40 0x411E8F0\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_41 0x411E8F4\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_42 0x411E8F8\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_43 0x411E8FC\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_44 0x411E900\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_45 0x411E904\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_46 0x411E908\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_47 0x411E90C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_48 0x411E910\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_49 0x411E914\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_50 0x411E918\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_51 0x411E91C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_52 0x411E920\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_53 0x411E924\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_54 0x411E928\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_55 0x411E92C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_56 0x411E930\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_57 0x411E934\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_58 0x411E938\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_59 0x411E93C\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_60 0x411E940\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_61 0x411E944\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_62 0x411E948\n\n#define mmDCORE0_SYNC_MNGR_GLBL_CQ_INC_MODE_63 0x411E94C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}