Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Apr 26 14:58:13 2018
| Host         : Ericks-Laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file Complete_MIPS_methodology_drc_routed.rpt -rpx Complete_MIPS_methodology_drc_routed.rpx
| Design       : Complete_MIPS
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 84
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-10  | Warning  | Wide multiplier               | 4          |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 11         |
| TIMING-18 | Warning  | Missing input or output delay | 5          |
| TIMING-20 | Warning  | Non-clocked latch             | 64         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at CPU/HI0 of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at CPU/HI0__0 of size 16x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at CPU/HI0__1 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#4 Warning
Wide multiplier  
Detected multiplier at CPU/HI0__2 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin display/ans_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin display/ans_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin display/ans_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin display/ans_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin display/segment_dis_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin display/segment_dis_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin display/segment_dis_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin display/segment_dis_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin display/segment_dis_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin display/segment_dis_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin display/segment_dis_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btnL relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btnR relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch CPU/HI_reg[0] cannot be properly analyzed as its control pin CPU/HI_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch CPU/HI_reg[10] cannot be properly analyzed as its control pin CPU/HI_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch CPU/HI_reg[11] cannot be properly analyzed as its control pin CPU/HI_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch CPU/HI_reg[12] cannot be properly analyzed as its control pin CPU/HI_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch CPU/HI_reg[13] cannot be properly analyzed as its control pin CPU/HI_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch CPU/HI_reg[14] cannot be properly analyzed as its control pin CPU/HI_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch CPU/HI_reg[15] cannot be properly analyzed as its control pin CPU/HI_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch CPU/HI_reg[16] cannot be properly analyzed as its control pin CPU/HI_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch CPU/HI_reg[17] cannot be properly analyzed as its control pin CPU/HI_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch CPU/HI_reg[18] cannot be properly analyzed as its control pin CPU/HI_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch CPU/HI_reg[19] cannot be properly analyzed as its control pin CPU/HI_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch CPU/HI_reg[1] cannot be properly analyzed as its control pin CPU/HI_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch CPU/HI_reg[20] cannot be properly analyzed as its control pin CPU/HI_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch CPU/HI_reg[21] cannot be properly analyzed as its control pin CPU/HI_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch CPU/HI_reg[22] cannot be properly analyzed as its control pin CPU/HI_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch CPU/HI_reg[23] cannot be properly analyzed as its control pin CPU/HI_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch CPU/HI_reg[24] cannot be properly analyzed as its control pin CPU/HI_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch CPU/HI_reg[25] cannot be properly analyzed as its control pin CPU/HI_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch CPU/HI_reg[26] cannot be properly analyzed as its control pin CPU/HI_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch CPU/HI_reg[27] cannot be properly analyzed as its control pin CPU/HI_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch CPU/HI_reg[28] cannot be properly analyzed as its control pin CPU/HI_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch CPU/HI_reg[29] cannot be properly analyzed as its control pin CPU/HI_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch CPU/HI_reg[2] cannot be properly analyzed as its control pin CPU/HI_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch CPU/HI_reg[30] cannot be properly analyzed as its control pin CPU/HI_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch CPU/HI_reg[31] cannot be properly analyzed as its control pin CPU/HI_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch CPU/HI_reg[3] cannot be properly analyzed as its control pin CPU/HI_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch CPU/HI_reg[4] cannot be properly analyzed as its control pin CPU/HI_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch CPU/HI_reg[5] cannot be properly analyzed as its control pin CPU/HI_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch CPU/HI_reg[6] cannot be properly analyzed as its control pin CPU/HI_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch CPU/HI_reg[7] cannot be properly analyzed as its control pin CPU/HI_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch CPU/HI_reg[8] cannot be properly analyzed as its control pin CPU/HI_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch CPU/HI_reg[9] cannot be properly analyzed as its control pin CPU/HI_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch CPU/LO_reg[0] cannot be properly analyzed as its control pin CPU/LO_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch CPU/LO_reg[10] cannot be properly analyzed as its control pin CPU/LO_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch CPU/LO_reg[11] cannot be properly analyzed as its control pin CPU/LO_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch CPU/LO_reg[12] cannot be properly analyzed as its control pin CPU/LO_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch CPU/LO_reg[13] cannot be properly analyzed as its control pin CPU/LO_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch CPU/LO_reg[14] cannot be properly analyzed as its control pin CPU/LO_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch CPU/LO_reg[15] cannot be properly analyzed as its control pin CPU/LO_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch CPU/LO_reg[16] cannot be properly analyzed as its control pin CPU/LO_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch CPU/LO_reg[17] cannot be properly analyzed as its control pin CPU/LO_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch CPU/LO_reg[18] cannot be properly analyzed as its control pin CPU/LO_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch CPU/LO_reg[19] cannot be properly analyzed as its control pin CPU/LO_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch CPU/LO_reg[1] cannot be properly analyzed as its control pin CPU/LO_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch CPU/LO_reg[20] cannot be properly analyzed as its control pin CPU/LO_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch CPU/LO_reg[21] cannot be properly analyzed as its control pin CPU/LO_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch CPU/LO_reg[22] cannot be properly analyzed as its control pin CPU/LO_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch CPU/LO_reg[23] cannot be properly analyzed as its control pin CPU/LO_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch CPU/LO_reg[24] cannot be properly analyzed as its control pin CPU/LO_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch CPU/LO_reg[25] cannot be properly analyzed as its control pin CPU/LO_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch CPU/LO_reg[26] cannot be properly analyzed as its control pin CPU/LO_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch CPU/LO_reg[27] cannot be properly analyzed as its control pin CPU/LO_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch CPU/LO_reg[28] cannot be properly analyzed as its control pin CPU/LO_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch CPU/LO_reg[29] cannot be properly analyzed as its control pin CPU/LO_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch CPU/LO_reg[2] cannot be properly analyzed as its control pin CPU/LO_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch CPU/LO_reg[30] cannot be properly analyzed as its control pin CPU/LO_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch CPU/LO_reg[31] cannot be properly analyzed as its control pin CPU/LO_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch CPU/LO_reg[3] cannot be properly analyzed as its control pin CPU/LO_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch CPU/LO_reg[4] cannot be properly analyzed as its control pin CPU/LO_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch CPU/LO_reg[5] cannot be properly analyzed as its control pin CPU/LO_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch CPU/LO_reg[6] cannot be properly analyzed as its control pin CPU/LO_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch CPU/LO_reg[7] cannot be properly analyzed as its control pin CPU/LO_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch CPU/LO_reg[8] cannot be properly analyzed as its control pin CPU/LO_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch CPU/LO_reg[9] cannot be properly analyzed as its control pin CPU/LO_reg[9]/G is not reached by a timing clock
Related violations: <none>


