Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Dec  6 00:23:41 2022
| Host         : DESKTOP-K9LHMM3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     146         
TIMING-18  Warning           Missing input or output delay   15          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (226)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (353)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (226)
--------------------------
 There are 106 register/latch pins with no clock driven by root clock pin: u/baudrate_gen/baud_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: v/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (353)
--------------------------------------------------
 There are 353 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.376        0.000                      0                  109        0.217        0.000                      0                  109        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.376        0.000                      0                  109        0.217        0.000                      0                  109        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/baud_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 1.818ns (40.167%)  route 2.708ns (59.833%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 13.860 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.459     4.907    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.383 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.383    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.475 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.475    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.567    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  u/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.659    u/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  u/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.751    u/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.974 f  u/baudrate_gen/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.557     6.531    u/baudrate_gen/p_0_in[26]
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.216     6.747 f  u/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.597     7.344    u/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.097     7.441 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.095     8.536    u/baudrate_gen/clear
    SLICE_X35Y46         LUT2 (Prop_lut2_I0_O)        0.097     8.633 r  u/baudrate_gen/baud_i_1/O
                         net (fo=1, routed)           0.000     8.633    u/baudrate_gen/baud_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  u/baudrate_gen/baud_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.134    13.860    u/baudrate_gen/CLK
    SLICE_X35Y46         FDRE                                         r  u/baudrate_gen/baud_reg/C
                         clock pessimism              0.153    14.014    
                         clock uncertainty           -0.035    13.978    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.030    14.008    u/baudrate_gen/baud_reg
  -------------------------------------------------------------------
                         required time                         14.008    
                         arrival time                          -8.633    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.721ns (41.365%)  route 2.440ns (58.635%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.459     4.907    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.383 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.383    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.475 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.475    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.567    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  u/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.659    u/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  u/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.751    u/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.974 f  u/baudrate_gen/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.557     6.531    u/baudrate_gen/p_0_in[26]
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.216     6.747 f  u/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.597     7.344    u/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.097     7.441 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.826     8.267    u/baudrate_gen/clear
    SLICE_X13Y53         FDRE                                         r  u/baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y53         FDRE                                         r  u/baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.721ns (41.365%)  route 2.440ns (58.635%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.459     4.907    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.383 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.383    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.475 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.475    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.567    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  u/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.659    u/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  u/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.751    u/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.974 f  u/baudrate_gen/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.557     6.531    u/baudrate_gen/p_0_in[26]
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.216     6.747 f  u/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.597     7.344    u/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.097     7.441 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.826     8.267    u/baudrate_gen/clear
    SLICE_X13Y53         FDRE                                         r  u/baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y53         FDRE                                         r  u/baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.721ns (41.365%)  route 2.440ns (58.635%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.459     4.907    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.383 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.383    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.475 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.475    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.567    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  u/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.659    u/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  u/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.751    u/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.974 f  u/baudrate_gen/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.557     6.531    u/baudrate_gen/p_0_in[26]
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.216     6.747 f  u/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.597     7.344    u/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.097     7.441 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.826     8.267    u/baudrate_gen/clear
    SLICE_X13Y53         FDRE                                         r  u/baudrate_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y53         FDRE                                         r  u/baudrate_gen/counter_reg[2]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.721ns (41.365%)  route 2.440ns (58.635%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.459     4.907    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.383 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.383    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.475 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.475    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.567    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  u/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.659    u/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  u/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.751    u/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.974 f  u/baudrate_gen/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.557     6.531    u/baudrate_gen/p_0_in[26]
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.216     6.747 f  u/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.597     7.344    u/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.097     7.441 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.826     8.267    u/baudrate_gen/clear
    SLICE_X13Y53         FDRE                                         r  u/baudrate_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y53         FDRE                                         r  u/baudrate_gen/counter_reg[3]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y53         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.721ns (42.451%)  route 2.333ns (57.549%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.459     4.907    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.383 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.383    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.475 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.475    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.567    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  u/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.659    u/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  u/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.751    u/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.974 f  u/baudrate_gen/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.557     6.531    u/baudrate_gen/p_0_in[26]
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.216     6.747 f  u/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.597     7.344    u/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.097     7.441 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.720     8.161    u/baudrate_gen/clear
    SLICE_X13Y55         FDRE                                         r  u/baudrate_gen/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y55         FDRE                                         r  u/baudrate_gen/counter_reg[10]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y55         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.721ns (42.451%)  route 2.333ns (57.549%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.459     4.907    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.383 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.383    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.475 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.475    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.567    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  u/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.659    u/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  u/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.751    u/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.974 f  u/baudrate_gen/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.557     6.531    u/baudrate_gen/p_0_in[26]
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.216     6.747 f  u/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.597     7.344    u/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.097     7.441 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.720     8.161    u/baudrate_gen/clear
    SLICE_X13Y55         FDRE                                         r  u/baudrate_gen/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y55         FDRE                                         r  u/baudrate_gen/counter_reg[11]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y55         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.721ns (42.451%)  route 2.333ns (57.549%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.459     4.907    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.383 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.383    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.475 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.475    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.567    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  u/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.659    u/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  u/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.751    u/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.974 f  u/baudrate_gen/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.557     6.531    u/baudrate_gen/p_0_in[26]
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.216     6.747 f  u/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.597     7.344    u/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.097     7.441 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.720     8.161    u/baudrate_gen/clear
    SLICE_X13Y55         FDRE                                         r  u/baudrate_gen/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y55         FDRE                                         r  u/baudrate_gen/counter_reg[8]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y55         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.721ns (42.451%)  route 2.333ns (57.549%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.459     4.907    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.383 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.383    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.475 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.475    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.567    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  u/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.659    u/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  u/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.751    u/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.974 f  u/baudrate_gen/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.557     6.531    u/baudrate_gen/p_0_in[26]
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.216     6.747 f  u/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.597     7.344    u/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.097     7.441 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.720     8.161    u/baudrate_gen/clear
    SLICE_X13Y55         FDRE                                         r  u/baudrate_gen/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y55         FDRE                                         r  u/baudrate_gen/counter_reg[9]/C
                         clock pessimism              0.230    14.080    
                         clock uncertainty           -0.035    14.045    
    SLICE_X13Y55         FDRE (Setup_fdre_C_R)       -0.314    13.731    u/baudrate_gen/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 u/baudrate_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.721ns (42.241%)  route 2.353ns (57.759%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.851ns = ( 13.851 - 10.000 ) 
    Source Clock Delay      (SCD):    4.106ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.227     4.106    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.341     4.447 r  u/baudrate_gen/counter_reg[5]/Q
                         net (fo=2, routed)           0.459     4.907    u/baudrate_gen/counter_reg[5]
    SLICE_X12Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.476     5.383 r  u/baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.383    u/baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X12Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.475 r  u/baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     5.475    u/baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X12Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.567 r  u/baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     5.567    u/baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X12Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.659 r  u/baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.659    u/baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.751 r  u/baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.751    u/baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     5.974 f  u/baudrate_gen/counter_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.557     6.531    u/baudrate_gen/p_0_in[26]
    SLICE_X14Y59         LUT6 (Prop_lut6_I2_O)        0.216     6.747 f  u/baudrate_gen/counter[0]_i_3/O
                         net (fo=1, routed)           0.597     7.344    u/baudrate_gen/counter[0]_i_3_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I0_O)        0.097     7.441 r  u/baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.740     8.181    u/baudrate_gen/clear
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.124    13.851    u/baudrate_gen/CLK
    SLICE_X13Y54         FDRE                                         r  u/baudrate_gen/counter_reg[4]/C
                         clock pessimism              0.256    14.106    
                         clock uncertainty           -0.035    14.071    
    SLICE_X13Y54         FDRE (Setup_fdre_C_R)       -0.314    13.757    u/baudrate_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.757    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  5.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.889%)  route 0.135ns (42.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    v/vga_sync_unit/CLK
    SLICE_X37Y38         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  v/vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=18, routed)          0.135     1.720    v/vga_sync_unit/Q[1]
    SLICE_X36Y38         LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  v/vga_sync_unit/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.765    v/vga_sync_unit/vsync_next
    SLICE_X36Y38         FDCE                                         r  v/vga_sync_unit/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.830     1.957    v/vga_sync_unit/CLK
    SLICE_X36Y38         FDCE                                         r  v/vga_sync_unit/vsync_reg_reg/C
                         clock pessimism             -0.500     1.457    
    SLICE_X36Y38         FDCE (Hold_fdce_C_D)         0.091     1.548    v/vga_sync_unit/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.928%)  route 0.147ns (44.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    v/vga_sync_unit/CLK
    SLICE_X37Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  v/vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=21, routed)          0.147     1.732    v/vga_sync_unit/Q[2]
    SLICE_X36Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.777 r  v/vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.777    v/vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X36Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.830     1.957    v/vga_sync_unit/CLK
    SLICE_X36Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X36Y39         FDCE (Hold_fdce_C_D)         0.091     1.548    v/vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.226%)  route 0.152ns (41.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.563     1.446    v/vga_sync_unit/CLK
    SLICE_X34Y47         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  v/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.152     1.762    v/vga_sync_unit/pixel_reg[0]
    SLICE_X34Y47         LUT2 (Prop_lut2_I0_O)        0.048     1.810 r  v/vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    v/vga_sync_unit/pixel_next[1]
    SLICE_X34Y47         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.832     1.959    v/vga_sync_unit/CLK
    SLICE_X34Y47         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.133     1.579    v/vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.672%)  route 0.147ns (41.328%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    v/vga_sync_unit/CLK
    SLICE_X42Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  v/vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.147     1.755    v/vga_sync_unit/y[9]
    SLICE_X42Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.800 r  v/vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.800    v/vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X42Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.831     1.958    v/vga_sync_unit/CLK
    SLICE_X42Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X42Y39         FDCE (Hold_fdce_C_D)         0.121     1.565    v/vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.209ns (57.245%)  route 0.156ns (42.755%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.563     1.446    v/vga_sync_unit/CLK
    SLICE_X34Y47         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.610 f  v/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.156     1.766    v/vga_sync_unit/pixel_reg[0]
    SLICE_X34Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.811 r  v/vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    v/vga_sync_unit/pixel_next[0]
    SLICE_X34Y47         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.832     1.959    v/vga_sync_unit/CLK
    SLICE_X34Y47         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.121     1.567    v/vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 v/vga_sync_unit/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.207ns (53.033%)  route 0.183ns (46.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    v/vga_sync_unit/CLK
    SLICE_X42Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  v/vga_sync_unit/v_count_reg_reg[8]/Q
                         net (fo=20, routed)          0.183     1.791    v/vga_sync_unit/y[8]
    SLICE_X42Y39         LUT5 (Prop_lut5_I0_O)        0.043     1.834 r  v/vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.834    v/vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X42Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.831     1.958    v/vga_sync_unit/CLK
    SLICE_X42Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X42Y39         FDCE (Hold_fdce_C_D)         0.133     1.577    v/vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u/baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.562     1.445    u/baudrate_gen/CLK
    SLICE_X13Y60         FDRE                                         r  u/baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u/baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.115     1.702    u/baudrate_gen/counter_reg[31]
    SLICE_X13Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  u/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    u/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X13Y60         FDRE                                         r  u/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.831     1.959    u/baudrate_gen/CLK
    SLICE_X13Y60         FDRE                                         r  u/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X13Y60         FDRE (Hold_fdre_C_D)         0.105     1.550    u/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.564     1.447    u/baudrate_gen/CLK
    SLICE_X13Y55         FDRE                                         r  u/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.115     1.704    u/baudrate_gen/counter_reg[11]
    SLICE_X13Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  u/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    u/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X13Y55         FDRE                                         r  u/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.833     1.961    u/baudrate_gen/CLK
    SLICE_X13Y55         FDRE                                         r  u/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y55         FDRE (Hold_fdre_C_D)         0.105     1.552    u/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.564     1.447    u/baudrate_gen/CLK
    SLICE_X13Y56         FDRE                                         r  u/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.115     1.704    u/baudrate_gen/counter_reg[15]
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  u/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    u/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X13Y56         FDRE                                         r  u/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.833     1.961    u/baudrate_gen/CLK
    SLICE_X13Y56         FDRE                                         r  u/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y56         FDRE (Hold_fdre_C_D)         0.105     1.552    u/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.348%)  route 0.115ns (31.652%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.563     1.446    u/baudrate_gen/CLK
    SLICE_X13Y57         FDRE                                         r  u/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.115     1.703    u/baudrate_gen/counter_reg[19]
    SLICE_X13Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  u/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    u/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X13Y57         FDRE                                         r  u/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.832     1.960    u/baudrate_gen/CLK
    SLICE_X13Y57         FDRE                                         r  u/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X13Y57         FDRE (Hold_fdre_C_D)         0.105     1.551    u/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   u/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y53   u/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y55   u/baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y55   u/baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y56   u/baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y56   u/baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y56   u/baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y56   u/baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y57   u/baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u/baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y53   u/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y53   u/baudrate_gen/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   u/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   u/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   u/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   u/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y56   u/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y56   u/baudrate_gen/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u/baudrate_gen/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u/baudrate_gen/baud_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y53   u/baudrate_gen/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y53   u/baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   u/baudrate_gen/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   u/baudrate_gen/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   u/baudrate_gen/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y55   u/baudrate_gen/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y56   u/baudrate_gen/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y56   u/baudrate_gen/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           350 Endpoints
Min Delay           350 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.765ns  (logic 51.424ns (40.889%)  route 74.340ns (59.111%))
  Logic Levels:           344  (CARRY4=293 FDRE=1 LUT1=2 LUT2=1 LUT3=15 LUT4=3 LUT5=16 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=38, routed)          1.260     1.601    u/op2_reg_n_0_[0]
    SLICE_X54Y26         LUT1 (Prop_lut1_I0_O)        0.097     1.698 r  u/p_0_out_i_50/O
                         net (fo=2, routed)           0.333     2.031    u/p_0_out_i_50_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.475 r  u/p_0_out_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.475    u/p_0_out_i_34_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.567 r  u/p_0_out_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.567    u/p_0_out_i_33_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.659 r  u/p_0_out_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.659    u/p_0_out_i_32_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.839 r  u/p_0_out_i_31/O[2]
                         net (fo=569, routed)         1.021     3.860    u/p_0_out_i_31_n_5
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.217     4.077 r  u/answer[4][0]_i_8/O
                         net (fo=17, routed)          1.138     5.215    u/answer[4][0]_i_8_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I1_O)        0.097     5.312 r  u/answer[4][0]_i_975/O
                         net (fo=33, routed)          2.537     7.849    u/answer[4][0]_i_849_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     8.134 r  u/answer_reg[4][0]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.134    u/answer_reg[4][0]_i_717_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  u/answer_reg[4][0]_i_578/CO[3]
                         net (fo=1, routed)           0.000     8.223    u/answer_reg[4][0]_i_578_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.312 r  u/answer_reg[4][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000     8.312    u/answer_reg[4][0]_i_441_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.401 r  u/answer_reg[4][0]_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.401    u/answer_reg[4][0]_i_310_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.490 r  u/answer_reg[4][0]_i_208/CO[3]
                         net (fo=1, routed)           0.000     8.490    u/answer_reg[4][0]_i_208_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.579 r  u/answer_reg[4][0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.579    u/answer_reg[4][0]_i_125_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.668 r  u/answer_reg[4][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.668    u/answer_reg[4][0]_i_64_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.757 r  u/answer_reg[4][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.757    u/answer_reg[4][0]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     8.944 r  u/answer_reg[4][0]_i_12/CO[0]
                         net (fo=37, routed)          1.774    10.718    u/p_2_in[31]
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.279    10.997 r  u/answer[4][0]_i_303/O
                         net (fo=1, routed)           0.000    10.997    u/answer[4][0]_i_303_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.409 r  u/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.409    u/answer_reg[4][0]_i_198_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.498 r  u/answer_reg[4][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.498    u/answer_reg[4][0]_i_119_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.618 r  u/answer_reg[4][0]_i_62/CO[1]
                         net (fo=37, routed)          1.153    12.771    u/p_2_in[30]
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.249    13.020 r  u/answer[4][0]_i_437/O
                         net (fo=1, routed)           0.000    13.020    u/answer[4][0]_i_437_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.319 r  u/answer_reg[4][0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    13.319    u/answer_reg[4][0]_i_305_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.408 r  u/answer_reg[4][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.408    u/answer_reg[4][0]_i_203_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.497 r  u/answer_reg[4][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.497    u/answer_reg[4][0]_i_122_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.617 r  u/answer_reg[4][0]_i_63/CO[1]
                         net (fo=37, routed)          1.680    15.297    u/p_2_in[29]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.249    15.546 r  u/answer[4][0]_i_1057/O
                         net (fo=1, routed)           0.000    15.546    u/answer[4][0]_i_1057_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.925 r  u/answer_reg[4][0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.925    u/answer_reg[4][0]_i_940_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.017 r  u/answer_reg[4][0]_i_814/CO[3]
                         net (fo=1, routed)           0.000    16.017    u/answer_reg[4][0]_i_814_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.109 r  u/answer_reg[4][0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    16.109    u/answer_reg[4][0]_i_682_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.201 r  u/answer_reg[4][0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    16.201    u/answer_reg[4][0]_i_543_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.293 r  u/answer_reg[4][0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    16.293    u/answer_reg[4][0]_i_406_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.385 r  u/answer_reg[4][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    16.385    u/answer_reg[4][0]_i_275_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.477 r  u/answer_reg[4][0]_i_172/CO[3]
                         net (fo=1, routed)           0.000    16.477    u/answer_reg[4][0]_i_172_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    16.596 r  u/answer_reg[4][0]_i_94/CO[1]
                         net (fo=37, routed)          2.007    18.603    u/p_2_in[28]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.251    18.854 r  u/answer[4][0]_i_1165/O
                         net (fo=1, routed)           0.000    18.854    u/answer[4][0]_i_1165_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.256 r  u/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.256    u/answer_reg[4][0]_i_1059_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.348 r  u/answer_reg[4][0]_i_946/CO[3]
                         net (fo=1, routed)           0.000    19.348    u/answer_reg[4][0]_i_946_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.440 r  u/answer_reg[4][0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    19.440    u/answer_reg[4][0]_i_820_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.532 r  u/answer_reg[4][0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    19.532    u/answer_reg[4][0]_i_688_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.624 r  u/answer_reg[4][0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    19.624    u/answer_reg[4][0]_i_549_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.716 r  u/answer_reg[4][0]_i_412/CO[3]
                         net (fo=1, routed)           0.000    19.716    u/answer_reg[4][0]_i_412_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.808 r  u/answer_reg[4][0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    19.808    u/answer_reg[4][0]_i_281_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.900 r  u/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    19.900    u/answer_reg[4][0]_i_176_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    20.019 r  u/answer_reg[4][0]_i_99/CO[1]
                         net (fo=37, routed)          1.260    21.279    u/p_2_in[27]
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.251    21.530 r  u/answer[4][0]_i_1062/O
                         net (fo=1, routed)           0.000    21.530    u/answer[4][0]_i_1062_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.942 r  u/answer_reg[4][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.942    u/answer_reg[4][0]_i_945_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.031 r  u/answer_reg[4][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    22.031    u/answer_reg[4][0]_i_819_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.120 r  u/answer_reg[4][0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.120    u/answer_reg[4][0]_i_687_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.209 r  u/answer_reg[4][0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    22.209    u/answer_reg[4][0]_i_548_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.298 r  u/answer_reg[4][0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    22.298    u/answer_reg[4][0]_i_411_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.387 r  u/answer_reg[4][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    22.387    u/answer_reg[4][0]_i_280_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.476 r  u/answer_reg[4][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.476    u/answer_reg[4][0]_i_175_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    22.596 r  u/answer_reg[4][0]_i_97/CO[1]
                         net (fo=37, routed)          1.679    24.276    u/p_2_in[26]
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.249    24.525 r  u/answer[4][0]_i_1076/O
                         net (fo=1, routed)           0.000    24.525    u/answer[4][0]_i_1076_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.937 r  u/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    24.937    u/answer_reg[4][0]_i_956_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.026 r  u/answer_reg[4][0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.026    u/answer_reg[4][0]_i_830_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.115 r  u/answer_reg[4][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.115    u/answer_reg[4][0]_i_698_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.204 r  u/answer_reg[4][0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    25.204    u/answer_reg[4][0]_i_559_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.293 r  u/answer_reg[4][0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    25.293    u/answer_reg[4][0]_i_422_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.382 r  u/answer_reg[4][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    25.382    u/answer_reg[4][0]_i_291_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.471 r  u/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    25.471    u/answer_reg[4][0]_i_182_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.591 r  u/answer_reg[4][0]_i_103/CO[1]
                         net (fo=37, routed)          1.704    27.295    u/p_2_in[25]
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.249    27.544 r  u/answer[4][0]_i_1168/O
                         net (fo=1, routed)           0.000    27.544    u/answer[4][0]_i_1168_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    27.956 r  u/answer_reg[4][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    27.956    u/answer_reg[4][0]_i_1068_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.045 r  u/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    28.045    u/answer_reg[4][0]_i_955_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.134 r  u/answer_reg[4][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    28.134    u/answer_reg[4][0]_i_829_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.223 r  u/answer_reg[4][0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    28.223    u/answer_reg[4][0]_i_697_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.312 r  u/answer_reg[4][0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    28.312    u/answer_reg[4][0]_i_558_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.401 r  u/answer_reg[4][0]_i_421/CO[3]
                         net (fo=1, routed)           0.000    28.401    u/answer_reg[4][0]_i_421_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.490 r  u/answer_reg[4][0]_i_290/CO[3]
                         net (fo=1, routed)           0.000    28.490    u/answer_reg[4][0]_i_290_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.579 r  u/answer_reg[4][0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    28.579    u/answer_reg[4][0]_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.699 r  u/answer_reg[4][0]_i_101/CO[1]
                         net (fo=37, routed)          1.607    30.305    u/p_2_in[24]
    SLICE_X46Y34         LUT6 (Prop_lut6_I4_O)        0.249    30.554 r  u/answer[4][0]_i_1206/O
                         net (fo=1, routed)           0.000    30.554    u/answer[4][0]_i_1206_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.956 r  u/answer_reg[4][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    30.956    u/answer_reg[4][0]_i_1118_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.048 r  u/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    31.048    u/answer_reg[4][0]_i_1014_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.140 r  u/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    31.140    u/answer_reg[4][0]_i_901_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.232 r  u/answer_reg[4][0]_i_775/CO[3]
                         net (fo=1, routed)           0.000    31.232    u/answer_reg[4][0]_i_775_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.324 r  u/answer_reg[4][0]_i_643/CO[3]
                         net (fo=1, routed)           0.000    31.324    u/answer_reg[4][0]_i_643_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.416 r  u/answer_reg[4][0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    31.416    u/answer_reg[4][0]_i_504_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.508 r  u/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    31.508    u/answer_reg[4][0]_i_367_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.600 r  u/answer_reg[4][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000    31.600    u/answer_reg[4][0]_i_248_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.719 r  u/answer_reg[4][0]_i_157/CO[1]
                         net (fo=37, routed)          1.402    33.121    u/p_2_in[23]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.251    33.372 r  u/answer[4][0]_i_1119/O
                         net (fo=1, routed)           0.000    33.372    u/answer[4][0]_i_1119_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.656 r  u/answer_reg[4][0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    u/answer_reg[4][0]_i_1013_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.748 r  u/answer_reg[4][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    33.748    u/answer_reg[4][0]_i_900_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.840 r  u/answer_reg[4][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    33.840    u/answer_reg[4][0]_i_774_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.932 r  u/answer_reg[4][0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    33.932    u/answer_reg[4][0]_i_642_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.024 r  u/answer_reg[4][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.024    u/answer_reg[4][0]_i_503_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.116 r  u/answer_reg[4][0]_i_366/CO[3]
                         net (fo=1, routed)           0.000    34.116    u/answer_reg[4][0]_i_366_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.208 r  u/answer_reg[4][0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    34.208    u/answer_reg[4][0]_i_247_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    34.327 r  u/answer_reg[4][0]_i_155/CO[1]
                         net (fo=37, routed)          1.411    35.738    u/p_2_in[22]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.251    35.989 r  u/answer[4][0]_i_1212/O
                         net (fo=1, routed)           0.000    35.989    u/answer[4][0]_i_1212_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    36.401 r  u/answer_reg[4][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    36.401    u/answer_reg[4][0]_i_1128_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.490 r  u/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    36.490    u/answer_reg[4][0]_i_1024_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.579 r  u/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.579    u/answer_reg[4][0]_i_911_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.668 r  u/answer_reg[4][0]_i_785/CO[3]
                         net (fo=1, routed)           0.000    36.668    u/answer_reg[4][0]_i_785_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.757 r  u/answer_reg[4][0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    36.757    u/answer_reg[4][0]_i_653_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.846 r  u/answer_reg[4][0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    36.846    u/answer_reg[4][0]_i_514_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.935 r  u/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.935    u/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.024 r  u/answer_reg[4][0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    37.024    u/answer_reg[4][0]_i_254_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    37.144 r  u/answer_reg[4][0]_i_161/CO[1]
                         net (fo=37, routed)          1.577    38.721    u/p_2_in[21]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.249    38.970 r  u/answer[4][0]_i_1209/O
                         net (fo=1, routed)           0.000    38.970    u/answer[4][0]_i_1209_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    39.382 r  u/answer_reg[4][0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    39.382    u/answer_reg[4][0]_i_1127_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.471 r  u/answer_reg[4][0]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    39.471    u/answer_reg[4][0]_i_1023_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.560 r  u/answer_reg[4][0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    39.560    u/answer_reg[4][0]_i_910_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.649 r  u/answer_reg[4][0]_i_784/CO[3]
                         net (fo=1, routed)           0.000    39.649    u/answer_reg[4][0]_i_784_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.738 r  u/answer_reg[4][0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    39.738    u/answer_reg[4][0]_i_652_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.827 r  u/answer_reg[4][0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    39.827    u/answer_reg[4][0]_i_513_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.916 r  u/answer_reg[4][0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    39.916    u/answer_reg[4][0]_i_376_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.005 r  u/answer_reg[4][0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.005    u/answer_reg[4][0]_i_253_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    40.125 r  u/answer_reg[4][0]_i_159/CO[1]
                         net (fo=37, routed)          1.656    41.780    u/p_2_in[20]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.249    42.029 r  u/answer[4][0]_i_1218/O
                         net (fo=1, routed)           0.000    42.029    u/answer[4][0]_i_1218_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    42.431 r  u/answer_reg[4][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    42.431    u/answer_reg[4][0]_i_1138_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.523 r  u/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    42.523    u/answer_reg[4][0]_i_1034_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.615 r  u/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    42.615    u/answer_reg[4][0]_i_921_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.707 r  u/answer_reg[4][0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    42.707    u/answer_reg[4][0]_i_795_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.799 r  u/answer_reg[4][0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.799    u/answer_reg[4][0]_i_663_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.891 r  u/answer_reg[4][0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    42.891    u/answer_reg[4][0]_i_524_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.983 r  u/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.983    u/answer_reg[4][0]_i_387_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.075 r  u/answer_reg[4][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    43.075    u/answer_reg[4][0]_i_260_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    43.194 r  u/answer_reg[4][0]_i_165/CO[1]
                         net (fo=37, routed)          1.720    44.914    u/p_2_in[19]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.251    45.165 r  u/answer[4][0]_i_390/O
                         net (fo=1, routed)           0.000    45.165    u/answer[4][0]_i_390_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.577 r  u/answer_reg[4][0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.577    u/answer_reg[4][0]_i_259_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.697 r  u/answer_reg[4][0]_i_163/CO[1]
                         net (fo=37, routed)          1.602    47.299    u/p_2_in[18]
    SLICE_X35Y37         LUT6 (Prop_lut6_I4_O)        0.249    47.548 r  u/answer[4][0]_i_1224/O
                         net (fo=1, routed)           0.000    47.548    u/answer[4][0]_i_1224_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.960 r  u/answer_reg[4][0]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    47.960    u/answer_reg[4][0]_i_1148_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.049 r  u/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    48.049    u/answer_reg[4][0]_i_1044_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.138 r  u/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    48.138    u/answer_reg[4][0]_i_931_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.227 r  u/answer_reg[4][0]_i_805/CO[3]
                         net (fo=1, routed)           0.000    48.227    u/answer_reg[4][0]_i_805_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.316 r  u/answer_reg[4][0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    48.316    u/answer_reg[4][0]_i_673_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.405 r  u/answer_reg[4][0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    48.405    u/answer_reg[4][0]_i_534_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.494 r  u/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    48.494    u/answer_reg[4][0]_i_397_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.583 r  u/answer_reg[4][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    48.583    u/answer_reg[4][0]_i_270_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.703 r  u/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.606    50.309    u/p_2_in[17]
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.249    50.558 r  u/answer[4][0]_i_1221/O
                         net (fo=1, routed)           0.000    50.558    u/answer[4][0]_i_1221_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.970 r  u/answer_reg[4][0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    50.970    u/answer_reg[4][0]_i_1147_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.059 r  u/answer_reg[4][0]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    51.059    u/answer_reg[4][0]_i_1043_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.148 r  u/answer_reg[4][0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    51.148    u/answer_reg[4][0]_i_930_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.237 r  u/answer_reg[4][0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    51.237    u/answer_reg[4][0]_i_804_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.326 r  u/answer_reg[4][0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    51.326    u/answer_reg[4][0]_i_672_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.415 r  u/answer_reg[4][0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    51.415    u/answer_reg[4][0]_i_533_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.504 r  u/answer_reg[4][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    51.504    u/answer_reg[4][0]_i_396_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.593 r  u/answer_reg[4][0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.593    u/answer_reg[4][0]_i_269_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.713 r  u/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.427    53.141    u/p_2_in[16]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.249    53.390 r  u/answer[4][0]_i_1236/O
                         net (fo=1, routed)           0.000    53.390    u/answer[4][0]_i_1236_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    53.802 r  u/answer_reg[4][0]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    53.802    u/answer_reg[4][0]_i_1178_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.891 r  u/answer_reg[4][0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    53.891    u/answer_reg[4][0]_i_1089_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.980 r  u/answer_reg[4][0]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.980    u/answer_reg[4][0]_i_980_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.069 r  u/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.069    u/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.158 r  u/answer_reg[4][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    54.158    u/answer_reg[4][0]_i_735_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.247 r  u/answer_reg[4][0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    54.247    u/answer_reg[4][0]_i_603_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.336 r  u/answer_reg[4][0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.336    u/answer_reg[4][0]_i_464_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.425 r  u/answer_reg[4][0]_i_335/CO[3]
                         net (fo=1, routed)           0.000    54.425    u/answer_reg[4][0]_i_335_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    54.545 r  u/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.480    56.025    u/p_2_in[15]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.249    56.274 r  u/answer[4][0]_i_1232/O
                         net (fo=1, routed)           0.000    56.274    u/answer[4][0]_i_1232_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    56.676 r  u/answer_reg[4][0]_i_1177/CO[3]
                         net (fo=1, routed)           0.000    56.676    u/answer_reg[4][0]_i_1177_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.768 r  u/answer_reg[4][0]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    56.768    u/answer_reg[4][0]_i_1088_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.860 r  u/answer_reg[4][0]_i_979/CO[3]
                         net (fo=1, routed)           0.000    56.860    u/answer_reg[4][0]_i_979_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.952 r  u/answer_reg[4][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.952    u/answer_reg[4][0]_i_861_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.044 r  u/answer_reg[4][0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    57.044    u/answer_reg[4][0]_i_734_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.136 r  u/answer_reg[4][0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    57.136    u/answer_reg[4][0]_i_602_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.228 r  u/answer_reg[4][0]_i_463/CO[3]
                         net (fo=1, routed)           0.000    57.228    u/answer_reg[4][0]_i_463_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.320 r  u/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    57.320    u/answer_reg[4][0]_i_334_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.439 r  u/answer_reg[4][0]_i_229/CO[1]
                         net (fo=37, routed)          1.741    59.180    u/p_2_in[14]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.251    59.431 r  u/answer[4][0]_i_1240/O
                         net (fo=1, routed)           0.000    59.431    u/answer[4][0]_i_1240_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.843 r  u/answer_reg[4][0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    59.843    u/answer_reg[4][0]_i_1187_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.932 r  u/answer_reg[4][0]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    59.932    u/answer_reg[4][0]_i_1098_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.021 r  u/answer_reg[4][0]_i_989/CO[3]
                         net (fo=1, routed)           0.000    60.021    u/answer_reg[4][0]_i_989_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.110 r  u/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    60.110    u/answer_reg[4][0]_i_871_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.199 r  u/answer_reg[4][0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    60.199    u/answer_reg[4][0]_i_744_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.288 r  u/answer_reg[4][0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    60.288    u/answer_reg[4][0]_i_612_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.377 r  u/answer_reg[4][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    60.377    u/answer_reg[4][0]_i_473_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.466 r  u/answer_reg[4][0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    60.466    u/answer_reg[4][0]_i_340_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    60.586 r  u/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.625    62.212    u/p_2_in[13]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.249    62.461 r  u/answer[4][0]_i_1244/O
                         net (fo=1, routed)           0.000    62.461    u/answer[4][0]_i_1244_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    62.873 r  u/answer_reg[4][0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    62.873    u/answer_reg[4][0]_i_1192_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.962 r  u/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    62.962    u/answer_reg[4][0]_i_1103_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.051 r  u/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    63.051    u/answer_reg[4][0]_i_994_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.140 r  u/answer_reg[4][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    63.140    u/answer_reg[4][0]_i_876_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.229 r  u/answer_reg[4][0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    63.229    u/answer_reg[4][0]_i_749_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.318 r  u/answer_reg[4][0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    63.318    u/answer_reg[4][0]_i_617_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.407 r  u/answer_reg[4][0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    63.407    u/answer_reg[4][0]_i_478_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.496 r  u/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    63.496    u/answer_reg[4][0]_i_347_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.616 r  u/answer_reg[4][0]_i_236/CO[1]
                         net (fo=37, routed)          1.159    64.775    u/p_2_in[12]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.249    65.024 r  u/answer[4][0]_i_1200/O
                         net (fo=1, routed)           0.000    65.024    u/answer[4][0]_i_1200_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    65.419 r  u/answer_reg[4][0]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    65.419    u/answer_reg[4][0]_i_1108_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.508 r  u/answer_reg[4][0]_i_999/CO[3]
                         net (fo=1, routed)           0.000    65.508    u/answer_reg[4][0]_i_999_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.597 r  u/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    65.597    u/answer_reg[4][0]_i_881_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.686 r  u/answer_reg[4][0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    65.686    u/answer_reg[4][0]_i_754_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.775 r  u/answer_reg[4][0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    65.775    u/answer_reg[4][0]_i_622_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.864 r  u/answer_reg[4][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    65.864    u/answer_reg[4][0]_i_483_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.953 r  u/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    65.953    u/answer_reg[4][0]_i_350_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    66.073 r  u/answer_reg[4][0]_i_238/CO[1]
                         net (fo=37, routed)          1.681    67.753    u/p_2_in[11]
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.249    68.002 r  u/answer[0][3]_i_400/O
                         net (fo=1, routed)           0.000    68.002    u/answer[0][3]_i_400_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    68.414 r  u/answer_reg[0][3]_i_346/CO[3]
                         net (fo=1, routed)           0.000    68.414    u/answer_reg[0][3]_i_346_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.503 r  u/answer_reg[0][3]_i_341/CO[3]
                         net (fo=1, routed)           0.000    68.503    u/answer_reg[0][3]_i_341_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.592 r  u/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    68.592    u/answer_reg[4][0]_i_1004_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.681 r  u/answer_reg[4][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    68.681    u/answer_reg[4][0]_i_886_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.770 r  u/answer_reg[4][0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    68.770    u/answer_reg[4][0]_i_759_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.859 r  u/answer_reg[4][0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    68.859    u/answer_reg[4][0]_i_627_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.948 r  u/answer_reg[4][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.948    u/answer_reg[4][0]_i_488_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.037 r  u/answer_reg[4][0]_i_353/CO[3]
                         net (fo=1, routed)           0.000    69.037    u/answer_reg[4][0]_i_353_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.157 r  u/answer_reg[4][0]_i_240/CO[1]
                         net (fo=37, routed)          1.731    70.888    u/p_2_in[10]
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.249    71.137 r  u/answer[0][3]_i_391/O
                         net (fo=1, routed)           0.000    71.137    u/answer[0][3]_i_391_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.549 r  u/answer_reg[0][3]_i_336/CO[3]
                         net (fo=1, routed)           0.000    71.549    u/answer_reg[0][3]_i_336_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.638 r  u/answer_reg[0][3]_i_290/CO[3]
                         net (fo=1, routed)           0.000    71.638    u/answer_reg[0][3]_i_290_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.727 r  u/answer_reg[0][3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    71.727    u/answer_reg[0][3]_i_285_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.816 r  u/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    71.816    u/answer_reg[4][0]_i_891_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.905 r  u/answer_reg[4][0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    71.905    u/answer_reg[4][0]_i_764_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.994 r  u/answer_reg[4][0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    71.994    u/answer_reg[4][0]_i_632_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.083 r  u/answer_reg[4][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    72.083    u/answer_reg[4][0]_i_493_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.172 r  u/answer_reg[4][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    72.172    u/answer_reg[4][0]_i_356_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    72.292 r  u/answer_reg[4][0]_i_242/CO[1]
                         net (fo=37, routed)          1.565    73.858    u/p_2_in[9]
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.249    74.107 r  u/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    74.107    u/answer[0][3]_i_387_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    74.519 r  u/answer_reg[0][3]_i_331/CO[3]
                         net (fo=1, routed)           0.000    74.519    u/answer_reg[0][3]_i_331_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.608 r  u/answer_reg[0][3]_i_280/CO[3]
                         net (fo=1, routed)           0.007    74.615    u/answer_reg[0][3]_i_280_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.704 r  u/answer_reg[0][3]_i_238/CO[3]
                         net (fo=1, routed)           0.000    74.704    u/answer_reg[0][3]_i_238_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.793 r  u/answer_reg[0][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    74.793    u/answer_reg[0][3]_i_233_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.882 r  u/answer_reg[4][0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    74.882    u/answer_reg[4][0]_i_769_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.971 r  u/answer_reg[4][0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    74.971    u/answer_reg[4][0]_i_637_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.060 r  u/answer_reg[4][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    75.060    u/answer_reg[4][0]_i_498_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.149 r  u/answer_reg[4][0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    75.149    u/answer_reg[4][0]_i_363_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    75.269 r  u/answer_reg[4][0]_i_245/CO[1]
                         net (fo=37, routed)          1.473    76.742    u/p_2_in[8]
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.249    76.991 r  u/answer[0][3]_i_381/O
                         net (fo=1, routed)           0.000    76.991    u/answer[0][3]_i_381_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    77.290 r  u/answer_reg[0][3]_i_326/CO[3]
                         net (fo=1, routed)           0.000    77.290    u/answer_reg[0][3]_i_326_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.379 r  u/answer_reg[0][3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    77.379    u/answer_reg[0][3]_i_275_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.468 r  u/answer_reg[0][3]_i_228/CO[3]
                         net (fo=1, routed)           0.000    77.468    u/answer_reg[0][3]_i_228_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.557 r  u/answer_reg[0][3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    77.557    u/answer_reg[0][3]_i_188_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.646 r  u/answer_reg[0][3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    77.646    u/answer_reg[0][3]_i_183_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.735 r  u/answer_reg[0][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.735    u/answer_reg[0][3]_i_157_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.824 r  u/answer_reg[4][0]_i_593/CO[3]
                         net (fo=1, routed)           0.000    77.824    u/answer_reg[4][0]_i_593_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.913 r  u/answer_reg[4][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    77.913    u/answer_reg[4][0]_i_456_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    78.033 r  u/answer_reg[4][0]_i_330/CO[1]
                         net (fo=37, routed)          1.735    79.768    u/p_2_in[7]
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.249    80.017 r  u/answer[0][3]_i_379/O
                         net (fo=1, routed)           0.000    80.017    u/answer[0][3]_i_379_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    80.429 r  u/answer_reg[0][3]_i_321/CO[3]
                         net (fo=1, routed)           0.007    80.436    u/answer_reg[0][3]_i_321_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.525 r  u/answer_reg[0][3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    80.525    u/answer_reg[0][3]_i_270_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.614 r  u/answer_reg[0][3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    80.614    u/answer_reg[0][3]_i_223_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.703 r  u/answer_reg[0][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    80.703    u/answer_reg[0][3]_i_178_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.792 r  u/answer_reg[0][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    80.792    u/answer_reg[0][3]_i_142_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.881 r  u/answer_reg[0][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.881    u/answer_reg[0][3]_i_137_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.970 r  u/answer_reg[0][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    80.970    u/answer_reg[0][3]_i_116_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.059 r  u/answer_reg[4][0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    81.059    u/answer_reg[4][0]_i_455_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    81.179 r  u/answer_reg[4][0]_i_328/CO[1]
                         net (fo=37, routed)          1.641    82.820    u/p_2_in[6]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.249    83.069 r  u/answer[0][3]_i_373/O
                         net (fo=1, routed)           0.000    83.069    u/answer[0][3]_i_373_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    83.368 r  u/answer_reg[0][3]_i_316/CO[3]
                         net (fo=1, routed)           0.007    83.375    u/answer_reg[0][3]_i_316_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.464 r  u/answer_reg[0][3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    83.464    u/answer_reg[0][3]_i_265_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.553 r  u/answer_reg[0][3]_i_218/CO[3]
                         net (fo=1, routed)           0.000    83.553    u/answer_reg[0][3]_i_218_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.642 r  u/answer_reg[0][3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    83.642    u/answer_reg[0][3]_i_173_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.731 r  u/answer_reg[0][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.731    u/answer_reg[0][3]_i_132_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.820 r  u/answer_reg[0][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    83.820    u/answer_reg[0][3]_i_101_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.909 r  u/answer_reg[0][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    83.909    u/answer_reg[0][3]_i_96_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.998 r  u/answer_reg[0][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.998    u/answer_reg[0][3]_i_82_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    84.118 r  u/answer_reg[4][0]_i_332/CO[1]
                         net (fo=37, routed)          1.437    85.556    u/p_2_in[5]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    85.805 r  u/answer[0][3]_i_370/O
                         net (fo=1, routed)           0.000    85.805    u/answer[0][3]_i_370_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    86.106 r  u/answer_reg[0][3]_i_311/CO[3]
                         net (fo=1, routed)           0.007    86.113    u/answer_reg[0][3]_i_311_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.202 r  u/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    86.202    u/answer_reg[0][3]_i_260_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.291 r  u/answer_reg[0][3]_i_213/CO[3]
                         net (fo=1, routed)           0.000    86.291    u/answer_reg[0][3]_i_213_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.380 r  u/answer_reg[0][3]_i_168/CO[3]
                         net (fo=1, routed)           0.000    86.380    u/answer_reg[0][3]_i_168_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.469 r  u/answer_reg[0][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.469    u/answer_reg[0][3]_i_127_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.558 r  u/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.558    u/answer_reg[0][3]_i_91_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.647 r  u/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.647    u/answer_reg[0][3]_i_67_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.736 r  u/answer_reg[0][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.736    u/answer_reg[0][3]_i_64_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    86.856 r  u/answer_reg[0][3]_i_56/CO[1]
                         net (fo=37, routed)          1.496    88.352    u/p_2_in[4]
    SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.249    88.601 r  u/answer[0][3]_i_367/O
                         net (fo=1, routed)           0.000    88.601    u/answer[0][3]_i_367_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    89.013 r  u/answer_reg[0][3]_i_306/CO[3]
                         net (fo=1, routed)           0.000    89.013    u/answer_reg[0][3]_i_306_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.102 r  u/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    89.102    u/answer_reg[0][3]_i_255_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.191 r  u/answer_reg[0][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    89.191    u/answer_reg[0][3]_i_208_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.280 r  u/answer_reg[0][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    89.280    u/answer_reg[0][3]_i_163_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.369 r  u/answer_reg[0][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    89.369    u/answer_reg[0][3]_i_122_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.458 r  u/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    89.458    u/answer_reg[0][3]_i_86_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.547 r  u/answer_reg[0][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.547    u/answer_reg[0][3]_i_59_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.636 r  u/answer_reg[0][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    89.636    u/answer_reg[0][3]_i_44_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    89.756 r  u/answer_reg[0][3]_i_43/CO[1]
                         net (fo=37, routed)          1.753    91.509    u/p_2_in[3]
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.249    91.758 r  u/answer[0][3]_i_363/O
                         net (fo=1, routed)           0.000    91.758    u/answer[0][3]_i_363_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    92.160 r  u/answer_reg[0][3]_i_305/CO[3]
                         net (fo=1, routed)           0.007    92.167    u/answer_reg[0][3]_i_305_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.259 r  u/answer_reg[0][3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    92.259    u/answer_reg[0][3]_i_254_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.351 r  u/answer_reg[0][3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    92.351    u/answer_reg[0][3]_i_207_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.443 r  u/answer_reg[0][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.443    u/answer_reg[0][3]_i_162_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.535 r  u/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.535    u/answer_reg[0][3]_i_121_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.627 r  u/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.627    u/answer_reg[0][3]_i_85_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.719 r  u/answer_reg[0][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.719    u/answer_reg[0][3]_i_58_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.811 r  u/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.811    u/answer_reg[0][3]_i_42_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    92.930 r  u/answer_reg[0][3]_i_25/CO[1]
                         net (fo=37, routed)          1.648    94.578    u/p_2_in[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.251    94.829 r  u/answer[0][3]_i_404/O
                         net (fo=1, routed)           0.000    94.829    u/answer[0][3]_i_404_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    95.241 r  u/answer_reg[0][3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    95.241    u/answer_reg[0][3]_i_351_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.330 r  u/answer_reg[0][3]_i_295/CO[3]
                         net (fo=1, routed)           0.000    95.330    u/answer_reg[0][3]_i_295_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.419 r  u/answer_reg[0][3]_i_243/CO[3]
                         net (fo=1, routed)           0.000    95.419    u/answer_reg[0][3]_i_243_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.508 r  u/answer_reg[0][3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    95.508    u/answer_reg[0][3]_i_193_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.597 r  u/answer_reg[0][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    95.597    u/answer_reg[0][3]_i_147_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.686 r  u/answer_reg[0][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    95.686    u/answer_reg[0][3]_i_106_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.775 r  u/answer_reg[0][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    95.775    u/answer_reg[0][3]_i_72_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.864 r  u/answer_reg[0][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.864    u/answer_reg[0][3]_i_47_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    95.984 r  u/answer_reg[0][3]_i_27/CO[1]
                         net (fo=37, routed)          1.943    97.927    u/p_2_in[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.249    98.176 r  u/answer[0][3]_i_358/O
                         net (fo=1, routed)           0.000    98.176    u/answer[0][3]_i_358_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    98.588 r  u/answer_reg[0][3]_i_300/CO[3]
                         net (fo=1, routed)           0.000    98.588    u/answer_reg[0][3]_i_300_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.677 r  u/answer_reg[0][3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    98.677    u/answer_reg[0][3]_i_248_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.766 r  u/answer_reg[0][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    98.766    u/answer_reg[0][3]_i_198_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.855 r  u/answer_reg[0][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    98.855    u/answer_reg[0][3]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.944 r  u/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    98.944    u/answer_reg[0][3]_i_111_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.033 r  u/answer_reg[0][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    99.033    u/answer_reg[0][3]_i_77_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.122 r  u/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.122    u/answer_reg[0][3]_i_50_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.211 r  u/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.211    u/answer_reg[0][3]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    99.398 f  u/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          0.545    99.943    u/p_2_in[0]
    SLICE_X52Y35         LUT1 (Prop_lut1_I0_O)        0.279   100.222 r  u/answer[0][3]_i_37/O
                         net (fo=1, routed)           0.218   100.440    u/answer[0][3]_i_37_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444   100.884 r  u/answer_reg[0][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.884    u/answer_reg[0][3]_i_24_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.976 r  u/answer_reg[4][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   100.976    u/answer_reg[4][0]_i_244_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.068 r  u/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000   101.068    u/answer_reg[4][0]_i_235_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.160 r  u/answer_reg[4][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000   101.160    u/answer_reg[4][0]_i_167_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.252 r  u/answer_reg[4][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   101.252    u/answer_reg[4][0]_i_114_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.344 r  u/answer_reg[4][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   101.344    u/answer_reg[4][0]_i_57_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.436 r  u/answer_reg[4][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.436    u/answer_reg[4][0]_i_26_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   101.616 r  u/answer_reg[4][0]_i_11/O[2]
                         net (fo=1, routed)           0.597   102.213    u/answer_reg[4][0]_i_11_n_5
    SLICE_X51Y39         LUT6 (Prop_lut6_I3_O)        0.217   102.430 f  u/answer[4][0]_i_5/O
                         net (fo=84, routed)          2.827   105.257    u/answer[3][3]_i_84_n_0
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.097   105.354 r  u/answer[3][3]_i_10/O
                         net (fo=63, routed)          2.057   107.411    u/answer[3][3]_i_10_n_0
    SLICE_X50Y43         LUT5 (Prop_lut5_I2_O)        0.097   107.508 f  u/answer[3][3]_i_99/O
                         net (fo=103, routed)         3.772   111.279    u/answer[3][3]_i_99_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.113   111.392 r  u/answer[2][3]_i_290/O
                         net (fo=4, routed)           0.463   111.855    u/answer[2][3]_i_290_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I0_O)        0.250   112.105 r  u/answer[3][3]_i_922/O
                         net (fo=1, routed)           0.000   112.105    u/answer[3][3]_i_922_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301   112.406 r  u/answer_reg[3][3]_i_781/CO[3]
                         net (fo=1, routed)           0.000   112.406    u/answer_reg[3][3]_i_781_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   112.495 r  u/answer_reg[3][3]_i_595/CO[3]
                         net (fo=1, routed)           0.000   112.495    u/answer_reg[3][3]_i_595_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   112.654 r  u/answer_reg[3][3]_i_380/O[0]
                         net (fo=3, routed)           0.841   113.495    u_n_52
    SLICE_X30Y53         LUT3 (Prop_lut3_I2_O)        0.224   113.719 r  answer[3][3]_i_597/O
                         net (fo=2, routed)           0.812   114.530    u/answer_reg[3][3]_i_173_0
    SLICE_X35Y52         LUT5 (Prop_lut5_I4_O)        0.101   114.631 r  u/answer[3][3]_i_371/O
                         net (fo=2, routed)           0.466   115.097    u/answer[3][3]_i_371_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.239   115.336 r  u/answer[3][3]_i_375/O
                         net (fo=1, routed)           0.000   115.336    u/answer[3][3]_i_375_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379   115.715 r  u/answer_reg[3][3]_i_173/CO[3]
                         net (fo=1, routed)           0.000   115.715    u/answer_reg[3][3]_i_173_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   115.807 r  u/answer_reg[3][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000   115.807    u/answer_reg[3][3]_i_74_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   115.899 r  u/answer_reg[3][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000   115.899    u/answer_reg[3][3]_i_28_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   115.991 r  u/answer_reg[3][3]_i_561/CO[3]
                         net (fo=1, routed)           0.000   115.991    u/answer_reg[3][3]_i_561_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   116.171 r  u/answer_reg[3][3]_i_351/O[2]
                         net (fo=13, routed)          1.240   117.411    u_n_181
    SLICE_X34Y60         LUT3 (Prop_lut3_I1_O)        0.220   117.631 r  answer[3][3]_i_1002/O
                         net (fo=1, routed)           0.345   117.976    answer[3][3]_i_1002_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.438   118.414 r  answer_reg[3][3]_i_884/CO[3]
                         net (fo=1, routed)           0.000   118.414    answer_reg[3][3]_i_884_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   118.644 r  answer_reg[3][3]_i_727/O[1]
                         net (fo=2, routed)           0.822   119.467    u/answer_reg[3][3]_i_341_0[1]
    SLICE_X30Y57         LUT3 (Prop_lut3_I1_O)        0.228   119.695 r  u/answer[3][3]_i_554/O
                         net (fo=2, routed)           0.575   120.269    u/answer[3][3]_i_554_n_0
    SLICE_X30Y60         LUT4 (Prop_lut4_I3_O)        0.234   120.503 r  u/answer[3][3]_i_558/O
                         net (fo=1, routed)           0.000   120.503    u/answer[3][3]_i_558_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   120.905 r  u/answer_reg[3][3]_i_341/CO[3]
                         net (fo=1, routed)           0.000   120.905    u/answer_reg[3][3]_i_341_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.997 r  u/answer_reg[3][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000   120.997    u/answer_reg[3][3]_i_161_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   121.154 r  u/answer_reg[3][3]_i_68/O[0]
                         net (fo=3, routed)           0.618   121.772    u/answer_reg[3][3]_i_68_n_7
    SLICE_X31Y62         LUT4 (Prop_lut4_I1_O)        0.209   121.981 r  u/answer[3][3]_i_159/O
                         net (fo=1, routed)           0.000   121.981    u/answer[3][3]_i_159_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   122.393 r  u/answer_reg[3][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000   122.393    u/answer_reg[3][3]_i_61_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173   122.566 r  u/answer_reg[3][3]_i_26/CO[2]
                         net (fo=4, routed)           1.133   123.699    u/answer_reg[3][3]_i_26_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.237   123.936 r  u/answer[3][3]_i_22/O
                         net (fo=2, routed)           0.453   124.389    u/answer[3][3]_i_22_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I3_O)        0.097   124.486 r  u/answer[3][3]_i_7/O
                         net (fo=1, routed)           0.000   124.486    u/answer[3][3]_i_7_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189   124.675 r  u/answer_reg[3][3]_i_2/O[2]
                         net (fo=1, routed)           0.859   125.534    u/answer_reg[3][3]_i_2_n_5
    SLICE_X47Y49         LUT3 (Prop_lut3_I0_O)        0.230   125.764 r  u/answer[3][2]_i_1/O
                         net (fo=1, routed)           0.000   125.764    u/answer[3][2]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  u/answer_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.663ns  (logic 51.524ns (41.002%)  route 74.139ns (58.998%))
  Logic Levels:           344  (CARRY4=293 FDRE=1 LUT1=2 LUT2=1 LUT3=15 LUT4=3 LUT5=16 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=38, routed)          1.260     1.601    u/op2_reg_n_0_[0]
    SLICE_X54Y26         LUT1 (Prop_lut1_I0_O)        0.097     1.698 r  u/p_0_out_i_50/O
                         net (fo=2, routed)           0.333     2.031    u/p_0_out_i_50_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.475 r  u/p_0_out_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.475    u/p_0_out_i_34_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.567 r  u/p_0_out_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.567    u/p_0_out_i_33_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.659 r  u/p_0_out_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.659    u/p_0_out_i_32_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.839 r  u/p_0_out_i_31/O[2]
                         net (fo=569, routed)         1.021     3.860    u/p_0_out_i_31_n_5
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.217     4.077 r  u/answer[4][0]_i_8/O
                         net (fo=17, routed)          1.138     5.215    u/answer[4][0]_i_8_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I1_O)        0.097     5.312 r  u/answer[4][0]_i_975/O
                         net (fo=33, routed)          2.537     7.849    u/answer[4][0]_i_849_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     8.134 r  u/answer_reg[4][0]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.134    u/answer_reg[4][0]_i_717_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  u/answer_reg[4][0]_i_578/CO[3]
                         net (fo=1, routed)           0.000     8.223    u/answer_reg[4][0]_i_578_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.312 r  u/answer_reg[4][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000     8.312    u/answer_reg[4][0]_i_441_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.401 r  u/answer_reg[4][0]_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.401    u/answer_reg[4][0]_i_310_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.490 r  u/answer_reg[4][0]_i_208/CO[3]
                         net (fo=1, routed)           0.000     8.490    u/answer_reg[4][0]_i_208_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.579 r  u/answer_reg[4][0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.579    u/answer_reg[4][0]_i_125_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.668 r  u/answer_reg[4][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.668    u/answer_reg[4][0]_i_64_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.757 r  u/answer_reg[4][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.757    u/answer_reg[4][0]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     8.944 r  u/answer_reg[4][0]_i_12/CO[0]
                         net (fo=37, routed)          1.774    10.718    u/p_2_in[31]
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.279    10.997 r  u/answer[4][0]_i_303/O
                         net (fo=1, routed)           0.000    10.997    u/answer[4][0]_i_303_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.409 r  u/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.409    u/answer_reg[4][0]_i_198_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.498 r  u/answer_reg[4][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.498    u/answer_reg[4][0]_i_119_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.618 r  u/answer_reg[4][0]_i_62/CO[1]
                         net (fo=37, routed)          1.153    12.771    u/p_2_in[30]
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.249    13.020 r  u/answer[4][0]_i_437/O
                         net (fo=1, routed)           0.000    13.020    u/answer[4][0]_i_437_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.319 r  u/answer_reg[4][0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    13.319    u/answer_reg[4][0]_i_305_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.408 r  u/answer_reg[4][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.408    u/answer_reg[4][0]_i_203_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.497 r  u/answer_reg[4][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.497    u/answer_reg[4][0]_i_122_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.617 r  u/answer_reg[4][0]_i_63/CO[1]
                         net (fo=37, routed)          1.680    15.297    u/p_2_in[29]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.249    15.546 r  u/answer[4][0]_i_1057/O
                         net (fo=1, routed)           0.000    15.546    u/answer[4][0]_i_1057_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.925 r  u/answer_reg[4][0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.925    u/answer_reg[4][0]_i_940_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.017 r  u/answer_reg[4][0]_i_814/CO[3]
                         net (fo=1, routed)           0.000    16.017    u/answer_reg[4][0]_i_814_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.109 r  u/answer_reg[4][0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    16.109    u/answer_reg[4][0]_i_682_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.201 r  u/answer_reg[4][0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    16.201    u/answer_reg[4][0]_i_543_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.293 r  u/answer_reg[4][0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    16.293    u/answer_reg[4][0]_i_406_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.385 r  u/answer_reg[4][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    16.385    u/answer_reg[4][0]_i_275_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.477 r  u/answer_reg[4][0]_i_172/CO[3]
                         net (fo=1, routed)           0.000    16.477    u/answer_reg[4][0]_i_172_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    16.596 r  u/answer_reg[4][0]_i_94/CO[1]
                         net (fo=37, routed)          2.007    18.603    u/p_2_in[28]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.251    18.854 r  u/answer[4][0]_i_1165/O
                         net (fo=1, routed)           0.000    18.854    u/answer[4][0]_i_1165_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.256 r  u/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.256    u/answer_reg[4][0]_i_1059_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.348 r  u/answer_reg[4][0]_i_946/CO[3]
                         net (fo=1, routed)           0.000    19.348    u/answer_reg[4][0]_i_946_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.440 r  u/answer_reg[4][0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    19.440    u/answer_reg[4][0]_i_820_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.532 r  u/answer_reg[4][0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    19.532    u/answer_reg[4][0]_i_688_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.624 r  u/answer_reg[4][0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    19.624    u/answer_reg[4][0]_i_549_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.716 r  u/answer_reg[4][0]_i_412/CO[3]
                         net (fo=1, routed)           0.000    19.716    u/answer_reg[4][0]_i_412_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.808 r  u/answer_reg[4][0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    19.808    u/answer_reg[4][0]_i_281_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.900 r  u/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    19.900    u/answer_reg[4][0]_i_176_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    20.019 r  u/answer_reg[4][0]_i_99/CO[1]
                         net (fo=37, routed)          1.260    21.279    u/p_2_in[27]
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.251    21.530 r  u/answer[4][0]_i_1062/O
                         net (fo=1, routed)           0.000    21.530    u/answer[4][0]_i_1062_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.942 r  u/answer_reg[4][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.942    u/answer_reg[4][0]_i_945_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.031 r  u/answer_reg[4][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    22.031    u/answer_reg[4][0]_i_819_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.120 r  u/answer_reg[4][0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.120    u/answer_reg[4][0]_i_687_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.209 r  u/answer_reg[4][0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    22.209    u/answer_reg[4][0]_i_548_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.298 r  u/answer_reg[4][0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    22.298    u/answer_reg[4][0]_i_411_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.387 r  u/answer_reg[4][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    22.387    u/answer_reg[4][0]_i_280_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.476 r  u/answer_reg[4][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.476    u/answer_reg[4][0]_i_175_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    22.596 r  u/answer_reg[4][0]_i_97/CO[1]
                         net (fo=37, routed)          1.679    24.276    u/p_2_in[26]
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.249    24.525 r  u/answer[4][0]_i_1076/O
                         net (fo=1, routed)           0.000    24.525    u/answer[4][0]_i_1076_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.937 r  u/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    24.937    u/answer_reg[4][0]_i_956_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.026 r  u/answer_reg[4][0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.026    u/answer_reg[4][0]_i_830_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.115 r  u/answer_reg[4][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.115    u/answer_reg[4][0]_i_698_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.204 r  u/answer_reg[4][0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    25.204    u/answer_reg[4][0]_i_559_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.293 r  u/answer_reg[4][0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    25.293    u/answer_reg[4][0]_i_422_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.382 r  u/answer_reg[4][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    25.382    u/answer_reg[4][0]_i_291_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.471 r  u/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    25.471    u/answer_reg[4][0]_i_182_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.591 r  u/answer_reg[4][0]_i_103/CO[1]
                         net (fo=37, routed)          1.704    27.295    u/p_2_in[25]
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.249    27.544 r  u/answer[4][0]_i_1168/O
                         net (fo=1, routed)           0.000    27.544    u/answer[4][0]_i_1168_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    27.956 r  u/answer_reg[4][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    27.956    u/answer_reg[4][0]_i_1068_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.045 r  u/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    28.045    u/answer_reg[4][0]_i_955_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.134 r  u/answer_reg[4][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    28.134    u/answer_reg[4][0]_i_829_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.223 r  u/answer_reg[4][0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    28.223    u/answer_reg[4][0]_i_697_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.312 r  u/answer_reg[4][0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    28.312    u/answer_reg[4][0]_i_558_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.401 r  u/answer_reg[4][0]_i_421/CO[3]
                         net (fo=1, routed)           0.000    28.401    u/answer_reg[4][0]_i_421_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.490 r  u/answer_reg[4][0]_i_290/CO[3]
                         net (fo=1, routed)           0.000    28.490    u/answer_reg[4][0]_i_290_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.579 r  u/answer_reg[4][0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    28.579    u/answer_reg[4][0]_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.699 r  u/answer_reg[4][0]_i_101/CO[1]
                         net (fo=37, routed)          1.607    30.305    u/p_2_in[24]
    SLICE_X46Y34         LUT6 (Prop_lut6_I4_O)        0.249    30.554 r  u/answer[4][0]_i_1206/O
                         net (fo=1, routed)           0.000    30.554    u/answer[4][0]_i_1206_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.956 r  u/answer_reg[4][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    30.956    u/answer_reg[4][0]_i_1118_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.048 r  u/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    31.048    u/answer_reg[4][0]_i_1014_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.140 r  u/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    31.140    u/answer_reg[4][0]_i_901_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.232 r  u/answer_reg[4][0]_i_775/CO[3]
                         net (fo=1, routed)           0.000    31.232    u/answer_reg[4][0]_i_775_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.324 r  u/answer_reg[4][0]_i_643/CO[3]
                         net (fo=1, routed)           0.000    31.324    u/answer_reg[4][0]_i_643_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.416 r  u/answer_reg[4][0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    31.416    u/answer_reg[4][0]_i_504_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.508 r  u/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    31.508    u/answer_reg[4][0]_i_367_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.600 r  u/answer_reg[4][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000    31.600    u/answer_reg[4][0]_i_248_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.719 r  u/answer_reg[4][0]_i_157/CO[1]
                         net (fo=37, routed)          1.402    33.121    u/p_2_in[23]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.251    33.372 r  u/answer[4][0]_i_1119/O
                         net (fo=1, routed)           0.000    33.372    u/answer[4][0]_i_1119_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.656 r  u/answer_reg[4][0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    u/answer_reg[4][0]_i_1013_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.748 r  u/answer_reg[4][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    33.748    u/answer_reg[4][0]_i_900_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.840 r  u/answer_reg[4][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    33.840    u/answer_reg[4][0]_i_774_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.932 r  u/answer_reg[4][0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    33.932    u/answer_reg[4][0]_i_642_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.024 r  u/answer_reg[4][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.024    u/answer_reg[4][0]_i_503_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.116 r  u/answer_reg[4][0]_i_366/CO[3]
                         net (fo=1, routed)           0.000    34.116    u/answer_reg[4][0]_i_366_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.208 r  u/answer_reg[4][0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    34.208    u/answer_reg[4][0]_i_247_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    34.327 r  u/answer_reg[4][0]_i_155/CO[1]
                         net (fo=37, routed)          1.411    35.738    u/p_2_in[22]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.251    35.989 r  u/answer[4][0]_i_1212/O
                         net (fo=1, routed)           0.000    35.989    u/answer[4][0]_i_1212_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    36.401 r  u/answer_reg[4][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    36.401    u/answer_reg[4][0]_i_1128_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.490 r  u/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    36.490    u/answer_reg[4][0]_i_1024_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.579 r  u/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.579    u/answer_reg[4][0]_i_911_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.668 r  u/answer_reg[4][0]_i_785/CO[3]
                         net (fo=1, routed)           0.000    36.668    u/answer_reg[4][0]_i_785_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.757 r  u/answer_reg[4][0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    36.757    u/answer_reg[4][0]_i_653_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.846 r  u/answer_reg[4][0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    36.846    u/answer_reg[4][0]_i_514_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.935 r  u/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.935    u/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.024 r  u/answer_reg[4][0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    37.024    u/answer_reg[4][0]_i_254_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    37.144 r  u/answer_reg[4][0]_i_161/CO[1]
                         net (fo=37, routed)          1.577    38.721    u/p_2_in[21]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.249    38.970 r  u/answer[4][0]_i_1209/O
                         net (fo=1, routed)           0.000    38.970    u/answer[4][0]_i_1209_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    39.382 r  u/answer_reg[4][0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    39.382    u/answer_reg[4][0]_i_1127_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.471 r  u/answer_reg[4][0]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    39.471    u/answer_reg[4][0]_i_1023_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.560 r  u/answer_reg[4][0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    39.560    u/answer_reg[4][0]_i_910_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.649 r  u/answer_reg[4][0]_i_784/CO[3]
                         net (fo=1, routed)           0.000    39.649    u/answer_reg[4][0]_i_784_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.738 r  u/answer_reg[4][0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    39.738    u/answer_reg[4][0]_i_652_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.827 r  u/answer_reg[4][0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    39.827    u/answer_reg[4][0]_i_513_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.916 r  u/answer_reg[4][0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    39.916    u/answer_reg[4][0]_i_376_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.005 r  u/answer_reg[4][0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.005    u/answer_reg[4][0]_i_253_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    40.125 r  u/answer_reg[4][0]_i_159/CO[1]
                         net (fo=37, routed)          1.656    41.780    u/p_2_in[20]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.249    42.029 r  u/answer[4][0]_i_1218/O
                         net (fo=1, routed)           0.000    42.029    u/answer[4][0]_i_1218_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    42.431 r  u/answer_reg[4][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    42.431    u/answer_reg[4][0]_i_1138_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.523 r  u/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    42.523    u/answer_reg[4][0]_i_1034_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.615 r  u/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    42.615    u/answer_reg[4][0]_i_921_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.707 r  u/answer_reg[4][0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    42.707    u/answer_reg[4][0]_i_795_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.799 r  u/answer_reg[4][0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.799    u/answer_reg[4][0]_i_663_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.891 r  u/answer_reg[4][0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    42.891    u/answer_reg[4][0]_i_524_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.983 r  u/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.983    u/answer_reg[4][0]_i_387_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.075 r  u/answer_reg[4][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    43.075    u/answer_reg[4][0]_i_260_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    43.194 r  u/answer_reg[4][0]_i_165/CO[1]
                         net (fo=37, routed)          1.720    44.914    u/p_2_in[19]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.251    45.165 r  u/answer[4][0]_i_390/O
                         net (fo=1, routed)           0.000    45.165    u/answer[4][0]_i_390_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.577 r  u/answer_reg[4][0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.577    u/answer_reg[4][0]_i_259_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.697 r  u/answer_reg[4][0]_i_163/CO[1]
                         net (fo=37, routed)          1.602    47.299    u/p_2_in[18]
    SLICE_X35Y37         LUT6 (Prop_lut6_I4_O)        0.249    47.548 r  u/answer[4][0]_i_1224/O
                         net (fo=1, routed)           0.000    47.548    u/answer[4][0]_i_1224_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.960 r  u/answer_reg[4][0]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    47.960    u/answer_reg[4][0]_i_1148_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.049 r  u/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    48.049    u/answer_reg[4][0]_i_1044_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.138 r  u/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    48.138    u/answer_reg[4][0]_i_931_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.227 r  u/answer_reg[4][0]_i_805/CO[3]
                         net (fo=1, routed)           0.000    48.227    u/answer_reg[4][0]_i_805_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.316 r  u/answer_reg[4][0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    48.316    u/answer_reg[4][0]_i_673_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.405 r  u/answer_reg[4][0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    48.405    u/answer_reg[4][0]_i_534_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.494 r  u/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    48.494    u/answer_reg[4][0]_i_397_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.583 r  u/answer_reg[4][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    48.583    u/answer_reg[4][0]_i_270_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.703 r  u/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.606    50.309    u/p_2_in[17]
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.249    50.558 r  u/answer[4][0]_i_1221/O
                         net (fo=1, routed)           0.000    50.558    u/answer[4][0]_i_1221_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.970 r  u/answer_reg[4][0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    50.970    u/answer_reg[4][0]_i_1147_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.059 r  u/answer_reg[4][0]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    51.059    u/answer_reg[4][0]_i_1043_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.148 r  u/answer_reg[4][0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    51.148    u/answer_reg[4][0]_i_930_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.237 r  u/answer_reg[4][0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    51.237    u/answer_reg[4][0]_i_804_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.326 r  u/answer_reg[4][0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    51.326    u/answer_reg[4][0]_i_672_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.415 r  u/answer_reg[4][0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    51.415    u/answer_reg[4][0]_i_533_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.504 r  u/answer_reg[4][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    51.504    u/answer_reg[4][0]_i_396_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.593 r  u/answer_reg[4][0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.593    u/answer_reg[4][0]_i_269_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.713 r  u/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.427    53.141    u/p_2_in[16]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.249    53.390 r  u/answer[4][0]_i_1236/O
                         net (fo=1, routed)           0.000    53.390    u/answer[4][0]_i_1236_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    53.802 r  u/answer_reg[4][0]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    53.802    u/answer_reg[4][0]_i_1178_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.891 r  u/answer_reg[4][0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    53.891    u/answer_reg[4][0]_i_1089_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.980 r  u/answer_reg[4][0]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.980    u/answer_reg[4][0]_i_980_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.069 r  u/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.069    u/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.158 r  u/answer_reg[4][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    54.158    u/answer_reg[4][0]_i_735_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.247 r  u/answer_reg[4][0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    54.247    u/answer_reg[4][0]_i_603_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.336 r  u/answer_reg[4][0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.336    u/answer_reg[4][0]_i_464_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.425 r  u/answer_reg[4][0]_i_335/CO[3]
                         net (fo=1, routed)           0.000    54.425    u/answer_reg[4][0]_i_335_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    54.545 r  u/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.480    56.025    u/p_2_in[15]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.249    56.274 r  u/answer[4][0]_i_1232/O
                         net (fo=1, routed)           0.000    56.274    u/answer[4][0]_i_1232_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    56.676 r  u/answer_reg[4][0]_i_1177/CO[3]
                         net (fo=1, routed)           0.000    56.676    u/answer_reg[4][0]_i_1177_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.768 r  u/answer_reg[4][0]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    56.768    u/answer_reg[4][0]_i_1088_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.860 r  u/answer_reg[4][0]_i_979/CO[3]
                         net (fo=1, routed)           0.000    56.860    u/answer_reg[4][0]_i_979_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.952 r  u/answer_reg[4][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.952    u/answer_reg[4][0]_i_861_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.044 r  u/answer_reg[4][0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    57.044    u/answer_reg[4][0]_i_734_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.136 r  u/answer_reg[4][0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    57.136    u/answer_reg[4][0]_i_602_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.228 r  u/answer_reg[4][0]_i_463/CO[3]
                         net (fo=1, routed)           0.000    57.228    u/answer_reg[4][0]_i_463_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.320 r  u/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    57.320    u/answer_reg[4][0]_i_334_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.439 r  u/answer_reg[4][0]_i_229/CO[1]
                         net (fo=37, routed)          1.741    59.180    u/p_2_in[14]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.251    59.431 r  u/answer[4][0]_i_1240/O
                         net (fo=1, routed)           0.000    59.431    u/answer[4][0]_i_1240_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.843 r  u/answer_reg[4][0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    59.843    u/answer_reg[4][0]_i_1187_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.932 r  u/answer_reg[4][0]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    59.932    u/answer_reg[4][0]_i_1098_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.021 r  u/answer_reg[4][0]_i_989/CO[3]
                         net (fo=1, routed)           0.000    60.021    u/answer_reg[4][0]_i_989_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.110 r  u/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    60.110    u/answer_reg[4][0]_i_871_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.199 r  u/answer_reg[4][0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    60.199    u/answer_reg[4][0]_i_744_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.288 r  u/answer_reg[4][0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    60.288    u/answer_reg[4][0]_i_612_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.377 r  u/answer_reg[4][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    60.377    u/answer_reg[4][0]_i_473_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.466 r  u/answer_reg[4][0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    60.466    u/answer_reg[4][0]_i_340_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    60.586 r  u/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.625    62.212    u/p_2_in[13]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.249    62.461 r  u/answer[4][0]_i_1244/O
                         net (fo=1, routed)           0.000    62.461    u/answer[4][0]_i_1244_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    62.873 r  u/answer_reg[4][0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    62.873    u/answer_reg[4][0]_i_1192_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.962 r  u/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    62.962    u/answer_reg[4][0]_i_1103_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.051 r  u/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    63.051    u/answer_reg[4][0]_i_994_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.140 r  u/answer_reg[4][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    63.140    u/answer_reg[4][0]_i_876_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.229 r  u/answer_reg[4][0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    63.229    u/answer_reg[4][0]_i_749_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.318 r  u/answer_reg[4][0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    63.318    u/answer_reg[4][0]_i_617_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.407 r  u/answer_reg[4][0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    63.407    u/answer_reg[4][0]_i_478_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.496 r  u/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    63.496    u/answer_reg[4][0]_i_347_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.616 r  u/answer_reg[4][0]_i_236/CO[1]
                         net (fo=37, routed)          1.159    64.775    u/p_2_in[12]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.249    65.024 r  u/answer[4][0]_i_1200/O
                         net (fo=1, routed)           0.000    65.024    u/answer[4][0]_i_1200_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    65.419 r  u/answer_reg[4][0]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    65.419    u/answer_reg[4][0]_i_1108_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.508 r  u/answer_reg[4][0]_i_999/CO[3]
                         net (fo=1, routed)           0.000    65.508    u/answer_reg[4][0]_i_999_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.597 r  u/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    65.597    u/answer_reg[4][0]_i_881_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.686 r  u/answer_reg[4][0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    65.686    u/answer_reg[4][0]_i_754_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.775 r  u/answer_reg[4][0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    65.775    u/answer_reg[4][0]_i_622_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.864 r  u/answer_reg[4][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    65.864    u/answer_reg[4][0]_i_483_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.953 r  u/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    65.953    u/answer_reg[4][0]_i_350_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    66.073 r  u/answer_reg[4][0]_i_238/CO[1]
                         net (fo=37, routed)          1.681    67.753    u/p_2_in[11]
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.249    68.002 r  u/answer[0][3]_i_400/O
                         net (fo=1, routed)           0.000    68.002    u/answer[0][3]_i_400_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    68.414 r  u/answer_reg[0][3]_i_346/CO[3]
                         net (fo=1, routed)           0.000    68.414    u/answer_reg[0][3]_i_346_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.503 r  u/answer_reg[0][3]_i_341/CO[3]
                         net (fo=1, routed)           0.000    68.503    u/answer_reg[0][3]_i_341_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.592 r  u/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    68.592    u/answer_reg[4][0]_i_1004_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.681 r  u/answer_reg[4][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    68.681    u/answer_reg[4][0]_i_886_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.770 r  u/answer_reg[4][0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    68.770    u/answer_reg[4][0]_i_759_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.859 r  u/answer_reg[4][0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    68.859    u/answer_reg[4][0]_i_627_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.948 r  u/answer_reg[4][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.948    u/answer_reg[4][0]_i_488_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.037 r  u/answer_reg[4][0]_i_353/CO[3]
                         net (fo=1, routed)           0.000    69.037    u/answer_reg[4][0]_i_353_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.157 r  u/answer_reg[4][0]_i_240/CO[1]
                         net (fo=37, routed)          1.731    70.888    u/p_2_in[10]
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.249    71.137 r  u/answer[0][3]_i_391/O
                         net (fo=1, routed)           0.000    71.137    u/answer[0][3]_i_391_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.549 r  u/answer_reg[0][3]_i_336/CO[3]
                         net (fo=1, routed)           0.000    71.549    u/answer_reg[0][3]_i_336_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.638 r  u/answer_reg[0][3]_i_290/CO[3]
                         net (fo=1, routed)           0.000    71.638    u/answer_reg[0][3]_i_290_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.727 r  u/answer_reg[0][3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    71.727    u/answer_reg[0][3]_i_285_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.816 r  u/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    71.816    u/answer_reg[4][0]_i_891_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.905 r  u/answer_reg[4][0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    71.905    u/answer_reg[4][0]_i_764_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.994 r  u/answer_reg[4][0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    71.994    u/answer_reg[4][0]_i_632_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.083 r  u/answer_reg[4][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    72.083    u/answer_reg[4][0]_i_493_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.172 r  u/answer_reg[4][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    72.172    u/answer_reg[4][0]_i_356_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    72.292 r  u/answer_reg[4][0]_i_242/CO[1]
                         net (fo=37, routed)          1.565    73.858    u/p_2_in[9]
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.249    74.107 r  u/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    74.107    u/answer[0][3]_i_387_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    74.519 r  u/answer_reg[0][3]_i_331/CO[3]
                         net (fo=1, routed)           0.000    74.519    u/answer_reg[0][3]_i_331_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.608 r  u/answer_reg[0][3]_i_280/CO[3]
                         net (fo=1, routed)           0.007    74.615    u/answer_reg[0][3]_i_280_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.704 r  u/answer_reg[0][3]_i_238/CO[3]
                         net (fo=1, routed)           0.000    74.704    u/answer_reg[0][3]_i_238_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.793 r  u/answer_reg[0][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    74.793    u/answer_reg[0][3]_i_233_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.882 r  u/answer_reg[4][0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    74.882    u/answer_reg[4][0]_i_769_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.971 r  u/answer_reg[4][0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    74.971    u/answer_reg[4][0]_i_637_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.060 r  u/answer_reg[4][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    75.060    u/answer_reg[4][0]_i_498_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.149 r  u/answer_reg[4][0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    75.149    u/answer_reg[4][0]_i_363_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    75.269 r  u/answer_reg[4][0]_i_245/CO[1]
                         net (fo=37, routed)          1.473    76.742    u/p_2_in[8]
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.249    76.991 r  u/answer[0][3]_i_381/O
                         net (fo=1, routed)           0.000    76.991    u/answer[0][3]_i_381_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    77.290 r  u/answer_reg[0][3]_i_326/CO[3]
                         net (fo=1, routed)           0.000    77.290    u/answer_reg[0][3]_i_326_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.379 r  u/answer_reg[0][3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    77.379    u/answer_reg[0][3]_i_275_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.468 r  u/answer_reg[0][3]_i_228/CO[3]
                         net (fo=1, routed)           0.000    77.468    u/answer_reg[0][3]_i_228_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.557 r  u/answer_reg[0][3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    77.557    u/answer_reg[0][3]_i_188_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.646 r  u/answer_reg[0][3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    77.646    u/answer_reg[0][3]_i_183_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.735 r  u/answer_reg[0][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.735    u/answer_reg[0][3]_i_157_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.824 r  u/answer_reg[4][0]_i_593/CO[3]
                         net (fo=1, routed)           0.000    77.824    u/answer_reg[4][0]_i_593_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.913 r  u/answer_reg[4][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    77.913    u/answer_reg[4][0]_i_456_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    78.033 r  u/answer_reg[4][0]_i_330/CO[1]
                         net (fo=37, routed)          1.735    79.768    u/p_2_in[7]
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.249    80.017 r  u/answer[0][3]_i_379/O
                         net (fo=1, routed)           0.000    80.017    u/answer[0][3]_i_379_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    80.429 r  u/answer_reg[0][3]_i_321/CO[3]
                         net (fo=1, routed)           0.007    80.436    u/answer_reg[0][3]_i_321_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.525 r  u/answer_reg[0][3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    80.525    u/answer_reg[0][3]_i_270_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.614 r  u/answer_reg[0][3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    80.614    u/answer_reg[0][3]_i_223_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.703 r  u/answer_reg[0][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    80.703    u/answer_reg[0][3]_i_178_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.792 r  u/answer_reg[0][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    80.792    u/answer_reg[0][3]_i_142_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.881 r  u/answer_reg[0][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.881    u/answer_reg[0][3]_i_137_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.970 r  u/answer_reg[0][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    80.970    u/answer_reg[0][3]_i_116_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.059 r  u/answer_reg[4][0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    81.059    u/answer_reg[4][0]_i_455_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    81.179 r  u/answer_reg[4][0]_i_328/CO[1]
                         net (fo=37, routed)          1.641    82.820    u/p_2_in[6]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.249    83.069 r  u/answer[0][3]_i_373/O
                         net (fo=1, routed)           0.000    83.069    u/answer[0][3]_i_373_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    83.368 r  u/answer_reg[0][3]_i_316/CO[3]
                         net (fo=1, routed)           0.007    83.375    u/answer_reg[0][3]_i_316_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.464 r  u/answer_reg[0][3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    83.464    u/answer_reg[0][3]_i_265_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.553 r  u/answer_reg[0][3]_i_218/CO[3]
                         net (fo=1, routed)           0.000    83.553    u/answer_reg[0][3]_i_218_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.642 r  u/answer_reg[0][3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    83.642    u/answer_reg[0][3]_i_173_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.731 r  u/answer_reg[0][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.731    u/answer_reg[0][3]_i_132_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.820 r  u/answer_reg[0][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    83.820    u/answer_reg[0][3]_i_101_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.909 r  u/answer_reg[0][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    83.909    u/answer_reg[0][3]_i_96_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.998 r  u/answer_reg[0][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.998    u/answer_reg[0][3]_i_82_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    84.118 r  u/answer_reg[4][0]_i_332/CO[1]
                         net (fo=37, routed)          1.437    85.556    u/p_2_in[5]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    85.805 r  u/answer[0][3]_i_370/O
                         net (fo=1, routed)           0.000    85.805    u/answer[0][3]_i_370_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    86.106 r  u/answer_reg[0][3]_i_311/CO[3]
                         net (fo=1, routed)           0.007    86.113    u/answer_reg[0][3]_i_311_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.202 r  u/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    86.202    u/answer_reg[0][3]_i_260_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.291 r  u/answer_reg[0][3]_i_213/CO[3]
                         net (fo=1, routed)           0.000    86.291    u/answer_reg[0][3]_i_213_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.380 r  u/answer_reg[0][3]_i_168/CO[3]
                         net (fo=1, routed)           0.000    86.380    u/answer_reg[0][3]_i_168_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.469 r  u/answer_reg[0][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.469    u/answer_reg[0][3]_i_127_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.558 r  u/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.558    u/answer_reg[0][3]_i_91_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.647 r  u/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.647    u/answer_reg[0][3]_i_67_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.736 r  u/answer_reg[0][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.736    u/answer_reg[0][3]_i_64_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    86.856 r  u/answer_reg[0][3]_i_56/CO[1]
                         net (fo=37, routed)          1.496    88.352    u/p_2_in[4]
    SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.249    88.601 r  u/answer[0][3]_i_367/O
                         net (fo=1, routed)           0.000    88.601    u/answer[0][3]_i_367_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    89.013 r  u/answer_reg[0][3]_i_306/CO[3]
                         net (fo=1, routed)           0.000    89.013    u/answer_reg[0][3]_i_306_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.102 r  u/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    89.102    u/answer_reg[0][3]_i_255_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.191 r  u/answer_reg[0][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    89.191    u/answer_reg[0][3]_i_208_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.280 r  u/answer_reg[0][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    89.280    u/answer_reg[0][3]_i_163_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.369 r  u/answer_reg[0][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    89.369    u/answer_reg[0][3]_i_122_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.458 r  u/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    89.458    u/answer_reg[0][3]_i_86_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.547 r  u/answer_reg[0][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.547    u/answer_reg[0][3]_i_59_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.636 r  u/answer_reg[0][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    89.636    u/answer_reg[0][3]_i_44_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    89.756 r  u/answer_reg[0][3]_i_43/CO[1]
                         net (fo=37, routed)          1.753    91.509    u/p_2_in[3]
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.249    91.758 r  u/answer[0][3]_i_363/O
                         net (fo=1, routed)           0.000    91.758    u/answer[0][3]_i_363_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    92.160 r  u/answer_reg[0][3]_i_305/CO[3]
                         net (fo=1, routed)           0.007    92.167    u/answer_reg[0][3]_i_305_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.259 r  u/answer_reg[0][3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    92.259    u/answer_reg[0][3]_i_254_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.351 r  u/answer_reg[0][3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    92.351    u/answer_reg[0][3]_i_207_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.443 r  u/answer_reg[0][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.443    u/answer_reg[0][3]_i_162_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.535 r  u/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.535    u/answer_reg[0][3]_i_121_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.627 r  u/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.627    u/answer_reg[0][3]_i_85_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.719 r  u/answer_reg[0][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.719    u/answer_reg[0][3]_i_58_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.811 r  u/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.811    u/answer_reg[0][3]_i_42_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    92.930 r  u/answer_reg[0][3]_i_25/CO[1]
                         net (fo=37, routed)          1.648    94.578    u/p_2_in[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.251    94.829 r  u/answer[0][3]_i_404/O
                         net (fo=1, routed)           0.000    94.829    u/answer[0][3]_i_404_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    95.241 r  u/answer_reg[0][3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    95.241    u/answer_reg[0][3]_i_351_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.330 r  u/answer_reg[0][3]_i_295/CO[3]
                         net (fo=1, routed)           0.000    95.330    u/answer_reg[0][3]_i_295_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.419 r  u/answer_reg[0][3]_i_243/CO[3]
                         net (fo=1, routed)           0.000    95.419    u/answer_reg[0][3]_i_243_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.508 r  u/answer_reg[0][3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    95.508    u/answer_reg[0][3]_i_193_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.597 r  u/answer_reg[0][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    95.597    u/answer_reg[0][3]_i_147_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.686 r  u/answer_reg[0][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    95.686    u/answer_reg[0][3]_i_106_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.775 r  u/answer_reg[0][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    95.775    u/answer_reg[0][3]_i_72_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.864 r  u/answer_reg[0][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.864    u/answer_reg[0][3]_i_47_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    95.984 r  u/answer_reg[0][3]_i_27/CO[1]
                         net (fo=37, routed)          1.943    97.927    u/p_2_in[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.249    98.176 r  u/answer[0][3]_i_358/O
                         net (fo=1, routed)           0.000    98.176    u/answer[0][3]_i_358_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    98.588 r  u/answer_reg[0][3]_i_300/CO[3]
                         net (fo=1, routed)           0.000    98.588    u/answer_reg[0][3]_i_300_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.677 r  u/answer_reg[0][3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    98.677    u/answer_reg[0][3]_i_248_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.766 r  u/answer_reg[0][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    98.766    u/answer_reg[0][3]_i_198_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.855 r  u/answer_reg[0][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    98.855    u/answer_reg[0][3]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.944 r  u/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    98.944    u/answer_reg[0][3]_i_111_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.033 r  u/answer_reg[0][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    99.033    u/answer_reg[0][3]_i_77_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.122 r  u/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.122    u/answer_reg[0][3]_i_50_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.211 r  u/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.211    u/answer_reg[0][3]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    99.398 f  u/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          0.545    99.943    u/p_2_in[0]
    SLICE_X52Y35         LUT1 (Prop_lut1_I0_O)        0.279   100.222 r  u/answer[0][3]_i_37/O
                         net (fo=1, routed)           0.218   100.440    u/answer[0][3]_i_37_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444   100.884 r  u/answer_reg[0][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.884    u/answer_reg[0][3]_i_24_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.976 r  u/answer_reg[4][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   100.976    u/answer_reg[4][0]_i_244_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.068 r  u/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000   101.068    u/answer_reg[4][0]_i_235_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.160 r  u/answer_reg[4][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000   101.160    u/answer_reg[4][0]_i_167_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.252 r  u/answer_reg[4][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   101.252    u/answer_reg[4][0]_i_114_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.344 r  u/answer_reg[4][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   101.344    u/answer_reg[4][0]_i_57_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.436 r  u/answer_reg[4][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.436    u/answer_reg[4][0]_i_26_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   101.616 r  u/answer_reg[4][0]_i_11/O[2]
                         net (fo=1, routed)           0.597   102.213    u/answer_reg[4][0]_i_11_n_5
    SLICE_X51Y39         LUT6 (Prop_lut6_I3_O)        0.217   102.430 f  u/answer[4][0]_i_5/O
                         net (fo=84, routed)          2.827   105.257    u/answer[3][3]_i_84_n_0
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.097   105.354 r  u/answer[3][3]_i_10/O
                         net (fo=63, routed)          2.057   107.411    u/answer[3][3]_i_10_n_0
    SLICE_X50Y43         LUT5 (Prop_lut5_I2_O)        0.097   107.508 f  u/answer[3][3]_i_99/O
                         net (fo=103, routed)         3.772   111.279    u/answer[3][3]_i_99_n_0
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.113   111.392 r  u/answer[2][3]_i_290/O
                         net (fo=4, routed)           0.463   111.855    u/answer[2][3]_i_290_n_0
    SLICE_X36Y52         LUT4 (Prop_lut4_I0_O)        0.250   112.105 r  u/answer[3][3]_i_922/O
                         net (fo=1, routed)           0.000   112.105    u/answer[3][3]_i_922_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301   112.406 r  u/answer_reg[3][3]_i_781/CO[3]
                         net (fo=1, routed)           0.000   112.406    u/answer_reg[3][3]_i_781_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   112.495 r  u/answer_reg[3][3]_i_595/CO[3]
                         net (fo=1, routed)           0.000   112.495    u/answer_reg[3][3]_i_595_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   112.654 r  u/answer_reg[3][3]_i_380/O[0]
                         net (fo=3, routed)           0.841   113.495    u_n_52
    SLICE_X30Y53         LUT3 (Prop_lut3_I2_O)        0.224   113.719 r  answer[3][3]_i_597/O
                         net (fo=2, routed)           0.812   114.530    u/answer_reg[3][3]_i_173_0
    SLICE_X35Y52         LUT5 (Prop_lut5_I4_O)        0.101   114.631 r  u/answer[3][3]_i_371/O
                         net (fo=2, routed)           0.466   115.097    u/answer[3][3]_i_371_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I0_O)        0.239   115.336 r  u/answer[3][3]_i_375/O
                         net (fo=1, routed)           0.000   115.336    u/answer[3][3]_i_375_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379   115.715 r  u/answer_reg[3][3]_i_173/CO[3]
                         net (fo=1, routed)           0.000   115.715    u/answer_reg[3][3]_i_173_n_0
    SLICE_X34Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   115.807 r  u/answer_reg[3][3]_i_74/CO[3]
                         net (fo=1, routed)           0.000   115.807    u/answer_reg[3][3]_i_74_n_0
    SLICE_X34Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   115.899 r  u/answer_reg[3][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000   115.899    u/answer_reg[3][3]_i_28_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   115.991 r  u/answer_reg[3][3]_i_561/CO[3]
                         net (fo=1, routed)           0.000   115.991    u/answer_reg[3][3]_i_561_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   116.171 r  u/answer_reg[3][3]_i_351/O[2]
                         net (fo=13, routed)          1.240   117.411    u_n_181
    SLICE_X34Y60         LUT3 (Prop_lut3_I1_O)        0.220   117.631 r  answer[3][3]_i_1002/O
                         net (fo=1, routed)           0.345   117.976    answer[3][3]_i_1002_n_0
    SLICE_X32Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.438   118.414 r  answer_reg[3][3]_i_884/CO[3]
                         net (fo=1, routed)           0.000   118.414    answer_reg[3][3]_i_884_n_0
    SLICE_X32Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   118.644 r  answer_reg[3][3]_i_727/O[1]
                         net (fo=2, routed)           0.822   119.467    u/answer_reg[3][3]_i_341_0[1]
    SLICE_X30Y57         LUT3 (Prop_lut3_I1_O)        0.228   119.695 r  u/answer[3][3]_i_554/O
                         net (fo=2, routed)           0.575   120.269    u/answer[3][3]_i_554_n_0
    SLICE_X30Y60         LUT4 (Prop_lut4_I3_O)        0.234   120.503 r  u/answer[3][3]_i_558/O
                         net (fo=1, routed)           0.000   120.503    u/answer[3][3]_i_558_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402   120.905 r  u/answer_reg[3][3]_i_341/CO[3]
                         net (fo=1, routed)           0.000   120.905    u/answer_reg[3][3]_i_341_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.997 r  u/answer_reg[3][3]_i_161/CO[3]
                         net (fo=1, routed)           0.000   120.997    u/answer_reg[3][3]_i_161_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   121.154 r  u/answer_reg[3][3]_i_68/O[0]
                         net (fo=3, routed)           0.618   121.772    u/answer_reg[3][3]_i_68_n_7
    SLICE_X31Y62         LUT4 (Prop_lut4_I1_O)        0.209   121.981 r  u/answer[3][3]_i_159/O
                         net (fo=1, routed)           0.000   121.981    u/answer[3][3]_i_159_n_0
    SLICE_X31Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   122.393 r  u/answer_reg[3][3]_i_61/CO[3]
                         net (fo=1, routed)           0.000   122.393    u/answer_reg[3][3]_i_61_n_0
    SLICE_X31Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173   122.566 r  u/answer_reg[3][3]_i_26/CO[2]
                         net (fo=4, routed)           1.133   123.699    u/answer_reg[3][3]_i_26_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.237   123.936 r  u/answer[3][3]_i_22/O
                         net (fo=2, routed)           0.453   124.389    u/answer[3][3]_i_22_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I3_O)        0.097   124.486 r  u/answer[3][3]_i_7/O
                         net (fo=1, routed)           0.000   124.486    u/answer[3][3]_i_7_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267   124.753 r  u/answer_reg[3][3]_i_2/O[3]
                         net (fo=1, routed)           0.658   125.411    u/answer_reg[3][3]_i_2_n_4
    SLICE_X47Y49         LUT3 (Prop_lut3_I0_O)        0.252   125.663 r  u/answer[3][3]_i_1/O
                         net (fo=1, routed)           0.000   125.663    u/answer[3][3]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  u/answer_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.645ns  (logic 50.863ns (40.482%)  route 74.782ns (59.518%))
  Logic Levels:           342  (CARRY4=293 FDRE=1 LUT1=2 LUT2=1 LUT3=16 LUT4=1 LUT5=15 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=38, routed)          1.260     1.601    u/op2_reg_n_0_[0]
    SLICE_X54Y26         LUT1 (Prop_lut1_I0_O)        0.097     1.698 r  u/p_0_out_i_50/O
                         net (fo=2, routed)           0.333     2.031    u/p_0_out_i_50_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.475 r  u/p_0_out_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.475    u/p_0_out_i_34_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.567 r  u/p_0_out_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.567    u/p_0_out_i_33_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.659 r  u/p_0_out_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.659    u/p_0_out_i_32_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.839 r  u/p_0_out_i_31/O[2]
                         net (fo=569, routed)         1.021     3.860    u/p_0_out_i_31_n_5
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.217     4.077 r  u/answer[4][0]_i_8/O
                         net (fo=17, routed)          1.138     5.215    u/answer[4][0]_i_8_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I1_O)        0.097     5.312 r  u/answer[4][0]_i_975/O
                         net (fo=33, routed)          2.537     7.849    u/answer[4][0]_i_849_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     8.134 r  u/answer_reg[4][0]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.134    u/answer_reg[4][0]_i_717_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  u/answer_reg[4][0]_i_578/CO[3]
                         net (fo=1, routed)           0.000     8.223    u/answer_reg[4][0]_i_578_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.312 r  u/answer_reg[4][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000     8.312    u/answer_reg[4][0]_i_441_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.401 r  u/answer_reg[4][0]_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.401    u/answer_reg[4][0]_i_310_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.490 r  u/answer_reg[4][0]_i_208/CO[3]
                         net (fo=1, routed)           0.000     8.490    u/answer_reg[4][0]_i_208_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.579 r  u/answer_reg[4][0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.579    u/answer_reg[4][0]_i_125_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.668 r  u/answer_reg[4][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.668    u/answer_reg[4][0]_i_64_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.757 r  u/answer_reg[4][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.757    u/answer_reg[4][0]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     8.944 r  u/answer_reg[4][0]_i_12/CO[0]
                         net (fo=37, routed)          1.774    10.718    u/p_2_in[31]
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.279    10.997 r  u/answer[4][0]_i_303/O
                         net (fo=1, routed)           0.000    10.997    u/answer[4][0]_i_303_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.409 r  u/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.409    u/answer_reg[4][0]_i_198_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.498 r  u/answer_reg[4][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.498    u/answer_reg[4][0]_i_119_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.618 r  u/answer_reg[4][0]_i_62/CO[1]
                         net (fo=37, routed)          1.153    12.771    u/p_2_in[30]
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.249    13.020 r  u/answer[4][0]_i_437/O
                         net (fo=1, routed)           0.000    13.020    u/answer[4][0]_i_437_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.319 r  u/answer_reg[4][0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    13.319    u/answer_reg[4][0]_i_305_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.408 r  u/answer_reg[4][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.408    u/answer_reg[4][0]_i_203_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.497 r  u/answer_reg[4][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.497    u/answer_reg[4][0]_i_122_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.617 r  u/answer_reg[4][0]_i_63/CO[1]
                         net (fo=37, routed)          1.680    15.297    u/p_2_in[29]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.249    15.546 r  u/answer[4][0]_i_1057/O
                         net (fo=1, routed)           0.000    15.546    u/answer[4][0]_i_1057_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.925 r  u/answer_reg[4][0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.925    u/answer_reg[4][0]_i_940_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.017 r  u/answer_reg[4][0]_i_814/CO[3]
                         net (fo=1, routed)           0.000    16.017    u/answer_reg[4][0]_i_814_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.109 r  u/answer_reg[4][0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    16.109    u/answer_reg[4][0]_i_682_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.201 r  u/answer_reg[4][0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    16.201    u/answer_reg[4][0]_i_543_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.293 r  u/answer_reg[4][0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    16.293    u/answer_reg[4][0]_i_406_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.385 r  u/answer_reg[4][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    16.385    u/answer_reg[4][0]_i_275_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.477 r  u/answer_reg[4][0]_i_172/CO[3]
                         net (fo=1, routed)           0.000    16.477    u/answer_reg[4][0]_i_172_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    16.596 r  u/answer_reg[4][0]_i_94/CO[1]
                         net (fo=37, routed)          2.007    18.603    u/p_2_in[28]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.251    18.854 r  u/answer[4][0]_i_1165/O
                         net (fo=1, routed)           0.000    18.854    u/answer[4][0]_i_1165_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.256 r  u/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.256    u/answer_reg[4][0]_i_1059_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.348 r  u/answer_reg[4][0]_i_946/CO[3]
                         net (fo=1, routed)           0.000    19.348    u/answer_reg[4][0]_i_946_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.440 r  u/answer_reg[4][0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    19.440    u/answer_reg[4][0]_i_820_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.532 r  u/answer_reg[4][0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    19.532    u/answer_reg[4][0]_i_688_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.624 r  u/answer_reg[4][0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    19.624    u/answer_reg[4][0]_i_549_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.716 r  u/answer_reg[4][0]_i_412/CO[3]
                         net (fo=1, routed)           0.000    19.716    u/answer_reg[4][0]_i_412_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.808 r  u/answer_reg[4][0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    19.808    u/answer_reg[4][0]_i_281_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.900 r  u/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    19.900    u/answer_reg[4][0]_i_176_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    20.019 r  u/answer_reg[4][0]_i_99/CO[1]
                         net (fo=37, routed)          1.260    21.279    u/p_2_in[27]
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.251    21.530 r  u/answer[4][0]_i_1062/O
                         net (fo=1, routed)           0.000    21.530    u/answer[4][0]_i_1062_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.942 r  u/answer_reg[4][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.942    u/answer_reg[4][0]_i_945_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.031 r  u/answer_reg[4][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    22.031    u/answer_reg[4][0]_i_819_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.120 r  u/answer_reg[4][0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.120    u/answer_reg[4][0]_i_687_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.209 r  u/answer_reg[4][0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    22.209    u/answer_reg[4][0]_i_548_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.298 r  u/answer_reg[4][0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    22.298    u/answer_reg[4][0]_i_411_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.387 r  u/answer_reg[4][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    22.387    u/answer_reg[4][0]_i_280_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.476 r  u/answer_reg[4][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.476    u/answer_reg[4][0]_i_175_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    22.596 r  u/answer_reg[4][0]_i_97/CO[1]
                         net (fo=37, routed)          1.679    24.276    u/p_2_in[26]
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.249    24.525 r  u/answer[4][0]_i_1076/O
                         net (fo=1, routed)           0.000    24.525    u/answer[4][0]_i_1076_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.937 r  u/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    24.937    u/answer_reg[4][0]_i_956_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.026 r  u/answer_reg[4][0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.026    u/answer_reg[4][0]_i_830_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.115 r  u/answer_reg[4][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.115    u/answer_reg[4][0]_i_698_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.204 r  u/answer_reg[4][0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    25.204    u/answer_reg[4][0]_i_559_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.293 r  u/answer_reg[4][0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    25.293    u/answer_reg[4][0]_i_422_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.382 r  u/answer_reg[4][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    25.382    u/answer_reg[4][0]_i_291_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.471 r  u/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    25.471    u/answer_reg[4][0]_i_182_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.591 r  u/answer_reg[4][0]_i_103/CO[1]
                         net (fo=37, routed)          1.704    27.295    u/p_2_in[25]
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.249    27.544 r  u/answer[4][0]_i_1168/O
                         net (fo=1, routed)           0.000    27.544    u/answer[4][0]_i_1168_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    27.956 r  u/answer_reg[4][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    27.956    u/answer_reg[4][0]_i_1068_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.045 r  u/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    28.045    u/answer_reg[4][0]_i_955_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.134 r  u/answer_reg[4][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    28.134    u/answer_reg[4][0]_i_829_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.223 r  u/answer_reg[4][0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    28.223    u/answer_reg[4][0]_i_697_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.312 r  u/answer_reg[4][0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    28.312    u/answer_reg[4][0]_i_558_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.401 r  u/answer_reg[4][0]_i_421/CO[3]
                         net (fo=1, routed)           0.000    28.401    u/answer_reg[4][0]_i_421_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.490 r  u/answer_reg[4][0]_i_290/CO[3]
                         net (fo=1, routed)           0.000    28.490    u/answer_reg[4][0]_i_290_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.579 r  u/answer_reg[4][0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    28.579    u/answer_reg[4][0]_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.699 r  u/answer_reg[4][0]_i_101/CO[1]
                         net (fo=37, routed)          1.607    30.305    u/p_2_in[24]
    SLICE_X46Y34         LUT6 (Prop_lut6_I4_O)        0.249    30.554 r  u/answer[4][0]_i_1206/O
                         net (fo=1, routed)           0.000    30.554    u/answer[4][0]_i_1206_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.956 r  u/answer_reg[4][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    30.956    u/answer_reg[4][0]_i_1118_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.048 r  u/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    31.048    u/answer_reg[4][0]_i_1014_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.140 r  u/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    31.140    u/answer_reg[4][0]_i_901_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.232 r  u/answer_reg[4][0]_i_775/CO[3]
                         net (fo=1, routed)           0.000    31.232    u/answer_reg[4][0]_i_775_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.324 r  u/answer_reg[4][0]_i_643/CO[3]
                         net (fo=1, routed)           0.000    31.324    u/answer_reg[4][0]_i_643_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.416 r  u/answer_reg[4][0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    31.416    u/answer_reg[4][0]_i_504_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.508 r  u/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    31.508    u/answer_reg[4][0]_i_367_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.600 r  u/answer_reg[4][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000    31.600    u/answer_reg[4][0]_i_248_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.719 r  u/answer_reg[4][0]_i_157/CO[1]
                         net (fo=37, routed)          1.402    33.121    u/p_2_in[23]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.251    33.372 r  u/answer[4][0]_i_1119/O
                         net (fo=1, routed)           0.000    33.372    u/answer[4][0]_i_1119_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.656 r  u/answer_reg[4][0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    u/answer_reg[4][0]_i_1013_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.748 r  u/answer_reg[4][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    33.748    u/answer_reg[4][0]_i_900_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.840 r  u/answer_reg[4][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    33.840    u/answer_reg[4][0]_i_774_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.932 r  u/answer_reg[4][0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    33.932    u/answer_reg[4][0]_i_642_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.024 r  u/answer_reg[4][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.024    u/answer_reg[4][0]_i_503_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.116 r  u/answer_reg[4][0]_i_366/CO[3]
                         net (fo=1, routed)           0.000    34.116    u/answer_reg[4][0]_i_366_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.208 r  u/answer_reg[4][0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    34.208    u/answer_reg[4][0]_i_247_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    34.327 r  u/answer_reg[4][0]_i_155/CO[1]
                         net (fo=37, routed)          1.411    35.738    u/p_2_in[22]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.251    35.989 r  u/answer[4][0]_i_1212/O
                         net (fo=1, routed)           0.000    35.989    u/answer[4][0]_i_1212_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    36.401 r  u/answer_reg[4][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    36.401    u/answer_reg[4][0]_i_1128_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.490 r  u/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    36.490    u/answer_reg[4][0]_i_1024_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.579 r  u/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.579    u/answer_reg[4][0]_i_911_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.668 r  u/answer_reg[4][0]_i_785/CO[3]
                         net (fo=1, routed)           0.000    36.668    u/answer_reg[4][0]_i_785_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.757 r  u/answer_reg[4][0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    36.757    u/answer_reg[4][0]_i_653_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.846 r  u/answer_reg[4][0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    36.846    u/answer_reg[4][0]_i_514_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.935 r  u/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.935    u/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.024 r  u/answer_reg[4][0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    37.024    u/answer_reg[4][0]_i_254_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    37.144 r  u/answer_reg[4][0]_i_161/CO[1]
                         net (fo=37, routed)          1.577    38.721    u/p_2_in[21]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.249    38.970 r  u/answer[4][0]_i_1209/O
                         net (fo=1, routed)           0.000    38.970    u/answer[4][0]_i_1209_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    39.382 r  u/answer_reg[4][0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    39.382    u/answer_reg[4][0]_i_1127_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.471 r  u/answer_reg[4][0]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    39.471    u/answer_reg[4][0]_i_1023_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.560 r  u/answer_reg[4][0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    39.560    u/answer_reg[4][0]_i_910_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.649 r  u/answer_reg[4][0]_i_784/CO[3]
                         net (fo=1, routed)           0.000    39.649    u/answer_reg[4][0]_i_784_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.738 r  u/answer_reg[4][0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    39.738    u/answer_reg[4][0]_i_652_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.827 r  u/answer_reg[4][0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    39.827    u/answer_reg[4][0]_i_513_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.916 r  u/answer_reg[4][0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    39.916    u/answer_reg[4][0]_i_376_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.005 r  u/answer_reg[4][0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.005    u/answer_reg[4][0]_i_253_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    40.125 r  u/answer_reg[4][0]_i_159/CO[1]
                         net (fo=37, routed)          1.656    41.780    u/p_2_in[20]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.249    42.029 r  u/answer[4][0]_i_1218/O
                         net (fo=1, routed)           0.000    42.029    u/answer[4][0]_i_1218_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    42.431 r  u/answer_reg[4][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    42.431    u/answer_reg[4][0]_i_1138_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.523 r  u/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    42.523    u/answer_reg[4][0]_i_1034_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.615 r  u/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    42.615    u/answer_reg[4][0]_i_921_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.707 r  u/answer_reg[4][0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    42.707    u/answer_reg[4][0]_i_795_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.799 r  u/answer_reg[4][0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.799    u/answer_reg[4][0]_i_663_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.891 r  u/answer_reg[4][0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    42.891    u/answer_reg[4][0]_i_524_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.983 r  u/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.983    u/answer_reg[4][0]_i_387_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.075 r  u/answer_reg[4][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    43.075    u/answer_reg[4][0]_i_260_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    43.194 r  u/answer_reg[4][0]_i_165/CO[1]
                         net (fo=37, routed)          1.720    44.914    u/p_2_in[19]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.251    45.165 r  u/answer[4][0]_i_390/O
                         net (fo=1, routed)           0.000    45.165    u/answer[4][0]_i_390_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.577 r  u/answer_reg[4][0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.577    u/answer_reg[4][0]_i_259_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.697 r  u/answer_reg[4][0]_i_163/CO[1]
                         net (fo=37, routed)          1.602    47.299    u/p_2_in[18]
    SLICE_X35Y37         LUT6 (Prop_lut6_I4_O)        0.249    47.548 r  u/answer[4][0]_i_1224/O
                         net (fo=1, routed)           0.000    47.548    u/answer[4][0]_i_1224_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.960 r  u/answer_reg[4][0]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    47.960    u/answer_reg[4][0]_i_1148_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.049 r  u/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    48.049    u/answer_reg[4][0]_i_1044_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.138 r  u/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    48.138    u/answer_reg[4][0]_i_931_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.227 r  u/answer_reg[4][0]_i_805/CO[3]
                         net (fo=1, routed)           0.000    48.227    u/answer_reg[4][0]_i_805_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.316 r  u/answer_reg[4][0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    48.316    u/answer_reg[4][0]_i_673_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.405 r  u/answer_reg[4][0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    48.405    u/answer_reg[4][0]_i_534_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.494 r  u/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    48.494    u/answer_reg[4][0]_i_397_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.583 r  u/answer_reg[4][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    48.583    u/answer_reg[4][0]_i_270_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.703 r  u/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.606    50.309    u/p_2_in[17]
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.249    50.558 r  u/answer[4][0]_i_1221/O
                         net (fo=1, routed)           0.000    50.558    u/answer[4][0]_i_1221_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.970 r  u/answer_reg[4][0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    50.970    u/answer_reg[4][0]_i_1147_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.059 r  u/answer_reg[4][0]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    51.059    u/answer_reg[4][0]_i_1043_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.148 r  u/answer_reg[4][0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    51.148    u/answer_reg[4][0]_i_930_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.237 r  u/answer_reg[4][0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    51.237    u/answer_reg[4][0]_i_804_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.326 r  u/answer_reg[4][0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    51.326    u/answer_reg[4][0]_i_672_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.415 r  u/answer_reg[4][0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    51.415    u/answer_reg[4][0]_i_533_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.504 r  u/answer_reg[4][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    51.504    u/answer_reg[4][0]_i_396_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.593 r  u/answer_reg[4][0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.593    u/answer_reg[4][0]_i_269_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.713 r  u/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.427    53.141    u/p_2_in[16]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.249    53.390 r  u/answer[4][0]_i_1236/O
                         net (fo=1, routed)           0.000    53.390    u/answer[4][0]_i_1236_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    53.802 r  u/answer_reg[4][0]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    53.802    u/answer_reg[4][0]_i_1178_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.891 r  u/answer_reg[4][0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    53.891    u/answer_reg[4][0]_i_1089_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.980 r  u/answer_reg[4][0]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.980    u/answer_reg[4][0]_i_980_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.069 r  u/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.069    u/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.158 r  u/answer_reg[4][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    54.158    u/answer_reg[4][0]_i_735_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.247 r  u/answer_reg[4][0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    54.247    u/answer_reg[4][0]_i_603_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.336 r  u/answer_reg[4][0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.336    u/answer_reg[4][0]_i_464_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.425 r  u/answer_reg[4][0]_i_335/CO[3]
                         net (fo=1, routed)           0.000    54.425    u/answer_reg[4][0]_i_335_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    54.545 r  u/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.480    56.025    u/p_2_in[15]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.249    56.274 r  u/answer[4][0]_i_1232/O
                         net (fo=1, routed)           0.000    56.274    u/answer[4][0]_i_1232_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    56.676 r  u/answer_reg[4][0]_i_1177/CO[3]
                         net (fo=1, routed)           0.000    56.676    u/answer_reg[4][0]_i_1177_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.768 r  u/answer_reg[4][0]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    56.768    u/answer_reg[4][0]_i_1088_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.860 r  u/answer_reg[4][0]_i_979/CO[3]
                         net (fo=1, routed)           0.000    56.860    u/answer_reg[4][0]_i_979_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.952 r  u/answer_reg[4][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.952    u/answer_reg[4][0]_i_861_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.044 r  u/answer_reg[4][0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    57.044    u/answer_reg[4][0]_i_734_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.136 r  u/answer_reg[4][0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    57.136    u/answer_reg[4][0]_i_602_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.228 r  u/answer_reg[4][0]_i_463/CO[3]
                         net (fo=1, routed)           0.000    57.228    u/answer_reg[4][0]_i_463_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.320 r  u/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    57.320    u/answer_reg[4][0]_i_334_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.439 r  u/answer_reg[4][0]_i_229/CO[1]
                         net (fo=37, routed)          1.741    59.180    u/p_2_in[14]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.251    59.431 r  u/answer[4][0]_i_1240/O
                         net (fo=1, routed)           0.000    59.431    u/answer[4][0]_i_1240_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.843 r  u/answer_reg[4][0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    59.843    u/answer_reg[4][0]_i_1187_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.932 r  u/answer_reg[4][0]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    59.932    u/answer_reg[4][0]_i_1098_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.021 r  u/answer_reg[4][0]_i_989/CO[3]
                         net (fo=1, routed)           0.000    60.021    u/answer_reg[4][0]_i_989_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.110 r  u/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    60.110    u/answer_reg[4][0]_i_871_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.199 r  u/answer_reg[4][0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    60.199    u/answer_reg[4][0]_i_744_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.288 r  u/answer_reg[4][0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    60.288    u/answer_reg[4][0]_i_612_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.377 r  u/answer_reg[4][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    60.377    u/answer_reg[4][0]_i_473_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.466 r  u/answer_reg[4][0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    60.466    u/answer_reg[4][0]_i_340_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    60.586 r  u/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.625    62.212    u/p_2_in[13]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.249    62.461 r  u/answer[4][0]_i_1244/O
                         net (fo=1, routed)           0.000    62.461    u/answer[4][0]_i_1244_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    62.873 r  u/answer_reg[4][0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    62.873    u/answer_reg[4][0]_i_1192_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.962 r  u/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    62.962    u/answer_reg[4][0]_i_1103_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.051 r  u/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    63.051    u/answer_reg[4][0]_i_994_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.140 r  u/answer_reg[4][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    63.140    u/answer_reg[4][0]_i_876_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.229 r  u/answer_reg[4][0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    63.229    u/answer_reg[4][0]_i_749_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.318 r  u/answer_reg[4][0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    63.318    u/answer_reg[4][0]_i_617_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.407 r  u/answer_reg[4][0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    63.407    u/answer_reg[4][0]_i_478_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.496 r  u/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    63.496    u/answer_reg[4][0]_i_347_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.616 r  u/answer_reg[4][0]_i_236/CO[1]
                         net (fo=37, routed)          1.159    64.775    u/p_2_in[12]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.249    65.024 r  u/answer[4][0]_i_1200/O
                         net (fo=1, routed)           0.000    65.024    u/answer[4][0]_i_1200_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    65.419 r  u/answer_reg[4][0]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    65.419    u/answer_reg[4][0]_i_1108_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.508 r  u/answer_reg[4][0]_i_999/CO[3]
                         net (fo=1, routed)           0.000    65.508    u/answer_reg[4][0]_i_999_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.597 r  u/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    65.597    u/answer_reg[4][0]_i_881_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.686 r  u/answer_reg[4][0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    65.686    u/answer_reg[4][0]_i_754_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.775 r  u/answer_reg[4][0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    65.775    u/answer_reg[4][0]_i_622_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.864 r  u/answer_reg[4][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    65.864    u/answer_reg[4][0]_i_483_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.953 r  u/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    65.953    u/answer_reg[4][0]_i_350_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    66.073 r  u/answer_reg[4][0]_i_238/CO[1]
                         net (fo=37, routed)          1.681    67.753    u/p_2_in[11]
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.249    68.002 r  u/answer[0][3]_i_400/O
                         net (fo=1, routed)           0.000    68.002    u/answer[0][3]_i_400_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    68.414 r  u/answer_reg[0][3]_i_346/CO[3]
                         net (fo=1, routed)           0.000    68.414    u/answer_reg[0][3]_i_346_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.503 r  u/answer_reg[0][3]_i_341/CO[3]
                         net (fo=1, routed)           0.000    68.503    u/answer_reg[0][3]_i_341_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.592 r  u/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    68.592    u/answer_reg[4][0]_i_1004_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.681 r  u/answer_reg[4][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    68.681    u/answer_reg[4][0]_i_886_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.770 r  u/answer_reg[4][0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    68.770    u/answer_reg[4][0]_i_759_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.859 r  u/answer_reg[4][0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    68.859    u/answer_reg[4][0]_i_627_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.948 r  u/answer_reg[4][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.948    u/answer_reg[4][0]_i_488_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.037 r  u/answer_reg[4][0]_i_353/CO[3]
                         net (fo=1, routed)           0.000    69.037    u/answer_reg[4][0]_i_353_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.157 r  u/answer_reg[4][0]_i_240/CO[1]
                         net (fo=37, routed)          1.731    70.888    u/p_2_in[10]
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.249    71.137 r  u/answer[0][3]_i_391/O
                         net (fo=1, routed)           0.000    71.137    u/answer[0][3]_i_391_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.549 r  u/answer_reg[0][3]_i_336/CO[3]
                         net (fo=1, routed)           0.000    71.549    u/answer_reg[0][3]_i_336_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.638 r  u/answer_reg[0][3]_i_290/CO[3]
                         net (fo=1, routed)           0.000    71.638    u/answer_reg[0][3]_i_290_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.727 r  u/answer_reg[0][3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    71.727    u/answer_reg[0][3]_i_285_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.816 r  u/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    71.816    u/answer_reg[4][0]_i_891_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.905 r  u/answer_reg[4][0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    71.905    u/answer_reg[4][0]_i_764_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.994 r  u/answer_reg[4][0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    71.994    u/answer_reg[4][0]_i_632_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.083 r  u/answer_reg[4][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    72.083    u/answer_reg[4][0]_i_493_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.172 r  u/answer_reg[4][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    72.172    u/answer_reg[4][0]_i_356_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    72.292 r  u/answer_reg[4][0]_i_242/CO[1]
                         net (fo=37, routed)          1.565    73.858    u/p_2_in[9]
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.249    74.107 r  u/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    74.107    u/answer[0][3]_i_387_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    74.519 r  u/answer_reg[0][3]_i_331/CO[3]
                         net (fo=1, routed)           0.000    74.519    u/answer_reg[0][3]_i_331_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.608 r  u/answer_reg[0][3]_i_280/CO[3]
                         net (fo=1, routed)           0.007    74.615    u/answer_reg[0][3]_i_280_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.704 r  u/answer_reg[0][3]_i_238/CO[3]
                         net (fo=1, routed)           0.000    74.704    u/answer_reg[0][3]_i_238_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.793 r  u/answer_reg[0][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    74.793    u/answer_reg[0][3]_i_233_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.882 r  u/answer_reg[4][0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    74.882    u/answer_reg[4][0]_i_769_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.971 r  u/answer_reg[4][0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    74.971    u/answer_reg[4][0]_i_637_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.060 r  u/answer_reg[4][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    75.060    u/answer_reg[4][0]_i_498_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.149 r  u/answer_reg[4][0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    75.149    u/answer_reg[4][0]_i_363_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    75.269 r  u/answer_reg[4][0]_i_245/CO[1]
                         net (fo=37, routed)          1.473    76.742    u/p_2_in[8]
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.249    76.991 r  u/answer[0][3]_i_381/O
                         net (fo=1, routed)           0.000    76.991    u/answer[0][3]_i_381_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    77.290 r  u/answer_reg[0][3]_i_326/CO[3]
                         net (fo=1, routed)           0.000    77.290    u/answer_reg[0][3]_i_326_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.379 r  u/answer_reg[0][3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    77.379    u/answer_reg[0][3]_i_275_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.468 r  u/answer_reg[0][3]_i_228/CO[3]
                         net (fo=1, routed)           0.000    77.468    u/answer_reg[0][3]_i_228_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.557 r  u/answer_reg[0][3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    77.557    u/answer_reg[0][3]_i_188_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.646 r  u/answer_reg[0][3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    77.646    u/answer_reg[0][3]_i_183_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.735 r  u/answer_reg[0][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.735    u/answer_reg[0][3]_i_157_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.824 r  u/answer_reg[4][0]_i_593/CO[3]
                         net (fo=1, routed)           0.000    77.824    u/answer_reg[4][0]_i_593_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.913 r  u/answer_reg[4][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    77.913    u/answer_reg[4][0]_i_456_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    78.033 r  u/answer_reg[4][0]_i_330/CO[1]
                         net (fo=37, routed)          1.735    79.768    u/p_2_in[7]
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.249    80.017 r  u/answer[0][3]_i_379/O
                         net (fo=1, routed)           0.000    80.017    u/answer[0][3]_i_379_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    80.429 r  u/answer_reg[0][3]_i_321/CO[3]
                         net (fo=1, routed)           0.007    80.436    u/answer_reg[0][3]_i_321_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.525 r  u/answer_reg[0][3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    80.525    u/answer_reg[0][3]_i_270_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.614 r  u/answer_reg[0][3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    80.614    u/answer_reg[0][3]_i_223_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.703 r  u/answer_reg[0][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    80.703    u/answer_reg[0][3]_i_178_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.792 r  u/answer_reg[0][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    80.792    u/answer_reg[0][3]_i_142_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.881 r  u/answer_reg[0][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.881    u/answer_reg[0][3]_i_137_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.970 r  u/answer_reg[0][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    80.970    u/answer_reg[0][3]_i_116_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.059 r  u/answer_reg[4][0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    81.059    u/answer_reg[4][0]_i_455_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    81.179 r  u/answer_reg[4][0]_i_328/CO[1]
                         net (fo=37, routed)          1.641    82.820    u/p_2_in[6]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.249    83.069 r  u/answer[0][3]_i_373/O
                         net (fo=1, routed)           0.000    83.069    u/answer[0][3]_i_373_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    83.368 r  u/answer_reg[0][3]_i_316/CO[3]
                         net (fo=1, routed)           0.007    83.375    u/answer_reg[0][3]_i_316_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.464 r  u/answer_reg[0][3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    83.464    u/answer_reg[0][3]_i_265_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.553 r  u/answer_reg[0][3]_i_218/CO[3]
                         net (fo=1, routed)           0.000    83.553    u/answer_reg[0][3]_i_218_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.642 r  u/answer_reg[0][3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    83.642    u/answer_reg[0][3]_i_173_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.731 r  u/answer_reg[0][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.731    u/answer_reg[0][3]_i_132_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.820 r  u/answer_reg[0][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    83.820    u/answer_reg[0][3]_i_101_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.909 r  u/answer_reg[0][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    83.909    u/answer_reg[0][3]_i_96_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.998 r  u/answer_reg[0][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.998    u/answer_reg[0][3]_i_82_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    84.118 r  u/answer_reg[4][0]_i_332/CO[1]
                         net (fo=37, routed)          1.437    85.556    u/p_2_in[5]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    85.805 r  u/answer[0][3]_i_370/O
                         net (fo=1, routed)           0.000    85.805    u/answer[0][3]_i_370_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    86.106 r  u/answer_reg[0][3]_i_311/CO[3]
                         net (fo=1, routed)           0.007    86.113    u/answer_reg[0][3]_i_311_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.202 r  u/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    86.202    u/answer_reg[0][3]_i_260_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.291 r  u/answer_reg[0][3]_i_213/CO[3]
                         net (fo=1, routed)           0.000    86.291    u/answer_reg[0][3]_i_213_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.380 r  u/answer_reg[0][3]_i_168/CO[3]
                         net (fo=1, routed)           0.000    86.380    u/answer_reg[0][3]_i_168_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.469 r  u/answer_reg[0][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.469    u/answer_reg[0][3]_i_127_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.558 r  u/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.558    u/answer_reg[0][3]_i_91_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.647 r  u/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.647    u/answer_reg[0][3]_i_67_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.736 r  u/answer_reg[0][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.736    u/answer_reg[0][3]_i_64_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    86.856 r  u/answer_reg[0][3]_i_56/CO[1]
                         net (fo=37, routed)          1.496    88.352    u/p_2_in[4]
    SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.249    88.601 r  u/answer[0][3]_i_367/O
                         net (fo=1, routed)           0.000    88.601    u/answer[0][3]_i_367_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    89.013 r  u/answer_reg[0][3]_i_306/CO[3]
                         net (fo=1, routed)           0.000    89.013    u/answer_reg[0][3]_i_306_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.102 r  u/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    89.102    u/answer_reg[0][3]_i_255_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.191 r  u/answer_reg[0][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    89.191    u/answer_reg[0][3]_i_208_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.280 r  u/answer_reg[0][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    89.280    u/answer_reg[0][3]_i_163_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.369 r  u/answer_reg[0][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    89.369    u/answer_reg[0][3]_i_122_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.458 r  u/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    89.458    u/answer_reg[0][3]_i_86_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.547 r  u/answer_reg[0][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.547    u/answer_reg[0][3]_i_59_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.636 r  u/answer_reg[0][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    89.636    u/answer_reg[0][3]_i_44_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    89.756 r  u/answer_reg[0][3]_i_43/CO[1]
                         net (fo=37, routed)          1.753    91.509    u/p_2_in[3]
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.249    91.758 r  u/answer[0][3]_i_363/O
                         net (fo=1, routed)           0.000    91.758    u/answer[0][3]_i_363_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    92.160 r  u/answer_reg[0][3]_i_305/CO[3]
                         net (fo=1, routed)           0.007    92.167    u/answer_reg[0][3]_i_305_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.259 r  u/answer_reg[0][3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    92.259    u/answer_reg[0][3]_i_254_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.351 r  u/answer_reg[0][3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    92.351    u/answer_reg[0][3]_i_207_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.443 r  u/answer_reg[0][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.443    u/answer_reg[0][3]_i_162_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.535 r  u/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.535    u/answer_reg[0][3]_i_121_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.627 r  u/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.627    u/answer_reg[0][3]_i_85_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.719 r  u/answer_reg[0][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.719    u/answer_reg[0][3]_i_58_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.811 r  u/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.811    u/answer_reg[0][3]_i_42_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    92.930 r  u/answer_reg[0][3]_i_25/CO[1]
                         net (fo=37, routed)          1.648    94.578    u/p_2_in[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.251    94.829 r  u/answer[0][3]_i_404/O
                         net (fo=1, routed)           0.000    94.829    u/answer[0][3]_i_404_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    95.241 r  u/answer_reg[0][3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    95.241    u/answer_reg[0][3]_i_351_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.330 r  u/answer_reg[0][3]_i_295/CO[3]
                         net (fo=1, routed)           0.000    95.330    u/answer_reg[0][3]_i_295_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.419 r  u/answer_reg[0][3]_i_243/CO[3]
                         net (fo=1, routed)           0.000    95.419    u/answer_reg[0][3]_i_243_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.508 r  u/answer_reg[0][3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    95.508    u/answer_reg[0][3]_i_193_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.597 r  u/answer_reg[0][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    95.597    u/answer_reg[0][3]_i_147_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.686 r  u/answer_reg[0][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    95.686    u/answer_reg[0][3]_i_106_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.775 r  u/answer_reg[0][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    95.775    u/answer_reg[0][3]_i_72_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.864 r  u/answer_reg[0][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.864    u/answer_reg[0][3]_i_47_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    95.984 r  u/answer_reg[0][3]_i_27/CO[1]
                         net (fo=37, routed)          1.943    97.927    u/p_2_in[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.249    98.176 r  u/answer[0][3]_i_358/O
                         net (fo=1, routed)           0.000    98.176    u/answer[0][3]_i_358_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    98.588 r  u/answer_reg[0][3]_i_300/CO[3]
                         net (fo=1, routed)           0.000    98.588    u/answer_reg[0][3]_i_300_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.677 r  u/answer_reg[0][3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    98.677    u/answer_reg[0][3]_i_248_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.766 r  u/answer_reg[0][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    98.766    u/answer_reg[0][3]_i_198_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.855 r  u/answer_reg[0][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    98.855    u/answer_reg[0][3]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.944 r  u/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    98.944    u/answer_reg[0][3]_i_111_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.033 r  u/answer_reg[0][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    99.033    u/answer_reg[0][3]_i_77_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.122 r  u/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.122    u/answer_reg[0][3]_i_50_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.211 r  u/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.211    u/answer_reg[0][3]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    99.398 f  u/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          0.545    99.943    u/p_2_in[0]
    SLICE_X52Y35         LUT1 (Prop_lut1_I0_O)        0.279   100.222 r  u/answer[0][3]_i_37/O
                         net (fo=1, routed)           0.218   100.440    u/answer[0][3]_i_37_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444   100.884 r  u/answer_reg[0][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.884    u/answer_reg[0][3]_i_24_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.976 r  u/answer_reg[4][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   100.976    u/answer_reg[4][0]_i_244_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.068 r  u/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000   101.068    u/answer_reg[4][0]_i_235_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.160 r  u/answer_reg[4][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000   101.160    u/answer_reg[4][0]_i_167_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.252 r  u/answer_reg[4][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   101.252    u/answer_reg[4][0]_i_114_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.344 r  u/answer_reg[4][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   101.344    u/answer_reg[4][0]_i_57_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.436 r  u/answer_reg[4][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.436    u/answer_reg[4][0]_i_26_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   101.616 r  u/answer_reg[4][0]_i_11/O[2]
                         net (fo=1, routed)           0.597   102.213    u/answer_reg[4][0]_i_11_n_5
    SLICE_X51Y39         LUT6 (Prop_lut6_I3_O)        0.217   102.430 f  u/answer[4][0]_i_5/O
                         net (fo=84, routed)          2.827   105.257    u/answer[3][3]_i_84_n_0
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.097   105.354 r  u/answer[3][3]_i_10/O
                         net (fo=63, routed)          2.375   107.729    u/answer[3][3]_i_10_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.100   107.829 r  u/answer[3][3]_i_215/O
                         net (fo=97, routed)          3.258   111.086    u/answer[3][3]_i_215_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.234   111.320 r  u/answer[3][3]_i_816/O
                         net (fo=1, routed)           0.466   111.786    u/answer[3][3]_i_816_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411   112.197 r  u/answer_reg[3][3]_i_652/CO[3]
                         net (fo=1, routed)           0.001   112.198    u/answer_reg[3][3]_i_652_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.290 r  u/answer_reg[3][3]_i_452/CO[3]
                         net (fo=1, routed)           0.000   112.290    u/answer_reg[3][3]_i_452_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.382 r  u/answer_reg[3][3]_i_217/CO[3]
                         net (fo=1, routed)           0.000   112.382    u/answer_reg[3][3]_i_217_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.474 r  u/answer_reg[3][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000   112.474    u/answer_reg[3][3]_i_105_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   112.631 r  u/answer_reg[3][3]_i_96/O[0]
                         net (fo=3, routed)           0.603   113.234    u_n_64
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.209   113.443 r  answer[3][3]_i_108/O
                         net (fo=2, routed)           0.601   114.043    u/answer_reg[3][3]_i_13_0
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.101   114.144 r  u/answer[3][3]_i_34/O
                         net (fo=2, routed)           0.688   114.832    u/answer[3][3]_i_34_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.239   115.071 r  u/answer[3][3]_i_38/O
                         net (fo=1, routed)           0.000   115.071    u/answer[3][3]_i_38_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379   115.450 r  u/answer_reg[3][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   115.450    u/answer_reg[3][3]_i_13_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   115.542 r  u/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   115.542    u/answer_reg[3][3]_i_16_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   115.722 r  u/answer_reg[3][3]_i_676/O[2]
                         net (fo=15, routed)          1.449   117.172    u_n_131
    SLICE_X45Y58         LUT3 (Prop_lut3_I1_O)        0.217   117.389 r  answer[3][3]_i_1048/O
                         net (fo=1, routed)           0.418   117.806    answer[3][3]_i_1048_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295   118.101 r  answer_reg[3][3]_i_958/CO[3]
                         net (fo=1, routed)           0.000   118.101    answer_reg[3][3]_i_958_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   118.190 r  answer_reg[3][3]_i_835/CO[3]
                         net (fo=1, routed)           0.000   118.190    answer_reg[3][3]_i_835_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   118.371 r  answer_reg[3][3]_i_675/O[2]
                         net (fo=3, routed)           0.703   119.074    u/answer_reg[3][3]_i_299_0[2]
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.236   119.310 r  u/answer[3][3]_i_507/O
                         net (fo=1, routed)           0.484   119.794    u/answer[3][3]_i_507_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.529   120.323 r  u/answer_reg[3][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000   120.323    u/answer_reg[3][3]_i_299_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.415 r  u/answer_reg[3][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000   120.415    u/answer_reg[3][3]_i_127_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   120.595 r  u/answer_reg[3][3]_i_49/O[2]
                         net (fo=3, routed)           1.140   121.735    u/answer_reg[3][3]_i_49_n_5
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.217   121.952 r  u/answer[3][3]_i_57/O
                         net (fo=1, routed)           0.000   121.952    u/answer[3][3]_i_57_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286   122.238 r  u/answer_reg[3][3]_i_19/CO[3]
                         net (fo=9, routed)           1.260   123.498    u/answer_reg[3][3]_i_19_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I3_O)        0.097   123.595 r  u/answer[2][3]_i_20/O
                         net (fo=2, routed)           0.593   124.188    u/answer[2][3]_i_20_n_0
    SLICE_X47Y53         LUT5 (Prop_lut5_I2_O)        0.097   124.285 r  u/answer[2][3]_i_7/O
                         net (fo=1, routed)           0.000   124.285    u/answer[2][3]_i_7_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.267   124.552 r  u/answer_reg[2][3]_i_2/O[3]
                         net (fo=1, routed)           0.859   125.411    u/answer_reg[2][3]_i_2_n_4
    SLICE_X47Y49         LUT3 (Prop_lut3_I0_O)        0.234   125.645 r  u/answer[2][3]_i_1/O
                         net (fo=1, routed)           0.000   125.645    u/answer[2][3]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  u/answer_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.267ns  (logic 51.007ns (40.719%)  route 74.260ns (59.281%))
  Logic Levels:           343  (CARRY4=293 FDRE=1 LUT1=2 LUT2=1 LUT3=17 LUT4=1 LUT5=13 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=38, routed)          1.260     1.601    u/op2_reg_n_0_[0]
    SLICE_X54Y26         LUT1 (Prop_lut1_I0_O)        0.097     1.698 r  u/p_0_out_i_50/O
                         net (fo=2, routed)           0.333     2.031    u/p_0_out_i_50_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.475 r  u/p_0_out_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.475    u/p_0_out_i_34_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.567 r  u/p_0_out_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.567    u/p_0_out_i_33_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.659 r  u/p_0_out_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.659    u/p_0_out_i_32_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.839 r  u/p_0_out_i_31/O[2]
                         net (fo=569, routed)         1.021     3.860    u/p_0_out_i_31_n_5
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.217     4.077 r  u/answer[4][0]_i_8/O
                         net (fo=17, routed)          1.138     5.215    u/answer[4][0]_i_8_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I1_O)        0.097     5.312 r  u/answer[4][0]_i_975/O
                         net (fo=33, routed)          2.537     7.849    u/answer[4][0]_i_849_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     8.134 r  u/answer_reg[4][0]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.134    u/answer_reg[4][0]_i_717_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  u/answer_reg[4][0]_i_578/CO[3]
                         net (fo=1, routed)           0.000     8.223    u/answer_reg[4][0]_i_578_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.312 r  u/answer_reg[4][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000     8.312    u/answer_reg[4][0]_i_441_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.401 r  u/answer_reg[4][0]_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.401    u/answer_reg[4][0]_i_310_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.490 r  u/answer_reg[4][0]_i_208/CO[3]
                         net (fo=1, routed)           0.000     8.490    u/answer_reg[4][0]_i_208_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.579 r  u/answer_reg[4][0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.579    u/answer_reg[4][0]_i_125_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.668 r  u/answer_reg[4][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.668    u/answer_reg[4][0]_i_64_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.757 r  u/answer_reg[4][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.757    u/answer_reg[4][0]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     8.944 r  u/answer_reg[4][0]_i_12/CO[0]
                         net (fo=37, routed)          1.774    10.718    u/p_2_in[31]
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.279    10.997 r  u/answer[4][0]_i_303/O
                         net (fo=1, routed)           0.000    10.997    u/answer[4][0]_i_303_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.409 r  u/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.409    u/answer_reg[4][0]_i_198_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.498 r  u/answer_reg[4][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.498    u/answer_reg[4][0]_i_119_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.618 r  u/answer_reg[4][0]_i_62/CO[1]
                         net (fo=37, routed)          1.153    12.771    u/p_2_in[30]
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.249    13.020 r  u/answer[4][0]_i_437/O
                         net (fo=1, routed)           0.000    13.020    u/answer[4][0]_i_437_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.319 r  u/answer_reg[4][0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    13.319    u/answer_reg[4][0]_i_305_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.408 r  u/answer_reg[4][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.408    u/answer_reg[4][0]_i_203_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.497 r  u/answer_reg[4][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.497    u/answer_reg[4][0]_i_122_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.617 r  u/answer_reg[4][0]_i_63/CO[1]
                         net (fo=37, routed)          1.680    15.297    u/p_2_in[29]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.249    15.546 r  u/answer[4][0]_i_1057/O
                         net (fo=1, routed)           0.000    15.546    u/answer[4][0]_i_1057_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.925 r  u/answer_reg[4][0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.925    u/answer_reg[4][0]_i_940_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.017 r  u/answer_reg[4][0]_i_814/CO[3]
                         net (fo=1, routed)           0.000    16.017    u/answer_reg[4][0]_i_814_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.109 r  u/answer_reg[4][0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    16.109    u/answer_reg[4][0]_i_682_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.201 r  u/answer_reg[4][0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    16.201    u/answer_reg[4][0]_i_543_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.293 r  u/answer_reg[4][0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    16.293    u/answer_reg[4][0]_i_406_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.385 r  u/answer_reg[4][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    16.385    u/answer_reg[4][0]_i_275_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.477 r  u/answer_reg[4][0]_i_172/CO[3]
                         net (fo=1, routed)           0.000    16.477    u/answer_reg[4][0]_i_172_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    16.596 r  u/answer_reg[4][0]_i_94/CO[1]
                         net (fo=37, routed)          2.007    18.603    u/p_2_in[28]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.251    18.854 r  u/answer[4][0]_i_1165/O
                         net (fo=1, routed)           0.000    18.854    u/answer[4][0]_i_1165_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.256 r  u/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.256    u/answer_reg[4][0]_i_1059_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.348 r  u/answer_reg[4][0]_i_946/CO[3]
                         net (fo=1, routed)           0.000    19.348    u/answer_reg[4][0]_i_946_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.440 r  u/answer_reg[4][0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    19.440    u/answer_reg[4][0]_i_820_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.532 r  u/answer_reg[4][0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    19.532    u/answer_reg[4][0]_i_688_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.624 r  u/answer_reg[4][0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    19.624    u/answer_reg[4][0]_i_549_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.716 r  u/answer_reg[4][0]_i_412/CO[3]
                         net (fo=1, routed)           0.000    19.716    u/answer_reg[4][0]_i_412_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.808 r  u/answer_reg[4][0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    19.808    u/answer_reg[4][0]_i_281_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.900 r  u/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    19.900    u/answer_reg[4][0]_i_176_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    20.019 r  u/answer_reg[4][0]_i_99/CO[1]
                         net (fo=37, routed)          1.260    21.279    u/p_2_in[27]
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.251    21.530 r  u/answer[4][0]_i_1062/O
                         net (fo=1, routed)           0.000    21.530    u/answer[4][0]_i_1062_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.942 r  u/answer_reg[4][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.942    u/answer_reg[4][0]_i_945_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.031 r  u/answer_reg[4][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    22.031    u/answer_reg[4][0]_i_819_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.120 r  u/answer_reg[4][0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.120    u/answer_reg[4][0]_i_687_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.209 r  u/answer_reg[4][0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    22.209    u/answer_reg[4][0]_i_548_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.298 r  u/answer_reg[4][0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    22.298    u/answer_reg[4][0]_i_411_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.387 r  u/answer_reg[4][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    22.387    u/answer_reg[4][0]_i_280_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.476 r  u/answer_reg[4][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.476    u/answer_reg[4][0]_i_175_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    22.596 r  u/answer_reg[4][0]_i_97/CO[1]
                         net (fo=37, routed)          1.679    24.276    u/p_2_in[26]
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.249    24.525 r  u/answer[4][0]_i_1076/O
                         net (fo=1, routed)           0.000    24.525    u/answer[4][0]_i_1076_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.937 r  u/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    24.937    u/answer_reg[4][0]_i_956_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.026 r  u/answer_reg[4][0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.026    u/answer_reg[4][0]_i_830_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.115 r  u/answer_reg[4][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.115    u/answer_reg[4][0]_i_698_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.204 r  u/answer_reg[4][0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    25.204    u/answer_reg[4][0]_i_559_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.293 r  u/answer_reg[4][0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    25.293    u/answer_reg[4][0]_i_422_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.382 r  u/answer_reg[4][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    25.382    u/answer_reg[4][0]_i_291_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.471 r  u/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    25.471    u/answer_reg[4][0]_i_182_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.591 r  u/answer_reg[4][0]_i_103/CO[1]
                         net (fo=37, routed)          1.704    27.295    u/p_2_in[25]
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.249    27.544 r  u/answer[4][0]_i_1168/O
                         net (fo=1, routed)           0.000    27.544    u/answer[4][0]_i_1168_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    27.956 r  u/answer_reg[4][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    27.956    u/answer_reg[4][0]_i_1068_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.045 r  u/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    28.045    u/answer_reg[4][0]_i_955_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.134 r  u/answer_reg[4][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    28.134    u/answer_reg[4][0]_i_829_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.223 r  u/answer_reg[4][0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    28.223    u/answer_reg[4][0]_i_697_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.312 r  u/answer_reg[4][0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    28.312    u/answer_reg[4][0]_i_558_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.401 r  u/answer_reg[4][0]_i_421/CO[3]
                         net (fo=1, routed)           0.000    28.401    u/answer_reg[4][0]_i_421_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.490 r  u/answer_reg[4][0]_i_290/CO[3]
                         net (fo=1, routed)           0.000    28.490    u/answer_reg[4][0]_i_290_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.579 r  u/answer_reg[4][0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    28.579    u/answer_reg[4][0]_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.699 r  u/answer_reg[4][0]_i_101/CO[1]
                         net (fo=37, routed)          1.607    30.305    u/p_2_in[24]
    SLICE_X46Y34         LUT6 (Prop_lut6_I4_O)        0.249    30.554 r  u/answer[4][0]_i_1206/O
                         net (fo=1, routed)           0.000    30.554    u/answer[4][0]_i_1206_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.956 r  u/answer_reg[4][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    30.956    u/answer_reg[4][0]_i_1118_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.048 r  u/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    31.048    u/answer_reg[4][0]_i_1014_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.140 r  u/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    31.140    u/answer_reg[4][0]_i_901_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.232 r  u/answer_reg[4][0]_i_775/CO[3]
                         net (fo=1, routed)           0.000    31.232    u/answer_reg[4][0]_i_775_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.324 r  u/answer_reg[4][0]_i_643/CO[3]
                         net (fo=1, routed)           0.000    31.324    u/answer_reg[4][0]_i_643_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.416 r  u/answer_reg[4][0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    31.416    u/answer_reg[4][0]_i_504_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.508 r  u/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    31.508    u/answer_reg[4][0]_i_367_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.600 r  u/answer_reg[4][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000    31.600    u/answer_reg[4][0]_i_248_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.719 r  u/answer_reg[4][0]_i_157/CO[1]
                         net (fo=37, routed)          1.402    33.121    u/p_2_in[23]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.251    33.372 r  u/answer[4][0]_i_1119/O
                         net (fo=1, routed)           0.000    33.372    u/answer[4][0]_i_1119_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.656 r  u/answer_reg[4][0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    u/answer_reg[4][0]_i_1013_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.748 r  u/answer_reg[4][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    33.748    u/answer_reg[4][0]_i_900_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.840 r  u/answer_reg[4][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    33.840    u/answer_reg[4][0]_i_774_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.932 r  u/answer_reg[4][0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    33.932    u/answer_reg[4][0]_i_642_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.024 r  u/answer_reg[4][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.024    u/answer_reg[4][0]_i_503_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.116 r  u/answer_reg[4][0]_i_366/CO[3]
                         net (fo=1, routed)           0.000    34.116    u/answer_reg[4][0]_i_366_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.208 r  u/answer_reg[4][0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    34.208    u/answer_reg[4][0]_i_247_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    34.327 r  u/answer_reg[4][0]_i_155/CO[1]
                         net (fo=37, routed)          1.411    35.738    u/p_2_in[22]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.251    35.989 r  u/answer[4][0]_i_1212/O
                         net (fo=1, routed)           0.000    35.989    u/answer[4][0]_i_1212_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    36.401 r  u/answer_reg[4][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    36.401    u/answer_reg[4][0]_i_1128_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.490 r  u/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    36.490    u/answer_reg[4][0]_i_1024_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.579 r  u/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.579    u/answer_reg[4][0]_i_911_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.668 r  u/answer_reg[4][0]_i_785/CO[3]
                         net (fo=1, routed)           0.000    36.668    u/answer_reg[4][0]_i_785_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.757 r  u/answer_reg[4][0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    36.757    u/answer_reg[4][0]_i_653_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.846 r  u/answer_reg[4][0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    36.846    u/answer_reg[4][0]_i_514_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.935 r  u/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.935    u/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.024 r  u/answer_reg[4][0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    37.024    u/answer_reg[4][0]_i_254_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    37.144 r  u/answer_reg[4][0]_i_161/CO[1]
                         net (fo=37, routed)          1.577    38.721    u/p_2_in[21]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.249    38.970 r  u/answer[4][0]_i_1209/O
                         net (fo=1, routed)           0.000    38.970    u/answer[4][0]_i_1209_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    39.382 r  u/answer_reg[4][0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    39.382    u/answer_reg[4][0]_i_1127_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.471 r  u/answer_reg[4][0]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    39.471    u/answer_reg[4][0]_i_1023_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.560 r  u/answer_reg[4][0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    39.560    u/answer_reg[4][0]_i_910_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.649 r  u/answer_reg[4][0]_i_784/CO[3]
                         net (fo=1, routed)           0.000    39.649    u/answer_reg[4][0]_i_784_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.738 r  u/answer_reg[4][0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    39.738    u/answer_reg[4][0]_i_652_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.827 r  u/answer_reg[4][0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    39.827    u/answer_reg[4][0]_i_513_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.916 r  u/answer_reg[4][0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    39.916    u/answer_reg[4][0]_i_376_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.005 r  u/answer_reg[4][0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.005    u/answer_reg[4][0]_i_253_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    40.125 r  u/answer_reg[4][0]_i_159/CO[1]
                         net (fo=37, routed)          1.656    41.780    u/p_2_in[20]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.249    42.029 r  u/answer[4][0]_i_1218/O
                         net (fo=1, routed)           0.000    42.029    u/answer[4][0]_i_1218_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    42.431 r  u/answer_reg[4][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    42.431    u/answer_reg[4][0]_i_1138_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.523 r  u/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    42.523    u/answer_reg[4][0]_i_1034_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.615 r  u/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    42.615    u/answer_reg[4][0]_i_921_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.707 r  u/answer_reg[4][0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    42.707    u/answer_reg[4][0]_i_795_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.799 r  u/answer_reg[4][0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.799    u/answer_reg[4][0]_i_663_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.891 r  u/answer_reg[4][0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    42.891    u/answer_reg[4][0]_i_524_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.983 r  u/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.983    u/answer_reg[4][0]_i_387_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.075 r  u/answer_reg[4][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    43.075    u/answer_reg[4][0]_i_260_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    43.194 r  u/answer_reg[4][0]_i_165/CO[1]
                         net (fo=37, routed)          1.720    44.914    u/p_2_in[19]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.251    45.165 r  u/answer[4][0]_i_390/O
                         net (fo=1, routed)           0.000    45.165    u/answer[4][0]_i_390_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.577 r  u/answer_reg[4][0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.577    u/answer_reg[4][0]_i_259_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.697 r  u/answer_reg[4][0]_i_163/CO[1]
                         net (fo=37, routed)          1.602    47.299    u/p_2_in[18]
    SLICE_X35Y37         LUT6 (Prop_lut6_I4_O)        0.249    47.548 r  u/answer[4][0]_i_1224/O
                         net (fo=1, routed)           0.000    47.548    u/answer[4][0]_i_1224_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.960 r  u/answer_reg[4][0]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    47.960    u/answer_reg[4][0]_i_1148_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.049 r  u/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    48.049    u/answer_reg[4][0]_i_1044_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.138 r  u/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    48.138    u/answer_reg[4][0]_i_931_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.227 r  u/answer_reg[4][0]_i_805/CO[3]
                         net (fo=1, routed)           0.000    48.227    u/answer_reg[4][0]_i_805_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.316 r  u/answer_reg[4][0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    48.316    u/answer_reg[4][0]_i_673_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.405 r  u/answer_reg[4][0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    48.405    u/answer_reg[4][0]_i_534_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.494 r  u/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    48.494    u/answer_reg[4][0]_i_397_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.583 r  u/answer_reg[4][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    48.583    u/answer_reg[4][0]_i_270_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.703 r  u/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.606    50.309    u/p_2_in[17]
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.249    50.558 r  u/answer[4][0]_i_1221/O
                         net (fo=1, routed)           0.000    50.558    u/answer[4][0]_i_1221_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.970 r  u/answer_reg[4][0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    50.970    u/answer_reg[4][0]_i_1147_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.059 r  u/answer_reg[4][0]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    51.059    u/answer_reg[4][0]_i_1043_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.148 r  u/answer_reg[4][0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    51.148    u/answer_reg[4][0]_i_930_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.237 r  u/answer_reg[4][0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    51.237    u/answer_reg[4][0]_i_804_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.326 r  u/answer_reg[4][0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    51.326    u/answer_reg[4][0]_i_672_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.415 r  u/answer_reg[4][0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    51.415    u/answer_reg[4][0]_i_533_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.504 r  u/answer_reg[4][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    51.504    u/answer_reg[4][0]_i_396_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.593 r  u/answer_reg[4][0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.593    u/answer_reg[4][0]_i_269_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.713 r  u/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.427    53.141    u/p_2_in[16]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.249    53.390 r  u/answer[4][0]_i_1236/O
                         net (fo=1, routed)           0.000    53.390    u/answer[4][0]_i_1236_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    53.802 r  u/answer_reg[4][0]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    53.802    u/answer_reg[4][0]_i_1178_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.891 r  u/answer_reg[4][0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    53.891    u/answer_reg[4][0]_i_1089_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.980 r  u/answer_reg[4][0]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.980    u/answer_reg[4][0]_i_980_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.069 r  u/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.069    u/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.158 r  u/answer_reg[4][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    54.158    u/answer_reg[4][0]_i_735_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.247 r  u/answer_reg[4][0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    54.247    u/answer_reg[4][0]_i_603_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.336 r  u/answer_reg[4][0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.336    u/answer_reg[4][0]_i_464_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.425 r  u/answer_reg[4][0]_i_335/CO[3]
                         net (fo=1, routed)           0.000    54.425    u/answer_reg[4][0]_i_335_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    54.545 r  u/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.480    56.025    u/p_2_in[15]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.249    56.274 r  u/answer[4][0]_i_1232/O
                         net (fo=1, routed)           0.000    56.274    u/answer[4][0]_i_1232_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    56.676 r  u/answer_reg[4][0]_i_1177/CO[3]
                         net (fo=1, routed)           0.000    56.676    u/answer_reg[4][0]_i_1177_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.768 r  u/answer_reg[4][0]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    56.768    u/answer_reg[4][0]_i_1088_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.860 r  u/answer_reg[4][0]_i_979/CO[3]
                         net (fo=1, routed)           0.000    56.860    u/answer_reg[4][0]_i_979_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.952 r  u/answer_reg[4][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.952    u/answer_reg[4][0]_i_861_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.044 r  u/answer_reg[4][0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    57.044    u/answer_reg[4][0]_i_734_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.136 r  u/answer_reg[4][0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    57.136    u/answer_reg[4][0]_i_602_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.228 r  u/answer_reg[4][0]_i_463/CO[3]
                         net (fo=1, routed)           0.000    57.228    u/answer_reg[4][0]_i_463_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.320 r  u/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    57.320    u/answer_reg[4][0]_i_334_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.439 r  u/answer_reg[4][0]_i_229/CO[1]
                         net (fo=37, routed)          1.741    59.180    u/p_2_in[14]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.251    59.431 r  u/answer[4][0]_i_1240/O
                         net (fo=1, routed)           0.000    59.431    u/answer[4][0]_i_1240_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.843 r  u/answer_reg[4][0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    59.843    u/answer_reg[4][0]_i_1187_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.932 r  u/answer_reg[4][0]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    59.932    u/answer_reg[4][0]_i_1098_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.021 r  u/answer_reg[4][0]_i_989/CO[3]
                         net (fo=1, routed)           0.000    60.021    u/answer_reg[4][0]_i_989_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.110 r  u/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    60.110    u/answer_reg[4][0]_i_871_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.199 r  u/answer_reg[4][0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    60.199    u/answer_reg[4][0]_i_744_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.288 r  u/answer_reg[4][0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    60.288    u/answer_reg[4][0]_i_612_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.377 r  u/answer_reg[4][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    60.377    u/answer_reg[4][0]_i_473_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.466 r  u/answer_reg[4][0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    60.466    u/answer_reg[4][0]_i_340_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    60.586 r  u/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.625    62.212    u/p_2_in[13]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.249    62.461 r  u/answer[4][0]_i_1244/O
                         net (fo=1, routed)           0.000    62.461    u/answer[4][0]_i_1244_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    62.873 r  u/answer_reg[4][0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    62.873    u/answer_reg[4][0]_i_1192_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.962 r  u/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    62.962    u/answer_reg[4][0]_i_1103_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.051 r  u/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    63.051    u/answer_reg[4][0]_i_994_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.140 r  u/answer_reg[4][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    63.140    u/answer_reg[4][0]_i_876_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.229 r  u/answer_reg[4][0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    63.229    u/answer_reg[4][0]_i_749_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.318 r  u/answer_reg[4][0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    63.318    u/answer_reg[4][0]_i_617_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.407 r  u/answer_reg[4][0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    63.407    u/answer_reg[4][0]_i_478_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.496 r  u/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    63.496    u/answer_reg[4][0]_i_347_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.616 r  u/answer_reg[4][0]_i_236/CO[1]
                         net (fo=37, routed)          1.159    64.775    u/p_2_in[12]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.249    65.024 r  u/answer[4][0]_i_1200/O
                         net (fo=1, routed)           0.000    65.024    u/answer[4][0]_i_1200_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    65.419 r  u/answer_reg[4][0]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    65.419    u/answer_reg[4][0]_i_1108_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.508 r  u/answer_reg[4][0]_i_999/CO[3]
                         net (fo=1, routed)           0.000    65.508    u/answer_reg[4][0]_i_999_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.597 r  u/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    65.597    u/answer_reg[4][0]_i_881_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.686 r  u/answer_reg[4][0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    65.686    u/answer_reg[4][0]_i_754_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.775 r  u/answer_reg[4][0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    65.775    u/answer_reg[4][0]_i_622_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.864 r  u/answer_reg[4][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    65.864    u/answer_reg[4][0]_i_483_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.953 r  u/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    65.953    u/answer_reg[4][0]_i_350_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    66.073 r  u/answer_reg[4][0]_i_238/CO[1]
                         net (fo=37, routed)          1.681    67.753    u/p_2_in[11]
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.249    68.002 r  u/answer[0][3]_i_400/O
                         net (fo=1, routed)           0.000    68.002    u/answer[0][3]_i_400_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    68.414 r  u/answer_reg[0][3]_i_346/CO[3]
                         net (fo=1, routed)           0.000    68.414    u/answer_reg[0][3]_i_346_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.503 r  u/answer_reg[0][3]_i_341/CO[3]
                         net (fo=1, routed)           0.000    68.503    u/answer_reg[0][3]_i_341_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.592 r  u/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    68.592    u/answer_reg[4][0]_i_1004_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.681 r  u/answer_reg[4][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    68.681    u/answer_reg[4][0]_i_886_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.770 r  u/answer_reg[4][0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    68.770    u/answer_reg[4][0]_i_759_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.859 r  u/answer_reg[4][0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    68.859    u/answer_reg[4][0]_i_627_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.948 r  u/answer_reg[4][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.948    u/answer_reg[4][0]_i_488_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.037 r  u/answer_reg[4][0]_i_353/CO[3]
                         net (fo=1, routed)           0.000    69.037    u/answer_reg[4][0]_i_353_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.157 r  u/answer_reg[4][0]_i_240/CO[1]
                         net (fo=37, routed)          1.731    70.888    u/p_2_in[10]
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.249    71.137 r  u/answer[0][3]_i_391/O
                         net (fo=1, routed)           0.000    71.137    u/answer[0][3]_i_391_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.549 r  u/answer_reg[0][3]_i_336/CO[3]
                         net (fo=1, routed)           0.000    71.549    u/answer_reg[0][3]_i_336_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.638 r  u/answer_reg[0][3]_i_290/CO[3]
                         net (fo=1, routed)           0.000    71.638    u/answer_reg[0][3]_i_290_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.727 r  u/answer_reg[0][3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    71.727    u/answer_reg[0][3]_i_285_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.816 r  u/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    71.816    u/answer_reg[4][0]_i_891_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.905 r  u/answer_reg[4][0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    71.905    u/answer_reg[4][0]_i_764_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.994 r  u/answer_reg[4][0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    71.994    u/answer_reg[4][0]_i_632_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.083 r  u/answer_reg[4][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    72.083    u/answer_reg[4][0]_i_493_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.172 r  u/answer_reg[4][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    72.172    u/answer_reg[4][0]_i_356_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    72.292 r  u/answer_reg[4][0]_i_242/CO[1]
                         net (fo=37, routed)          1.565    73.858    u/p_2_in[9]
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.249    74.107 r  u/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    74.107    u/answer[0][3]_i_387_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    74.519 r  u/answer_reg[0][3]_i_331/CO[3]
                         net (fo=1, routed)           0.000    74.519    u/answer_reg[0][3]_i_331_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.608 r  u/answer_reg[0][3]_i_280/CO[3]
                         net (fo=1, routed)           0.007    74.615    u/answer_reg[0][3]_i_280_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.704 r  u/answer_reg[0][3]_i_238/CO[3]
                         net (fo=1, routed)           0.000    74.704    u/answer_reg[0][3]_i_238_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.793 r  u/answer_reg[0][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    74.793    u/answer_reg[0][3]_i_233_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.882 r  u/answer_reg[4][0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    74.882    u/answer_reg[4][0]_i_769_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.971 r  u/answer_reg[4][0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    74.971    u/answer_reg[4][0]_i_637_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.060 r  u/answer_reg[4][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    75.060    u/answer_reg[4][0]_i_498_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.149 r  u/answer_reg[4][0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    75.149    u/answer_reg[4][0]_i_363_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    75.269 r  u/answer_reg[4][0]_i_245/CO[1]
                         net (fo=37, routed)          1.473    76.742    u/p_2_in[8]
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.249    76.991 r  u/answer[0][3]_i_381/O
                         net (fo=1, routed)           0.000    76.991    u/answer[0][3]_i_381_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    77.290 r  u/answer_reg[0][3]_i_326/CO[3]
                         net (fo=1, routed)           0.000    77.290    u/answer_reg[0][3]_i_326_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.379 r  u/answer_reg[0][3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    77.379    u/answer_reg[0][3]_i_275_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.468 r  u/answer_reg[0][3]_i_228/CO[3]
                         net (fo=1, routed)           0.000    77.468    u/answer_reg[0][3]_i_228_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.557 r  u/answer_reg[0][3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    77.557    u/answer_reg[0][3]_i_188_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.646 r  u/answer_reg[0][3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    77.646    u/answer_reg[0][3]_i_183_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.735 r  u/answer_reg[0][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.735    u/answer_reg[0][3]_i_157_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.824 r  u/answer_reg[4][0]_i_593/CO[3]
                         net (fo=1, routed)           0.000    77.824    u/answer_reg[4][0]_i_593_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.913 r  u/answer_reg[4][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    77.913    u/answer_reg[4][0]_i_456_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    78.033 r  u/answer_reg[4][0]_i_330/CO[1]
                         net (fo=37, routed)          1.735    79.768    u/p_2_in[7]
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.249    80.017 r  u/answer[0][3]_i_379/O
                         net (fo=1, routed)           0.000    80.017    u/answer[0][3]_i_379_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    80.429 r  u/answer_reg[0][3]_i_321/CO[3]
                         net (fo=1, routed)           0.007    80.436    u/answer_reg[0][3]_i_321_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.525 r  u/answer_reg[0][3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    80.525    u/answer_reg[0][3]_i_270_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.614 r  u/answer_reg[0][3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    80.614    u/answer_reg[0][3]_i_223_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.703 r  u/answer_reg[0][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    80.703    u/answer_reg[0][3]_i_178_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.792 r  u/answer_reg[0][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    80.792    u/answer_reg[0][3]_i_142_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.881 r  u/answer_reg[0][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.881    u/answer_reg[0][3]_i_137_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.970 r  u/answer_reg[0][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    80.970    u/answer_reg[0][3]_i_116_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.059 r  u/answer_reg[4][0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    81.059    u/answer_reg[4][0]_i_455_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    81.179 r  u/answer_reg[4][0]_i_328/CO[1]
                         net (fo=37, routed)          1.641    82.820    u/p_2_in[6]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.249    83.069 r  u/answer[0][3]_i_373/O
                         net (fo=1, routed)           0.000    83.069    u/answer[0][3]_i_373_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    83.368 r  u/answer_reg[0][3]_i_316/CO[3]
                         net (fo=1, routed)           0.007    83.375    u/answer_reg[0][3]_i_316_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.464 r  u/answer_reg[0][3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    83.464    u/answer_reg[0][3]_i_265_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.553 r  u/answer_reg[0][3]_i_218/CO[3]
                         net (fo=1, routed)           0.000    83.553    u/answer_reg[0][3]_i_218_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.642 r  u/answer_reg[0][3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    83.642    u/answer_reg[0][3]_i_173_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.731 r  u/answer_reg[0][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.731    u/answer_reg[0][3]_i_132_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.820 r  u/answer_reg[0][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    83.820    u/answer_reg[0][3]_i_101_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.909 r  u/answer_reg[0][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    83.909    u/answer_reg[0][3]_i_96_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.998 r  u/answer_reg[0][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.998    u/answer_reg[0][3]_i_82_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    84.118 r  u/answer_reg[4][0]_i_332/CO[1]
                         net (fo=37, routed)          1.437    85.556    u/p_2_in[5]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    85.805 r  u/answer[0][3]_i_370/O
                         net (fo=1, routed)           0.000    85.805    u/answer[0][3]_i_370_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    86.106 r  u/answer_reg[0][3]_i_311/CO[3]
                         net (fo=1, routed)           0.007    86.113    u/answer_reg[0][3]_i_311_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.202 r  u/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    86.202    u/answer_reg[0][3]_i_260_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.291 r  u/answer_reg[0][3]_i_213/CO[3]
                         net (fo=1, routed)           0.000    86.291    u/answer_reg[0][3]_i_213_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.380 r  u/answer_reg[0][3]_i_168/CO[3]
                         net (fo=1, routed)           0.000    86.380    u/answer_reg[0][3]_i_168_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.469 r  u/answer_reg[0][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.469    u/answer_reg[0][3]_i_127_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.558 r  u/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.558    u/answer_reg[0][3]_i_91_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.647 r  u/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.647    u/answer_reg[0][3]_i_67_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.736 r  u/answer_reg[0][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.736    u/answer_reg[0][3]_i_64_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    86.856 r  u/answer_reg[0][3]_i_56/CO[1]
                         net (fo=37, routed)          1.496    88.352    u/p_2_in[4]
    SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.249    88.601 r  u/answer[0][3]_i_367/O
                         net (fo=1, routed)           0.000    88.601    u/answer[0][3]_i_367_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    89.013 r  u/answer_reg[0][3]_i_306/CO[3]
                         net (fo=1, routed)           0.000    89.013    u/answer_reg[0][3]_i_306_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.102 r  u/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    89.102    u/answer_reg[0][3]_i_255_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.191 r  u/answer_reg[0][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    89.191    u/answer_reg[0][3]_i_208_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.280 r  u/answer_reg[0][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    89.280    u/answer_reg[0][3]_i_163_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.369 r  u/answer_reg[0][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    89.369    u/answer_reg[0][3]_i_122_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.458 r  u/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    89.458    u/answer_reg[0][3]_i_86_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.547 r  u/answer_reg[0][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.547    u/answer_reg[0][3]_i_59_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.636 r  u/answer_reg[0][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    89.636    u/answer_reg[0][3]_i_44_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    89.756 r  u/answer_reg[0][3]_i_43/CO[1]
                         net (fo=37, routed)          1.753    91.509    u/p_2_in[3]
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.249    91.758 r  u/answer[0][3]_i_363/O
                         net (fo=1, routed)           0.000    91.758    u/answer[0][3]_i_363_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    92.160 r  u/answer_reg[0][3]_i_305/CO[3]
                         net (fo=1, routed)           0.007    92.167    u/answer_reg[0][3]_i_305_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.259 r  u/answer_reg[0][3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    92.259    u/answer_reg[0][3]_i_254_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.351 r  u/answer_reg[0][3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    92.351    u/answer_reg[0][3]_i_207_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.443 r  u/answer_reg[0][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.443    u/answer_reg[0][3]_i_162_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.535 r  u/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.535    u/answer_reg[0][3]_i_121_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.627 r  u/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.627    u/answer_reg[0][3]_i_85_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.719 r  u/answer_reg[0][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.719    u/answer_reg[0][3]_i_58_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.811 r  u/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.811    u/answer_reg[0][3]_i_42_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    92.930 r  u/answer_reg[0][3]_i_25/CO[1]
                         net (fo=37, routed)          1.648    94.578    u/p_2_in[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.251    94.829 r  u/answer[0][3]_i_404/O
                         net (fo=1, routed)           0.000    94.829    u/answer[0][3]_i_404_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    95.241 r  u/answer_reg[0][3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    95.241    u/answer_reg[0][3]_i_351_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.330 r  u/answer_reg[0][3]_i_295/CO[3]
                         net (fo=1, routed)           0.000    95.330    u/answer_reg[0][3]_i_295_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.419 r  u/answer_reg[0][3]_i_243/CO[3]
                         net (fo=1, routed)           0.000    95.419    u/answer_reg[0][3]_i_243_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.508 r  u/answer_reg[0][3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    95.508    u/answer_reg[0][3]_i_193_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.597 r  u/answer_reg[0][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    95.597    u/answer_reg[0][3]_i_147_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.686 r  u/answer_reg[0][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    95.686    u/answer_reg[0][3]_i_106_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.775 r  u/answer_reg[0][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    95.775    u/answer_reg[0][3]_i_72_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.864 r  u/answer_reg[0][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.864    u/answer_reg[0][3]_i_47_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    95.984 r  u/answer_reg[0][3]_i_27/CO[1]
                         net (fo=37, routed)          1.943    97.927    u/p_2_in[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.249    98.176 r  u/answer[0][3]_i_358/O
                         net (fo=1, routed)           0.000    98.176    u/answer[0][3]_i_358_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    98.588 r  u/answer_reg[0][3]_i_300/CO[3]
                         net (fo=1, routed)           0.000    98.588    u/answer_reg[0][3]_i_300_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.677 r  u/answer_reg[0][3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    98.677    u/answer_reg[0][3]_i_248_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.766 r  u/answer_reg[0][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    98.766    u/answer_reg[0][3]_i_198_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.855 r  u/answer_reg[0][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    98.855    u/answer_reg[0][3]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.944 r  u/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    98.944    u/answer_reg[0][3]_i_111_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.033 r  u/answer_reg[0][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    99.033    u/answer_reg[0][3]_i_77_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.122 r  u/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.122    u/answer_reg[0][3]_i_50_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.211 r  u/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.211    u/answer_reg[0][3]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    99.398 f  u/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          0.545    99.943    u/p_2_in[0]
    SLICE_X52Y35         LUT1 (Prop_lut1_I0_O)        0.279   100.222 r  u/answer[0][3]_i_37/O
                         net (fo=1, routed)           0.218   100.440    u/answer[0][3]_i_37_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444   100.884 r  u/answer_reg[0][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.884    u/answer_reg[0][3]_i_24_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.976 r  u/answer_reg[4][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   100.976    u/answer_reg[4][0]_i_244_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.068 r  u/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000   101.068    u/answer_reg[4][0]_i_235_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.160 r  u/answer_reg[4][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000   101.160    u/answer_reg[4][0]_i_167_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.252 r  u/answer_reg[4][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   101.252    u/answer_reg[4][0]_i_114_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.344 r  u/answer_reg[4][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   101.344    u/answer_reg[4][0]_i_57_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.436 r  u/answer_reg[4][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.436    u/answer_reg[4][0]_i_26_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   101.616 r  u/answer_reg[4][0]_i_11/O[2]
                         net (fo=1, routed)           0.597   102.213    u/answer_reg[4][0]_i_11_n_5
    SLICE_X51Y39         LUT6 (Prop_lut6_I3_O)        0.217   102.430 f  u/answer[4][0]_i_5/O
                         net (fo=84, routed)          2.827   105.257    u/answer[3][3]_i_84_n_0
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.097   105.354 r  u/answer[3][3]_i_10/O
                         net (fo=63, routed)          2.375   107.729    u/answer[3][3]_i_10_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.100   107.829 r  u/answer[3][3]_i_215/O
                         net (fo=97, routed)          3.258   111.086    u/answer[3][3]_i_215_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.234   111.320 r  u/answer[3][3]_i_816/O
                         net (fo=1, routed)           0.466   111.786    u/answer[3][3]_i_816_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411   112.197 r  u/answer_reg[3][3]_i_652/CO[3]
                         net (fo=1, routed)           0.001   112.198    u/answer_reg[3][3]_i_652_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.290 r  u/answer_reg[3][3]_i_452/CO[3]
                         net (fo=1, routed)           0.000   112.290    u/answer_reg[3][3]_i_452_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.382 r  u/answer_reg[3][3]_i_217/CO[3]
                         net (fo=1, routed)           0.000   112.382    u/answer_reg[3][3]_i_217_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.474 r  u/answer_reg[3][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000   112.474    u/answer_reg[3][3]_i_105_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   112.631 r  u/answer_reg[3][3]_i_96/O[0]
                         net (fo=3, routed)           0.603   113.234    u_n_64
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.209   113.443 r  answer[3][3]_i_108/O
                         net (fo=2, routed)           0.601   114.043    u/answer_reg[3][3]_i_13_0
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.101   114.144 r  u/answer[3][3]_i_34/O
                         net (fo=2, routed)           0.688   114.832    u/answer[3][3]_i_34_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.239   115.071 r  u/answer[3][3]_i_38/O
                         net (fo=1, routed)           0.000   115.071    u/answer[3][3]_i_38_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379   115.450 r  u/answer_reg[3][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   115.450    u/answer_reg[3][3]_i_13_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   115.542 r  u/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   115.542    u/answer_reg[3][3]_i_16_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   115.722 r  u/answer_reg[3][3]_i_676/O[2]
                         net (fo=15, routed)          1.449   117.172    u_n_131
    SLICE_X45Y58         LUT3 (Prop_lut3_I1_O)        0.217   117.389 r  answer[3][3]_i_1048/O
                         net (fo=1, routed)           0.418   117.806    answer[3][3]_i_1048_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295   118.101 r  answer_reg[3][3]_i_958/CO[3]
                         net (fo=1, routed)           0.000   118.101    answer_reg[3][3]_i_958_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   118.190 r  answer_reg[3][3]_i_835/CO[3]
                         net (fo=1, routed)           0.000   118.190    answer_reg[3][3]_i_835_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   118.371 r  answer_reg[3][3]_i_675/O[2]
                         net (fo=3, routed)           0.703   119.074    u/answer_reg[3][3]_i_299_0[2]
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.236   119.310 r  u/answer[3][3]_i_507/O
                         net (fo=1, routed)           0.484   119.794    u/answer[3][3]_i_507_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.529   120.323 r  u/answer_reg[3][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000   120.323    u/answer_reg[3][3]_i_299_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.415 r  u/answer_reg[3][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000   120.415    u/answer_reg[3][3]_i_127_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   120.595 r  u/answer_reg[3][3]_i_49/O[2]
                         net (fo=3, routed)           1.140   121.735    u/answer_reg[3][3]_i_49_n_5
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.217   121.952 r  u/answer[3][3]_i_57/O
                         net (fo=1, routed)           0.000   121.952    u/answer[3][3]_i_57_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286   122.238 r  u/answer_reg[3][3]_i_19/CO[3]
                         net (fo=9, routed)           0.731   122.969    u/answer_reg[3][3]_i_19_n_0
    SLICE_X45Y56         LUT3 (Prop_lut3_I2_O)        0.105   123.074 r  u/answer[3][3]_i_14/O
                         net (fo=2, routed)           0.315   123.389    u/answer[3][3]_i_14_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.239   123.628 r  u/answer[3][3]_i_4/O
                         net (fo=2, routed)           0.195   123.823    u/answer[3][3]_i_4_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.097   123.920 r  u/answer[3][3]_i_8/O
                         net (fo=1, routed)           0.000   123.920    u/answer[3][3]_i_8_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169   124.089 r  u/answer_reg[3][3]_i_2/O[1]
                         net (fo=1, routed)           0.948   125.038    u/answer_reg[3][3]_i_2_n_6
    SLICE_X48Y48         LUT3 (Prop_lut3_I0_O)        0.229   125.267 r  u/answer[3][1]_i_1/O
                         net (fo=1, routed)           0.000   125.267    u/answer[3][1]_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  u/answer_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.097ns  (logic 50.781ns (40.593%)  route 74.316ns (59.407%))
  Logic Levels:           342  (CARRY4=293 FDRE=1 LUT1=2 LUT2=1 LUT3=16 LUT4=1 LUT5=15 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=38, routed)          1.260     1.601    u/op2_reg_n_0_[0]
    SLICE_X54Y26         LUT1 (Prop_lut1_I0_O)        0.097     1.698 r  u/p_0_out_i_50/O
                         net (fo=2, routed)           0.333     2.031    u/p_0_out_i_50_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.475 r  u/p_0_out_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.475    u/p_0_out_i_34_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.567 r  u/p_0_out_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.567    u/p_0_out_i_33_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.659 r  u/p_0_out_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.659    u/p_0_out_i_32_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.839 r  u/p_0_out_i_31/O[2]
                         net (fo=569, routed)         1.021     3.860    u/p_0_out_i_31_n_5
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.217     4.077 r  u/answer[4][0]_i_8/O
                         net (fo=17, routed)          1.138     5.215    u/answer[4][0]_i_8_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I1_O)        0.097     5.312 r  u/answer[4][0]_i_975/O
                         net (fo=33, routed)          2.537     7.849    u/answer[4][0]_i_849_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     8.134 r  u/answer_reg[4][0]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.134    u/answer_reg[4][0]_i_717_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  u/answer_reg[4][0]_i_578/CO[3]
                         net (fo=1, routed)           0.000     8.223    u/answer_reg[4][0]_i_578_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.312 r  u/answer_reg[4][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000     8.312    u/answer_reg[4][0]_i_441_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.401 r  u/answer_reg[4][0]_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.401    u/answer_reg[4][0]_i_310_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.490 r  u/answer_reg[4][0]_i_208/CO[3]
                         net (fo=1, routed)           0.000     8.490    u/answer_reg[4][0]_i_208_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.579 r  u/answer_reg[4][0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.579    u/answer_reg[4][0]_i_125_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.668 r  u/answer_reg[4][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.668    u/answer_reg[4][0]_i_64_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.757 r  u/answer_reg[4][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.757    u/answer_reg[4][0]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     8.944 r  u/answer_reg[4][0]_i_12/CO[0]
                         net (fo=37, routed)          1.774    10.718    u/p_2_in[31]
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.279    10.997 r  u/answer[4][0]_i_303/O
                         net (fo=1, routed)           0.000    10.997    u/answer[4][0]_i_303_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.409 r  u/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.409    u/answer_reg[4][0]_i_198_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.498 r  u/answer_reg[4][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.498    u/answer_reg[4][0]_i_119_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.618 r  u/answer_reg[4][0]_i_62/CO[1]
                         net (fo=37, routed)          1.153    12.771    u/p_2_in[30]
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.249    13.020 r  u/answer[4][0]_i_437/O
                         net (fo=1, routed)           0.000    13.020    u/answer[4][0]_i_437_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.319 r  u/answer_reg[4][0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    13.319    u/answer_reg[4][0]_i_305_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.408 r  u/answer_reg[4][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.408    u/answer_reg[4][0]_i_203_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.497 r  u/answer_reg[4][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.497    u/answer_reg[4][0]_i_122_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.617 r  u/answer_reg[4][0]_i_63/CO[1]
                         net (fo=37, routed)          1.680    15.297    u/p_2_in[29]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.249    15.546 r  u/answer[4][0]_i_1057/O
                         net (fo=1, routed)           0.000    15.546    u/answer[4][0]_i_1057_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.925 r  u/answer_reg[4][0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.925    u/answer_reg[4][0]_i_940_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.017 r  u/answer_reg[4][0]_i_814/CO[3]
                         net (fo=1, routed)           0.000    16.017    u/answer_reg[4][0]_i_814_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.109 r  u/answer_reg[4][0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    16.109    u/answer_reg[4][0]_i_682_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.201 r  u/answer_reg[4][0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    16.201    u/answer_reg[4][0]_i_543_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.293 r  u/answer_reg[4][0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    16.293    u/answer_reg[4][0]_i_406_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.385 r  u/answer_reg[4][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    16.385    u/answer_reg[4][0]_i_275_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.477 r  u/answer_reg[4][0]_i_172/CO[3]
                         net (fo=1, routed)           0.000    16.477    u/answer_reg[4][0]_i_172_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    16.596 r  u/answer_reg[4][0]_i_94/CO[1]
                         net (fo=37, routed)          2.007    18.603    u/p_2_in[28]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.251    18.854 r  u/answer[4][0]_i_1165/O
                         net (fo=1, routed)           0.000    18.854    u/answer[4][0]_i_1165_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.256 r  u/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.256    u/answer_reg[4][0]_i_1059_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.348 r  u/answer_reg[4][0]_i_946/CO[3]
                         net (fo=1, routed)           0.000    19.348    u/answer_reg[4][0]_i_946_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.440 r  u/answer_reg[4][0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    19.440    u/answer_reg[4][0]_i_820_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.532 r  u/answer_reg[4][0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    19.532    u/answer_reg[4][0]_i_688_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.624 r  u/answer_reg[4][0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    19.624    u/answer_reg[4][0]_i_549_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.716 r  u/answer_reg[4][0]_i_412/CO[3]
                         net (fo=1, routed)           0.000    19.716    u/answer_reg[4][0]_i_412_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.808 r  u/answer_reg[4][0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    19.808    u/answer_reg[4][0]_i_281_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.900 r  u/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    19.900    u/answer_reg[4][0]_i_176_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    20.019 r  u/answer_reg[4][0]_i_99/CO[1]
                         net (fo=37, routed)          1.260    21.279    u/p_2_in[27]
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.251    21.530 r  u/answer[4][0]_i_1062/O
                         net (fo=1, routed)           0.000    21.530    u/answer[4][0]_i_1062_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.942 r  u/answer_reg[4][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.942    u/answer_reg[4][0]_i_945_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.031 r  u/answer_reg[4][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    22.031    u/answer_reg[4][0]_i_819_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.120 r  u/answer_reg[4][0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.120    u/answer_reg[4][0]_i_687_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.209 r  u/answer_reg[4][0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    22.209    u/answer_reg[4][0]_i_548_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.298 r  u/answer_reg[4][0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    22.298    u/answer_reg[4][0]_i_411_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.387 r  u/answer_reg[4][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    22.387    u/answer_reg[4][0]_i_280_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.476 r  u/answer_reg[4][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.476    u/answer_reg[4][0]_i_175_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    22.596 r  u/answer_reg[4][0]_i_97/CO[1]
                         net (fo=37, routed)          1.679    24.276    u/p_2_in[26]
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.249    24.525 r  u/answer[4][0]_i_1076/O
                         net (fo=1, routed)           0.000    24.525    u/answer[4][0]_i_1076_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.937 r  u/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    24.937    u/answer_reg[4][0]_i_956_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.026 r  u/answer_reg[4][0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.026    u/answer_reg[4][0]_i_830_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.115 r  u/answer_reg[4][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.115    u/answer_reg[4][0]_i_698_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.204 r  u/answer_reg[4][0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    25.204    u/answer_reg[4][0]_i_559_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.293 r  u/answer_reg[4][0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    25.293    u/answer_reg[4][0]_i_422_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.382 r  u/answer_reg[4][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    25.382    u/answer_reg[4][0]_i_291_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.471 r  u/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    25.471    u/answer_reg[4][0]_i_182_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.591 r  u/answer_reg[4][0]_i_103/CO[1]
                         net (fo=37, routed)          1.704    27.295    u/p_2_in[25]
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.249    27.544 r  u/answer[4][0]_i_1168/O
                         net (fo=1, routed)           0.000    27.544    u/answer[4][0]_i_1168_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    27.956 r  u/answer_reg[4][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    27.956    u/answer_reg[4][0]_i_1068_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.045 r  u/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    28.045    u/answer_reg[4][0]_i_955_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.134 r  u/answer_reg[4][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    28.134    u/answer_reg[4][0]_i_829_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.223 r  u/answer_reg[4][0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    28.223    u/answer_reg[4][0]_i_697_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.312 r  u/answer_reg[4][0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    28.312    u/answer_reg[4][0]_i_558_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.401 r  u/answer_reg[4][0]_i_421/CO[3]
                         net (fo=1, routed)           0.000    28.401    u/answer_reg[4][0]_i_421_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.490 r  u/answer_reg[4][0]_i_290/CO[3]
                         net (fo=1, routed)           0.000    28.490    u/answer_reg[4][0]_i_290_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.579 r  u/answer_reg[4][0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    28.579    u/answer_reg[4][0]_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.699 r  u/answer_reg[4][0]_i_101/CO[1]
                         net (fo=37, routed)          1.607    30.305    u/p_2_in[24]
    SLICE_X46Y34         LUT6 (Prop_lut6_I4_O)        0.249    30.554 r  u/answer[4][0]_i_1206/O
                         net (fo=1, routed)           0.000    30.554    u/answer[4][0]_i_1206_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.956 r  u/answer_reg[4][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    30.956    u/answer_reg[4][0]_i_1118_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.048 r  u/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    31.048    u/answer_reg[4][0]_i_1014_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.140 r  u/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    31.140    u/answer_reg[4][0]_i_901_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.232 r  u/answer_reg[4][0]_i_775/CO[3]
                         net (fo=1, routed)           0.000    31.232    u/answer_reg[4][0]_i_775_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.324 r  u/answer_reg[4][0]_i_643/CO[3]
                         net (fo=1, routed)           0.000    31.324    u/answer_reg[4][0]_i_643_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.416 r  u/answer_reg[4][0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    31.416    u/answer_reg[4][0]_i_504_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.508 r  u/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    31.508    u/answer_reg[4][0]_i_367_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.600 r  u/answer_reg[4][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000    31.600    u/answer_reg[4][0]_i_248_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.719 r  u/answer_reg[4][0]_i_157/CO[1]
                         net (fo=37, routed)          1.402    33.121    u/p_2_in[23]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.251    33.372 r  u/answer[4][0]_i_1119/O
                         net (fo=1, routed)           0.000    33.372    u/answer[4][0]_i_1119_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.656 r  u/answer_reg[4][0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    u/answer_reg[4][0]_i_1013_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.748 r  u/answer_reg[4][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    33.748    u/answer_reg[4][0]_i_900_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.840 r  u/answer_reg[4][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    33.840    u/answer_reg[4][0]_i_774_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.932 r  u/answer_reg[4][0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    33.932    u/answer_reg[4][0]_i_642_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.024 r  u/answer_reg[4][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.024    u/answer_reg[4][0]_i_503_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.116 r  u/answer_reg[4][0]_i_366/CO[3]
                         net (fo=1, routed)           0.000    34.116    u/answer_reg[4][0]_i_366_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.208 r  u/answer_reg[4][0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    34.208    u/answer_reg[4][0]_i_247_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    34.327 r  u/answer_reg[4][0]_i_155/CO[1]
                         net (fo=37, routed)          1.411    35.738    u/p_2_in[22]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.251    35.989 r  u/answer[4][0]_i_1212/O
                         net (fo=1, routed)           0.000    35.989    u/answer[4][0]_i_1212_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    36.401 r  u/answer_reg[4][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    36.401    u/answer_reg[4][0]_i_1128_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.490 r  u/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    36.490    u/answer_reg[4][0]_i_1024_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.579 r  u/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.579    u/answer_reg[4][0]_i_911_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.668 r  u/answer_reg[4][0]_i_785/CO[3]
                         net (fo=1, routed)           0.000    36.668    u/answer_reg[4][0]_i_785_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.757 r  u/answer_reg[4][0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    36.757    u/answer_reg[4][0]_i_653_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.846 r  u/answer_reg[4][0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    36.846    u/answer_reg[4][0]_i_514_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.935 r  u/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.935    u/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.024 r  u/answer_reg[4][0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    37.024    u/answer_reg[4][0]_i_254_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    37.144 r  u/answer_reg[4][0]_i_161/CO[1]
                         net (fo=37, routed)          1.577    38.721    u/p_2_in[21]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.249    38.970 r  u/answer[4][0]_i_1209/O
                         net (fo=1, routed)           0.000    38.970    u/answer[4][0]_i_1209_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    39.382 r  u/answer_reg[4][0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    39.382    u/answer_reg[4][0]_i_1127_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.471 r  u/answer_reg[4][0]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    39.471    u/answer_reg[4][0]_i_1023_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.560 r  u/answer_reg[4][0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    39.560    u/answer_reg[4][0]_i_910_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.649 r  u/answer_reg[4][0]_i_784/CO[3]
                         net (fo=1, routed)           0.000    39.649    u/answer_reg[4][0]_i_784_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.738 r  u/answer_reg[4][0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    39.738    u/answer_reg[4][0]_i_652_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.827 r  u/answer_reg[4][0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    39.827    u/answer_reg[4][0]_i_513_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.916 r  u/answer_reg[4][0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    39.916    u/answer_reg[4][0]_i_376_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.005 r  u/answer_reg[4][0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.005    u/answer_reg[4][0]_i_253_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    40.125 r  u/answer_reg[4][0]_i_159/CO[1]
                         net (fo=37, routed)          1.656    41.780    u/p_2_in[20]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.249    42.029 r  u/answer[4][0]_i_1218/O
                         net (fo=1, routed)           0.000    42.029    u/answer[4][0]_i_1218_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    42.431 r  u/answer_reg[4][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    42.431    u/answer_reg[4][0]_i_1138_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.523 r  u/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    42.523    u/answer_reg[4][0]_i_1034_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.615 r  u/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    42.615    u/answer_reg[4][0]_i_921_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.707 r  u/answer_reg[4][0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    42.707    u/answer_reg[4][0]_i_795_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.799 r  u/answer_reg[4][0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.799    u/answer_reg[4][0]_i_663_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.891 r  u/answer_reg[4][0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    42.891    u/answer_reg[4][0]_i_524_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.983 r  u/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.983    u/answer_reg[4][0]_i_387_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.075 r  u/answer_reg[4][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    43.075    u/answer_reg[4][0]_i_260_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    43.194 r  u/answer_reg[4][0]_i_165/CO[1]
                         net (fo=37, routed)          1.720    44.914    u/p_2_in[19]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.251    45.165 r  u/answer[4][0]_i_390/O
                         net (fo=1, routed)           0.000    45.165    u/answer[4][0]_i_390_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.577 r  u/answer_reg[4][0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.577    u/answer_reg[4][0]_i_259_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.697 r  u/answer_reg[4][0]_i_163/CO[1]
                         net (fo=37, routed)          1.602    47.299    u/p_2_in[18]
    SLICE_X35Y37         LUT6 (Prop_lut6_I4_O)        0.249    47.548 r  u/answer[4][0]_i_1224/O
                         net (fo=1, routed)           0.000    47.548    u/answer[4][0]_i_1224_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.960 r  u/answer_reg[4][0]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    47.960    u/answer_reg[4][0]_i_1148_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.049 r  u/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    48.049    u/answer_reg[4][0]_i_1044_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.138 r  u/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    48.138    u/answer_reg[4][0]_i_931_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.227 r  u/answer_reg[4][0]_i_805/CO[3]
                         net (fo=1, routed)           0.000    48.227    u/answer_reg[4][0]_i_805_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.316 r  u/answer_reg[4][0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    48.316    u/answer_reg[4][0]_i_673_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.405 r  u/answer_reg[4][0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    48.405    u/answer_reg[4][0]_i_534_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.494 r  u/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    48.494    u/answer_reg[4][0]_i_397_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.583 r  u/answer_reg[4][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    48.583    u/answer_reg[4][0]_i_270_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.703 r  u/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.606    50.309    u/p_2_in[17]
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.249    50.558 r  u/answer[4][0]_i_1221/O
                         net (fo=1, routed)           0.000    50.558    u/answer[4][0]_i_1221_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.970 r  u/answer_reg[4][0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    50.970    u/answer_reg[4][0]_i_1147_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.059 r  u/answer_reg[4][0]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    51.059    u/answer_reg[4][0]_i_1043_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.148 r  u/answer_reg[4][0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    51.148    u/answer_reg[4][0]_i_930_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.237 r  u/answer_reg[4][0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    51.237    u/answer_reg[4][0]_i_804_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.326 r  u/answer_reg[4][0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    51.326    u/answer_reg[4][0]_i_672_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.415 r  u/answer_reg[4][0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    51.415    u/answer_reg[4][0]_i_533_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.504 r  u/answer_reg[4][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    51.504    u/answer_reg[4][0]_i_396_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.593 r  u/answer_reg[4][0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.593    u/answer_reg[4][0]_i_269_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.713 r  u/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.427    53.141    u/p_2_in[16]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.249    53.390 r  u/answer[4][0]_i_1236/O
                         net (fo=1, routed)           0.000    53.390    u/answer[4][0]_i_1236_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    53.802 r  u/answer_reg[4][0]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    53.802    u/answer_reg[4][0]_i_1178_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.891 r  u/answer_reg[4][0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    53.891    u/answer_reg[4][0]_i_1089_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.980 r  u/answer_reg[4][0]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.980    u/answer_reg[4][0]_i_980_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.069 r  u/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.069    u/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.158 r  u/answer_reg[4][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    54.158    u/answer_reg[4][0]_i_735_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.247 r  u/answer_reg[4][0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    54.247    u/answer_reg[4][0]_i_603_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.336 r  u/answer_reg[4][0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.336    u/answer_reg[4][0]_i_464_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.425 r  u/answer_reg[4][0]_i_335/CO[3]
                         net (fo=1, routed)           0.000    54.425    u/answer_reg[4][0]_i_335_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    54.545 r  u/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.480    56.025    u/p_2_in[15]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.249    56.274 r  u/answer[4][0]_i_1232/O
                         net (fo=1, routed)           0.000    56.274    u/answer[4][0]_i_1232_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    56.676 r  u/answer_reg[4][0]_i_1177/CO[3]
                         net (fo=1, routed)           0.000    56.676    u/answer_reg[4][0]_i_1177_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.768 r  u/answer_reg[4][0]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    56.768    u/answer_reg[4][0]_i_1088_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.860 r  u/answer_reg[4][0]_i_979/CO[3]
                         net (fo=1, routed)           0.000    56.860    u/answer_reg[4][0]_i_979_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.952 r  u/answer_reg[4][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.952    u/answer_reg[4][0]_i_861_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.044 r  u/answer_reg[4][0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    57.044    u/answer_reg[4][0]_i_734_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.136 r  u/answer_reg[4][0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    57.136    u/answer_reg[4][0]_i_602_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.228 r  u/answer_reg[4][0]_i_463/CO[3]
                         net (fo=1, routed)           0.000    57.228    u/answer_reg[4][0]_i_463_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.320 r  u/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    57.320    u/answer_reg[4][0]_i_334_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.439 r  u/answer_reg[4][0]_i_229/CO[1]
                         net (fo=37, routed)          1.741    59.180    u/p_2_in[14]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.251    59.431 r  u/answer[4][0]_i_1240/O
                         net (fo=1, routed)           0.000    59.431    u/answer[4][0]_i_1240_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.843 r  u/answer_reg[4][0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    59.843    u/answer_reg[4][0]_i_1187_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.932 r  u/answer_reg[4][0]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    59.932    u/answer_reg[4][0]_i_1098_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.021 r  u/answer_reg[4][0]_i_989/CO[3]
                         net (fo=1, routed)           0.000    60.021    u/answer_reg[4][0]_i_989_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.110 r  u/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    60.110    u/answer_reg[4][0]_i_871_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.199 r  u/answer_reg[4][0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    60.199    u/answer_reg[4][0]_i_744_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.288 r  u/answer_reg[4][0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    60.288    u/answer_reg[4][0]_i_612_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.377 r  u/answer_reg[4][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    60.377    u/answer_reg[4][0]_i_473_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.466 r  u/answer_reg[4][0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    60.466    u/answer_reg[4][0]_i_340_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    60.586 r  u/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.625    62.212    u/p_2_in[13]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.249    62.461 r  u/answer[4][0]_i_1244/O
                         net (fo=1, routed)           0.000    62.461    u/answer[4][0]_i_1244_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    62.873 r  u/answer_reg[4][0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    62.873    u/answer_reg[4][0]_i_1192_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.962 r  u/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    62.962    u/answer_reg[4][0]_i_1103_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.051 r  u/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    63.051    u/answer_reg[4][0]_i_994_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.140 r  u/answer_reg[4][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    63.140    u/answer_reg[4][0]_i_876_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.229 r  u/answer_reg[4][0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    63.229    u/answer_reg[4][0]_i_749_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.318 r  u/answer_reg[4][0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    63.318    u/answer_reg[4][0]_i_617_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.407 r  u/answer_reg[4][0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    63.407    u/answer_reg[4][0]_i_478_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.496 r  u/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    63.496    u/answer_reg[4][0]_i_347_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.616 r  u/answer_reg[4][0]_i_236/CO[1]
                         net (fo=37, routed)          1.159    64.775    u/p_2_in[12]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.249    65.024 r  u/answer[4][0]_i_1200/O
                         net (fo=1, routed)           0.000    65.024    u/answer[4][0]_i_1200_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    65.419 r  u/answer_reg[4][0]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    65.419    u/answer_reg[4][0]_i_1108_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.508 r  u/answer_reg[4][0]_i_999/CO[3]
                         net (fo=1, routed)           0.000    65.508    u/answer_reg[4][0]_i_999_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.597 r  u/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    65.597    u/answer_reg[4][0]_i_881_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.686 r  u/answer_reg[4][0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    65.686    u/answer_reg[4][0]_i_754_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.775 r  u/answer_reg[4][0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    65.775    u/answer_reg[4][0]_i_622_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.864 r  u/answer_reg[4][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    65.864    u/answer_reg[4][0]_i_483_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.953 r  u/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    65.953    u/answer_reg[4][0]_i_350_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    66.073 r  u/answer_reg[4][0]_i_238/CO[1]
                         net (fo=37, routed)          1.681    67.753    u/p_2_in[11]
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.249    68.002 r  u/answer[0][3]_i_400/O
                         net (fo=1, routed)           0.000    68.002    u/answer[0][3]_i_400_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    68.414 r  u/answer_reg[0][3]_i_346/CO[3]
                         net (fo=1, routed)           0.000    68.414    u/answer_reg[0][3]_i_346_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.503 r  u/answer_reg[0][3]_i_341/CO[3]
                         net (fo=1, routed)           0.000    68.503    u/answer_reg[0][3]_i_341_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.592 r  u/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    68.592    u/answer_reg[4][0]_i_1004_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.681 r  u/answer_reg[4][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    68.681    u/answer_reg[4][0]_i_886_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.770 r  u/answer_reg[4][0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    68.770    u/answer_reg[4][0]_i_759_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.859 r  u/answer_reg[4][0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    68.859    u/answer_reg[4][0]_i_627_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.948 r  u/answer_reg[4][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.948    u/answer_reg[4][0]_i_488_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.037 r  u/answer_reg[4][0]_i_353/CO[3]
                         net (fo=1, routed)           0.000    69.037    u/answer_reg[4][0]_i_353_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.157 r  u/answer_reg[4][0]_i_240/CO[1]
                         net (fo=37, routed)          1.731    70.888    u/p_2_in[10]
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.249    71.137 r  u/answer[0][3]_i_391/O
                         net (fo=1, routed)           0.000    71.137    u/answer[0][3]_i_391_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.549 r  u/answer_reg[0][3]_i_336/CO[3]
                         net (fo=1, routed)           0.000    71.549    u/answer_reg[0][3]_i_336_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.638 r  u/answer_reg[0][3]_i_290/CO[3]
                         net (fo=1, routed)           0.000    71.638    u/answer_reg[0][3]_i_290_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.727 r  u/answer_reg[0][3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    71.727    u/answer_reg[0][3]_i_285_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.816 r  u/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    71.816    u/answer_reg[4][0]_i_891_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.905 r  u/answer_reg[4][0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    71.905    u/answer_reg[4][0]_i_764_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.994 r  u/answer_reg[4][0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    71.994    u/answer_reg[4][0]_i_632_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.083 r  u/answer_reg[4][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    72.083    u/answer_reg[4][0]_i_493_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.172 r  u/answer_reg[4][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    72.172    u/answer_reg[4][0]_i_356_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    72.292 r  u/answer_reg[4][0]_i_242/CO[1]
                         net (fo=37, routed)          1.565    73.858    u/p_2_in[9]
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.249    74.107 r  u/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    74.107    u/answer[0][3]_i_387_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    74.519 r  u/answer_reg[0][3]_i_331/CO[3]
                         net (fo=1, routed)           0.000    74.519    u/answer_reg[0][3]_i_331_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.608 r  u/answer_reg[0][3]_i_280/CO[3]
                         net (fo=1, routed)           0.007    74.615    u/answer_reg[0][3]_i_280_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.704 r  u/answer_reg[0][3]_i_238/CO[3]
                         net (fo=1, routed)           0.000    74.704    u/answer_reg[0][3]_i_238_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.793 r  u/answer_reg[0][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    74.793    u/answer_reg[0][3]_i_233_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.882 r  u/answer_reg[4][0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    74.882    u/answer_reg[4][0]_i_769_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.971 r  u/answer_reg[4][0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    74.971    u/answer_reg[4][0]_i_637_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.060 r  u/answer_reg[4][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    75.060    u/answer_reg[4][0]_i_498_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.149 r  u/answer_reg[4][0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    75.149    u/answer_reg[4][0]_i_363_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    75.269 r  u/answer_reg[4][0]_i_245/CO[1]
                         net (fo=37, routed)          1.473    76.742    u/p_2_in[8]
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.249    76.991 r  u/answer[0][3]_i_381/O
                         net (fo=1, routed)           0.000    76.991    u/answer[0][3]_i_381_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    77.290 r  u/answer_reg[0][3]_i_326/CO[3]
                         net (fo=1, routed)           0.000    77.290    u/answer_reg[0][3]_i_326_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.379 r  u/answer_reg[0][3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    77.379    u/answer_reg[0][3]_i_275_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.468 r  u/answer_reg[0][3]_i_228/CO[3]
                         net (fo=1, routed)           0.000    77.468    u/answer_reg[0][3]_i_228_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.557 r  u/answer_reg[0][3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    77.557    u/answer_reg[0][3]_i_188_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.646 r  u/answer_reg[0][3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    77.646    u/answer_reg[0][3]_i_183_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.735 r  u/answer_reg[0][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.735    u/answer_reg[0][3]_i_157_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.824 r  u/answer_reg[4][0]_i_593/CO[3]
                         net (fo=1, routed)           0.000    77.824    u/answer_reg[4][0]_i_593_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.913 r  u/answer_reg[4][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    77.913    u/answer_reg[4][0]_i_456_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    78.033 r  u/answer_reg[4][0]_i_330/CO[1]
                         net (fo=37, routed)          1.735    79.768    u/p_2_in[7]
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.249    80.017 r  u/answer[0][3]_i_379/O
                         net (fo=1, routed)           0.000    80.017    u/answer[0][3]_i_379_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    80.429 r  u/answer_reg[0][3]_i_321/CO[3]
                         net (fo=1, routed)           0.007    80.436    u/answer_reg[0][3]_i_321_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.525 r  u/answer_reg[0][3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    80.525    u/answer_reg[0][3]_i_270_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.614 r  u/answer_reg[0][3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    80.614    u/answer_reg[0][3]_i_223_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.703 r  u/answer_reg[0][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    80.703    u/answer_reg[0][3]_i_178_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.792 r  u/answer_reg[0][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    80.792    u/answer_reg[0][3]_i_142_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.881 r  u/answer_reg[0][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.881    u/answer_reg[0][3]_i_137_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.970 r  u/answer_reg[0][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    80.970    u/answer_reg[0][3]_i_116_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.059 r  u/answer_reg[4][0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    81.059    u/answer_reg[4][0]_i_455_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    81.179 r  u/answer_reg[4][0]_i_328/CO[1]
                         net (fo=37, routed)          1.641    82.820    u/p_2_in[6]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.249    83.069 r  u/answer[0][3]_i_373/O
                         net (fo=1, routed)           0.000    83.069    u/answer[0][3]_i_373_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    83.368 r  u/answer_reg[0][3]_i_316/CO[3]
                         net (fo=1, routed)           0.007    83.375    u/answer_reg[0][3]_i_316_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.464 r  u/answer_reg[0][3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    83.464    u/answer_reg[0][3]_i_265_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.553 r  u/answer_reg[0][3]_i_218/CO[3]
                         net (fo=1, routed)           0.000    83.553    u/answer_reg[0][3]_i_218_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.642 r  u/answer_reg[0][3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    83.642    u/answer_reg[0][3]_i_173_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.731 r  u/answer_reg[0][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.731    u/answer_reg[0][3]_i_132_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.820 r  u/answer_reg[0][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    83.820    u/answer_reg[0][3]_i_101_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.909 r  u/answer_reg[0][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    83.909    u/answer_reg[0][3]_i_96_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.998 r  u/answer_reg[0][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.998    u/answer_reg[0][3]_i_82_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    84.118 r  u/answer_reg[4][0]_i_332/CO[1]
                         net (fo=37, routed)          1.437    85.556    u/p_2_in[5]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    85.805 r  u/answer[0][3]_i_370/O
                         net (fo=1, routed)           0.000    85.805    u/answer[0][3]_i_370_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    86.106 r  u/answer_reg[0][3]_i_311/CO[3]
                         net (fo=1, routed)           0.007    86.113    u/answer_reg[0][3]_i_311_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.202 r  u/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    86.202    u/answer_reg[0][3]_i_260_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.291 r  u/answer_reg[0][3]_i_213/CO[3]
                         net (fo=1, routed)           0.000    86.291    u/answer_reg[0][3]_i_213_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.380 r  u/answer_reg[0][3]_i_168/CO[3]
                         net (fo=1, routed)           0.000    86.380    u/answer_reg[0][3]_i_168_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.469 r  u/answer_reg[0][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.469    u/answer_reg[0][3]_i_127_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.558 r  u/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.558    u/answer_reg[0][3]_i_91_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.647 r  u/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.647    u/answer_reg[0][3]_i_67_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.736 r  u/answer_reg[0][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.736    u/answer_reg[0][3]_i_64_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    86.856 r  u/answer_reg[0][3]_i_56/CO[1]
                         net (fo=37, routed)          1.496    88.352    u/p_2_in[4]
    SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.249    88.601 r  u/answer[0][3]_i_367/O
                         net (fo=1, routed)           0.000    88.601    u/answer[0][3]_i_367_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    89.013 r  u/answer_reg[0][3]_i_306/CO[3]
                         net (fo=1, routed)           0.000    89.013    u/answer_reg[0][3]_i_306_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.102 r  u/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    89.102    u/answer_reg[0][3]_i_255_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.191 r  u/answer_reg[0][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    89.191    u/answer_reg[0][3]_i_208_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.280 r  u/answer_reg[0][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    89.280    u/answer_reg[0][3]_i_163_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.369 r  u/answer_reg[0][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    89.369    u/answer_reg[0][3]_i_122_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.458 r  u/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    89.458    u/answer_reg[0][3]_i_86_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.547 r  u/answer_reg[0][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.547    u/answer_reg[0][3]_i_59_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.636 r  u/answer_reg[0][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    89.636    u/answer_reg[0][3]_i_44_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    89.756 r  u/answer_reg[0][3]_i_43/CO[1]
                         net (fo=37, routed)          1.753    91.509    u/p_2_in[3]
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.249    91.758 r  u/answer[0][3]_i_363/O
                         net (fo=1, routed)           0.000    91.758    u/answer[0][3]_i_363_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    92.160 r  u/answer_reg[0][3]_i_305/CO[3]
                         net (fo=1, routed)           0.007    92.167    u/answer_reg[0][3]_i_305_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.259 r  u/answer_reg[0][3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    92.259    u/answer_reg[0][3]_i_254_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.351 r  u/answer_reg[0][3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    92.351    u/answer_reg[0][3]_i_207_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.443 r  u/answer_reg[0][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.443    u/answer_reg[0][3]_i_162_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.535 r  u/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.535    u/answer_reg[0][3]_i_121_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.627 r  u/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.627    u/answer_reg[0][3]_i_85_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.719 r  u/answer_reg[0][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.719    u/answer_reg[0][3]_i_58_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.811 r  u/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.811    u/answer_reg[0][3]_i_42_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    92.930 r  u/answer_reg[0][3]_i_25/CO[1]
                         net (fo=37, routed)          1.648    94.578    u/p_2_in[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.251    94.829 r  u/answer[0][3]_i_404/O
                         net (fo=1, routed)           0.000    94.829    u/answer[0][3]_i_404_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    95.241 r  u/answer_reg[0][3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    95.241    u/answer_reg[0][3]_i_351_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.330 r  u/answer_reg[0][3]_i_295/CO[3]
                         net (fo=1, routed)           0.000    95.330    u/answer_reg[0][3]_i_295_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.419 r  u/answer_reg[0][3]_i_243/CO[3]
                         net (fo=1, routed)           0.000    95.419    u/answer_reg[0][3]_i_243_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.508 r  u/answer_reg[0][3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    95.508    u/answer_reg[0][3]_i_193_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.597 r  u/answer_reg[0][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    95.597    u/answer_reg[0][3]_i_147_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.686 r  u/answer_reg[0][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    95.686    u/answer_reg[0][3]_i_106_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.775 r  u/answer_reg[0][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    95.775    u/answer_reg[0][3]_i_72_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.864 r  u/answer_reg[0][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.864    u/answer_reg[0][3]_i_47_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    95.984 r  u/answer_reg[0][3]_i_27/CO[1]
                         net (fo=37, routed)          1.943    97.927    u/p_2_in[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.249    98.176 r  u/answer[0][3]_i_358/O
                         net (fo=1, routed)           0.000    98.176    u/answer[0][3]_i_358_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    98.588 r  u/answer_reg[0][3]_i_300/CO[3]
                         net (fo=1, routed)           0.000    98.588    u/answer_reg[0][3]_i_300_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.677 r  u/answer_reg[0][3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    98.677    u/answer_reg[0][3]_i_248_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.766 r  u/answer_reg[0][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    98.766    u/answer_reg[0][3]_i_198_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.855 r  u/answer_reg[0][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    98.855    u/answer_reg[0][3]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.944 r  u/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    98.944    u/answer_reg[0][3]_i_111_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.033 r  u/answer_reg[0][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    99.033    u/answer_reg[0][3]_i_77_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.122 r  u/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.122    u/answer_reg[0][3]_i_50_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.211 r  u/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.211    u/answer_reg[0][3]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    99.398 f  u/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          0.545    99.943    u/p_2_in[0]
    SLICE_X52Y35         LUT1 (Prop_lut1_I0_O)        0.279   100.222 r  u/answer[0][3]_i_37/O
                         net (fo=1, routed)           0.218   100.440    u/answer[0][3]_i_37_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444   100.884 r  u/answer_reg[0][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.884    u/answer_reg[0][3]_i_24_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.976 r  u/answer_reg[4][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   100.976    u/answer_reg[4][0]_i_244_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.068 r  u/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000   101.068    u/answer_reg[4][0]_i_235_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.160 r  u/answer_reg[4][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000   101.160    u/answer_reg[4][0]_i_167_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.252 r  u/answer_reg[4][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   101.252    u/answer_reg[4][0]_i_114_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.344 r  u/answer_reg[4][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   101.344    u/answer_reg[4][0]_i_57_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.436 r  u/answer_reg[4][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.436    u/answer_reg[4][0]_i_26_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   101.616 r  u/answer_reg[4][0]_i_11/O[2]
                         net (fo=1, routed)           0.597   102.213    u/answer_reg[4][0]_i_11_n_5
    SLICE_X51Y39         LUT6 (Prop_lut6_I3_O)        0.217   102.430 f  u/answer[4][0]_i_5/O
                         net (fo=84, routed)          2.827   105.257    u/answer[3][3]_i_84_n_0
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.097   105.354 r  u/answer[3][3]_i_10/O
                         net (fo=63, routed)          2.375   107.729    u/answer[3][3]_i_10_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.100   107.829 r  u/answer[3][3]_i_215/O
                         net (fo=97, routed)          3.258   111.086    u/answer[3][3]_i_215_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.234   111.320 r  u/answer[3][3]_i_816/O
                         net (fo=1, routed)           0.466   111.786    u/answer[3][3]_i_816_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411   112.197 r  u/answer_reg[3][3]_i_652/CO[3]
                         net (fo=1, routed)           0.001   112.198    u/answer_reg[3][3]_i_652_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.290 r  u/answer_reg[3][3]_i_452/CO[3]
                         net (fo=1, routed)           0.000   112.290    u/answer_reg[3][3]_i_452_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.382 r  u/answer_reg[3][3]_i_217/CO[3]
                         net (fo=1, routed)           0.000   112.382    u/answer_reg[3][3]_i_217_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.474 r  u/answer_reg[3][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000   112.474    u/answer_reg[3][3]_i_105_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   112.631 r  u/answer_reg[3][3]_i_96/O[0]
                         net (fo=3, routed)           0.603   113.234    u_n_64
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.209   113.443 r  answer[3][3]_i_108/O
                         net (fo=2, routed)           0.601   114.043    u/answer_reg[3][3]_i_13_0
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.101   114.144 r  u/answer[3][3]_i_34/O
                         net (fo=2, routed)           0.688   114.832    u/answer[3][3]_i_34_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.239   115.071 r  u/answer[3][3]_i_38/O
                         net (fo=1, routed)           0.000   115.071    u/answer[3][3]_i_38_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379   115.450 r  u/answer_reg[3][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   115.450    u/answer_reg[3][3]_i_13_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   115.542 r  u/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   115.542    u/answer_reg[3][3]_i_16_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   115.722 r  u/answer_reg[3][3]_i_676/O[2]
                         net (fo=15, routed)          1.449   117.172    u_n_131
    SLICE_X45Y58         LUT3 (Prop_lut3_I1_O)        0.217   117.389 r  answer[3][3]_i_1048/O
                         net (fo=1, routed)           0.418   117.806    answer[3][3]_i_1048_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295   118.101 r  answer_reg[3][3]_i_958/CO[3]
                         net (fo=1, routed)           0.000   118.101    answer_reg[3][3]_i_958_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   118.190 r  answer_reg[3][3]_i_835/CO[3]
                         net (fo=1, routed)           0.000   118.190    answer_reg[3][3]_i_835_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   118.371 r  answer_reg[3][3]_i_675/O[2]
                         net (fo=3, routed)           0.703   119.074    u/answer_reg[3][3]_i_299_0[2]
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.236   119.310 r  u/answer[3][3]_i_507/O
                         net (fo=1, routed)           0.484   119.794    u/answer[3][3]_i_507_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.529   120.323 r  u/answer_reg[3][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000   120.323    u/answer_reg[3][3]_i_299_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.415 r  u/answer_reg[3][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000   120.415    u/answer_reg[3][3]_i_127_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   120.595 r  u/answer_reg[3][3]_i_49/O[2]
                         net (fo=3, routed)           1.140   121.735    u/answer_reg[3][3]_i_49_n_5
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.217   121.952 r  u/answer[3][3]_i_57/O
                         net (fo=1, routed)           0.000   121.952    u/answer[3][3]_i_57_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286   122.238 r  u/answer_reg[3][3]_i_19/CO[3]
                         net (fo=9, routed)           1.260   123.498    u/answer_reg[3][3]_i_19_n_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I3_O)        0.097   123.595 r  u/answer[2][3]_i_20/O
                         net (fo=2, routed)           0.593   124.188    u/answer[2][3]_i_20_n_0
    SLICE_X47Y53         LUT5 (Prop_lut5_I2_O)        0.097   124.285 r  u/answer[2][3]_i_7/O
                         net (fo=1, routed)           0.000   124.285    u/answer[2][3]_i_7_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189   124.474 r  u/answer_reg[2][3]_i_2/O[2]
                         net (fo=1, routed)           0.393   124.867    u/answer_reg[2][3]_i_2_n_5
    SLICE_X47Y49         LUT3 (Prop_lut3_I0_O)        0.230   125.097 r  u/answer[2][2]_i_1/O
                         net (fo=1, routed)           0.000   125.097    u/answer[2][2]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  u/answer_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        124.577ns  (logic 50.676ns (40.679%)  route 73.900ns (59.321%))
  Logic Levels:           341  (CARRY4=293 FDRE=1 LUT1=2 LUT2=1 LUT3=16 LUT4=1 LUT5=14 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=38, routed)          1.260     1.601    u/op2_reg_n_0_[0]
    SLICE_X54Y26         LUT1 (Prop_lut1_I0_O)        0.097     1.698 r  u/p_0_out_i_50/O
                         net (fo=2, routed)           0.333     2.031    u/p_0_out_i_50_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.475 r  u/p_0_out_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.475    u/p_0_out_i_34_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.567 r  u/p_0_out_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.567    u/p_0_out_i_33_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.659 r  u/p_0_out_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.659    u/p_0_out_i_32_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.839 r  u/p_0_out_i_31/O[2]
                         net (fo=569, routed)         1.021     3.860    u/p_0_out_i_31_n_5
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.217     4.077 r  u/answer[4][0]_i_8/O
                         net (fo=17, routed)          1.138     5.215    u/answer[4][0]_i_8_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I1_O)        0.097     5.312 r  u/answer[4][0]_i_975/O
                         net (fo=33, routed)          2.537     7.849    u/answer[4][0]_i_849_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     8.134 r  u/answer_reg[4][0]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.134    u/answer_reg[4][0]_i_717_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  u/answer_reg[4][0]_i_578/CO[3]
                         net (fo=1, routed)           0.000     8.223    u/answer_reg[4][0]_i_578_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.312 r  u/answer_reg[4][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000     8.312    u/answer_reg[4][0]_i_441_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.401 r  u/answer_reg[4][0]_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.401    u/answer_reg[4][0]_i_310_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.490 r  u/answer_reg[4][0]_i_208/CO[3]
                         net (fo=1, routed)           0.000     8.490    u/answer_reg[4][0]_i_208_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.579 r  u/answer_reg[4][0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.579    u/answer_reg[4][0]_i_125_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.668 r  u/answer_reg[4][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.668    u/answer_reg[4][0]_i_64_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.757 r  u/answer_reg[4][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.757    u/answer_reg[4][0]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     8.944 r  u/answer_reg[4][0]_i_12/CO[0]
                         net (fo=37, routed)          1.774    10.718    u/p_2_in[31]
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.279    10.997 r  u/answer[4][0]_i_303/O
                         net (fo=1, routed)           0.000    10.997    u/answer[4][0]_i_303_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.409 r  u/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.409    u/answer_reg[4][0]_i_198_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.498 r  u/answer_reg[4][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.498    u/answer_reg[4][0]_i_119_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.618 r  u/answer_reg[4][0]_i_62/CO[1]
                         net (fo=37, routed)          1.153    12.771    u/p_2_in[30]
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.249    13.020 r  u/answer[4][0]_i_437/O
                         net (fo=1, routed)           0.000    13.020    u/answer[4][0]_i_437_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.319 r  u/answer_reg[4][0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    13.319    u/answer_reg[4][0]_i_305_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.408 r  u/answer_reg[4][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.408    u/answer_reg[4][0]_i_203_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.497 r  u/answer_reg[4][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.497    u/answer_reg[4][0]_i_122_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.617 r  u/answer_reg[4][0]_i_63/CO[1]
                         net (fo=37, routed)          1.680    15.297    u/p_2_in[29]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.249    15.546 r  u/answer[4][0]_i_1057/O
                         net (fo=1, routed)           0.000    15.546    u/answer[4][0]_i_1057_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.925 r  u/answer_reg[4][0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.925    u/answer_reg[4][0]_i_940_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.017 r  u/answer_reg[4][0]_i_814/CO[3]
                         net (fo=1, routed)           0.000    16.017    u/answer_reg[4][0]_i_814_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.109 r  u/answer_reg[4][0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    16.109    u/answer_reg[4][0]_i_682_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.201 r  u/answer_reg[4][0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    16.201    u/answer_reg[4][0]_i_543_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.293 r  u/answer_reg[4][0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    16.293    u/answer_reg[4][0]_i_406_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.385 r  u/answer_reg[4][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    16.385    u/answer_reg[4][0]_i_275_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.477 r  u/answer_reg[4][0]_i_172/CO[3]
                         net (fo=1, routed)           0.000    16.477    u/answer_reg[4][0]_i_172_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    16.596 r  u/answer_reg[4][0]_i_94/CO[1]
                         net (fo=37, routed)          2.007    18.603    u/p_2_in[28]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.251    18.854 r  u/answer[4][0]_i_1165/O
                         net (fo=1, routed)           0.000    18.854    u/answer[4][0]_i_1165_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.256 r  u/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.256    u/answer_reg[4][0]_i_1059_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.348 r  u/answer_reg[4][0]_i_946/CO[3]
                         net (fo=1, routed)           0.000    19.348    u/answer_reg[4][0]_i_946_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.440 r  u/answer_reg[4][0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    19.440    u/answer_reg[4][0]_i_820_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.532 r  u/answer_reg[4][0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    19.532    u/answer_reg[4][0]_i_688_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.624 r  u/answer_reg[4][0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    19.624    u/answer_reg[4][0]_i_549_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.716 r  u/answer_reg[4][0]_i_412/CO[3]
                         net (fo=1, routed)           0.000    19.716    u/answer_reg[4][0]_i_412_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.808 r  u/answer_reg[4][0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    19.808    u/answer_reg[4][0]_i_281_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.900 r  u/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    19.900    u/answer_reg[4][0]_i_176_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    20.019 r  u/answer_reg[4][0]_i_99/CO[1]
                         net (fo=37, routed)          1.260    21.279    u/p_2_in[27]
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.251    21.530 r  u/answer[4][0]_i_1062/O
                         net (fo=1, routed)           0.000    21.530    u/answer[4][0]_i_1062_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.942 r  u/answer_reg[4][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.942    u/answer_reg[4][0]_i_945_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.031 r  u/answer_reg[4][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    22.031    u/answer_reg[4][0]_i_819_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.120 r  u/answer_reg[4][0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.120    u/answer_reg[4][0]_i_687_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.209 r  u/answer_reg[4][0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    22.209    u/answer_reg[4][0]_i_548_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.298 r  u/answer_reg[4][0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    22.298    u/answer_reg[4][0]_i_411_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.387 r  u/answer_reg[4][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    22.387    u/answer_reg[4][0]_i_280_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.476 r  u/answer_reg[4][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.476    u/answer_reg[4][0]_i_175_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    22.596 r  u/answer_reg[4][0]_i_97/CO[1]
                         net (fo=37, routed)          1.679    24.276    u/p_2_in[26]
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.249    24.525 r  u/answer[4][0]_i_1076/O
                         net (fo=1, routed)           0.000    24.525    u/answer[4][0]_i_1076_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.937 r  u/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    24.937    u/answer_reg[4][0]_i_956_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.026 r  u/answer_reg[4][0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.026    u/answer_reg[4][0]_i_830_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.115 r  u/answer_reg[4][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.115    u/answer_reg[4][0]_i_698_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.204 r  u/answer_reg[4][0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    25.204    u/answer_reg[4][0]_i_559_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.293 r  u/answer_reg[4][0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    25.293    u/answer_reg[4][0]_i_422_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.382 r  u/answer_reg[4][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    25.382    u/answer_reg[4][0]_i_291_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.471 r  u/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    25.471    u/answer_reg[4][0]_i_182_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.591 r  u/answer_reg[4][0]_i_103/CO[1]
                         net (fo=37, routed)          1.704    27.295    u/p_2_in[25]
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.249    27.544 r  u/answer[4][0]_i_1168/O
                         net (fo=1, routed)           0.000    27.544    u/answer[4][0]_i_1168_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    27.956 r  u/answer_reg[4][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    27.956    u/answer_reg[4][0]_i_1068_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.045 r  u/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    28.045    u/answer_reg[4][0]_i_955_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.134 r  u/answer_reg[4][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    28.134    u/answer_reg[4][0]_i_829_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.223 r  u/answer_reg[4][0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    28.223    u/answer_reg[4][0]_i_697_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.312 r  u/answer_reg[4][0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    28.312    u/answer_reg[4][0]_i_558_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.401 r  u/answer_reg[4][0]_i_421/CO[3]
                         net (fo=1, routed)           0.000    28.401    u/answer_reg[4][0]_i_421_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.490 r  u/answer_reg[4][0]_i_290/CO[3]
                         net (fo=1, routed)           0.000    28.490    u/answer_reg[4][0]_i_290_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.579 r  u/answer_reg[4][0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    28.579    u/answer_reg[4][0]_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.699 r  u/answer_reg[4][0]_i_101/CO[1]
                         net (fo=37, routed)          1.607    30.305    u/p_2_in[24]
    SLICE_X46Y34         LUT6 (Prop_lut6_I4_O)        0.249    30.554 r  u/answer[4][0]_i_1206/O
                         net (fo=1, routed)           0.000    30.554    u/answer[4][0]_i_1206_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.956 r  u/answer_reg[4][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    30.956    u/answer_reg[4][0]_i_1118_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.048 r  u/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    31.048    u/answer_reg[4][0]_i_1014_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.140 r  u/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    31.140    u/answer_reg[4][0]_i_901_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.232 r  u/answer_reg[4][0]_i_775/CO[3]
                         net (fo=1, routed)           0.000    31.232    u/answer_reg[4][0]_i_775_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.324 r  u/answer_reg[4][0]_i_643/CO[3]
                         net (fo=1, routed)           0.000    31.324    u/answer_reg[4][0]_i_643_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.416 r  u/answer_reg[4][0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    31.416    u/answer_reg[4][0]_i_504_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.508 r  u/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    31.508    u/answer_reg[4][0]_i_367_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.600 r  u/answer_reg[4][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000    31.600    u/answer_reg[4][0]_i_248_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.719 r  u/answer_reg[4][0]_i_157/CO[1]
                         net (fo=37, routed)          1.402    33.121    u/p_2_in[23]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.251    33.372 r  u/answer[4][0]_i_1119/O
                         net (fo=1, routed)           0.000    33.372    u/answer[4][0]_i_1119_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.656 r  u/answer_reg[4][0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    u/answer_reg[4][0]_i_1013_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.748 r  u/answer_reg[4][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    33.748    u/answer_reg[4][0]_i_900_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.840 r  u/answer_reg[4][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    33.840    u/answer_reg[4][0]_i_774_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.932 r  u/answer_reg[4][0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    33.932    u/answer_reg[4][0]_i_642_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.024 r  u/answer_reg[4][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.024    u/answer_reg[4][0]_i_503_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.116 r  u/answer_reg[4][0]_i_366/CO[3]
                         net (fo=1, routed)           0.000    34.116    u/answer_reg[4][0]_i_366_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.208 r  u/answer_reg[4][0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    34.208    u/answer_reg[4][0]_i_247_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    34.327 r  u/answer_reg[4][0]_i_155/CO[1]
                         net (fo=37, routed)          1.411    35.738    u/p_2_in[22]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.251    35.989 r  u/answer[4][0]_i_1212/O
                         net (fo=1, routed)           0.000    35.989    u/answer[4][0]_i_1212_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    36.401 r  u/answer_reg[4][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    36.401    u/answer_reg[4][0]_i_1128_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.490 r  u/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    36.490    u/answer_reg[4][0]_i_1024_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.579 r  u/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.579    u/answer_reg[4][0]_i_911_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.668 r  u/answer_reg[4][0]_i_785/CO[3]
                         net (fo=1, routed)           0.000    36.668    u/answer_reg[4][0]_i_785_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.757 r  u/answer_reg[4][0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    36.757    u/answer_reg[4][0]_i_653_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.846 r  u/answer_reg[4][0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    36.846    u/answer_reg[4][0]_i_514_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.935 r  u/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.935    u/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.024 r  u/answer_reg[4][0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    37.024    u/answer_reg[4][0]_i_254_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    37.144 r  u/answer_reg[4][0]_i_161/CO[1]
                         net (fo=37, routed)          1.577    38.721    u/p_2_in[21]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.249    38.970 r  u/answer[4][0]_i_1209/O
                         net (fo=1, routed)           0.000    38.970    u/answer[4][0]_i_1209_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    39.382 r  u/answer_reg[4][0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    39.382    u/answer_reg[4][0]_i_1127_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.471 r  u/answer_reg[4][0]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    39.471    u/answer_reg[4][0]_i_1023_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.560 r  u/answer_reg[4][0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    39.560    u/answer_reg[4][0]_i_910_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.649 r  u/answer_reg[4][0]_i_784/CO[3]
                         net (fo=1, routed)           0.000    39.649    u/answer_reg[4][0]_i_784_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.738 r  u/answer_reg[4][0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    39.738    u/answer_reg[4][0]_i_652_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.827 r  u/answer_reg[4][0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    39.827    u/answer_reg[4][0]_i_513_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.916 r  u/answer_reg[4][0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    39.916    u/answer_reg[4][0]_i_376_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.005 r  u/answer_reg[4][0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.005    u/answer_reg[4][0]_i_253_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    40.125 r  u/answer_reg[4][0]_i_159/CO[1]
                         net (fo=37, routed)          1.656    41.780    u/p_2_in[20]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.249    42.029 r  u/answer[4][0]_i_1218/O
                         net (fo=1, routed)           0.000    42.029    u/answer[4][0]_i_1218_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    42.431 r  u/answer_reg[4][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    42.431    u/answer_reg[4][0]_i_1138_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.523 r  u/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    42.523    u/answer_reg[4][0]_i_1034_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.615 r  u/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    42.615    u/answer_reg[4][0]_i_921_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.707 r  u/answer_reg[4][0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    42.707    u/answer_reg[4][0]_i_795_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.799 r  u/answer_reg[4][0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.799    u/answer_reg[4][0]_i_663_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.891 r  u/answer_reg[4][0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    42.891    u/answer_reg[4][0]_i_524_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.983 r  u/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.983    u/answer_reg[4][0]_i_387_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.075 r  u/answer_reg[4][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    43.075    u/answer_reg[4][0]_i_260_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    43.194 r  u/answer_reg[4][0]_i_165/CO[1]
                         net (fo=37, routed)          1.720    44.914    u/p_2_in[19]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.251    45.165 r  u/answer[4][0]_i_390/O
                         net (fo=1, routed)           0.000    45.165    u/answer[4][0]_i_390_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.577 r  u/answer_reg[4][0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.577    u/answer_reg[4][0]_i_259_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.697 r  u/answer_reg[4][0]_i_163/CO[1]
                         net (fo=37, routed)          1.602    47.299    u/p_2_in[18]
    SLICE_X35Y37         LUT6 (Prop_lut6_I4_O)        0.249    47.548 r  u/answer[4][0]_i_1224/O
                         net (fo=1, routed)           0.000    47.548    u/answer[4][0]_i_1224_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.960 r  u/answer_reg[4][0]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    47.960    u/answer_reg[4][0]_i_1148_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.049 r  u/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    48.049    u/answer_reg[4][0]_i_1044_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.138 r  u/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    48.138    u/answer_reg[4][0]_i_931_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.227 r  u/answer_reg[4][0]_i_805/CO[3]
                         net (fo=1, routed)           0.000    48.227    u/answer_reg[4][0]_i_805_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.316 r  u/answer_reg[4][0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    48.316    u/answer_reg[4][0]_i_673_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.405 r  u/answer_reg[4][0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    48.405    u/answer_reg[4][0]_i_534_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.494 r  u/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    48.494    u/answer_reg[4][0]_i_397_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.583 r  u/answer_reg[4][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    48.583    u/answer_reg[4][0]_i_270_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.703 r  u/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.606    50.309    u/p_2_in[17]
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.249    50.558 r  u/answer[4][0]_i_1221/O
                         net (fo=1, routed)           0.000    50.558    u/answer[4][0]_i_1221_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.970 r  u/answer_reg[4][0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    50.970    u/answer_reg[4][0]_i_1147_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.059 r  u/answer_reg[4][0]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    51.059    u/answer_reg[4][0]_i_1043_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.148 r  u/answer_reg[4][0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    51.148    u/answer_reg[4][0]_i_930_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.237 r  u/answer_reg[4][0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    51.237    u/answer_reg[4][0]_i_804_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.326 r  u/answer_reg[4][0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    51.326    u/answer_reg[4][0]_i_672_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.415 r  u/answer_reg[4][0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    51.415    u/answer_reg[4][0]_i_533_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.504 r  u/answer_reg[4][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    51.504    u/answer_reg[4][0]_i_396_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.593 r  u/answer_reg[4][0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.593    u/answer_reg[4][0]_i_269_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.713 r  u/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.427    53.141    u/p_2_in[16]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.249    53.390 r  u/answer[4][0]_i_1236/O
                         net (fo=1, routed)           0.000    53.390    u/answer[4][0]_i_1236_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    53.802 r  u/answer_reg[4][0]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    53.802    u/answer_reg[4][0]_i_1178_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.891 r  u/answer_reg[4][0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    53.891    u/answer_reg[4][0]_i_1089_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.980 r  u/answer_reg[4][0]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.980    u/answer_reg[4][0]_i_980_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.069 r  u/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.069    u/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.158 r  u/answer_reg[4][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    54.158    u/answer_reg[4][0]_i_735_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.247 r  u/answer_reg[4][0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    54.247    u/answer_reg[4][0]_i_603_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.336 r  u/answer_reg[4][0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.336    u/answer_reg[4][0]_i_464_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.425 r  u/answer_reg[4][0]_i_335/CO[3]
                         net (fo=1, routed)           0.000    54.425    u/answer_reg[4][0]_i_335_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    54.545 r  u/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.480    56.025    u/p_2_in[15]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.249    56.274 r  u/answer[4][0]_i_1232/O
                         net (fo=1, routed)           0.000    56.274    u/answer[4][0]_i_1232_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    56.676 r  u/answer_reg[4][0]_i_1177/CO[3]
                         net (fo=1, routed)           0.000    56.676    u/answer_reg[4][0]_i_1177_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.768 r  u/answer_reg[4][0]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    56.768    u/answer_reg[4][0]_i_1088_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.860 r  u/answer_reg[4][0]_i_979/CO[3]
                         net (fo=1, routed)           0.000    56.860    u/answer_reg[4][0]_i_979_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.952 r  u/answer_reg[4][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.952    u/answer_reg[4][0]_i_861_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.044 r  u/answer_reg[4][0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    57.044    u/answer_reg[4][0]_i_734_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.136 r  u/answer_reg[4][0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    57.136    u/answer_reg[4][0]_i_602_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.228 r  u/answer_reg[4][0]_i_463/CO[3]
                         net (fo=1, routed)           0.000    57.228    u/answer_reg[4][0]_i_463_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.320 r  u/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    57.320    u/answer_reg[4][0]_i_334_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.439 r  u/answer_reg[4][0]_i_229/CO[1]
                         net (fo=37, routed)          1.741    59.180    u/p_2_in[14]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.251    59.431 r  u/answer[4][0]_i_1240/O
                         net (fo=1, routed)           0.000    59.431    u/answer[4][0]_i_1240_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.843 r  u/answer_reg[4][0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    59.843    u/answer_reg[4][0]_i_1187_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.932 r  u/answer_reg[4][0]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    59.932    u/answer_reg[4][0]_i_1098_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.021 r  u/answer_reg[4][0]_i_989/CO[3]
                         net (fo=1, routed)           0.000    60.021    u/answer_reg[4][0]_i_989_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.110 r  u/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    60.110    u/answer_reg[4][0]_i_871_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.199 r  u/answer_reg[4][0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    60.199    u/answer_reg[4][0]_i_744_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.288 r  u/answer_reg[4][0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    60.288    u/answer_reg[4][0]_i_612_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.377 r  u/answer_reg[4][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    60.377    u/answer_reg[4][0]_i_473_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.466 r  u/answer_reg[4][0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    60.466    u/answer_reg[4][0]_i_340_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    60.586 r  u/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.625    62.212    u/p_2_in[13]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.249    62.461 r  u/answer[4][0]_i_1244/O
                         net (fo=1, routed)           0.000    62.461    u/answer[4][0]_i_1244_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    62.873 r  u/answer_reg[4][0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    62.873    u/answer_reg[4][0]_i_1192_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.962 r  u/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    62.962    u/answer_reg[4][0]_i_1103_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.051 r  u/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    63.051    u/answer_reg[4][0]_i_994_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.140 r  u/answer_reg[4][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    63.140    u/answer_reg[4][0]_i_876_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.229 r  u/answer_reg[4][0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    63.229    u/answer_reg[4][0]_i_749_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.318 r  u/answer_reg[4][0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    63.318    u/answer_reg[4][0]_i_617_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.407 r  u/answer_reg[4][0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    63.407    u/answer_reg[4][0]_i_478_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.496 r  u/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    63.496    u/answer_reg[4][0]_i_347_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.616 r  u/answer_reg[4][0]_i_236/CO[1]
                         net (fo=37, routed)          1.159    64.775    u/p_2_in[12]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.249    65.024 r  u/answer[4][0]_i_1200/O
                         net (fo=1, routed)           0.000    65.024    u/answer[4][0]_i_1200_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    65.419 r  u/answer_reg[4][0]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    65.419    u/answer_reg[4][0]_i_1108_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.508 r  u/answer_reg[4][0]_i_999/CO[3]
                         net (fo=1, routed)           0.000    65.508    u/answer_reg[4][0]_i_999_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.597 r  u/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    65.597    u/answer_reg[4][0]_i_881_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.686 r  u/answer_reg[4][0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    65.686    u/answer_reg[4][0]_i_754_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.775 r  u/answer_reg[4][0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    65.775    u/answer_reg[4][0]_i_622_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.864 r  u/answer_reg[4][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    65.864    u/answer_reg[4][0]_i_483_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.953 r  u/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    65.953    u/answer_reg[4][0]_i_350_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    66.073 r  u/answer_reg[4][0]_i_238/CO[1]
                         net (fo=37, routed)          1.681    67.753    u/p_2_in[11]
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.249    68.002 r  u/answer[0][3]_i_400/O
                         net (fo=1, routed)           0.000    68.002    u/answer[0][3]_i_400_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    68.414 r  u/answer_reg[0][3]_i_346/CO[3]
                         net (fo=1, routed)           0.000    68.414    u/answer_reg[0][3]_i_346_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.503 r  u/answer_reg[0][3]_i_341/CO[3]
                         net (fo=1, routed)           0.000    68.503    u/answer_reg[0][3]_i_341_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.592 r  u/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    68.592    u/answer_reg[4][0]_i_1004_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.681 r  u/answer_reg[4][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    68.681    u/answer_reg[4][0]_i_886_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.770 r  u/answer_reg[4][0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    68.770    u/answer_reg[4][0]_i_759_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.859 r  u/answer_reg[4][0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    68.859    u/answer_reg[4][0]_i_627_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.948 r  u/answer_reg[4][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.948    u/answer_reg[4][0]_i_488_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.037 r  u/answer_reg[4][0]_i_353/CO[3]
                         net (fo=1, routed)           0.000    69.037    u/answer_reg[4][0]_i_353_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.157 r  u/answer_reg[4][0]_i_240/CO[1]
                         net (fo=37, routed)          1.731    70.888    u/p_2_in[10]
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.249    71.137 r  u/answer[0][3]_i_391/O
                         net (fo=1, routed)           0.000    71.137    u/answer[0][3]_i_391_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.549 r  u/answer_reg[0][3]_i_336/CO[3]
                         net (fo=1, routed)           0.000    71.549    u/answer_reg[0][3]_i_336_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.638 r  u/answer_reg[0][3]_i_290/CO[3]
                         net (fo=1, routed)           0.000    71.638    u/answer_reg[0][3]_i_290_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.727 r  u/answer_reg[0][3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    71.727    u/answer_reg[0][3]_i_285_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.816 r  u/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    71.816    u/answer_reg[4][0]_i_891_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.905 r  u/answer_reg[4][0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    71.905    u/answer_reg[4][0]_i_764_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.994 r  u/answer_reg[4][0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    71.994    u/answer_reg[4][0]_i_632_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.083 r  u/answer_reg[4][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    72.083    u/answer_reg[4][0]_i_493_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.172 r  u/answer_reg[4][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    72.172    u/answer_reg[4][0]_i_356_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    72.292 r  u/answer_reg[4][0]_i_242/CO[1]
                         net (fo=37, routed)          1.565    73.858    u/p_2_in[9]
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.249    74.107 r  u/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    74.107    u/answer[0][3]_i_387_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    74.519 r  u/answer_reg[0][3]_i_331/CO[3]
                         net (fo=1, routed)           0.000    74.519    u/answer_reg[0][3]_i_331_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.608 r  u/answer_reg[0][3]_i_280/CO[3]
                         net (fo=1, routed)           0.007    74.615    u/answer_reg[0][3]_i_280_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.704 r  u/answer_reg[0][3]_i_238/CO[3]
                         net (fo=1, routed)           0.000    74.704    u/answer_reg[0][3]_i_238_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.793 r  u/answer_reg[0][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    74.793    u/answer_reg[0][3]_i_233_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.882 r  u/answer_reg[4][0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    74.882    u/answer_reg[4][0]_i_769_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.971 r  u/answer_reg[4][0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    74.971    u/answer_reg[4][0]_i_637_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.060 r  u/answer_reg[4][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    75.060    u/answer_reg[4][0]_i_498_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.149 r  u/answer_reg[4][0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    75.149    u/answer_reg[4][0]_i_363_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    75.269 r  u/answer_reg[4][0]_i_245/CO[1]
                         net (fo=37, routed)          1.473    76.742    u/p_2_in[8]
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.249    76.991 r  u/answer[0][3]_i_381/O
                         net (fo=1, routed)           0.000    76.991    u/answer[0][3]_i_381_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    77.290 r  u/answer_reg[0][3]_i_326/CO[3]
                         net (fo=1, routed)           0.000    77.290    u/answer_reg[0][3]_i_326_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.379 r  u/answer_reg[0][3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    77.379    u/answer_reg[0][3]_i_275_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.468 r  u/answer_reg[0][3]_i_228/CO[3]
                         net (fo=1, routed)           0.000    77.468    u/answer_reg[0][3]_i_228_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.557 r  u/answer_reg[0][3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    77.557    u/answer_reg[0][3]_i_188_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.646 r  u/answer_reg[0][3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    77.646    u/answer_reg[0][3]_i_183_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.735 r  u/answer_reg[0][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.735    u/answer_reg[0][3]_i_157_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.824 r  u/answer_reg[4][0]_i_593/CO[3]
                         net (fo=1, routed)           0.000    77.824    u/answer_reg[4][0]_i_593_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.913 r  u/answer_reg[4][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    77.913    u/answer_reg[4][0]_i_456_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    78.033 r  u/answer_reg[4][0]_i_330/CO[1]
                         net (fo=37, routed)          1.735    79.768    u/p_2_in[7]
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.249    80.017 r  u/answer[0][3]_i_379/O
                         net (fo=1, routed)           0.000    80.017    u/answer[0][3]_i_379_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    80.429 r  u/answer_reg[0][3]_i_321/CO[3]
                         net (fo=1, routed)           0.007    80.436    u/answer_reg[0][3]_i_321_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.525 r  u/answer_reg[0][3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    80.525    u/answer_reg[0][3]_i_270_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.614 r  u/answer_reg[0][3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    80.614    u/answer_reg[0][3]_i_223_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.703 r  u/answer_reg[0][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    80.703    u/answer_reg[0][3]_i_178_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.792 r  u/answer_reg[0][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    80.792    u/answer_reg[0][3]_i_142_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.881 r  u/answer_reg[0][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.881    u/answer_reg[0][3]_i_137_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.970 r  u/answer_reg[0][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    80.970    u/answer_reg[0][3]_i_116_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.059 r  u/answer_reg[4][0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    81.059    u/answer_reg[4][0]_i_455_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    81.179 r  u/answer_reg[4][0]_i_328/CO[1]
                         net (fo=37, routed)          1.641    82.820    u/p_2_in[6]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.249    83.069 r  u/answer[0][3]_i_373/O
                         net (fo=1, routed)           0.000    83.069    u/answer[0][3]_i_373_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    83.368 r  u/answer_reg[0][3]_i_316/CO[3]
                         net (fo=1, routed)           0.007    83.375    u/answer_reg[0][3]_i_316_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.464 r  u/answer_reg[0][3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    83.464    u/answer_reg[0][3]_i_265_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.553 r  u/answer_reg[0][3]_i_218/CO[3]
                         net (fo=1, routed)           0.000    83.553    u/answer_reg[0][3]_i_218_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.642 r  u/answer_reg[0][3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    83.642    u/answer_reg[0][3]_i_173_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.731 r  u/answer_reg[0][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.731    u/answer_reg[0][3]_i_132_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.820 r  u/answer_reg[0][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    83.820    u/answer_reg[0][3]_i_101_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.909 r  u/answer_reg[0][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    83.909    u/answer_reg[0][3]_i_96_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.998 r  u/answer_reg[0][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.998    u/answer_reg[0][3]_i_82_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    84.118 r  u/answer_reg[4][0]_i_332/CO[1]
                         net (fo=37, routed)          1.437    85.556    u/p_2_in[5]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    85.805 r  u/answer[0][3]_i_370/O
                         net (fo=1, routed)           0.000    85.805    u/answer[0][3]_i_370_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    86.106 r  u/answer_reg[0][3]_i_311/CO[3]
                         net (fo=1, routed)           0.007    86.113    u/answer_reg[0][3]_i_311_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.202 r  u/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    86.202    u/answer_reg[0][3]_i_260_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.291 r  u/answer_reg[0][3]_i_213/CO[3]
                         net (fo=1, routed)           0.000    86.291    u/answer_reg[0][3]_i_213_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.380 r  u/answer_reg[0][3]_i_168/CO[3]
                         net (fo=1, routed)           0.000    86.380    u/answer_reg[0][3]_i_168_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.469 r  u/answer_reg[0][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.469    u/answer_reg[0][3]_i_127_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.558 r  u/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.558    u/answer_reg[0][3]_i_91_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.647 r  u/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.647    u/answer_reg[0][3]_i_67_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.736 r  u/answer_reg[0][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.736    u/answer_reg[0][3]_i_64_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    86.856 r  u/answer_reg[0][3]_i_56/CO[1]
                         net (fo=37, routed)          1.496    88.352    u/p_2_in[4]
    SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.249    88.601 r  u/answer[0][3]_i_367/O
                         net (fo=1, routed)           0.000    88.601    u/answer[0][3]_i_367_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    89.013 r  u/answer_reg[0][3]_i_306/CO[3]
                         net (fo=1, routed)           0.000    89.013    u/answer_reg[0][3]_i_306_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.102 r  u/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    89.102    u/answer_reg[0][3]_i_255_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.191 r  u/answer_reg[0][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    89.191    u/answer_reg[0][3]_i_208_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.280 r  u/answer_reg[0][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    89.280    u/answer_reg[0][3]_i_163_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.369 r  u/answer_reg[0][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    89.369    u/answer_reg[0][3]_i_122_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.458 r  u/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    89.458    u/answer_reg[0][3]_i_86_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.547 r  u/answer_reg[0][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.547    u/answer_reg[0][3]_i_59_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.636 r  u/answer_reg[0][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    89.636    u/answer_reg[0][3]_i_44_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    89.756 r  u/answer_reg[0][3]_i_43/CO[1]
                         net (fo=37, routed)          1.753    91.509    u/p_2_in[3]
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.249    91.758 r  u/answer[0][3]_i_363/O
                         net (fo=1, routed)           0.000    91.758    u/answer[0][3]_i_363_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    92.160 r  u/answer_reg[0][3]_i_305/CO[3]
                         net (fo=1, routed)           0.007    92.167    u/answer_reg[0][3]_i_305_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.259 r  u/answer_reg[0][3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    92.259    u/answer_reg[0][3]_i_254_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.351 r  u/answer_reg[0][3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    92.351    u/answer_reg[0][3]_i_207_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.443 r  u/answer_reg[0][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.443    u/answer_reg[0][3]_i_162_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.535 r  u/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.535    u/answer_reg[0][3]_i_121_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.627 r  u/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.627    u/answer_reg[0][3]_i_85_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.719 r  u/answer_reg[0][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.719    u/answer_reg[0][3]_i_58_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.811 r  u/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.811    u/answer_reg[0][3]_i_42_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    92.930 r  u/answer_reg[0][3]_i_25/CO[1]
                         net (fo=37, routed)          1.648    94.578    u/p_2_in[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.251    94.829 r  u/answer[0][3]_i_404/O
                         net (fo=1, routed)           0.000    94.829    u/answer[0][3]_i_404_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    95.241 r  u/answer_reg[0][3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    95.241    u/answer_reg[0][3]_i_351_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.330 r  u/answer_reg[0][3]_i_295/CO[3]
                         net (fo=1, routed)           0.000    95.330    u/answer_reg[0][3]_i_295_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.419 r  u/answer_reg[0][3]_i_243/CO[3]
                         net (fo=1, routed)           0.000    95.419    u/answer_reg[0][3]_i_243_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.508 r  u/answer_reg[0][3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    95.508    u/answer_reg[0][3]_i_193_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.597 r  u/answer_reg[0][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    95.597    u/answer_reg[0][3]_i_147_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.686 r  u/answer_reg[0][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    95.686    u/answer_reg[0][3]_i_106_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.775 r  u/answer_reg[0][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    95.775    u/answer_reg[0][3]_i_72_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.864 r  u/answer_reg[0][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.864    u/answer_reg[0][3]_i_47_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    95.984 r  u/answer_reg[0][3]_i_27/CO[1]
                         net (fo=37, routed)          1.943    97.927    u/p_2_in[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.249    98.176 r  u/answer[0][3]_i_358/O
                         net (fo=1, routed)           0.000    98.176    u/answer[0][3]_i_358_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    98.588 r  u/answer_reg[0][3]_i_300/CO[3]
                         net (fo=1, routed)           0.000    98.588    u/answer_reg[0][3]_i_300_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.677 r  u/answer_reg[0][3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    98.677    u/answer_reg[0][3]_i_248_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.766 r  u/answer_reg[0][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    98.766    u/answer_reg[0][3]_i_198_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.855 r  u/answer_reg[0][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    98.855    u/answer_reg[0][3]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.944 r  u/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    98.944    u/answer_reg[0][3]_i_111_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.033 r  u/answer_reg[0][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    99.033    u/answer_reg[0][3]_i_77_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.122 r  u/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.122    u/answer_reg[0][3]_i_50_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.211 r  u/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.211    u/answer_reg[0][3]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    99.398 f  u/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          0.545    99.943    u/p_2_in[0]
    SLICE_X52Y35         LUT1 (Prop_lut1_I0_O)        0.279   100.222 r  u/answer[0][3]_i_37/O
                         net (fo=1, routed)           0.218   100.440    u/answer[0][3]_i_37_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444   100.884 r  u/answer_reg[0][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.884    u/answer_reg[0][3]_i_24_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.976 r  u/answer_reg[4][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   100.976    u/answer_reg[4][0]_i_244_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.068 r  u/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000   101.068    u/answer_reg[4][0]_i_235_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.160 r  u/answer_reg[4][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000   101.160    u/answer_reg[4][0]_i_167_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.252 r  u/answer_reg[4][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   101.252    u/answer_reg[4][0]_i_114_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.344 r  u/answer_reg[4][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   101.344    u/answer_reg[4][0]_i_57_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.436 r  u/answer_reg[4][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.436    u/answer_reg[4][0]_i_26_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   101.616 r  u/answer_reg[4][0]_i_11/O[2]
                         net (fo=1, routed)           0.597   102.213    u/answer_reg[4][0]_i_11_n_5
    SLICE_X51Y39         LUT6 (Prop_lut6_I3_O)        0.217   102.430 f  u/answer[4][0]_i_5/O
                         net (fo=84, routed)          2.827   105.257    u/answer[3][3]_i_84_n_0
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.097   105.354 r  u/answer[3][3]_i_10/O
                         net (fo=63, routed)          2.375   107.729    u/answer[3][3]_i_10_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.100   107.829 r  u/answer[3][3]_i_215/O
                         net (fo=97, routed)          3.258   111.086    u/answer[3][3]_i_215_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.234   111.320 r  u/answer[3][3]_i_816/O
                         net (fo=1, routed)           0.466   111.786    u/answer[3][3]_i_816_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411   112.197 r  u/answer_reg[3][3]_i_652/CO[3]
                         net (fo=1, routed)           0.001   112.198    u/answer_reg[3][3]_i_652_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.290 r  u/answer_reg[3][3]_i_452/CO[3]
                         net (fo=1, routed)           0.000   112.290    u/answer_reg[3][3]_i_452_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.382 r  u/answer_reg[3][3]_i_217/CO[3]
                         net (fo=1, routed)           0.000   112.382    u/answer_reg[3][3]_i_217_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.474 r  u/answer_reg[3][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000   112.474    u/answer_reg[3][3]_i_105_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   112.631 r  u/answer_reg[3][3]_i_96/O[0]
                         net (fo=3, routed)           0.603   113.234    u_n_64
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.209   113.443 r  answer[3][3]_i_108/O
                         net (fo=2, routed)           0.601   114.043    u/answer_reg[3][3]_i_13_0
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.101   114.144 r  u/answer[3][3]_i_34/O
                         net (fo=2, routed)           0.688   114.832    u/answer[3][3]_i_34_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.239   115.071 r  u/answer[3][3]_i_38/O
                         net (fo=1, routed)           0.000   115.071    u/answer[3][3]_i_38_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379   115.450 r  u/answer_reg[3][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   115.450    u/answer_reg[3][3]_i_13_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   115.542 r  u/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   115.542    u/answer_reg[3][3]_i_16_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   115.722 r  u/answer_reg[3][3]_i_676/O[2]
                         net (fo=15, routed)          1.449   117.172    u_n_131
    SLICE_X45Y58         LUT3 (Prop_lut3_I1_O)        0.217   117.389 r  answer[3][3]_i_1048/O
                         net (fo=1, routed)           0.418   117.806    answer[3][3]_i_1048_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295   118.101 r  answer_reg[3][3]_i_958/CO[3]
                         net (fo=1, routed)           0.000   118.101    answer_reg[3][3]_i_958_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   118.190 r  answer_reg[3][3]_i_835/CO[3]
                         net (fo=1, routed)           0.000   118.190    answer_reg[3][3]_i_835_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   118.371 r  answer_reg[3][3]_i_675/O[2]
                         net (fo=3, routed)           0.703   119.074    u/answer_reg[3][3]_i_299_0[2]
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.236   119.310 r  u/answer[3][3]_i_507/O
                         net (fo=1, routed)           0.484   119.794    u/answer[3][3]_i_507_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.529   120.323 r  u/answer_reg[3][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000   120.323    u/answer_reg[3][3]_i_299_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.415 r  u/answer_reg[3][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000   120.415    u/answer_reg[3][3]_i_127_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   120.595 r  u/answer_reg[3][3]_i_49/O[2]
                         net (fo=3, routed)           1.140   121.735    u/answer_reg[3][3]_i_49_n_5
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.217   121.952 r  u/answer[3][3]_i_57/O
                         net (fo=1, routed)           0.000   121.952    u/answer[3][3]_i_57_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286   122.238 r  u/answer_reg[3][3]_i_19/CO[3]
                         net (fo=9, routed)           0.750   122.988    u/answer_reg[3][3]_i_19_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I1_O)        0.097   123.085 r  u/answer[3][3]_i_9/O
                         net (fo=1, routed)           0.000   123.085    u/answer[3][3]_i_9_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187   123.272 r  u/answer_reg[3][3]_i_2/O[0]
                         net (fo=1, routed)           1.080   124.352    u/answer_reg[3][3]_i_2_n_7
    SLICE_X48Y48         LUT3 (Prop_lut3_I0_O)        0.224   124.576 r  u/answer[3][0]_i_1/O
                         net (fo=1, routed)           0.000   124.576    u/answer[3][0]_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  u/answer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        124.335ns  (logic 50.675ns (40.757%)  route 73.660ns (59.243%))
  Logic Levels:           341  (CARRY4=293 FDRE=1 LUT1=2 LUT2=1 LUT3=16 LUT4=1 LUT5=13 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=38, routed)          1.260     1.601    u/op2_reg_n_0_[0]
    SLICE_X54Y26         LUT1 (Prop_lut1_I0_O)        0.097     1.698 r  u/p_0_out_i_50/O
                         net (fo=2, routed)           0.333     2.031    u/p_0_out_i_50_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.475 r  u/p_0_out_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.475    u/p_0_out_i_34_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.567 r  u/p_0_out_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.567    u/p_0_out_i_33_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.659 r  u/p_0_out_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.659    u/p_0_out_i_32_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.839 r  u/p_0_out_i_31/O[2]
                         net (fo=569, routed)         1.021     3.860    u/p_0_out_i_31_n_5
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.217     4.077 r  u/answer[4][0]_i_8/O
                         net (fo=17, routed)          1.138     5.215    u/answer[4][0]_i_8_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I1_O)        0.097     5.312 r  u/answer[4][0]_i_975/O
                         net (fo=33, routed)          2.537     7.849    u/answer[4][0]_i_849_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     8.134 r  u/answer_reg[4][0]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.134    u/answer_reg[4][0]_i_717_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  u/answer_reg[4][0]_i_578/CO[3]
                         net (fo=1, routed)           0.000     8.223    u/answer_reg[4][0]_i_578_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.312 r  u/answer_reg[4][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000     8.312    u/answer_reg[4][0]_i_441_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.401 r  u/answer_reg[4][0]_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.401    u/answer_reg[4][0]_i_310_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.490 r  u/answer_reg[4][0]_i_208/CO[3]
                         net (fo=1, routed)           0.000     8.490    u/answer_reg[4][0]_i_208_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.579 r  u/answer_reg[4][0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.579    u/answer_reg[4][0]_i_125_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.668 r  u/answer_reg[4][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.668    u/answer_reg[4][0]_i_64_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.757 r  u/answer_reg[4][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.757    u/answer_reg[4][0]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     8.944 r  u/answer_reg[4][0]_i_12/CO[0]
                         net (fo=37, routed)          1.774    10.718    u/p_2_in[31]
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.279    10.997 r  u/answer[4][0]_i_303/O
                         net (fo=1, routed)           0.000    10.997    u/answer[4][0]_i_303_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.409 r  u/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.409    u/answer_reg[4][0]_i_198_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.498 r  u/answer_reg[4][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.498    u/answer_reg[4][0]_i_119_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.618 r  u/answer_reg[4][0]_i_62/CO[1]
                         net (fo=37, routed)          1.153    12.771    u/p_2_in[30]
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.249    13.020 r  u/answer[4][0]_i_437/O
                         net (fo=1, routed)           0.000    13.020    u/answer[4][0]_i_437_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.319 r  u/answer_reg[4][0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    13.319    u/answer_reg[4][0]_i_305_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.408 r  u/answer_reg[4][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.408    u/answer_reg[4][0]_i_203_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.497 r  u/answer_reg[4][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.497    u/answer_reg[4][0]_i_122_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.617 r  u/answer_reg[4][0]_i_63/CO[1]
                         net (fo=37, routed)          1.680    15.297    u/p_2_in[29]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.249    15.546 r  u/answer[4][0]_i_1057/O
                         net (fo=1, routed)           0.000    15.546    u/answer[4][0]_i_1057_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.925 r  u/answer_reg[4][0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.925    u/answer_reg[4][0]_i_940_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.017 r  u/answer_reg[4][0]_i_814/CO[3]
                         net (fo=1, routed)           0.000    16.017    u/answer_reg[4][0]_i_814_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.109 r  u/answer_reg[4][0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    16.109    u/answer_reg[4][0]_i_682_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.201 r  u/answer_reg[4][0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    16.201    u/answer_reg[4][0]_i_543_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.293 r  u/answer_reg[4][0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    16.293    u/answer_reg[4][0]_i_406_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.385 r  u/answer_reg[4][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    16.385    u/answer_reg[4][0]_i_275_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.477 r  u/answer_reg[4][0]_i_172/CO[3]
                         net (fo=1, routed)           0.000    16.477    u/answer_reg[4][0]_i_172_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    16.596 r  u/answer_reg[4][0]_i_94/CO[1]
                         net (fo=37, routed)          2.007    18.603    u/p_2_in[28]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.251    18.854 r  u/answer[4][0]_i_1165/O
                         net (fo=1, routed)           0.000    18.854    u/answer[4][0]_i_1165_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.256 r  u/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.256    u/answer_reg[4][0]_i_1059_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.348 r  u/answer_reg[4][0]_i_946/CO[3]
                         net (fo=1, routed)           0.000    19.348    u/answer_reg[4][0]_i_946_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.440 r  u/answer_reg[4][0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    19.440    u/answer_reg[4][0]_i_820_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.532 r  u/answer_reg[4][0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    19.532    u/answer_reg[4][0]_i_688_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.624 r  u/answer_reg[4][0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    19.624    u/answer_reg[4][0]_i_549_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.716 r  u/answer_reg[4][0]_i_412/CO[3]
                         net (fo=1, routed)           0.000    19.716    u/answer_reg[4][0]_i_412_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.808 r  u/answer_reg[4][0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    19.808    u/answer_reg[4][0]_i_281_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.900 r  u/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    19.900    u/answer_reg[4][0]_i_176_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    20.019 r  u/answer_reg[4][0]_i_99/CO[1]
                         net (fo=37, routed)          1.260    21.279    u/p_2_in[27]
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.251    21.530 r  u/answer[4][0]_i_1062/O
                         net (fo=1, routed)           0.000    21.530    u/answer[4][0]_i_1062_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.942 r  u/answer_reg[4][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.942    u/answer_reg[4][0]_i_945_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.031 r  u/answer_reg[4][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    22.031    u/answer_reg[4][0]_i_819_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.120 r  u/answer_reg[4][0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.120    u/answer_reg[4][0]_i_687_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.209 r  u/answer_reg[4][0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    22.209    u/answer_reg[4][0]_i_548_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.298 r  u/answer_reg[4][0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    22.298    u/answer_reg[4][0]_i_411_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.387 r  u/answer_reg[4][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    22.387    u/answer_reg[4][0]_i_280_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.476 r  u/answer_reg[4][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.476    u/answer_reg[4][0]_i_175_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    22.596 r  u/answer_reg[4][0]_i_97/CO[1]
                         net (fo=37, routed)          1.679    24.276    u/p_2_in[26]
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.249    24.525 r  u/answer[4][0]_i_1076/O
                         net (fo=1, routed)           0.000    24.525    u/answer[4][0]_i_1076_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.937 r  u/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    24.937    u/answer_reg[4][0]_i_956_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.026 r  u/answer_reg[4][0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.026    u/answer_reg[4][0]_i_830_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.115 r  u/answer_reg[4][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.115    u/answer_reg[4][0]_i_698_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.204 r  u/answer_reg[4][0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    25.204    u/answer_reg[4][0]_i_559_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.293 r  u/answer_reg[4][0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    25.293    u/answer_reg[4][0]_i_422_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.382 r  u/answer_reg[4][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    25.382    u/answer_reg[4][0]_i_291_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.471 r  u/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    25.471    u/answer_reg[4][0]_i_182_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.591 r  u/answer_reg[4][0]_i_103/CO[1]
                         net (fo=37, routed)          1.704    27.295    u/p_2_in[25]
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.249    27.544 r  u/answer[4][0]_i_1168/O
                         net (fo=1, routed)           0.000    27.544    u/answer[4][0]_i_1168_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    27.956 r  u/answer_reg[4][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    27.956    u/answer_reg[4][0]_i_1068_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.045 r  u/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    28.045    u/answer_reg[4][0]_i_955_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.134 r  u/answer_reg[4][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    28.134    u/answer_reg[4][0]_i_829_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.223 r  u/answer_reg[4][0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    28.223    u/answer_reg[4][0]_i_697_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.312 r  u/answer_reg[4][0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    28.312    u/answer_reg[4][0]_i_558_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.401 r  u/answer_reg[4][0]_i_421/CO[3]
                         net (fo=1, routed)           0.000    28.401    u/answer_reg[4][0]_i_421_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.490 r  u/answer_reg[4][0]_i_290/CO[3]
                         net (fo=1, routed)           0.000    28.490    u/answer_reg[4][0]_i_290_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.579 r  u/answer_reg[4][0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    28.579    u/answer_reg[4][0]_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.699 r  u/answer_reg[4][0]_i_101/CO[1]
                         net (fo=37, routed)          1.607    30.305    u/p_2_in[24]
    SLICE_X46Y34         LUT6 (Prop_lut6_I4_O)        0.249    30.554 r  u/answer[4][0]_i_1206/O
                         net (fo=1, routed)           0.000    30.554    u/answer[4][0]_i_1206_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.956 r  u/answer_reg[4][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    30.956    u/answer_reg[4][0]_i_1118_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.048 r  u/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    31.048    u/answer_reg[4][0]_i_1014_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.140 r  u/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    31.140    u/answer_reg[4][0]_i_901_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.232 r  u/answer_reg[4][0]_i_775/CO[3]
                         net (fo=1, routed)           0.000    31.232    u/answer_reg[4][0]_i_775_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.324 r  u/answer_reg[4][0]_i_643/CO[3]
                         net (fo=1, routed)           0.000    31.324    u/answer_reg[4][0]_i_643_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.416 r  u/answer_reg[4][0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    31.416    u/answer_reg[4][0]_i_504_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.508 r  u/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    31.508    u/answer_reg[4][0]_i_367_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.600 r  u/answer_reg[4][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000    31.600    u/answer_reg[4][0]_i_248_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.719 r  u/answer_reg[4][0]_i_157/CO[1]
                         net (fo=37, routed)          1.402    33.121    u/p_2_in[23]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.251    33.372 r  u/answer[4][0]_i_1119/O
                         net (fo=1, routed)           0.000    33.372    u/answer[4][0]_i_1119_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.656 r  u/answer_reg[4][0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    u/answer_reg[4][0]_i_1013_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.748 r  u/answer_reg[4][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    33.748    u/answer_reg[4][0]_i_900_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.840 r  u/answer_reg[4][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    33.840    u/answer_reg[4][0]_i_774_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.932 r  u/answer_reg[4][0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    33.932    u/answer_reg[4][0]_i_642_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.024 r  u/answer_reg[4][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.024    u/answer_reg[4][0]_i_503_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.116 r  u/answer_reg[4][0]_i_366/CO[3]
                         net (fo=1, routed)           0.000    34.116    u/answer_reg[4][0]_i_366_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.208 r  u/answer_reg[4][0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    34.208    u/answer_reg[4][0]_i_247_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    34.327 r  u/answer_reg[4][0]_i_155/CO[1]
                         net (fo=37, routed)          1.411    35.738    u/p_2_in[22]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.251    35.989 r  u/answer[4][0]_i_1212/O
                         net (fo=1, routed)           0.000    35.989    u/answer[4][0]_i_1212_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    36.401 r  u/answer_reg[4][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    36.401    u/answer_reg[4][0]_i_1128_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.490 r  u/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    36.490    u/answer_reg[4][0]_i_1024_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.579 r  u/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.579    u/answer_reg[4][0]_i_911_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.668 r  u/answer_reg[4][0]_i_785/CO[3]
                         net (fo=1, routed)           0.000    36.668    u/answer_reg[4][0]_i_785_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.757 r  u/answer_reg[4][0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    36.757    u/answer_reg[4][0]_i_653_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.846 r  u/answer_reg[4][0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    36.846    u/answer_reg[4][0]_i_514_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.935 r  u/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.935    u/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.024 r  u/answer_reg[4][0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    37.024    u/answer_reg[4][0]_i_254_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    37.144 r  u/answer_reg[4][0]_i_161/CO[1]
                         net (fo=37, routed)          1.577    38.721    u/p_2_in[21]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.249    38.970 r  u/answer[4][0]_i_1209/O
                         net (fo=1, routed)           0.000    38.970    u/answer[4][0]_i_1209_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    39.382 r  u/answer_reg[4][0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    39.382    u/answer_reg[4][0]_i_1127_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.471 r  u/answer_reg[4][0]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    39.471    u/answer_reg[4][0]_i_1023_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.560 r  u/answer_reg[4][0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    39.560    u/answer_reg[4][0]_i_910_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.649 r  u/answer_reg[4][0]_i_784/CO[3]
                         net (fo=1, routed)           0.000    39.649    u/answer_reg[4][0]_i_784_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.738 r  u/answer_reg[4][0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    39.738    u/answer_reg[4][0]_i_652_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.827 r  u/answer_reg[4][0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    39.827    u/answer_reg[4][0]_i_513_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.916 r  u/answer_reg[4][0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    39.916    u/answer_reg[4][0]_i_376_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.005 r  u/answer_reg[4][0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.005    u/answer_reg[4][0]_i_253_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    40.125 r  u/answer_reg[4][0]_i_159/CO[1]
                         net (fo=37, routed)          1.656    41.780    u/p_2_in[20]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.249    42.029 r  u/answer[4][0]_i_1218/O
                         net (fo=1, routed)           0.000    42.029    u/answer[4][0]_i_1218_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    42.431 r  u/answer_reg[4][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    42.431    u/answer_reg[4][0]_i_1138_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.523 r  u/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    42.523    u/answer_reg[4][0]_i_1034_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.615 r  u/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    42.615    u/answer_reg[4][0]_i_921_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.707 r  u/answer_reg[4][0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    42.707    u/answer_reg[4][0]_i_795_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.799 r  u/answer_reg[4][0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.799    u/answer_reg[4][0]_i_663_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.891 r  u/answer_reg[4][0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    42.891    u/answer_reg[4][0]_i_524_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.983 r  u/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.983    u/answer_reg[4][0]_i_387_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.075 r  u/answer_reg[4][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    43.075    u/answer_reg[4][0]_i_260_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    43.194 r  u/answer_reg[4][0]_i_165/CO[1]
                         net (fo=37, routed)          1.720    44.914    u/p_2_in[19]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.251    45.165 r  u/answer[4][0]_i_390/O
                         net (fo=1, routed)           0.000    45.165    u/answer[4][0]_i_390_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.577 r  u/answer_reg[4][0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.577    u/answer_reg[4][0]_i_259_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.697 r  u/answer_reg[4][0]_i_163/CO[1]
                         net (fo=37, routed)          1.602    47.299    u/p_2_in[18]
    SLICE_X35Y37         LUT6 (Prop_lut6_I4_O)        0.249    47.548 r  u/answer[4][0]_i_1224/O
                         net (fo=1, routed)           0.000    47.548    u/answer[4][0]_i_1224_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.960 r  u/answer_reg[4][0]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    47.960    u/answer_reg[4][0]_i_1148_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.049 r  u/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    48.049    u/answer_reg[4][0]_i_1044_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.138 r  u/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    48.138    u/answer_reg[4][0]_i_931_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.227 r  u/answer_reg[4][0]_i_805/CO[3]
                         net (fo=1, routed)           0.000    48.227    u/answer_reg[4][0]_i_805_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.316 r  u/answer_reg[4][0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    48.316    u/answer_reg[4][0]_i_673_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.405 r  u/answer_reg[4][0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    48.405    u/answer_reg[4][0]_i_534_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.494 r  u/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    48.494    u/answer_reg[4][0]_i_397_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.583 r  u/answer_reg[4][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    48.583    u/answer_reg[4][0]_i_270_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.703 r  u/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.606    50.309    u/p_2_in[17]
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.249    50.558 r  u/answer[4][0]_i_1221/O
                         net (fo=1, routed)           0.000    50.558    u/answer[4][0]_i_1221_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.970 r  u/answer_reg[4][0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    50.970    u/answer_reg[4][0]_i_1147_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.059 r  u/answer_reg[4][0]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    51.059    u/answer_reg[4][0]_i_1043_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.148 r  u/answer_reg[4][0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    51.148    u/answer_reg[4][0]_i_930_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.237 r  u/answer_reg[4][0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    51.237    u/answer_reg[4][0]_i_804_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.326 r  u/answer_reg[4][0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    51.326    u/answer_reg[4][0]_i_672_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.415 r  u/answer_reg[4][0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    51.415    u/answer_reg[4][0]_i_533_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.504 r  u/answer_reg[4][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    51.504    u/answer_reg[4][0]_i_396_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.593 r  u/answer_reg[4][0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.593    u/answer_reg[4][0]_i_269_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.713 r  u/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.427    53.141    u/p_2_in[16]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.249    53.390 r  u/answer[4][0]_i_1236/O
                         net (fo=1, routed)           0.000    53.390    u/answer[4][0]_i_1236_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    53.802 r  u/answer_reg[4][0]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    53.802    u/answer_reg[4][0]_i_1178_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.891 r  u/answer_reg[4][0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    53.891    u/answer_reg[4][0]_i_1089_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.980 r  u/answer_reg[4][0]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.980    u/answer_reg[4][0]_i_980_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.069 r  u/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.069    u/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.158 r  u/answer_reg[4][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    54.158    u/answer_reg[4][0]_i_735_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.247 r  u/answer_reg[4][0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    54.247    u/answer_reg[4][0]_i_603_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.336 r  u/answer_reg[4][0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.336    u/answer_reg[4][0]_i_464_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.425 r  u/answer_reg[4][0]_i_335/CO[3]
                         net (fo=1, routed)           0.000    54.425    u/answer_reg[4][0]_i_335_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    54.545 r  u/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.480    56.025    u/p_2_in[15]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.249    56.274 r  u/answer[4][0]_i_1232/O
                         net (fo=1, routed)           0.000    56.274    u/answer[4][0]_i_1232_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    56.676 r  u/answer_reg[4][0]_i_1177/CO[3]
                         net (fo=1, routed)           0.000    56.676    u/answer_reg[4][0]_i_1177_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.768 r  u/answer_reg[4][0]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    56.768    u/answer_reg[4][0]_i_1088_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.860 r  u/answer_reg[4][0]_i_979/CO[3]
                         net (fo=1, routed)           0.000    56.860    u/answer_reg[4][0]_i_979_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.952 r  u/answer_reg[4][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.952    u/answer_reg[4][0]_i_861_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.044 r  u/answer_reg[4][0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    57.044    u/answer_reg[4][0]_i_734_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.136 r  u/answer_reg[4][0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    57.136    u/answer_reg[4][0]_i_602_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.228 r  u/answer_reg[4][0]_i_463/CO[3]
                         net (fo=1, routed)           0.000    57.228    u/answer_reg[4][0]_i_463_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.320 r  u/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    57.320    u/answer_reg[4][0]_i_334_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.439 r  u/answer_reg[4][0]_i_229/CO[1]
                         net (fo=37, routed)          1.741    59.180    u/p_2_in[14]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.251    59.431 r  u/answer[4][0]_i_1240/O
                         net (fo=1, routed)           0.000    59.431    u/answer[4][0]_i_1240_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.843 r  u/answer_reg[4][0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    59.843    u/answer_reg[4][0]_i_1187_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.932 r  u/answer_reg[4][0]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    59.932    u/answer_reg[4][0]_i_1098_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.021 r  u/answer_reg[4][0]_i_989/CO[3]
                         net (fo=1, routed)           0.000    60.021    u/answer_reg[4][0]_i_989_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.110 r  u/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    60.110    u/answer_reg[4][0]_i_871_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.199 r  u/answer_reg[4][0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    60.199    u/answer_reg[4][0]_i_744_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.288 r  u/answer_reg[4][0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    60.288    u/answer_reg[4][0]_i_612_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.377 r  u/answer_reg[4][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    60.377    u/answer_reg[4][0]_i_473_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.466 r  u/answer_reg[4][0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    60.466    u/answer_reg[4][0]_i_340_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    60.586 r  u/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.625    62.212    u/p_2_in[13]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.249    62.461 r  u/answer[4][0]_i_1244/O
                         net (fo=1, routed)           0.000    62.461    u/answer[4][0]_i_1244_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    62.873 r  u/answer_reg[4][0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    62.873    u/answer_reg[4][0]_i_1192_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.962 r  u/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    62.962    u/answer_reg[4][0]_i_1103_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.051 r  u/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    63.051    u/answer_reg[4][0]_i_994_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.140 r  u/answer_reg[4][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    63.140    u/answer_reg[4][0]_i_876_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.229 r  u/answer_reg[4][0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    63.229    u/answer_reg[4][0]_i_749_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.318 r  u/answer_reg[4][0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    63.318    u/answer_reg[4][0]_i_617_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.407 r  u/answer_reg[4][0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    63.407    u/answer_reg[4][0]_i_478_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.496 r  u/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    63.496    u/answer_reg[4][0]_i_347_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.616 r  u/answer_reg[4][0]_i_236/CO[1]
                         net (fo=37, routed)          1.159    64.775    u/p_2_in[12]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.249    65.024 r  u/answer[4][0]_i_1200/O
                         net (fo=1, routed)           0.000    65.024    u/answer[4][0]_i_1200_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    65.419 r  u/answer_reg[4][0]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    65.419    u/answer_reg[4][0]_i_1108_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.508 r  u/answer_reg[4][0]_i_999/CO[3]
                         net (fo=1, routed)           0.000    65.508    u/answer_reg[4][0]_i_999_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.597 r  u/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    65.597    u/answer_reg[4][0]_i_881_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.686 r  u/answer_reg[4][0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    65.686    u/answer_reg[4][0]_i_754_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.775 r  u/answer_reg[4][0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    65.775    u/answer_reg[4][0]_i_622_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.864 r  u/answer_reg[4][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    65.864    u/answer_reg[4][0]_i_483_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.953 r  u/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    65.953    u/answer_reg[4][0]_i_350_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    66.073 r  u/answer_reg[4][0]_i_238/CO[1]
                         net (fo=37, routed)          1.681    67.753    u/p_2_in[11]
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.249    68.002 r  u/answer[0][3]_i_400/O
                         net (fo=1, routed)           0.000    68.002    u/answer[0][3]_i_400_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    68.414 r  u/answer_reg[0][3]_i_346/CO[3]
                         net (fo=1, routed)           0.000    68.414    u/answer_reg[0][3]_i_346_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.503 r  u/answer_reg[0][3]_i_341/CO[3]
                         net (fo=1, routed)           0.000    68.503    u/answer_reg[0][3]_i_341_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.592 r  u/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    68.592    u/answer_reg[4][0]_i_1004_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.681 r  u/answer_reg[4][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    68.681    u/answer_reg[4][0]_i_886_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.770 r  u/answer_reg[4][0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    68.770    u/answer_reg[4][0]_i_759_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.859 r  u/answer_reg[4][0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    68.859    u/answer_reg[4][0]_i_627_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.948 r  u/answer_reg[4][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.948    u/answer_reg[4][0]_i_488_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.037 r  u/answer_reg[4][0]_i_353/CO[3]
                         net (fo=1, routed)           0.000    69.037    u/answer_reg[4][0]_i_353_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.157 r  u/answer_reg[4][0]_i_240/CO[1]
                         net (fo=37, routed)          1.731    70.888    u/p_2_in[10]
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.249    71.137 r  u/answer[0][3]_i_391/O
                         net (fo=1, routed)           0.000    71.137    u/answer[0][3]_i_391_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.549 r  u/answer_reg[0][3]_i_336/CO[3]
                         net (fo=1, routed)           0.000    71.549    u/answer_reg[0][3]_i_336_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.638 r  u/answer_reg[0][3]_i_290/CO[3]
                         net (fo=1, routed)           0.000    71.638    u/answer_reg[0][3]_i_290_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.727 r  u/answer_reg[0][3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    71.727    u/answer_reg[0][3]_i_285_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.816 r  u/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    71.816    u/answer_reg[4][0]_i_891_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.905 r  u/answer_reg[4][0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    71.905    u/answer_reg[4][0]_i_764_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.994 r  u/answer_reg[4][0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    71.994    u/answer_reg[4][0]_i_632_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.083 r  u/answer_reg[4][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    72.083    u/answer_reg[4][0]_i_493_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.172 r  u/answer_reg[4][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    72.172    u/answer_reg[4][0]_i_356_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    72.292 r  u/answer_reg[4][0]_i_242/CO[1]
                         net (fo=37, routed)          1.565    73.858    u/p_2_in[9]
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.249    74.107 r  u/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    74.107    u/answer[0][3]_i_387_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    74.519 r  u/answer_reg[0][3]_i_331/CO[3]
                         net (fo=1, routed)           0.000    74.519    u/answer_reg[0][3]_i_331_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.608 r  u/answer_reg[0][3]_i_280/CO[3]
                         net (fo=1, routed)           0.007    74.615    u/answer_reg[0][3]_i_280_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.704 r  u/answer_reg[0][3]_i_238/CO[3]
                         net (fo=1, routed)           0.000    74.704    u/answer_reg[0][3]_i_238_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.793 r  u/answer_reg[0][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    74.793    u/answer_reg[0][3]_i_233_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.882 r  u/answer_reg[4][0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    74.882    u/answer_reg[4][0]_i_769_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.971 r  u/answer_reg[4][0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    74.971    u/answer_reg[4][0]_i_637_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.060 r  u/answer_reg[4][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    75.060    u/answer_reg[4][0]_i_498_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.149 r  u/answer_reg[4][0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    75.149    u/answer_reg[4][0]_i_363_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    75.269 r  u/answer_reg[4][0]_i_245/CO[1]
                         net (fo=37, routed)          1.473    76.742    u/p_2_in[8]
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.249    76.991 r  u/answer[0][3]_i_381/O
                         net (fo=1, routed)           0.000    76.991    u/answer[0][3]_i_381_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    77.290 r  u/answer_reg[0][3]_i_326/CO[3]
                         net (fo=1, routed)           0.000    77.290    u/answer_reg[0][3]_i_326_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.379 r  u/answer_reg[0][3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    77.379    u/answer_reg[0][3]_i_275_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.468 r  u/answer_reg[0][3]_i_228/CO[3]
                         net (fo=1, routed)           0.000    77.468    u/answer_reg[0][3]_i_228_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.557 r  u/answer_reg[0][3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    77.557    u/answer_reg[0][3]_i_188_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.646 r  u/answer_reg[0][3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    77.646    u/answer_reg[0][3]_i_183_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.735 r  u/answer_reg[0][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.735    u/answer_reg[0][3]_i_157_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.824 r  u/answer_reg[4][0]_i_593/CO[3]
                         net (fo=1, routed)           0.000    77.824    u/answer_reg[4][0]_i_593_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.913 r  u/answer_reg[4][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    77.913    u/answer_reg[4][0]_i_456_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    78.033 r  u/answer_reg[4][0]_i_330/CO[1]
                         net (fo=37, routed)          1.735    79.768    u/p_2_in[7]
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.249    80.017 r  u/answer[0][3]_i_379/O
                         net (fo=1, routed)           0.000    80.017    u/answer[0][3]_i_379_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    80.429 r  u/answer_reg[0][3]_i_321/CO[3]
                         net (fo=1, routed)           0.007    80.436    u/answer_reg[0][3]_i_321_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.525 r  u/answer_reg[0][3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    80.525    u/answer_reg[0][3]_i_270_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.614 r  u/answer_reg[0][3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    80.614    u/answer_reg[0][3]_i_223_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.703 r  u/answer_reg[0][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    80.703    u/answer_reg[0][3]_i_178_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.792 r  u/answer_reg[0][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    80.792    u/answer_reg[0][3]_i_142_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.881 r  u/answer_reg[0][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.881    u/answer_reg[0][3]_i_137_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.970 r  u/answer_reg[0][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    80.970    u/answer_reg[0][3]_i_116_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.059 r  u/answer_reg[4][0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    81.059    u/answer_reg[4][0]_i_455_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    81.179 r  u/answer_reg[4][0]_i_328/CO[1]
                         net (fo=37, routed)          1.641    82.820    u/p_2_in[6]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.249    83.069 r  u/answer[0][3]_i_373/O
                         net (fo=1, routed)           0.000    83.069    u/answer[0][3]_i_373_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    83.368 r  u/answer_reg[0][3]_i_316/CO[3]
                         net (fo=1, routed)           0.007    83.375    u/answer_reg[0][3]_i_316_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.464 r  u/answer_reg[0][3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    83.464    u/answer_reg[0][3]_i_265_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.553 r  u/answer_reg[0][3]_i_218/CO[3]
                         net (fo=1, routed)           0.000    83.553    u/answer_reg[0][3]_i_218_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.642 r  u/answer_reg[0][3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    83.642    u/answer_reg[0][3]_i_173_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.731 r  u/answer_reg[0][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.731    u/answer_reg[0][3]_i_132_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.820 r  u/answer_reg[0][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    83.820    u/answer_reg[0][3]_i_101_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.909 r  u/answer_reg[0][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    83.909    u/answer_reg[0][3]_i_96_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.998 r  u/answer_reg[0][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.998    u/answer_reg[0][3]_i_82_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    84.118 r  u/answer_reg[4][0]_i_332/CO[1]
                         net (fo=37, routed)          1.437    85.556    u/p_2_in[5]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    85.805 r  u/answer[0][3]_i_370/O
                         net (fo=1, routed)           0.000    85.805    u/answer[0][3]_i_370_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    86.106 r  u/answer_reg[0][3]_i_311/CO[3]
                         net (fo=1, routed)           0.007    86.113    u/answer_reg[0][3]_i_311_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.202 r  u/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    86.202    u/answer_reg[0][3]_i_260_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.291 r  u/answer_reg[0][3]_i_213/CO[3]
                         net (fo=1, routed)           0.000    86.291    u/answer_reg[0][3]_i_213_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.380 r  u/answer_reg[0][3]_i_168/CO[3]
                         net (fo=1, routed)           0.000    86.380    u/answer_reg[0][3]_i_168_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.469 r  u/answer_reg[0][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.469    u/answer_reg[0][3]_i_127_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.558 r  u/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.558    u/answer_reg[0][3]_i_91_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.647 r  u/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.647    u/answer_reg[0][3]_i_67_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.736 r  u/answer_reg[0][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.736    u/answer_reg[0][3]_i_64_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    86.856 r  u/answer_reg[0][3]_i_56/CO[1]
                         net (fo=37, routed)          1.496    88.352    u/p_2_in[4]
    SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.249    88.601 r  u/answer[0][3]_i_367/O
                         net (fo=1, routed)           0.000    88.601    u/answer[0][3]_i_367_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    89.013 r  u/answer_reg[0][3]_i_306/CO[3]
                         net (fo=1, routed)           0.000    89.013    u/answer_reg[0][3]_i_306_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.102 r  u/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    89.102    u/answer_reg[0][3]_i_255_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.191 r  u/answer_reg[0][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    89.191    u/answer_reg[0][3]_i_208_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.280 r  u/answer_reg[0][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    89.280    u/answer_reg[0][3]_i_163_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.369 r  u/answer_reg[0][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    89.369    u/answer_reg[0][3]_i_122_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.458 r  u/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    89.458    u/answer_reg[0][3]_i_86_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.547 r  u/answer_reg[0][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.547    u/answer_reg[0][3]_i_59_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.636 r  u/answer_reg[0][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    89.636    u/answer_reg[0][3]_i_44_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    89.756 r  u/answer_reg[0][3]_i_43/CO[1]
                         net (fo=37, routed)          1.753    91.509    u/p_2_in[3]
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.249    91.758 r  u/answer[0][3]_i_363/O
                         net (fo=1, routed)           0.000    91.758    u/answer[0][3]_i_363_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    92.160 r  u/answer_reg[0][3]_i_305/CO[3]
                         net (fo=1, routed)           0.007    92.167    u/answer_reg[0][3]_i_305_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.259 r  u/answer_reg[0][3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    92.259    u/answer_reg[0][3]_i_254_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.351 r  u/answer_reg[0][3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    92.351    u/answer_reg[0][3]_i_207_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.443 r  u/answer_reg[0][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.443    u/answer_reg[0][3]_i_162_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.535 r  u/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.535    u/answer_reg[0][3]_i_121_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.627 r  u/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.627    u/answer_reg[0][3]_i_85_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.719 r  u/answer_reg[0][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.719    u/answer_reg[0][3]_i_58_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.811 r  u/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.811    u/answer_reg[0][3]_i_42_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    92.930 r  u/answer_reg[0][3]_i_25/CO[1]
                         net (fo=37, routed)          1.648    94.578    u/p_2_in[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.251    94.829 r  u/answer[0][3]_i_404/O
                         net (fo=1, routed)           0.000    94.829    u/answer[0][3]_i_404_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    95.241 r  u/answer_reg[0][3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    95.241    u/answer_reg[0][3]_i_351_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.330 r  u/answer_reg[0][3]_i_295/CO[3]
                         net (fo=1, routed)           0.000    95.330    u/answer_reg[0][3]_i_295_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.419 r  u/answer_reg[0][3]_i_243/CO[3]
                         net (fo=1, routed)           0.000    95.419    u/answer_reg[0][3]_i_243_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.508 r  u/answer_reg[0][3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    95.508    u/answer_reg[0][3]_i_193_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.597 r  u/answer_reg[0][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    95.597    u/answer_reg[0][3]_i_147_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.686 r  u/answer_reg[0][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    95.686    u/answer_reg[0][3]_i_106_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.775 r  u/answer_reg[0][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    95.775    u/answer_reg[0][3]_i_72_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.864 r  u/answer_reg[0][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.864    u/answer_reg[0][3]_i_47_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    95.984 r  u/answer_reg[0][3]_i_27/CO[1]
                         net (fo=37, routed)          1.943    97.927    u/p_2_in[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.249    98.176 r  u/answer[0][3]_i_358/O
                         net (fo=1, routed)           0.000    98.176    u/answer[0][3]_i_358_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    98.588 r  u/answer_reg[0][3]_i_300/CO[3]
                         net (fo=1, routed)           0.000    98.588    u/answer_reg[0][3]_i_300_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.677 r  u/answer_reg[0][3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    98.677    u/answer_reg[0][3]_i_248_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.766 r  u/answer_reg[0][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    98.766    u/answer_reg[0][3]_i_198_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.855 r  u/answer_reg[0][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    98.855    u/answer_reg[0][3]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.944 r  u/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    98.944    u/answer_reg[0][3]_i_111_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.033 r  u/answer_reg[0][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    99.033    u/answer_reg[0][3]_i_77_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.122 r  u/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.122    u/answer_reg[0][3]_i_50_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.211 r  u/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.211    u/answer_reg[0][3]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    99.398 f  u/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          0.545    99.943    u/p_2_in[0]
    SLICE_X52Y35         LUT1 (Prop_lut1_I0_O)        0.279   100.222 r  u/answer[0][3]_i_37/O
                         net (fo=1, routed)           0.218   100.440    u/answer[0][3]_i_37_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444   100.884 r  u/answer_reg[0][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.884    u/answer_reg[0][3]_i_24_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.976 r  u/answer_reg[4][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   100.976    u/answer_reg[4][0]_i_244_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.068 r  u/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000   101.068    u/answer_reg[4][0]_i_235_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.160 r  u/answer_reg[4][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000   101.160    u/answer_reg[4][0]_i_167_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.252 r  u/answer_reg[4][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   101.252    u/answer_reg[4][0]_i_114_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.344 r  u/answer_reg[4][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   101.344    u/answer_reg[4][0]_i_57_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.436 r  u/answer_reg[4][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.436    u/answer_reg[4][0]_i_26_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   101.616 r  u/answer_reg[4][0]_i_11/O[2]
                         net (fo=1, routed)           0.597   102.213    u/answer_reg[4][0]_i_11_n_5
    SLICE_X51Y39         LUT6 (Prop_lut6_I3_O)        0.217   102.430 f  u/answer[4][0]_i_5/O
                         net (fo=84, routed)          2.827   105.257    u/answer[3][3]_i_84_n_0
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.097   105.354 r  u/answer[3][3]_i_10/O
                         net (fo=63, routed)          2.375   107.729    u/answer[3][3]_i_10_n_0
    SLICE_X52Y41         LUT3 (Prop_lut3_I1_O)        0.100   107.829 r  u/answer[3][3]_i_215/O
                         net (fo=97, routed)          3.258   111.086    u/answer[3][3]_i_215_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.234   111.320 r  u/answer[3][3]_i_816/O
                         net (fo=1, routed)           0.466   111.786    u/answer[3][3]_i_816_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411   112.197 r  u/answer_reg[3][3]_i_652/CO[3]
                         net (fo=1, routed)           0.001   112.198    u/answer_reg[3][3]_i_652_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.290 r  u/answer_reg[3][3]_i_452/CO[3]
                         net (fo=1, routed)           0.000   112.290    u/answer_reg[3][3]_i_452_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.382 r  u/answer_reg[3][3]_i_217/CO[3]
                         net (fo=1, routed)           0.000   112.382    u/answer_reg[3][3]_i_217_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   112.474 r  u/answer_reg[3][3]_i_105/CO[3]
                         net (fo=1, routed)           0.000   112.474    u/answer_reg[3][3]_i_105_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157   112.631 r  u/answer_reg[3][3]_i_96/O[0]
                         net (fo=3, routed)           0.603   113.234    u_n_64
    SLICE_X51Y54         LUT3 (Prop_lut3_I2_O)        0.209   113.443 r  answer[3][3]_i_108/O
                         net (fo=2, routed)           0.601   114.043    u/answer_reg[3][3]_i_13_0
    SLICE_X53Y53         LUT5 (Prop_lut5_I4_O)        0.101   114.144 r  u/answer[3][3]_i_34/O
                         net (fo=2, routed)           0.688   114.832    u/answer[3][3]_i_34_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I0_O)        0.239   115.071 r  u/answer[3][3]_i_38/O
                         net (fo=1, routed)           0.000   115.071    u/answer[3][3]_i_38_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379   115.450 r  u/answer_reg[3][3]_i_13/CO[3]
                         net (fo=1, routed)           0.000   115.450    u/answer_reg[3][3]_i_13_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   115.542 r  u/answer_reg[3][3]_i_16/CO[3]
                         net (fo=1, routed)           0.000   115.542    u/answer_reg[3][3]_i_16_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   115.722 r  u/answer_reg[3][3]_i_676/O[2]
                         net (fo=15, routed)          1.449   117.172    u_n_131
    SLICE_X45Y58         LUT3 (Prop_lut3_I1_O)        0.217   117.389 r  answer[3][3]_i_1048/O
                         net (fo=1, routed)           0.418   117.806    answer[3][3]_i_1048_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295   118.101 r  answer_reg[3][3]_i_958/CO[3]
                         net (fo=1, routed)           0.000   118.101    answer_reg[3][3]_i_958_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   118.190 r  answer_reg[3][3]_i_835/CO[3]
                         net (fo=1, routed)           0.000   118.190    answer_reg[3][3]_i_835_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181   118.371 r  answer_reg[3][3]_i_675/O[2]
                         net (fo=3, routed)           0.703   119.074    u/answer_reg[3][3]_i_299_0[2]
    SLICE_X45Y60         LUT3 (Prop_lut3_I1_O)        0.236   119.310 r  u/answer[3][3]_i_507/O
                         net (fo=1, routed)           0.484   119.794    u/answer[3][3]_i_507_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.529   120.323 r  u/answer_reg[3][3]_i_299/CO[3]
                         net (fo=1, routed)           0.000   120.323    u/answer_reg[3][3]_i_299_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   120.415 r  u/answer_reg[3][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000   120.415    u/answer_reg[3][3]_i_127_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   120.595 r  u/answer_reg[3][3]_i_49/O[2]
                         net (fo=3, routed)           1.140   121.735    u/answer_reg[3][3]_i_49_n_5
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.217   121.952 r  u/answer[3][3]_i_57/O
                         net (fo=1, routed)           0.000   121.952    u/answer[3][3]_i_57_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286   122.238 r  u/answer_reg[3][3]_i_19/CO[3]
                         net (fo=9, routed)           0.975   123.213    u/answer_reg[3][3]_i_19_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.097   123.310 r  u/answer[2][3]_i_8/O
                         net (fo=1, routed)           0.000   123.310    u/answer[2][3]_i_8_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169   123.479 r  u/answer_reg[2][3]_i_2/O[1]
                         net (fo=1, routed)           0.615   124.093    u/answer_reg[2][3]_i_2_n_6
    SLICE_X47Y49         LUT3 (Prop_lut3_I0_O)        0.241   124.334 r  u/answer[2][1]_i_1/O
                         net (fo=1, routed)           0.000   124.334    u/answer[2][1]_i_1_n_0
    SLICE_X47Y49         FDRE                                         r  u/answer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.826ns  (logic 51.750ns (41.792%)  route 72.076ns (58.207%))
  Logic Levels:           344  (CARRY4=294 FDRE=1 LUT1=2 LUT2=2 LUT3=15 LUT4=3 LUT5=13 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=38, routed)          1.260     1.601    u/op2_reg_n_0_[0]
    SLICE_X54Y26         LUT1 (Prop_lut1_I0_O)        0.097     1.698 r  u/p_0_out_i_50/O
                         net (fo=2, routed)           0.333     2.031    u/p_0_out_i_50_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.475 r  u/p_0_out_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.475    u/p_0_out_i_34_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.567 r  u/p_0_out_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.567    u/p_0_out_i_33_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.659 r  u/p_0_out_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.659    u/p_0_out_i_32_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.839 r  u/p_0_out_i_31/O[2]
                         net (fo=569, routed)         1.021     3.860    u/p_0_out_i_31_n_5
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.217     4.077 r  u/answer[4][0]_i_8/O
                         net (fo=17, routed)          1.138     5.215    u/answer[4][0]_i_8_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I1_O)        0.097     5.312 r  u/answer[4][0]_i_975/O
                         net (fo=33, routed)          2.537     7.849    u/answer[4][0]_i_849_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     8.134 r  u/answer_reg[4][0]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.134    u/answer_reg[4][0]_i_717_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  u/answer_reg[4][0]_i_578/CO[3]
                         net (fo=1, routed)           0.000     8.223    u/answer_reg[4][0]_i_578_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.312 r  u/answer_reg[4][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000     8.312    u/answer_reg[4][0]_i_441_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.401 r  u/answer_reg[4][0]_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.401    u/answer_reg[4][0]_i_310_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.490 r  u/answer_reg[4][0]_i_208/CO[3]
                         net (fo=1, routed)           0.000     8.490    u/answer_reg[4][0]_i_208_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.579 r  u/answer_reg[4][0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.579    u/answer_reg[4][0]_i_125_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.668 r  u/answer_reg[4][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.668    u/answer_reg[4][0]_i_64_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.757 r  u/answer_reg[4][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.757    u/answer_reg[4][0]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     8.944 r  u/answer_reg[4][0]_i_12/CO[0]
                         net (fo=37, routed)          1.774    10.718    u/p_2_in[31]
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.279    10.997 r  u/answer[4][0]_i_303/O
                         net (fo=1, routed)           0.000    10.997    u/answer[4][0]_i_303_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.409 r  u/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.409    u/answer_reg[4][0]_i_198_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.498 r  u/answer_reg[4][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.498    u/answer_reg[4][0]_i_119_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.618 r  u/answer_reg[4][0]_i_62/CO[1]
                         net (fo=37, routed)          1.153    12.771    u/p_2_in[30]
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.249    13.020 r  u/answer[4][0]_i_437/O
                         net (fo=1, routed)           0.000    13.020    u/answer[4][0]_i_437_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.319 r  u/answer_reg[4][0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    13.319    u/answer_reg[4][0]_i_305_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.408 r  u/answer_reg[4][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.408    u/answer_reg[4][0]_i_203_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.497 r  u/answer_reg[4][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.497    u/answer_reg[4][0]_i_122_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.617 r  u/answer_reg[4][0]_i_63/CO[1]
                         net (fo=37, routed)          1.680    15.297    u/p_2_in[29]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.249    15.546 r  u/answer[4][0]_i_1057/O
                         net (fo=1, routed)           0.000    15.546    u/answer[4][0]_i_1057_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.925 r  u/answer_reg[4][0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.925    u/answer_reg[4][0]_i_940_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.017 r  u/answer_reg[4][0]_i_814/CO[3]
                         net (fo=1, routed)           0.000    16.017    u/answer_reg[4][0]_i_814_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.109 r  u/answer_reg[4][0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    16.109    u/answer_reg[4][0]_i_682_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.201 r  u/answer_reg[4][0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    16.201    u/answer_reg[4][0]_i_543_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.293 r  u/answer_reg[4][0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    16.293    u/answer_reg[4][0]_i_406_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.385 r  u/answer_reg[4][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    16.385    u/answer_reg[4][0]_i_275_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.477 r  u/answer_reg[4][0]_i_172/CO[3]
                         net (fo=1, routed)           0.000    16.477    u/answer_reg[4][0]_i_172_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    16.596 r  u/answer_reg[4][0]_i_94/CO[1]
                         net (fo=37, routed)          2.007    18.603    u/p_2_in[28]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.251    18.854 r  u/answer[4][0]_i_1165/O
                         net (fo=1, routed)           0.000    18.854    u/answer[4][0]_i_1165_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.256 r  u/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.256    u/answer_reg[4][0]_i_1059_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.348 r  u/answer_reg[4][0]_i_946/CO[3]
                         net (fo=1, routed)           0.000    19.348    u/answer_reg[4][0]_i_946_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.440 r  u/answer_reg[4][0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    19.440    u/answer_reg[4][0]_i_820_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.532 r  u/answer_reg[4][0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    19.532    u/answer_reg[4][0]_i_688_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.624 r  u/answer_reg[4][0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    19.624    u/answer_reg[4][0]_i_549_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.716 r  u/answer_reg[4][0]_i_412/CO[3]
                         net (fo=1, routed)           0.000    19.716    u/answer_reg[4][0]_i_412_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.808 r  u/answer_reg[4][0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    19.808    u/answer_reg[4][0]_i_281_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.900 r  u/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    19.900    u/answer_reg[4][0]_i_176_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    20.019 r  u/answer_reg[4][0]_i_99/CO[1]
                         net (fo=37, routed)          1.260    21.279    u/p_2_in[27]
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.251    21.530 r  u/answer[4][0]_i_1062/O
                         net (fo=1, routed)           0.000    21.530    u/answer[4][0]_i_1062_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.942 r  u/answer_reg[4][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.942    u/answer_reg[4][0]_i_945_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.031 r  u/answer_reg[4][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    22.031    u/answer_reg[4][0]_i_819_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.120 r  u/answer_reg[4][0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.120    u/answer_reg[4][0]_i_687_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.209 r  u/answer_reg[4][0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    22.209    u/answer_reg[4][0]_i_548_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.298 r  u/answer_reg[4][0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    22.298    u/answer_reg[4][0]_i_411_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.387 r  u/answer_reg[4][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    22.387    u/answer_reg[4][0]_i_280_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.476 r  u/answer_reg[4][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.476    u/answer_reg[4][0]_i_175_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    22.596 r  u/answer_reg[4][0]_i_97/CO[1]
                         net (fo=37, routed)          1.679    24.276    u/p_2_in[26]
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.249    24.525 r  u/answer[4][0]_i_1076/O
                         net (fo=1, routed)           0.000    24.525    u/answer[4][0]_i_1076_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.937 r  u/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    24.937    u/answer_reg[4][0]_i_956_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.026 r  u/answer_reg[4][0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.026    u/answer_reg[4][0]_i_830_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.115 r  u/answer_reg[4][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.115    u/answer_reg[4][0]_i_698_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.204 r  u/answer_reg[4][0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    25.204    u/answer_reg[4][0]_i_559_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.293 r  u/answer_reg[4][0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    25.293    u/answer_reg[4][0]_i_422_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.382 r  u/answer_reg[4][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    25.382    u/answer_reg[4][0]_i_291_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.471 r  u/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    25.471    u/answer_reg[4][0]_i_182_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.591 r  u/answer_reg[4][0]_i_103/CO[1]
                         net (fo=37, routed)          1.704    27.295    u/p_2_in[25]
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.249    27.544 r  u/answer[4][0]_i_1168/O
                         net (fo=1, routed)           0.000    27.544    u/answer[4][0]_i_1168_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    27.956 r  u/answer_reg[4][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    27.956    u/answer_reg[4][0]_i_1068_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.045 r  u/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    28.045    u/answer_reg[4][0]_i_955_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.134 r  u/answer_reg[4][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    28.134    u/answer_reg[4][0]_i_829_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.223 r  u/answer_reg[4][0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    28.223    u/answer_reg[4][0]_i_697_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.312 r  u/answer_reg[4][0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    28.312    u/answer_reg[4][0]_i_558_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.401 r  u/answer_reg[4][0]_i_421/CO[3]
                         net (fo=1, routed)           0.000    28.401    u/answer_reg[4][0]_i_421_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.490 r  u/answer_reg[4][0]_i_290/CO[3]
                         net (fo=1, routed)           0.000    28.490    u/answer_reg[4][0]_i_290_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.579 r  u/answer_reg[4][0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    28.579    u/answer_reg[4][0]_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.699 r  u/answer_reg[4][0]_i_101/CO[1]
                         net (fo=37, routed)          1.607    30.305    u/p_2_in[24]
    SLICE_X46Y34         LUT6 (Prop_lut6_I4_O)        0.249    30.554 r  u/answer[4][0]_i_1206/O
                         net (fo=1, routed)           0.000    30.554    u/answer[4][0]_i_1206_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.956 r  u/answer_reg[4][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    30.956    u/answer_reg[4][0]_i_1118_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.048 r  u/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    31.048    u/answer_reg[4][0]_i_1014_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.140 r  u/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    31.140    u/answer_reg[4][0]_i_901_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.232 r  u/answer_reg[4][0]_i_775/CO[3]
                         net (fo=1, routed)           0.000    31.232    u/answer_reg[4][0]_i_775_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.324 r  u/answer_reg[4][0]_i_643/CO[3]
                         net (fo=1, routed)           0.000    31.324    u/answer_reg[4][0]_i_643_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.416 r  u/answer_reg[4][0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    31.416    u/answer_reg[4][0]_i_504_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.508 r  u/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    31.508    u/answer_reg[4][0]_i_367_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.600 r  u/answer_reg[4][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000    31.600    u/answer_reg[4][0]_i_248_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.719 r  u/answer_reg[4][0]_i_157/CO[1]
                         net (fo=37, routed)          1.402    33.121    u/p_2_in[23]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.251    33.372 r  u/answer[4][0]_i_1119/O
                         net (fo=1, routed)           0.000    33.372    u/answer[4][0]_i_1119_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.656 r  u/answer_reg[4][0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    u/answer_reg[4][0]_i_1013_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.748 r  u/answer_reg[4][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    33.748    u/answer_reg[4][0]_i_900_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.840 r  u/answer_reg[4][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    33.840    u/answer_reg[4][0]_i_774_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.932 r  u/answer_reg[4][0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    33.932    u/answer_reg[4][0]_i_642_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.024 r  u/answer_reg[4][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.024    u/answer_reg[4][0]_i_503_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.116 r  u/answer_reg[4][0]_i_366/CO[3]
                         net (fo=1, routed)           0.000    34.116    u/answer_reg[4][0]_i_366_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.208 r  u/answer_reg[4][0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    34.208    u/answer_reg[4][0]_i_247_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    34.327 r  u/answer_reg[4][0]_i_155/CO[1]
                         net (fo=37, routed)          1.411    35.738    u/p_2_in[22]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.251    35.989 r  u/answer[4][0]_i_1212/O
                         net (fo=1, routed)           0.000    35.989    u/answer[4][0]_i_1212_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    36.401 r  u/answer_reg[4][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    36.401    u/answer_reg[4][0]_i_1128_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.490 r  u/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    36.490    u/answer_reg[4][0]_i_1024_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.579 r  u/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.579    u/answer_reg[4][0]_i_911_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.668 r  u/answer_reg[4][0]_i_785/CO[3]
                         net (fo=1, routed)           0.000    36.668    u/answer_reg[4][0]_i_785_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.757 r  u/answer_reg[4][0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    36.757    u/answer_reg[4][0]_i_653_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.846 r  u/answer_reg[4][0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    36.846    u/answer_reg[4][0]_i_514_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.935 r  u/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.935    u/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.024 r  u/answer_reg[4][0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    37.024    u/answer_reg[4][0]_i_254_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    37.144 r  u/answer_reg[4][0]_i_161/CO[1]
                         net (fo=37, routed)          1.577    38.721    u/p_2_in[21]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.249    38.970 r  u/answer[4][0]_i_1209/O
                         net (fo=1, routed)           0.000    38.970    u/answer[4][0]_i_1209_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    39.382 r  u/answer_reg[4][0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    39.382    u/answer_reg[4][0]_i_1127_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.471 r  u/answer_reg[4][0]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    39.471    u/answer_reg[4][0]_i_1023_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.560 r  u/answer_reg[4][0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    39.560    u/answer_reg[4][0]_i_910_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.649 r  u/answer_reg[4][0]_i_784/CO[3]
                         net (fo=1, routed)           0.000    39.649    u/answer_reg[4][0]_i_784_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.738 r  u/answer_reg[4][0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    39.738    u/answer_reg[4][0]_i_652_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.827 r  u/answer_reg[4][0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    39.827    u/answer_reg[4][0]_i_513_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.916 r  u/answer_reg[4][0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    39.916    u/answer_reg[4][0]_i_376_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.005 r  u/answer_reg[4][0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.005    u/answer_reg[4][0]_i_253_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    40.125 r  u/answer_reg[4][0]_i_159/CO[1]
                         net (fo=37, routed)          1.656    41.780    u/p_2_in[20]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.249    42.029 r  u/answer[4][0]_i_1218/O
                         net (fo=1, routed)           0.000    42.029    u/answer[4][0]_i_1218_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    42.431 r  u/answer_reg[4][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    42.431    u/answer_reg[4][0]_i_1138_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.523 r  u/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    42.523    u/answer_reg[4][0]_i_1034_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.615 r  u/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    42.615    u/answer_reg[4][0]_i_921_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.707 r  u/answer_reg[4][0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    42.707    u/answer_reg[4][0]_i_795_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.799 r  u/answer_reg[4][0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.799    u/answer_reg[4][0]_i_663_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.891 r  u/answer_reg[4][0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    42.891    u/answer_reg[4][0]_i_524_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.983 r  u/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.983    u/answer_reg[4][0]_i_387_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.075 r  u/answer_reg[4][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    43.075    u/answer_reg[4][0]_i_260_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    43.194 r  u/answer_reg[4][0]_i_165/CO[1]
                         net (fo=37, routed)          1.720    44.914    u/p_2_in[19]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.251    45.165 r  u/answer[4][0]_i_390/O
                         net (fo=1, routed)           0.000    45.165    u/answer[4][0]_i_390_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.577 r  u/answer_reg[4][0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.577    u/answer_reg[4][0]_i_259_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.697 r  u/answer_reg[4][0]_i_163/CO[1]
                         net (fo=37, routed)          1.602    47.299    u/p_2_in[18]
    SLICE_X35Y37         LUT6 (Prop_lut6_I4_O)        0.249    47.548 r  u/answer[4][0]_i_1224/O
                         net (fo=1, routed)           0.000    47.548    u/answer[4][0]_i_1224_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.960 r  u/answer_reg[4][0]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    47.960    u/answer_reg[4][0]_i_1148_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.049 r  u/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    48.049    u/answer_reg[4][0]_i_1044_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.138 r  u/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    48.138    u/answer_reg[4][0]_i_931_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.227 r  u/answer_reg[4][0]_i_805/CO[3]
                         net (fo=1, routed)           0.000    48.227    u/answer_reg[4][0]_i_805_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.316 r  u/answer_reg[4][0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    48.316    u/answer_reg[4][0]_i_673_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.405 r  u/answer_reg[4][0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    48.405    u/answer_reg[4][0]_i_534_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.494 r  u/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    48.494    u/answer_reg[4][0]_i_397_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.583 r  u/answer_reg[4][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    48.583    u/answer_reg[4][0]_i_270_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.703 r  u/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.606    50.309    u/p_2_in[17]
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.249    50.558 r  u/answer[4][0]_i_1221/O
                         net (fo=1, routed)           0.000    50.558    u/answer[4][0]_i_1221_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.970 r  u/answer_reg[4][0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    50.970    u/answer_reg[4][0]_i_1147_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.059 r  u/answer_reg[4][0]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    51.059    u/answer_reg[4][0]_i_1043_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.148 r  u/answer_reg[4][0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    51.148    u/answer_reg[4][0]_i_930_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.237 r  u/answer_reg[4][0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    51.237    u/answer_reg[4][0]_i_804_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.326 r  u/answer_reg[4][0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    51.326    u/answer_reg[4][0]_i_672_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.415 r  u/answer_reg[4][0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    51.415    u/answer_reg[4][0]_i_533_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.504 r  u/answer_reg[4][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    51.504    u/answer_reg[4][0]_i_396_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.593 r  u/answer_reg[4][0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.593    u/answer_reg[4][0]_i_269_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.713 r  u/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.427    53.141    u/p_2_in[16]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.249    53.390 r  u/answer[4][0]_i_1236/O
                         net (fo=1, routed)           0.000    53.390    u/answer[4][0]_i_1236_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    53.802 r  u/answer_reg[4][0]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    53.802    u/answer_reg[4][0]_i_1178_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.891 r  u/answer_reg[4][0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    53.891    u/answer_reg[4][0]_i_1089_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.980 r  u/answer_reg[4][0]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.980    u/answer_reg[4][0]_i_980_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.069 r  u/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.069    u/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.158 r  u/answer_reg[4][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    54.158    u/answer_reg[4][0]_i_735_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.247 r  u/answer_reg[4][0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    54.247    u/answer_reg[4][0]_i_603_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.336 r  u/answer_reg[4][0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.336    u/answer_reg[4][0]_i_464_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.425 r  u/answer_reg[4][0]_i_335/CO[3]
                         net (fo=1, routed)           0.000    54.425    u/answer_reg[4][0]_i_335_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    54.545 r  u/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.480    56.025    u/p_2_in[15]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.249    56.274 r  u/answer[4][0]_i_1232/O
                         net (fo=1, routed)           0.000    56.274    u/answer[4][0]_i_1232_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    56.676 r  u/answer_reg[4][0]_i_1177/CO[3]
                         net (fo=1, routed)           0.000    56.676    u/answer_reg[4][0]_i_1177_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.768 r  u/answer_reg[4][0]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    56.768    u/answer_reg[4][0]_i_1088_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.860 r  u/answer_reg[4][0]_i_979/CO[3]
                         net (fo=1, routed)           0.000    56.860    u/answer_reg[4][0]_i_979_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.952 r  u/answer_reg[4][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.952    u/answer_reg[4][0]_i_861_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.044 r  u/answer_reg[4][0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    57.044    u/answer_reg[4][0]_i_734_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.136 r  u/answer_reg[4][0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    57.136    u/answer_reg[4][0]_i_602_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.228 r  u/answer_reg[4][0]_i_463/CO[3]
                         net (fo=1, routed)           0.000    57.228    u/answer_reg[4][0]_i_463_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.320 r  u/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    57.320    u/answer_reg[4][0]_i_334_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.439 r  u/answer_reg[4][0]_i_229/CO[1]
                         net (fo=37, routed)          1.741    59.180    u/p_2_in[14]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.251    59.431 r  u/answer[4][0]_i_1240/O
                         net (fo=1, routed)           0.000    59.431    u/answer[4][0]_i_1240_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.843 r  u/answer_reg[4][0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    59.843    u/answer_reg[4][0]_i_1187_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.932 r  u/answer_reg[4][0]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    59.932    u/answer_reg[4][0]_i_1098_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.021 r  u/answer_reg[4][0]_i_989/CO[3]
                         net (fo=1, routed)           0.000    60.021    u/answer_reg[4][0]_i_989_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.110 r  u/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    60.110    u/answer_reg[4][0]_i_871_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.199 r  u/answer_reg[4][0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    60.199    u/answer_reg[4][0]_i_744_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.288 r  u/answer_reg[4][0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    60.288    u/answer_reg[4][0]_i_612_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.377 r  u/answer_reg[4][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    60.377    u/answer_reg[4][0]_i_473_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.466 r  u/answer_reg[4][0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    60.466    u/answer_reg[4][0]_i_340_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    60.586 r  u/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.625    62.212    u/p_2_in[13]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.249    62.461 r  u/answer[4][0]_i_1244/O
                         net (fo=1, routed)           0.000    62.461    u/answer[4][0]_i_1244_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    62.873 r  u/answer_reg[4][0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    62.873    u/answer_reg[4][0]_i_1192_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.962 r  u/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    62.962    u/answer_reg[4][0]_i_1103_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.051 r  u/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    63.051    u/answer_reg[4][0]_i_994_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.140 r  u/answer_reg[4][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    63.140    u/answer_reg[4][0]_i_876_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.229 r  u/answer_reg[4][0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    63.229    u/answer_reg[4][0]_i_749_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.318 r  u/answer_reg[4][0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    63.318    u/answer_reg[4][0]_i_617_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.407 r  u/answer_reg[4][0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    63.407    u/answer_reg[4][0]_i_478_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.496 r  u/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    63.496    u/answer_reg[4][0]_i_347_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.616 r  u/answer_reg[4][0]_i_236/CO[1]
                         net (fo=37, routed)          1.159    64.775    u/p_2_in[12]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.249    65.024 r  u/answer[4][0]_i_1200/O
                         net (fo=1, routed)           0.000    65.024    u/answer[4][0]_i_1200_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    65.419 r  u/answer_reg[4][0]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    65.419    u/answer_reg[4][0]_i_1108_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.508 r  u/answer_reg[4][0]_i_999/CO[3]
                         net (fo=1, routed)           0.000    65.508    u/answer_reg[4][0]_i_999_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.597 r  u/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    65.597    u/answer_reg[4][0]_i_881_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.686 r  u/answer_reg[4][0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    65.686    u/answer_reg[4][0]_i_754_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.775 r  u/answer_reg[4][0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    65.775    u/answer_reg[4][0]_i_622_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.864 r  u/answer_reg[4][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    65.864    u/answer_reg[4][0]_i_483_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.953 r  u/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    65.953    u/answer_reg[4][0]_i_350_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    66.073 r  u/answer_reg[4][0]_i_238/CO[1]
                         net (fo=37, routed)          1.681    67.753    u/p_2_in[11]
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.249    68.002 r  u/answer[0][3]_i_400/O
                         net (fo=1, routed)           0.000    68.002    u/answer[0][3]_i_400_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    68.414 r  u/answer_reg[0][3]_i_346/CO[3]
                         net (fo=1, routed)           0.000    68.414    u/answer_reg[0][3]_i_346_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.503 r  u/answer_reg[0][3]_i_341/CO[3]
                         net (fo=1, routed)           0.000    68.503    u/answer_reg[0][3]_i_341_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.592 r  u/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    68.592    u/answer_reg[4][0]_i_1004_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.681 r  u/answer_reg[4][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    68.681    u/answer_reg[4][0]_i_886_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.770 r  u/answer_reg[4][0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    68.770    u/answer_reg[4][0]_i_759_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.859 r  u/answer_reg[4][0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    68.859    u/answer_reg[4][0]_i_627_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.948 r  u/answer_reg[4][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.948    u/answer_reg[4][0]_i_488_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.037 r  u/answer_reg[4][0]_i_353/CO[3]
                         net (fo=1, routed)           0.000    69.037    u/answer_reg[4][0]_i_353_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.157 r  u/answer_reg[4][0]_i_240/CO[1]
                         net (fo=37, routed)          1.731    70.888    u/p_2_in[10]
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.249    71.137 r  u/answer[0][3]_i_391/O
                         net (fo=1, routed)           0.000    71.137    u/answer[0][3]_i_391_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.549 r  u/answer_reg[0][3]_i_336/CO[3]
                         net (fo=1, routed)           0.000    71.549    u/answer_reg[0][3]_i_336_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.638 r  u/answer_reg[0][3]_i_290/CO[3]
                         net (fo=1, routed)           0.000    71.638    u/answer_reg[0][3]_i_290_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.727 r  u/answer_reg[0][3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    71.727    u/answer_reg[0][3]_i_285_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.816 r  u/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    71.816    u/answer_reg[4][0]_i_891_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.905 r  u/answer_reg[4][0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    71.905    u/answer_reg[4][0]_i_764_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.994 r  u/answer_reg[4][0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    71.994    u/answer_reg[4][0]_i_632_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.083 r  u/answer_reg[4][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    72.083    u/answer_reg[4][0]_i_493_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.172 r  u/answer_reg[4][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    72.172    u/answer_reg[4][0]_i_356_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    72.292 r  u/answer_reg[4][0]_i_242/CO[1]
                         net (fo=37, routed)          1.565    73.858    u/p_2_in[9]
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.249    74.107 r  u/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    74.107    u/answer[0][3]_i_387_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    74.519 r  u/answer_reg[0][3]_i_331/CO[3]
                         net (fo=1, routed)           0.000    74.519    u/answer_reg[0][3]_i_331_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.608 r  u/answer_reg[0][3]_i_280/CO[3]
                         net (fo=1, routed)           0.007    74.615    u/answer_reg[0][3]_i_280_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.704 r  u/answer_reg[0][3]_i_238/CO[3]
                         net (fo=1, routed)           0.000    74.704    u/answer_reg[0][3]_i_238_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.793 r  u/answer_reg[0][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    74.793    u/answer_reg[0][3]_i_233_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.882 r  u/answer_reg[4][0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    74.882    u/answer_reg[4][0]_i_769_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.971 r  u/answer_reg[4][0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    74.971    u/answer_reg[4][0]_i_637_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.060 r  u/answer_reg[4][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    75.060    u/answer_reg[4][0]_i_498_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.149 r  u/answer_reg[4][0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    75.149    u/answer_reg[4][0]_i_363_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    75.269 r  u/answer_reg[4][0]_i_245/CO[1]
                         net (fo=37, routed)          1.473    76.742    u/p_2_in[8]
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.249    76.991 r  u/answer[0][3]_i_381/O
                         net (fo=1, routed)           0.000    76.991    u/answer[0][3]_i_381_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    77.290 r  u/answer_reg[0][3]_i_326/CO[3]
                         net (fo=1, routed)           0.000    77.290    u/answer_reg[0][3]_i_326_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.379 r  u/answer_reg[0][3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    77.379    u/answer_reg[0][3]_i_275_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.468 r  u/answer_reg[0][3]_i_228/CO[3]
                         net (fo=1, routed)           0.000    77.468    u/answer_reg[0][3]_i_228_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.557 r  u/answer_reg[0][3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    77.557    u/answer_reg[0][3]_i_188_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.646 r  u/answer_reg[0][3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    77.646    u/answer_reg[0][3]_i_183_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.735 r  u/answer_reg[0][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.735    u/answer_reg[0][3]_i_157_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.824 r  u/answer_reg[4][0]_i_593/CO[3]
                         net (fo=1, routed)           0.000    77.824    u/answer_reg[4][0]_i_593_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.913 r  u/answer_reg[4][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    77.913    u/answer_reg[4][0]_i_456_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    78.033 r  u/answer_reg[4][0]_i_330/CO[1]
                         net (fo=37, routed)          1.735    79.768    u/p_2_in[7]
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.249    80.017 r  u/answer[0][3]_i_379/O
                         net (fo=1, routed)           0.000    80.017    u/answer[0][3]_i_379_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    80.429 r  u/answer_reg[0][3]_i_321/CO[3]
                         net (fo=1, routed)           0.007    80.436    u/answer_reg[0][3]_i_321_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.525 r  u/answer_reg[0][3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    80.525    u/answer_reg[0][3]_i_270_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.614 r  u/answer_reg[0][3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    80.614    u/answer_reg[0][3]_i_223_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.703 r  u/answer_reg[0][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    80.703    u/answer_reg[0][3]_i_178_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.792 r  u/answer_reg[0][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    80.792    u/answer_reg[0][3]_i_142_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.881 r  u/answer_reg[0][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.881    u/answer_reg[0][3]_i_137_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.970 r  u/answer_reg[0][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    80.970    u/answer_reg[0][3]_i_116_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.059 r  u/answer_reg[4][0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    81.059    u/answer_reg[4][0]_i_455_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    81.179 r  u/answer_reg[4][0]_i_328/CO[1]
                         net (fo=37, routed)          1.641    82.820    u/p_2_in[6]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.249    83.069 r  u/answer[0][3]_i_373/O
                         net (fo=1, routed)           0.000    83.069    u/answer[0][3]_i_373_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    83.368 r  u/answer_reg[0][3]_i_316/CO[3]
                         net (fo=1, routed)           0.007    83.375    u/answer_reg[0][3]_i_316_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.464 r  u/answer_reg[0][3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    83.464    u/answer_reg[0][3]_i_265_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.553 r  u/answer_reg[0][3]_i_218/CO[3]
                         net (fo=1, routed)           0.000    83.553    u/answer_reg[0][3]_i_218_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.642 r  u/answer_reg[0][3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    83.642    u/answer_reg[0][3]_i_173_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.731 r  u/answer_reg[0][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.731    u/answer_reg[0][3]_i_132_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.820 r  u/answer_reg[0][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    83.820    u/answer_reg[0][3]_i_101_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.909 r  u/answer_reg[0][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    83.909    u/answer_reg[0][3]_i_96_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.998 r  u/answer_reg[0][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.998    u/answer_reg[0][3]_i_82_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    84.118 r  u/answer_reg[4][0]_i_332/CO[1]
                         net (fo=37, routed)          1.437    85.556    u/p_2_in[5]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    85.805 r  u/answer[0][3]_i_370/O
                         net (fo=1, routed)           0.000    85.805    u/answer[0][3]_i_370_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    86.106 r  u/answer_reg[0][3]_i_311/CO[3]
                         net (fo=1, routed)           0.007    86.113    u/answer_reg[0][3]_i_311_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.202 r  u/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    86.202    u/answer_reg[0][3]_i_260_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.291 r  u/answer_reg[0][3]_i_213/CO[3]
                         net (fo=1, routed)           0.000    86.291    u/answer_reg[0][3]_i_213_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.380 r  u/answer_reg[0][3]_i_168/CO[3]
                         net (fo=1, routed)           0.000    86.380    u/answer_reg[0][3]_i_168_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.469 r  u/answer_reg[0][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.469    u/answer_reg[0][3]_i_127_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.558 r  u/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.558    u/answer_reg[0][3]_i_91_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.647 r  u/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.647    u/answer_reg[0][3]_i_67_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.736 r  u/answer_reg[0][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.736    u/answer_reg[0][3]_i_64_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    86.856 r  u/answer_reg[0][3]_i_56/CO[1]
                         net (fo=37, routed)          1.496    88.352    u/p_2_in[4]
    SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.249    88.601 r  u/answer[0][3]_i_367/O
                         net (fo=1, routed)           0.000    88.601    u/answer[0][3]_i_367_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    89.013 r  u/answer_reg[0][3]_i_306/CO[3]
                         net (fo=1, routed)           0.000    89.013    u/answer_reg[0][3]_i_306_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.102 r  u/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    89.102    u/answer_reg[0][3]_i_255_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.191 r  u/answer_reg[0][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    89.191    u/answer_reg[0][3]_i_208_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.280 r  u/answer_reg[0][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    89.280    u/answer_reg[0][3]_i_163_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.369 r  u/answer_reg[0][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    89.369    u/answer_reg[0][3]_i_122_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.458 r  u/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    89.458    u/answer_reg[0][3]_i_86_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.547 r  u/answer_reg[0][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.547    u/answer_reg[0][3]_i_59_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.636 r  u/answer_reg[0][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    89.636    u/answer_reg[0][3]_i_44_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    89.756 r  u/answer_reg[0][3]_i_43/CO[1]
                         net (fo=37, routed)          1.753    91.509    u/p_2_in[3]
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.249    91.758 r  u/answer[0][3]_i_363/O
                         net (fo=1, routed)           0.000    91.758    u/answer[0][3]_i_363_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    92.160 r  u/answer_reg[0][3]_i_305/CO[3]
                         net (fo=1, routed)           0.007    92.167    u/answer_reg[0][3]_i_305_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.259 r  u/answer_reg[0][3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    92.259    u/answer_reg[0][3]_i_254_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.351 r  u/answer_reg[0][3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    92.351    u/answer_reg[0][3]_i_207_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.443 r  u/answer_reg[0][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.443    u/answer_reg[0][3]_i_162_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.535 r  u/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.535    u/answer_reg[0][3]_i_121_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.627 r  u/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.627    u/answer_reg[0][3]_i_85_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.719 r  u/answer_reg[0][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.719    u/answer_reg[0][3]_i_58_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.811 r  u/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.811    u/answer_reg[0][3]_i_42_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    92.930 r  u/answer_reg[0][3]_i_25/CO[1]
                         net (fo=37, routed)          1.648    94.578    u/p_2_in[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.251    94.829 r  u/answer[0][3]_i_404/O
                         net (fo=1, routed)           0.000    94.829    u/answer[0][3]_i_404_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    95.241 r  u/answer_reg[0][3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    95.241    u/answer_reg[0][3]_i_351_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.330 r  u/answer_reg[0][3]_i_295/CO[3]
                         net (fo=1, routed)           0.000    95.330    u/answer_reg[0][3]_i_295_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.419 r  u/answer_reg[0][3]_i_243/CO[3]
                         net (fo=1, routed)           0.000    95.419    u/answer_reg[0][3]_i_243_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.508 r  u/answer_reg[0][3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    95.508    u/answer_reg[0][3]_i_193_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.597 r  u/answer_reg[0][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    95.597    u/answer_reg[0][3]_i_147_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.686 r  u/answer_reg[0][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    95.686    u/answer_reg[0][3]_i_106_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.775 r  u/answer_reg[0][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    95.775    u/answer_reg[0][3]_i_72_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.864 r  u/answer_reg[0][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.864    u/answer_reg[0][3]_i_47_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    95.984 r  u/answer_reg[0][3]_i_27/CO[1]
                         net (fo=37, routed)          1.943    97.927    u/p_2_in[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.249    98.176 r  u/answer[0][3]_i_358/O
                         net (fo=1, routed)           0.000    98.176    u/answer[0][3]_i_358_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    98.588 r  u/answer_reg[0][3]_i_300/CO[3]
                         net (fo=1, routed)           0.000    98.588    u/answer_reg[0][3]_i_300_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.677 r  u/answer_reg[0][3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    98.677    u/answer_reg[0][3]_i_248_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.766 r  u/answer_reg[0][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    98.766    u/answer_reg[0][3]_i_198_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.855 r  u/answer_reg[0][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    98.855    u/answer_reg[0][3]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.944 r  u/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    98.944    u/answer_reg[0][3]_i_111_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.033 r  u/answer_reg[0][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    99.033    u/answer_reg[0][3]_i_77_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.122 r  u/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.122    u/answer_reg[0][3]_i_50_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.211 r  u/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.211    u/answer_reg[0][3]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    99.398 f  u/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          0.545    99.943    u/p_2_in[0]
    SLICE_X52Y35         LUT1 (Prop_lut1_I0_O)        0.279   100.222 r  u/answer[0][3]_i_37/O
                         net (fo=1, routed)           0.218   100.440    u/answer[0][3]_i_37_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444   100.884 r  u/answer_reg[0][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.884    u/answer_reg[0][3]_i_24_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.976 r  u/answer_reg[4][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   100.976    u/answer_reg[4][0]_i_244_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.068 r  u/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000   101.068    u/answer_reg[4][0]_i_235_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.160 r  u/answer_reg[4][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000   101.160    u/answer_reg[4][0]_i_167_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.252 r  u/answer_reg[4][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   101.252    u/answer_reg[4][0]_i_114_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.344 r  u/answer_reg[4][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   101.344    u/answer_reg[4][0]_i_57_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.436 r  u/answer_reg[4][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.436    u/answer_reg[4][0]_i_26_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   101.616 r  u/answer_reg[4][0]_i_11/O[2]
                         net (fo=1, routed)           0.597   102.213    u/answer_reg[4][0]_i_11_n_5
    SLICE_X51Y39         LUT6 (Prop_lut6_I3_O)        0.217   102.430 f  u/answer[4][0]_i_5/O
                         net (fo=84, routed)          2.827   105.257    u/answer[3][3]_i_84_n_0
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.097   105.354 r  u/answer[3][3]_i_10/O
                         net (fo=63, routed)          1.633   106.987    u/answer[3][3]_i_10_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I2_O)        0.097   107.084 f  u/answer[3][3]_i_114/O
                         net (fo=103, routed)         3.424   110.508    u/answer[3][3]_i_114_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.101   110.609 r  u/answer[1][3]_i_108/O
                         net (fo=2, routed)           0.509   111.118    u/answer[1][3]_i_108_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.437   111.555 r  u/answer_reg[1][3]_i_414/CO[3]
                         net (fo=1, routed)           0.000   111.555    u/answer_reg[1][3]_i_414_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.644 r  u/answer_reg[1][3]_i_278/CO[3]
                         net (fo=1, routed)           0.000   111.644    u/answer_reg[1][3]_i_278_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   111.874 r  u/answer_reg[1][3]_i_208/O[1]
                         net (fo=2, routed)           0.754   112.628    u/answer_reg[1][3]_i_208_n_6
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.229   112.857 r  u/answer[1][3]_i_117/O
                         net (fo=2, routed)           0.622   113.478    u/answer[1][3]_i_117_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.239   113.717 r  u/answer[1][3]_i_121/O
                         net (fo=1, routed)           0.000   113.717    u/answer[1][3]_i_121_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   114.129 r  u/answer_reg[1][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000   114.129    u/answer_reg[1][3]_i_51_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   114.288 r  u/answer_reg[1][3]_i_48/O[0]
                         net (fo=2, routed)           0.687   114.976    u/answer_reg[1][3]_i_48_n_7
    SLICE_X41Y47         LUT3 (Prop_lut3_I0_O)        0.224   115.200 r  u/answer[1][3]_i_24/O
                         net (fo=2, routed)           0.810   116.010    u/answer[1][3]_i_24_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.239   116.249 r  u/answer[1][3]_i_28/O
                         net (fo=1, routed)           0.000   116.249    u/answer[1][3]_i_28_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   116.661 r  u/answer_reg[1][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000   116.661    u/answer_reg[1][3]_i_12_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   116.820 r  u/answer_reg[1][3]_i_456/O[0]
                         net (fo=3, routed)           0.713   117.533    u/answer_reg[1][3]_i_456_n_7
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.224   117.757 r  u/answer[1][3]_i_596/O
                         net (fo=1, routed)           0.000   117.757    u/answer[1][3]_i_596_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299   118.056 r  u/answer_reg[1][3]_i_513/CO[3]
                         net (fo=1, routed)           0.000   118.056    u/answer_reg[1][3]_i_513_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   118.286 r  u/answer_reg[1][3]_i_437/O[1]
                         net (fo=3, routed)           0.727   119.012    u/answer_reg[1][3]_i_437_n_6
    SLICE_X45Y47         LUT4 (Prop_lut4_I2_O)        0.225   119.237 r  u/answer[1][3]_i_511/O
                         net (fo=1, routed)           0.000   119.237    u/answer[1][3]_i_511_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   119.649 r  u/answer_reg[1][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000   119.649    u/answer_reg[1][3]_i_428_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   119.738 r  u/answer_reg[1][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000   119.738    u/answer_reg[1][3]_i_348_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   119.827 r  u/answer_reg[1][3]_i_210/CO[3]
                         net (fo=1, routed)           0.001   119.828    u/answer_reg[1][3]_i_210_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   119.917 r  u/answer_reg[1][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000   119.917    u/answer_reg[1][3]_i_139_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   120.006 r  u/answer_reg[1][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000   120.006    u/answer_reg[1][3]_i_54_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   120.095 r  u/answer_reg[1][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000   120.095    u/answer_reg[1][3]_i_31_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120   120.215 r  u/answer_reg[1][3]_i_15/CO[1]
                         net (fo=9, routed)           0.883   121.098    u/answer_reg[1][3]_i_15_n_2
    SLICE_X44Y44         LUT3 (Prop_lut3_I0_O)        0.253   121.351 r  u/answer[1][3]_i_13/O
                         net (fo=2, routed)           0.315   121.666    u/answer[1][3]_i_13_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.239   121.905 r  u/answer[1][3]_i_4/O
                         net (fo=3, routed)           0.522   122.427    u/answer[1][3]_i_4_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.097   122.524 r  u/answer[1][3]_i_8/O
                         net (fo=1, routed)           0.000   122.524    u/answer[1][3]_i_8_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477   123.001 r  u/answer_reg[1][3]_i_2/O[3]
                         net (fo=1, routed)           0.591   123.592    u/answer_reg[1][3]_i_2_n_4
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.234   123.826 r  u/answer[1][3]_i_1/O
                         net (fo=1, routed)           0.000   123.826    u/answer[1][3]_i_1_n_0
    SLICE_X47Y48         FDRE                                         r  u/answer_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.463ns  (logic 51.701ns (41.876%)  route 71.762ns (58.124%))
  Logic Levels:           344  (CARRY4=294 FDRE=1 LUT1=2 LUT2=2 LUT3=15 LUT4=3 LUT5=13 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=38, routed)          1.260     1.601    u/op2_reg_n_0_[0]
    SLICE_X54Y26         LUT1 (Prop_lut1_I0_O)        0.097     1.698 r  u/p_0_out_i_50/O
                         net (fo=2, routed)           0.333     2.031    u/p_0_out_i_50_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.475 r  u/p_0_out_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.475    u/p_0_out_i_34_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.567 r  u/p_0_out_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.567    u/p_0_out_i_33_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.659 r  u/p_0_out_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.659    u/p_0_out_i_32_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.839 r  u/p_0_out_i_31/O[2]
                         net (fo=569, routed)         1.021     3.860    u/p_0_out_i_31_n_5
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.217     4.077 r  u/answer[4][0]_i_8/O
                         net (fo=17, routed)          1.138     5.215    u/answer[4][0]_i_8_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I1_O)        0.097     5.312 r  u/answer[4][0]_i_975/O
                         net (fo=33, routed)          2.537     7.849    u/answer[4][0]_i_849_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     8.134 r  u/answer_reg[4][0]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.134    u/answer_reg[4][0]_i_717_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  u/answer_reg[4][0]_i_578/CO[3]
                         net (fo=1, routed)           0.000     8.223    u/answer_reg[4][0]_i_578_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.312 r  u/answer_reg[4][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000     8.312    u/answer_reg[4][0]_i_441_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.401 r  u/answer_reg[4][0]_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.401    u/answer_reg[4][0]_i_310_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.490 r  u/answer_reg[4][0]_i_208/CO[3]
                         net (fo=1, routed)           0.000     8.490    u/answer_reg[4][0]_i_208_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.579 r  u/answer_reg[4][0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.579    u/answer_reg[4][0]_i_125_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.668 r  u/answer_reg[4][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.668    u/answer_reg[4][0]_i_64_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.757 r  u/answer_reg[4][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.757    u/answer_reg[4][0]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     8.944 r  u/answer_reg[4][0]_i_12/CO[0]
                         net (fo=37, routed)          1.774    10.718    u/p_2_in[31]
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.279    10.997 r  u/answer[4][0]_i_303/O
                         net (fo=1, routed)           0.000    10.997    u/answer[4][0]_i_303_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.409 r  u/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.409    u/answer_reg[4][0]_i_198_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.498 r  u/answer_reg[4][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.498    u/answer_reg[4][0]_i_119_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.618 r  u/answer_reg[4][0]_i_62/CO[1]
                         net (fo=37, routed)          1.153    12.771    u/p_2_in[30]
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.249    13.020 r  u/answer[4][0]_i_437/O
                         net (fo=1, routed)           0.000    13.020    u/answer[4][0]_i_437_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.319 r  u/answer_reg[4][0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    13.319    u/answer_reg[4][0]_i_305_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.408 r  u/answer_reg[4][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.408    u/answer_reg[4][0]_i_203_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.497 r  u/answer_reg[4][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.497    u/answer_reg[4][0]_i_122_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.617 r  u/answer_reg[4][0]_i_63/CO[1]
                         net (fo=37, routed)          1.680    15.297    u/p_2_in[29]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.249    15.546 r  u/answer[4][0]_i_1057/O
                         net (fo=1, routed)           0.000    15.546    u/answer[4][0]_i_1057_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.925 r  u/answer_reg[4][0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.925    u/answer_reg[4][0]_i_940_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.017 r  u/answer_reg[4][0]_i_814/CO[3]
                         net (fo=1, routed)           0.000    16.017    u/answer_reg[4][0]_i_814_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.109 r  u/answer_reg[4][0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    16.109    u/answer_reg[4][0]_i_682_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.201 r  u/answer_reg[4][0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    16.201    u/answer_reg[4][0]_i_543_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.293 r  u/answer_reg[4][0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    16.293    u/answer_reg[4][0]_i_406_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.385 r  u/answer_reg[4][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    16.385    u/answer_reg[4][0]_i_275_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.477 r  u/answer_reg[4][0]_i_172/CO[3]
                         net (fo=1, routed)           0.000    16.477    u/answer_reg[4][0]_i_172_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    16.596 r  u/answer_reg[4][0]_i_94/CO[1]
                         net (fo=37, routed)          2.007    18.603    u/p_2_in[28]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.251    18.854 r  u/answer[4][0]_i_1165/O
                         net (fo=1, routed)           0.000    18.854    u/answer[4][0]_i_1165_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.256 r  u/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.256    u/answer_reg[4][0]_i_1059_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.348 r  u/answer_reg[4][0]_i_946/CO[3]
                         net (fo=1, routed)           0.000    19.348    u/answer_reg[4][0]_i_946_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.440 r  u/answer_reg[4][0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    19.440    u/answer_reg[4][0]_i_820_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.532 r  u/answer_reg[4][0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    19.532    u/answer_reg[4][0]_i_688_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.624 r  u/answer_reg[4][0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    19.624    u/answer_reg[4][0]_i_549_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.716 r  u/answer_reg[4][0]_i_412/CO[3]
                         net (fo=1, routed)           0.000    19.716    u/answer_reg[4][0]_i_412_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.808 r  u/answer_reg[4][0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    19.808    u/answer_reg[4][0]_i_281_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.900 r  u/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    19.900    u/answer_reg[4][0]_i_176_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    20.019 r  u/answer_reg[4][0]_i_99/CO[1]
                         net (fo=37, routed)          1.260    21.279    u/p_2_in[27]
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.251    21.530 r  u/answer[4][0]_i_1062/O
                         net (fo=1, routed)           0.000    21.530    u/answer[4][0]_i_1062_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.942 r  u/answer_reg[4][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.942    u/answer_reg[4][0]_i_945_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.031 r  u/answer_reg[4][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    22.031    u/answer_reg[4][0]_i_819_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.120 r  u/answer_reg[4][0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.120    u/answer_reg[4][0]_i_687_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.209 r  u/answer_reg[4][0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    22.209    u/answer_reg[4][0]_i_548_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.298 r  u/answer_reg[4][0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    22.298    u/answer_reg[4][0]_i_411_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.387 r  u/answer_reg[4][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    22.387    u/answer_reg[4][0]_i_280_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.476 r  u/answer_reg[4][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.476    u/answer_reg[4][0]_i_175_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    22.596 r  u/answer_reg[4][0]_i_97/CO[1]
                         net (fo=37, routed)          1.679    24.276    u/p_2_in[26]
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.249    24.525 r  u/answer[4][0]_i_1076/O
                         net (fo=1, routed)           0.000    24.525    u/answer[4][0]_i_1076_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.937 r  u/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    24.937    u/answer_reg[4][0]_i_956_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.026 r  u/answer_reg[4][0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.026    u/answer_reg[4][0]_i_830_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.115 r  u/answer_reg[4][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.115    u/answer_reg[4][0]_i_698_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.204 r  u/answer_reg[4][0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    25.204    u/answer_reg[4][0]_i_559_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.293 r  u/answer_reg[4][0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    25.293    u/answer_reg[4][0]_i_422_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.382 r  u/answer_reg[4][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    25.382    u/answer_reg[4][0]_i_291_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.471 r  u/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    25.471    u/answer_reg[4][0]_i_182_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.591 r  u/answer_reg[4][0]_i_103/CO[1]
                         net (fo=37, routed)          1.704    27.295    u/p_2_in[25]
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.249    27.544 r  u/answer[4][0]_i_1168/O
                         net (fo=1, routed)           0.000    27.544    u/answer[4][0]_i_1168_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    27.956 r  u/answer_reg[4][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    27.956    u/answer_reg[4][0]_i_1068_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.045 r  u/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    28.045    u/answer_reg[4][0]_i_955_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.134 r  u/answer_reg[4][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    28.134    u/answer_reg[4][0]_i_829_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.223 r  u/answer_reg[4][0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    28.223    u/answer_reg[4][0]_i_697_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.312 r  u/answer_reg[4][0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    28.312    u/answer_reg[4][0]_i_558_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.401 r  u/answer_reg[4][0]_i_421/CO[3]
                         net (fo=1, routed)           0.000    28.401    u/answer_reg[4][0]_i_421_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.490 r  u/answer_reg[4][0]_i_290/CO[3]
                         net (fo=1, routed)           0.000    28.490    u/answer_reg[4][0]_i_290_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.579 r  u/answer_reg[4][0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    28.579    u/answer_reg[4][0]_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.699 r  u/answer_reg[4][0]_i_101/CO[1]
                         net (fo=37, routed)          1.607    30.305    u/p_2_in[24]
    SLICE_X46Y34         LUT6 (Prop_lut6_I4_O)        0.249    30.554 r  u/answer[4][0]_i_1206/O
                         net (fo=1, routed)           0.000    30.554    u/answer[4][0]_i_1206_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.956 r  u/answer_reg[4][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    30.956    u/answer_reg[4][0]_i_1118_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.048 r  u/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    31.048    u/answer_reg[4][0]_i_1014_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.140 r  u/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    31.140    u/answer_reg[4][0]_i_901_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.232 r  u/answer_reg[4][0]_i_775/CO[3]
                         net (fo=1, routed)           0.000    31.232    u/answer_reg[4][0]_i_775_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.324 r  u/answer_reg[4][0]_i_643/CO[3]
                         net (fo=1, routed)           0.000    31.324    u/answer_reg[4][0]_i_643_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.416 r  u/answer_reg[4][0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    31.416    u/answer_reg[4][0]_i_504_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.508 r  u/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    31.508    u/answer_reg[4][0]_i_367_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.600 r  u/answer_reg[4][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000    31.600    u/answer_reg[4][0]_i_248_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.719 r  u/answer_reg[4][0]_i_157/CO[1]
                         net (fo=37, routed)          1.402    33.121    u/p_2_in[23]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.251    33.372 r  u/answer[4][0]_i_1119/O
                         net (fo=1, routed)           0.000    33.372    u/answer[4][0]_i_1119_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.656 r  u/answer_reg[4][0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    u/answer_reg[4][0]_i_1013_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.748 r  u/answer_reg[4][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    33.748    u/answer_reg[4][0]_i_900_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.840 r  u/answer_reg[4][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    33.840    u/answer_reg[4][0]_i_774_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.932 r  u/answer_reg[4][0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    33.932    u/answer_reg[4][0]_i_642_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.024 r  u/answer_reg[4][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.024    u/answer_reg[4][0]_i_503_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.116 r  u/answer_reg[4][0]_i_366/CO[3]
                         net (fo=1, routed)           0.000    34.116    u/answer_reg[4][0]_i_366_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.208 r  u/answer_reg[4][0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    34.208    u/answer_reg[4][0]_i_247_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    34.327 r  u/answer_reg[4][0]_i_155/CO[1]
                         net (fo=37, routed)          1.411    35.738    u/p_2_in[22]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.251    35.989 r  u/answer[4][0]_i_1212/O
                         net (fo=1, routed)           0.000    35.989    u/answer[4][0]_i_1212_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    36.401 r  u/answer_reg[4][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    36.401    u/answer_reg[4][0]_i_1128_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.490 r  u/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    36.490    u/answer_reg[4][0]_i_1024_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.579 r  u/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.579    u/answer_reg[4][0]_i_911_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.668 r  u/answer_reg[4][0]_i_785/CO[3]
                         net (fo=1, routed)           0.000    36.668    u/answer_reg[4][0]_i_785_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.757 r  u/answer_reg[4][0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    36.757    u/answer_reg[4][0]_i_653_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.846 r  u/answer_reg[4][0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    36.846    u/answer_reg[4][0]_i_514_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.935 r  u/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.935    u/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.024 r  u/answer_reg[4][0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    37.024    u/answer_reg[4][0]_i_254_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    37.144 r  u/answer_reg[4][0]_i_161/CO[1]
                         net (fo=37, routed)          1.577    38.721    u/p_2_in[21]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.249    38.970 r  u/answer[4][0]_i_1209/O
                         net (fo=1, routed)           0.000    38.970    u/answer[4][0]_i_1209_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    39.382 r  u/answer_reg[4][0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    39.382    u/answer_reg[4][0]_i_1127_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.471 r  u/answer_reg[4][0]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    39.471    u/answer_reg[4][0]_i_1023_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.560 r  u/answer_reg[4][0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    39.560    u/answer_reg[4][0]_i_910_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.649 r  u/answer_reg[4][0]_i_784/CO[3]
                         net (fo=1, routed)           0.000    39.649    u/answer_reg[4][0]_i_784_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.738 r  u/answer_reg[4][0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    39.738    u/answer_reg[4][0]_i_652_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.827 r  u/answer_reg[4][0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    39.827    u/answer_reg[4][0]_i_513_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.916 r  u/answer_reg[4][0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    39.916    u/answer_reg[4][0]_i_376_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.005 r  u/answer_reg[4][0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.005    u/answer_reg[4][0]_i_253_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    40.125 r  u/answer_reg[4][0]_i_159/CO[1]
                         net (fo=37, routed)          1.656    41.780    u/p_2_in[20]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.249    42.029 r  u/answer[4][0]_i_1218/O
                         net (fo=1, routed)           0.000    42.029    u/answer[4][0]_i_1218_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    42.431 r  u/answer_reg[4][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    42.431    u/answer_reg[4][0]_i_1138_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.523 r  u/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    42.523    u/answer_reg[4][0]_i_1034_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.615 r  u/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    42.615    u/answer_reg[4][0]_i_921_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.707 r  u/answer_reg[4][0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    42.707    u/answer_reg[4][0]_i_795_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.799 r  u/answer_reg[4][0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.799    u/answer_reg[4][0]_i_663_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.891 r  u/answer_reg[4][0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    42.891    u/answer_reg[4][0]_i_524_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.983 r  u/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.983    u/answer_reg[4][0]_i_387_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.075 r  u/answer_reg[4][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    43.075    u/answer_reg[4][0]_i_260_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    43.194 r  u/answer_reg[4][0]_i_165/CO[1]
                         net (fo=37, routed)          1.720    44.914    u/p_2_in[19]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.251    45.165 r  u/answer[4][0]_i_390/O
                         net (fo=1, routed)           0.000    45.165    u/answer[4][0]_i_390_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.577 r  u/answer_reg[4][0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.577    u/answer_reg[4][0]_i_259_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.697 r  u/answer_reg[4][0]_i_163/CO[1]
                         net (fo=37, routed)          1.602    47.299    u/p_2_in[18]
    SLICE_X35Y37         LUT6 (Prop_lut6_I4_O)        0.249    47.548 r  u/answer[4][0]_i_1224/O
                         net (fo=1, routed)           0.000    47.548    u/answer[4][0]_i_1224_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.960 r  u/answer_reg[4][0]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    47.960    u/answer_reg[4][0]_i_1148_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.049 r  u/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    48.049    u/answer_reg[4][0]_i_1044_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.138 r  u/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    48.138    u/answer_reg[4][0]_i_931_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.227 r  u/answer_reg[4][0]_i_805/CO[3]
                         net (fo=1, routed)           0.000    48.227    u/answer_reg[4][0]_i_805_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.316 r  u/answer_reg[4][0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    48.316    u/answer_reg[4][0]_i_673_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.405 r  u/answer_reg[4][0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    48.405    u/answer_reg[4][0]_i_534_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.494 r  u/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    48.494    u/answer_reg[4][0]_i_397_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.583 r  u/answer_reg[4][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    48.583    u/answer_reg[4][0]_i_270_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.703 r  u/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.606    50.309    u/p_2_in[17]
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.249    50.558 r  u/answer[4][0]_i_1221/O
                         net (fo=1, routed)           0.000    50.558    u/answer[4][0]_i_1221_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.970 r  u/answer_reg[4][0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    50.970    u/answer_reg[4][0]_i_1147_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.059 r  u/answer_reg[4][0]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    51.059    u/answer_reg[4][0]_i_1043_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.148 r  u/answer_reg[4][0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    51.148    u/answer_reg[4][0]_i_930_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.237 r  u/answer_reg[4][0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    51.237    u/answer_reg[4][0]_i_804_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.326 r  u/answer_reg[4][0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    51.326    u/answer_reg[4][0]_i_672_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.415 r  u/answer_reg[4][0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    51.415    u/answer_reg[4][0]_i_533_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.504 r  u/answer_reg[4][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    51.504    u/answer_reg[4][0]_i_396_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.593 r  u/answer_reg[4][0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.593    u/answer_reg[4][0]_i_269_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.713 r  u/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.427    53.141    u/p_2_in[16]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.249    53.390 r  u/answer[4][0]_i_1236/O
                         net (fo=1, routed)           0.000    53.390    u/answer[4][0]_i_1236_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    53.802 r  u/answer_reg[4][0]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    53.802    u/answer_reg[4][0]_i_1178_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.891 r  u/answer_reg[4][0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    53.891    u/answer_reg[4][0]_i_1089_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.980 r  u/answer_reg[4][0]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.980    u/answer_reg[4][0]_i_980_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.069 r  u/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.069    u/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.158 r  u/answer_reg[4][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    54.158    u/answer_reg[4][0]_i_735_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.247 r  u/answer_reg[4][0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    54.247    u/answer_reg[4][0]_i_603_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.336 r  u/answer_reg[4][0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.336    u/answer_reg[4][0]_i_464_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.425 r  u/answer_reg[4][0]_i_335/CO[3]
                         net (fo=1, routed)           0.000    54.425    u/answer_reg[4][0]_i_335_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    54.545 r  u/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.480    56.025    u/p_2_in[15]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.249    56.274 r  u/answer[4][0]_i_1232/O
                         net (fo=1, routed)           0.000    56.274    u/answer[4][0]_i_1232_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    56.676 r  u/answer_reg[4][0]_i_1177/CO[3]
                         net (fo=1, routed)           0.000    56.676    u/answer_reg[4][0]_i_1177_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.768 r  u/answer_reg[4][0]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    56.768    u/answer_reg[4][0]_i_1088_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.860 r  u/answer_reg[4][0]_i_979/CO[3]
                         net (fo=1, routed)           0.000    56.860    u/answer_reg[4][0]_i_979_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.952 r  u/answer_reg[4][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.952    u/answer_reg[4][0]_i_861_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.044 r  u/answer_reg[4][0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    57.044    u/answer_reg[4][0]_i_734_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.136 r  u/answer_reg[4][0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    57.136    u/answer_reg[4][0]_i_602_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.228 r  u/answer_reg[4][0]_i_463/CO[3]
                         net (fo=1, routed)           0.000    57.228    u/answer_reg[4][0]_i_463_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.320 r  u/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    57.320    u/answer_reg[4][0]_i_334_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.439 r  u/answer_reg[4][0]_i_229/CO[1]
                         net (fo=37, routed)          1.741    59.180    u/p_2_in[14]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.251    59.431 r  u/answer[4][0]_i_1240/O
                         net (fo=1, routed)           0.000    59.431    u/answer[4][0]_i_1240_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.843 r  u/answer_reg[4][0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    59.843    u/answer_reg[4][0]_i_1187_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.932 r  u/answer_reg[4][0]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    59.932    u/answer_reg[4][0]_i_1098_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.021 r  u/answer_reg[4][0]_i_989/CO[3]
                         net (fo=1, routed)           0.000    60.021    u/answer_reg[4][0]_i_989_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.110 r  u/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    60.110    u/answer_reg[4][0]_i_871_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.199 r  u/answer_reg[4][0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    60.199    u/answer_reg[4][0]_i_744_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.288 r  u/answer_reg[4][0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    60.288    u/answer_reg[4][0]_i_612_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.377 r  u/answer_reg[4][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    60.377    u/answer_reg[4][0]_i_473_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.466 r  u/answer_reg[4][0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    60.466    u/answer_reg[4][0]_i_340_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    60.586 r  u/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.625    62.212    u/p_2_in[13]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.249    62.461 r  u/answer[4][0]_i_1244/O
                         net (fo=1, routed)           0.000    62.461    u/answer[4][0]_i_1244_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    62.873 r  u/answer_reg[4][0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    62.873    u/answer_reg[4][0]_i_1192_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.962 r  u/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    62.962    u/answer_reg[4][0]_i_1103_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.051 r  u/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    63.051    u/answer_reg[4][0]_i_994_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.140 r  u/answer_reg[4][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    63.140    u/answer_reg[4][0]_i_876_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.229 r  u/answer_reg[4][0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    63.229    u/answer_reg[4][0]_i_749_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.318 r  u/answer_reg[4][0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    63.318    u/answer_reg[4][0]_i_617_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.407 r  u/answer_reg[4][0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    63.407    u/answer_reg[4][0]_i_478_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.496 r  u/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    63.496    u/answer_reg[4][0]_i_347_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.616 r  u/answer_reg[4][0]_i_236/CO[1]
                         net (fo=37, routed)          1.159    64.775    u/p_2_in[12]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.249    65.024 r  u/answer[4][0]_i_1200/O
                         net (fo=1, routed)           0.000    65.024    u/answer[4][0]_i_1200_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    65.419 r  u/answer_reg[4][0]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    65.419    u/answer_reg[4][0]_i_1108_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.508 r  u/answer_reg[4][0]_i_999/CO[3]
                         net (fo=1, routed)           0.000    65.508    u/answer_reg[4][0]_i_999_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.597 r  u/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    65.597    u/answer_reg[4][0]_i_881_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.686 r  u/answer_reg[4][0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    65.686    u/answer_reg[4][0]_i_754_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.775 r  u/answer_reg[4][0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    65.775    u/answer_reg[4][0]_i_622_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.864 r  u/answer_reg[4][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    65.864    u/answer_reg[4][0]_i_483_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.953 r  u/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    65.953    u/answer_reg[4][0]_i_350_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    66.073 r  u/answer_reg[4][0]_i_238/CO[1]
                         net (fo=37, routed)          1.681    67.753    u/p_2_in[11]
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.249    68.002 r  u/answer[0][3]_i_400/O
                         net (fo=1, routed)           0.000    68.002    u/answer[0][3]_i_400_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    68.414 r  u/answer_reg[0][3]_i_346/CO[3]
                         net (fo=1, routed)           0.000    68.414    u/answer_reg[0][3]_i_346_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.503 r  u/answer_reg[0][3]_i_341/CO[3]
                         net (fo=1, routed)           0.000    68.503    u/answer_reg[0][3]_i_341_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.592 r  u/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    68.592    u/answer_reg[4][0]_i_1004_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.681 r  u/answer_reg[4][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    68.681    u/answer_reg[4][0]_i_886_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.770 r  u/answer_reg[4][0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    68.770    u/answer_reg[4][0]_i_759_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.859 r  u/answer_reg[4][0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    68.859    u/answer_reg[4][0]_i_627_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.948 r  u/answer_reg[4][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.948    u/answer_reg[4][0]_i_488_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.037 r  u/answer_reg[4][0]_i_353/CO[3]
                         net (fo=1, routed)           0.000    69.037    u/answer_reg[4][0]_i_353_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.157 r  u/answer_reg[4][0]_i_240/CO[1]
                         net (fo=37, routed)          1.731    70.888    u/p_2_in[10]
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.249    71.137 r  u/answer[0][3]_i_391/O
                         net (fo=1, routed)           0.000    71.137    u/answer[0][3]_i_391_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.549 r  u/answer_reg[0][3]_i_336/CO[3]
                         net (fo=1, routed)           0.000    71.549    u/answer_reg[0][3]_i_336_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.638 r  u/answer_reg[0][3]_i_290/CO[3]
                         net (fo=1, routed)           0.000    71.638    u/answer_reg[0][3]_i_290_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.727 r  u/answer_reg[0][3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    71.727    u/answer_reg[0][3]_i_285_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.816 r  u/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    71.816    u/answer_reg[4][0]_i_891_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.905 r  u/answer_reg[4][0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    71.905    u/answer_reg[4][0]_i_764_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.994 r  u/answer_reg[4][0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    71.994    u/answer_reg[4][0]_i_632_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.083 r  u/answer_reg[4][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    72.083    u/answer_reg[4][0]_i_493_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.172 r  u/answer_reg[4][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    72.172    u/answer_reg[4][0]_i_356_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    72.292 r  u/answer_reg[4][0]_i_242/CO[1]
                         net (fo=37, routed)          1.565    73.858    u/p_2_in[9]
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.249    74.107 r  u/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    74.107    u/answer[0][3]_i_387_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    74.519 r  u/answer_reg[0][3]_i_331/CO[3]
                         net (fo=1, routed)           0.000    74.519    u/answer_reg[0][3]_i_331_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.608 r  u/answer_reg[0][3]_i_280/CO[3]
                         net (fo=1, routed)           0.007    74.615    u/answer_reg[0][3]_i_280_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.704 r  u/answer_reg[0][3]_i_238/CO[3]
                         net (fo=1, routed)           0.000    74.704    u/answer_reg[0][3]_i_238_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.793 r  u/answer_reg[0][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    74.793    u/answer_reg[0][3]_i_233_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.882 r  u/answer_reg[4][0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    74.882    u/answer_reg[4][0]_i_769_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.971 r  u/answer_reg[4][0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    74.971    u/answer_reg[4][0]_i_637_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.060 r  u/answer_reg[4][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    75.060    u/answer_reg[4][0]_i_498_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.149 r  u/answer_reg[4][0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    75.149    u/answer_reg[4][0]_i_363_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    75.269 r  u/answer_reg[4][0]_i_245/CO[1]
                         net (fo=37, routed)          1.473    76.742    u/p_2_in[8]
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.249    76.991 r  u/answer[0][3]_i_381/O
                         net (fo=1, routed)           0.000    76.991    u/answer[0][3]_i_381_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    77.290 r  u/answer_reg[0][3]_i_326/CO[3]
                         net (fo=1, routed)           0.000    77.290    u/answer_reg[0][3]_i_326_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.379 r  u/answer_reg[0][3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    77.379    u/answer_reg[0][3]_i_275_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.468 r  u/answer_reg[0][3]_i_228/CO[3]
                         net (fo=1, routed)           0.000    77.468    u/answer_reg[0][3]_i_228_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.557 r  u/answer_reg[0][3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    77.557    u/answer_reg[0][3]_i_188_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.646 r  u/answer_reg[0][3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    77.646    u/answer_reg[0][3]_i_183_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.735 r  u/answer_reg[0][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.735    u/answer_reg[0][3]_i_157_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.824 r  u/answer_reg[4][0]_i_593/CO[3]
                         net (fo=1, routed)           0.000    77.824    u/answer_reg[4][0]_i_593_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.913 r  u/answer_reg[4][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    77.913    u/answer_reg[4][0]_i_456_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    78.033 r  u/answer_reg[4][0]_i_330/CO[1]
                         net (fo=37, routed)          1.735    79.768    u/p_2_in[7]
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.249    80.017 r  u/answer[0][3]_i_379/O
                         net (fo=1, routed)           0.000    80.017    u/answer[0][3]_i_379_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    80.429 r  u/answer_reg[0][3]_i_321/CO[3]
                         net (fo=1, routed)           0.007    80.436    u/answer_reg[0][3]_i_321_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.525 r  u/answer_reg[0][3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    80.525    u/answer_reg[0][3]_i_270_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.614 r  u/answer_reg[0][3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    80.614    u/answer_reg[0][3]_i_223_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.703 r  u/answer_reg[0][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    80.703    u/answer_reg[0][3]_i_178_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.792 r  u/answer_reg[0][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    80.792    u/answer_reg[0][3]_i_142_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.881 r  u/answer_reg[0][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.881    u/answer_reg[0][3]_i_137_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.970 r  u/answer_reg[0][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    80.970    u/answer_reg[0][3]_i_116_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.059 r  u/answer_reg[4][0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    81.059    u/answer_reg[4][0]_i_455_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    81.179 r  u/answer_reg[4][0]_i_328/CO[1]
                         net (fo=37, routed)          1.641    82.820    u/p_2_in[6]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.249    83.069 r  u/answer[0][3]_i_373/O
                         net (fo=1, routed)           0.000    83.069    u/answer[0][3]_i_373_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    83.368 r  u/answer_reg[0][3]_i_316/CO[3]
                         net (fo=1, routed)           0.007    83.375    u/answer_reg[0][3]_i_316_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.464 r  u/answer_reg[0][3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    83.464    u/answer_reg[0][3]_i_265_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.553 r  u/answer_reg[0][3]_i_218/CO[3]
                         net (fo=1, routed)           0.000    83.553    u/answer_reg[0][3]_i_218_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.642 r  u/answer_reg[0][3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    83.642    u/answer_reg[0][3]_i_173_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.731 r  u/answer_reg[0][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.731    u/answer_reg[0][3]_i_132_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.820 r  u/answer_reg[0][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    83.820    u/answer_reg[0][3]_i_101_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.909 r  u/answer_reg[0][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    83.909    u/answer_reg[0][3]_i_96_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.998 r  u/answer_reg[0][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.998    u/answer_reg[0][3]_i_82_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    84.118 r  u/answer_reg[4][0]_i_332/CO[1]
                         net (fo=37, routed)          1.437    85.556    u/p_2_in[5]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    85.805 r  u/answer[0][3]_i_370/O
                         net (fo=1, routed)           0.000    85.805    u/answer[0][3]_i_370_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    86.106 r  u/answer_reg[0][3]_i_311/CO[3]
                         net (fo=1, routed)           0.007    86.113    u/answer_reg[0][3]_i_311_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.202 r  u/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    86.202    u/answer_reg[0][3]_i_260_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.291 r  u/answer_reg[0][3]_i_213/CO[3]
                         net (fo=1, routed)           0.000    86.291    u/answer_reg[0][3]_i_213_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.380 r  u/answer_reg[0][3]_i_168/CO[3]
                         net (fo=1, routed)           0.000    86.380    u/answer_reg[0][3]_i_168_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.469 r  u/answer_reg[0][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.469    u/answer_reg[0][3]_i_127_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.558 r  u/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.558    u/answer_reg[0][3]_i_91_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.647 r  u/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.647    u/answer_reg[0][3]_i_67_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.736 r  u/answer_reg[0][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.736    u/answer_reg[0][3]_i_64_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    86.856 r  u/answer_reg[0][3]_i_56/CO[1]
                         net (fo=37, routed)          1.496    88.352    u/p_2_in[4]
    SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.249    88.601 r  u/answer[0][3]_i_367/O
                         net (fo=1, routed)           0.000    88.601    u/answer[0][3]_i_367_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    89.013 r  u/answer_reg[0][3]_i_306/CO[3]
                         net (fo=1, routed)           0.000    89.013    u/answer_reg[0][3]_i_306_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.102 r  u/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    89.102    u/answer_reg[0][3]_i_255_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.191 r  u/answer_reg[0][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    89.191    u/answer_reg[0][3]_i_208_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.280 r  u/answer_reg[0][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    89.280    u/answer_reg[0][3]_i_163_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.369 r  u/answer_reg[0][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    89.369    u/answer_reg[0][3]_i_122_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.458 r  u/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    89.458    u/answer_reg[0][3]_i_86_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.547 r  u/answer_reg[0][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.547    u/answer_reg[0][3]_i_59_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.636 r  u/answer_reg[0][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    89.636    u/answer_reg[0][3]_i_44_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    89.756 r  u/answer_reg[0][3]_i_43/CO[1]
                         net (fo=37, routed)          1.753    91.509    u/p_2_in[3]
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.249    91.758 r  u/answer[0][3]_i_363/O
                         net (fo=1, routed)           0.000    91.758    u/answer[0][3]_i_363_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    92.160 r  u/answer_reg[0][3]_i_305/CO[3]
                         net (fo=1, routed)           0.007    92.167    u/answer_reg[0][3]_i_305_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.259 r  u/answer_reg[0][3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    92.259    u/answer_reg[0][3]_i_254_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.351 r  u/answer_reg[0][3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    92.351    u/answer_reg[0][3]_i_207_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.443 r  u/answer_reg[0][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.443    u/answer_reg[0][3]_i_162_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.535 r  u/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.535    u/answer_reg[0][3]_i_121_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.627 r  u/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.627    u/answer_reg[0][3]_i_85_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.719 r  u/answer_reg[0][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.719    u/answer_reg[0][3]_i_58_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.811 r  u/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.811    u/answer_reg[0][3]_i_42_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    92.930 r  u/answer_reg[0][3]_i_25/CO[1]
                         net (fo=37, routed)          1.648    94.578    u/p_2_in[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.251    94.829 r  u/answer[0][3]_i_404/O
                         net (fo=1, routed)           0.000    94.829    u/answer[0][3]_i_404_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    95.241 r  u/answer_reg[0][3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    95.241    u/answer_reg[0][3]_i_351_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.330 r  u/answer_reg[0][3]_i_295/CO[3]
                         net (fo=1, routed)           0.000    95.330    u/answer_reg[0][3]_i_295_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.419 r  u/answer_reg[0][3]_i_243/CO[3]
                         net (fo=1, routed)           0.000    95.419    u/answer_reg[0][3]_i_243_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.508 r  u/answer_reg[0][3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    95.508    u/answer_reg[0][3]_i_193_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.597 r  u/answer_reg[0][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    95.597    u/answer_reg[0][3]_i_147_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.686 r  u/answer_reg[0][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    95.686    u/answer_reg[0][3]_i_106_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.775 r  u/answer_reg[0][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    95.775    u/answer_reg[0][3]_i_72_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.864 r  u/answer_reg[0][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.864    u/answer_reg[0][3]_i_47_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    95.984 r  u/answer_reg[0][3]_i_27/CO[1]
                         net (fo=37, routed)          1.943    97.927    u/p_2_in[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.249    98.176 r  u/answer[0][3]_i_358/O
                         net (fo=1, routed)           0.000    98.176    u/answer[0][3]_i_358_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    98.588 r  u/answer_reg[0][3]_i_300/CO[3]
                         net (fo=1, routed)           0.000    98.588    u/answer_reg[0][3]_i_300_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.677 r  u/answer_reg[0][3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    98.677    u/answer_reg[0][3]_i_248_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.766 r  u/answer_reg[0][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    98.766    u/answer_reg[0][3]_i_198_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.855 r  u/answer_reg[0][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    98.855    u/answer_reg[0][3]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.944 r  u/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    98.944    u/answer_reg[0][3]_i_111_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.033 r  u/answer_reg[0][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    99.033    u/answer_reg[0][3]_i_77_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.122 r  u/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.122    u/answer_reg[0][3]_i_50_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.211 r  u/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.211    u/answer_reg[0][3]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    99.398 f  u/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          0.545    99.943    u/p_2_in[0]
    SLICE_X52Y35         LUT1 (Prop_lut1_I0_O)        0.279   100.222 r  u/answer[0][3]_i_37/O
                         net (fo=1, routed)           0.218   100.440    u/answer[0][3]_i_37_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444   100.884 r  u/answer_reg[0][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.884    u/answer_reg[0][3]_i_24_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.976 r  u/answer_reg[4][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   100.976    u/answer_reg[4][0]_i_244_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.068 r  u/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000   101.068    u/answer_reg[4][0]_i_235_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.160 r  u/answer_reg[4][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000   101.160    u/answer_reg[4][0]_i_167_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.252 r  u/answer_reg[4][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   101.252    u/answer_reg[4][0]_i_114_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.344 r  u/answer_reg[4][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   101.344    u/answer_reg[4][0]_i_57_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.436 r  u/answer_reg[4][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.436    u/answer_reg[4][0]_i_26_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   101.616 r  u/answer_reg[4][0]_i_11/O[2]
                         net (fo=1, routed)           0.597   102.213    u/answer_reg[4][0]_i_11_n_5
    SLICE_X51Y39         LUT6 (Prop_lut6_I3_O)        0.217   102.430 f  u/answer[4][0]_i_5/O
                         net (fo=84, routed)          2.827   105.257    u/answer[3][3]_i_84_n_0
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.097   105.354 r  u/answer[3][3]_i_10/O
                         net (fo=63, routed)          1.633   106.987    u/answer[3][3]_i_10_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I2_O)        0.097   107.084 f  u/answer[3][3]_i_114/O
                         net (fo=103, routed)         3.424   110.508    u/answer[3][3]_i_114_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.101   110.609 r  u/answer[1][3]_i_108/O
                         net (fo=2, routed)           0.509   111.118    u/answer[1][3]_i_108_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.437   111.555 r  u/answer_reg[1][3]_i_414/CO[3]
                         net (fo=1, routed)           0.000   111.555    u/answer_reg[1][3]_i_414_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.644 r  u/answer_reg[1][3]_i_278/CO[3]
                         net (fo=1, routed)           0.000   111.644    u/answer_reg[1][3]_i_278_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   111.874 r  u/answer_reg[1][3]_i_208/O[1]
                         net (fo=2, routed)           0.754   112.628    u/answer_reg[1][3]_i_208_n_6
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.229   112.857 r  u/answer[1][3]_i_117/O
                         net (fo=2, routed)           0.622   113.478    u/answer[1][3]_i_117_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.239   113.717 r  u/answer[1][3]_i_121/O
                         net (fo=1, routed)           0.000   113.717    u/answer[1][3]_i_121_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   114.129 r  u/answer_reg[1][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000   114.129    u/answer_reg[1][3]_i_51_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   114.288 r  u/answer_reg[1][3]_i_48/O[0]
                         net (fo=2, routed)           0.687   114.976    u/answer_reg[1][3]_i_48_n_7
    SLICE_X41Y47         LUT3 (Prop_lut3_I0_O)        0.224   115.200 r  u/answer[1][3]_i_24/O
                         net (fo=2, routed)           0.810   116.010    u/answer[1][3]_i_24_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.239   116.249 r  u/answer[1][3]_i_28/O
                         net (fo=1, routed)           0.000   116.249    u/answer[1][3]_i_28_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   116.661 r  u/answer_reg[1][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000   116.661    u/answer_reg[1][3]_i_12_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   116.820 r  u/answer_reg[1][3]_i_456/O[0]
                         net (fo=3, routed)           0.713   117.533    u/answer_reg[1][3]_i_456_n_7
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.224   117.757 r  u/answer[1][3]_i_596/O
                         net (fo=1, routed)           0.000   117.757    u/answer[1][3]_i_596_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299   118.056 r  u/answer_reg[1][3]_i_513/CO[3]
                         net (fo=1, routed)           0.000   118.056    u/answer_reg[1][3]_i_513_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   118.286 r  u/answer_reg[1][3]_i_437/O[1]
                         net (fo=3, routed)           0.727   119.012    u/answer_reg[1][3]_i_437_n_6
    SLICE_X45Y47         LUT4 (Prop_lut4_I2_O)        0.225   119.237 r  u/answer[1][3]_i_511/O
                         net (fo=1, routed)           0.000   119.237    u/answer[1][3]_i_511_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   119.649 r  u/answer_reg[1][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000   119.649    u/answer_reg[1][3]_i_428_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   119.738 r  u/answer_reg[1][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000   119.738    u/answer_reg[1][3]_i_348_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   119.827 r  u/answer_reg[1][3]_i_210/CO[3]
                         net (fo=1, routed)           0.001   119.828    u/answer_reg[1][3]_i_210_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   119.917 r  u/answer_reg[1][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000   119.917    u/answer_reg[1][3]_i_139_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   120.006 r  u/answer_reg[1][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000   120.006    u/answer_reg[1][3]_i_54_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   120.095 r  u/answer_reg[1][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000   120.095    u/answer_reg[1][3]_i_31_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120   120.215 r  u/answer_reg[1][3]_i_15/CO[1]
                         net (fo=9, routed)           0.883   121.098    u/answer_reg[1][3]_i_15_n_2
    SLICE_X44Y44         LUT3 (Prop_lut3_I0_O)        0.253   121.351 r  u/answer[1][3]_i_13/O
                         net (fo=2, routed)           0.315   121.666    u/answer[1][3]_i_13_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.239   121.905 r  u/answer[1][3]_i_4/O
                         net (fo=3, routed)           0.522   122.427    u/answer[1][3]_i_4_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.097   122.524 r  u/answer[1][3]_i_8/O
                         net (fo=1, routed)           0.000   122.524    u/answer[1][3]_i_8_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432   122.956 r  u/answer_reg[1][3]_i_2/O[2]
                         net (fo=1, routed)           0.277   123.233    u/answer_reg[1][3]_i_2_n_5
    SLICE_X47Y48         LUT3 (Prop_lut3_I0_O)        0.230   123.463 r  u/answer[1][2]_i_1/O
                         net (fo=1, routed)           0.000   123.463    u/answer[1][2]_i_1_n_0
    SLICE_X47Y48         FDRE                                         r  u/answer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/op2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/answer_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        123.335ns  (logic 51.451ns (41.717%)  route 71.883ns (58.283%))
  Logic Levels:           344  (CARRY4=294 FDRE=1 LUT1=2 LUT2=2 LUT3=15 LUT4=3 LUT5=13 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y23         FDRE                         0.000     0.000 r  u/op2_reg[0]/C
    SLICE_X45Y23         FDRE (Prop_fdre_C_Q)         0.341     0.341 f  u/op2_reg[0]/Q
                         net (fo=38, routed)          1.260     1.601    u/op2_reg_n_0_[0]
    SLICE_X54Y26         LUT1 (Prop_lut1_I0_O)        0.097     1.698 r  u/p_0_out_i_50/O
                         net (fo=2, routed)           0.333     2.031    u/p_0_out_i_50_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444     2.475 r  u/p_0_out_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.475    u/p_0_out_i_34_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.567 r  u/p_0_out_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.567    u/p_0_out_i_33_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     2.659 r  u/p_0_out_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.659    u/p_0_out_i_32_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     2.839 r  u/p_0_out_i_31/O[2]
                         net (fo=569, routed)         1.021     3.860    u/p_0_out_i_31_n_5
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.217     4.077 r  u/answer[4][0]_i_8/O
                         net (fo=17, routed)          1.138     5.215    u/answer[4][0]_i_8_n_0
    SLICE_X55Y27         LUT5 (Prop_lut5_I1_O)        0.097     5.312 r  u/answer[4][0]_i_975/O
                         net (fo=33, routed)          2.537     7.849    u/answer[4][0]_i_849_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     8.134 r  u/answer_reg[4][0]_i_717/CO[3]
                         net (fo=1, routed)           0.000     8.134    u/answer_reg[4][0]_i_717_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.223 r  u/answer_reg[4][0]_i_578/CO[3]
                         net (fo=1, routed)           0.000     8.223    u/answer_reg[4][0]_i_578_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.312 r  u/answer_reg[4][0]_i_441/CO[3]
                         net (fo=1, routed)           0.000     8.312    u/answer_reg[4][0]_i_441_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.401 r  u/answer_reg[4][0]_i_310/CO[3]
                         net (fo=1, routed)           0.000     8.401    u/answer_reg[4][0]_i_310_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.490 r  u/answer_reg[4][0]_i_208/CO[3]
                         net (fo=1, routed)           0.000     8.490    u/answer_reg[4][0]_i_208_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.579 r  u/answer_reg[4][0]_i_125/CO[3]
                         net (fo=1, routed)           0.000     8.579    u/answer_reg[4][0]_i_125_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.668 r  u/answer_reg[4][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000     8.668    u/answer_reg[4][0]_i_64_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.757 r  u/answer_reg[4][0]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.757    u/answer_reg[4][0]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187     8.944 r  u/answer_reg[4][0]_i_12/CO[0]
                         net (fo=37, routed)          1.774    10.718    u/p_2_in[31]
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.279    10.997 r  u/answer[4][0]_i_303/O
                         net (fo=1, routed)           0.000    10.997    u/answer[4][0]_i_303_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.409 r  u/answer_reg[4][0]_i_198/CO[3]
                         net (fo=1, routed)           0.000    11.409    u/answer_reg[4][0]_i_198_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.498 r  u/answer_reg[4][0]_i_119/CO[3]
                         net (fo=1, routed)           0.000    11.498    u/answer_reg[4][0]_i_119_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    11.618 r  u/answer_reg[4][0]_i_62/CO[1]
                         net (fo=37, routed)          1.153    12.771    u/p_2_in[30]
    SLICE_X55Y50         LUT6 (Prop_lut6_I4_O)        0.249    13.020 r  u/answer[4][0]_i_437/O
                         net (fo=1, routed)           0.000    13.020    u/answer[4][0]_i_437_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    13.319 r  u/answer_reg[4][0]_i_305/CO[3]
                         net (fo=1, routed)           0.000    13.319    u/answer_reg[4][0]_i_305_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.408 r  u/answer_reg[4][0]_i_203/CO[3]
                         net (fo=1, routed)           0.000    13.408    u/answer_reg[4][0]_i_203_n_0
    SLICE_X55Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    13.497 r  u/answer_reg[4][0]_i_122/CO[3]
                         net (fo=1, routed)           0.000    13.497    u/answer_reg[4][0]_i_122_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    13.617 r  u/answer_reg[4][0]_i_63/CO[1]
                         net (fo=37, routed)          1.680    15.297    u/p_2_in[29]
    SLICE_X54Y41         LUT3 (Prop_lut3_I0_O)        0.249    15.546 r  u/answer[4][0]_i_1057/O
                         net (fo=1, routed)           0.000    15.546    u/answer[4][0]_i_1057_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    15.925 r  u/answer_reg[4][0]_i_940/CO[3]
                         net (fo=1, routed)           0.000    15.925    u/answer_reg[4][0]_i_940_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.017 r  u/answer_reg[4][0]_i_814/CO[3]
                         net (fo=1, routed)           0.000    16.017    u/answer_reg[4][0]_i_814_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.109 r  u/answer_reg[4][0]_i_682/CO[3]
                         net (fo=1, routed)           0.000    16.109    u/answer_reg[4][0]_i_682_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.201 r  u/answer_reg[4][0]_i_543/CO[3]
                         net (fo=1, routed)           0.000    16.201    u/answer_reg[4][0]_i_543_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.293 r  u/answer_reg[4][0]_i_406/CO[3]
                         net (fo=1, routed)           0.000    16.293    u/answer_reg[4][0]_i_406_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.385 r  u/answer_reg[4][0]_i_275/CO[3]
                         net (fo=1, routed)           0.000    16.385    u/answer_reg[4][0]_i_275_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    16.477 r  u/answer_reg[4][0]_i_172/CO[3]
                         net (fo=1, routed)           0.000    16.477    u/answer_reg[4][0]_i_172_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    16.596 r  u/answer_reg[4][0]_i_94/CO[1]
                         net (fo=37, routed)          2.007    18.603    u/p_2_in[28]
    SLICE_X54Y31         LUT6 (Prop_lut6_I4_O)        0.251    18.854 r  u/answer[4][0]_i_1165/O
                         net (fo=1, routed)           0.000    18.854    u/answer[4][0]_i_1165_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.256 r  u/answer_reg[4][0]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.256    u/answer_reg[4][0]_i_1059_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.348 r  u/answer_reg[4][0]_i_946/CO[3]
                         net (fo=1, routed)           0.000    19.348    u/answer_reg[4][0]_i_946_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.440 r  u/answer_reg[4][0]_i_820/CO[3]
                         net (fo=1, routed)           0.000    19.440    u/answer_reg[4][0]_i_820_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.532 r  u/answer_reg[4][0]_i_688/CO[3]
                         net (fo=1, routed)           0.000    19.532    u/answer_reg[4][0]_i_688_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.624 r  u/answer_reg[4][0]_i_549/CO[3]
                         net (fo=1, routed)           0.000    19.624    u/answer_reg[4][0]_i_549_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.716 r  u/answer_reg[4][0]_i_412/CO[3]
                         net (fo=1, routed)           0.000    19.716    u/answer_reg[4][0]_i_412_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.808 r  u/answer_reg[4][0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    19.808    u/answer_reg[4][0]_i_281_n_0
    SLICE_X54Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.900 r  u/answer_reg[4][0]_i_176/CO[3]
                         net (fo=1, routed)           0.000    19.900    u/answer_reg[4][0]_i_176_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    20.019 r  u/answer_reg[4][0]_i_99/CO[1]
                         net (fo=37, routed)          1.260    21.279    u/p_2_in[27]
    SLICE_X49Y37         LUT3 (Prop_lut3_I0_O)        0.251    21.530 r  u/answer[4][0]_i_1062/O
                         net (fo=1, routed)           0.000    21.530    u/answer[4][0]_i_1062_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.942 r  u/answer_reg[4][0]_i_945/CO[3]
                         net (fo=1, routed)           0.000    21.942    u/answer_reg[4][0]_i_945_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.031 r  u/answer_reg[4][0]_i_819/CO[3]
                         net (fo=1, routed)           0.000    22.031    u/answer_reg[4][0]_i_819_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.120 r  u/answer_reg[4][0]_i_687/CO[3]
                         net (fo=1, routed)           0.000    22.120    u/answer_reg[4][0]_i_687_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.209 r  u/answer_reg[4][0]_i_548/CO[3]
                         net (fo=1, routed)           0.000    22.209    u/answer_reg[4][0]_i_548_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.298 r  u/answer_reg[4][0]_i_411/CO[3]
                         net (fo=1, routed)           0.000    22.298    u/answer_reg[4][0]_i_411_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.387 r  u/answer_reg[4][0]_i_280/CO[3]
                         net (fo=1, routed)           0.000    22.387    u/answer_reg[4][0]_i_280_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    22.476 r  u/answer_reg[4][0]_i_175/CO[3]
                         net (fo=1, routed)           0.000    22.476    u/answer_reg[4][0]_i_175_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    22.596 r  u/answer_reg[4][0]_i_97/CO[1]
                         net (fo=37, routed)          1.679    24.276    u/p_2_in[26]
    SLICE_X48Y36         LUT3 (Prop_lut3_I0_O)        0.249    24.525 r  u/answer[4][0]_i_1076/O
                         net (fo=1, routed)           0.000    24.525    u/answer[4][0]_i_1076_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    24.937 r  u/answer_reg[4][0]_i_956/CO[3]
                         net (fo=1, routed)           0.000    24.937    u/answer_reg[4][0]_i_956_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.026 r  u/answer_reg[4][0]_i_830/CO[3]
                         net (fo=1, routed)           0.000    25.026    u/answer_reg[4][0]_i_830_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.115 r  u/answer_reg[4][0]_i_698/CO[3]
                         net (fo=1, routed)           0.000    25.115    u/answer_reg[4][0]_i_698_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.204 r  u/answer_reg[4][0]_i_559/CO[3]
                         net (fo=1, routed)           0.000    25.204    u/answer_reg[4][0]_i_559_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.293 r  u/answer_reg[4][0]_i_422/CO[3]
                         net (fo=1, routed)           0.000    25.293    u/answer_reg[4][0]_i_422_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.382 r  u/answer_reg[4][0]_i_291/CO[3]
                         net (fo=1, routed)           0.000    25.382    u/answer_reg[4][0]_i_291_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    25.471 r  u/answer_reg[4][0]_i_182/CO[3]
                         net (fo=1, routed)           0.000    25.471    u/answer_reg[4][0]_i_182_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    25.591 r  u/answer_reg[4][0]_i_103/CO[1]
                         net (fo=37, routed)          1.704    27.295    u/p_2_in[25]
    SLICE_X47Y34         LUT6 (Prop_lut6_I4_O)        0.249    27.544 r  u/answer[4][0]_i_1168/O
                         net (fo=1, routed)           0.000    27.544    u/answer[4][0]_i_1168_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    27.956 r  u/answer_reg[4][0]_i_1068/CO[3]
                         net (fo=1, routed)           0.000    27.956    u/answer_reg[4][0]_i_1068_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.045 r  u/answer_reg[4][0]_i_955/CO[3]
                         net (fo=1, routed)           0.000    28.045    u/answer_reg[4][0]_i_955_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.134 r  u/answer_reg[4][0]_i_829/CO[3]
                         net (fo=1, routed)           0.000    28.134    u/answer_reg[4][0]_i_829_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.223 r  u/answer_reg[4][0]_i_697/CO[3]
                         net (fo=1, routed)           0.000    28.223    u/answer_reg[4][0]_i_697_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.312 r  u/answer_reg[4][0]_i_558/CO[3]
                         net (fo=1, routed)           0.000    28.312    u/answer_reg[4][0]_i_558_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.401 r  u/answer_reg[4][0]_i_421/CO[3]
                         net (fo=1, routed)           0.000    28.401    u/answer_reg[4][0]_i_421_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.490 r  u/answer_reg[4][0]_i_290/CO[3]
                         net (fo=1, routed)           0.000    28.490    u/answer_reg[4][0]_i_290_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    28.579 r  u/answer_reg[4][0]_i_181/CO[3]
                         net (fo=1, routed)           0.000    28.579    u/answer_reg[4][0]_i_181_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    28.699 r  u/answer_reg[4][0]_i_101/CO[1]
                         net (fo=37, routed)          1.607    30.305    u/p_2_in[24]
    SLICE_X46Y34         LUT6 (Prop_lut6_I4_O)        0.249    30.554 r  u/answer[4][0]_i_1206/O
                         net (fo=1, routed)           0.000    30.554    u/answer[4][0]_i_1206_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    30.956 r  u/answer_reg[4][0]_i_1118/CO[3]
                         net (fo=1, routed)           0.000    30.956    u/answer_reg[4][0]_i_1118_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.048 r  u/answer_reg[4][0]_i_1014/CO[3]
                         net (fo=1, routed)           0.000    31.048    u/answer_reg[4][0]_i_1014_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.140 r  u/answer_reg[4][0]_i_901/CO[3]
                         net (fo=1, routed)           0.000    31.140    u/answer_reg[4][0]_i_901_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.232 r  u/answer_reg[4][0]_i_775/CO[3]
                         net (fo=1, routed)           0.000    31.232    u/answer_reg[4][0]_i_775_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.324 r  u/answer_reg[4][0]_i_643/CO[3]
                         net (fo=1, routed)           0.000    31.324    u/answer_reg[4][0]_i_643_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.416 r  u/answer_reg[4][0]_i_504/CO[3]
                         net (fo=1, routed)           0.000    31.416    u/answer_reg[4][0]_i_504_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.508 r  u/answer_reg[4][0]_i_367/CO[3]
                         net (fo=1, routed)           0.000    31.508    u/answer_reg[4][0]_i_367_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.600 r  u/answer_reg[4][0]_i_248/CO[3]
                         net (fo=1, routed)           0.000    31.600    u/answer_reg[4][0]_i_248_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    31.719 r  u/answer_reg[4][0]_i_157/CO[1]
                         net (fo=37, routed)          1.402    33.121    u/p_2_in[23]
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.251    33.372 r  u/answer[4][0]_i_1119/O
                         net (fo=1, routed)           0.000    33.372    u/answer[4][0]_i_1119_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    33.656 r  u/answer_reg[4][0]_i_1013/CO[3]
                         net (fo=1, routed)           0.000    33.656    u/answer_reg[4][0]_i_1013_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.748 r  u/answer_reg[4][0]_i_900/CO[3]
                         net (fo=1, routed)           0.000    33.748    u/answer_reg[4][0]_i_900_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.840 r  u/answer_reg[4][0]_i_774/CO[3]
                         net (fo=1, routed)           0.000    33.840    u/answer_reg[4][0]_i_774_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    33.932 r  u/answer_reg[4][0]_i_642/CO[3]
                         net (fo=1, routed)           0.000    33.932    u/answer_reg[4][0]_i_642_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.024 r  u/answer_reg[4][0]_i_503/CO[3]
                         net (fo=1, routed)           0.000    34.024    u/answer_reg[4][0]_i_503_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.116 r  u/answer_reg[4][0]_i_366/CO[3]
                         net (fo=1, routed)           0.000    34.116    u/answer_reg[4][0]_i_366_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    34.208 r  u/answer_reg[4][0]_i_247/CO[3]
                         net (fo=1, routed)           0.000    34.208    u/answer_reg[4][0]_i_247_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    34.327 r  u/answer_reg[4][0]_i_155/CO[1]
                         net (fo=37, routed)          1.411    35.738    u/p_2_in[22]
    SLICE_X43Y34         LUT6 (Prop_lut6_I4_O)        0.251    35.989 r  u/answer[4][0]_i_1212/O
                         net (fo=1, routed)           0.000    35.989    u/answer[4][0]_i_1212_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    36.401 r  u/answer_reg[4][0]_i_1128/CO[3]
                         net (fo=1, routed)           0.000    36.401    u/answer_reg[4][0]_i_1128_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.490 r  u/answer_reg[4][0]_i_1024/CO[3]
                         net (fo=1, routed)           0.000    36.490    u/answer_reg[4][0]_i_1024_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.579 r  u/answer_reg[4][0]_i_911/CO[3]
                         net (fo=1, routed)           0.000    36.579    u/answer_reg[4][0]_i_911_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.668 r  u/answer_reg[4][0]_i_785/CO[3]
                         net (fo=1, routed)           0.000    36.668    u/answer_reg[4][0]_i_785_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.757 r  u/answer_reg[4][0]_i_653/CO[3]
                         net (fo=1, routed)           0.000    36.757    u/answer_reg[4][0]_i_653_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.846 r  u/answer_reg[4][0]_i_514/CO[3]
                         net (fo=1, routed)           0.000    36.846    u/answer_reg[4][0]_i_514_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    36.935 r  u/answer_reg[4][0]_i_377/CO[3]
                         net (fo=1, routed)           0.000    36.935    u/answer_reg[4][0]_i_377_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.024 r  u/answer_reg[4][0]_i_254/CO[3]
                         net (fo=1, routed)           0.000    37.024    u/answer_reg[4][0]_i_254_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    37.144 r  u/answer_reg[4][0]_i_161/CO[1]
                         net (fo=37, routed)          1.577    38.721    u/p_2_in[21]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.249    38.970 r  u/answer[4][0]_i_1209/O
                         net (fo=1, routed)           0.000    38.970    u/answer[4][0]_i_1209_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    39.382 r  u/answer_reg[4][0]_i_1127/CO[3]
                         net (fo=1, routed)           0.000    39.382    u/answer_reg[4][0]_i_1127_n_0
    SLICE_X39Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.471 r  u/answer_reg[4][0]_i_1023/CO[3]
                         net (fo=1, routed)           0.000    39.471    u/answer_reg[4][0]_i_1023_n_0
    SLICE_X39Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.560 r  u/answer_reg[4][0]_i_910/CO[3]
                         net (fo=1, routed)           0.000    39.560    u/answer_reg[4][0]_i_910_n_0
    SLICE_X39Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.649 r  u/answer_reg[4][0]_i_784/CO[3]
                         net (fo=1, routed)           0.000    39.649    u/answer_reg[4][0]_i_784_n_0
    SLICE_X39Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.738 r  u/answer_reg[4][0]_i_652/CO[3]
                         net (fo=1, routed)           0.000    39.738    u/answer_reg[4][0]_i_652_n_0
    SLICE_X39Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.827 r  u/answer_reg[4][0]_i_513/CO[3]
                         net (fo=1, routed)           0.000    39.827    u/answer_reg[4][0]_i_513_n_0
    SLICE_X39Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    39.916 r  u/answer_reg[4][0]_i_376/CO[3]
                         net (fo=1, routed)           0.000    39.916    u/answer_reg[4][0]_i_376_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.005 r  u/answer_reg[4][0]_i_253/CO[3]
                         net (fo=1, routed)           0.000    40.005    u/answer_reg[4][0]_i_253_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    40.125 r  u/answer_reg[4][0]_i_159/CO[1]
                         net (fo=37, routed)          1.656    41.780    u/p_2_in[20]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.249    42.029 r  u/answer[4][0]_i_1218/O
                         net (fo=1, routed)           0.000    42.029    u/answer[4][0]_i_1218_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    42.431 r  u/answer_reg[4][0]_i_1138/CO[3]
                         net (fo=1, routed)           0.000    42.431    u/answer_reg[4][0]_i_1138_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.523 r  u/answer_reg[4][0]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    42.523    u/answer_reg[4][0]_i_1034_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.615 r  u/answer_reg[4][0]_i_921/CO[3]
                         net (fo=1, routed)           0.000    42.615    u/answer_reg[4][0]_i_921_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.707 r  u/answer_reg[4][0]_i_795/CO[3]
                         net (fo=1, routed)           0.000    42.707    u/answer_reg[4][0]_i_795_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.799 r  u/answer_reg[4][0]_i_663/CO[3]
                         net (fo=1, routed)           0.000    42.799    u/answer_reg[4][0]_i_663_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.891 r  u/answer_reg[4][0]_i_524/CO[3]
                         net (fo=1, routed)           0.000    42.891    u/answer_reg[4][0]_i_524_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    42.983 r  u/answer_reg[4][0]_i_387/CO[3]
                         net (fo=1, routed)           0.000    42.983    u/answer_reg[4][0]_i_387_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    43.075 r  u/answer_reg[4][0]_i_260/CO[3]
                         net (fo=1, routed)           0.000    43.075    u/answer_reg[4][0]_i_260_n_0
    SLICE_X38Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    43.194 r  u/answer_reg[4][0]_i_165/CO[1]
                         net (fo=37, routed)          1.720    44.914    u/p_2_in[19]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.251    45.165 r  u/answer[4][0]_i_390/O
                         net (fo=1, routed)           0.000    45.165    u/answer[4][0]_i_390_n_0
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    45.577 r  u/answer_reg[4][0]_i_259/CO[3]
                         net (fo=1, routed)           0.000    45.577    u/answer_reg[4][0]_i_259_n_0
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    45.697 r  u/answer_reg[4][0]_i_163/CO[1]
                         net (fo=37, routed)          1.602    47.299    u/p_2_in[18]
    SLICE_X35Y37         LUT6 (Prop_lut6_I4_O)        0.249    47.548 r  u/answer[4][0]_i_1224/O
                         net (fo=1, routed)           0.000    47.548    u/answer[4][0]_i_1224_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    47.960 r  u/answer_reg[4][0]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    47.960    u/answer_reg[4][0]_i_1148_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.049 r  u/answer_reg[4][0]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    48.049    u/answer_reg[4][0]_i_1044_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.138 r  u/answer_reg[4][0]_i_931/CO[3]
                         net (fo=1, routed)           0.000    48.138    u/answer_reg[4][0]_i_931_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.227 r  u/answer_reg[4][0]_i_805/CO[3]
                         net (fo=1, routed)           0.000    48.227    u/answer_reg[4][0]_i_805_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.316 r  u/answer_reg[4][0]_i_673/CO[3]
                         net (fo=1, routed)           0.000    48.316    u/answer_reg[4][0]_i_673_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.405 r  u/answer_reg[4][0]_i_534/CO[3]
                         net (fo=1, routed)           0.000    48.405    u/answer_reg[4][0]_i_534_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.494 r  u/answer_reg[4][0]_i_397/CO[3]
                         net (fo=1, routed)           0.000    48.494    u/answer_reg[4][0]_i_397_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    48.583 r  u/answer_reg[4][0]_i_270/CO[3]
                         net (fo=1, routed)           0.000    48.583    u/answer_reg[4][0]_i_270_n_0
    SLICE_X35Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    48.703 r  u/answer_reg[4][0]_i_170/CO[1]
                         net (fo=37, routed)          1.606    50.309    u/p_2_in[17]
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.249    50.558 r  u/answer[4][0]_i_1221/O
                         net (fo=1, routed)           0.000    50.558    u/answer[4][0]_i_1221_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.970 r  u/answer_reg[4][0]_i_1147/CO[3]
                         net (fo=1, routed)           0.000    50.970    u/answer_reg[4][0]_i_1147_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.059 r  u/answer_reg[4][0]_i_1043/CO[3]
                         net (fo=1, routed)           0.000    51.059    u/answer_reg[4][0]_i_1043_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.148 r  u/answer_reg[4][0]_i_930/CO[3]
                         net (fo=1, routed)           0.000    51.148    u/answer_reg[4][0]_i_930_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.237 r  u/answer_reg[4][0]_i_804/CO[3]
                         net (fo=1, routed)           0.000    51.237    u/answer_reg[4][0]_i_804_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.326 r  u/answer_reg[4][0]_i_672/CO[3]
                         net (fo=1, routed)           0.000    51.326    u/answer_reg[4][0]_i_672_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.415 r  u/answer_reg[4][0]_i_533/CO[3]
                         net (fo=1, routed)           0.000    51.415    u/answer_reg[4][0]_i_533_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.504 r  u/answer_reg[4][0]_i_396/CO[3]
                         net (fo=1, routed)           0.000    51.504    u/answer_reg[4][0]_i_396_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    51.593 r  u/answer_reg[4][0]_i_269/CO[3]
                         net (fo=1, routed)           0.000    51.593    u/answer_reg[4][0]_i_269_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    51.713 r  u/answer_reg[4][0]_i_168/CO[1]
                         net (fo=37, routed)          1.427    53.141    u/p_2_in[16]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.249    53.390 r  u/answer[4][0]_i_1236/O
                         net (fo=1, routed)           0.000    53.390    u/answer[4][0]_i_1236_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    53.802 r  u/answer_reg[4][0]_i_1178/CO[3]
                         net (fo=1, routed)           0.000    53.802    u/answer_reg[4][0]_i_1178_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.891 r  u/answer_reg[4][0]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    53.891    u/answer_reg[4][0]_i_1089_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    53.980 r  u/answer_reg[4][0]_i_980/CO[3]
                         net (fo=1, routed)           0.000    53.980    u/answer_reg[4][0]_i_980_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.069 r  u/answer_reg[4][0]_i_862/CO[3]
                         net (fo=1, routed)           0.000    54.069    u/answer_reg[4][0]_i_862_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.158 r  u/answer_reg[4][0]_i_735/CO[3]
                         net (fo=1, routed)           0.000    54.158    u/answer_reg[4][0]_i_735_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.247 r  u/answer_reg[4][0]_i_603/CO[3]
                         net (fo=1, routed)           0.000    54.247    u/answer_reg[4][0]_i_603_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.336 r  u/answer_reg[4][0]_i_464/CO[3]
                         net (fo=1, routed)           0.000    54.336    u/answer_reg[4][0]_i_464_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    54.425 r  u/answer_reg[4][0]_i_335/CO[3]
                         net (fo=1, routed)           0.000    54.425    u/answer_reg[4][0]_i_335_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    54.545 r  u/answer_reg[4][0]_i_231/CO[1]
                         net (fo=37, routed)          1.480    56.025    u/p_2_in[15]
    SLICE_X30Y36         LUT5 (Prop_lut5_I0_O)        0.249    56.274 r  u/answer[4][0]_i_1232/O
                         net (fo=1, routed)           0.000    56.274    u/answer[4][0]_i_1232_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    56.676 r  u/answer_reg[4][0]_i_1177/CO[3]
                         net (fo=1, routed)           0.000    56.676    u/answer_reg[4][0]_i_1177_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.768 r  u/answer_reg[4][0]_i_1088/CO[3]
                         net (fo=1, routed)           0.000    56.768    u/answer_reg[4][0]_i_1088_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.860 r  u/answer_reg[4][0]_i_979/CO[3]
                         net (fo=1, routed)           0.000    56.860    u/answer_reg[4][0]_i_979_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    56.952 r  u/answer_reg[4][0]_i_861/CO[3]
                         net (fo=1, routed)           0.000    56.952    u/answer_reg[4][0]_i_861_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.044 r  u/answer_reg[4][0]_i_734/CO[3]
                         net (fo=1, routed)           0.000    57.044    u/answer_reg[4][0]_i_734_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.136 r  u/answer_reg[4][0]_i_602/CO[3]
                         net (fo=1, routed)           0.000    57.136    u/answer_reg[4][0]_i_602_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.228 r  u/answer_reg[4][0]_i_463/CO[3]
                         net (fo=1, routed)           0.000    57.228    u/answer_reg[4][0]_i_463_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    57.320 r  u/answer_reg[4][0]_i_334/CO[3]
                         net (fo=1, routed)           0.000    57.320    u/answer_reg[4][0]_i_334_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    57.439 r  u/answer_reg[4][0]_i_229/CO[1]
                         net (fo=37, routed)          1.741    59.180    u/p_2_in[14]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.251    59.431 r  u/answer[4][0]_i_1240/O
                         net (fo=1, routed)           0.000    59.431    u/answer[4][0]_i_1240_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    59.843 r  u/answer_reg[4][0]_i_1187/CO[3]
                         net (fo=1, routed)           0.000    59.843    u/answer_reg[4][0]_i_1187_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    59.932 r  u/answer_reg[4][0]_i_1098/CO[3]
                         net (fo=1, routed)           0.000    59.932    u/answer_reg[4][0]_i_1098_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.021 r  u/answer_reg[4][0]_i_989/CO[3]
                         net (fo=1, routed)           0.000    60.021    u/answer_reg[4][0]_i_989_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.110 r  u/answer_reg[4][0]_i_871/CO[3]
                         net (fo=1, routed)           0.000    60.110    u/answer_reg[4][0]_i_871_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.199 r  u/answer_reg[4][0]_i_744/CO[3]
                         net (fo=1, routed)           0.000    60.199    u/answer_reg[4][0]_i_744_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.288 r  u/answer_reg[4][0]_i_612/CO[3]
                         net (fo=1, routed)           0.000    60.288    u/answer_reg[4][0]_i_612_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.377 r  u/answer_reg[4][0]_i_473/CO[3]
                         net (fo=1, routed)           0.000    60.377    u/answer_reg[4][0]_i_473_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    60.466 r  u/answer_reg[4][0]_i_340/CO[3]
                         net (fo=1, routed)           0.000    60.466    u/answer_reg[4][0]_i_340_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    60.586 r  u/answer_reg[4][0]_i_233/CO[1]
                         net (fo=37, routed)          1.625    62.212    u/p_2_in[13]
    SLICE_X31Y29         LUT5 (Prop_lut5_I0_O)        0.249    62.461 r  u/answer[4][0]_i_1244/O
                         net (fo=1, routed)           0.000    62.461    u/answer[4][0]_i_1244_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    62.873 r  u/answer_reg[4][0]_i_1192/CO[3]
                         net (fo=1, routed)           0.000    62.873    u/answer_reg[4][0]_i_1192_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    62.962 r  u/answer_reg[4][0]_i_1103/CO[3]
                         net (fo=1, routed)           0.000    62.962    u/answer_reg[4][0]_i_1103_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.051 r  u/answer_reg[4][0]_i_994/CO[3]
                         net (fo=1, routed)           0.000    63.051    u/answer_reg[4][0]_i_994_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.140 r  u/answer_reg[4][0]_i_876/CO[3]
                         net (fo=1, routed)           0.000    63.140    u/answer_reg[4][0]_i_876_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.229 r  u/answer_reg[4][0]_i_749/CO[3]
                         net (fo=1, routed)           0.000    63.229    u/answer_reg[4][0]_i_749_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.318 r  u/answer_reg[4][0]_i_617/CO[3]
                         net (fo=1, routed)           0.000    63.318    u/answer_reg[4][0]_i_617_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.407 r  u/answer_reg[4][0]_i_478/CO[3]
                         net (fo=1, routed)           0.000    63.407    u/answer_reg[4][0]_i_478_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    63.496 r  u/answer_reg[4][0]_i_347/CO[3]
                         net (fo=1, routed)           0.000    63.496    u/answer_reg[4][0]_i_347_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    63.616 r  u/answer_reg[4][0]_i_236/CO[1]
                         net (fo=37, routed)          1.159    64.775    u/p_2_in[12]
    SLICE_X32Y34         LUT3 (Prop_lut3_I0_O)        0.249    65.024 r  u/answer[4][0]_i_1200/O
                         net (fo=1, routed)           0.000    65.024    u/answer[4][0]_i_1200_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    65.419 r  u/answer_reg[4][0]_i_1108/CO[3]
                         net (fo=1, routed)           0.000    65.419    u/answer_reg[4][0]_i_1108_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.508 r  u/answer_reg[4][0]_i_999/CO[3]
                         net (fo=1, routed)           0.000    65.508    u/answer_reg[4][0]_i_999_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.597 r  u/answer_reg[4][0]_i_881/CO[3]
                         net (fo=1, routed)           0.000    65.597    u/answer_reg[4][0]_i_881_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.686 r  u/answer_reg[4][0]_i_754/CO[3]
                         net (fo=1, routed)           0.000    65.686    u/answer_reg[4][0]_i_754_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.775 r  u/answer_reg[4][0]_i_622/CO[3]
                         net (fo=1, routed)           0.000    65.775    u/answer_reg[4][0]_i_622_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.864 r  u/answer_reg[4][0]_i_483/CO[3]
                         net (fo=1, routed)           0.000    65.864    u/answer_reg[4][0]_i_483_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    65.953 r  u/answer_reg[4][0]_i_350/CO[3]
                         net (fo=1, routed)           0.000    65.953    u/answer_reg[4][0]_i_350_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    66.073 r  u/answer_reg[4][0]_i_238/CO[1]
                         net (fo=37, routed)          1.681    67.753    u/p_2_in[11]
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.249    68.002 r  u/answer[0][3]_i_400/O
                         net (fo=1, routed)           0.000    68.002    u/answer[0][3]_i_400_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    68.414 r  u/answer_reg[0][3]_i_346/CO[3]
                         net (fo=1, routed)           0.000    68.414    u/answer_reg[0][3]_i_346_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.503 r  u/answer_reg[0][3]_i_341/CO[3]
                         net (fo=1, routed)           0.000    68.503    u/answer_reg[0][3]_i_341_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.592 r  u/answer_reg[4][0]_i_1004/CO[3]
                         net (fo=1, routed)           0.000    68.592    u/answer_reg[4][0]_i_1004_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.681 r  u/answer_reg[4][0]_i_886/CO[3]
                         net (fo=1, routed)           0.000    68.681    u/answer_reg[4][0]_i_886_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.770 r  u/answer_reg[4][0]_i_759/CO[3]
                         net (fo=1, routed)           0.000    68.770    u/answer_reg[4][0]_i_759_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.859 r  u/answer_reg[4][0]_i_627/CO[3]
                         net (fo=1, routed)           0.000    68.859    u/answer_reg[4][0]_i_627_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    68.948 r  u/answer_reg[4][0]_i_488/CO[3]
                         net (fo=1, routed)           0.000    68.948    u/answer_reg[4][0]_i_488_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    69.037 r  u/answer_reg[4][0]_i_353/CO[3]
                         net (fo=1, routed)           0.000    69.037    u/answer_reg[4][0]_i_353_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    69.157 r  u/answer_reg[4][0]_i_240/CO[1]
                         net (fo=37, routed)          1.731    70.888    u/p_2_in[10]
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.249    71.137 r  u/answer[0][3]_i_391/O
                         net (fo=1, routed)           0.000    71.137    u/answer[0][3]_i_391_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    71.549 r  u/answer_reg[0][3]_i_336/CO[3]
                         net (fo=1, routed)           0.000    71.549    u/answer_reg[0][3]_i_336_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.638 r  u/answer_reg[0][3]_i_290/CO[3]
                         net (fo=1, routed)           0.000    71.638    u/answer_reg[0][3]_i_290_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.727 r  u/answer_reg[0][3]_i_285/CO[3]
                         net (fo=1, routed)           0.000    71.727    u/answer_reg[0][3]_i_285_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.816 r  u/answer_reg[4][0]_i_891/CO[3]
                         net (fo=1, routed)           0.000    71.816    u/answer_reg[4][0]_i_891_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.905 r  u/answer_reg[4][0]_i_764/CO[3]
                         net (fo=1, routed)           0.000    71.905    u/answer_reg[4][0]_i_764_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    71.994 r  u/answer_reg[4][0]_i_632/CO[3]
                         net (fo=1, routed)           0.000    71.994    u/answer_reg[4][0]_i_632_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.083 r  u/answer_reg[4][0]_i_493/CO[3]
                         net (fo=1, routed)           0.000    72.083    u/answer_reg[4][0]_i_493_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    72.172 r  u/answer_reg[4][0]_i_356/CO[3]
                         net (fo=1, routed)           0.000    72.172    u/answer_reg[4][0]_i_356_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    72.292 r  u/answer_reg[4][0]_i_242/CO[1]
                         net (fo=37, routed)          1.565    73.858    u/p_2_in[9]
    SLICE_X32Y23         LUT5 (Prop_lut5_I0_O)        0.249    74.107 r  u/answer[0][3]_i_387/O
                         net (fo=1, routed)           0.000    74.107    u/answer[0][3]_i_387_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    74.519 r  u/answer_reg[0][3]_i_331/CO[3]
                         net (fo=1, routed)           0.000    74.519    u/answer_reg[0][3]_i_331_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.608 r  u/answer_reg[0][3]_i_280/CO[3]
                         net (fo=1, routed)           0.007    74.615    u/answer_reg[0][3]_i_280_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.704 r  u/answer_reg[0][3]_i_238/CO[3]
                         net (fo=1, routed)           0.000    74.704    u/answer_reg[0][3]_i_238_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.793 r  u/answer_reg[0][3]_i_233/CO[3]
                         net (fo=1, routed)           0.000    74.793    u/answer_reg[0][3]_i_233_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.882 r  u/answer_reg[4][0]_i_769/CO[3]
                         net (fo=1, routed)           0.000    74.882    u/answer_reg[4][0]_i_769_n_0
    SLICE_X32Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    74.971 r  u/answer_reg[4][0]_i_637/CO[3]
                         net (fo=1, routed)           0.000    74.971    u/answer_reg[4][0]_i_637_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.060 r  u/answer_reg[4][0]_i_498/CO[3]
                         net (fo=1, routed)           0.000    75.060    u/answer_reg[4][0]_i_498_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    75.149 r  u/answer_reg[4][0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    75.149    u/answer_reg[4][0]_i_363_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    75.269 r  u/answer_reg[4][0]_i_245/CO[1]
                         net (fo=37, routed)          1.473    76.742    u/p_2_in[8]
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.249    76.991 r  u/answer[0][3]_i_381/O
                         net (fo=1, routed)           0.000    76.991    u/answer[0][3]_i_381_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    77.290 r  u/answer_reg[0][3]_i_326/CO[3]
                         net (fo=1, routed)           0.000    77.290    u/answer_reg[0][3]_i_326_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.379 r  u/answer_reg[0][3]_i_275/CO[3]
                         net (fo=1, routed)           0.000    77.379    u/answer_reg[0][3]_i_275_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.468 r  u/answer_reg[0][3]_i_228/CO[3]
                         net (fo=1, routed)           0.000    77.468    u/answer_reg[0][3]_i_228_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.557 r  u/answer_reg[0][3]_i_188/CO[3]
                         net (fo=1, routed)           0.000    77.557    u/answer_reg[0][3]_i_188_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.646 r  u/answer_reg[0][3]_i_183/CO[3]
                         net (fo=1, routed)           0.000    77.646    u/answer_reg[0][3]_i_183_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.735 r  u/answer_reg[0][3]_i_157/CO[3]
                         net (fo=1, routed)           0.000    77.735    u/answer_reg[0][3]_i_157_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.824 r  u/answer_reg[4][0]_i_593/CO[3]
                         net (fo=1, routed)           0.000    77.824    u/answer_reg[4][0]_i_593_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    77.913 r  u/answer_reg[4][0]_i_456/CO[3]
                         net (fo=1, routed)           0.000    77.913    u/answer_reg[4][0]_i_456_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    78.033 r  u/answer_reg[4][0]_i_330/CO[1]
                         net (fo=37, routed)          1.735    79.768    u/p_2_in[7]
    SLICE_X36Y24         LUT5 (Prop_lut5_I0_O)        0.249    80.017 r  u/answer[0][3]_i_379/O
                         net (fo=1, routed)           0.000    80.017    u/answer[0][3]_i_379_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    80.429 r  u/answer_reg[0][3]_i_321/CO[3]
                         net (fo=1, routed)           0.007    80.436    u/answer_reg[0][3]_i_321_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.525 r  u/answer_reg[0][3]_i_270/CO[3]
                         net (fo=1, routed)           0.000    80.525    u/answer_reg[0][3]_i_270_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.614 r  u/answer_reg[0][3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    80.614    u/answer_reg[0][3]_i_223_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.703 r  u/answer_reg[0][3]_i_178/CO[3]
                         net (fo=1, routed)           0.000    80.703    u/answer_reg[0][3]_i_178_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.792 r  u/answer_reg[0][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    80.792    u/answer_reg[0][3]_i_142_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.881 r  u/answer_reg[0][3]_i_137/CO[3]
                         net (fo=1, routed)           0.000    80.881    u/answer_reg[0][3]_i_137_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    80.970 r  u/answer_reg[0][3]_i_116/CO[3]
                         net (fo=1, routed)           0.000    80.970    u/answer_reg[0][3]_i_116_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    81.059 r  u/answer_reg[4][0]_i_455/CO[3]
                         net (fo=1, routed)           0.000    81.059    u/answer_reg[4][0]_i_455_n_0
    SLICE_X36Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    81.179 r  u/answer_reg[4][0]_i_328/CO[1]
                         net (fo=37, routed)          1.641    82.820    u/p_2_in[6]
    SLICE_X39Y24         LUT3 (Prop_lut3_I0_O)        0.249    83.069 r  u/answer[0][3]_i_373/O
                         net (fo=1, routed)           0.000    83.069    u/answer[0][3]_i_373_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    83.368 r  u/answer_reg[0][3]_i_316/CO[3]
                         net (fo=1, routed)           0.007    83.375    u/answer_reg[0][3]_i_316_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.464 r  u/answer_reg[0][3]_i_265/CO[3]
                         net (fo=1, routed)           0.000    83.464    u/answer_reg[0][3]_i_265_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.553 r  u/answer_reg[0][3]_i_218/CO[3]
                         net (fo=1, routed)           0.000    83.553    u/answer_reg[0][3]_i_218_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.642 r  u/answer_reg[0][3]_i_173/CO[3]
                         net (fo=1, routed)           0.000    83.642    u/answer_reg[0][3]_i_173_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.731 r  u/answer_reg[0][3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    83.731    u/answer_reg[0][3]_i_132_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.820 r  u/answer_reg[0][3]_i_101/CO[3]
                         net (fo=1, routed)           0.000    83.820    u/answer_reg[0][3]_i_101_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.909 r  u/answer_reg[0][3]_i_96/CO[3]
                         net (fo=1, routed)           0.000    83.909    u/answer_reg[0][3]_i_96_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    83.998 r  u/answer_reg[0][3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    83.998    u/answer_reg[0][3]_i_82_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    84.118 r  u/answer_reg[4][0]_i_332/CO[1]
                         net (fo=37, routed)          1.437    85.556    u/p_2_in[5]
    SLICE_X40Y24         LUT3 (Prop_lut3_I0_O)        0.249    85.805 r  u/answer[0][3]_i_370/O
                         net (fo=1, routed)           0.000    85.805    u/answer[0][3]_i_370_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    86.106 r  u/answer_reg[0][3]_i_311/CO[3]
                         net (fo=1, routed)           0.007    86.113    u/answer_reg[0][3]_i_311_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.202 r  u/answer_reg[0][3]_i_260/CO[3]
                         net (fo=1, routed)           0.000    86.202    u/answer_reg[0][3]_i_260_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.291 r  u/answer_reg[0][3]_i_213/CO[3]
                         net (fo=1, routed)           0.000    86.291    u/answer_reg[0][3]_i_213_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.380 r  u/answer_reg[0][3]_i_168/CO[3]
                         net (fo=1, routed)           0.000    86.380    u/answer_reg[0][3]_i_168_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.469 r  u/answer_reg[0][3]_i_127/CO[3]
                         net (fo=1, routed)           0.000    86.469    u/answer_reg[0][3]_i_127_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.558 r  u/answer_reg[0][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    86.558    u/answer_reg[0][3]_i_91_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.647 r  u/answer_reg[0][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    86.647    u/answer_reg[0][3]_i_67_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    86.736 r  u/answer_reg[0][3]_i_64/CO[3]
                         net (fo=1, routed)           0.000    86.736    u/answer_reg[0][3]_i_64_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    86.856 r  u/answer_reg[0][3]_i_56/CO[1]
                         net (fo=37, routed)          1.496    88.352    u/p_2_in[4]
    SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.249    88.601 r  u/answer[0][3]_i_367/O
                         net (fo=1, routed)           0.000    88.601    u/answer[0][3]_i_367_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    89.013 r  u/answer_reg[0][3]_i_306/CO[3]
                         net (fo=1, routed)           0.000    89.013    u/answer_reg[0][3]_i_306_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.102 r  u/answer_reg[0][3]_i_255/CO[3]
                         net (fo=1, routed)           0.000    89.102    u/answer_reg[0][3]_i_255_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.191 r  u/answer_reg[0][3]_i_208/CO[3]
                         net (fo=1, routed)           0.000    89.191    u/answer_reg[0][3]_i_208_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.280 r  u/answer_reg[0][3]_i_163/CO[3]
                         net (fo=1, routed)           0.000    89.280    u/answer_reg[0][3]_i_163_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.369 r  u/answer_reg[0][3]_i_122/CO[3]
                         net (fo=1, routed)           0.000    89.369    u/answer_reg[0][3]_i_122_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.458 r  u/answer_reg[0][3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    89.458    u/answer_reg[0][3]_i_86_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.547 r  u/answer_reg[0][3]_i_59/CO[3]
                         net (fo=1, routed)           0.000    89.547    u/answer_reg[0][3]_i_59_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    89.636 r  u/answer_reg[0][3]_i_44/CO[3]
                         net (fo=1, routed)           0.000    89.636    u/answer_reg[0][3]_i_44_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    89.756 r  u/answer_reg[0][3]_i_43/CO[1]
                         net (fo=37, routed)          1.753    91.509    u/p_2_in[3]
    SLICE_X46Y24         LUT5 (Prop_lut5_I0_O)        0.249    91.758 r  u/answer[0][3]_i_363/O
                         net (fo=1, routed)           0.000    91.758    u/answer[0][3]_i_363_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    92.160 r  u/answer_reg[0][3]_i_305/CO[3]
                         net (fo=1, routed)           0.007    92.167    u/answer_reg[0][3]_i_305_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.259 r  u/answer_reg[0][3]_i_254/CO[3]
                         net (fo=1, routed)           0.000    92.259    u/answer_reg[0][3]_i_254_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.351 r  u/answer_reg[0][3]_i_207/CO[3]
                         net (fo=1, routed)           0.000    92.351    u/answer_reg[0][3]_i_207_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.443 r  u/answer_reg[0][3]_i_162/CO[3]
                         net (fo=1, routed)           0.000    92.443    u/answer_reg[0][3]_i_162_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.535 r  u/answer_reg[0][3]_i_121/CO[3]
                         net (fo=1, routed)           0.000    92.535    u/answer_reg[0][3]_i_121_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.627 r  u/answer_reg[0][3]_i_85/CO[3]
                         net (fo=1, routed)           0.000    92.627    u/answer_reg[0][3]_i_85_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.719 r  u/answer_reg[0][3]_i_58/CO[3]
                         net (fo=1, routed)           0.000    92.719    u/answer_reg[0][3]_i_58_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    92.811 r  u/answer_reg[0][3]_i_42/CO[3]
                         net (fo=1, routed)           0.000    92.811    u/answer_reg[0][3]_i_42_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.119    92.930 r  u/answer_reg[0][3]_i_25/CO[1]
                         net (fo=37, routed)          1.648    94.578    u/p_2_in[2]
    SLICE_X47Y25         LUT5 (Prop_lut5_I0_O)        0.251    94.829 r  u/answer[0][3]_i_404/O
                         net (fo=1, routed)           0.000    94.829    u/answer[0][3]_i_404_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    95.241 r  u/answer_reg[0][3]_i_351/CO[3]
                         net (fo=1, routed)           0.000    95.241    u/answer_reg[0][3]_i_351_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.330 r  u/answer_reg[0][3]_i_295/CO[3]
                         net (fo=1, routed)           0.000    95.330    u/answer_reg[0][3]_i_295_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.419 r  u/answer_reg[0][3]_i_243/CO[3]
                         net (fo=1, routed)           0.000    95.419    u/answer_reg[0][3]_i_243_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.508 r  u/answer_reg[0][3]_i_193/CO[3]
                         net (fo=1, routed)           0.000    95.508    u/answer_reg[0][3]_i_193_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.597 r  u/answer_reg[0][3]_i_147/CO[3]
                         net (fo=1, routed)           0.000    95.597    u/answer_reg[0][3]_i_147_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.686 r  u/answer_reg[0][3]_i_106/CO[3]
                         net (fo=1, routed)           0.000    95.686    u/answer_reg[0][3]_i_106_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.775 r  u/answer_reg[0][3]_i_72/CO[3]
                         net (fo=1, routed)           0.000    95.775    u/answer_reg[0][3]_i_72_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    95.864 r  u/answer_reg[0][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    95.864    u/answer_reg[0][3]_i_47_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120    95.984 r  u/answer_reg[0][3]_i_27/CO[1]
                         net (fo=37, routed)          1.943    97.927    u/p_2_in[1]
    SLICE_X48Y26         LUT3 (Prop_lut3_I0_O)        0.249    98.176 r  u/answer[0][3]_i_358/O
                         net (fo=1, routed)           0.000    98.176    u/answer[0][3]_i_358_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    98.588 r  u/answer_reg[0][3]_i_300/CO[3]
                         net (fo=1, routed)           0.000    98.588    u/answer_reg[0][3]_i_300_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.677 r  u/answer_reg[0][3]_i_248/CO[3]
                         net (fo=1, routed)           0.000    98.677    u/answer_reg[0][3]_i_248_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.766 r  u/answer_reg[0][3]_i_198/CO[3]
                         net (fo=1, routed)           0.000    98.766    u/answer_reg[0][3]_i_198_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.855 r  u/answer_reg[0][3]_i_152/CO[3]
                         net (fo=1, routed)           0.000    98.855    u/answer_reg[0][3]_i_152_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    98.944 r  u/answer_reg[0][3]_i_111/CO[3]
                         net (fo=1, routed)           0.000    98.944    u/answer_reg[0][3]_i_111_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.033 r  u/answer_reg[0][3]_i_77/CO[3]
                         net (fo=1, routed)           0.000    99.033    u/answer_reg[0][3]_i_77_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.122 r  u/answer_reg[0][3]_i_50/CO[3]
                         net (fo=1, routed)           0.000    99.122    u/answer_reg[0][3]_i_50_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    99.211 r  u/answer_reg[0][3]_i_33/CO[3]
                         net (fo=1, routed)           0.000    99.211    u/answer_reg[0][3]_i_33_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.187    99.398 f  u/answer_reg[0][3]_i_14/CO[0]
                         net (fo=36, routed)          0.545    99.943    u/p_2_in[0]
    SLICE_X52Y35         LUT1 (Prop_lut1_I0_O)        0.279   100.222 r  u/answer[0][3]_i_37/O
                         net (fo=1, routed)           0.218   100.440    u/answer[0][3]_i_37_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.444   100.884 r  u/answer_reg[0][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000   100.884    u/answer_reg[0][3]_i_24_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   100.976 r  u/answer_reg[4][0]_i_244/CO[3]
                         net (fo=1, routed)           0.000   100.976    u/answer_reg[4][0]_i_244_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.068 r  u/answer_reg[4][0]_i_235/CO[3]
                         net (fo=1, routed)           0.000   101.068    u/answer_reg[4][0]_i_235_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.160 r  u/answer_reg[4][0]_i_167/CO[3]
                         net (fo=1, routed)           0.000   101.160    u/answer_reg[4][0]_i_167_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.252 r  u/answer_reg[4][0]_i_114/CO[3]
                         net (fo=1, routed)           0.000   101.252    u/answer_reg[4][0]_i_114_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.344 r  u/answer_reg[4][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   101.344    u/answer_reg[4][0]_i_57_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092   101.436 r  u/answer_reg[4][0]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.436    u/answer_reg[4][0]_i_26_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180   101.616 r  u/answer_reg[4][0]_i_11/O[2]
                         net (fo=1, routed)           0.597   102.213    u/answer_reg[4][0]_i_11_n_5
    SLICE_X51Y39         LUT6 (Prop_lut6_I3_O)        0.217   102.430 f  u/answer[4][0]_i_5/O
                         net (fo=84, routed)          2.827   105.257    u/answer[3][3]_i_84_n_0
    SLICE_X48Y55         LUT2 (Prop_lut2_I0_O)        0.097   105.354 r  u/answer[3][3]_i_10/O
                         net (fo=63, routed)          1.633   106.987    u/answer[3][3]_i_10_n_0
    SLICE_X52Y44         LUT5 (Prop_lut5_I2_O)        0.097   107.084 f  u/answer[3][3]_i_114/O
                         net (fo=103, routed)         3.424   110.508    u/answer[3][3]_i_114_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I0_O)        0.101   110.609 r  u/answer[1][3]_i_108/O
                         net (fo=2, routed)           0.509   111.118    u/answer[1][3]_i_108_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.437   111.555 r  u/answer_reg[1][3]_i_414/CO[3]
                         net (fo=1, routed)           0.000   111.555    u/answer_reg[1][3]_i_414_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   111.644 r  u/answer_reg[1][3]_i_278/CO[3]
                         net (fo=1, routed)           0.000   111.644    u/answer_reg[1][3]_i_278_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   111.874 r  u/answer_reg[1][3]_i_208/O[1]
                         net (fo=2, routed)           0.754   112.628    u/answer_reg[1][3]_i_208_n_6
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.229   112.857 r  u/answer[1][3]_i_117/O
                         net (fo=2, routed)           0.622   113.478    u/answer[1][3]_i_117_n_0
    SLICE_X40Y45         LUT4 (Prop_lut4_I3_O)        0.239   113.717 r  u/answer[1][3]_i_121/O
                         net (fo=1, routed)           0.000   113.717    u/answer[1][3]_i_121_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   114.129 r  u/answer_reg[1][3]_i_51/CO[3]
                         net (fo=1, routed)           0.000   114.129    u/answer_reg[1][3]_i_51_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   114.288 r  u/answer_reg[1][3]_i_48/O[0]
                         net (fo=2, routed)           0.687   114.976    u/answer_reg[1][3]_i_48_n_7
    SLICE_X41Y47         LUT3 (Prop_lut3_I0_O)        0.224   115.200 r  u/answer[1][3]_i_24/O
                         net (fo=2, routed)           0.810   116.010    u/answer[1][3]_i_24_n_0
    SLICE_X41Y47         LUT4 (Prop_lut4_I3_O)        0.239   116.249 r  u/answer[1][3]_i_28/O
                         net (fo=1, routed)           0.000   116.249    u/answer[1][3]_i_28_n_0
    SLICE_X41Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   116.661 r  u/answer_reg[1][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000   116.661    u/answer_reg[1][3]_i_12_n_0
    SLICE_X41Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159   116.820 r  u/answer_reg[1][3]_i_456/O[0]
                         net (fo=3, routed)           0.713   117.533    u/answer_reg[1][3]_i_456_n_7
    SLICE_X43Y46         LUT2 (Prop_lut2_I0_O)        0.224   117.757 r  u/answer[1][3]_i_596/O
                         net (fo=1, routed)           0.000   117.757    u/answer[1][3]_i_596_n_0
    SLICE_X43Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299   118.056 r  u/answer_reg[1][3]_i_513/CO[3]
                         net (fo=1, routed)           0.000   118.056    u/answer_reg[1][3]_i_513_n_0
    SLICE_X43Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230   118.286 r  u/answer_reg[1][3]_i_437/O[1]
                         net (fo=3, routed)           0.727   119.012    u/answer_reg[1][3]_i_437_n_6
    SLICE_X45Y47         LUT4 (Prop_lut4_I2_O)        0.225   119.237 r  u/answer[1][3]_i_511/O
                         net (fo=1, routed)           0.000   119.237    u/answer[1][3]_i_511_n_0
    SLICE_X45Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412   119.649 r  u/answer_reg[1][3]_i_428/CO[3]
                         net (fo=1, routed)           0.000   119.649    u/answer_reg[1][3]_i_428_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   119.738 r  u/answer_reg[1][3]_i_348/CO[3]
                         net (fo=1, routed)           0.000   119.738    u/answer_reg[1][3]_i_348_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   119.827 r  u/answer_reg[1][3]_i_210/CO[3]
                         net (fo=1, routed)           0.001   119.828    u/answer_reg[1][3]_i_210_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   119.917 r  u/answer_reg[1][3]_i_139/CO[3]
                         net (fo=1, routed)           0.000   119.917    u/answer_reg[1][3]_i_139_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   120.006 r  u/answer_reg[1][3]_i_54/CO[3]
                         net (fo=1, routed)           0.000   120.006    u/answer_reg[1][3]_i_54_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089   120.095 r  u/answer_reg[1][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000   120.095    u/answer_reg[1][3]_i_31_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.120   120.215 r  u/answer_reg[1][3]_i_15/CO[1]
                         net (fo=9, routed)           0.883   121.098    u/answer_reg[1][3]_i_15_n_2
    SLICE_X44Y44         LUT3 (Prop_lut3_I0_O)        0.253   121.351 r  u/answer[1][3]_i_13/O
                         net (fo=2, routed)           0.315   121.666    u/answer[1][3]_i_13_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I2_O)        0.239   121.905 r  u/answer[1][3]_i_4/O
                         net (fo=3, routed)           0.522   122.427    u/answer[1][3]_i_4_n_0
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.097   122.524 r  u/answer[1][3]_i_8/O
                         net (fo=1, routed)           0.000   122.524    u/answer[1][3]_i_8_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169   122.693 r  u/answer_reg[1][3]_i_2/O[1]
                         net (fo=1, routed)           0.398   123.091    u/answer_reg[1][3]_i_2_n_6
    SLICE_X47Y47         LUT3 (Prop_lut3_I0_O)        0.243   123.334 r  u/answer[1][1]_i_1/O
                         net (fo=1, routed)           0.000   123.334    u/answer[1][1]_i_1_n_0
    SLICE_X47Y47         FDRE                                         r  u/answer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE                         0.000     0.000 r  u/data_in_reg[2]/C
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/data_in_reg[2]/Q
                         net (fo=1, routed)           0.107     0.248    u/transmitter/Q[2]
    SLICE_X47Y22         FDRE                                         r  u/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y23         FDRE                         0.000     0.000 r  u/data_in_reg[4]/C
    SLICE_X47Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u/data_in_reg[4]/Q
                         net (fo=1, routed)           0.107     0.248    u/transmitter/Q[4]
    SLICE_X47Y22         FDRE                                         r  u/transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.164ns (62.751%)  route 0.097ns (37.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  u/data_in_reg[1]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u/data_in_reg[1]/Q
                         net (fo=1, routed)           0.097     0.261    u/transmitter/Q[1]
    SLICE_X45Y22         FDRE                                         r  u/transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.164ns (62.751%)  route 0.097ns (37.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  u/data_in_reg[3]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u/data_in_reg[3]/Q
                         net (fo=1, routed)           0.097     0.261    u/transmitter/Q[3]
    SLICE_X45Y22         FDRE                                         r  u/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/temp_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.164ns (62.751%)  route 0.097ns (37.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE                         0.000     0.000 r  u/data_in_reg[6]/C
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u/data_in_reg[6]/Q
                         net (fo=1, routed)           0.097     0.261    u/transmitter/Q[5]
    SLICE_X45Y22         FDRE                                         r  u/transmitter/temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/temp_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.164ns (52.100%)  route 0.151ns (47.900%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE                         0.000     0.000 r  u/data_in_reg[7]/C
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u/data_in_reg[7]/Q
                         net (fo=1, routed)           0.151     0.315    u/transmitter/Q[6]
    SLICE_X45Y22         FDRE                                         r  u/transmitter/temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/s/gradient_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v/s/rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.651%)  route 0.131ns (41.349%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE                         0.000     0.000 r  v/s/gradient_reg[4]/C
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  v/s/gradient_reg[4]/Q
                         net (fo=2, routed)           0.131     0.272    v/vga_sync_unit/gradient_reg[4]
    SLICE_X30Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.317 r  v/vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.317    v/s/rgb_reg_reg[4]_0
    SLICE_X30Y45         FDSE                                         r  v/s/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.246ns (75.979%)  route 0.078ns (24.021%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  u/last_rec_reg/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  u/last_rec_reg/Q
                         net (fo=4, routed)           0.078     0.226    u/receiver/last_rec
    SLICE_X46Y23         LUT6 (Prop_lut6_I0_O)        0.098     0.324 r  u/receiver/ena_i_1/O
                         net (fo=1, routed)           0.000     0.324    u/receiver_n_5
    SLICE_X46Y23         FDRE                                         r  u/ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/ena_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/transmitter/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.560%)  route 0.181ns (52.440%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE                         0.000     0.000 r  u/ena_reg/C
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u/ena_reg/Q
                         net (fo=3, routed)           0.181     0.345    u/transmitter/last_ena_reg_0
    SLICE_X46Y20         FDRE                                         r  u/transmitter/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/receiver/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.247ns (70.489%)  route 0.103ns (29.511%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE                         0.000     0.000 r  u/receiver/count_reg[4]/C
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u/receiver/count_reg[4]/Q
                         net (fo=12, routed)          0.103     0.251    u/receiver/count_reg[4]
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.099     0.350 r  u/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.350    u/receiver/p_0_in[5]
    SLICE_X54Y22         FDRE                                         r  u/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.992ns  (logic 9.607ns (35.592%)  route 17.385ns (64.408%))
  Logic Levels:           39  (CARRY4=22 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.225     4.104    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.341     4.445 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.960     5.405    v/vga_sync_unit/x[6]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.097     5.502 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.804    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X28Y30         LUT5 (Prop_lut5_I1_O)        0.097     5.901 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.706     6.607    v/vga_sync_unit/DI[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     6.704 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.704    v/vga_sync_unit_n_176
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.083 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.083    v/x0__1_carry__1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.263 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.204     8.468    v/x0__1_carry__2_n_5
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.217     8.685 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.685    v/x0__35_carry_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.984 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    v/x0__35_carry_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.165 r  v/x0__35_carry__0/O[2]
                         net (fo=65, routed)          1.042    10.207    v/vga_sync_unit/count_reg[15]_2[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.230    10.437 r  v/vga_sync_unit/x0__52_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.437    v/vga_sync_unit_n_181
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.236    10.673 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          2.477    13.150    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.237    13.387 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          0.897    14.284    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.097    14.381 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          1.061    15.442    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X33Y25         LUT4 (Prop_lut4_I0_O)        0.097    15.539 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.539    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.951 r  v/s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.951    v/s/digit0__14_carry__0_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    16.110 r  v/s/digit0__14_carry__1/O[0]
                         net (fo=2, routed)           0.707    16.817    v/s/digit0__14_carry__1_n_7
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.227    17.044 r  v/s/digit0__94_carry__1_i_2/O
                         net (fo=2, routed)           0.616    17.660    v/s/digit0__94_carry__1_i_2_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I3_O)        0.234    17.894 r  v/s/digit0__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.894    v/s/digit0__94_carry__1_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.296 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.296    v/s/digit0__94_carry__1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.388 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.388    v/s/digit0__94_carry__2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.545 r  v/s/digit0__94_carry__3/O[0]
                         net (fo=2, routed)           0.821    19.366    v/s/digit0__94_carry__3_n_7
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.223    19.589 r  v/s/digit0__138_carry__0_i_3/O
                         net (fo=2, routed)           0.622    20.210    v/s/digit0__138_carry__0_i_3_n_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.239    20.449 r  v/s/digit0__138_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.449    v/s/digit0__138_carry__0_i_7_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.861 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    v/s/digit0__138_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.950 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.950    v/s/digit0__138_carry__1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.180 f  v/s/digit0__138_carry__2/O[1]
                         net (fo=5, routed)           0.913    22.094    v/s/digit0__138_carry__2_n_6
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.225    22.319 r  v/s/digit0__191_carry_i_3/O
                         net (fo=1, routed)           0.000    22.319    v/s/digit0__191_carry_i_3_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.721 r  v/s/digit0__191_carry/CO[3]
                         net (fo=1, routed)           0.000    22.721    v/s/digit0__191_carry_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.813 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.813    v/s/digit0__191_carry__0_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    22.987 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.600    23.586    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X12Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.570    24.156 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.156    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.248 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.248    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    24.432 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.326    24.758    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X15Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.606    25.364 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.453    25.817    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    26.378 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.614    26.992    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y42         LUT3 (Prop_lut3_I0_O)        0.225    27.217 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    27.217    v/s/number_reg[3]_i_7_0[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    27.584 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.622    28.206    v/s/digit0__243_carry__6_i_4[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.249    28.455 r  v/s/number_reg[3]_i_6/O
                         net (fo=5, routed)           1.014    29.469    u/number_reg[3]_i_1_0
    SLICE_X47Y48         LUT5 (Prop_lut5_I2_O)        0.097    29.566 r  u/number_reg[1]_i_2/O
                         net (fo=1, routed)           0.854    30.420    u/number_reg[1]_i_2_n_0
    SLICE_X47Y47         LUT3 (Prop_lut3_I2_O)        0.102    30.522 r  u/number_reg[1]_i_1/O
                         net (fo=1, routed)           0.574    31.096    v/s/D[1]
    SLICE_X33Y48         LDCE                                         r  v/s/number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.764ns  (logic 9.602ns (35.877%)  route 17.162ns (64.123%))
  Logic Levels:           39  (CARRY4=22 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.225     4.104    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.341     4.445 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.960     5.405    v/vga_sync_unit/x[6]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.097     5.502 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.804    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X28Y30         LUT5 (Prop_lut5_I1_O)        0.097     5.901 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.706     6.607    v/vga_sync_unit/DI[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     6.704 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.704    v/vga_sync_unit_n_176
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.083 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.083    v/x0__1_carry__1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.263 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.204     8.468    v/x0__1_carry__2_n_5
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.217     8.685 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.685    v/x0__35_carry_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.984 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    v/x0__35_carry_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.165 r  v/x0__35_carry__0/O[2]
                         net (fo=65, routed)          1.042    10.207    v/vga_sync_unit/count_reg[15]_2[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.230    10.437 r  v/vga_sync_unit/x0__52_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.437    v/vga_sync_unit_n_181
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.236    10.673 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          2.477    13.150    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.237    13.387 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          0.897    14.284    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.097    14.381 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          1.061    15.442    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X33Y25         LUT4 (Prop_lut4_I0_O)        0.097    15.539 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.539    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.951 r  v/s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.951    v/s/digit0__14_carry__0_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    16.110 r  v/s/digit0__14_carry__1/O[0]
                         net (fo=2, routed)           0.707    16.817    v/s/digit0__14_carry__1_n_7
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.227    17.044 r  v/s/digit0__94_carry__1_i_2/O
                         net (fo=2, routed)           0.616    17.660    v/s/digit0__94_carry__1_i_2_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I3_O)        0.234    17.894 r  v/s/digit0__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.894    v/s/digit0__94_carry__1_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.296 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.296    v/s/digit0__94_carry__1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.388 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.388    v/s/digit0__94_carry__2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.545 r  v/s/digit0__94_carry__3/O[0]
                         net (fo=2, routed)           0.821    19.366    v/s/digit0__94_carry__3_n_7
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.223    19.589 r  v/s/digit0__138_carry__0_i_3/O
                         net (fo=2, routed)           0.622    20.210    v/s/digit0__138_carry__0_i_3_n_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.239    20.449 r  v/s/digit0__138_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.449    v/s/digit0__138_carry__0_i_7_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.861 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    v/s/digit0__138_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.950 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.950    v/s/digit0__138_carry__1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.180 f  v/s/digit0__138_carry__2/O[1]
                         net (fo=5, routed)           0.913    22.094    v/s/digit0__138_carry__2_n_6
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.225    22.319 r  v/s/digit0__191_carry_i_3/O
                         net (fo=1, routed)           0.000    22.319    v/s/digit0__191_carry_i_3_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.721 r  v/s/digit0__191_carry/CO[3]
                         net (fo=1, routed)           0.000    22.721    v/s/digit0__191_carry_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.813 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.813    v/s/digit0__191_carry__0_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    22.987 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.600    23.586    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X12Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.570    24.156 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.156    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.248 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.248    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    24.432 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.326    24.758    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X15Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.606    25.364 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.453    25.817    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    26.378 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.614    26.992    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y42         LUT3 (Prop_lut3_I0_O)        0.225    27.217 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    27.217    v/s/number_reg[3]_i_7_0[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    27.584 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.441    28.025    v/s/digit0__243_carry__6_i_4[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.249    28.274 r  v/s/number_reg[3]_i_5/O
                         net (fo=5, routed)           1.165    29.439    u/number_reg[3]_i_1_1
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.097    29.536 r  u/number_reg[0]_i_2/O
                         net (fo=1, routed)           0.767    30.303    u/number_reg[0]_i_2_n_0
    SLICE_X47Y47         LUT3 (Prop_lut3_I2_O)        0.097    30.400 r  u/number_reg[0]_i_1/O
                         net (fo=1, routed)           0.468    30.868    v/s/D[0]
    SLICE_X31Y47         LDCE                                         r  v/s/number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.374ns  (logic 9.602ns (36.407%)  route 16.772ns (63.593%))
  Logic Levels:           39  (CARRY4=22 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.225     4.104    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.341     4.445 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.960     5.405    v/vga_sync_unit/x[6]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.097     5.502 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.804    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X28Y30         LUT5 (Prop_lut5_I1_O)        0.097     5.901 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.706     6.607    v/vga_sync_unit/DI[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     6.704 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.704    v/vga_sync_unit_n_176
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.083 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.083    v/x0__1_carry__1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.263 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.204     8.468    v/x0__1_carry__2_n_5
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.217     8.685 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.685    v/x0__35_carry_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.984 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    v/x0__35_carry_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.165 r  v/x0__35_carry__0/O[2]
                         net (fo=65, routed)          1.042    10.207    v/vga_sync_unit/count_reg[15]_2[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.230    10.437 r  v/vga_sync_unit/x0__52_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.437    v/vga_sync_unit_n_181
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.236    10.673 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          2.477    13.150    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.237    13.387 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          0.897    14.284    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.097    14.381 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          1.061    15.442    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X33Y25         LUT4 (Prop_lut4_I0_O)        0.097    15.539 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.539    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.951 r  v/s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.951    v/s/digit0__14_carry__0_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    16.110 r  v/s/digit0__14_carry__1/O[0]
                         net (fo=2, routed)           0.707    16.817    v/s/digit0__14_carry__1_n_7
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.227    17.044 r  v/s/digit0__94_carry__1_i_2/O
                         net (fo=2, routed)           0.616    17.660    v/s/digit0__94_carry__1_i_2_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I3_O)        0.234    17.894 r  v/s/digit0__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.894    v/s/digit0__94_carry__1_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.296 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.296    v/s/digit0__94_carry__1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.388 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.388    v/s/digit0__94_carry__2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.545 r  v/s/digit0__94_carry__3/O[0]
                         net (fo=2, routed)           0.821    19.366    v/s/digit0__94_carry__3_n_7
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.223    19.589 r  v/s/digit0__138_carry__0_i_3/O
                         net (fo=2, routed)           0.622    20.210    v/s/digit0__138_carry__0_i_3_n_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.239    20.449 r  v/s/digit0__138_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.449    v/s/digit0__138_carry__0_i_7_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.861 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    v/s/digit0__138_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.950 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.950    v/s/digit0__138_carry__1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.180 f  v/s/digit0__138_carry__2/O[1]
                         net (fo=5, routed)           0.913    22.094    v/s/digit0__138_carry__2_n_6
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.225    22.319 r  v/s/digit0__191_carry_i_3/O
                         net (fo=1, routed)           0.000    22.319    v/s/digit0__191_carry_i_3_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.721 r  v/s/digit0__191_carry/CO[3]
                         net (fo=1, routed)           0.000    22.721    v/s/digit0__191_carry_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.813 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.813    v/s/digit0__191_carry__0_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    22.987 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.600    23.586    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X12Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.570    24.156 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.156    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.248 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.248    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    24.432 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.326    24.758    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X15Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.606    25.364 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.453    25.817    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    26.378 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.614    26.992    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y42         LUT3 (Prop_lut3_I0_O)        0.225    27.217 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    27.217    v/s/number_reg[3]_i_7_0[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    27.584 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.441    28.025    v/s/digit0__243_carry__6_i_4[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.249    28.274 r  v/s/number_reg[3]_i_5/O
                         net (fo=5, routed)           0.987    29.261    u/number_reg[3]_i_1_1
    SLICE_X47Y48         LUT5 (Prop_lut5_I4_O)        0.097    29.358 r  u/number_reg[2]_i_2/O
                         net (fo=1, routed)           0.550    29.908    u/number_reg[2]_i_2_n_0
    SLICE_X47Y46         LUT3 (Prop_lut3_I2_O)        0.097    30.005 r  u/number_reg[2]_i_1/O
                         net (fo=1, routed)           0.473    30.478    v/s/D[2]
    SLICE_X32Y46         LDCE                                         r  v/s/number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.336ns  (logic 9.610ns (36.490%)  route 16.726ns (63.510%))
  Logic Levels:           39  (CARRY4=22 LUT1=1 LUT2=2 LUT3=4 LUT4=5 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.225     4.104    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.341     4.445 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.960     5.405    v/vga_sync_unit/x[6]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.097     5.502 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.804    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X28Y30         LUT5 (Prop_lut5_I1_O)        0.097     5.901 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.706     6.607    v/vga_sync_unit/DI[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     6.704 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.704    v/vga_sync_unit_n_176
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.083 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.083    v/x0__1_carry__1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.263 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.204     8.468    v/x0__1_carry__2_n_5
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.217     8.685 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.685    v/x0__35_carry_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.984 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    v/x0__35_carry_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.165 r  v/x0__35_carry__0/O[2]
                         net (fo=65, routed)          1.042    10.207    v/vga_sync_unit/count_reg[15]_2[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.230    10.437 r  v/vga_sync_unit/x0__52_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.437    v/vga_sync_unit_n_181
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.236    10.673 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          2.477    13.150    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.237    13.387 r  v/vga_sync_unit/rgb_reg[10]_i_3/O
                         net (fo=94, routed)          0.897    14.284    v/vga_sync_unit/rgb_reg[10]_i_3_n_0
    SLICE_X40Y33         LUT4 (Prop_lut4_I0_O)        0.097    14.381 r  v/vga_sync_unit/col_carry__0_i_3/O
                         net (fo=20, routed)          1.061    15.442    v/vga_sync_unit/h_count_reg_reg[9]_45[1]
    SLICE_X33Y25         LUT4 (Prop_lut4_I0_O)        0.097    15.539 r  v/vga_sync_unit/digit0__14_carry__0_i_4/O
                         net (fo=1, routed)           0.000    15.539    v/s/digit0__94_carry__0_i_3_1[1]
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    15.951 r  v/s/digit0__14_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.951    v/s/digit0__14_carry__0_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    16.110 r  v/s/digit0__14_carry__1/O[0]
                         net (fo=2, routed)           0.707    16.817    v/s/digit0__14_carry__1_n_7
    SLICE_X34Y28         LUT3 (Prop_lut3_I1_O)        0.227    17.044 r  v/s/digit0__94_carry__1_i_2/O
                         net (fo=2, routed)           0.616    17.660    v/s/digit0__94_carry__1_i_2_n_0
    SLICE_X34Y28         LUT4 (Prop_lut4_I3_O)        0.234    17.894 r  v/s/digit0__94_carry__1_i_6/O
                         net (fo=1, routed)           0.000    17.894    v/s/digit0__94_carry__1_i_6_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.296 r  v/s/digit0__94_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.296    v/s/digit0__94_carry__1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.388 r  v/s/digit0__94_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.388    v/s/digit0__94_carry__2_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    18.545 r  v/s/digit0__94_carry__3/O[0]
                         net (fo=2, routed)           0.821    19.366    v/s/digit0__94_carry__3_n_7
    SLICE_X40Y36         LUT2 (Prop_lut2_I0_O)        0.223    19.589 r  v/s/digit0__138_carry__0_i_3/O
                         net (fo=2, routed)           0.622    20.210    v/s/digit0__138_carry__0_i_3_n_0
    SLICE_X40Y36         LUT4 (Prop_lut4_I0_O)        0.239    20.449 r  v/s/digit0__138_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.449    v/s/digit0__138_carry__0_i_7_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    20.861 r  v/s/digit0__138_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.861    v/s/digit0__138_carry__0_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.950 r  v/s/digit0__138_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.950    v/s/digit0__138_carry__1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    21.180 f  v/s/digit0__138_carry__2/O[1]
                         net (fo=5, routed)           0.913    22.094    v/s/digit0__138_carry__2_n_6
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.225    22.319 r  v/s/digit0__191_carry_i_3/O
                         net (fo=1, routed)           0.000    22.319    v/s/digit0__191_carry_i_3_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    22.721 r  v/s/digit0__191_carry/CO[3]
                         net (fo=1, routed)           0.000    22.721    v/s/digit0__191_carry_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    22.813 r  v/s/digit0__191_carry__0/CO[3]
                         net (fo=1, routed)           0.000    22.813    v/s/digit0__191_carry__0_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    22.987 r  v/s/digit0__191_carry__1/CO[2]
                         net (fo=12, routed)          0.600    23.586    v/vga_sync_unit/digit0__243_carry__2[0]
    SLICE_X12Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.570    24.156 r  v/vga_sync_unit/digit0__243_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.156    v/vga_sync_unit/digit0__243_carry__2_i_9_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    24.248 r  v/vga_sync_unit/digit0__243_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.248    v/vga_sync_unit/digit0__243_carry__3_i_9_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.184    24.432 r  v/vga_sync_unit/digit0__243_carry__4_i_9/CO[0]
                         net (fo=12, routed)          0.326    24.758    v/vga_sync_unit/digit0__243_carry__4_i_9_n_3
    SLICE_X15Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.606    25.364 r  v/vga_sync_unit/digit0__243_carry__5_i_9/CO[2]
                         net (fo=4, routed)           0.453    25.817    v/vga_sync_unit/digit0__243_carry__5_i_9_n_1
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.561    26.378 r  v/vga_sync_unit/digit0__243_carry__6_i_5/O[1]
                         net (fo=3, routed)           0.614    26.992    v/vga_sync_unit/digit0__243_carry__6_i_5_n_6
    SLICE_X28Y42         LUT3 (Prop_lut3_I0_O)        0.225    27.217 r  v/vga_sync_unit/digit0__243_carry__6_i_3/O
                         net (fo=1, routed)           0.000    27.217    v/s/number_reg[3]_i_7_0[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.367    27.584 r  v/s/digit0__243_carry__6/CO[1]
                         net (fo=4, routed)           0.441    28.025    v/s/digit0__243_carry__6_i_4[0]
    SLICE_X34Y43         LUT5 (Prop_lut5_I1_O)        0.249    28.274 r  v/s/number_reg[3]_i_5/O
                         net (fo=5, routed)           0.989    29.263    u/number_reg[3]_i_1_1
    SLICE_X47Y48         LUT5 (Prop_lut5_I4_O)        0.097    29.360 r  u/number_reg[3]_i_4/O
                         net (fo=1, routed)           0.379    29.739    u/number_reg[3]_i_4_n_0
    SLICE_X47Y46         LUT3 (Prop_lut3_I2_O)        0.105    29.844 r  u/number_reg[3]_i_1/O
                         net (fo=1, routed)           0.596    30.440    v/s/D[3]
    SLICE_X33Y46         LDCE                                         r  v/s/number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.255ns  (logic 7.425ns (31.928%)  route 15.830ns (68.072%))
  Logic Levels:           33  (CARRY4=16 LUT2=4 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.225     4.104    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.341     4.445 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.960     5.405    v/vga_sync_unit/x[6]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.097     5.502 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.804    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X28Y30         LUT5 (Prop_lut5_I1_O)        0.097     5.901 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.706     6.607    v/vga_sync_unit/DI[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     6.704 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.704    v/vga_sync_unit_n_176
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.083 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.083    v/x0__1_carry__1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.263 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.204     8.468    v/x0__1_carry__2_n_5
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.217     8.685 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.685    v/x0__35_carry_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.984 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    v/x0__35_carry_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.165 r  v/x0__35_carry__0/O[2]
                         net (fo=65, routed)          1.042    10.207    v/vga_sync_unit/count_reg[15]_2[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.230    10.437 r  v/vga_sync_unit/x0__52_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.437    v/vga_sync_unit_n_181
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.236    10.673 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.073    11.746    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.237    11.983 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          0.845    12.828    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.097    12.925 f  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.359    14.284    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.097    14.381 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         1.911    16.291    v/vga_sync_unit/digit1[3]
    SLICE_X29Y21         LUT4 (Prop_lut4_I3_O)        0.097    16.388 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.388    v/s/col__91_carry_i_4_0[1]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.800 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.800    v/s/col_carry__0_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.973 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.713    17.687    v/s/col_carry__1_n_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.240    17.927 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.320    18.246    v/s/col__91_carry__0_i_3_n_0
    SLICE_X30Y22         LUT4 (Prop_lut4_I0_O)        0.234    18.480 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.480    v/s/col__91_carry__0_i_7_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.882 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.882    v/s/col__91_carry__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.974 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.974    v/s/col__91_carry__1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.066 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.007    19.074    v/s/col__91_carry__2_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    19.231 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.466    19.697    v/s/col__91_carry__3_n_7
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.223    19.920 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.535    v/s/col__133_carry__0_i_3_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.239    20.774 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.774    v/s/col__133_carry__0_i_7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.186 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    v/s/col__133_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.275 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.275    v/s/col__133_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.434 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.437    21.871    v/s/col__133_carry__2_n_7
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.414    22.285 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           1.001    23.286    v/vga_sync_unit/col__169_carry[0]
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.209    23.495 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    23.495    v/s/rgb_reg[11]_i_5_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    23.927 r  v/s/col__169_carry/O[2]
                         net (fo=3, routed)           0.837    24.764    v/s/h_count_reg_reg[9]_1[2]
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.233    24.997 r  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.612    25.609    v/vga_sync_unit/rgb_reg_reg[11]_1
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.234    25.843 r  v/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.192    26.035    v/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.097    26.132 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           1.227    27.359    v/s/rgb_reg_reg[11]_0
    SLICE_X38Y41         FDSE                                         r  v/s/rgb_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.156ns  (logic 7.425ns (32.065%)  route 15.731ns (67.935%))
  Logic Levels:           33  (CARRY4=16 LUT2=4 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.225     4.104    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.341     4.445 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.960     5.405    v/vga_sync_unit/x[6]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.097     5.502 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.804    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X28Y30         LUT5 (Prop_lut5_I1_O)        0.097     5.901 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.706     6.607    v/vga_sync_unit/DI[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     6.704 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.704    v/vga_sync_unit_n_176
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.083 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.083    v/x0__1_carry__1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.263 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.204     8.468    v/x0__1_carry__2_n_5
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.217     8.685 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.685    v/x0__35_carry_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.984 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    v/x0__35_carry_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.165 r  v/x0__35_carry__0/O[2]
                         net (fo=65, routed)          1.042    10.207    v/vga_sync_unit/count_reg[15]_2[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.230    10.437 r  v/vga_sync_unit/x0__52_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.437    v/vga_sync_unit_n_181
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.236    10.673 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.073    11.746    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.237    11.983 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          0.845    12.828    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.097    12.925 f  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.359    14.284    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.097    14.381 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         1.911    16.291    v/vga_sync_unit/digit1[3]
    SLICE_X29Y21         LUT4 (Prop_lut4_I3_O)        0.097    16.388 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.388    v/s/col__91_carry_i_4_0[1]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.800 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.800    v/s/col_carry__0_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.973 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.713    17.687    v/s/col_carry__1_n_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.240    17.927 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.320    18.246    v/s/col__91_carry__0_i_3_n_0
    SLICE_X30Y22         LUT4 (Prop_lut4_I0_O)        0.234    18.480 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.480    v/s/col__91_carry__0_i_7_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.882 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.882    v/s/col__91_carry__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.974 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.974    v/s/col__91_carry__1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.066 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.007    19.074    v/s/col__91_carry__2_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    19.231 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.466    19.697    v/s/col__91_carry__3_n_7
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.223    19.920 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.535    v/s/col__133_carry__0_i_3_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.239    20.774 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.774    v/s/col__133_carry__0_i_7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.186 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    v/s/col__133_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.275 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.275    v/s/col__133_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.434 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.437    21.871    v/s/col__133_carry__2_n_7
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.414    22.285 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           1.001    23.286    v/vga_sync_unit/col__169_carry[0]
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.209    23.495 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    23.495    v/s/rgb_reg[11]_i_5_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    23.927 r  v/s/col__169_carry/O[2]
                         net (fo=3, routed)           0.837    24.764    v/s/h_count_reg_reg[9]_1[2]
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.233    24.997 r  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.612    25.609    v/vga_sync_unit/rgb_reg_reg[11]_1
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.234    25.843 r  v/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.192    26.035    v/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.097    26.132 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           1.128    27.260    v/s/rgb_reg_reg[11]_0
    SLICE_X30Y46         FDSE                                         r  v/s/rgb_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[7]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.941ns  (logic 7.425ns (32.365%)  route 15.516ns (67.635%))
  Logic Levels:           33  (CARRY4=16 LUT2=4 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.225     4.104    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.341     4.445 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.960     5.405    v/vga_sync_unit/x[6]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.097     5.502 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.804    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X28Y30         LUT5 (Prop_lut5_I1_O)        0.097     5.901 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.706     6.607    v/vga_sync_unit/DI[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     6.704 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.704    v/vga_sync_unit_n_176
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.083 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.083    v/x0__1_carry__1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.263 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.204     8.468    v/x0__1_carry__2_n_5
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.217     8.685 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.685    v/x0__35_carry_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.984 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    v/x0__35_carry_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.165 r  v/x0__35_carry__0/O[2]
                         net (fo=65, routed)          1.042    10.207    v/vga_sync_unit/count_reg[15]_2[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.230    10.437 r  v/vga_sync_unit/x0__52_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.437    v/vga_sync_unit_n_181
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.236    10.673 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.073    11.746    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.237    11.983 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          0.845    12.828    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.097    12.925 f  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.359    14.284    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.097    14.381 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         1.911    16.291    v/vga_sync_unit/digit1[3]
    SLICE_X29Y21         LUT4 (Prop_lut4_I3_O)        0.097    16.388 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.388    v/s/col__91_carry_i_4_0[1]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.800 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.800    v/s/col_carry__0_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.973 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.713    17.687    v/s/col_carry__1_n_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.240    17.927 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.320    18.246    v/s/col__91_carry__0_i_3_n_0
    SLICE_X30Y22         LUT4 (Prop_lut4_I0_O)        0.234    18.480 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.480    v/s/col__91_carry__0_i_7_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.882 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.882    v/s/col__91_carry__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.974 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.974    v/s/col__91_carry__1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.066 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.007    19.074    v/s/col__91_carry__2_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    19.231 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.466    19.697    v/s/col__91_carry__3_n_7
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.223    19.920 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.535    v/s/col__133_carry__0_i_3_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.239    20.774 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.774    v/s/col__133_carry__0_i_7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.186 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    v/s/col__133_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.275 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.275    v/s/col__133_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.434 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.437    21.871    v/s/col__133_carry__2_n_7
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.414    22.285 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           1.001    23.286    v/vga_sync_unit/col__169_carry[0]
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.209    23.495 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    23.495    v/s/rgb_reg[11]_i_5_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    23.927 r  v/s/col__169_carry/O[2]
                         net (fo=3, routed)           0.837    24.764    v/s/h_count_reg_reg[9]_1[2]
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.233    24.997 r  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.612    25.609    v/vga_sync_unit/rgb_reg_reg[11]_1
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.234    25.843 r  v/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.192    26.035    v/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.097    26.132 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.913    27.046    v/s/rgb_reg_reg[11]_0
    SLICE_X28Y47         FDSE                                         r  v/s/rgb_reg_reg[7]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.938ns  (logic 7.425ns (32.370%)  route 15.513ns (67.630%))
  Logic Levels:           33  (CARRY4=16 LUT2=4 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.225     4.104    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.341     4.445 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.960     5.405    v/vga_sync_unit/x[6]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.097     5.502 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.804    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X28Y30         LUT5 (Prop_lut5_I1_O)        0.097     5.901 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.706     6.607    v/vga_sync_unit/DI[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     6.704 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.704    v/vga_sync_unit_n_176
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.083 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.083    v/x0__1_carry__1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.263 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.204     8.468    v/x0__1_carry__2_n_5
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.217     8.685 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.685    v/x0__35_carry_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.984 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    v/x0__35_carry_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.165 r  v/x0__35_carry__0/O[2]
                         net (fo=65, routed)          1.042    10.207    v/vga_sync_unit/count_reg[15]_2[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.230    10.437 r  v/vga_sync_unit/x0__52_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.437    v/vga_sync_unit_n_181
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.236    10.673 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.073    11.746    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.237    11.983 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          0.845    12.828    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.097    12.925 f  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.359    14.284    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.097    14.381 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         1.911    16.291    v/vga_sync_unit/digit1[3]
    SLICE_X29Y21         LUT4 (Prop_lut4_I3_O)        0.097    16.388 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.388    v/s/col__91_carry_i_4_0[1]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.800 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.800    v/s/col_carry__0_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.973 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.713    17.687    v/s/col_carry__1_n_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.240    17.927 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.320    18.246    v/s/col__91_carry__0_i_3_n_0
    SLICE_X30Y22         LUT4 (Prop_lut4_I0_O)        0.234    18.480 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.480    v/s/col__91_carry__0_i_7_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.882 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.882    v/s/col__91_carry__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.974 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.974    v/s/col__91_carry__1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.066 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.007    19.074    v/s/col__91_carry__2_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    19.231 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.466    19.697    v/s/col__91_carry__3_n_7
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.223    19.920 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.535    v/s/col__133_carry__0_i_3_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.239    20.774 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.774    v/s/col__133_carry__0_i_7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.186 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    v/s/col__133_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.275 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.275    v/s/col__133_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.434 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.437    21.871    v/s/col__133_carry__2_n_7
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.414    22.285 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           1.001    23.286    v/vga_sync_unit/col__169_carry[0]
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.209    23.495 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    23.495    v/s/rgb_reg[11]_i_5_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    23.927 r  v/s/col__169_carry/O[2]
                         net (fo=3, routed)           0.837    24.764    v/s/h_count_reg_reg[9]_1[2]
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.233    24.997 r  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.612    25.609    v/vga_sync_unit/rgb_reg_reg[11]_1
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.234    25.843 r  v/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.192    26.035    v/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.097    26.132 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.910    27.042    v/s/rgb_reg_reg[11]_0
    SLICE_X37Y40         FDSE                                         r  v/s/rgb_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.938ns  (logic 7.425ns (32.370%)  route 15.513ns (67.630%))
  Logic Levels:           33  (CARRY4=16 LUT2=4 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.225     4.104    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.341     4.445 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.960     5.405    v/vga_sync_unit/x[6]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.097     5.502 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.804    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X28Y30         LUT5 (Prop_lut5_I1_O)        0.097     5.901 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.706     6.607    v/vga_sync_unit/DI[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     6.704 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.704    v/vga_sync_unit_n_176
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.083 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.083    v/x0__1_carry__1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.263 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.204     8.468    v/x0__1_carry__2_n_5
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.217     8.685 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.685    v/x0__35_carry_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.984 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    v/x0__35_carry_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.165 r  v/x0__35_carry__0/O[2]
                         net (fo=65, routed)          1.042    10.207    v/vga_sync_unit/count_reg[15]_2[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.230    10.437 r  v/vga_sync_unit/x0__52_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.437    v/vga_sync_unit_n_181
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.236    10.673 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.073    11.746    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.237    11.983 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          0.845    12.828    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.097    12.925 f  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.359    14.284    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.097    14.381 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         1.911    16.291    v/vga_sync_unit/digit1[3]
    SLICE_X29Y21         LUT4 (Prop_lut4_I3_O)        0.097    16.388 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.388    v/s/col__91_carry_i_4_0[1]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.800 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.800    v/s/col_carry__0_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.973 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.713    17.687    v/s/col_carry__1_n_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.240    17.927 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.320    18.246    v/s/col__91_carry__0_i_3_n_0
    SLICE_X30Y22         LUT4 (Prop_lut4_I0_O)        0.234    18.480 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.480    v/s/col__91_carry__0_i_7_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.882 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.882    v/s/col__91_carry__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.974 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.974    v/s/col__91_carry__1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.066 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.007    19.074    v/s/col__91_carry__2_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    19.231 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.466    19.697    v/s/col__91_carry__3_n_7
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.223    19.920 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.535    v/s/col__133_carry__0_i_3_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.239    20.774 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.774    v/s/col__133_carry__0_i_7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.186 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    v/s/col__133_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.275 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.275    v/s/col__133_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.434 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.437    21.871    v/s/col__133_carry__2_n_7
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.414    22.285 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           1.001    23.286    v/vga_sync_unit/col__169_carry[0]
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.209    23.495 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    23.495    v/s/rgb_reg[11]_i_5_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    23.927 r  v/s/col__169_carry/O[2]
                         net (fo=3, routed)           0.837    24.764    v/s/h_count_reg_reg[9]_1[2]
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.233    24.997 r  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.612    25.609    v/vga_sync_unit/rgb_reg_reg[11]_1
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.234    25.843 r  v/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.192    26.035    v/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.097    26.132 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.910    27.042    v/s/rgb_reg_reg[11]_0
    SLICE_X37Y40         FDSE                                         r  v/s/rgb_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[5]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.646ns  (logic 7.425ns (32.787%)  route 15.221ns (67.213%))
  Logic Levels:           33  (CARRY4=16 LUT2=4 LUT3=3 LUT4=4 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.225     4.104    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28         FDCE (Prop_fdce_C_Q)         0.341     4.445 f  v/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=27, routed)          0.960     5.405    v/vga_sync_unit/x[6]
    SLICE_X28Y30         LUT3 (Prop_lut3_I2_O)        0.097     5.502 f  v/vga_sync_unit/x0__1_carry__1_i_11/O
                         net (fo=1, routed)           0.302     5.804    v/vga_sync_unit/x0__1_carry__1_i_11_n_0
    SLICE_X28Y30         LUT5 (Prop_lut5_I1_O)        0.097     5.901 r  v/vga_sync_unit/x0__1_carry__1_i_4/O
                         net (fo=2, routed)           0.706     6.607    v/vga_sync_unit/DI[0]
    SLICE_X30Y30         LUT6 (Prop_lut6_I0_O)        0.097     6.704 r  v/vga_sync_unit/x0__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000     6.704    v/vga_sync_unit_n_176
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     7.083 r  v/x0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.083    v/x0__1_carry__1_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     7.263 r  v/x0__1_carry__2/O[2]
                         net (fo=18, routed)          1.204     8.468    v/x0__1_carry__2_n_5
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.217     8.685 r  v/x0__35_carry_i_1/O
                         net (fo=1, routed)           0.000     8.685    v/x0__35_carry_i_1_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.984 r  v/x0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.984    v/x0__35_carry_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.165 r  v/x0__35_carry__0/O[2]
                         net (fo=65, routed)          1.042    10.207    v/vga_sync_unit/count_reg[15]_2[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I2_O)        0.230    10.437 r  v/vga_sync_unit/x0__52_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.437    v/vga_sync_unit_n_181
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.236    10.673 r  v/x0__52_carry__0/CO[2]
                         net (fo=64, routed)          1.073    11.746    v/vga_sync_unit/count_reg[15]_1[0]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.237    11.983 r  v/vga_sync_unit/col_carry_i_9/O
                         net (fo=15, routed)          0.845    12.828    v/vga_sync_unit/col_carry_i_9_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.097    12.925 f  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          1.359    14.284    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.097    14.381 r  v/vga_sync_unit/digit0__183_carry_i_1/O
                         net (fo=148, routed)         1.911    16.291    v/vga_sync_unit/digit1[3]
    SLICE_X29Y21         LUT4 (Prop_lut4_I3_O)        0.097    16.388 r  v/vga_sync_unit/col_carry__0_i_7/O
                         net (fo=1, routed)           0.000    16.388    v/s/col__91_carry_i_4_0[1]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    16.800 r  v/s/col_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.800    v/s/col_carry__0_n_0
    SLICE_X29Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    16.973 r  v/s/col_carry__1/CO[2]
                         net (fo=2, routed)           0.713    17.687    v/s/col_carry__1_n_1
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.240    17.927 r  v/s/col__91_carry__0_i_3/O
                         net (fo=2, routed)           0.320    18.246    v/s/col__91_carry__0_i_3_n_0
    SLICE_X30Y22         LUT4 (Prop_lut4_I0_O)        0.234    18.480 r  v/s/col__91_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.480    v/s/col__91_carry__0_i_7_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    18.882 r  v/s/col__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.882    v/s/col__91_carry__0_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    18.974 r  v/s/col__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.974    v/s/col__91_carry__1_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    19.066 r  v/s/col__91_carry__2/CO[3]
                         net (fo=1, routed)           0.007    19.074    v/s/col__91_carry__2_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    19.231 r  v/s/col__91_carry__3/O[0]
                         net (fo=2, routed)           0.466    19.697    v/s/col__91_carry__3_n_7
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.223    19.920 r  v/s/col__133_carry__0_i_3/O
                         net (fo=2, routed)           0.615    20.535    v/s/col__133_carry__0_i_3_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.239    20.774 r  v/s/col__133_carry__0_i_7/O
                         net (fo=1, routed)           0.000    20.774    v/s/col__133_carry__0_i_7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    21.186 r  v/s/col__133_carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.186    v/s/col__133_carry__0_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.275 r  v/s/col__133_carry__1/CO[3]
                         net (fo=1, routed)           0.000    21.275    v/s/col__133_carry__1_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    21.434 r  v/s/col__133_carry__2/O[0]
                         net (fo=2, routed)           0.437    21.871    v/s/col__133_carry__2_n_7
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.414    22.285 r  v/s/col__164_carry/O[0]
                         net (fo=1, routed)           1.001    23.286    v/vga_sync_unit/col__169_carry[0]
    SLICE_X34Y35         LUT6 (Prop_lut6_I5_O)        0.209    23.495 r  v/vga_sync_unit/col__169_carry_i_5/O
                         net (fo=1, routed)           0.000    23.495    v/s/rgb_reg[11]_i_5_0[1]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432    23.927 r  v/s/col__169_carry/O[2]
                         net (fo=3, routed)           0.837    24.764    v/s/h_count_reg_reg[9]_1[2]
    SLICE_X34Y46         LUT3 (Prop_lut3_I2_O)        0.233    24.997 r  v/s/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.612    25.609    v/vga_sync_unit/rgb_reg_reg[11]_1
    SLICE_X33Y47         LUT6 (Prop_lut6_I3_O)        0.234    25.843 r  v/vga_sync_unit/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.192    26.035    v/vga_sync_unit/rgb_reg[11]_i_3_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.097    26.132 r  v/vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=9, routed)           0.618    26.750    v/s/rgb_reg_reg[11]_0
    SLICE_X34Y44         FDSE                                         r  v/s/rgb_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.144ns  (logic 0.294ns (25.697%)  route 0.850ns (74.303%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554     1.437    v/vga_sync_unit/CLK
    SLICE_X28Y29         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          0.618     2.196    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X36Y35         LUT4 (Prop_lut4_I1_O)        0.046     2.242 r  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=21, routed)          0.232     2.474    v/vga_sync_unit/h_count_reg_reg[9]_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.107     2.581 r  v/vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.581    v/s/rgb_reg_reg[2]_0
    SLICE_X37Y40         FDSE                                         r  v/s/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.145ns  (logic 0.294ns (25.675%)  route 0.851ns (74.325%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554     1.437    v/vga_sync_unit/CLK
    SLICE_X28Y29         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          0.618     2.196    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X36Y35         LUT4 (Prop_lut4_I1_O)        0.046     2.242 r  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=21, routed)          0.233     2.475    v/vga_sync_unit/h_count_reg_reg[9]_0
    SLICE_X37Y40         LUT5 (Prop_lut5_I2_O)        0.107     2.582 r  v/vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.582    v/s/rgb_reg_reg[0]_0
    SLICE_X37Y40         FDSE                                         r  v/s/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.215ns  (logic 0.294ns (24.201%)  route 0.921ns (75.799%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554     1.437    v/vga_sync_unit/CLK
    SLICE_X28Y29         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          0.618     2.196    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X36Y35         LUT4 (Prop_lut4_I1_O)        0.046     2.242 r  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=21, routed)          0.303     2.545    v/vga_sync_unit/h_count_reg_reg[9]_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I2_O)        0.107     2.652 r  v/vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.652    v/s/rgb_reg_reg[3]_0
    SLICE_X38Y41         FDSE                                         r  v/s/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.321ns  (logic 0.408ns (30.887%)  route 0.913ns (69.113%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    v/vga_sync_unit/CLK
    SLICE_X36Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  v/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.359     1.944    v/vga_sync_unit/y[5]
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.989 r  v/vga_sync_unit/y0__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.989    v/vga_sync_unit_n_87
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.059 r  v/y0__1_carry__2/O[0]
                         net (fo=8, routed)           0.331     2.390    v/vga_sync_unit/O[0]
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.107     2.497 f  v/vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=12, routed)          0.223     2.720    v/vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I0_O)        0.045     2.765 r  v/vga_sync_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.765    v/s/rgb_reg_reg[5]_0
    SLICE_X34Y44         FDSE                                         r  v/s/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.322ns  (logic 0.408ns (30.860%)  route 0.914ns (69.140%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    v/vga_sync_unit/CLK
    SLICE_X36Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  v/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.359     1.944    v/vga_sync_unit/y[5]
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.989 r  v/vga_sync_unit/y0__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.989    v/vga_sync_unit_n_87
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.059 r  v/y0__1_carry__2/O[0]
                         net (fo=8, routed)           0.331     2.390    v/vga_sync_unit/O[0]
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.107     2.497 f  v/vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=12, routed)          0.224     2.721    v/vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.766 r  v/vga_sync_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.766    v/s/rgb_reg_reg[4]_0
    SLICE_X30Y45         FDSE                                         r  v/s/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.326ns  (logic 0.408ns (30.767%)  route 0.918ns (69.233%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    v/vga_sync_unit/CLK
    SLICE_X36Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  v/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.359     1.944    v/vga_sync_unit/y[5]
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.989 r  v/vga_sync_unit/y0__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.989    v/vga_sync_unit_n_87
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.059 r  v/y0__1_carry__2/O[0]
                         net (fo=8, routed)           0.331     2.390    v/vga_sync_unit/O[0]
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.107     2.497 f  v/vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=12, routed)          0.228     2.725    v/vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X30Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.770 r  v/vga_sync_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.770    v/s/rgb_reg_reg[6]_0
    SLICE_X30Y45         FDSE                                         r  v/s/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.391ns  (logic 0.294ns (21.133%)  route 1.097ns (78.867%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554     1.437    v/vga_sync_unit/CLK
    SLICE_X28Y29         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          0.618     2.196    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X36Y35         LUT4 (Prop_lut4_I1_O)        0.046     2.242 r  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=21, routed)          0.479     2.721    v/vga_sync_unit/h_count_reg_reg[9]_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I2_O)        0.107     2.828 r  v/vga_sync_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     2.828    v/s/rgb_reg_reg[10]_0[1]
    SLICE_X32Y48         FDRE                                         r  v/s/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 0.406ns (27.855%)  route 1.052ns (72.145%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.439    v/vga_sync_unit/CLK
    SLICE_X28Y31         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  v/vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=32, routed)          0.308     1.888    v/vga_sync_unit/x[8]
    SLICE_X30Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.933 r  v/vga_sync_unit/x0__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.933    v/vga_sync_unit_n_66
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.003 r  v/x0__1_carry__2/O[0]
                         net (fo=32, routed)          0.335     2.338    v/vga_sync_unit/rgb_reg_reg[0][0]
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.105     2.443 r  v/vga_sync_unit/rgb_reg[10]_i_5/O
                         net (fo=93, routed)          0.409     2.852    v/vga_sync_unit/rgb_reg[10]_i_5_n_0
    SLICE_X30Y46         LUT5 (Prop_lut5_I3_O)        0.045     2.897 r  v/vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.897    v/s/rgb_reg_reg[1]_0
    SLICE_X30Y46         FDSE                                         r  v/s/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.454ns  (logic 0.408ns (28.057%)  route 1.046ns (71.943%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.561     1.444    v/vga_sync_unit/CLK
    SLICE_X36Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  v/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=24, routed)          0.359     1.944    v/vga_sync_unit/y[5]
    SLICE_X32Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.989 r  v/vga_sync_unit/y0__1_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.989    v/vga_sync_unit_n_87
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.059 r  v/y0__1_carry__2/O[0]
                         net (fo=8, routed)           0.331     2.390    v/vga_sync_unit/O[0]
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.107     2.497 f  v/vga_sync_unit/rgb_reg[10]_i_2/O
                         net (fo=12, routed)          0.356     2.853    v/vga_sync_unit/rgb_reg[10]_i_2_n_0
    SLICE_X28Y47         LUT5 (Prop_lut5_I0_O)        0.045     2.898 r  v/vga_sync_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.898    v/s/rgb_reg_reg[7]_0
    SLICE_X28Y47         FDSE                                         r  v/s/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v/vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v/s/rgb_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.474ns  (logic 0.294ns (19.949%)  route 1.180ns (80.051%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554     1.437    v/vga_sync_unit/CLK
    SLICE_X28Y29         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  v/vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=92, routed)          0.618     2.196    v/vga_sync_unit/h_count_reg_reg[9]_2[3]
    SLICE_X36Y35         LUT4 (Prop_lut4_I1_O)        0.046     2.242 r  v/vga_sync_unit/rgb_reg[10]_i_4/O
                         net (fo=21, routed)          0.562     2.804    v/vga_sync_unit/h_count_reg_reg[9]_0
    SLICE_X32Y48         LUT5 (Prop_lut5_I2_O)        0.107     2.911 r  v/vga_sync_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.911    v/s/rgb_reg_reg[10]_0[2]
    SLICE_X32Y48         FDRE                                         r  v/s/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/pixel_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 1.289ns (26.452%)  route 3.585ns (73.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          3.585     4.875    v/vga_sync_unit/SR[0]
    SLICE_X34Y47         FDCE                                         f  v/vga_sync_unit/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.134     3.860    v/vga_sync_unit/CLK
    SLICE_X34Y47         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/pixel_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.875ns  (logic 1.289ns (26.452%)  route 3.585ns (73.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          3.585     4.875    v/vga_sync_unit/SR[0]
    SLICE_X34Y47         FDCE                                         f  v/vga_sync_unit/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.134     3.860    v/vga_sync_unit/CLK
    SLICE_X34Y47         FDCE                                         r  v/vga_sync_unit/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.289ns (27.820%)  route 3.345ns (72.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          3.345     4.635    v/vga_sync_unit/SR[0]
    SLICE_X36Y39         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.135     3.861    v/vga_sync_unit/CLK
    SLICE_X36Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 1.289ns (27.840%)  route 3.342ns (72.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          3.342     4.631    v/vga_sync_unit/SR[0]
    SLICE_X37Y39         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.135     3.861    v/vga_sync_unit/CLK
    SLICE_X37Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.631ns  (logic 1.289ns (27.840%)  route 3.342ns (72.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          3.342     4.631    v/vga_sync_unit/SR[0]
    SLICE_X37Y39         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.135     3.861    v/vga_sync_unit/CLK
    SLICE_X37Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/vsync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.531ns  (logic 1.289ns (28.456%)  route 3.242ns (71.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          3.242     4.531    v/vga_sync_unit/SR[0]
    SLICE_X36Y38         FDCE                                         f  v/vga_sync_unit/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.134     3.860    v/vga_sync_unit/CLK
    SLICE_X36Y38         FDCE                                         r  v/vga_sync_unit/vsync_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.528ns  (logic 1.289ns (28.476%)  route 3.239ns (71.524%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          3.239     4.528    v/vga_sync_unit/SR[0]
    SLICE_X37Y38         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.134     3.860    v/vga_sync_unit/CLK
    SLICE_X37Y38         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.480ns  (logic 1.289ns (28.783%)  route 3.190ns (71.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          3.190     4.480    v/vga_sync_unit/SR[0]
    SLICE_X42Y39         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.137     3.863    v/vga_sync_unit/CLK
    SLICE_X42Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.480ns  (logic 1.289ns (28.783%)  route 3.190ns (71.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          3.190     4.480    v/vga_sync_unit/SR[0]
    SLICE_X42Y39         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.137     3.863    v/vga_sync_unit/CLK
    SLICE_X42Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.480ns  (logic 1.289ns (28.783%)  route 3.190ns (71.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          3.190     4.480    v/vga_sync_unit/SR[0]
    SLICE_X42Y39         FDCE                                         f  v/vga_sync_unit/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.137     3.863    v/vga_sync_unit/CLK
    SLICE_X42Y39         FDCE                                         r  v/vga_sync_unit/v_count_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.210ns (17.139%)  route 1.013ns (82.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.013     1.223    v/vga_sync_unit/SR[0]
    SLICE_X29Y28         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.210ns (17.139%)  route 1.013ns (82.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.013     1.223    v/vga_sync_unit/SR[0]
    SLICE_X29Y28         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.210ns (17.139%)  route 1.013ns (82.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.013     1.223    v/vga_sync_unit/SR[0]
    SLICE_X29Y28         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.210ns (17.139%)  route 1.013ns (82.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.013     1.223    v/vga_sync_unit/SR[0]
    SLICE_X29Y28         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.821     1.948    v/vga_sync_unit/CLK
    SLICE_X29Y28         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/hsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.210ns (16.121%)  route 1.090ns (83.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.090     1.300    v/vga_sync_unit/SR[0]
    SLICE_X29Y29         FDCE                                         f  v/vga_sync_unit/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.822     1.949    v/vga_sync_unit/CLK
    SLICE_X29Y29         FDCE                                         r  v/vga_sync_unit/hsync_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.210ns (16.081%)  route 1.093ns (83.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.093     1.303    v/vga_sync_unit/SR[0]
    SLICE_X28Y29         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.822     1.949    v/vga_sync_unit/CLK
    SLICE_X28Y29         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.210ns (16.081%)  route 1.093ns (83.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.093     1.303    v/vga_sync_unit/SR[0]
    SLICE_X28Y29         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.822     1.949    v/vga_sync_unit/CLK
    SLICE_X28Y29         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.210ns (16.081%)  route 1.093ns (83.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.093     1.303    v/vga_sync_unit/SR[0]
    SLICE_X28Y29         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.822     1.949    v/vga_sync_unit/CLK
    SLICE_X28Y29         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.210ns (15.576%)  route 1.136ns (84.424%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.136     1.345    v/vga_sync_unit/SR[0]
    SLICE_X28Y31         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.824     1.951    v/vga_sync_unit/CLK
    SLICE_X28Y31         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            v/vga_sync_unit/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.210ns (15.517%)  route 1.141ns (84.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=75, routed)          1.141     1.350    v/vga_sync_unit/SR[0]
    SLICE_X28Y30         FDCE                                         f  v/vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.823     1.950    v/vga_sync_unit/CLK
    SLICE_X28Y30         FDCE                                         r  v/vga_sync_unit/h_count_reg_reg[0]/C





