#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001622cd1a4f0 .scope module, "EX_stage_tb" "EX_stage_tb" 2 8;
 .timescale -9 -10;
v000001622cd7a570_0 .var "WB_sel_ex_out", 1 0;
v000001622cd7bd30_0 .net "alu_res_out", 31 0, v000001622cd16700_0;  1 drivers
v000001622cd7bdd0_0 .var "aluop_ex_out", 4 0;
v000001622cd7c940_0 .var "branch_jump_ex_out", 2 0;
v000001622cd7dd40_0 .net "branch_logic_out", 0 0, L_000001622cd0e730;  1 drivers
v000001622cd7d660_0 .var "clk", 0 0;
v000001622cd7d020_0 .var "data1_ex_out", 31 0;
v000001622cd7c120_0 .net "data1_mux_out", 31 0, L_000001622cd7db60;  1 drivers
v000001622cd7d340_0 .var "data1alusel_ex_out", 0 0;
v000001622cd7d7a0_0 .var "data2_ex_out", 31 0;
v000001622cd7cee0_0 .net "data2_mux_out", 31 0, L_000001622cd7c6c0;  1 drivers
v000001622cd7d3e0_0 .var "data2alusel_ex_out", 0 0;
v000001622cd7d5c0_0 .var "dest_addr_ex_out", 4 0;
v000001622cd7c080_0 .var "imm_ex_out", 31 0;
v000001622cd7d0c0_0 .var "pc_ex_out", 31 0;
v000001622cd7cc60_0 .var "read_write_ex_out", 3 0;
v000001622cd7d980_0 .var "reg_write_en_ex_out", 0 0;
v000001622cd7cd00_0 .var "rst", 0 0;
S_000001622cd1c430 .scope module, "alu_inst" "alu" 2 33, 3 5 0, S_000001622cd1a4f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
L_000001622cd0ef10/d .functor BUFZ 32, L_000001622cd7db60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001622cd0ef10 .delay 32 (10,10,10) L_000001622cd0ef10/d;
L_000001622cd0e880/d .functor XOR 32, L_000001622cd7db60, L_000001622cd7c6c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001622cd0e880 .delay 32 (10,10,10) L_000001622cd0e880/d;
L_000001622cd0e9d0/d .functor OR 32, L_000001622cd7db60, L_000001622cd7c6c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001622cd0e9d0 .delay 32 (10,10,10) L_000001622cd0e9d0/d;
L_000001622cd0e180/d .functor AND 32, L_000001622cd7db60, L_000001622cd7c6c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001622cd0e180 .delay 32 (10,10,10) L_000001622cd0e180/d;
v000001622cd163e0_0 .net "DATA1", 31 0, L_000001622cd7db60;  alias, 1 drivers
v000001622cd160c0_0 .net "DATA2", 31 0, L_000001622cd7c6c0;  alias, 1 drivers
v000001622cd16700_0 .var "RESULT", 31 0;
v000001622cd16a20_0 .net "SELECT", 4 0, v000001622cd7bdd0_0;  1 drivers
L_000001622ce40160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001622cd165c0_0 .net/2u *"_ivl_10", 31 0, L_000001622ce40160;  1 drivers
v000001622cd16160_0 .net *"_ivl_14", 0 0, L_000001622cd7c1c0;  1 drivers
L_000001622ce401a8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001622cd17a60_0 .net/2u *"_ivl_16", 31 0, L_000001622ce401a8;  1 drivers
L_000001622ce401f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001622cd168e0_0 .net/2u *"_ivl_18", 31 0, L_000001622ce401f0;  1 drivers
v000001622cd16980_0 .net *"_ivl_6", 0 0, L_000001622cd7cf80;  1 drivers
L_000001622ce40118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001622cd167a0_0 .net/2u *"_ivl_8", 31 0, L_000001622ce40118;  1 drivers
v000001622cd16200_0 .net "addData", 31 0, L_000001622cd7c9e0;  1 drivers
v000001622cd162a0_0 .net "andData", 31 0, L_000001622cd0e180;  1 drivers
v000001622cd16c00_0 .net "divData", 31 0, L_000001622cd7c300;  1 drivers
v000001622cd16de0_0 .net "divuData", 31 0, L_000001622cd7d480;  1 drivers
v000001622cd15ee0_0 .net "forwardData", 31 0, L_000001622cd0ef10;  1 drivers
v000001622cd17560_0 .net "mulData", 31 0, L_000001622cd7d200;  1 drivers
L_000001622ce40238 .delay 32 (30,30,30) L_000001622ce40238/d;
L_000001622ce40238/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001622cd16340_0 .net "mulhData", 31 0, L_000001622ce40238;  1 drivers
L_000001622ce40280 .delay 32 (30,30,30) L_000001622ce40280/d;
L_000001622ce40280/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001622cd16ac0_0 .net "mulhsuData", 31 0, L_000001622ce40280;  1 drivers
L_000001622ce402c8 .delay 32 (30,30,30) L_000001622ce402c8/d;
L_000001622ce402c8/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001622cd16ca0_0 .net "mulhuData", 31 0, L_000001622ce402c8;  1 drivers
v000001622cd16020_0 .net "orData", 31 0, L_000001622cd0e9d0;  1 drivers
v000001622cd171a0_0 .net "remData", 31 0, L_000001622cd7d520;  1 drivers
v000001622cd176a0_0 .net "remuData", 31 0, L_000001622cd7cb20;  1 drivers
v000001622cd16840_0 .net "sllData", 31 0, L_000001622cd7dde0;  1 drivers
v000001622cd17100_0 .net "sltData", 31 0, L_000001622cd7d2a0;  1 drivers
v000001622cd16480_0 .net "sltuData", 31 0, L_000001622cd7c260;  1 drivers
v000001622cd17740_0 .net "sraData", 31 0, L_000001622cd7dca0;  1 drivers
v000001622cd16e80_0 .net "srlData", 31 0, L_000001622cd7d160;  1 drivers
v000001622cd16520_0 .net "subData", 31 0, L_000001622cd7cda0;  1 drivers
v000001622cd16660_0 .net "xorData", 31 0, L_000001622cd0e880;  1 drivers
E_000001622cd109c0/0 .event anyedge, v000001622cd163e0_0, v000001622cd160c0_0, v000001622cd16a20_0, v000001622cd15ee0_0;
E_000001622cd109c0/1 .event anyedge, v000001622cd16200_0, v000001622cd16520_0, v000001622cd16840_0, v000001622cd17100_0;
E_000001622cd109c0/2 .event anyedge, v000001622cd16480_0, v000001622cd16660_0, v000001622cd16e80_0, v000001622cd17740_0;
E_000001622cd109c0/3 .event anyedge, v000001622cd16020_0, v000001622cd162a0_0, v000001622cd17560_0, v000001622cd16340_0;
E_000001622cd109c0/4 .event anyedge, v000001622cd16ac0_0, v000001622cd16ca0_0, v000001622cd16c00_0, v000001622cd16de0_0;
E_000001622cd109c0/5 .event anyedge, v000001622cd171a0_0, v000001622cd176a0_0;
E_000001622cd109c0 .event/or E_000001622cd109c0/0, E_000001622cd109c0/1, E_000001622cd109c0/2, E_000001622cd109c0/3, E_000001622cd109c0/4, E_000001622cd109c0/5;
L_000001622cd7c9e0 .delay 32 (20,20,20) L_000001622cd7c9e0/d;
L_000001622cd7c9e0/d .arith/sum 32, L_000001622cd7db60, L_000001622cd7c6c0;
L_000001622cd7cda0 .delay 32 (20,20,20) L_000001622cd7cda0/d;
L_000001622cd7cda0/d .arith/sub 32, L_000001622cd7db60, L_000001622cd7c6c0;
L_000001622cd7cf80 .cmp/gt.s 32, L_000001622cd7c6c0, L_000001622cd7db60;
L_000001622cd7d2a0 .delay 32 (10,10,10) L_000001622cd7d2a0/d;
L_000001622cd7d2a0/d .functor MUXZ 32, L_000001622ce40160, L_000001622ce40118, L_000001622cd7cf80, C4<>;
L_000001622cd7c1c0 .cmp/gt 32, L_000001622cd7c6c0, L_000001622cd7db60;
L_000001622cd7c260 .delay 32 (10,10,10) L_000001622cd7c260/d;
L_000001622cd7c260/d .functor MUXZ 32, L_000001622ce401f0, L_000001622ce401a8, L_000001622cd7c1c0, C4<>;
L_000001622cd7dde0 .delay 32 (10,10,10) L_000001622cd7dde0/d;
L_000001622cd7dde0/d .shift/l 32, L_000001622cd7db60, L_000001622cd7c6c0;
L_000001622cd7d160 .delay 32 (10,10,10) L_000001622cd7d160/d;
L_000001622cd7d160/d .shift/r 32, L_000001622cd7db60, L_000001622cd7c6c0;
L_000001622cd7dca0 .delay 32 (10,10,10) L_000001622cd7dca0/d;
L_000001622cd7dca0/d .shift/r 32, L_000001622cd7db60, L_000001622cd7c6c0;
L_000001622cd7d200 .delay 32 (30,30,30) L_000001622cd7d200/d;
L_000001622cd7d200/d .arith/mult 32, L_000001622cd7db60, L_000001622cd7c6c0;
L_000001622cd7c300 .delay 32 (30,30,30) L_000001622cd7c300/d;
L_000001622cd7c300/d .arith/div 32, L_000001622cd7db60, L_000001622cd7c6c0;
L_000001622cd7d480 .delay 32 (30,30,30) L_000001622cd7d480/d;
L_000001622cd7d480/d .arith/div 32, L_000001622cd7db60, L_000001622cd7c6c0;
L_000001622cd7d520 .delay 32 (30,30,30) L_000001622cd7d520/d;
L_000001622cd7d520/d .arith/mod 32, L_000001622cd7db60, L_000001622cd7c6c0;
L_000001622cd7cb20 .delay 32 (30,30,30) L_000001622cd7cb20/d;
L_000001622cd7cb20/d .arith/mod 32, L_000001622cd7db60, L_000001622cd7c6c0;
S_000001622cd1c5c0 .scope module, "branch_logic_inst" "branch_logic" 2 40, 4 3 0, S_000001622cd1a4f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 1 "out";
L_000001622cd0e1f0 .functor AND 1, L_000001622cd7d8e0, L_000001622cd7ce40, C4<1>, C4<1>;
L_000001622cd0e960 .functor AND 1, L_000001622cd7d700, L_000001622cd7d840, C4<1>, C4<1>;
L_000001622cd0e8f0 .functor OR 1, L_000001622cd0e1f0, L_000001622cd0e960, C4<0>, C4<0>;
L_000001622cd0e650 .functor AND 1, L_000001622cd7c580, L_000001622cd7de80, C4<1>, C4<1>;
L_000001622cd0e490 .functor OR 1, L_000001622cd0e8f0, L_000001622cd0e650, C4<0>, C4<0>;
L_000001622cd0e2d0 .functor AND 1, L_000001622cd7cbc0, L_000001622cd7dc00, C4<1>, C4<1>;
L_000001622cd0e7a0 .functor OR 1, L_000001622cd0e490, L_000001622cd0e2d0, C4<0>, C4<0>;
L_000001622cd0ea40 .functor AND 1, L_000001622cd7c3a0, L_000001622cd7da20, C4<1>, C4<1>;
L_000001622cd0e340 .functor OR 1, L_000001622cd0e7a0, L_000001622cd0ea40, C4<0>, C4<0>;
L_000001622cd0e3b0 .functor AND 1, L_000001622cd7dac0, L_000001622cd7c440, C4<1>, C4<1>;
L_000001622cd0e730 .functor OR 1, L_000001622cd0e340, L_000001622cd0e3b0, C4<0>, C4<0>;
L_000001622ce40310 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001622cd16f20_0 .net/2u *"_ivl_0", 2 0, L_000001622ce40310;  1 drivers
v000001622cd16fc0_0 .net *"_ivl_10", 0 0, L_000001622cd7d700;  1 drivers
v000001622cd17060_0 .net *"_ivl_12", 0 0, L_000001622cd7d840;  1 drivers
v000001622cd17240_0 .net *"_ivl_15", 0 0, L_000001622cd0e960;  1 drivers
v000001622cd172e0_0 .net *"_ivl_17", 0 0, L_000001622cd0e8f0;  1 drivers
L_000001622ce403a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001622cd17380_0 .net/2u *"_ivl_18", 2 0, L_000001622ce403a0;  1 drivers
v000001622cd17420_0 .net *"_ivl_2", 0 0, L_000001622cd7d8e0;  1 drivers
v000001622cd17600_0 .net *"_ivl_20", 0 0, L_000001622cd7c580;  1 drivers
v000001622cd177e0_0 .net *"_ivl_22", 0 0, L_000001622cd7de80;  1 drivers
v000001622cd174c0_0 .net *"_ivl_25", 0 0, L_000001622cd0e650;  1 drivers
v000001622cd17920_0 .net *"_ivl_27", 0 0, L_000001622cd0e490;  1 drivers
L_000001622ce403e8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001622cd15d00_0 .net/2u *"_ivl_28", 2 0, L_000001622ce403e8;  1 drivers
v000001622cd179c0_0 .net *"_ivl_30", 0 0, L_000001622cd7cbc0;  1 drivers
v000001622cd17b00_0 .net *"_ivl_32", 0 0, L_000001622cd7dc00;  1 drivers
v000001622cd17ba0_0 .net *"_ivl_35", 0 0, L_000001622cd0e2d0;  1 drivers
v000001622cd15e40_0 .net *"_ivl_37", 0 0, L_000001622cd0e7a0;  1 drivers
L_000001622ce40430 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v000001622cd7a6b0_0 .net/2u *"_ivl_38", 2 0, L_000001622ce40430;  1 drivers
v000001622cd7ad90_0 .net *"_ivl_4", 0 0, L_000001622cd7ce40;  1 drivers
v000001622cd7a250_0 .net *"_ivl_40", 0 0, L_000001622cd7c3a0;  1 drivers
v000001622cd7bbf0_0 .net *"_ivl_42", 0 0, L_000001622cd7da20;  1 drivers
v000001622cd7ba10_0 .net *"_ivl_45", 0 0, L_000001622cd0ea40;  1 drivers
v000001622cd7be70_0 .net *"_ivl_47", 0 0, L_000001622cd0e340;  1 drivers
L_000001622ce40478 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v000001622cd7a070_0 .net/2u *"_ivl_48", 2 0, L_000001622ce40478;  1 drivers
v000001622cd7a9d0_0 .net *"_ivl_50", 0 0, L_000001622cd7dac0;  1 drivers
v000001622cd7bf10_0 .net *"_ivl_52", 0 0, L_000001622cd7c440;  1 drivers
v000001622cd7b470_0 .net *"_ivl_55", 0 0, L_000001622cd0e3b0;  1 drivers
v000001622cd7b1f0_0 .net *"_ivl_7", 0 0, L_000001622cd0e1f0;  1 drivers
L_000001622ce40358 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001622cd7bb50_0 .net/2u *"_ivl_8", 2 0, L_000001622ce40358;  1 drivers
v000001622cd7b3d0_0 .net "data1", 31 0, v000001622cd7d020_0;  1 drivers
v000001622cd7acf0_0 .net "data2", 31 0, v000001622cd7d7a0_0;  1 drivers
v000001622cd7a430_0 .net "op", 2 0, v000001622cd7c940_0;  1 drivers
v000001622cd7ae30_0 .net "out", 0 0, L_000001622cd0e730;  alias, 1 drivers
L_000001622cd7d8e0 .cmp/eq 3, v000001622cd7c940_0, L_000001622ce40310;
L_000001622cd7ce40 .cmp/eq 32, v000001622cd7d020_0, v000001622cd7d7a0_0;
L_000001622cd7d700 .cmp/eq 3, v000001622cd7c940_0, L_000001622ce40358;
L_000001622cd7d840 .cmp/ne 32, v000001622cd7d020_0, v000001622cd7d7a0_0;
L_000001622cd7c580 .cmp/eq 3, v000001622cd7c940_0, L_000001622ce403a0;
L_000001622cd7de80 .cmp/gt 32, v000001622cd7d7a0_0, v000001622cd7d020_0;
L_000001622cd7cbc0 .cmp/eq 3, v000001622cd7c940_0, L_000001622ce403e8;
L_000001622cd7dc00 .cmp/ge 32, v000001622cd7d020_0, v000001622cd7d7a0_0;
L_000001622cd7c3a0 .cmp/eq 3, v000001622cd7c940_0, L_000001622ce40430;
L_000001622cd7da20 .cmp/gt 32, v000001622cd7d7a0_0, v000001622cd7d020_0;
L_000001622cd7dac0 .cmp/eq 3, v000001622cd7c940_0, L_000001622ce40478;
L_000001622cd7c440 .cmp/ge 32, v000001622cd7d020_0, v000001622cd7d7a0_0;
S_000001622cd1b8e0 .scope module, "data1_mux" "mux_32b_2to1" 2 19, 5 1 0, S_000001622cd1a4f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_000001622ce40088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001622cd0e110 .functor XNOR 1, v000001622cd7d340_0, L_000001622ce40088, C4<0>, C4<0>;
v000001622cd7a750_0 .net/2u *"_ivl_0", 0 0, L_000001622ce40088;  1 drivers
v000001622cd7bab0_0 .net *"_ivl_2", 0 0, L_000001622cd0e110;  1 drivers
v000001622cd7a2f0_0 .net "a", 31 0, v000001622cd7d020_0;  alias, 1 drivers
v000001622cd7aed0_0 .net "b", 31 0, v000001622cd7d0c0_0;  1 drivers
v000001622cd7af70_0 .net "out", 31 0, L_000001622cd7db60;  alias, 1 drivers
v000001622cd7a110_0 .net "sel", 0 0, v000001622cd7d340_0;  1 drivers
L_000001622cd7db60 .functor MUXZ 32, v000001622cd7d020_0, v000001622cd7d0c0_0, L_000001622cd0e110, C4<>;
S_000001622cd1ba70 .scope module, "data2_mux" "mux_32b_2to1" 2 26, 5 1 0, S_000001622cd1a4f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_000001622ce400d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001622cd0eea0 .functor XNOR 1, v000001622cd7d3e0_0, L_000001622ce400d0, C4<0>, C4<0>;
v000001622cd7a1b0_0 .net/2u *"_ivl_0", 0 0, L_000001622ce400d0;  1 drivers
v000001622cd7b010_0 .net *"_ivl_2", 0 0, L_000001622cd0eea0;  1 drivers
v000001622cd7b0b0_0 .net "a", 31 0, v000001622cd7d7a0_0;  alias, 1 drivers
v000001622cd7a390_0 .net "b", 31 0, v000001622cd7c080_0;  1 drivers
v000001622cd7b150_0 .net "out", 31 0, L_000001622cd7c6c0;  alias, 1 drivers
v000001622cd7a4d0_0 .net "sel", 0 0, v000001622cd7d3e0_0;  1 drivers
L_000001622cd7c6c0 .functor MUXZ 32, v000001622cd7d7a0_0, v000001622cd7c080_0, L_000001622cd0eea0, C4<>;
S_000001622ccf5650 .scope module, "ex_mem_pipeline_reg_inst" "ex_mem_pipeline_reg" 2 47, 6 1 0, S_000001622cd1a4f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_ex_in";
    .port_info 3 /INPUT 32 "pc_ex_in";
    .port_info 4 /INPUT 32 "alu_result_ex_in";
    .port_info 5 /INPUT 32 "read_data2_ex_in";
    .port_info 6 /INPUT 32 "imm_ex_in";
    .port_info 7 /INPUT 5 "dest_addr_ex_in";
    .port_info 8 /INPUT 4 "read_write_ex_in";
    .port_info 9 /INPUT 2 "WB_sel_ex_in";
    .port_info 10 /OUTPUT 1 "reg_write_mem_out";
    .port_info 11 /OUTPUT 32 "pc_mem_out";
    .port_info 12 /OUTPUT 32 "alu_result_mem_out";
    .port_info 13 /OUTPUT 32 "read_data2_mem_out";
    .port_info 14 /OUTPUT 32 "imm_mem_out";
    .port_info 15 /OUTPUT 5 "dest_addr_mem_out";
    .port_info 16 /OUTPUT 4 "read_write_mem_out";
    .port_info 17 /OUTPUT 2 "WB_sel_mem_out";
v000001622cd7ac50_0 .net "WB_sel_ex_in", 1 0, v000001622cd7a570_0;  1 drivers
v000001622cd7b290_0 .var "WB_sel_mem_out", 1 0;
v000001622cd7b330_0 .net "alu_result_ex_in", 31 0, v000001622cd16700_0;  alias, 1 drivers
v000001622cd7a610_0 .var "alu_result_mem_out", 31 0;
v000001622cd7a7f0_0 .net "clk", 0 0, v000001622cd7d660_0;  1 drivers
v000001622cd7b830_0 .net "dest_addr_ex_in", 4 0, v000001622cd7d5c0_0;  1 drivers
v000001622cd7b510_0 .var "dest_addr_mem_out", 4 0;
v000001622cd7b5b0_0 .net "imm_ex_in", 31 0, v000001622cd7c080_0;  alias, 1 drivers
v000001622cd7b650_0 .var "imm_mem_out", 31 0;
v000001622cd7b8d0_0 .net "pc_ex_in", 31 0, v000001622cd7d0c0_0;  alias, 1 drivers
v000001622cd7a930_0 .var "pc_mem_out", 31 0;
v000001622cd7bc90_0 .net "read_data2_ex_in", 31 0, L_000001622cd7c6c0;  alias, 1 drivers
v000001622cd7a890_0 .var "read_data2_mem_out", 31 0;
v000001622cd7b970_0 .net "read_write_ex_in", 3 0, v000001622cd7cc60_0;  1 drivers
v000001622cd7aa70_0 .var "read_write_mem_out", 3 0;
v000001622cd7ab10_0 .net "reg_write_ex_in", 0 0, v000001622cd7d980_0;  1 drivers
v000001622cd7b6f0_0 .var "reg_write_mem_out", 0 0;
v000001622cd7abb0_0 .net "rst", 0 0, v000001622cd7cd00_0;  1 drivers
E_000001622cd10d40 .event posedge, v000001622cd7abb0_0, v000001622cd7a7f0_0;
    .scope S_000001622cd1c430;
T_0 ;
    %wait E_000001622cd109c0;
    %vpi_call 3 45 "$display", "DATA1 = %h, DATA2 = %h, SELECT = %h", v000001622cd163e0_0, v000001622cd160c0_0, v000001622cd16a20_0 {0 0 0};
    %load/vec4 v000001622cd16a20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.0 ;
    %load/vec4 v000001622cd15ee0_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.1 ;
    %load/vec4 v000001622cd16200_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.2 ;
    %load/vec4 v000001622cd16520_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.3 ;
    %load/vec4 v000001622cd16840_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.4 ;
    %load/vec4 v000001622cd17100_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.5 ;
    %load/vec4 v000001622cd16480_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.6 ;
    %load/vec4 v000001622cd16660_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.7 ;
    %load/vec4 v000001622cd16e80_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.8 ;
    %load/vec4 v000001622cd17740_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.9 ;
    %load/vec4 v000001622cd16020_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.10 ;
    %load/vec4 v000001622cd162a0_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.11 ;
    %load/vec4 v000001622cd17560_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.12 ;
    %load/vec4 v000001622cd16340_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.13 ;
    %load/vec4 v000001622cd16ac0_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.14 ;
    %load/vec4 v000001622cd16ca0_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.15 ;
    %load/vec4 v000001622cd16c00_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.16 ;
    %load/vec4 v000001622cd16de0_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.17 ;
    %load/vec4 v000001622cd171a0_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.18 ;
    %load/vec4 v000001622cd176a0_0;
    %store/vec4 v000001622cd16700_0, 0, 32;
    %jmp T_0.20;
T_0.20 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001622ccf5650;
T_1 ;
    %wait E_000001622cd10d40;
    %load/vec4 v000001622cd7abb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001622cd7b6f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001622cd7b510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001622cd7a930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001622cd7a610_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001622cd7a890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001622cd7b650_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001622cd7aa70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001622cd7b290_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001622cd7ab10_0;
    %assign/vec4 v000001622cd7b6f0_0, 0;
    %load/vec4 v000001622cd7b830_0;
    %assign/vec4 v000001622cd7b510_0, 0;
    %load/vec4 v000001622cd7b8d0_0;
    %assign/vec4 v000001622cd7a930_0, 0;
    %load/vec4 v000001622cd7b330_0;
    %assign/vec4 v000001622cd7a610_0, 0;
    %load/vec4 v000001622cd7bc90_0;
    %assign/vec4 v000001622cd7a890_0, 0;
    %load/vec4 v000001622cd7b5b0_0;
    %assign/vec4 v000001622cd7b650_0, 0;
    %load/vec4 v000001622cd7b970_0;
    %assign/vec4 v000001622cd7aa70_0, 0;
    %load/vec4 v000001622cd7ac50_0;
    %assign/vec4 v000001622cd7b290_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001622cd1a4f0;
T_2 ;
    %vpi_call 2 69 "$dumpfile", "EX_stage_tb.vcd" {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001622cd1a4f0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001622cd7d660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001622cd7cd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001622cd7d340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001622cd7d3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001622cd7d980_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001622cd7d0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001622cd7d020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001622cd7d7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001622cd7c080_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001622cd7d5c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001622cd7bdd0_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001622cd7c940_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001622cd7cc60_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001622cd7a570_0, 0, 2;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001622cd7cd00_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001622cd7d020_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001622cd7d7a0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001622cd7bdd0_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 97 "$display", "Test case 1: ALU ADD operation" {0 0 0};
    %vpi_call 2 98 "$display", "data1_ex_out = %h, data2_ex_out = %h, alu_res_out = %h", v000001622cd7c120_0, v000001622cd7d7a0_0, v000001622cd7bd30_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001622cd7d020_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001622cd7c080_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001622cd7d3e0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001622cd7bdd0_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 107 "$display", "Test case 2: ALU SUB operation with immediate" {0 0 0};
    %vpi_call 2 108 "$display", "data1_ex_out = %h, imm_ex_out = %h, alu_res_out = %h", v000001622cd7d020_0, v000001622cd7c080_0, v000001622cd7bd30_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001622cd7d020_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000001622cd7d7a0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001622cd7c940_0, 0, 3;
    %delay 100, 0;
    %vpi_call 2 116 "$display", "Test case 3: Branch logic BEQ" {0 0 0};
    %vpi_call 2 117 "$display", "data1_ex_out = %h, data2_ex_out = %h, branch_logic_out = %b", v000001622cd7d020_0, v000001622cd7d7a0_0, v000001622cd7dd40_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001622cd7d020_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001622cd7d7a0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001622cd7c940_0, 0, 3;
    %delay 100, 0;
    %vpi_call 2 125 "$display", "Test case 4: Branch logic BNE" {0 0 0};
    %vpi_call 2 126 "$display", "data1_ex_out = %h, data2_ex_out = %h, branch_logic_out = %b", v000001622cd7d020_0, v000001622cd7d7a0_0, v000001622cd7dd40_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 129 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001622cd1a4f0;
T_3 ;
    %delay 50, 0;
    %load/vec4 v000001622cd7d660_0;
    %inv;
    %store/vec4 v000001622cd7d660_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "EX_stage_tb.v";
    "././alu/alu.v";
    "././branch/branch_logic.v";
    "./../utils/mux_32b_2to1.v";
    "./../pipeline_regs/ex_mem_pipeline_reg.v";
