--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
ppbr.twr ppbr.ncd ppbr.pcf

Design file:              ppbr.ncd
Physical constraint file: ppbr.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;

 42747 paths analyzed, 11916 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.842ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               run (FF)
  Destination:          FSM/SR[0].shiftCtl_i/Mshreg_state_53 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: run to FSM/SR[0].shiftCtl_i/Mshreg_state_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y137.AQ     Tcko                  0.375   run
                                                       run
    SLICE_X33Y137.A6     net (fanout=1)        0.240   run
    SLICE_X33Y137.A      Tilo                  0.086   run
                                                       state_wen1
    SLICE_X60Y144.CE     net (fanout=30)       1.838   state_wen
    SLICE_X60Y144.CLK    Tceck                 0.268   FSM/SR[0].shiftCtl_i/state_531
                                                       FSM/SR[0].shiftCtl_i/Mshreg_state_53
    -------------------------------------------------  ---------------------------
    Total                                      2.807ns (0.729ns logic, 2.078ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_19 (FF)
  Destination:          fadd1_in1_r/register_14 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.797ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_19 to fadd1_in1_r/register_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y145.DQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<19>
                                                       FSM/SR[0].shiftCtl_i/state_19
    SLICE_X26Y147.C5     net (fanout=39)       0.874   FSM/SR[0].shiftCtl_i/state<19>
    SLICE_X26Y147.C      Tilo                  0.086   N150
                                                       mux32/Z<0>311
    SLICE_X21Y146.B5     net (fanout=32)       1.139   N150
    SLICE_X21Y146.B      Tilo                  0.086   fadd1_in1_r/register<15>
                                                       mux32/Z<14>_SW0_SW0
    SLICE_X21Y146.A5     net (fanout=1)        0.188   N401
    SLICE_X21Y146.CLK    Tas                   0.028   fadd1_in1_r/register<15>
                                                       mux32/Z<14>
                                                       fadd1_in1_r/register_14
    -------------------------------------------------  ---------------------------
    Total                                      2.797ns (0.596ns logic, 2.201ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.789ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y135.DQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X63Y131.C5     net (fanout=25)       1.607   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X63Y131.COUT   Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000c6d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X63Y132.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X63Y132.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X63Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X63Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X63Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X63Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X63Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X63Y135.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (1.182ns logic, 1.607ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack:                  0.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk000002a9 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000245 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.781ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk000002a9 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000245
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y116.AQ     Tcko                  0.375   fdiv1/xilinx_fdiv_i/blk00000003/sig000002a6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000002a9
    SLICE_X38Y129.CX     net (fanout=27)       2.406   fdiv1/xilinx_fdiv_i/blk00000003/sig000002a6
    SLICE_X38Y129.CLK    Tdick                 0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002a7
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000245
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (0.375ns logic, 2.406ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack:                  0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_3 (FF)
  Destination:          r3/SR[27].shift_i/state_0 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_3 to r3/SR[27].shift_i/state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y143.DQ     Tcko                  0.375   shift_i/state<3>
                                                       shift_i/state_3
    SLICE_X45Y145.D5     net (fanout=34)       0.526   shift_i/state<3>
    SLICE_X45Y145.D      Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<65>
                                                       r3_wen1
    SLICE_X56Y152.CE     net (fanout=26)       1.589   r3_wen
    SLICE_X56Y152.CLK    Tceck                 0.195   r3/SR[27].shift_i/state<1>
                                                       r3/SR[27].shift_i/state_0
    -------------------------------------------------  ---------------------------
    Total                                      2.771ns (0.656ns logic, 2.115ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_3 (FF)
  Destination:          r3/SR[27].shift_i/state_1 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_3 to r3/SR[27].shift_i/state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y143.DQ     Tcko                  0.375   shift_i/state<3>
                                                       shift_i/state_3
    SLICE_X45Y145.D5     net (fanout=34)       0.526   shift_i/state<3>
    SLICE_X45Y145.D      Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<65>
                                                       r3_wen1
    SLICE_X56Y152.CE     net (fanout=26)       1.589   r3_wen
    SLICE_X56Y152.CLK    Tceck                 0.195   r3/SR[27].shift_i/state<1>
                                                       r3/SR[27].shift_i/state_1
    -------------------------------------------------  ---------------------------
    Total                                      2.771ns (0.656ns logic, 2.115ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_3 (FF)
  Destination:          r3/SR[19].shift_i/state_1 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_3 to r3/SR[19].shift_i/state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y143.DQ     Tcko                  0.375   shift_i/state<3>
                                                       shift_i/state_3
    SLICE_X45Y145.D5     net (fanout=34)       0.526   shift_i/state<3>
    SLICE_X45Y145.D      Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<65>
                                                       r3_wen1
    SLICE_X61Y139.CE     net (fanout=26)       1.589   r3_wen
    SLICE_X61Y139.CLK    Tceck                 0.194   r3/SR[19].shift_i/state<1>
                                                       r3/SR[19].shift_i/state_1
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (0.655ns logic, 2.115ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               shift_i/state_3 (FF)
  Destination:          r3/SR[19].shift_i/state_0 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: shift_i/state_3 to r3/SR[19].shift_i/state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y143.DQ     Tcko                  0.375   shift_i/state<3>
                                                       shift_i/state_3
    SLICE_X45Y145.D5     net (fanout=34)       0.526   shift_i/state<3>
    SLICE_X45Y145.D      Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<65>
                                                       r3_wen1
    SLICE_X61Y139.CE     net (fanout=26)       1.589   r3_wen
    SLICE_X61Y139.CLK    Tceck                 0.194   r3/SR[19].shift_i/state<1>
                                                       r3/SR[19].shift_i/state_0
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (0.655ns logic, 2.115ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.769ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y135.DQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X63Y130.A5     net (fanout=25)       1.420   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X63Y130.COUT   Topcya                0.438   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cc8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d09
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009d4
    SLICE_X63Y131.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cb3
    SLICE_X63Y131.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X63Y132.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X63Y132.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X63Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X63Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X63Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X63Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X63Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X63Y135.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (1.349ns logic, 1.420ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.766ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y135.DQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X63Y131.D5     net (fanout=25)       1.610   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X63Y131.COUT   Topcyd                0.336   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000c53
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X63Y132.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X63Y132.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X63Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X63Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X63Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X63Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X63Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X63Y135.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (1.156ns logic, 1.610ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_43 (FF)
  Destination:          fadd1_in1_r/register_14 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.766ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_43 to fadd1_in1_r/register_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y145.BQ     Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<45>
                                                       FSM/SR[0].shiftCtl_i/state_43
    SLICE_X26Y147.C2     net (fanout=40)       0.864   FSM/SR[0].shiftCtl_i/state<43>
    SLICE_X26Y147.C      Tilo                  0.086   N150
                                                       mux32/Z<0>311
    SLICE_X21Y146.B5     net (fanout=32)       1.139   N150
    SLICE_X21Y146.B      Tilo                  0.086   fadd1_in1_r/register<15>
                                                       mux32/Z<14>_SW0_SW0
    SLICE_X21Y146.A5     net (fanout=1)        0.188   N401
    SLICE_X21Y146.CLK    Tas                   0.028   fadd1_in1_r/register<15>
                                                       mux32/Z<14>
                                                       fadd1_in1_r/register_14
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (0.575ns logic, 2.191ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000277 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.763ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000277 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y118.AQ     Tcko                  0.375   fdiv1/xilinx_fdiv_i/blk00000003/sig000002f1
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000277
    SLICE_X63Y129.C5     net (fanout=1)        1.411   fdiv1/xilinx_fdiv_i/blk00000003/sig000002f1
    SLICE_X63Y129.COUT   Topcyc                0.362   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cc4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d3d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009dc
    SLICE_X63Y130.CIN    net (fanout=1)        0.009   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cbf
    SLICE_X63Y130.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cc8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009d4
    SLICE_X63Y131.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cb3
    SLICE_X63Y131.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X63Y132.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X63Y132.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X63Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X63Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X63Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X63Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X63Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X63Y135.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (1.343ns logic, 1.420ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.759ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y135.DQ     Tcko                  0.396   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000d98
    SLICE_X63Y130.B5     net (fanout=25)       1.417   fdiv1/xilinx_fdiv_i/blk00000003/sig00000d78
    SLICE_X63Y130.COUT   Topcyb                0.431   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cc8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000cef
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009d4
    SLICE_X63Y131.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cb3
    SLICE_X63Y131.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ccc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009cc
    SLICE_X63Y132.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ca7
    SLICE_X63Y132.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a01
    SLICE_X63Y133.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cef
    SLICE_X63Y133.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cf8
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f9
    SLICE_X63Y134.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000ce3
    SLICE_X63Y134.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cfc
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009f1
    SLICE_X63Y135.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig00000cd7
    SLICE_X63Y135.CLK    Tcinck                0.151   fdiv1/xilinx_fdiv_i/blk00000003/sig00000c9d
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk000009e9
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000a0d
    -------------------------------------------------  ---------------------------
    Total                                      2.759ns (1.342ns logic, 1.417ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack:                  0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_61 (FF)
  Destination:          fadd1_in1_r/register_14 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.751ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_61 to fadd1_in1_r/register_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y147.DQ     Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<61>
                                                       FSM/SR[0].shiftCtl_i/state_61
    SLICE_X26Y147.C3     net (fanout=8)        0.849   FSM/SR[0].shiftCtl_i/state<61>
    SLICE_X26Y147.C      Tilo                  0.086   N150
                                                       mux32/Z<0>311
    SLICE_X21Y146.B5     net (fanout=32)       1.139   N150
    SLICE_X21Y146.B      Tilo                  0.086   fadd1_in1_r/register<15>
                                                       mux32/Z<14>_SW0_SW0
    SLICE_X21Y146.A5     net (fanout=1)        0.188   N401
    SLICE_X21Y146.CLK    Tas                   0.028   fadd1_in1_r/register<15>
                                                       mux32/Z<14>
                                                       fadd1_in1_r/register_14
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.575ns logic, 2.176ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_46 (FF)
  Destination:          r6/register_21 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.747ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_46 to r6/register_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y144.BQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<48>
                                                       FSM/SR[0].shiftCtl_i/state_46
    SLICE_X36Y145.A6     net (fanout=34)       1.345   FSM/SR[0].shiftCtl_i/state<46>
    SLICE_X36Y145.A      Tilo                  0.086   r15/register<7>
                                                       r6_wen_SW0
    SLICE_X36Y145.B6     net (fanout=1)        0.135   N153
    SLICE_X36Y145.B      Tilo                  0.086   r15/register<7>
                                                       r6_wen
    SLICE_X36Y147.CE     net (fanout=8)        0.504   r6_wen
    SLICE_X36Y147.CLK    Tceck                 0.195   r6/register<23>
                                                       r6/register_21
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (0.763ns logic, 1.984ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fdiv1/xilinx_fdiv_i/blk00000003/blk00000018 (FF)
  Destination:          fdiv1/xilinx_fdiv_i/blk00000003/blk00000277 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.747ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fdiv1/xilinx_fdiv_i/blk00000003/blk00000018 to fdiv1/xilinx_fdiv_i/blk00000003/blk00000277
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y107.DQ    Tcko                  0.375   fdiv1/xilinx_fdiv_i/blk00000003/sig0000008c
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000018
    SLICE_X95Y113.A5     net (fanout=1)        1.526   fdiv1/xilinx_fdiv_i/blk00000003/sig0000008c
    SLICE_X95Y113.COUT   Topcya                0.438   fdiv1/xilinx_fdiv_i/blk00000003/sig0000008e
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000cc4
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000254
    SLICE_X95Y114.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002be
    SLICE_X95Y114.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002ca
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000025c
    SLICE_X95Y115.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002ca
    SLICE_X95Y115.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002d6
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000264
    SLICE_X95Y116.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002d6
    SLICE_X95Y116.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002e2
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk0000026c
    SLICE_X95Y117.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002e2
    SLICE_X95Y117.COUT   Tbyp                  0.091   fdiv1/xilinx_fdiv_i/blk00000003/sig000002ee
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000274
    SLICE_X95Y118.CIN    net (fanout=1)        0.000   fdiv1/xilinx_fdiv_i/blk00000003/sig000002ee
    SLICE_X95Y118.CLK    Tcinck                0.044   fdiv1/xilinx_fdiv_i/blk00000003/sig000002f1
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000276
                                                       fdiv1/xilinx_fdiv_i/blk00000003/blk00000277
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (1.221ns logic, 1.526ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_46 (FF)
  Destination:          r6/register_20 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.747ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_46 to r6/register_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y144.BQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<48>
                                                       FSM/SR[0].shiftCtl_i/state_46
    SLICE_X36Y145.A6     net (fanout=34)       1.345   FSM/SR[0].shiftCtl_i/state<46>
    SLICE_X36Y145.A      Tilo                  0.086   r15/register<7>
                                                       r6_wen_SW0
    SLICE_X36Y145.B6     net (fanout=1)        0.135   N153
    SLICE_X36Y145.B      Tilo                  0.086   r15/register<7>
                                                       r6_wen
    SLICE_X36Y147.CE     net (fanout=8)        0.504   r6_wen
    SLICE_X36Y147.CLK    Tceck                 0.195   r6/register<23>
                                                       r6/register_20
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (0.763ns logic, 1.984ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_46 (FF)
  Destination:          r6/register_23 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.747ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_46 to r6/register_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y144.BQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<48>
                                                       FSM/SR[0].shiftCtl_i/state_46
    SLICE_X36Y145.A6     net (fanout=34)       1.345   FSM/SR[0].shiftCtl_i/state<46>
    SLICE_X36Y145.A      Tilo                  0.086   r15/register<7>
                                                       r6_wen_SW0
    SLICE_X36Y145.B6     net (fanout=1)        0.135   N153
    SLICE_X36Y145.B      Tilo                  0.086   r15/register<7>
                                                       r6_wen
    SLICE_X36Y147.CE     net (fanout=8)        0.504   r6_wen
    SLICE_X36Y147.CLK    Tceck                 0.195   r6/register<23>
                                                       r6/register_23
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (0.763ns logic, 1.984ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_46 (FF)
  Destination:          r6/register_22 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.747ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_46 to r6/register_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y144.BQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<48>
                                                       FSM/SR[0].shiftCtl_i/state_46
    SLICE_X36Y145.A6     net (fanout=34)       1.345   FSM/SR[0].shiftCtl_i/state<46>
    SLICE_X36Y145.A      Tilo                  0.086   r15/register<7>
                                                       r6_wen_SW0
    SLICE_X36Y145.B6     net (fanout=1)        0.135   N153
    SLICE_X36Y145.B      Tilo                  0.086   r15/register<7>
                                                       r6_wen
    SLICE_X36Y147.CE     net (fanout=8)        0.504   r6_wen
    SLICE_X36Y147.CLK    Tceck                 0.195   r6/register<23>
                                                       r6/register_22
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (0.763ns logic, 1.984ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_47 (FF)
  Destination:          r14/SR[5].shift_i/Mshreg_state_1 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.740ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_47 to r14/SR[5].shift_i/Mshreg_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y144.CQ     Tcko                  0.396   FSM/SR[0].shiftCtl_i/state<48>
                                                       FSM/SR[0].shiftCtl_i/state_47
    SLICE_X52Y144.B6     net (fanout=37)       0.482   FSM/SR[0].shiftCtl_i/state<47>
    SLICE_X52Y144.B      Tilo                  0.086   r14_wen
                                                       r14_wen1
    SLICE_X58Y134.CE     net (fanout=22)       1.508   r14_wen
    SLICE_X58Y134.CLK    Tceck                 0.268   r14/SR[5].shift_i/state<1>
                                                       r14/SR[5].shift_i/Mshreg_state_1
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.750ns logic, 1.990ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Location pin: DSP48_X0Y56.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Location pin: DSP48_X0Y57.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X0Y61.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Location pin: DSP48_X0Y58.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X0Y59.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X0Y0.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e1/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a0/CLK
  Location pin: SLICE_X8Y158.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e1/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a0/CLK
  Location pin: SLICE_X8Y158.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e1/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a2/CLK
  Location pin: SLICE_X8Y158.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002e1/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a2/CLK
  Location pin: SLICE_X8Y158.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a4/CLK
  Location pin: SLICE_X8Y159.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a4/CLK
  Location pin: SLICE_X8Y159.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a6/CLK
  Location pin: SLICE_X8Y159.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a6/CLK
  Location pin: SLICE_X8Y159.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a8/CLK
  Location pin: SLICE_X8Y159.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002a8/CLK
  Location pin: SLICE_X8Y159.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/sig000002d5/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk000002aa/CLK
  Location pin: SLICE_X8Y159.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.396ns.
--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ppbr_fdiv1_out_24 (FF)
  Destination:          ppbr_fdiv1_out<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_24 to ppbr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y151.AQ     Tcko                  0.396   ppbr_fdiv1_out<27>
                                                       ppbr_fdiv1_out_24
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ppbr_fdiv1_out_26 (FF)
  Destination:          ppbr_fdiv1_out<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_26 to ppbr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y151.CQ     Tcko                  0.396   ppbr_fdiv1_out<27>
                                                       ppbr_fdiv1_out_26
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ppbr_fdiv1_out_25 (FF)
  Destination:          ppbr_fdiv1_out<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_25 to ppbr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y151.BQ     Tcko                  0.396   ppbr_fdiv1_out<27>
                                                       ppbr_fdiv1_out_25
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               ppbr_fdiv1_out_27 (FF)
  Destination:          ppbr_fdiv1_out<27>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_27 to ppbr_fdiv1_out<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y151.DQ     Tcko                  0.396   ppbr_fdiv1_out<27>
                                                       ppbr_fdiv1_out_27
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_2 (FF)
  Destination:          ppbr_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_2 to ppbr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y128.CQ     Tcko                  0.375   ppbr_fdiv1_out<3>
                                                       ppbr_fdiv1_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_22 (FF)
  Destination:          ppbr_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_22 to ppbr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y140.CQ     Tcko                  0.375   ppbr_fdiv1_out<23>
                                                       ppbr_fdiv1_out_22
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_21 (FF)
  Destination:          ppbr_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_21 to ppbr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y140.BQ     Tcko                  0.375   ppbr_fdiv1_out<23>
                                                       ppbr_fdiv1_out_21
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_0 (FF)
  Destination:          ppbr_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_0 to ppbr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y128.AQ     Tcko                  0.375   ppbr_fdiv1_out<3>
                                                       ppbr_fdiv1_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_14 (FF)
  Destination:          ppbr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_14 to ppbr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y133.CQ     Tcko                  0.375   ppbr_fdiv1_out<15>
                                                       ppbr_fdiv1_out_14
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_23 (FF)
  Destination:          ppbr_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_23 to ppbr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y140.DQ     Tcko                  0.375   ppbr_fdiv1_out<23>
                                                       ppbr_fdiv1_out_23
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_30 (FF)
  Destination:          ppbr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_30 to ppbr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y151.CQ     Tcko                  0.375   ppbr_fdiv1_out<31>
                                                       ppbr_fdiv1_out_30
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_28 (FF)
  Destination:          ppbr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_28 to ppbr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y151.AQ     Tcko                  0.375   ppbr_fdiv1_out<31>
                                                       ppbr_fdiv1_out_28
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_6 (FF)
  Destination:          ppbr_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_6 to ppbr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y132.CQ     Tcko                  0.375   ppbr_fdiv1_out<7>
                                                       ppbr_fdiv1_out_6
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_4 (FF)
  Destination:          ppbr_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_4 to ppbr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y132.AQ     Tcko                  0.375   ppbr_fdiv1_out<7>
                                                       ppbr_fdiv1_out_4
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_12 (FF)
  Destination:          ppbr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_12 to ppbr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y133.AQ     Tcko                  0.375   ppbr_fdiv1_out<15>
                                                       ppbr_fdiv1_out_12
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_20 (FF)
  Destination:          ppbr_fdiv1_out<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_20 to ppbr_fdiv1_out<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y140.AQ     Tcko                  0.375   ppbr_fdiv1_out<23>
                                                       ppbr_fdiv1_out_20
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_13 (FF)
  Destination:          ppbr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_13 to ppbr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y133.BQ     Tcko                  0.375   ppbr_fdiv1_out<15>
                                                       ppbr_fdiv1_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_19 (FF)
  Destination:          ppbr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_19 to ppbr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y133.DQ     Tcko                  0.375   ppbr_fdiv1_out<19>
                                                       ppbr_fdiv1_out_19
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_31 (FF)
  Destination:          ppbr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_31 to ppbr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y151.DQ     Tcko                  0.375   ppbr_fdiv1_out<31>
                                                       ppbr_fdiv1_out_31
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_18 (FF)
  Destination:          ppbr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_18 to ppbr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y133.CQ     Tcko                  0.375   ppbr_fdiv1_out<19>
                                                       ppbr_fdiv1_out_18
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_29 (FF)
  Destination:          ppbr_fdiv1_out<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_29 to ppbr_fdiv1_out<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y151.BQ     Tcko                  0.375   ppbr_fdiv1_out<31>
                                                       ppbr_fdiv1_out_29
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_17 (FF)
  Destination:          ppbr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_17 to ppbr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y133.BQ     Tcko                  0.375   ppbr_fdiv1_out<19>
                                                       ppbr_fdiv1_out_17
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_7 (FF)
  Destination:          ppbr_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_7 to ppbr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y132.DQ     Tcko                  0.375   ppbr_fdiv1_out<7>
                                                       ppbr_fdiv1_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_16 (FF)
  Destination:          ppbr_fdiv1_out<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_16 to ppbr_fdiv1_out<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y133.AQ     Tcko                  0.375   ppbr_fdiv1_out<19>
                                                       ppbr_fdiv1_out_16
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_5 (FF)
  Destination:          ppbr_fdiv1_out<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_5 to ppbr_fdiv1_out<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y132.BQ     Tcko                  0.375   ppbr_fdiv1_out<7>
                                                       ppbr_fdiv1_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_11 (FF)
  Destination:          ppbr_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_11 to ppbr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y129.DQ     Tcko                  0.375   ppbr_fdiv1_out<11>
                                                       ppbr_fdiv1_out_11
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_3 (FF)
  Destination:          ppbr_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_3 to ppbr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y128.DQ     Tcko                  0.375   ppbr_fdiv1_out<3>
                                                       ppbr_fdiv1_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_10 (FF)
  Destination:          ppbr_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_10 to ppbr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y129.CQ     Tcko                  0.375   ppbr_fdiv1_out<11>
                                                       ppbr_fdiv1_out_10
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_1 (FF)
  Destination:          ppbr_fdiv1_out<3>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_1 to ppbr_fdiv1_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y128.BQ     Tcko                  0.375   ppbr_fdiv1_out<3>
                                                       ppbr_fdiv1_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_9 (FF)
  Destination:          ppbr_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_9 to ppbr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y129.BQ     Tcko                  0.375   ppbr_fdiv1_out<11>
                                                       ppbr_fdiv1_out_9
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_rdy_0 (FF)
  Destination:          ppbr_fdiv1_out_rdy<0>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_rdy_0 to ppbr_fdiv1_out_rdy<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y124.CQ     Tcko                  0.375   ppbr_fdiv1_out_rdy<0>
                                                       ppbr_fdiv1_out_rdy_0
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_8 (FF)
  Destination:          ppbr_fdiv1_out<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_8 to ppbr_fdiv1_out<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y129.AQ     Tcko                  0.375   ppbr_fdiv1_out<11>
                                                       ppbr_fdiv1_out_8
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ppbr_fdiv1_out_15 (FF)
  Destination:          ppbr_fdiv1_out<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ppbr_fdiv1_out_15 to ppbr_fdiv1_out<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y133.DQ     Tcko                  0.375   ppbr_fdiv1_out<15>
                                                       ppbr_fdiv1_out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 42780 paths, 0 nets, and 9949 connections

Design statistics:
   Minimum period:   2.842ns{1}   (Maximum frequency: 351.865MHz)
   Maximum combinational path delay:   0.396ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 22 16:47:11 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 790 MB



