Time resolution is 1 ps
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_0.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_1.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_2.inst
XilinxAXIVIP: Found at Path: fsic_tb.DUT.design_1_i.axi_vip_3.inst
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fsic_tb.DUT.design_1_i.blk_mem_gen_0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
                 200=> sys_rest = 1
               28858=> rst_clk_wiz_0_5M_peripheral_aresetn = 1
              228858=> CaravelSoC resetb_0 = 1
             8151658=> FW working, caravel_0_mprj_o[37] = 1
             8151658=> PL_IS enabling...
             8153858=> AXI4LITE_WRITE_BURST 60007000, value: 0001, resp: 00
             8165858=> AXI4LITE_WRITE_BURST 60007000, value: 0003, resp: 00
             8177458=> AXI4LITE_READ_BURST 60007000, value: 0003, resp: 00
             8177458=> PL_IS enables: = 00000003
             8177458=> Starting test...
             8177458=> Starting Fpga2Soc_CfgWrite() test...
             8177458=> =======================================================================
             8177458=> Fpga2Soc_Write testing: SOC_CC
             8180058=> AXI4LITE_WRITE_BURST 60005000, value: 0000, resp: 00
             8192258=> AXI4LITE_READ_BURST 60005000, value: 0000, resp: 00
             8192258=> #00000000, Fpga2Soc_Write SOC_CC offset 000 = 00000000, PASS
             8192258=> Fpga2Soc_Read testing: SOC_UP
             8202858=> AXI4LITE_READ_BURST 60000000, value: 0000, resp: 00
             8212858=> Fpga2Soc_Read SOC_UP offset 000 = 00000000, PASS
             8212858=> Fpga2Soc_Read testing: SOC_UP
             8223258=> AXI4LITE_READ_BURST 60000004, value: 0280, resp: 00
             8233258=> Fpga2Soc_Read SOC_UP offset 004 = 00000280, PASS
             8233258=> Fpga2Soc_Read testing: SOC_UP
             8243658=> AXI4LITE_READ_BURST 60000008, value: 01e0, resp: 00
             8253658=> Fpga2Soc_Read SOC_UP offset 008 = 000001e0, PASS
             8253658=> Fpga2Soc_Read testing: SOC_UP
             8264058=> AXI4LITE_READ_BURST 6000000c, value: 0001, resp: 00
             8274058=> Fpga2Soc_Read SOC_UP offset 00c = 00000001, PASS
             8276458=> AXI4LITE_WRITE_BURST 60005000, value: 0001, resp: 00
             8288658=> AXI4LITE_READ_BURST 60005000, value: 0001, resp: 00
             8288658=> #00000001, Fpga2Soc_Write SOC_CC offset 000 = 00000001, PASS
             8291258=> AXI4LITE_WRITE_BURST 60005000, value: 0002, resp: 00
             8303458=> AXI4LITE_READ_BURST 60005000, value: 0002, resp: 00
             8303458=> #00000002, Fpga2Soc_Write SOC_CC offset 000 = 00000002, PASS
             8306058=> AXI4LITE_WRITE_BURST 60005000, value: 0003, resp: 00
             8318258=> AXI4LITE_READ_BURST 60005000, value: 0003, resp: 00
             8318258=> #00000003, Fpga2Soc_Write SOC_CC offset 000 = 00000003, PASS
             8320858=> AXI4LITE_WRITE_BURST 60005000, value: 0004, resp: 00
             8333058=> AXI4LITE_READ_BURST 60005000, value: 0004, resp: 00
             8333058=> #00000004, Fpga2Soc_Write SOC_CC offset 000 = 00000004, PASS
             8333058=> End Fpga2Soc_CfgWrite() test...
             8333058=> =======================================================================
             8333058=> load dma x ...
             8333058=> =======================================================================
WARNING: Too many words specified in data file ../../../../../fir_in.hex
             8333058=> FpgaLocal_Write: PL_UPDMA, s2m exit clear...
             8334658=> AXI4LITE_WRITE_BURST 60009020, value: 0000, resp: 00
             8335858=> AXI4LITE_READ_BURST 60009020, value: 0000, resp: 00
             8335858=> Fpga2Soc_Write PL_UPDMA offset 020 = 00000000, PASS
             8335858=> FpgaLocal_Write: PL_UPDMA, s2m disable to clear...
             8337458=> AXI4LITE_WRITE_BURST 60009030, value: 0000, resp: 00
             8338658=> AXI4LITE_READ_BURST 60009030, value: 0000, resp: 00
             8338658=> Fpga2Soc_Write PL_UPDMA offset 030 = 00000000, PASS
             8338658=> FpgaLocal_Write: PL_UPDMA, m2s exit clear...
             8340258=> AXI4LITE_WRITE_BURST 60009078, value: 0000, resp: 00
             8341458=> AXI4LITE_READ_BURST 60009078, value: 0000, resp: 00
             8341458=> Fpga2Soc_Write PL_UPDMA offset 078 = 00000000, PASS
             8341458=> FpgaLocal_Write: PL_UPDMA, m2s disable to clear...
             8343058=> AXI4LITE_WRITE_BURST 60009088, value: 0000, resp: 00
             8344258=> AXI4LITE_READ_BURST 60009088, value: 0000, resp: 00
             8344258=> Fpga2Soc_Write PL_UPDMA offset 088 = 00000000, PASS
             8344258=> FpgaLocal_Write: PL_UPDMA, s2m set buffer length...
             8345858=> AXI4LITE_WRITE_BURST 60009028, value: 0040, resp: 00
             8347058=> AXI4LITE_READ_BURST 60009028, value: 0040, resp: 00
             8347058=> Fpga2Soc_Write PL_UPDMA offset 028 = 00000040, PASS
             8347058=> FpgaLocal_Write: PL_UPDMA, s2m set buffer low...
             8348658=> AXI4LITE_WRITE_BURST 60009038, value: 45080000, resp: 00
             8349858=> AXI4LITE_READ_BURST 60009038, value: 45080000, resp: 00
             8349858=> Fpga2Soc_Write PL_UPDMA offset 038 = 45080000, PASS
             8349858=> FpgaLocal_Write: PL_UPDMA, s2m set buffer high...
             8351458=> AXI4LITE_WRITE_BURST 6000903c, value: 0000, resp: 00
             8352658=> AXI4LITE_READ_BURST 6000903c, value: 0000, resp: 00
             8352658=> Fpga2Soc_Write PL_UPDMA offset 03c = 00000000, PASS
             8352658=> FpgaLocal_Write: PL_UPDMA, set image width...
             8354258=> AXI4LITE_WRITE_BURST 60009054, value: 0040, resp: 00
             8355458=> AXI4LITE_READ_BURST 60009054, value: 0040, resp: 00
             8355458=> Fpga2Soc_Write PL_UPDMA offset 054 = 00000040, PASS
             8355458=> FpgaLocal_Write: PL_UPDMA, m2s set buffer low...
             8357058=> AXI4LITE_WRITE_BURST 6000905c, value: 45000000, resp: 00
             8358258=> AXI4LITE_READ_BURST 6000905c, value: 45000000, resp: 00
             8358258=> Fpga2Soc_Write PL_UPDMA offset 05c = 45000000, PASS
             8358258=> FpgaLocal_Write: PL_UPDMA, m2s set buffer high...
             8359858=> AXI4LITE_WRITE_BURST 60009060, value: 0000, resp: 00
             8361058=> AXI4LITE_READ_BURST 60009060, value: 0000, resp: 00
             8361058=> Fpga2Soc_Write PL_UPDMA offset 060 = 00000000, PASS
             8361058=> FpgaLocal_Write: PL_UPDMA, m2s set buffer length...
             8362658=> AXI4LITE_WRITE_BURST 60009080, value: 0040, resp: 00
             8363858=> AXI4LITE_READ_BURST 60009080, value: 0040, resp: 00
             8363858=> Fpga2Soc_Write PL_UPDMA offset 080 = 00000040, PASS
             8363858=> Fpga2Soc_Write: SOC_CC
             8366458=> AXI4LITE_WRITE_BURST 60005000, value: 0001, resp: 00
             8378658=> AXI4LITE_READ_BURST 60005000, value: 0001, resp: 00
             8378658=> Fpga2Soc_Write SOC_CC offset 000 = 00000001, PASS
             8378658=> Fpga2Soc_Write: SOC_UP
             8381258=> AXI4LITE_WRITE_BURST 60000010, value: 0040, resp: 00
             8393458=> AXI4LITE_READ_BURST 60000010, value: 0040, resp: 00
             8393458=> Fpga2Soc_Write SOC_UP offset 010 = 00000040, PASS
             8393458=> Fpga2Soc_Write: SOC_UP
             8396058=> AXI4LITE_WRITE_BURST 60000020, value: 0000, resp: 00
             8408258=> AXI4LITE_READ_BURST 60000020, value: 0000, resp: 00
             8408258=> Fpga2Soc_Write SOC_UP offset 020 = 00000000, PASS
             8408258=> Fpga2Soc_Write: SOC_UP
             8410858=> AXI4LITE_WRITE_BURST 60000024, value: fffffff6, resp: 00
             8423058=> AXI4LITE_READ_BURST 60000024, value: fffffff6, resp: 00
             8423058=> Fpga2Soc_Write SOC_UP offset 024 = fffffff6, PASS
             8423058=> Fpga2Soc_Write: SOC_UP
             8425658=> AXI4LITE_WRITE_BURST 60000028, value: fffffff7, resp: 00
             8437858=> AXI4LITE_READ_BURST 60000028, value: fffffff7, resp: 00
             8437858=> Fpga2Soc_Write SOC_UP offset 028 = fffffff7, PASS
             8437858=> Fpga2Soc_Write: SOC_UP
             8440458=> AXI4LITE_WRITE_BURST 6000002c, value: 0017, resp: 00
             8452658=> AXI4LITE_READ_BURST 6000002c, value: 0017, resp: 00
             8452658=> Fpga2Soc_Write SOC_UP offset 02c = 00000017, PASS
             8452658=> Fpga2Soc_Write: SOC_UP
             8455258=> AXI4LITE_WRITE_BURST 60000030, value: 0038, resp: 00
             8467458=> AXI4LITE_READ_BURST 60000030, value: 0038, resp: 00
             8467458=> Fpga2Soc_Write SOC_UP offset 030 = 00000038, PASS
             8467458=> Fpga2Soc_Write: SOC_UP
             8470058=> AXI4LITE_WRITE_BURST 60000034, value: 003f, resp: 00
             8482258=> AXI4LITE_READ_BURST 60000034, value: 003f, resp: 00
             8482258=> Fpga2Soc_Write SOC_UP offset 034 = 0000003f, PASS
             8482258=> Fpga2Soc_Write: SOC_UP
             8484858=> AXI4LITE_WRITE_BURST 60000038, value: 0038, resp: 00
             8497058=> AXI4LITE_READ_BURST 60000038, value: 0038, resp: 00
             8497058=> Fpga2Soc_Write SOC_UP offset 038 = 00000038, PASS
             8497058=> Fpga2Soc_Write: SOC_UP
             8499658=> AXI4LITE_WRITE_BURST 6000003c, value: 0017, resp: 00
             8511858=> AXI4LITE_READ_BURST 6000003c, value: 0017, resp: 00
             8511858=> Fpga2Soc_Write SOC_UP offset 03c = 00000017, PASS
             8511858=> Fpga2Soc_Write: SOC_UP
             8514458=> AXI4LITE_WRITE_BURST 60000040, value: fffffff7, resp: 00
             8526658=> AXI4LITE_READ_BURST 60000040, value: fffffff7, resp: 00
             8526658=> Fpga2Soc_Write SOC_UP offset 040 = fffffff7, PASS
             8526658=> Fpga2Soc_Write: SOC_UP
             8529258=> AXI4LITE_WRITE_BURST 60000044, value: fffffff6, resp: 00
             8541458=> AXI4LITE_READ_BURST 60000044, value: fffffff6, resp: 00
             8541458=> Fpga2Soc_Write SOC_UP offset 044 = fffffff6, PASS
             8541458=> Fpga2Soc_Write: SOC_UP
             8544058=> AXI4LITE_WRITE_BURST 60000048, value: 0000, resp: 00
             8556258=> AXI4LITE_READ_BURST 60000048, value: 0000, resp: 00
             8556258=> Fpga2Soc_Write SOC_UP offset 048 = 00000000, PASS
             8556258=> Fpga2Soc_Write: SOC_CC
             8558858=> AXI4LITE_WRITE_BURST 60005000, value: 0001, resp: 00
             8571058=> AXI4LITE_READ_BURST 60005000, value: 0001, resp: 00
             8571058=> Fpga2Soc_Write SOC_CC offset 000 = 00000001, PASS
             8571058=> Fpga2Soc_Write: SOC_UP
             8573658=> AXI4LITE_WRITE_BURST 60000000, value: 0001, resp: 00
             8573658=> FpgaLocal_Write: PL_UPDMA, set ap_start...
             8575258=> AXI4LITE_WRITE_BURST 60009000, value: 0001, resp: 00
             8575258=> Starting CheckuserDMADone()...
             8575258=> =======================================================================
             8575258=> FpgaLocal_Read: PL_UPDMA
             8575258=> Wating buffer transfer done...
             8575258=> Wating buffer transfer done...
             8586258=> Wating buffer transfer done...
             8597258=> Wating buffer transfer done...
             8608258=> Wating buffer transfer done...
             8619258=> Wating buffer transfer done...
             8630258=> Wating buffer transfer done...
             8641258=> Wating buffer transfer done...
             8652258=> Wating buffer transfer done...
             8663258=> Wating buffer transfer done...
             8674258=> Wating buffer transfer done...
             8685258=> Wating buffer transfer done...
             8696258=> Wating buffer transfer done...
             8707258=> Wating buffer transfer done...
             8718258=> Wating buffer transfer done...
             8729258=> Wating buffer transfer done...
             8740258=> Wating buffer transfer done...
             8751258=> Wating buffer transfer done...
             8762258=> Wating buffer transfer done...
             8773258=> Wating buffer transfer done...
             8784258=> Buffer transfer done. offset 010 = 00000001, PASS
             8784258=> End CheckuserDMADone()...
             8784258=> =======================================================================
             8784258=> End SocUp2DmaPath() test...
             8784258=> =======================================================================
             9284258=> End of the test...
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
$finish called at time : 9284258 ns : File "/home/ubuntu/lab4/lab04/vivado/fsic_tb.sv" Line 134
INFO: xsimkernel Simulation Memory Usage: 157288 KB (Peak: 194356 KB), Simulation CPU Usage: 128420 ms
