<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcu55c-fsvh2892-2L-e" LaunchTime="1741266927" LaunchIncrCheckpoint="$PPRDIR/../../../../../fleximem/fpga/xilinx/alveo_u55c_fleximem0/alveo_u55c_fleximem0.srcs/utils_1/imports/synth_1/bd_top_wrapper.dcp">
  <File Type="RDS-DCP" Name="bd_top_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="bd_top_wrapper_utilization_synth.pb"/>
  <File Type="PA-TCL" Name="bd_top_wrapper.tcl"/>
  <File Type="RDS-UTIL" Name="bd_top_wrapper_utilization_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="bd_top_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="bd_top_wrapper.vds"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/ReadEngineExp0.v">
      <FileInfo>
        <Attr Name="Library" Val="chisel"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/bd_top/bd_top.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../fleximem/fpga/xilinx/alveo_u55c/alveo_u55c.srcs/sources_1/bd/bd_top/bd_top.bd"/>
        <Attr Name="ImportTime" Val="1721818523"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/bd_top_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../fleximem/fpga/xilinx/alveo_u55c_fleximem0/alveo_u55c_fleximem0.gen/sources_1/bd/bd_top/hdl/bd_top_wrapper.v"/>
        <Attr Name="ImportTime" Val="1724768125"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="bd_top_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/alveo_u55c.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../fleximem/fpga/xilinx/alveo_u55c/alveo_u55c.srcs/constrs_1/alveo_u55c.xdc"/>
        <Attr Name="ImportTime" Val="1721732207"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PPRDIR/../../../../../fleximem/fpga/xilinx/alveo_u55c_fleximem0/alveo_u55c_fleximem0.srcs/utils_1/imports/synth_1/bd_top_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="bd_top_proc_sys_reset_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_top_proc_sys_reset_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_top_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_top_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_top_smartconnect_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_top_util_ds_buf_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_top_hbm_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_top_ReadEngineExp0_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_top_ReadEngineExp0_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_top_util_ds_buf_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_top_clk_wiz_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="bd_top_xdma_0_0"/>
</GenRun>
