Warning (10268): Verilog HDL information at unidade_controle.v(10): always construct contains both blocking and non-blocking assignments File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/unidade_controle.v Line: 10
Warning (10268): Verilog HDL information at banco_registrador.v(17): always construct contains both blocking and non-blocking assignments File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/banco_registrador.v Line: 17
Warning (10268): Verilog HDL information at modulosaida.v(20): always construct contains both blocking and non-blocking assignments File: C:/Users/lucas/Documents/GitHub/projeto_computador/sistema/modulosaida.v Line: 20
