
wave_runner.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c1ec  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e8  0800c3c0  0800c3c0  0000d3c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c9a8  0800c9a8  0000e1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c9a8  0800c9a8  0000d9a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c9b0  0800c9b0  0000e1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c9b0  0800c9b0  0000d9b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c9b4  0800c9b4  0000d9b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800c9b8  0000e000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ea4  200001e8  0800cba0  0000e1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000508c  0800cba0  0000f08c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b678  00000000  00000000  0000e218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b83  00000000  00000000  00029890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018d8  00000000  00000000  0002d418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001378  00000000  00000000  0002ecf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025922  00000000  00000000  00030068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d2da  00000000  00000000  0005598a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e0537  00000000  00000000  00072c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015319b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007e18  00000000  00000000  001531e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  0015aff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c3a4 	.word	0x0800c3a4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	0800c3a4 	.word	0x0800c3a4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <JDY18_Init>:
/* ============================ Funes do JDY-18 ============================ */

/**
 * @brief Inicializa o mdulo JDY-18 com as configuraes necessrias para a competio.
 */
void JDY18_Init(void) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
    JDY18_SendCommand("AT");             // Entra no modo AT
 8000f7c:	480c      	ldr	r0, [pc, #48]	@ (8000fb0 <JDY18_Init+0x38>)
 8000f7e:	f000 f825 	bl	8000fcc <JDY18_SendCommand>
    JDY18_SendCommand("AT+RESET");       // Reset para estado inicial
 8000f82:	480c      	ldr	r0, [pc, #48]	@ (8000fb4 <JDY18_Init+0x3c>)
 8000f84:	f000 f822 	bl	8000fcc <JDY18_SendCommand>
    JDY18_SendCommand("AT+NAMEWAVE_RUNNER"); // Configura nome do mdulo
 8000f88:	480b      	ldr	r0, [pc, #44]	@ (8000fb8 <JDY18_Init+0x40>)
 8000f8a:	f000 f81f 	bl	8000fcc <JDY18_SendCommand>
    JDY18_SendCommand("AT+ROLE1");       // Define como central (master)
 8000f8e:	480b      	ldr	r0, [pc, #44]	@ (8000fbc <JDY18_Init+0x44>)
 8000f90:	f000 f81c 	bl	8000fcc <JDY18_SendCommand>
    JDY18_SendCommand("AT+INQM=0,10,24");// Configura modo de inquiry
 8000f94:	480a      	ldr	r0, [pc, #40]	@ (8000fc0 <JDY18_Init+0x48>)
 8000f96:	f000 f819 	bl	8000fcc <JDY18_SendCommand>
    JDY18_SendCommand("AT+BAUD4");       // Define baud rate 9600bps
 8000f9a:	480a      	ldr	r0, [pc, #40]	@ (8000fc4 <JDY18_Init+0x4c>)
 8000f9c:	f000 f816 	bl	8000fcc <JDY18_SendCommand>
    JDY18_SendCommand("AT+PARITY0");     // Sem paridade
 8000fa0:	4809      	ldr	r0, [pc, #36]	@ (8000fc8 <JDY18_Init+0x50>)
 8000fa2:	f000 f813 	bl	8000fcc <JDY18_SendCommand>
    JDY18_SendCommand("AT+RESET");       // Reinicia para aplicar configuraes
 8000fa6:	4803      	ldr	r0, [pc, #12]	@ (8000fb4 <JDY18_Init+0x3c>)
 8000fa8:	f000 f810 	bl	8000fcc <JDY18_SendCommand>
}
 8000fac:	bf00      	nop
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	0800c3c0 	.word	0x0800c3c0
 8000fb4:	0800c3c4 	.word	0x0800c3c4
 8000fb8:	0800c3d0 	.word	0x0800c3d0
 8000fbc:	0800c3e4 	.word	0x0800c3e4
 8000fc0:	0800c3f0 	.word	0x0800c3f0
 8000fc4:	0800c400 	.word	0x0800c400
 8000fc8:	0800c40c 	.word	0x0800c40c

08000fcc <JDY18_SendCommand>:

/**
 * @brief Envia um comando AT para o JDY-18.
 * @param cmd Comando a ser enviado.
 */
void JDY18_SendCommand(const char* cmd) {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f7ff f96b 	bl	80002b0 <strlen>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	b29a      	uxth	r2, r3
 8000fde:	f04f 33ff 	mov.w	r3, #4294967295
 8000fe2:	6879      	ldr	r1, [r7, #4]
 8000fe4:	4806      	ldr	r0, [pc, #24]	@ (8001000 <JDY18_SendCommand+0x34>)
 8000fe6:	f003 fd29 	bl	8004a3c <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8000fea:	f04f 33ff 	mov.w	r3, #4294967295
 8000fee:	2202      	movs	r2, #2
 8000ff0:	4904      	ldr	r1, [pc, #16]	@ (8001004 <JDY18_SendCommand+0x38>)
 8000ff2:	4803      	ldr	r0, [pc, #12]	@ (8001000 <JDY18_SendCommand+0x34>)
 8000ff4:	f003 fd22 	bl	8004a3c <HAL_UART_Transmit>
}
 8000ff8:	bf00      	nop
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	200004d4 	.word	0x200004d4
 8001004:	0800c418 	.word	0x0800c418

08001008 <JDY18_ReceiveResponse>:

/**
 * @brief Inicia a recepo de dados do JDY-18.
 */
void JDY18_ReceiveResponse(void) {
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
    memset(rxBuffer, 0, sizeof(rxBuffer));  // Limpa o buffer
 800100c:	22fe      	movs	r2, #254	@ 0xfe
 800100e:	2100      	movs	r1, #0
 8001010:	4807      	ldr	r0, [pc, #28]	@ (8001030 <JDY18_ReceiveResponse+0x28>)
 8001012:	f008 fb26 	bl	8009662 <memset>
    HAL_UART_Receive(&huart3, rxBuffer, sizeof(rxBuffer), 500); // Timeout ajustvel
 8001016:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800101a:	22fe      	movs	r2, #254	@ 0xfe
 800101c:	4904      	ldr	r1, [pc, #16]	@ (8001030 <JDY18_ReceiveResponse+0x28>)
 800101e:	4805      	ldr	r0, [pc, #20]	@ (8001034 <JDY18_ReceiveResponse+0x2c>)
 8001020:	f003 fd97 	bl	8004b52 <HAL_UART_Receive>
    if (DEBUG_MODE) {
        printf("Received: %s\n", rxBuffer);
 8001024:	4902      	ldr	r1, [pc, #8]	@ (8001030 <JDY18_ReceiveResponse+0x28>)
 8001026:	4804      	ldr	r0, [pc, #16]	@ (8001038 <JDY18_ReceiveResponse+0x30>)
 8001028:	f008 fac6 	bl	80095b8 <iprintf>
    }
}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000208 	.word	0x20000208
 8001034:	200004d4 	.word	0x200004d4
 8001038:	0800c41c 	.word	0x0800c41c

0800103c <JDY18_ScanDevices>:

/**
 * @brief Realiza a varredura de dispositivos Bluetooth.
 */
void JDY18_ScanDevices(void) {
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
    JDY18_BeaconCount = 0; // Reseta contadores
 8001042:	4b45      	ldr	r3, [pc, #276]	@ (8001158 <JDY18_ScanDevices+0x11c>)
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]

    JDY18_SendCommand("AT+INQ");
 8001048:	4844      	ldr	r0, [pc, #272]	@ (800115c <JDY18_ScanDevices+0x120>)
 800104a:	f7ff ffbf 	bl	8000fcc <JDY18_SendCommand>
    JDY18_ReceiveResponse();
 800104e:	f7ff ffdb 	bl	8001008 <JDY18_ReceiveResponse>

    char* start = (char*)rxBuffer;
 8001052:	4b43      	ldr	r3, [pc, #268]	@ (8001160 <JDY18_ScanDevices+0x124>)
 8001054:	607b      	str	r3, [r7, #4]
    while ((start = strstr(start, "+DEV:")) != NULL) {
 8001056:	e06d      	b.n	8001134 <JDY18_ScanDevices+0xf8>
        int rssi = ExtractRSSI(start);
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f000 f897 	bl	800118c <ExtractRSSI>
 800105e:	6038      	str	r0, [r7, #0]

        // Verifica se o dispositivo corresponde a um dos beacons
        if (strstr(start, BEACON_NAME_1) != NULL) {
 8001060:	4940      	ldr	r1, [pc, #256]	@ (8001164 <JDY18_ScanDevices+0x128>)
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f008 fb12 	bl	800968c <strstr>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d018      	beq.n	80010a0 <JDY18_ScanDevices+0x64>
            JDY18_RSSI[0] = calculateDistance(rssi);
 800106e:	6838      	ldr	r0, [r7, #0]
 8001070:	f000 f8b2 	bl	80011d8 <calculateDistance>
 8001074:	eef0 7a40 	vmov.f32	s15, s0
 8001078:	4b3b      	ldr	r3, [pc, #236]	@ (8001168 <JDY18_ScanDevices+0x12c>)
 800107a:	edc3 7a00 	vstr	s15, [r3]
            #if DEBUG_MODE
            printf("BEACON_NAME_1 -> RSSI: %d, Distance: %.2f meters\n", rssi, JDY18_RSSI[0]);
 800107e:	4b3a      	ldr	r3, [pc, #232]	@ (8001168 <JDY18_ScanDevices+0x12c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fa80 	bl	8000588 <__aeabi_f2d>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	6839      	ldr	r1, [r7, #0]
 800108e:	4837      	ldr	r0, [pc, #220]	@ (800116c <JDY18_ScanDevices+0x130>)
 8001090:	f008 fa92 	bl	80095b8 <iprintf>
            #endif
            JDY18_BeaconCount++;
 8001094:	4b30      	ldr	r3, [pc, #192]	@ (8001158 <JDY18_ScanDevices+0x11c>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	3301      	adds	r3, #1
 800109a:	4a2f      	ldr	r2, [pc, #188]	@ (8001158 <JDY18_ScanDevices+0x11c>)
 800109c:	6013      	str	r3, [r2, #0]
 800109e:	e03e      	b.n	800111e <JDY18_ScanDevices+0xe2>
        } else if (strstr(start, BEACON_NAME_2) != NULL) {
 80010a0:	4933      	ldr	r1, [pc, #204]	@ (8001170 <JDY18_ScanDevices+0x134>)
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f008 faf2 	bl	800968c <strstr>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d018      	beq.n	80010e0 <JDY18_ScanDevices+0xa4>
            JDY18_RSSI[1] = calculateDistance(rssi);
 80010ae:	6838      	ldr	r0, [r7, #0]
 80010b0:	f000 f892 	bl	80011d8 <calculateDistance>
 80010b4:	eef0 7a40 	vmov.f32	s15, s0
 80010b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001168 <JDY18_ScanDevices+0x12c>)
 80010ba:	edc3 7a01 	vstr	s15, [r3, #4]
            #if DEBUG_MODE
            printf("BEACON_NAME_2 -> RSSI: %d, Distance: %.2f meters\n", rssi, JDY18_RSSI[1]);
 80010be:	4b2a      	ldr	r3, [pc, #168]	@ (8001168 <JDY18_ScanDevices+0x12c>)
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff fa60 	bl	8000588 <__aeabi_f2d>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	6839      	ldr	r1, [r7, #0]
 80010ce:	4829      	ldr	r0, [pc, #164]	@ (8001174 <JDY18_ScanDevices+0x138>)
 80010d0:	f008 fa72 	bl	80095b8 <iprintf>
            #endif
            JDY18_BeaconCount++;
 80010d4:	4b20      	ldr	r3, [pc, #128]	@ (8001158 <JDY18_ScanDevices+0x11c>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	3301      	adds	r3, #1
 80010da:	4a1f      	ldr	r2, [pc, #124]	@ (8001158 <JDY18_ScanDevices+0x11c>)
 80010dc:	6013      	str	r3, [r2, #0]
 80010de:	e01e      	b.n	800111e <JDY18_ScanDevices+0xe2>
        } else if (strstr(start, BEACON_NAME_3) != NULL) {
 80010e0:	4925      	ldr	r1, [pc, #148]	@ (8001178 <JDY18_ScanDevices+0x13c>)
 80010e2:	6878      	ldr	r0, [r7, #4]
 80010e4:	f008 fad2 	bl	800968c <strstr>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d017      	beq.n	800111e <JDY18_ScanDevices+0xe2>
            JDY18_RSSI[2] = calculateDistance(rssi);
 80010ee:	6838      	ldr	r0, [r7, #0]
 80010f0:	f000 f872 	bl	80011d8 <calculateDistance>
 80010f4:	eef0 7a40 	vmov.f32	s15, s0
 80010f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001168 <JDY18_ScanDevices+0x12c>)
 80010fa:	edc3 7a02 	vstr	s15, [r3, #8]
            #if DEBUG_MODE
            printf("BEACON_NAME_3 -> RSSI: %d, Distance: %.2f meters\n", rssi, JDY18_RSSI[2]);
 80010fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001168 <JDY18_ScanDevices+0x12c>)
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff fa40 	bl	8000588 <__aeabi_f2d>
 8001108:	4602      	mov	r2, r0
 800110a:	460b      	mov	r3, r1
 800110c:	6839      	ldr	r1, [r7, #0]
 800110e:	481b      	ldr	r0, [pc, #108]	@ (800117c <JDY18_ScanDevices+0x140>)
 8001110:	f008 fa52 	bl	80095b8 <iprintf>
            #endif
            JDY18_BeaconCount++;
 8001114:	4b10      	ldr	r3, [pc, #64]	@ (8001158 <JDY18_ScanDevices+0x11c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	3301      	adds	r3, #1
 800111a:	4a0f      	ldr	r2, [pc, #60]	@ (8001158 <JDY18_ScanDevices+0x11c>)
 800111c:	6013      	str	r3, [r2, #0]
        }

        // Avana para o prximo token
        start = strstr(start, "\r\n");
 800111e:	4918      	ldr	r1, [pc, #96]	@ (8001180 <JDY18_ScanDevices+0x144>)
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f008 fab3 	bl	800968c <strstr>
 8001126:	6078      	str	r0, [r7, #4]
        if (start != NULL) start += 2;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d002      	beq.n	8001134 <JDY18_ScanDevices+0xf8>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	3302      	adds	r3, #2
 8001132:	607b      	str	r3, [r7, #4]
    while ((start = strstr(start, "+DEV:")) != NULL) {
 8001134:	4913      	ldr	r1, [pc, #76]	@ (8001184 <JDY18_ScanDevices+0x148>)
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f008 faa8 	bl	800968c <strstr>
 800113c:	6078      	str	r0, [r7, #4]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d189      	bne.n	8001058 <JDY18_ScanDevices+0x1c>
    }

    #if DEBUG_MODE
    printf("Total Relevant Devices Found: %d\n", JDY18_BeaconCount);
 8001144:	4b04      	ldr	r3, [pc, #16]	@ (8001158 <JDY18_ScanDevices+0x11c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4619      	mov	r1, r3
 800114a:	480f      	ldr	r0, [pc, #60]	@ (8001188 <JDY18_ScanDevices+0x14c>)
 800114c:	f008 fa34 	bl	80095b8 <iprintf>
    #endif
}
 8001150:	bf00      	nop
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000314 	.word	0x20000314
 800115c:	0800c42c 	.word	0x0800c42c
 8001160:	20000208 	.word	0x20000208
 8001164:	0800c434 	.word	0x0800c434
 8001168:	20000308 	.word	0x20000308
 800116c:	0800c43c 	.word	0x0800c43c
 8001170:	0800c470 	.word	0x0800c470
 8001174:	0800c47c 	.word	0x0800c47c
 8001178:	0800c4b0 	.word	0x0800c4b0
 800117c:	0800c4bc 	.word	0x0800c4bc
 8001180:	0800c418 	.word	0x0800c418
 8001184:	0800c4f0 	.word	0x0800c4f0
 8001188:	0800c4f8 	.word	0x0800c4f8

0800118c <ExtractRSSI>:
/**
 * @brief Extrai o valor de RSSI de um token recebido.
 * @param token String do dispositivo detectado.
 * @return RSSI como um nmero inteiro.
 */
int ExtractRSSI(char* token) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
    // Localiza a primeira vrgula
    char* firstComma = strchr(token, ',');
 8001194:	212c      	movs	r1, #44	@ 0x2c
 8001196:	6878      	ldr	r0, [r7, #4]
 8001198:	f008 fa6b 	bl	8009672 <strchr>
 800119c:	60f8      	str	r0, [r7, #12]
    if (firstComma != NULL) {
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d013      	beq.n	80011cc <ExtractRSSI+0x40>
        // Avana para o prximo caractere aps a primeira vrgula
        char* rssiStart = firstComma + 1;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	3301      	adds	r3, #1
 80011a8:	60bb      	str	r3, [r7, #8]

        // Verifica se o prximo caractere  um nmero ou sinal de RSSI (-)
        if (*rssiStart == '-' || (*rssiStart >= '0' && *rssiStart <= '9')) {
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	781b      	ldrb	r3, [r3, #0]
 80011ae:	2b2d      	cmp	r3, #45	@ 0x2d
 80011b0:	d007      	beq.n	80011c2 <ExtractRSSI+0x36>
 80011b2:	68bb      	ldr	r3, [r7, #8]
 80011b4:	781b      	ldrb	r3, [r3, #0]
 80011b6:	2b2f      	cmp	r3, #47	@ 0x2f
 80011b8:	d908      	bls.n	80011cc <ExtractRSSI+0x40>
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b39      	cmp	r3, #57	@ 0x39
 80011c0:	d804      	bhi.n	80011cc <ExtractRSSI+0x40>
            return atoi(rssiStart); // Converte o valor para inteiro
 80011c2:	68b8      	ldr	r0, [r7, #8]
 80011c4:	f007 fc18 	bl	80089f8 <atoi>
 80011c8:	4603      	mov	r3, r0
 80011ca:	e001      	b.n	80011d0 <ExtractRSSI+0x44>
        }
    }
    return -100; // Retorna -100 em caso de falha
 80011cc:	f06f 0363 	mvn.w	r3, #99	@ 0x63
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3710      	adds	r7, #16
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}

080011d8 <calculateDistance>:
/**
 * @brief Calcula a distncia baseada no RSSI.
 * @param rssi Valor do RSSI recebido.
 * @return Distncia estimada em metros.
 */
float calculateDistance(int rssi) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
    static const int rssi_at_one_meter = -59; // RSSI tpico a 1 metro
    return pow(10.0, (rssi_at_one_meter - rssi) / (10.0 * 2.0));
 80011e0:	4b15      	ldr	r3, [pc, #84]	@ (8001238 <calculateDistance+0x60>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	1ad3      	subs	r3, r2, r3
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff f9bb 	bl	8000564 <__aeabi_i2d>
 80011ee:	f04f 0200 	mov.w	r2, #0
 80011f2:	4b12      	ldr	r3, [pc, #72]	@ (800123c <calculateDistance+0x64>)
 80011f4:	f7ff fb4a 	bl	800088c <__aeabi_ddiv>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	ec43 2b17 	vmov	d7, r2, r3
 8001200:	eeb0 1a47 	vmov.f32	s2, s14
 8001204:	eef0 1a67 	vmov.f32	s3, s15
 8001208:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 8001230 <calculateDistance+0x58>
 800120c:	f00a f96c 	bl	800b4e8 <pow>
 8001210:	ec53 2b10 	vmov	r2, r3, d0
 8001214:	4610      	mov	r0, r2
 8001216:	4619      	mov	r1, r3
 8001218:	f7ff fce6 	bl	8000be8 <__aeabi_d2f>
 800121c:	4603      	mov	r3, r0
 800121e:	ee07 3a90 	vmov	s15, r3
}
 8001222:	eeb0 0a67 	vmov.f32	s0, s15
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	f3af 8000 	nop.w
 8001230:	00000000 	.word	0x00000000
 8001234:	40240000 	.word	0x40240000
 8001238:	0800c564 	.word	0x0800c564
 800123c:	40340000 	.word	0x40340000

08001240 <HAL_UART_RxCpltCallback>:

/**
 * @brief Callback de recepo UART via DMA.
 * @param huart Handle do UART que chamou o callback.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af02      	add	r7, sp, #8
 8001246:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	4a11      	ldr	r2, [pc, #68]	@ (8001290 <HAL_UART_RxCpltCallback+0x50>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d11a      	bne.n	8001286 <HAL_UART_RxCpltCallback+0x46>
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001250:	2300      	movs	r3, #0
 8001252:	60fb      	str	r3, [r7, #12]

        /* Notifica a tarefa responsvel pelo processamento */
        if (JDY18_TaskHandle != NULL) {
 8001254:	4b0f      	ldr	r3, [pc, #60]	@ (8001294 <HAL_UART_RxCpltCallback+0x54>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d009      	beq.n	8001270 <HAL_UART_RxCpltCallback+0x30>
            xTaskNotifyFromISR(JDY18_TaskHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 800125c:	4b0d      	ldr	r3, [pc, #52]	@ (8001294 <HAL_UART_RxCpltCallback+0x54>)
 800125e:	6818      	ldr	r0, [r3, #0]
 8001260:	f107 030c 	add.w	r3, r7, #12
 8001264:	9300      	str	r3, [sp, #0]
 8001266:	2300      	movs	r3, #0
 8001268:	2200      	movs	r2, #0
 800126a:	2100      	movs	r1, #0
 800126c:	f006 faf8 	bl	8007860 <xTaskGenericNotifyFromISR>
        }

        /* Garante que a tarefa notificada ser executada imediatamente */
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	2b00      	cmp	r3, #0
 8001274:	d007      	beq.n	8001286 <HAL_UART_RxCpltCallback+0x46>
 8001276:	4b08      	ldr	r3, [pc, #32]	@ (8001298 <HAL_UART_RxCpltCallback+0x58>)
 8001278:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	f3bf 8f4f 	dsb	sy
 8001282:	f3bf 8f6f 	isb	sy
    }
}
 8001286:	bf00      	nop
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	200004d4 	.word	0x200004d4
 8001294:	20000204 	.word	0x20000204
 8001298:	e000ed04 	.word	0xe000ed04

0800129c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80012a4:	1d39      	adds	r1, r7, #4
 80012a6:	f04f 33ff 	mov.w	r3, #4294967295
 80012aa:	2201      	movs	r2, #1
 80012ac:	4803      	ldr	r0, [pc, #12]	@ (80012bc <__io_putchar+0x20>)
 80012ae:	f003 fbc5 	bl	8004a3c <HAL_UART_Transmit>
  return ch;
 80012b2:	687b      	ldr	r3, [r7, #4]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	2000048c 	.word	0x2000048c

080012c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08a      	sub	sp, #40	@ 0x28
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012c6:	f000 ff45 	bl	8002154 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ca:	f000 f8a5 	bl	8001418 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ce:	f000 fb19 	bl	8001904 <MX_GPIO_Init>
  MX_DMA_Init();
 80012d2:	f000 faef 	bl	80018b4 <MX_DMA_Init>
  MX_TIM3_Init();
 80012d6:	f000 f979 	bl	80015cc <MX_TIM3_Init>
  MX_TIM2_Init();
 80012da:	f000 f92b 	bl	8001534 <MX_TIM2_Init>
  MX_I2C1_Init();
 80012de:	f000 f8fb 	bl	80014d8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80012e2:	f000 fa93 	bl	800180c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80012e6:	f000 fabb 	bl	8001860 <MX_USART3_UART_Init>
  MX_TIM5_Init();
 80012ea:	f000 fa41 	bl	8001770 <MX_TIM5_Init>
  MX_TIM4_Init();
 80012ee:	f000 f9e5 	bl	80016bc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  JDY18_Init();
 80012f2:	f7ff fe41 	bl	8000f78 <JDY18_Init>

  sensorDataQueueHandle = osMessageQueueNew(10, sizeof(SensorData_t), NULL); // Queue de sensores
 80012f6:	2200      	movs	r2, #0
 80012f8:	2110      	movs	r1, #16
 80012fa:	200a      	movs	r0, #10
 80012fc:	f004 fd07 	bl	8005d0e <osMessageQueueNew>
 8001300:	4603      	mov	r3, r0
 8001302:	4a13      	ldr	r2, [pc, #76]	@ (8001350 <main+0x90>)
 8001304:	6013      	str	r3, [r2, #0]

  const osThreadAttr_t taskReadSensorsAttr = {
 8001306:	1d3b      	adds	r3, r7, #4
 8001308:	2224      	movs	r2, #36	@ 0x24
 800130a:	2100      	movs	r1, #0
 800130c:	4618      	mov	r0, r3
 800130e:	f008 f9a8 	bl	8009662 <memset>
 8001312:	4b10      	ldr	r3, [pc, #64]	@ (8001354 <main+0x94>)
 8001314:	607b      	str	r3, [r7, #4]
 8001316:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800131a:	61bb      	str	r3, [r7, #24]
 800131c:	2318      	movs	r3, #24
 800131e:	61fb      	str	r3, [r7, #28]
      .name = "Task_ReadSensors",
      .stack_size = 512 * 4,
      .priority = osPriorityNormal
  };
  taskReadSensorsHandle = osThreadNew(Task_ReadSensors, NULL, &taskReadSensorsAttr);
 8001320:	1d3b      	adds	r3, r7, #4
 8001322:	461a      	mov	r2, r3
 8001324:	2100      	movs	r1, #0
 8001326:	480c      	ldr	r0, [pc, #48]	@ (8001358 <main+0x98>)
 8001328:	f004 fc44 	bl	8005bb4 <osThreadNew>
 800132c:	4603      	mov	r3, r0
 800132e:	4a0b      	ldr	r2, [pc, #44]	@ (800135c <main+0x9c>)
 8001330:	6013      	str	r3, [r2, #0]

//  osKernelStart();
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001332:	f004 fbf5 	bl	8005b20 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001336:	4a0a      	ldr	r2, [pc, #40]	@ (8001360 <main+0xa0>)
 8001338:	2100      	movs	r1, #0
 800133a:	480a      	ldr	r0, [pc, #40]	@ (8001364 <main+0xa4>)
 800133c:	f004 fc3a 	bl	8005bb4 <osThreadNew>
 8001340:	4603      	mov	r3, r0
 8001342:	4a09      	ldr	r2, [pc, #36]	@ (8001368 <main+0xa8>)
 8001344:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001346:	f004 fc0f 	bl	8005b68 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800134a:	bf00      	nop
 800134c:	e7fd      	b.n	800134a <main+0x8a>
 800134e:	bf00      	nop
 8001350:	200005e4 	.word	0x200005e4
 8001354:	0800c528 	.word	0x0800c528
 8001358:	0800136d 	.word	0x0800136d
 800135c:	200005e0 	.word	0x200005e0
 8001360:	0800c568 	.word	0x0800c568
 8001364:	080019d5 	.word	0x080019d5
 8001368:	200005dc 	.word	0x200005dc

0800136c <Task_ReadSensors>:
  }
  /* USER CODE END 3 */
}

/* Task para leitura de sensores */
void Task_ReadSensors(void *argument) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b088      	sub	sp, #32
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
    SensorData_t sensorData;
    for (;;) {
        /* Varredura e processamento de dispositivos BLE */
        printf("Scan Devices: ");
 8001374:	4817      	ldr	r0, [pc, #92]	@ (80013d4 <Task_ReadSensors+0x68>)
 8001376:	f008 f91f 	bl	80095b8 <iprintf>
        JDY18_ScanDevices();
 800137a:	f7ff fe5f 	bl	800103c <JDY18_ScanDevices>
        /* Copia os valores de RSSI calculados */
        if (JDY18_BeaconCount == 3) { // Apenas se os trs beacons forem detectados
 800137e:	4b16      	ldr	r3, [pc, #88]	@ (80013d8 <Task_ReadSensors+0x6c>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	2b03      	cmp	r3, #3
 8001384:	d122      	bne.n	80013cc <Task_ReadSensors+0x60>
            for (int i = 0; i < 3; i++) {
 8001386:	2300      	movs	r3, #0
 8001388:	61fb      	str	r3, [r7, #28]
 800138a:	e00d      	b.n	80013a8 <Task_ReadSensors+0x3c>
                sensorData.rssi[i] = JDY18_RSSI[i];
 800138c:	4a13      	ldr	r2, [pc, #76]	@ (80013dc <Task_ReadSensors+0x70>)
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	009b      	lsls	r3, r3, #2
 8001392:	4413      	add	r3, r2
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	3320      	adds	r3, #32
 800139c:	443b      	add	r3, r7
 800139e:	3b14      	subs	r3, #20
 80013a0:	601a      	str	r2, [r3, #0]
            for (int i = 0; i < 3; i++) {
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	3301      	adds	r3, #1
 80013a6:	61fb      	str	r3, [r7, #28]
 80013a8:	69fb      	ldr	r3, [r7, #28]
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	ddee      	ble.n	800138c <Task_ReadSensors+0x20>
            }

            /* Leitura da bssola (substituir com cdigo real de leitura via I2C/SPI) */
            sensorData.orientation = ReadCompassAngle();
 80013ae:	f000 f819 	bl	80013e4 <ReadCompassAngle>
 80013b2:	eef0 7a40 	vmov.f32	s15, s0
 80013b6:	edc7 7a06 	vstr	s15, [r7, #24]

            /* Envia os dados para a fila */
            osMessageQueuePut(sensorDataQueueHandle, &sensorData, 0, osWaitForever);
 80013ba:	4b09      	ldr	r3, [pc, #36]	@ (80013e0 <Task_ReadSensors+0x74>)
 80013bc:	6818      	ldr	r0, [r3, #0]
 80013be:	f107 010c 	add.w	r1, r7, #12
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295
 80013c6:	2200      	movs	r2, #0
 80013c8:	f004 fd14 	bl	8005df4 <osMessageQueuePut>
        } else {
            // printf("Beacons incompletos detectados: %d\n", JDY18_BeaconCount); // Apenas para debug
        }

        /* Delay para periodicidade de 100 ms */
        osDelay(100);
 80013cc:	2064      	movs	r0, #100	@ 0x64
 80013ce:	f004 fc83 	bl	8005cd8 <osDelay>
        printf("Scan Devices: ");
 80013d2:	e7cf      	b.n	8001374 <Task_ReadSensors+0x8>
 80013d4:	0800c53c 	.word	0x0800c53c
 80013d8:	20000314 	.word	0x20000314
 80013dc:	20000308 	.word	0x20000308
 80013e0:	200005e4 	.word	0x200005e4

080013e4 <ReadCompassAngle>:
    }
}

float ReadCompassAngle(void) {
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
    // Retorna um valor aleatrio entre 0 e 359 graus
    return (float)(rand() % 360);
 80013e8:	f007 fb0a 	bl	8008a00 <rand>
 80013ec:	4603      	mov	r3, r0
 80013ee:	4a09      	ldr	r2, [pc, #36]	@ (8001414 <ReadCompassAngle+0x30>)
 80013f0:	fb82 1203 	smull	r1, r2, r2, r3
 80013f4:	441a      	add	r2, r3
 80013f6:	1211      	asrs	r1, r2, #8
 80013f8:	17da      	asrs	r2, r3, #31
 80013fa:	1a8a      	subs	r2, r1, r2
 80013fc:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8001400:	fb01 f202 	mul.w	r2, r1, r2
 8001404:	1a9a      	subs	r2, r3, r2
 8001406:	ee07 2a90 	vmov	s15, r2
 800140a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800140e:	eeb0 0a67 	vmov.f32	s0, s15
 8001412:	bd80      	pop	{r7, pc}
 8001414:	b60b60b7 	.word	0xb60b60b7

08001418 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b094      	sub	sp, #80	@ 0x50
 800141c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800141e:	f107 031c 	add.w	r3, r7, #28
 8001422:	2234      	movs	r2, #52	@ 0x34
 8001424:	2100      	movs	r1, #0
 8001426:	4618      	mov	r0, r3
 8001428:	f008 f91b 	bl	8009662 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800142c:	f107 0308 	add.w	r3, r7, #8
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]
 8001434:	605a      	str	r2, [r3, #4]
 8001436:	609a      	str	r2, [r3, #8]
 8001438:	60da      	str	r2, [r3, #12]
 800143a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800143c:	2300      	movs	r3, #0
 800143e:	607b      	str	r3, [r7, #4]
 8001440:	4b23      	ldr	r3, [pc, #140]	@ (80014d0 <SystemClock_Config+0xb8>)
 8001442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001444:	4a22      	ldr	r2, [pc, #136]	@ (80014d0 <SystemClock_Config+0xb8>)
 8001446:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800144a:	6413      	str	r3, [r2, #64]	@ 0x40
 800144c:	4b20      	ldr	r3, [pc, #128]	@ (80014d0 <SystemClock_Config+0xb8>)
 800144e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001450:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001454:	607b      	str	r3, [r7, #4]
 8001456:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001458:	2300      	movs	r3, #0
 800145a:	603b      	str	r3, [r7, #0]
 800145c:	4b1d      	ldr	r3, [pc, #116]	@ (80014d4 <SystemClock_Config+0xbc>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <SystemClock_Config+0xbc>)
 8001466:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800146a:	6013      	str	r3, [r2, #0]
 800146c:	4b19      	ldr	r3, [pc, #100]	@ (80014d4 <SystemClock_Config+0xbc>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001474:	603b      	str	r3, [r7, #0]
 8001476:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001478:	2302      	movs	r3, #2
 800147a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800147c:	2301      	movs	r3, #1
 800147e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001480:	2310      	movs	r3, #16
 8001482:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001484:	2300      	movs	r3, #0
 8001486:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001488:	f107 031c 	add.w	r3, r7, #28
 800148c:	4618      	mov	r0, r3
 800148e:	f002 f917 	bl	80036c0 <HAL_RCC_OscConfig>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001498:	f000 faa4 	bl	80019e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800149c:	230f      	movs	r3, #15
 800149e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80014a0:	2300      	movs	r3, #0
 80014a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a4:	2300      	movs	r3, #0
 80014a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014a8:	2300      	movs	r3, #0
 80014aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014ac:	2300      	movs	r3, #0
 80014ae:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014b0:	f107 0308 	add.w	r3, r7, #8
 80014b4:	2100      	movs	r1, #0
 80014b6:	4618      	mov	r0, r3
 80014b8:	f001 fe3e 	bl	8003138 <HAL_RCC_ClockConfig>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80014c2:	f000 fa8f 	bl	80019e4 <Error_Handler>
  }
}
 80014c6:	bf00      	nop
 80014c8:	3750      	adds	r7, #80	@ 0x50
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40023800 	.word	0x40023800
 80014d4:	40007000 	.word	0x40007000

080014d8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014dc:	4b12      	ldr	r3, [pc, #72]	@ (8001528 <MX_I2C1_Init+0x50>)
 80014de:	4a13      	ldr	r2, [pc, #76]	@ (800152c <MX_I2C1_Init+0x54>)
 80014e0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80014e2:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <MX_I2C1_Init+0x50>)
 80014e4:	4a12      	ldr	r2, [pc, #72]	@ (8001530 <MX_I2C1_Init+0x58>)
 80014e6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001528 <MX_I2C1_Init+0x50>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <MX_I2C1_Init+0x50>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001528 <MX_I2C1_Init+0x50>)
 80014f6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014fa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001528 <MX_I2C1_Init+0x50>)
 80014fe:	2200      	movs	r2, #0
 8001500:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001502:	4b09      	ldr	r3, [pc, #36]	@ (8001528 <MX_I2C1_Init+0x50>)
 8001504:	2200      	movs	r2, #0
 8001506:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001508:	4b07      	ldr	r3, [pc, #28]	@ (8001528 <MX_I2C1_Init+0x50>)
 800150a:	2200      	movs	r2, #0
 800150c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800150e:	4b06      	ldr	r3, [pc, #24]	@ (8001528 <MX_I2C1_Init+0x50>)
 8001510:	2200      	movs	r2, #0
 8001512:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001514:	4804      	ldr	r0, [pc, #16]	@ (8001528 <MX_I2C1_Init+0x50>)
 8001516:	f001 fccb 	bl	8002eb0 <HAL_I2C_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001520:	f000 fa60 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000318 	.word	0x20000318
 800152c:	40005400 	.word	0x40005400
 8001530:	000186a0 	.word	0x000186a0

08001534 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b086      	sub	sp, #24
 8001538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800153a:	f107 0308 	add.w	r3, r7, #8
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
 8001542:	605a      	str	r2, [r3, #4]
 8001544:	609a      	str	r2, [r3, #8]
 8001546:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001548:	463b      	mov	r3, r7
 800154a:	2200      	movs	r2, #0
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001550:	4b1d      	ldr	r3, [pc, #116]	@ (80015c8 <MX_TIM2_Init+0x94>)
 8001552:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001556:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 160-1;
 8001558:	4b1b      	ldr	r3, [pc, #108]	@ (80015c8 <MX_TIM2_Init+0x94>)
 800155a:	229f      	movs	r2, #159	@ 0x9f
 800155c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800155e:	4b1a      	ldr	r3, [pc, #104]	@ (80015c8 <MX_TIM2_Init+0x94>)
 8001560:	2200      	movs	r2, #0
 8001562:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000-1;
 8001564:	4b18      	ldr	r3, [pc, #96]	@ (80015c8 <MX_TIM2_Init+0x94>)
 8001566:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800156a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800156c:	4b16      	ldr	r3, [pc, #88]	@ (80015c8 <MX_TIM2_Init+0x94>)
 800156e:	2200      	movs	r2, #0
 8001570:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001572:	4b15      	ldr	r3, [pc, #84]	@ (80015c8 <MX_TIM2_Init+0x94>)
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001578:	4813      	ldr	r0, [pc, #76]	@ (80015c8 <MX_TIM2_Init+0x94>)
 800157a:	f002 fb3f 	bl	8003bfc <HAL_TIM_Base_Init>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001584:	f000 fa2e 	bl	80019e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001588:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800158c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800158e:	f107 0308 	add.w	r3, r7, #8
 8001592:	4619      	mov	r1, r3
 8001594:	480c      	ldr	r0, [pc, #48]	@ (80015c8 <MX_TIM2_Init+0x94>)
 8001596:	f002 fd81 	bl	800409c <HAL_TIM_ConfigClockSource>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80015a0:	f000 fa20 	bl	80019e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015a4:	2300      	movs	r3, #0
 80015a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015a8:	2300      	movs	r3, #0
 80015aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015ac:	463b      	mov	r3, r7
 80015ae:	4619      	mov	r1, r3
 80015b0:	4805      	ldr	r0, [pc, #20]	@ (80015c8 <MX_TIM2_Init+0x94>)
 80015b2:	f003 f963 	bl	800487c <HAL_TIMEx_MasterConfigSynchronization>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80015bc:	f000 fa12 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80015c0:	bf00      	nop
 80015c2:	3718      	adds	r7, #24
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	2000036c 	.word	0x2000036c

080015cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08e      	sub	sp, #56	@ 0x38
 80015d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
 80015da:	605a      	str	r2, [r3, #4]
 80015dc:	609a      	str	r2, [r3, #8]
 80015de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e0:	f107 0320 	add.w	r3, r7, #32
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015ea:	1d3b      	adds	r3, r7, #4
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
 80015f0:	605a      	str	r2, [r3, #4]
 80015f2:	609a      	str	r2, [r3, #8]
 80015f4:	60da      	str	r2, [r3, #12]
 80015f6:	611a      	str	r2, [r3, #16]
 80015f8:	615a      	str	r2, [r3, #20]
 80015fa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015fc:	4b2d      	ldr	r3, [pc, #180]	@ (80016b4 <MX_TIM3_Init+0xe8>)
 80015fe:	4a2e      	ldr	r2, [pc, #184]	@ (80016b8 <MX_TIM3_Init+0xec>)
 8001600:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001602:	4b2c      	ldr	r3, [pc, #176]	@ (80016b4 <MX_TIM3_Init+0xe8>)
 8001604:	2200      	movs	r2, #0
 8001606:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001608:	4b2a      	ldr	r3, [pc, #168]	@ (80016b4 <MX_TIM3_Init+0xe8>)
 800160a:	2200      	movs	r2, #0
 800160c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000;
 800160e:	4b29      	ldr	r3, [pc, #164]	@ (80016b4 <MX_TIM3_Init+0xe8>)
 8001610:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001614:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001616:	4b27      	ldr	r3, [pc, #156]	@ (80016b4 <MX_TIM3_Init+0xe8>)
 8001618:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800161c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800161e:	4b25      	ldr	r3, [pc, #148]	@ (80016b4 <MX_TIM3_Init+0xe8>)
 8001620:	2200      	movs	r2, #0
 8001622:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001624:	4823      	ldr	r0, [pc, #140]	@ (80016b4 <MX_TIM3_Init+0xe8>)
 8001626:	f002 fae9 	bl	8003bfc <HAL_TIM_Base_Init>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001630:	f000 f9d8 	bl	80019e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001634:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001638:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800163a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800163e:	4619      	mov	r1, r3
 8001640:	481c      	ldr	r0, [pc, #112]	@ (80016b4 <MX_TIM3_Init+0xe8>)
 8001642:	f002 fd2b 	bl	800409c <HAL_TIM_ConfigClockSource>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 800164c:	f000 f9ca 	bl	80019e4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001650:	4818      	ldr	r0, [pc, #96]	@ (80016b4 <MX_TIM3_Init+0xe8>)
 8001652:	f002 fb22 	bl	8003c9a <HAL_TIM_PWM_Init>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800165c:	f000 f9c2 	bl	80019e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001660:	2300      	movs	r3, #0
 8001662:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001664:	2300      	movs	r3, #0
 8001666:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001668:	f107 0320 	add.w	r3, r7, #32
 800166c:	4619      	mov	r1, r3
 800166e:	4811      	ldr	r0, [pc, #68]	@ (80016b4 <MX_TIM3_Init+0xe8>)
 8001670:	f003 f904 	bl	800487c <HAL_TIMEx_MasterConfigSynchronization>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800167a:	f000 f9b3 	bl	80019e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800167e:	2360      	movs	r3, #96	@ 0x60
 8001680:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001686:	2300      	movs	r3, #0
 8001688:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800168a:	2300      	movs	r3, #0
 800168c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800168e:	1d3b      	adds	r3, r7, #4
 8001690:	2204      	movs	r2, #4
 8001692:	4619      	mov	r1, r3
 8001694:	4807      	ldr	r0, [pc, #28]	@ (80016b4 <MX_TIM3_Init+0xe8>)
 8001696:	f002 fc3f 	bl	8003f18 <HAL_TIM_PWM_ConfigChannel>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80016a0:	f000 f9a0 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80016a4:	4803      	ldr	r0, [pc, #12]	@ (80016b4 <MX_TIM3_Init+0xe8>)
 80016a6:	f000 fab3 	bl	8001c10 <HAL_TIM_MspPostInit>

}
 80016aa:	bf00      	nop
 80016ac:	3738      	adds	r7, #56	@ 0x38
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	200003b4 	.word	0x200003b4
 80016b8:	40000400 	.word	0x40000400

080016bc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	@ 0x28
 80016c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016c2:	f107 0320 	add.w	r3, r7, #32
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016cc:	1d3b      	adds	r3, r7, #4
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]
 80016d4:	609a      	str	r2, [r3, #8]
 80016d6:	60da      	str	r2, [r3, #12]
 80016d8:	611a      	str	r2, [r3, #16]
 80016da:	615a      	str	r2, [r3, #20]
 80016dc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80016de:	4b22      	ldr	r3, [pc, #136]	@ (8001768 <MX_TIM4_Init+0xac>)
 80016e0:	4a22      	ldr	r2, [pc, #136]	@ (800176c <MX_TIM4_Init+0xb0>)
 80016e2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 160-1;
 80016e4:	4b20      	ldr	r3, [pc, #128]	@ (8001768 <MX_TIM4_Init+0xac>)
 80016e6:	229f      	movs	r2, #159	@ 0x9f
 80016e8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ea:	4b1f      	ldr	r3, [pc, #124]	@ (8001768 <MX_TIM4_Init+0xac>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2000-1;
 80016f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001768 <MX_TIM4_Init+0xac>)
 80016f2:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80016f6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001768 <MX_TIM4_Init+0xac>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001768 <MX_TIM4_Init+0xac>)
 8001700:	2200      	movs	r2, #0
 8001702:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001704:	4818      	ldr	r0, [pc, #96]	@ (8001768 <MX_TIM4_Init+0xac>)
 8001706:	f002 fac8 	bl	8003c9a <HAL_TIM_PWM_Init>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001710:	f000 f968 	bl	80019e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001714:	2300      	movs	r3, #0
 8001716:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001718:	2300      	movs	r3, #0
 800171a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800171c:	f107 0320 	add.w	r3, r7, #32
 8001720:	4619      	mov	r1, r3
 8001722:	4811      	ldr	r0, [pc, #68]	@ (8001768 <MX_TIM4_Init+0xac>)
 8001724:	f003 f8aa 	bl	800487c <HAL_TIMEx_MasterConfigSynchronization>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 800172e:	f000 f959 	bl	80019e4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001732:	2360      	movs	r3, #96	@ 0x60
 8001734:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001736:	2300      	movs	r3, #0
 8001738:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800173a:	2300      	movs	r3, #0
 800173c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800173e:	2300      	movs	r3, #0
 8001740:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001742:	1d3b      	adds	r3, r7, #4
 8001744:	2200      	movs	r2, #0
 8001746:	4619      	mov	r1, r3
 8001748:	4807      	ldr	r0, [pc, #28]	@ (8001768 <MX_TIM4_Init+0xac>)
 800174a:	f002 fbe5 	bl	8003f18 <HAL_TIM_PWM_ConfigChannel>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001754:	f000 f946 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001758:	4803      	ldr	r0, [pc, #12]	@ (8001768 <MX_TIM4_Init+0xac>)
 800175a:	f000 fa59 	bl	8001c10 <HAL_TIM_MspPostInit>

}
 800175e:	bf00      	nop
 8001760:	3728      	adds	r7, #40	@ 0x28
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	200003fc 	.word	0x200003fc
 800176c:	40000800 	.word	0x40000800

08001770 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001776:	f107 0308 	add.w	r3, r7, #8
 800177a:	2200      	movs	r2, #0
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	605a      	str	r2, [r3, #4]
 8001780:	609a      	str	r2, [r3, #8]
 8001782:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001784:	463b      	mov	r3, r7
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
 800178a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800178c:	4b1d      	ldr	r3, [pc, #116]	@ (8001804 <MX_TIM5_Init+0x94>)
 800178e:	4a1e      	ldr	r2, [pc, #120]	@ (8001808 <MX_TIM5_Init+0x98>)
 8001790:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 100-1;
 8001792:	4b1c      	ldr	r3, [pc, #112]	@ (8001804 <MX_TIM5_Init+0x94>)
 8001794:	2263      	movs	r2, #99	@ 0x63
 8001796:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001798:	4b1a      	ldr	r3, [pc, #104]	@ (8001804 <MX_TIM5_Init+0x94>)
 800179a:	2200      	movs	r2, #0
 800179c:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 8000-1;
 800179e:	4b19      	ldr	r3, [pc, #100]	@ (8001804 <MX_TIM5_Init+0x94>)
 80017a0:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80017a4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 80017a6:	4b17      	ldr	r3, [pc, #92]	@ (8001804 <MX_TIM5_Init+0x94>)
 80017a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017ac:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80017ae:	4b15      	ldr	r3, [pc, #84]	@ (8001804 <MX_TIM5_Init+0x94>)
 80017b0:	2280      	movs	r2, #128	@ 0x80
 80017b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80017b4:	4813      	ldr	r0, [pc, #76]	@ (8001804 <MX_TIM5_Init+0x94>)
 80017b6:	f002 fa21 	bl	8003bfc <HAL_TIM_Base_Init>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80017c0:	f000 f910 	bl	80019e4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80017ca:	f107 0308 	add.w	r3, r7, #8
 80017ce:	4619      	mov	r1, r3
 80017d0:	480c      	ldr	r0, [pc, #48]	@ (8001804 <MX_TIM5_Init+0x94>)
 80017d2:	f002 fc63 	bl	800409c <HAL_TIM_ConfigClockSource>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80017dc:	f000 f902 	bl	80019e4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017e0:	2300      	movs	r3, #0
 80017e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e4:	2300      	movs	r3, #0
 80017e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80017e8:	463b      	mov	r3, r7
 80017ea:	4619      	mov	r1, r3
 80017ec:	4805      	ldr	r0, [pc, #20]	@ (8001804 <MX_TIM5_Init+0x94>)
 80017ee:	f003 f845 	bl	800487c <HAL_TIMEx_MasterConfigSynchronization>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80017f8:	f000 f8f4 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80017fc:	bf00      	nop
 80017fe:	3718      	adds	r7, #24
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20000444 	.word	0x20000444
 8001808:	40000c00 	.word	0x40000c00

0800180c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001810:	4b11      	ldr	r3, [pc, #68]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001812:	4a12      	ldr	r2, [pc, #72]	@ (800185c <MX_USART2_UART_Init+0x50>)
 8001814:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001816:	4b10      	ldr	r3, [pc, #64]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001818:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800181c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800181e:	4b0e      	ldr	r3, [pc, #56]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001824:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800182a:	4b0b      	ldr	r3, [pc, #44]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001830:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001832:	220c      	movs	r2, #12
 8001834:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001836:	4b08      	ldr	r3, [pc, #32]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800183c:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 800183e:	2200      	movs	r2, #0
 8001840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001842:	4805      	ldr	r0, [pc, #20]	@ (8001858 <MX_USART2_UART_Init+0x4c>)
 8001844:	f003 f8aa 	bl	800499c <HAL_UART_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800184e:	f000 f8c9 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	2000048c 	.word	0x2000048c
 800185c:	40004400 	.word	0x40004400

08001860 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001864:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 8001866:	4a12      	ldr	r2, [pc, #72]	@ (80018b0 <MX_USART3_UART_Init+0x50>)
 8001868:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 800186a:	4b10      	ldr	r3, [pc, #64]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 800186c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001870:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001872:	4b0e      	ldr	r3, [pc, #56]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001878:	4b0c      	ldr	r3, [pc, #48]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 800187a:	2200      	movs	r2, #0
 800187c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800187e:	4b0b      	ldr	r3, [pc, #44]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001884:	4b09      	ldr	r3, [pc, #36]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 8001886:	220c      	movs	r2, #12
 8001888:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188a:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001890:	4b06      	ldr	r3, [pc, #24]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 8001892:	2200      	movs	r2, #0
 8001894:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001896:	4805      	ldr	r0, [pc, #20]	@ (80018ac <MX_USART3_UART_Init+0x4c>)
 8001898:	f003 f880 	bl	800499c <HAL_UART_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80018a2:	f000 f89f 	bl	80019e4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	200004d4 	.word	0x200004d4
 80018b0:	40004800 	.word	0x40004800

080018b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	607b      	str	r3, [r7, #4]
 80018be:	4b10      	ldr	r3, [pc, #64]	@ (8001900 <MX_DMA_Init+0x4c>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001900 <MX_DMA_Init+0x4c>)
 80018c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001900 <MX_DMA_Init+0x4c>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2105      	movs	r1, #5
 80018da:	200c      	movs	r0, #12
 80018dc:	f000 fd87 	bl	80023ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80018e0:	200c      	movs	r0, #12
 80018e2:	f000 fda0 	bl	8002426 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2105      	movs	r1, #5
 80018ea:	200e      	movs	r0, #14
 80018ec:	f000 fd7f 	bl	80023ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80018f0:	200e      	movs	r0, #14
 80018f2:	f000 fd98 	bl	8002426 <HAL_NVIC_EnableIRQ>

}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40023800 	.word	0x40023800

08001904 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b088      	sub	sp, #32
 8001908:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	605a      	str	r2, [r3, #4]
 8001914:	609a      	str	r2, [r3, #8]
 8001916:	60da      	str	r2, [r3, #12]
 8001918:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60bb      	str	r3, [r7, #8]
 800191e:	4b2a      	ldr	r3, [pc, #168]	@ (80019c8 <MX_GPIO_Init+0xc4>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	4a29      	ldr	r2, [pc, #164]	@ (80019c8 <MX_GPIO_Init+0xc4>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6313      	str	r3, [r2, #48]	@ 0x30
 800192a:	4b27      	ldr	r3, [pc, #156]	@ (80019c8 <MX_GPIO_Init+0xc4>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	607b      	str	r3, [r7, #4]
 800193a:	4b23      	ldr	r3, [pc, #140]	@ (80019c8 <MX_GPIO_Init+0xc4>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193e:	4a22      	ldr	r2, [pc, #136]	@ (80019c8 <MX_GPIO_Init+0xc4>)
 8001940:	f043 0304 	orr.w	r3, r3, #4
 8001944:	6313      	str	r3, [r2, #48]	@ 0x30
 8001946:	4b20      	ldr	r3, [pc, #128]	@ (80019c8 <MX_GPIO_Init+0xc4>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194a:	f003 0304 	and.w	r3, r3, #4
 800194e:	607b      	str	r3, [r7, #4]
 8001950:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	603b      	str	r3, [r7, #0]
 8001956:	4b1c      	ldr	r3, [pc, #112]	@ (80019c8 <MX_GPIO_Init+0xc4>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195a:	4a1b      	ldr	r2, [pc, #108]	@ (80019c8 <MX_GPIO_Init+0xc4>)
 800195c:	f043 0302 	orr.w	r3, r3, #2
 8001960:	6313      	str	r3, [r2, #48]	@ 0x30
 8001962:	4b19      	ldr	r3, [pc, #100]	@ (80019c8 <MX_GPIO_Init+0xc4>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	603b      	str	r3, [r7, #0]
 800196c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, L293D_LATCH_Pin|L293D_EN_Pin|L293D_SER_Pin, GPIO_PIN_RESET);
 800196e:	2200      	movs	r2, #0
 8001970:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8001974:	4815      	ldr	r0, [pc, #84]	@ (80019cc <MX_GPIO_Init+0xc8>)
 8001976:	f001 fa81 	bl	8002e7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(L293D_CLK_GPIO_Port, L293D_CLK_Pin, GPIO_PIN_RESET);
 800197a:	2200      	movs	r2, #0
 800197c:	2120      	movs	r1, #32
 800197e:	4814      	ldr	r0, [pc, #80]	@ (80019d0 <MX_GPIO_Init+0xcc>)
 8001980:	f001 fa7c 	bl	8002e7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : L293D_LATCH_Pin L293D_EN_Pin L293D_SER_Pin */
  GPIO_InitStruct.Pin = L293D_LATCH_Pin|L293D_EN_Pin|L293D_SER_Pin;
 8001984:	f44f 7350 	mov.w	r3, #832	@ 0x340
 8001988:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800198a:	2301      	movs	r3, #1
 800198c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198e:	2300      	movs	r3, #0
 8001990:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001992:	2300      	movs	r3, #0
 8001994:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001996:	f107 030c 	add.w	r3, r7, #12
 800199a:	4619      	mov	r1, r3
 800199c:	480b      	ldr	r0, [pc, #44]	@ (80019cc <MX_GPIO_Init+0xc8>)
 800199e:	f001 f8d9 	bl	8002b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : L293D_CLK_Pin */
  GPIO_InitStruct.Pin = L293D_CLK_Pin;
 80019a2:	2320      	movs	r3, #32
 80019a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019a6:	2301      	movs	r3, #1
 80019a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(L293D_CLK_GPIO_Port, &GPIO_InitStruct);
 80019b2:	f107 030c 	add.w	r3, r7, #12
 80019b6:	4619      	mov	r1, r3
 80019b8:	4805      	ldr	r0, [pc, #20]	@ (80019d0 <MX_GPIO_Init+0xcc>)
 80019ba:	f001 f8cb 	bl	8002b54 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80019be:	bf00      	nop
 80019c0:	3720      	adds	r7, #32
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40023800 	.word	0x40023800
 80019cc:	40020000 	.word	0x40020000
 80019d0:	40020400 	.word	0x40020400

080019d4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80019dc:	2001      	movs	r0, #1
 80019de:	f004 f97b 	bl	8005cd8 <osDelay>
 80019e2:	e7fb      	b.n	80019dc <StartDefaultTask+0x8>

080019e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019e8:	b672      	cpsid	i
}
 80019ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019ec:	bf00      	nop
 80019ee:	e7fd      	b.n	80019ec <Error_Handler+0x8>

080019f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b082      	sub	sp, #8
 80019f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	4b12      	ldr	r3, [pc, #72]	@ (8001a44 <HAL_MspInit+0x54>)
 80019fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fe:	4a11      	ldr	r2, [pc, #68]	@ (8001a44 <HAL_MspInit+0x54>)
 8001a00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a06:	4b0f      	ldr	r3, [pc, #60]	@ (8001a44 <HAL_MspInit+0x54>)
 8001a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a0e:	607b      	str	r3, [r7, #4]
 8001a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	603b      	str	r3, [r7, #0]
 8001a16:	4b0b      	ldr	r3, [pc, #44]	@ (8001a44 <HAL_MspInit+0x54>)
 8001a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a44 <HAL_MspInit+0x54>)
 8001a1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a22:	4b08      	ldr	r3, [pc, #32]	@ (8001a44 <HAL_MspInit+0x54>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a2a:	603b      	str	r3, [r7, #0]
 8001a2c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	210f      	movs	r1, #15
 8001a32:	f06f 0001 	mvn.w	r0, #1
 8001a36:	f000 fcda 	bl	80023ee <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a3a:	bf00      	nop
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40023800 	.word	0x40023800

08001a48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b08a      	sub	sp, #40	@ 0x28
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 0314 	add.w	r3, r7, #20
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a19      	ldr	r2, [pc, #100]	@ (8001acc <HAL_I2C_MspInit+0x84>)
 8001a66:	4293      	cmp	r3, r2
 8001a68:	d12c      	bne.n	8001ac4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	613b      	str	r3, [r7, #16]
 8001a6e:	4b18      	ldr	r3, [pc, #96]	@ (8001ad0 <HAL_I2C_MspInit+0x88>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a72:	4a17      	ldr	r2, [pc, #92]	@ (8001ad0 <HAL_I2C_MspInit+0x88>)
 8001a74:	f043 0302 	orr.w	r3, r3, #2
 8001a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ad0 <HAL_I2C_MspInit+0x88>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	613b      	str	r3, [r7, #16]
 8001a84:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001a86:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001a8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a8c:	2312      	movs	r3, #18
 8001a8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a94:	2303      	movs	r3, #3
 8001a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a98:	2304      	movs	r3, #4
 8001a9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	480c      	ldr	r0, [pc, #48]	@ (8001ad4 <HAL_I2C_MspInit+0x8c>)
 8001aa4:	f001 f856 	bl	8002b54 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	4b08      	ldr	r3, [pc, #32]	@ (8001ad0 <HAL_I2C_MspInit+0x88>)
 8001aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab0:	4a07      	ldr	r2, [pc, #28]	@ (8001ad0 <HAL_I2C_MspInit+0x88>)
 8001ab2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ab6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ab8:	4b05      	ldr	r3, [pc, #20]	@ (8001ad0 <HAL_I2C_MspInit+0x88>)
 8001aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001abc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001ac4:	bf00      	nop
 8001ac6:	3728      	adds	r7, #40	@ 0x28
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40005400 	.word	0x40005400
 8001ad0:	40023800 	.word	0x40023800
 8001ad4:	40020400 	.word	0x40020400

08001ad8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b08c      	sub	sp, #48	@ 0x30
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae0:	f107 031c 	add.w	r3, r7, #28
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
 8001ae8:	605a      	str	r2, [r3, #4]
 8001aea:	609a      	str	r2, [r3, #8]
 8001aec:	60da      	str	r2, [r3, #12]
 8001aee:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001af8:	d12c      	bne.n	8001b54 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	61bb      	str	r3, [r7, #24]
 8001afe:	4b2f      	ldr	r3, [pc, #188]	@ (8001bbc <HAL_TIM_Base_MspInit+0xe4>)
 8001b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b02:	4a2e      	ldr	r2, [pc, #184]	@ (8001bbc <HAL_TIM_Base_MspInit+0xe4>)
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b0a:	4b2c      	ldr	r3, [pc, #176]	@ (8001bbc <HAL_TIM_Base_MspInit+0xe4>)
 8001b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0e:	f003 0301 	and.w	r3, r3, #1
 8001b12:	61bb      	str	r3, [r7, #24]
 8001b14:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	617b      	str	r3, [r7, #20]
 8001b1a:	4b28      	ldr	r3, [pc, #160]	@ (8001bbc <HAL_TIM_Base_MspInit+0xe4>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b1e:	4a27      	ldr	r2, [pc, #156]	@ (8001bbc <HAL_TIM_Base_MspInit+0xe4>)
 8001b20:	f043 0302 	orr.w	r3, r3, #2
 8001b24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b26:	4b25      	ldr	r3, [pc, #148]	@ (8001bbc <HAL_TIM_Base_MspInit+0xe4>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001b32:	2308      	movs	r3, #8
 8001b34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b36:	2302      	movs	r3, #2
 8001b38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b42:	2301      	movs	r3, #1
 8001b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b46:	f107 031c 	add.w	r3, r7, #28
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	481c      	ldr	r0, [pc, #112]	@ (8001bc0 <HAL_TIM_Base_MspInit+0xe8>)
 8001b4e:	f001 f801 	bl	8002b54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001b52:	e02e      	b.n	8001bb2 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM3)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a1a      	ldr	r2, [pc, #104]	@ (8001bc4 <HAL_TIM_Base_MspInit+0xec>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d10e      	bne.n	8001b7c <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	613b      	str	r3, [r7, #16]
 8001b62:	4b16      	ldr	r3, [pc, #88]	@ (8001bbc <HAL_TIM_Base_MspInit+0xe4>)
 8001b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b66:	4a15      	ldr	r2, [pc, #84]	@ (8001bbc <HAL_TIM_Base_MspInit+0xe4>)
 8001b68:	f043 0302 	orr.w	r3, r3, #2
 8001b6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b6e:	4b13      	ldr	r3, [pc, #76]	@ (8001bbc <HAL_TIM_Base_MspInit+0xe4>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	613b      	str	r3, [r7, #16]
 8001b78:	693b      	ldr	r3, [r7, #16]
}
 8001b7a:	e01a      	b.n	8001bb2 <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM5)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a11      	ldr	r2, [pc, #68]	@ (8001bc8 <HAL_TIM_Base_MspInit+0xf0>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d115      	bne.n	8001bb2 <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001bbc <HAL_TIM_Base_MspInit+0xe4>)
 8001b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8e:	4a0b      	ldr	r2, [pc, #44]	@ (8001bbc <HAL_TIM_Base_MspInit+0xe4>)
 8001b90:	f043 0308 	orr.w	r3, r3, #8
 8001b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b96:	4b09      	ldr	r3, [pc, #36]	@ (8001bbc <HAL_TIM_Base_MspInit+0xe4>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9a:	f003 0308 	and.w	r3, r3, #8
 8001b9e:	60fb      	str	r3, [r7, #12]
 8001ba0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2105      	movs	r1, #5
 8001ba6:	2032      	movs	r0, #50	@ 0x32
 8001ba8:	f000 fc21 	bl	80023ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001bac:	2032      	movs	r0, #50	@ 0x32
 8001bae:	f000 fc3a 	bl	8002426 <HAL_NVIC_EnableIRQ>
}
 8001bb2:	bf00      	nop
 8001bb4:	3730      	adds	r7, #48	@ 0x30
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40020400 	.word	0x40020400
 8001bc4:	40000400 	.word	0x40000400
 8001bc8:	40000c00 	.word	0x40000c00

08001bcc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a0b      	ldr	r2, [pc, #44]	@ (8001c08 <HAL_TIM_PWM_MspInit+0x3c>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d10d      	bne.n	8001bfa <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001bde:	2300      	movs	r3, #0
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <HAL_TIM_PWM_MspInit+0x40>)
 8001be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be6:	4a09      	ldr	r2, [pc, #36]	@ (8001c0c <HAL_TIM_PWM_MspInit+0x40>)
 8001be8:	f043 0304 	orr.w	r3, r3, #4
 8001bec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bee:	4b07      	ldr	r3, [pc, #28]	@ (8001c0c <HAL_TIM_PWM_MspInit+0x40>)
 8001bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf2:	f003 0304 	and.w	r3, r3, #4
 8001bf6:	60fb      	str	r3, [r7, #12]
 8001bf8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8001bfa:	bf00      	nop
 8001bfc:	3714      	adds	r7, #20
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	40000800 	.word	0x40000800
 8001c0c:	40023800 	.word	0x40023800

08001c10 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b08a      	sub	sp, #40	@ 0x28
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c18:	f107 0314 	add.w	r3, r7, #20
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	605a      	str	r2, [r3, #4]
 8001c22:	609a      	str	r2, [r3, #8]
 8001c24:	60da      	str	r2, [r3, #12]
 8001c26:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a24      	ldr	r2, [pc, #144]	@ (8001cc0 <HAL_TIM_MspPostInit+0xb0>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d11e      	bne.n	8001c70 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c32:	2300      	movs	r3, #0
 8001c34:	613b      	str	r3, [r7, #16]
 8001c36:	4b23      	ldr	r3, [pc, #140]	@ (8001cc4 <HAL_TIM_MspPostInit+0xb4>)
 8001c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3a:	4a22      	ldr	r2, [pc, #136]	@ (8001cc4 <HAL_TIM_MspPostInit+0xb4>)
 8001c3c:	f043 0301 	orr.w	r3, r3, #1
 8001c40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c42:	4b20      	ldr	r3, [pc, #128]	@ (8001cc4 <HAL_TIM_MspPostInit+0xb4>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	f003 0301 	and.w	r3, r3, #1
 8001c4a:	613b      	str	r3, [r7, #16]
 8001c4c:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = L293D_PWM_Pin;
 8001c4e:	2380      	movs	r3, #128	@ 0x80
 8001c50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c52:	2302      	movs	r3, #2
 8001c54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(L293D_PWM_GPIO_Port, &GPIO_InitStruct);
 8001c62:	f107 0314 	add.w	r3, r7, #20
 8001c66:	4619      	mov	r1, r3
 8001c68:	4817      	ldr	r0, [pc, #92]	@ (8001cc8 <HAL_TIM_MspPostInit+0xb8>)
 8001c6a:	f000 ff73 	bl	8002b54 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001c6e:	e022      	b.n	8001cb6 <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM4)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a15      	ldr	r2, [pc, #84]	@ (8001ccc <HAL_TIM_MspPostInit+0xbc>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d11d      	bne.n	8001cb6 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	4b11      	ldr	r3, [pc, #68]	@ (8001cc4 <HAL_TIM_MspPostInit+0xb4>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	4a10      	ldr	r2, [pc, #64]	@ (8001cc4 <HAL_TIM_MspPostInit+0xb4>)
 8001c84:	f043 0302 	orr.w	r3, r3, #2
 8001c88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001cc4 <HAL_TIM_MspPostInit+0xb4>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	f003 0302 	and.w	r3, r3, #2
 8001c92:	60fb      	str	r3, [r7, #12]
 8001c94:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SG90_PWM_Pin;
 8001c96:	2340      	movs	r3, #64	@ 0x40
 8001c98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SG90_PWM_GPIO_Port, &GPIO_InitStruct);
 8001caa:	f107 0314 	add.w	r3, r7, #20
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4807      	ldr	r0, [pc, #28]	@ (8001cd0 <HAL_TIM_MspPostInit+0xc0>)
 8001cb2:	f000 ff4f 	bl	8002b54 <HAL_GPIO_Init>
}
 8001cb6:	bf00      	nop
 8001cb8:	3728      	adds	r7, #40	@ 0x28
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40000400 	.word	0x40000400
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	40020000 	.word	0x40020000
 8001ccc:	40000800 	.word	0x40000800
 8001cd0:	40020400 	.word	0x40020400

08001cd4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08c      	sub	sp, #48	@ 0x30
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cdc:	f107 031c 	add.w	r3, r7, #28
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	605a      	str	r2, [r3, #4]
 8001ce6:	609a      	str	r2, [r3, #8]
 8001ce8:	60da      	str	r2, [r3, #12]
 8001cea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a66      	ldr	r2, [pc, #408]	@ (8001e8c <HAL_UART_MspInit+0x1b8>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d12c      	bne.n	8001d50 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	61bb      	str	r3, [r7, #24]
 8001cfa:	4b65      	ldr	r3, [pc, #404]	@ (8001e90 <HAL_UART_MspInit+0x1bc>)
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfe:	4a64      	ldr	r2, [pc, #400]	@ (8001e90 <HAL_UART_MspInit+0x1bc>)
 8001d00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d06:	4b62      	ldr	r3, [pc, #392]	@ (8001e90 <HAL_UART_MspInit+0x1bc>)
 8001d08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d0e:	61bb      	str	r3, [r7, #24]
 8001d10:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	617b      	str	r3, [r7, #20]
 8001d16:	4b5e      	ldr	r3, [pc, #376]	@ (8001e90 <HAL_UART_MspInit+0x1bc>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1a:	4a5d      	ldr	r2, [pc, #372]	@ (8001e90 <HAL_UART_MspInit+0x1bc>)
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d22:	4b5b      	ldr	r3, [pc, #364]	@ (8001e90 <HAL_UART_MspInit+0x1bc>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	617b      	str	r3, [r7, #20]
 8001d2c:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d2e:	230c      	movs	r3, #12
 8001d30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d32:	2302      	movs	r3, #2
 8001d34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d3e:	2307      	movs	r3, #7
 8001d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d42:	f107 031c 	add.w	r3, r7, #28
 8001d46:	4619      	mov	r1, r3
 8001d48:	4852      	ldr	r0, [pc, #328]	@ (8001e94 <HAL_UART_MspInit+0x1c0>)
 8001d4a:	f000 ff03 	bl	8002b54 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001d4e:	e098      	b.n	8001e82 <HAL_UART_MspInit+0x1ae>
  else if(huart->Instance==USART3)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a50      	ldr	r2, [pc, #320]	@ (8001e98 <HAL_UART_MspInit+0x1c4>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	f040 8093 	bne.w	8001e82 <HAL_UART_MspInit+0x1ae>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	613b      	str	r3, [r7, #16]
 8001d60:	4b4b      	ldr	r3, [pc, #300]	@ (8001e90 <HAL_UART_MspInit+0x1bc>)
 8001d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d64:	4a4a      	ldr	r2, [pc, #296]	@ (8001e90 <HAL_UART_MspInit+0x1bc>)
 8001d66:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d6c:	4b48      	ldr	r3, [pc, #288]	@ (8001e90 <HAL_UART_MspInit+0x1bc>)
 8001d6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d74:	613b      	str	r3, [r7, #16]
 8001d76:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d78:	2300      	movs	r3, #0
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	4b44      	ldr	r3, [pc, #272]	@ (8001e90 <HAL_UART_MspInit+0x1bc>)
 8001d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d80:	4a43      	ldr	r2, [pc, #268]	@ (8001e90 <HAL_UART_MspInit+0x1bc>)
 8001d82:	f043 0304 	orr.w	r3, r3, #4
 8001d86:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d88:	4b41      	ldr	r3, [pc, #260]	@ (8001e90 <HAL_UART_MspInit+0x1bc>)
 8001d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8c:	f003 0304 	and.w	r3, r3, #4
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_10;
 8001d94:	f44f 6384 	mov.w	r3, #1056	@ 0x420
 8001d98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da2:	2303      	movs	r3, #3
 8001da4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001da6:	2307      	movs	r3, #7
 8001da8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001daa:	f107 031c 	add.w	r3, r7, #28
 8001dae:	4619      	mov	r1, r3
 8001db0:	483a      	ldr	r0, [pc, #232]	@ (8001e9c <HAL_UART_MspInit+0x1c8>)
 8001db2:	f000 fecf 	bl	8002b54 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8001db6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001db8:	4a3a      	ldr	r2, [pc, #232]	@ (8001ea4 <HAL_UART_MspInit+0x1d0>)
 8001dba:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8001dbc:	4b38      	ldr	r3, [pc, #224]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001dbe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001dc2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001dc4:	4b36      	ldr	r3, [pc, #216]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dca:	4b35      	ldr	r3, [pc, #212]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001dd0:	4b33      	ldr	r3, [pc, #204]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001dd2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001dd6:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001dd8:	4b31      	ldr	r3, [pc, #196]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001dde:	4b30      	ldr	r3, [pc, #192]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001de4:	4b2e      	ldr	r3, [pc, #184]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001dea:	4b2d      	ldr	r3, [pc, #180]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001dec:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001df0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001df2:	4b2b      	ldr	r3, [pc, #172]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001df8:	4829      	ldr	r0, [pc, #164]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001dfa:	f000 fb2f 	bl	800245c <HAL_DMA_Init>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8001e04:	f7ff fdee 	bl	80019e4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4a25      	ldr	r2, [pc, #148]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001e0c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e0e:	4a24      	ldr	r2, [pc, #144]	@ (8001ea0 <HAL_UART_MspInit+0x1cc>)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8001e14:	4b24      	ldr	r3, [pc, #144]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e16:	4a25      	ldr	r2, [pc, #148]	@ (8001eac <HAL_UART_MspInit+0x1d8>)
 8001e18:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8001e1a:	4b23      	ldr	r3, [pc, #140]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e1c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001e20:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e22:	4b21      	ldr	r3, [pc, #132]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e24:	2240      	movs	r2, #64	@ 0x40
 8001e26:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e28:	4b1f      	ldr	r3, [pc, #124]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e30:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e34:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e36:	4b1c      	ldr	r3, [pc, #112]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e3c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001e42:	4b19      	ldr	r3, [pc, #100]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001e48:	4b17      	ldr	r3, [pc, #92]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e4a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001e4e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e50:	4b15      	ldr	r3, [pc, #84]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001e56:	4814      	ldr	r0, [pc, #80]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e58:	f000 fb00 	bl	800245c <HAL_DMA_Init>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <HAL_UART_MspInit+0x192>
      Error_Handler();
 8001e62:	f7ff fdbf 	bl	80019e4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	4a0f      	ldr	r2, [pc, #60]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e6a:	639a      	str	r2, [r3, #56]	@ 0x38
 8001e6c:	4a0e      	ldr	r2, [pc, #56]	@ (8001ea8 <HAL_UART_MspInit+0x1d4>)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8001e72:	2200      	movs	r2, #0
 8001e74:	2105      	movs	r1, #5
 8001e76:	2027      	movs	r0, #39	@ 0x27
 8001e78:	f000 fab9 	bl	80023ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001e7c:	2027      	movs	r0, #39	@ 0x27
 8001e7e:	f000 fad2 	bl	8002426 <HAL_NVIC_EnableIRQ>
}
 8001e82:	bf00      	nop
 8001e84:	3730      	adds	r7, #48	@ 0x30
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40004400 	.word	0x40004400
 8001e90:	40023800 	.word	0x40023800
 8001e94:	40020000 	.word	0x40020000
 8001e98:	40004800 	.word	0x40004800
 8001e9c:	40020800 	.word	0x40020800
 8001ea0:	2000051c 	.word	0x2000051c
 8001ea4:	40026028 	.word	0x40026028
 8001ea8:	2000057c 	.word	0x2000057c
 8001eac:	40026058 	.word	0x40026058

08001eb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001eb4:	bf00      	nop
 8001eb6:	e7fd      	b.n	8001eb4 <NMI_Handler+0x4>

08001eb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ebc:	bf00      	nop
 8001ebe:	e7fd      	b.n	8001ebc <HardFault_Handler+0x4>

08001ec0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ec4:	bf00      	nop
 8001ec6:	e7fd      	b.n	8001ec4 <MemManage_Handler+0x4>

08001ec8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ecc:	bf00      	nop
 8001ece:	e7fd      	b.n	8001ecc <BusFault_Handler+0x4>

08001ed0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ed4:	bf00      	nop
 8001ed6:	e7fd      	b.n	8001ed4 <UsageFault_Handler+0x4>

08001ed8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr

08001ee6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eea:	f000 f985 	bl	80021f8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001eee:	f005 fc29 	bl	8007744 <xTaskGetSchedulerState>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d001      	beq.n	8001efc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001ef8:	f006 fafe 	bl	80084f8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001efc:	bf00      	nop
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001f04:	4802      	ldr	r0, [pc, #8]	@ (8001f10 <DMA1_Stream1_IRQHandler+0x10>)
 8001f06:	f000 fbe9 	bl	80026dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	2000051c 	.word	0x2000051c

08001f14 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001f18:	4802      	ldr	r0, [pc, #8]	@ (8001f24 <DMA1_Stream3_IRQHandler+0x10>)
 8001f1a:	f000 fbdf 	bl	80026dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	2000057c 	.word	0x2000057c

08001f28 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001f2c:	4802      	ldr	r0, [pc, #8]	@ (8001f38 <USART3_IRQHandler+0x10>)
 8001f2e:	f002 fea7 	bl	8004c80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	200004d4 	.word	0x200004d4

08001f3c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001f40:	4802      	ldr	r0, [pc, #8]	@ (8001f4c <TIM5_IRQHandler+0x10>)
 8001f42:	f001 fef9 	bl	8003d38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	20000444 	.word	0x20000444

08001f50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  return 1;
 8001f54:	2301      	movs	r3, #1
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <_kill>:

int _kill(int pid, int sig)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f6a:	f007 fbef 	bl	800974c <__errno>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2216      	movs	r2, #22
 8001f72:	601a      	str	r2, [r3, #0]
  return -1;
 8001f74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3708      	adds	r7, #8
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <_exit>:

void _exit (int status)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f88:	f04f 31ff 	mov.w	r1, #4294967295
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7ff ffe7 	bl	8001f60 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f92:	bf00      	nop
 8001f94:	e7fd      	b.n	8001f92 <_exit+0x12>

08001f96 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f96:	b580      	push	{r7, lr}
 8001f98:	b086      	sub	sp, #24
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	60f8      	str	r0, [r7, #12]
 8001f9e:	60b9      	str	r1, [r7, #8]
 8001fa0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	617b      	str	r3, [r7, #20]
 8001fa6:	e00a      	b.n	8001fbe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fa8:	f3af 8000 	nop.w
 8001fac:	4601      	mov	r1, r0
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	1c5a      	adds	r2, r3, #1
 8001fb2:	60ba      	str	r2, [r7, #8]
 8001fb4:	b2ca      	uxtb	r2, r1
 8001fb6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb8:	697b      	ldr	r3, [r7, #20]
 8001fba:	3301      	adds	r3, #1
 8001fbc:	617b      	str	r3, [r7, #20]
 8001fbe:	697a      	ldr	r2, [r7, #20]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	dbf0      	blt.n	8001fa8 <_read+0x12>
  }

  return len;
 8001fc6:	687b      	ldr	r3, [r7, #4]
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3718      	adds	r7, #24
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	60b9      	str	r1, [r7, #8]
 8001fda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fdc:	2300      	movs	r3, #0
 8001fde:	617b      	str	r3, [r7, #20]
 8001fe0:	e009      	b.n	8001ff6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	1c5a      	adds	r2, r3, #1
 8001fe6:	60ba      	str	r2, [r7, #8]
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	4618      	mov	r0, r3
 8001fec:	f7ff f956 	bl	800129c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	617b      	str	r3, [r7, #20]
 8001ff6:	697a      	ldr	r2, [r7, #20]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	dbf1      	blt.n	8001fe2 <_write+0x12>
  }
  return len;
 8001ffe:	687b      	ldr	r3, [r7, #4]
}
 8002000:	4618      	mov	r0, r3
 8002002:	3718      	adds	r7, #24
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <_close>:

int _close(int file)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002010:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002014:	4618      	mov	r0, r3
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002030:	605a      	str	r2, [r3, #4]
  return 0;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <_isatty>:

int _isatty(int file)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002048:	2301      	movs	r3, #1
}
 800204a:	4618      	mov	r0, r3
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002056:	b480      	push	{r7}
 8002058:	b085      	sub	sp, #20
 800205a:	af00      	add	r7, sp, #0
 800205c:	60f8      	str	r0, [r7, #12]
 800205e:	60b9      	str	r1, [r7, #8]
 8002060:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002062:	2300      	movs	r3, #0
}
 8002064:	4618      	mov	r0, r3
 8002066:	3714      	adds	r7, #20
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002078:	4a14      	ldr	r2, [pc, #80]	@ (80020cc <_sbrk+0x5c>)
 800207a:	4b15      	ldr	r3, [pc, #84]	@ (80020d0 <_sbrk+0x60>)
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002080:	697b      	ldr	r3, [r7, #20]
 8002082:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002084:	4b13      	ldr	r3, [pc, #76]	@ (80020d4 <_sbrk+0x64>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d102      	bne.n	8002092 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800208c:	4b11      	ldr	r3, [pc, #68]	@ (80020d4 <_sbrk+0x64>)
 800208e:	4a12      	ldr	r2, [pc, #72]	@ (80020d8 <_sbrk+0x68>)
 8002090:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002092:	4b10      	ldr	r3, [pc, #64]	@ (80020d4 <_sbrk+0x64>)
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	4413      	add	r3, r2
 800209a:	693a      	ldr	r2, [r7, #16]
 800209c:	429a      	cmp	r2, r3
 800209e:	d207      	bcs.n	80020b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020a0:	f007 fb54 	bl	800974c <__errno>
 80020a4:	4603      	mov	r3, r0
 80020a6:	220c      	movs	r2, #12
 80020a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020aa:	f04f 33ff 	mov.w	r3, #4294967295
 80020ae:	e009      	b.n	80020c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020b0:	4b08      	ldr	r3, [pc, #32]	@ (80020d4 <_sbrk+0x64>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020b6:	4b07      	ldr	r3, [pc, #28]	@ (80020d4 <_sbrk+0x64>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4413      	add	r3, r2
 80020be:	4a05      	ldr	r2, [pc, #20]	@ (80020d4 <_sbrk+0x64>)
 80020c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020c2:	68fb      	ldr	r3, [r7, #12]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3718      	adds	r7, #24
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	20020000 	.word	0x20020000
 80020d0:	00000400 	.word	0x00000400
 80020d4:	200005e8 	.word	0x200005e8
 80020d8:	20005090 	.word	0x20005090

080020dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020e0:	4b06      	ldr	r3, [pc, #24]	@ (80020fc <SystemInit+0x20>)
 80020e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020e6:	4a05      	ldr	r2, [pc, #20]	@ (80020fc <SystemInit+0x20>)
 80020e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020f0:	bf00      	nop
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	e000ed00 	.word	0xe000ed00

08002100 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002100:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002138 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002104:	f7ff ffea 	bl	80020dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002108:	480c      	ldr	r0, [pc, #48]	@ (800213c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800210a:	490d      	ldr	r1, [pc, #52]	@ (8002140 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800210c:	4a0d      	ldr	r2, [pc, #52]	@ (8002144 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800210e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002110:	e002      	b.n	8002118 <LoopCopyDataInit>

08002112 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002112:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002114:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002116:	3304      	adds	r3, #4

08002118 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002118:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800211a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800211c:	d3f9      	bcc.n	8002112 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800211e:	4a0a      	ldr	r2, [pc, #40]	@ (8002148 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002120:	4c0a      	ldr	r4, [pc, #40]	@ (800214c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002122:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002124:	e001      	b.n	800212a <LoopFillZerobss>

08002126 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002126:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002128:	3204      	adds	r2, #4

0800212a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800212a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800212c:	d3fb      	bcc.n	8002126 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800212e:	f007 fb13 	bl	8009758 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002132:	f7ff f8c5 	bl	80012c0 <main>
  bx  lr    
 8002136:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002138:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800213c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002140:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002144:	0800c9b8 	.word	0x0800c9b8
  ldr r2, =_sbss
 8002148:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800214c:	2000508c 	.word	0x2000508c

08002150 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002150:	e7fe      	b.n	8002150 <ADC_IRQHandler>
	...

08002154 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002158:	4b0e      	ldr	r3, [pc, #56]	@ (8002194 <HAL_Init+0x40>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a0d      	ldr	r2, [pc, #52]	@ (8002194 <HAL_Init+0x40>)
 800215e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002162:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002164:	4b0b      	ldr	r3, [pc, #44]	@ (8002194 <HAL_Init+0x40>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a0a      	ldr	r2, [pc, #40]	@ (8002194 <HAL_Init+0x40>)
 800216a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800216e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002170:	4b08      	ldr	r3, [pc, #32]	@ (8002194 <HAL_Init+0x40>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a07      	ldr	r2, [pc, #28]	@ (8002194 <HAL_Init+0x40>)
 8002176:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800217a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800217c:	2003      	movs	r0, #3
 800217e:	f000 f92b 	bl	80023d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002182:	200f      	movs	r0, #15
 8002184:	f000 f808 	bl	8002198 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002188:	f7ff fc32 	bl	80019f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	40023c00 	.word	0x40023c00

08002198 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021a0:	4b12      	ldr	r3, [pc, #72]	@ (80021ec <HAL_InitTick+0x54>)
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	4b12      	ldr	r3, [pc, #72]	@ (80021f0 <HAL_InitTick+0x58>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	4619      	mov	r1, r3
 80021aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80021b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021b6:	4618      	mov	r0, r3
 80021b8:	f000 f943 	bl	8002442 <HAL_SYSTICK_Config>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e00e      	b.n	80021e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b0f      	cmp	r3, #15
 80021ca:	d80a      	bhi.n	80021e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021cc:	2200      	movs	r2, #0
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	f04f 30ff 	mov.w	r0, #4294967295
 80021d4:	f000 f90b 	bl	80023ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021d8:	4a06      	ldr	r2, [pc, #24]	@ (80021f4 <HAL_InitTick+0x5c>)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021de:	2300      	movs	r3, #0
 80021e0:	e000      	b.n	80021e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021e2:	2301      	movs	r3, #1
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000000 	.word	0x20000000
 80021f0:	20000008 	.word	0x20000008
 80021f4:	20000004 	.word	0x20000004

080021f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021fc:	4b06      	ldr	r3, [pc, #24]	@ (8002218 <HAL_IncTick+0x20>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	461a      	mov	r2, r3
 8002202:	4b06      	ldr	r3, [pc, #24]	@ (800221c <HAL_IncTick+0x24>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4413      	add	r3, r2
 8002208:	4a04      	ldr	r2, [pc, #16]	@ (800221c <HAL_IncTick+0x24>)
 800220a:	6013      	str	r3, [r2, #0]
}
 800220c:	bf00      	nop
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	20000008 	.word	0x20000008
 800221c:	200005ec 	.word	0x200005ec

08002220 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  return uwTick;
 8002224:	4b03      	ldr	r3, [pc, #12]	@ (8002234 <HAL_GetTick+0x14>)
 8002226:	681b      	ldr	r3, [r3, #0]
}
 8002228:	4618      	mov	r0, r3
 800222a:	46bd      	mov	sp, r7
 800222c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002230:	4770      	bx	lr
 8002232:	bf00      	nop
 8002234:	200005ec 	.word	0x200005ec

08002238 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f003 0307 	and.w	r3, r3, #7
 8002246:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002248:	4b0c      	ldr	r3, [pc, #48]	@ (800227c <__NVIC_SetPriorityGrouping+0x44>)
 800224a:	68db      	ldr	r3, [r3, #12]
 800224c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800224e:	68ba      	ldr	r2, [r7, #8]
 8002250:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002254:	4013      	ands	r3, r2
 8002256:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002260:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002264:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002268:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800226a:	4a04      	ldr	r2, [pc, #16]	@ (800227c <__NVIC_SetPriorityGrouping+0x44>)
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	60d3      	str	r3, [r2, #12]
}
 8002270:	bf00      	nop
 8002272:	3714      	adds	r7, #20
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr
 800227c:	e000ed00 	.word	0xe000ed00

08002280 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002284:	4b04      	ldr	r3, [pc, #16]	@ (8002298 <__NVIC_GetPriorityGrouping+0x18>)
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	0a1b      	lsrs	r3, r3, #8
 800228a:	f003 0307 	and.w	r3, r3, #7
}
 800228e:	4618      	mov	r0, r3
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	4603      	mov	r3, r0
 80022a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	db0b      	blt.n	80022c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ae:	79fb      	ldrb	r3, [r7, #7]
 80022b0:	f003 021f 	and.w	r2, r3, #31
 80022b4:	4907      	ldr	r1, [pc, #28]	@ (80022d4 <__NVIC_EnableIRQ+0x38>)
 80022b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ba:	095b      	lsrs	r3, r3, #5
 80022bc:	2001      	movs	r0, #1
 80022be:	fa00 f202 	lsl.w	r2, r0, r2
 80022c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022c6:	bf00      	nop
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	e000e100 	.word	0xe000e100

080022d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	6039      	str	r1, [r7, #0]
 80022e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	db0a      	blt.n	8002302 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	b2da      	uxtb	r2, r3
 80022f0:	490c      	ldr	r1, [pc, #48]	@ (8002324 <__NVIC_SetPriority+0x4c>)
 80022f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f6:	0112      	lsls	r2, r2, #4
 80022f8:	b2d2      	uxtb	r2, r2
 80022fa:	440b      	add	r3, r1
 80022fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002300:	e00a      	b.n	8002318 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	b2da      	uxtb	r2, r3
 8002306:	4908      	ldr	r1, [pc, #32]	@ (8002328 <__NVIC_SetPriority+0x50>)
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	f003 030f 	and.w	r3, r3, #15
 800230e:	3b04      	subs	r3, #4
 8002310:	0112      	lsls	r2, r2, #4
 8002312:	b2d2      	uxtb	r2, r2
 8002314:	440b      	add	r3, r1
 8002316:	761a      	strb	r2, [r3, #24]
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	e000e100 	.word	0xe000e100
 8002328:	e000ed00 	.word	0xe000ed00

0800232c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800232c:	b480      	push	{r7}
 800232e:	b089      	sub	sp, #36	@ 0x24
 8002330:	af00      	add	r7, sp, #0
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002340:	69fb      	ldr	r3, [r7, #28]
 8002342:	f1c3 0307 	rsb	r3, r3, #7
 8002346:	2b04      	cmp	r3, #4
 8002348:	bf28      	it	cs
 800234a:	2304      	movcs	r3, #4
 800234c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	3304      	adds	r3, #4
 8002352:	2b06      	cmp	r3, #6
 8002354:	d902      	bls.n	800235c <NVIC_EncodePriority+0x30>
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	3b03      	subs	r3, #3
 800235a:	e000      	b.n	800235e <NVIC_EncodePriority+0x32>
 800235c:	2300      	movs	r3, #0
 800235e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002360:	f04f 32ff 	mov.w	r2, #4294967295
 8002364:	69bb      	ldr	r3, [r7, #24]
 8002366:	fa02 f303 	lsl.w	r3, r2, r3
 800236a:	43da      	mvns	r2, r3
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	401a      	ands	r2, r3
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002374:	f04f 31ff 	mov.w	r1, #4294967295
 8002378:	697b      	ldr	r3, [r7, #20]
 800237a:	fa01 f303 	lsl.w	r3, r1, r3
 800237e:	43d9      	mvns	r1, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002384:	4313      	orrs	r3, r2
         );
}
 8002386:	4618      	mov	r0, r3
 8002388:	3724      	adds	r7, #36	@ 0x24
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
	...

08002394 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	3b01      	subs	r3, #1
 80023a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023a4:	d301      	bcc.n	80023aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023a6:	2301      	movs	r3, #1
 80023a8:	e00f      	b.n	80023ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023aa:	4a0a      	ldr	r2, [pc, #40]	@ (80023d4 <SysTick_Config+0x40>)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	3b01      	subs	r3, #1
 80023b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023b2:	210f      	movs	r1, #15
 80023b4:	f04f 30ff 	mov.w	r0, #4294967295
 80023b8:	f7ff ff8e 	bl	80022d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023bc:	4b05      	ldr	r3, [pc, #20]	@ (80023d4 <SysTick_Config+0x40>)
 80023be:	2200      	movs	r2, #0
 80023c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023c2:	4b04      	ldr	r3, [pc, #16]	@ (80023d4 <SysTick_Config+0x40>)
 80023c4:	2207      	movs	r2, #7
 80023c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023c8:	2300      	movs	r3, #0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3708      	adds	r7, #8
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	e000e010 	.word	0xe000e010

080023d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	f7ff ff29 	bl	8002238 <__NVIC_SetPriorityGrouping>
}
 80023e6:	bf00      	nop
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b086      	sub	sp, #24
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	4603      	mov	r3, r0
 80023f6:	60b9      	str	r1, [r7, #8]
 80023f8:	607a      	str	r2, [r7, #4]
 80023fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023fc:	2300      	movs	r3, #0
 80023fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002400:	f7ff ff3e 	bl	8002280 <__NVIC_GetPriorityGrouping>
 8002404:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	68b9      	ldr	r1, [r7, #8]
 800240a:	6978      	ldr	r0, [r7, #20]
 800240c:	f7ff ff8e 	bl	800232c <NVIC_EncodePriority>
 8002410:	4602      	mov	r2, r0
 8002412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002416:	4611      	mov	r1, r2
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff ff5d 	bl	80022d8 <__NVIC_SetPriority>
}
 800241e:	bf00      	nop
 8002420:	3718      	adds	r7, #24
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b082      	sub	sp, #8
 800242a:	af00      	add	r7, sp, #0
 800242c:	4603      	mov	r3, r0
 800242e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002430:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff ff31 	bl	800229c <__NVIC_EnableIRQ>
}
 800243a:	bf00      	nop
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b082      	sub	sp, #8
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f7ff ffa2 	bl	8002394 <SysTick_Config>
 8002450:	4603      	mov	r3, r0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002468:	f7ff feda 	bl	8002220 <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d101      	bne.n	8002478 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e099      	b.n	80025ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2202      	movs	r2, #2
 800247c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f022 0201 	bic.w	r2, r2, #1
 8002496:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002498:	e00f      	b.n	80024ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800249a:	f7ff fec1 	bl	8002220 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b05      	cmp	r3, #5
 80024a6:	d908      	bls.n	80024ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2220      	movs	r2, #32
 80024ac:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2203      	movs	r2, #3
 80024b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e078      	b.n	80025ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0301 	and.w	r3, r3, #1
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1e8      	bne.n	800249a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	4b38      	ldr	r3, [pc, #224]	@ (80025b4 <HAL_DMA_Init+0x158>)
 80024d4:	4013      	ands	r3, r2
 80024d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685a      	ldr	r2, [r3, #4]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	689b      	ldr	r3, [r3, #8]
 80024e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	699b      	ldr	r3, [r3, #24]
 80024f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a1b      	ldr	r3, [r3, #32]
 8002504:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	4313      	orrs	r3, r2
 800250a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002510:	2b04      	cmp	r3, #4
 8002512:	d107      	bne.n	8002524 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251c:	4313      	orrs	r3, r2
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	4313      	orrs	r3, r2
 8002522:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	f023 0307 	bic.w	r3, r3, #7
 800253a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	4313      	orrs	r3, r2
 8002544:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800254a:	2b04      	cmp	r3, #4
 800254c:	d117      	bne.n	800257e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002552:	697a      	ldr	r2, [r7, #20]
 8002554:	4313      	orrs	r3, r2
 8002556:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800255c:	2b00      	cmp	r3, #0
 800255e:	d00e      	beq.n	800257e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f000 fa7b 	bl	8002a5c <DMA_CheckFifoParam>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d008      	beq.n	800257e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2240      	movs	r2, #64	@ 0x40
 8002570:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2201      	movs	r2, #1
 8002576:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800257a:	2301      	movs	r3, #1
 800257c:	e016      	b.n	80025ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 fa32 	bl	80029f0 <DMA_CalcBaseAndBitshift>
 800258c:	4603      	mov	r3, r0
 800258e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002594:	223f      	movs	r2, #63	@ 0x3f
 8002596:	409a      	lsls	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2201      	movs	r2, #1
 80025a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80025aa:	2300      	movs	r3, #0
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3718      	adds	r7, #24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	f010803f 	.word	0xf010803f

080025b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80025c6:	f7ff fe2b 	bl	8002220 <HAL_GetTick>
 80025ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d008      	beq.n	80025ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2280      	movs	r2, #128	@ 0x80
 80025dc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2200      	movs	r2, #0
 80025e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e052      	b.n	8002690 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 0216 	bic.w	r2, r2, #22
 80025f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	695a      	ldr	r2, [r3, #20]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002608:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260e:	2b00      	cmp	r3, #0
 8002610:	d103      	bne.n	800261a <HAL_DMA_Abort+0x62>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002616:	2b00      	cmp	r3, #0
 8002618:	d007      	beq.n	800262a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f022 0208 	bic.w	r2, r2, #8
 8002628:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f022 0201 	bic.w	r2, r2, #1
 8002638:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800263a:	e013      	b.n	8002664 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800263c:	f7ff fdf0 	bl	8002220 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b05      	cmp	r3, #5
 8002648:	d90c      	bls.n	8002664 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2220      	movs	r2, #32
 800264e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2203      	movs	r2, #3
 8002654:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e015      	b.n	8002690 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	2b00      	cmp	r3, #0
 8002670:	d1e4      	bne.n	800263c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002676:	223f      	movs	r2, #63	@ 0x3f
 8002678:	409a      	lsls	r2, r3
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	2200      	movs	r2, #0
 800268a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	3710      	adds	r7, #16
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}

08002698 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d004      	beq.n	80026b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2280      	movs	r2, #128	@ 0x80
 80026b0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e00c      	b.n	80026d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2205      	movs	r2, #5
 80026ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f022 0201 	bic.w	r2, r2, #1
 80026cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80026e4:	2300      	movs	r3, #0
 80026e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80026e8:	4b8e      	ldr	r3, [pc, #568]	@ (8002924 <HAL_DMA_IRQHandler+0x248>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a8e      	ldr	r2, [pc, #568]	@ (8002928 <HAL_DMA_IRQHandler+0x24c>)
 80026ee:	fba2 2303 	umull	r2, r3, r2, r3
 80026f2:	0a9b      	lsrs	r3, r3, #10
 80026f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002706:	2208      	movs	r2, #8
 8002708:	409a      	lsls	r2, r3
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	4013      	ands	r3, r2
 800270e:	2b00      	cmp	r3, #0
 8002710:	d01a      	beq.n	8002748 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 0304 	and.w	r3, r3, #4
 800271c:	2b00      	cmp	r3, #0
 800271e:	d013      	beq.n	8002748 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f022 0204 	bic.w	r2, r2, #4
 800272e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002734:	2208      	movs	r2, #8
 8002736:	409a      	lsls	r2, r3
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002740:	f043 0201 	orr.w	r2, r3, #1
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800274c:	2201      	movs	r2, #1
 800274e:	409a      	lsls	r2, r3
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	4013      	ands	r3, r2
 8002754:	2b00      	cmp	r3, #0
 8002756:	d012      	beq.n	800277e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002762:	2b00      	cmp	r3, #0
 8002764:	d00b      	beq.n	800277e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800276a:	2201      	movs	r2, #1
 800276c:	409a      	lsls	r2, r3
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002776:	f043 0202 	orr.w	r2, r3, #2
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002782:	2204      	movs	r2, #4
 8002784:	409a      	lsls	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	4013      	ands	r3, r2
 800278a:	2b00      	cmp	r3, #0
 800278c:	d012      	beq.n	80027b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b00      	cmp	r3, #0
 800279a:	d00b      	beq.n	80027b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a0:	2204      	movs	r2, #4
 80027a2:	409a      	lsls	r2, r3
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ac:	f043 0204 	orr.w	r2, r3, #4
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027b8:	2210      	movs	r2, #16
 80027ba:	409a      	lsls	r2, r3
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	4013      	ands	r3, r2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d043      	beq.n	800284c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0308 	and.w	r3, r3, #8
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d03c      	beq.n	800284c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d6:	2210      	movs	r2, #16
 80027d8:	409a      	lsls	r2, r3
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d018      	beq.n	800281e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d108      	bne.n	800280c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d024      	beq.n	800284c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	4798      	blx	r3
 800280a:	e01f      	b.n	800284c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002810:	2b00      	cmp	r3, #0
 8002812:	d01b      	beq.n	800284c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	4798      	blx	r3
 800281c:	e016      	b.n	800284c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002828:	2b00      	cmp	r3, #0
 800282a:	d107      	bne.n	800283c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f022 0208 	bic.w	r2, r2, #8
 800283a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002840:	2b00      	cmp	r3, #0
 8002842:	d003      	beq.n	800284c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002850:	2220      	movs	r2, #32
 8002852:	409a      	lsls	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	4013      	ands	r3, r2
 8002858:	2b00      	cmp	r3, #0
 800285a:	f000 808f 	beq.w	800297c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0310 	and.w	r3, r3, #16
 8002868:	2b00      	cmp	r3, #0
 800286a:	f000 8087 	beq.w	800297c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002872:	2220      	movs	r2, #32
 8002874:	409a      	lsls	r2, r3
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b05      	cmp	r3, #5
 8002884:	d136      	bne.n	80028f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f022 0216 	bic.w	r2, r2, #22
 8002894:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	695a      	ldr	r2, [r3, #20]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80028a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d103      	bne.n	80028b6 <HAL_DMA_IRQHandler+0x1da>
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d007      	beq.n	80028c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f022 0208 	bic.w	r2, r2, #8
 80028c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028ca:	223f      	movs	r2, #63	@ 0x3f
 80028cc:	409a      	lsls	r2, r3
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	2201      	movs	r2, #1
 80028d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d07e      	beq.n	80029e8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028ee:	6878      	ldr	r0, [r7, #4]
 80028f0:	4798      	blx	r3
        }
        return;
 80028f2:	e079      	b.n	80029e8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d01d      	beq.n	800293e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d10d      	bne.n	800292c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002914:	2b00      	cmp	r3, #0
 8002916:	d031      	beq.n	800297c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800291c:	6878      	ldr	r0, [r7, #4]
 800291e:	4798      	blx	r3
 8002920:	e02c      	b.n	800297c <HAL_DMA_IRQHandler+0x2a0>
 8002922:	bf00      	nop
 8002924:	20000000 	.word	0x20000000
 8002928:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002930:	2b00      	cmp	r3, #0
 8002932:	d023      	beq.n	800297c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	4798      	blx	r3
 800293c:	e01e      	b.n	800297c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002948:	2b00      	cmp	r3, #0
 800294a:	d10f      	bne.n	800296c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f022 0210 	bic.w	r2, r2, #16
 800295a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002970:	2b00      	cmp	r3, #0
 8002972:	d003      	beq.n	800297c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002980:	2b00      	cmp	r3, #0
 8002982:	d032      	beq.n	80029ea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002988:	f003 0301 	and.w	r3, r3, #1
 800298c:	2b00      	cmp	r3, #0
 800298e:	d022      	beq.n	80029d6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2205      	movs	r2, #5
 8002994:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f022 0201 	bic.w	r2, r2, #1
 80029a6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	3301      	adds	r3, #1
 80029ac:	60bb      	str	r3, [r7, #8]
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d307      	bcc.n	80029c4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d1f2      	bne.n	80029a8 <HAL_DMA_IRQHandler+0x2cc>
 80029c2:	e000      	b.n	80029c6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80029c4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d005      	beq.n	80029ea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	4798      	blx	r3
 80029e6:	e000      	b.n	80029ea <HAL_DMA_IRQHandler+0x30e>
        return;
 80029e8:	bf00      	nop
    }
  }
}
 80029ea:	3718      	adds	r7, #24
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}

080029f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	3b10      	subs	r3, #16
 8002a00:	4a14      	ldr	r2, [pc, #80]	@ (8002a54 <DMA_CalcBaseAndBitshift+0x64>)
 8002a02:	fba2 2303 	umull	r2, r3, r2, r3
 8002a06:	091b      	lsrs	r3, r3, #4
 8002a08:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a0a:	4a13      	ldr	r2, [pc, #76]	@ (8002a58 <DMA_CalcBaseAndBitshift+0x68>)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	4413      	add	r3, r2
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	461a      	mov	r2, r3
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2b03      	cmp	r3, #3
 8002a1c:	d909      	bls.n	8002a32 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a26:	f023 0303 	bic.w	r3, r3, #3
 8002a2a:	1d1a      	adds	r2, r3, #4
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a30:	e007      	b.n	8002a42 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a3a:	f023 0303 	bic.w	r3, r3, #3
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3714      	adds	r7, #20
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	aaaaaaab 	.word	0xaaaaaaab
 8002a58:	0800c5a4 	.word	0x0800c5a4

08002a5c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a6c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d11f      	bne.n	8002ab6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a76:	68bb      	ldr	r3, [r7, #8]
 8002a78:	2b03      	cmp	r3, #3
 8002a7a:	d856      	bhi.n	8002b2a <DMA_CheckFifoParam+0xce>
 8002a7c:	a201      	add	r2, pc, #4	@ (adr r2, 8002a84 <DMA_CheckFifoParam+0x28>)
 8002a7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a82:	bf00      	nop
 8002a84:	08002a95 	.word	0x08002a95
 8002a88:	08002aa7 	.word	0x08002aa7
 8002a8c:	08002a95 	.word	0x08002a95
 8002a90:	08002b2b 	.word	0x08002b2b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d046      	beq.n	8002b2e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aa4:	e043      	b.n	8002b2e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aaa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002aae:	d140      	bne.n	8002b32 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ab4:	e03d      	b.n	8002b32 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	699b      	ldr	r3, [r3, #24]
 8002aba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002abe:	d121      	bne.n	8002b04 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	2b03      	cmp	r3, #3
 8002ac4:	d837      	bhi.n	8002b36 <DMA_CheckFifoParam+0xda>
 8002ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8002acc <DMA_CheckFifoParam+0x70>)
 8002ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002acc:	08002add 	.word	0x08002add
 8002ad0:	08002ae3 	.word	0x08002ae3
 8002ad4:	08002add 	.word	0x08002add
 8002ad8:	08002af5 	.word	0x08002af5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	73fb      	strb	r3, [r7, #15]
      break;
 8002ae0:	e030      	b.n	8002b44 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ae6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d025      	beq.n	8002b3a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002af2:	e022      	b.n	8002b3a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002af8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002afc:	d11f      	bne.n	8002b3e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b02:	e01c      	b.n	8002b3e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d903      	bls.n	8002b12 <DMA_CheckFifoParam+0xb6>
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	2b03      	cmp	r3, #3
 8002b0e:	d003      	beq.n	8002b18 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002b10:	e018      	b.n	8002b44 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	73fb      	strb	r3, [r7, #15]
      break;
 8002b16:	e015      	b.n	8002b44 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d00e      	beq.n	8002b42 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	73fb      	strb	r3, [r7, #15]
      break;
 8002b28:	e00b      	b.n	8002b42 <DMA_CheckFifoParam+0xe6>
      break;
 8002b2a:	bf00      	nop
 8002b2c:	e00a      	b.n	8002b44 <DMA_CheckFifoParam+0xe8>
      break;
 8002b2e:	bf00      	nop
 8002b30:	e008      	b.n	8002b44 <DMA_CheckFifoParam+0xe8>
      break;
 8002b32:	bf00      	nop
 8002b34:	e006      	b.n	8002b44 <DMA_CheckFifoParam+0xe8>
      break;
 8002b36:	bf00      	nop
 8002b38:	e004      	b.n	8002b44 <DMA_CheckFifoParam+0xe8>
      break;
 8002b3a:	bf00      	nop
 8002b3c:	e002      	b.n	8002b44 <DMA_CheckFifoParam+0xe8>
      break;   
 8002b3e:	bf00      	nop
 8002b40:	e000      	b.n	8002b44 <DMA_CheckFifoParam+0xe8>
      break;
 8002b42:	bf00      	nop
    }
  } 
  
  return status; 
 8002b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3714      	adds	r7, #20
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop

08002b54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b089      	sub	sp, #36	@ 0x24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
 8002b5c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b5e:	2300      	movs	r3, #0
 8002b60:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b62:	2300      	movs	r3, #0
 8002b64:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b66:	2300      	movs	r3, #0
 8002b68:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	61fb      	str	r3, [r7, #28]
 8002b6e:	e165      	b.n	8002e3c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b70:	2201      	movs	r2, #1
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	697a      	ldr	r2, [r7, #20]
 8002b80:	4013      	ands	r3, r2
 8002b82:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	429a      	cmp	r2, r3
 8002b8a:	f040 8154 	bne.w	8002e36 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f003 0303 	and.w	r3, r3, #3
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	d005      	beq.n	8002ba6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ba2:	2b02      	cmp	r3, #2
 8002ba4:	d130      	bne.n	8002c08 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	689b      	ldr	r3, [r3, #8]
 8002baa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	2203      	movs	r2, #3
 8002bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb6:	43db      	mvns	r3, r3
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	4013      	ands	r3, r2
 8002bbc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	68da      	ldr	r2, [r3, #12]
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002bdc:	2201      	movs	r2, #1
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	fa02 f303 	lsl.w	r3, r2, r3
 8002be4:	43db      	mvns	r3, r3
 8002be6:	69ba      	ldr	r2, [r7, #24]
 8002be8:	4013      	ands	r3, r2
 8002bea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	091b      	lsrs	r3, r3, #4
 8002bf2:	f003 0201 	and.w	r2, r3, #1
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bfc:	69ba      	ldr	r2, [r7, #24]
 8002bfe:	4313      	orrs	r3, r2
 8002c00:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	69ba      	ldr	r2, [r7, #24]
 8002c06:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f003 0303 	and.w	r3, r3, #3
 8002c10:	2b03      	cmp	r3, #3
 8002c12:	d017      	beq.n	8002c44 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	2203      	movs	r2, #3
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	43db      	mvns	r3, r3
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	4013      	ands	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	689a      	ldr	r2, [r3, #8]
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	69ba      	ldr	r2, [r7, #24]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f003 0303 	and.w	r3, r3, #3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d123      	bne.n	8002c98 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c50:	69fb      	ldr	r3, [r7, #28]
 8002c52:	08da      	lsrs	r2, r3, #3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3208      	adds	r2, #8
 8002c58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c5e:	69fb      	ldr	r3, [r7, #28]
 8002c60:	f003 0307 	and.w	r3, r3, #7
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	220f      	movs	r2, #15
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	43db      	mvns	r3, r3
 8002c6e:	69ba      	ldr	r2, [r7, #24]
 8002c70:	4013      	ands	r3, r2
 8002c72:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	691a      	ldr	r2, [r3, #16]
 8002c78:	69fb      	ldr	r3, [r7, #28]
 8002c7a:	f003 0307 	and.w	r3, r3, #7
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	fa02 f303 	lsl.w	r3, r2, r3
 8002c84:	69ba      	ldr	r2, [r7, #24]
 8002c86:	4313      	orrs	r3, r2
 8002c88:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	08da      	lsrs	r2, r3, #3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	3208      	adds	r2, #8
 8002c92:	69b9      	ldr	r1, [r7, #24]
 8002c94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	005b      	lsls	r3, r3, #1
 8002ca2:	2203      	movs	r2, #3
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	4013      	ands	r3, r2
 8002cae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f003 0203 	and.w	r2, r3, #3
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	005b      	lsls	r3, r3, #1
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	69ba      	ldr	r2, [r7, #24]
 8002cca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	f000 80ae 	beq.w	8002e36 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cda:	2300      	movs	r3, #0
 8002cdc:	60fb      	str	r3, [r7, #12]
 8002cde:	4b5d      	ldr	r3, [pc, #372]	@ (8002e54 <HAL_GPIO_Init+0x300>)
 8002ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce2:	4a5c      	ldr	r2, [pc, #368]	@ (8002e54 <HAL_GPIO_Init+0x300>)
 8002ce4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ce8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cea:	4b5a      	ldr	r3, [pc, #360]	@ (8002e54 <HAL_GPIO_Init+0x300>)
 8002cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cf2:	60fb      	str	r3, [r7, #12]
 8002cf4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002cf6:	4a58      	ldr	r2, [pc, #352]	@ (8002e58 <HAL_GPIO_Init+0x304>)
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	089b      	lsrs	r3, r3, #2
 8002cfc:	3302      	adds	r3, #2
 8002cfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d02:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	f003 0303 	and.w	r3, r3, #3
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	220f      	movs	r2, #15
 8002d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d12:	43db      	mvns	r3, r3
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	4013      	ands	r3, r2
 8002d18:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a4f      	ldr	r2, [pc, #316]	@ (8002e5c <HAL_GPIO_Init+0x308>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d025      	beq.n	8002d6e <HAL_GPIO_Init+0x21a>
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4a4e      	ldr	r2, [pc, #312]	@ (8002e60 <HAL_GPIO_Init+0x30c>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d01f      	beq.n	8002d6a <HAL_GPIO_Init+0x216>
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	4a4d      	ldr	r2, [pc, #308]	@ (8002e64 <HAL_GPIO_Init+0x310>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d019      	beq.n	8002d66 <HAL_GPIO_Init+0x212>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a4c      	ldr	r2, [pc, #304]	@ (8002e68 <HAL_GPIO_Init+0x314>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d013      	beq.n	8002d62 <HAL_GPIO_Init+0x20e>
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4a4b      	ldr	r2, [pc, #300]	@ (8002e6c <HAL_GPIO_Init+0x318>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d00d      	beq.n	8002d5e <HAL_GPIO_Init+0x20a>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	4a4a      	ldr	r2, [pc, #296]	@ (8002e70 <HAL_GPIO_Init+0x31c>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d007      	beq.n	8002d5a <HAL_GPIO_Init+0x206>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4a49      	ldr	r2, [pc, #292]	@ (8002e74 <HAL_GPIO_Init+0x320>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d101      	bne.n	8002d56 <HAL_GPIO_Init+0x202>
 8002d52:	2306      	movs	r3, #6
 8002d54:	e00c      	b.n	8002d70 <HAL_GPIO_Init+0x21c>
 8002d56:	2307      	movs	r3, #7
 8002d58:	e00a      	b.n	8002d70 <HAL_GPIO_Init+0x21c>
 8002d5a:	2305      	movs	r3, #5
 8002d5c:	e008      	b.n	8002d70 <HAL_GPIO_Init+0x21c>
 8002d5e:	2304      	movs	r3, #4
 8002d60:	e006      	b.n	8002d70 <HAL_GPIO_Init+0x21c>
 8002d62:	2303      	movs	r3, #3
 8002d64:	e004      	b.n	8002d70 <HAL_GPIO_Init+0x21c>
 8002d66:	2302      	movs	r3, #2
 8002d68:	e002      	b.n	8002d70 <HAL_GPIO_Init+0x21c>
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e000      	b.n	8002d70 <HAL_GPIO_Init+0x21c>
 8002d6e:	2300      	movs	r3, #0
 8002d70:	69fa      	ldr	r2, [r7, #28]
 8002d72:	f002 0203 	and.w	r2, r2, #3
 8002d76:	0092      	lsls	r2, r2, #2
 8002d78:	4093      	lsls	r3, r2
 8002d7a:	69ba      	ldr	r2, [r7, #24]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d80:	4935      	ldr	r1, [pc, #212]	@ (8002e58 <HAL_GPIO_Init+0x304>)
 8002d82:	69fb      	ldr	r3, [r7, #28]
 8002d84:	089b      	lsrs	r3, r3, #2
 8002d86:	3302      	adds	r3, #2
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d8e:	4b3a      	ldr	r3, [pc, #232]	@ (8002e78 <HAL_GPIO_Init+0x324>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	43db      	mvns	r3, r3
 8002d98:	69ba      	ldr	r2, [r7, #24]
 8002d9a:	4013      	ands	r3, r2
 8002d9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d003      	beq.n	8002db2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002daa:	69ba      	ldr	r2, [r7, #24]
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002db2:	4a31      	ldr	r2, [pc, #196]	@ (8002e78 <HAL_GPIO_Init+0x324>)
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002db8:	4b2f      	ldr	r3, [pc, #188]	@ (8002e78 <HAL_GPIO_Init+0x324>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d003      	beq.n	8002ddc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ddc:	4a26      	ldr	r2, [pc, #152]	@ (8002e78 <HAL_GPIO_Init+0x324>)
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002de2:	4b25      	ldr	r3, [pc, #148]	@ (8002e78 <HAL_GPIO_Init+0x324>)
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	43db      	mvns	r3, r3
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	4013      	ands	r3, r2
 8002df0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d003      	beq.n	8002e06 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e06:	4a1c      	ldr	r2, [pc, #112]	@ (8002e78 <HAL_GPIO_Init+0x324>)
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8002e78 <HAL_GPIO_Init+0x324>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	43db      	mvns	r3, r3
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d003      	beq.n	8002e30 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002e28:	69ba      	ldr	r2, [r7, #24]
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e30:	4a11      	ldr	r2, [pc, #68]	@ (8002e78 <HAL_GPIO_Init+0x324>)
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	3301      	adds	r3, #1
 8002e3a:	61fb      	str	r3, [r7, #28]
 8002e3c:	69fb      	ldr	r3, [r7, #28]
 8002e3e:	2b0f      	cmp	r3, #15
 8002e40:	f67f ae96 	bls.w	8002b70 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e44:	bf00      	nop
 8002e46:	bf00      	nop
 8002e48:	3724      	adds	r7, #36	@ 0x24
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40023800 	.word	0x40023800
 8002e58:	40013800 	.word	0x40013800
 8002e5c:	40020000 	.word	0x40020000
 8002e60:	40020400 	.word	0x40020400
 8002e64:	40020800 	.word	0x40020800
 8002e68:	40020c00 	.word	0x40020c00
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	40021400 	.word	0x40021400
 8002e74:	40021800 	.word	0x40021800
 8002e78:	40013c00 	.word	0x40013c00

08002e7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
 8002e84:	460b      	mov	r3, r1
 8002e86:	807b      	strh	r3, [r7, #2]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e8c:	787b      	ldrb	r3, [r7, #1]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e92:	887a      	ldrh	r2, [r7, #2]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e98:	e003      	b.n	8002ea2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e9a:	887b      	ldrh	r3, [r7, #2]
 8002e9c:	041a      	lsls	r2, r3, #16
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	619a      	str	r2, [r3, #24]
}
 8002ea2:	bf00      	nop
 8002ea4:	370c      	adds	r7, #12
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
	...

08002eb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d101      	bne.n	8002ec2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e12b      	b.n	800311a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d106      	bne.n	8002edc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f7fe fdb6 	bl	8001a48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2224      	movs	r2, #36	@ 0x24
 8002ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f022 0201 	bic.w	r2, r2, #1
 8002ef2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f02:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	681a      	ldr	r2, [r3, #0]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f12:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f14:	f000 fa02 	bl	800331c <HAL_RCC_GetPCLK1Freq>
 8002f18:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	4a81      	ldr	r2, [pc, #516]	@ (8003124 <HAL_I2C_Init+0x274>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d807      	bhi.n	8002f34 <HAL_I2C_Init+0x84>
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	4a80      	ldr	r2, [pc, #512]	@ (8003128 <HAL_I2C_Init+0x278>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	bf94      	ite	ls
 8002f2c:	2301      	movls	r3, #1
 8002f2e:	2300      	movhi	r3, #0
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	e006      	b.n	8002f42 <HAL_I2C_Init+0x92>
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	4a7d      	ldr	r2, [pc, #500]	@ (800312c <HAL_I2C_Init+0x27c>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	bf94      	ite	ls
 8002f3c:	2301      	movls	r3, #1
 8002f3e:	2300      	movhi	r3, #0
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e0e7      	b.n	800311a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	4a78      	ldr	r2, [pc, #480]	@ (8003130 <HAL_I2C_Init+0x280>)
 8002f4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002f52:	0c9b      	lsrs	r3, r3, #18
 8002f54:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	68ba      	ldr	r2, [r7, #8]
 8002f66:	430a      	orrs	r2, r1
 8002f68:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	4a6a      	ldr	r2, [pc, #424]	@ (8003124 <HAL_I2C_Init+0x274>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d802      	bhi.n	8002f84 <HAL_I2C_Init+0xd4>
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	3301      	adds	r3, #1
 8002f82:	e009      	b.n	8002f98 <HAL_I2C_Init+0xe8>
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f8a:	fb02 f303 	mul.w	r3, r2, r3
 8002f8e:	4a69      	ldr	r2, [pc, #420]	@ (8003134 <HAL_I2C_Init+0x284>)
 8002f90:	fba2 2303 	umull	r2, r3, r2, r3
 8002f94:	099b      	lsrs	r3, r3, #6
 8002f96:	3301      	adds	r3, #1
 8002f98:	687a      	ldr	r2, [r7, #4]
 8002f9a:	6812      	ldr	r2, [r2, #0]
 8002f9c:	430b      	orrs	r3, r1
 8002f9e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	69db      	ldr	r3, [r3, #28]
 8002fa6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002faa:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	495c      	ldr	r1, [pc, #368]	@ (8003124 <HAL_I2C_Init+0x274>)
 8002fb4:	428b      	cmp	r3, r1
 8002fb6:	d819      	bhi.n	8002fec <HAL_I2C_Init+0x13c>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	1e59      	subs	r1, r3, #1
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	005b      	lsls	r3, r3, #1
 8002fc2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fc6:	1c59      	adds	r1, r3, #1
 8002fc8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002fcc:	400b      	ands	r3, r1
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00a      	beq.n	8002fe8 <HAL_I2C_Init+0x138>
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	1e59      	subs	r1, r3, #1
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe6:	e051      	b.n	800308c <HAL_I2C_Init+0x1dc>
 8002fe8:	2304      	movs	r3, #4
 8002fea:	e04f      	b.n	800308c <HAL_I2C_Init+0x1dc>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d111      	bne.n	8003018 <HAL_I2C_Init+0x168>
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	1e58      	subs	r0, r3, #1
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6859      	ldr	r1, [r3, #4]
 8002ffc:	460b      	mov	r3, r1
 8002ffe:	005b      	lsls	r3, r3, #1
 8003000:	440b      	add	r3, r1
 8003002:	fbb0 f3f3 	udiv	r3, r0, r3
 8003006:	3301      	adds	r3, #1
 8003008:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800300c:	2b00      	cmp	r3, #0
 800300e:	bf0c      	ite	eq
 8003010:	2301      	moveq	r3, #1
 8003012:	2300      	movne	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	e012      	b.n	800303e <HAL_I2C_Init+0x18e>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	1e58      	subs	r0, r3, #1
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6859      	ldr	r1, [r3, #4]
 8003020:	460b      	mov	r3, r1
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	440b      	add	r3, r1
 8003026:	0099      	lsls	r1, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	fbb0 f3f3 	udiv	r3, r0, r3
 800302e:	3301      	adds	r3, #1
 8003030:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003034:	2b00      	cmp	r3, #0
 8003036:	bf0c      	ite	eq
 8003038:	2301      	moveq	r3, #1
 800303a:	2300      	movne	r3, #0
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <HAL_I2C_Init+0x196>
 8003042:	2301      	movs	r3, #1
 8003044:	e022      	b.n	800308c <HAL_I2C_Init+0x1dc>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d10e      	bne.n	800306c <HAL_I2C_Init+0x1bc>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	1e58      	subs	r0, r3, #1
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6859      	ldr	r1, [r3, #4]
 8003056:	460b      	mov	r3, r1
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	440b      	add	r3, r1
 800305c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003060:	3301      	adds	r3, #1
 8003062:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003066:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800306a:	e00f      	b.n	800308c <HAL_I2C_Init+0x1dc>
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	1e58      	subs	r0, r3, #1
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6859      	ldr	r1, [r3, #4]
 8003074:	460b      	mov	r3, r1
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	440b      	add	r3, r1
 800307a:	0099      	lsls	r1, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003082:	3301      	adds	r3, #1
 8003084:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003088:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800308c:	6879      	ldr	r1, [r7, #4]
 800308e:	6809      	ldr	r1, [r1, #0]
 8003090:	4313      	orrs	r3, r2
 8003092:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	69da      	ldr	r2, [r3, #28]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a1b      	ldr	r3, [r3, #32]
 80030a6:	431a      	orrs	r2, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	430a      	orrs	r2, r1
 80030ae:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	6911      	ldr	r1, [r2, #16]
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	68d2      	ldr	r2, [r2, #12]
 80030c6:	4311      	orrs	r1, r2
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	6812      	ldr	r2, [r2, #0]
 80030cc:	430b      	orrs	r3, r1
 80030ce:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	695a      	ldr	r2, [r3, #20]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	699b      	ldr	r3, [r3, #24]
 80030e2:	431a      	orrs	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	430a      	orrs	r2, r1
 80030ea:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 0201 	orr.w	r2, r2, #1
 80030fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2200      	movs	r2, #0
 8003100:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2220      	movs	r2, #32
 8003106:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3710      	adds	r7, #16
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	000186a0 	.word	0x000186a0
 8003128:	001e847f 	.word	0x001e847f
 800312c:	003d08ff 	.word	0x003d08ff
 8003130:	431bde83 	.word	0x431bde83
 8003134:	10624dd3 	.word	0x10624dd3

08003138 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d101      	bne.n	800314c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	e0cc      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800314c:	4b68      	ldr	r3, [pc, #416]	@ (80032f0 <HAL_RCC_ClockConfig+0x1b8>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 030f 	and.w	r3, r3, #15
 8003154:	683a      	ldr	r2, [r7, #0]
 8003156:	429a      	cmp	r2, r3
 8003158:	d90c      	bls.n	8003174 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800315a:	4b65      	ldr	r3, [pc, #404]	@ (80032f0 <HAL_RCC_ClockConfig+0x1b8>)
 800315c:	683a      	ldr	r2, [r7, #0]
 800315e:	b2d2      	uxtb	r2, r2
 8003160:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003162:	4b63      	ldr	r3, [pc, #396]	@ (80032f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 030f 	and.w	r3, r3, #15
 800316a:	683a      	ldr	r2, [r7, #0]
 800316c:	429a      	cmp	r2, r3
 800316e:	d001      	beq.n	8003174 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	e0b8      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 0302 	and.w	r3, r3, #2
 800317c:	2b00      	cmp	r3, #0
 800317e:	d020      	beq.n	80031c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b00      	cmp	r3, #0
 800318a:	d005      	beq.n	8003198 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800318c:	4b59      	ldr	r3, [pc, #356]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 800318e:	689b      	ldr	r3, [r3, #8]
 8003190:	4a58      	ldr	r2, [pc, #352]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003192:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003196:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0308 	and.w	r3, r3, #8
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d005      	beq.n	80031b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031a4:	4b53      	ldr	r3, [pc, #332]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80031a6:	689b      	ldr	r3, [r3, #8]
 80031a8:	4a52      	ldr	r2, [pc, #328]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80031aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80031ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031b0:	4b50      	ldr	r3, [pc, #320]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	494d      	ldr	r1, [pc, #308]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d044      	beq.n	8003258 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d107      	bne.n	80031e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031d6:	4b47      	ldr	r3, [pc, #284]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d119      	bne.n	8003216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e07f      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d003      	beq.n	80031f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031f2:	2b03      	cmp	r3, #3
 80031f4:	d107      	bne.n	8003206 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031f6:	4b3f      	ldr	r3, [pc, #252]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d109      	bne.n	8003216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e06f      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003206:	4b3b      	ldr	r3, [pc, #236]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e067      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003216:	4b37      	ldr	r3, [pc, #220]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f023 0203 	bic.w	r2, r3, #3
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	4934      	ldr	r1, [pc, #208]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003224:	4313      	orrs	r3, r2
 8003226:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003228:	f7fe fffa 	bl	8002220 <HAL_GetTick>
 800322c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800322e:	e00a      	b.n	8003246 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003230:	f7fe fff6 	bl	8002220 <HAL_GetTick>
 8003234:	4602      	mov	r2, r0
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800323e:	4293      	cmp	r3, r2
 8003240:	d901      	bls.n	8003246 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e04f      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003246:	4b2b      	ldr	r3, [pc, #172]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f003 020c 	and.w	r2, r3, #12
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	009b      	lsls	r3, r3, #2
 8003254:	429a      	cmp	r2, r3
 8003256:	d1eb      	bne.n	8003230 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003258:	4b25      	ldr	r3, [pc, #148]	@ (80032f0 <HAL_RCC_ClockConfig+0x1b8>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 030f 	and.w	r3, r3, #15
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	429a      	cmp	r2, r3
 8003264:	d20c      	bcs.n	8003280 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003266:	4b22      	ldr	r3, [pc, #136]	@ (80032f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003268:	683a      	ldr	r2, [r7, #0]
 800326a:	b2d2      	uxtb	r2, r2
 800326c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800326e:	4b20      	ldr	r3, [pc, #128]	@ (80032f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 030f 	and.w	r3, r3, #15
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	429a      	cmp	r2, r3
 800327a:	d001      	beq.n	8003280 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e032      	b.n	80032e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b00      	cmp	r3, #0
 800328a:	d008      	beq.n	800329e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800328c:	4b19      	ldr	r3, [pc, #100]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	4916      	ldr	r1, [pc, #88]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 800329a:	4313      	orrs	r3, r2
 800329c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0308 	and.w	r3, r3, #8
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d009      	beq.n	80032be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032aa:	4b12      	ldr	r3, [pc, #72]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	00db      	lsls	r3, r3, #3
 80032b8:	490e      	ldr	r1, [pc, #56]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032be:	f000 f855 	bl	800336c <HAL_RCC_GetSysClockFreq>
 80032c2:	4602      	mov	r2, r0
 80032c4:	4b0b      	ldr	r3, [pc, #44]	@ (80032f4 <HAL_RCC_ClockConfig+0x1bc>)
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	091b      	lsrs	r3, r3, #4
 80032ca:	f003 030f 	and.w	r3, r3, #15
 80032ce:	490a      	ldr	r1, [pc, #40]	@ (80032f8 <HAL_RCC_ClockConfig+0x1c0>)
 80032d0:	5ccb      	ldrb	r3, [r1, r3]
 80032d2:	fa22 f303 	lsr.w	r3, r2, r3
 80032d6:	4a09      	ldr	r2, [pc, #36]	@ (80032fc <HAL_RCC_ClockConfig+0x1c4>)
 80032d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80032da:	4b09      	ldr	r3, [pc, #36]	@ (8003300 <HAL_RCC_ClockConfig+0x1c8>)
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4618      	mov	r0, r3
 80032e0:	f7fe ff5a 	bl	8002198 <HAL_InitTick>

  return HAL_OK;
 80032e4:	2300      	movs	r3, #0
}
 80032e6:	4618      	mov	r0, r3
 80032e8:	3710      	adds	r7, #16
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40023c00 	.word	0x40023c00
 80032f4:	40023800 	.word	0x40023800
 80032f8:	0800c58c 	.word	0x0800c58c
 80032fc:	20000000 	.word	0x20000000
 8003300:	20000004 	.word	0x20000004

08003304 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003308:	4b03      	ldr	r3, [pc, #12]	@ (8003318 <HAL_RCC_GetHCLKFreq+0x14>)
 800330a:	681b      	ldr	r3, [r3, #0]
}
 800330c:	4618      	mov	r0, r3
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	20000000 	.word	0x20000000

0800331c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003320:	f7ff fff0 	bl	8003304 <HAL_RCC_GetHCLKFreq>
 8003324:	4602      	mov	r2, r0
 8003326:	4b05      	ldr	r3, [pc, #20]	@ (800333c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	0a9b      	lsrs	r3, r3, #10
 800332c:	f003 0307 	and.w	r3, r3, #7
 8003330:	4903      	ldr	r1, [pc, #12]	@ (8003340 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003332:	5ccb      	ldrb	r3, [r1, r3]
 8003334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003338:	4618      	mov	r0, r3
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40023800 	.word	0x40023800
 8003340:	0800c59c 	.word	0x0800c59c

08003344 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003348:	f7ff ffdc 	bl	8003304 <HAL_RCC_GetHCLKFreq>
 800334c:	4602      	mov	r2, r0
 800334e:	4b05      	ldr	r3, [pc, #20]	@ (8003364 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	0b5b      	lsrs	r3, r3, #13
 8003354:	f003 0307 	and.w	r3, r3, #7
 8003358:	4903      	ldr	r1, [pc, #12]	@ (8003368 <HAL_RCC_GetPCLK2Freq+0x24>)
 800335a:	5ccb      	ldrb	r3, [r1, r3]
 800335c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003360:	4618      	mov	r0, r3
 8003362:	bd80      	pop	{r7, pc}
 8003364:	40023800 	.word	0x40023800
 8003368:	0800c59c 	.word	0x0800c59c

0800336c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800336c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003370:	b0a6      	sub	sp, #152	@ 0x98
 8003372:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003374:	2300      	movs	r3, #0
 8003376:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 800337a:	2300      	movs	r3, #0
 800337c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 8003380:	2300      	movs	r3, #0
 8003382:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8003386:	2300      	movs	r3, #0
 8003388:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 800338c:	2300      	movs	r3, #0
 800338e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003392:	4bc8      	ldr	r3, [pc, #800]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 030c 	and.w	r3, r3, #12
 800339a:	2b0c      	cmp	r3, #12
 800339c:	f200 817e 	bhi.w	800369c <HAL_RCC_GetSysClockFreq+0x330>
 80033a0:	a201      	add	r2, pc, #4	@ (adr r2, 80033a8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80033a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033a6:	bf00      	nop
 80033a8:	080033dd 	.word	0x080033dd
 80033ac:	0800369d 	.word	0x0800369d
 80033b0:	0800369d 	.word	0x0800369d
 80033b4:	0800369d 	.word	0x0800369d
 80033b8:	080033e5 	.word	0x080033e5
 80033bc:	0800369d 	.word	0x0800369d
 80033c0:	0800369d 	.word	0x0800369d
 80033c4:	0800369d 	.word	0x0800369d
 80033c8:	080033ed 	.word	0x080033ed
 80033cc:	0800369d 	.word	0x0800369d
 80033d0:	0800369d 	.word	0x0800369d
 80033d4:	0800369d 	.word	0x0800369d
 80033d8:	08003557 	.word	0x08003557
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033dc:	4bb6      	ldr	r3, [pc, #728]	@ (80036b8 <HAL_RCC_GetSysClockFreq+0x34c>)
 80033de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80033e2:	e15f      	b.n	80036a4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033e4:	4bb5      	ldr	r3, [pc, #724]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x350>)
 80033e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80033ea:	e15b      	b.n	80036a4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033ec:	4bb1      	ldr	r3, [pc, #708]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x348>)
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80033f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033f8:	4bae      	ldr	r3, [pc, #696]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x348>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003400:	2b00      	cmp	r3, #0
 8003402:	d031      	beq.n	8003468 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003404:	4bab      	ldr	r3, [pc, #684]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	099b      	lsrs	r3, r3, #6
 800340a:	2200      	movs	r2, #0
 800340c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800340e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003410:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003416:	663b      	str	r3, [r7, #96]	@ 0x60
 8003418:	2300      	movs	r3, #0
 800341a:	667b      	str	r3, [r7, #100]	@ 0x64
 800341c:	4ba7      	ldr	r3, [pc, #668]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x350>)
 800341e:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003422:	462a      	mov	r2, r5
 8003424:	fb03 f202 	mul.w	r2, r3, r2
 8003428:	2300      	movs	r3, #0
 800342a:	4621      	mov	r1, r4
 800342c:	fb01 f303 	mul.w	r3, r1, r3
 8003430:	4413      	add	r3, r2
 8003432:	4aa2      	ldr	r2, [pc, #648]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x350>)
 8003434:	4621      	mov	r1, r4
 8003436:	fba1 1202 	umull	r1, r2, r1, r2
 800343a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800343c:	460a      	mov	r2, r1
 800343e:	67ba      	str	r2, [r7, #120]	@ 0x78
 8003440:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003442:	4413      	add	r3, r2
 8003444:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003446:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800344a:	2200      	movs	r2, #0
 800344c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800344e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003450:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003454:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003458:	f7fd fc16 	bl	8000c88 <__aeabi_uldivmod>
 800345c:	4602      	mov	r2, r0
 800345e:	460b      	mov	r3, r1
 8003460:	4613      	mov	r3, r2
 8003462:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003466:	e064      	b.n	8003532 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003468:	4b92      	ldr	r3, [pc, #584]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x348>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	099b      	lsrs	r3, r3, #6
 800346e:	2200      	movs	r2, #0
 8003470:	653b      	str	r3, [r7, #80]	@ 0x50
 8003472:	657a      	str	r2, [r7, #84]	@ 0x54
 8003474:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003476:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800347a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800347c:	2300      	movs	r3, #0
 800347e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003480:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8003484:	4622      	mov	r2, r4
 8003486:	462b      	mov	r3, r5
 8003488:	f04f 0000 	mov.w	r0, #0
 800348c:	f04f 0100 	mov.w	r1, #0
 8003490:	0159      	lsls	r1, r3, #5
 8003492:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003496:	0150      	lsls	r0, r2, #5
 8003498:	4602      	mov	r2, r0
 800349a:	460b      	mov	r3, r1
 800349c:	4621      	mov	r1, r4
 800349e:	1a51      	subs	r1, r2, r1
 80034a0:	6139      	str	r1, [r7, #16]
 80034a2:	4629      	mov	r1, r5
 80034a4:	eb63 0301 	sbc.w	r3, r3, r1
 80034a8:	617b      	str	r3, [r7, #20]
 80034aa:	f04f 0200 	mov.w	r2, #0
 80034ae:	f04f 0300 	mov.w	r3, #0
 80034b2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034b6:	4659      	mov	r1, fp
 80034b8:	018b      	lsls	r3, r1, #6
 80034ba:	4651      	mov	r1, sl
 80034bc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034c0:	4651      	mov	r1, sl
 80034c2:	018a      	lsls	r2, r1, #6
 80034c4:	4651      	mov	r1, sl
 80034c6:	ebb2 0801 	subs.w	r8, r2, r1
 80034ca:	4659      	mov	r1, fp
 80034cc:	eb63 0901 	sbc.w	r9, r3, r1
 80034d0:	f04f 0200 	mov.w	r2, #0
 80034d4:	f04f 0300 	mov.w	r3, #0
 80034d8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034dc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034e0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034e4:	4690      	mov	r8, r2
 80034e6:	4699      	mov	r9, r3
 80034e8:	4623      	mov	r3, r4
 80034ea:	eb18 0303 	adds.w	r3, r8, r3
 80034ee:	60bb      	str	r3, [r7, #8]
 80034f0:	462b      	mov	r3, r5
 80034f2:	eb49 0303 	adc.w	r3, r9, r3
 80034f6:	60fb      	str	r3, [r7, #12]
 80034f8:	f04f 0200 	mov.w	r2, #0
 80034fc:	f04f 0300 	mov.w	r3, #0
 8003500:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003504:	4629      	mov	r1, r5
 8003506:	028b      	lsls	r3, r1, #10
 8003508:	4621      	mov	r1, r4
 800350a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800350e:	4621      	mov	r1, r4
 8003510:	028a      	lsls	r2, r1, #10
 8003512:	4610      	mov	r0, r2
 8003514:	4619      	mov	r1, r3
 8003516:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800351a:	2200      	movs	r2, #0
 800351c:	643b      	str	r3, [r7, #64]	@ 0x40
 800351e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003520:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003524:	f7fd fbb0 	bl	8000c88 <__aeabi_uldivmod>
 8003528:	4602      	mov	r2, r0
 800352a:	460b      	mov	r3, r1
 800352c:	4613      	mov	r3, r2
 800352e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003532:	4b60      	ldr	r3, [pc, #384]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	0c1b      	lsrs	r3, r3, #16
 8003538:	f003 0303 	and.w	r3, r3, #3
 800353c:	3301      	adds	r3, #1
 800353e:	005b      	lsls	r3, r3, #1
 8003540:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8003544:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003548:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800354c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003550:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003554:	e0a6      	b.n	80036a4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003556:	4b57      	ldr	r3, [pc, #348]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800355e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003562:	4b54      	ldr	r3, [pc, #336]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d02a      	beq.n	80035c4 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800356e:	4b51      	ldr	r3, [pc, #324]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x348>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	099b      	lsrs	r3, r3, #6
 8003574:	2200      	movs	r2, #0
 8003576:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003578:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800357a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800357c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003580:	2100      	movs	r1, #0
 8003582:	4b4e      	ldr	r3, [pc, #312]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x350>)
 8003584:	fb03 f201 	mul.w	r2, r3, r1
 8003588:	2300      	movs	r3, #0
 800358a:	fb00 f303 	mul.w	r3, r0, r3
 800358e:	4413      	add	r3, r2
 8003590:	4a4a      	ldr	r2, [pc, #296]	@ (80036bc <HAL_RCC_GetSysClockFreq+0x350>)
 8003592:	fba0 1202 	umull	r1, r2, r0, r2
 8003596:	677a      	str	r2, [r7, #116]	@ 0x74
 8003598:	460a      	mov	r2, r1
 800359a:	673a      	str	r2, [r7, #112]	@ 0x70
 800359c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800359e:	4413      	add	r3, r2
 80035a0:	677b      	str	r3, [r7, #116]	@ 0x74
 80035a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80035a6:	2200      	movs	r2, #0
 80035a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80035aa:	637a      	str	r2, [r7, #52]	@ 0x34
 80035ac:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80035b0:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80035b4:	f7fd fb68 	bl	8000c88 <__aeabi_uldivmod>
 80035b8:	4602      	mov	r2, r0
 80035ba:	460b      	mov	r3, r1
 80035bc:	4613      	mov	r3, r2
 80035be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80035c2:	e05b      	b.n	800367c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035c4:	4b3b      	ldr	r3, [pc, #236]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x348>)
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	099b      	lsrs	r3, r3, #6
 80035ca:	2200      	movs	r2, #0
 80035cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80035ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80035d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035d6:	623b      	str	r3, [r7, #32]
 80035d8:	2300      	movs	r3, #0
 80035da:	627b      	str	r3, [r7, #36]	@ 0x24
 80035dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80035e0:	4642      	mov	r2, r8
 80035e2:	464b      	mov	r3, r9
 80035e4:	f04f 0000 	mov.w	r0, #0
 80035e8:	f04f 0100 	mov.w	r1, #0
 80035ec:	0159      	lsls	r1, r3, #5
 80035ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035f2:	0150      	lsls	r0, r2, #5
 80035f4:	4602      	mov	r2, r0
 80035f6:	460b      	mov	r3, r1
 80035f8:	4641      	mov	r1, r8
 80035fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80035fe:	4649      	mov	r1, r9
 8003600:	eb63 0b01 	sbc.w	fp, r3, r1
 8003604:	f04f 0200 	mov.w	r2, #0
 8003608:	f04f 0300 	mov.w	r3, #0
 800360c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003610:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003614:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003618:	ebb2 040a 	subs.w	r4, r2, sl
 800361c:	eb63 050b 	sbc.w	r5, r3, fp
 8003620:	f04f 0200 	mov.w	r2, #0
 8003624:	f04f 0300 	mov.w	r3, #0
 8003628:	00eb      	lsls	r3, r5, #3
 800362a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800362e:	00e2      	lsls	r2, r4, #3
 8003630:	4614      	mov	r4, r2
 8003632:	461d      	mov	r5, r3
 8003634:	4643      	mov	r3, r8
 8003636:	18e3      	adds	r3, r4, r3
 8003638:	603b      	str	r3, [r7, #0]
 800363a:	464b      	mov	r3, r9
 800363c:	eb45 0303 	adc.w	r3, r5, r3
 8003640:	607b      	str	r3, [r7, #4]
 8003642:	f04f 0200 	mov.w	r2, #0
 8003646:	f04f 0300 	mov.w	r3, #0
 800364a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800364e:	4629      	mov	r1, r5
 8003650:	028b      	lsls	r3, r1, #10
 8003652:	4621      	mov	r1, r4
 8003654:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003658:	4621      	mov	r1, r4
 800365a:	028a      	lsls	r2, r1, #10
 800365c:	4610      	mov	r0, r2
 800365e:	4619      	mov	r1, r3
 8003660:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003664:	2200      	movs	r2, #0
 8003666:	61bb      	str	r3, [r7, #24]
 8003668:	61fa      	str	r2, [r7, #28]
 800366a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800366e:	f7fd fb0b 	bl	8000c88 <__aeabi_uldivmod>
 8003672:	4602      	mov	r2, r0
 8003674:	460b      	mov	r3, r1
 8003676:	4613      	mov	r3, r2
 8003678:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800367c:	4b0d      	ldr	r3, [pc, #52]	@ (80036b4 <HAL_RCC_GetSysClockFreq+0x348>)
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	0f1b      	lsrs	r3, r3, #28
 8003682:	f003 0307 	and.w	r3, r3, #7
 8003686:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 800368a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800368e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003692:	fbb2 f3f3 	udiv	r3, r2, r3
 8003696:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800369a:	e003      	b.n	80036a4 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800369c:	4b06      	ldr	r3, [pc, #24]	@ (80036b8 <HAL_RCC_GetSysClockFreq+0x34c>)
 800369e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80036a2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3798      	adds	r7, #152	@ 0x98
 80036ac:	46bd      	mov	sp, r7
 80036ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036b2:	bf00      	nop
 80036b4:	40023800 	.word	0x40023800
 80036b8:	00f42400 	.word	0x00f42400
 80036bc:	017d7840 	.word	0x017d7840

080036c0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b086      	sub	sp, #24
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d101      	bne.n	80036d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e28d      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 8083 	beq.w	80037e6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80036e0:	4b94      	ldr	r3, [pc, #592]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f003 030c 	and.w	r3, r3, #12
 80036e8:	2b04      	cmp	r3, #4
 80036ea:	d019      	beq.n	8003720 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80036ec:	4b91      	ldr	r3, [pc, #580]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	f003 030c 	and.w	r3, r3, #12
        || \
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d106      	bne.n	8003706 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80036f8:	4b8e      	ldr	r3, [pc, #568]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003700:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003704:	d00c      	beq.n	8003720 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003706:	4b8b      	ldr	r3, [pc, #556]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800370e:	2b0c      	cmp	r3, #12
 8003710:	d112      	bne.n	8003738 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003712:	4b88      	ldr	r3, [pc, #544]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800371a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800371e:	d10b      	bne.n	8003738 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003720:	4b84      	ldr	r3, [pc, #528]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d05b      	beq.n	80037e4 <HAL_RCC_OscConfig+0x124>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d157      	bne.n	80037e4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e25a      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003740:	d106      	bne.n	8003750 <HAL_RCC_OscConfig+0x90>
 8003742:	4b7c      	ldr	r3, [pc, #496]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a7b      	ldr	r2, [pc, #492]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003748:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800374c:	6013      	str	r3, [r2, #0]
 800374e:	e01d      	b.n	800378c <HAL_RCC_OscConfig+0xcc>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003758:	d10c      	bne.n	8003774 <HAL_RCC_OscConfig+0xb4>
 800375a:	4b76      	ldr	r3, [pc, #472]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4a75      	ldr	r2, [pc, #468]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003760:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003764:	6013      	str	r3, [r2, #0]
 8003766:	4b73      	ldr	r3, [pc, #460]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a72      	ldr	r2, [pc, #456]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 800376c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003770:	6013      	str	r3, [r2, #0]
 8003772:	e00b      	b.n	800378c <HAL_RCC_OscConfig+0xcc>
 8003774:	4b6f      	ldr	r3, [pc, #444]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a6e      	ldr	r2, [pc, #440]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 800377a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800377e:	6013      	str	r3, [r2, #0]
 8003780:	4b6c      	ldr	r3, [pc, #432]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a6b      	ldr	r2, [pc, #428]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003786:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800378a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d013      	beq.n	80037bc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003794:	f7fe fd44 	bl	8002220 <HAL_GetTick>
 8003798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800379a:	e008      	b.n	80037ae <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800379c:	f7fe fd40 	bl	8002220 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	2b64      	cmp	r3, #100	@ 0x64
 80037a8:	d901      	bls.n	80037ae <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80037aa:	2303      	movs	r3, #3
 80037ac:	e21f      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037ae:	4b61      	ldr	r3, [pc, #388]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d0f0      	beq.n	800379c <HAL_RCC_OscConfig+0xdc>
 80037ba:	e014      	b.n	80037e6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037bc:	f7fe fd30 	bl	8002220 <HAL_GetTick>
 80037c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037c2:	e008      	b.n	80037d6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037c4:	f7fe fd2c 	bl	8002220 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b64      	cmp	r3, #100	@ 0x64
 80037d0:	d901      	bls.n	80037d6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80037d2:	2303      	movs	r3, #3
 80037d4:	e20b      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037d6:	4b57      	ldr	r3, [pc, #348]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1f0      	bne.n	80037c4 <HAL_RCC_OscConfig+0x104>
 80037e2:	e000      	b.n	80037e6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d06f      	beq.n	80038d2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80037f2:	4b50      	ldr	r3, [pc, #320]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	f003 030c 	and.w	r3, r3, #12
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d017      	beq.n	800382e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80037fe:	4b4d      	ldr	r3, [pc, #308]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f003 030c 	and.w	r3, r3, #12
        || \
 8003806:	2b08      	cmp	r3, #8
 8003808:	d105      	bne.n	8003816 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800380a:	4b4a      	ldr	r3, [pc, #296]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00b      	beq.n	800382e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003816:	4b47      	ldr	r3, [pc, #284]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800381e:	2b0c      	cmp	r3, #12
 8003820:	d11c      	bne.n	800385c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003822:	4b44      	ldr	r3, [pc, #272]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d116      	bne.n	800385c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800382e:	4b41      	ldr	r3, [pc, #260]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0302 	and.w	r3, r3, #2
 8003836:	2b00      	cmp	r3, #0
 8003838:	d005      	beq.n	8003846 <HAL_RCC_OscConfig+0x186>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	2b01      	cmp	r3, #1
 8003840:	d001      	beq.n	8003846 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e1d3      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003846:	4b3b      	ldr	r3, [pc, #236]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	00db      	lsls	r3, r3, #3
 8003854:	4937      	ldr	r1, [pc, #220]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003856:	4313      	orrs	r3, r2
 8003858:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800385a:	e03a      	b.n	80038d2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	2b00      	cmp	r3, #0
 8003862:	d020      	beq.n	80038a6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003864:	4b34      	ldr	r3, [pc, #208]	@ (8003938 <HAL_RCC_OscConfig+0x278>)
 8003866:	2201      	movs	r2, #1
 8003868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800386a:	f7fe fcd9 	bl	8002220 <HAL_GetTick>
 800386e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003870:	e008      	b.n	8003884 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003872:	f7fe fcd5 	bl	8002220 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	2b02      	cmp	r3, #2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e1b4      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003884:	4b2b      	ldr	r3, [pc, #172]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d0f0      	beq.n	8003872 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003890:	4b28      	ldr	r3, [pc, #160]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	00db      	lsls	r3, r3, #3
 800389e:	4925      	ldr	r1, [pc, #148]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	600b      	str	r3, [r1, #0]
 80038a4:	e015      	b.n	80038d2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80038a6:	4b24      	ldr	r3, [pc, #144]	@ (8003938 <HAL_RCC_OscConfig+0x278>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038ac:	f7fe fcb8 	bl	8002220 <HAL_GetTick>
 80038b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038b2:	e008      	b.n	80038c6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038b4:	f7fe fcb4 	bl	8002220 <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d901      	bls.n	80038c6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80038c2:	2303      	movs	r3, #3
 80038c4:	e193      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038c6:	4b1b      	ldr	r3, [pc, #108]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0302 	and.w	r3, r3, #2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d1f0      	bne.n	80038b4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0308 	and.w	r3, r3, #8
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d036      	beq.n	800394c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d016      	beq.n	8003914 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038e6:	4b15      	ldr	r3, [pc, #84]	@ (800393c <HAL_RCC_OscConfig+0x27c>)
 80038e8:	2201      	movs	r2, #1
 80038ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038ec:	f7fe fc98 	bl	8002220 <HAL_GetTick>
 80038f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038f2:	e008      	b.n	8003906 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038f4:	f7fe fc94 	bl	8002220 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	2b02      	cmp	r3, #2
 8003900:	d901      	bls.n	8003906 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003902:	2303      	movs	r3, #3
 8003904:	e173      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003906:	4b0b      	ldr	r3, [pc, #44]	@ (8003934 <HAL_RCC_OscConfig+0x274>)
 8003908:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d0f0      	beq.n	80038f4 <HAL_RCC_OscConfig+0x234>
 8003912:	e01b      	b.n	800394c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003914:	4b09      	ldr	r3, [pc, #36]	@ (800393c <HAL_RCC_OscConfig+0x27c>)
 8003916:	2200      	movs	r2, #0
 8003918:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800391a:	f7fe fc81 	bl	8002220 <HAL_GetTick>
 800391e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003920:	e00e      	b.n	8003940 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003922:	f7fe fc7d 	bl	8002220 <HAL_GetTick>
 8003926:	4602      	mov	r2, r0
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	1ad3      	subs	r3, r2, r3
 800392c:	2b02      	cmp	r3, #2
 800392e:	d907      	bls.n	8003940 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003930:	2303      	movs	r3, #3
 8003932:	e15c      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
 8003934:	40023800 	.word	0x40023800
 8003938:	42470000 	.word	0x42470000
 800393c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003940:	4b8a      	ldr	r3, [pc, #552]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003942:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003944:	f003 0302 	and.w	r3, r3, #2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d1ea      	bne.n	8003922 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0304 	and.w	r3, r3, #4
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 8097 	beq.w	8003a88 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800395a:	2300      	movs	r3, #0
 800395c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800395e:	4b83      	ldr	r3, [pc, #524]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003962:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10f      	bne.n	800398a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800396a:	2300      	movs	r3, #0
 800396c:	60bb      	str	r3, [r7, #8]
 800396e:	4b7f      	ldr	r3, [pc, #508]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003972:	4a7e      	ldr	r2, [pc, #504]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003978:	6413      	str	r3, [r2, #64]	@ 0x40
 800397a:	4b7c      	ldr	r3, [pc, #496]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 800397c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003982:	60bb      	str	r3, [r7, #8]
 8003984:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003986:	2301      	movs	r3, #1
 8003988:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800398a:	4b79      	ldr	r3, [pc, #484]	@ (8003b70 <HAL_RCC_OscConfig+0x4b0>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003992:	2b00      	cmp	r3, #0
 8003994:	d118      	bne.n	80039c8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003996:	4b76      	ldr	r3, [pc, #472]	@ (8003b70 <HAL_RCC_OscConfig+0x4b0>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a75      	ldr	r2, [pc, #468]	@ (8003b70 <HAL_RCC_OscConfig+0x4b0>)
 800399c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039a2:	f7fe fc3d 	bl	8002220 <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039aa:	f7fe fc39 	bl	8002220 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e118      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039bc:	4b6c      	ldr	r3, [pc, #432]	@ (8003b70 <HAL_RCC_OscConfig+0x4b0>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0f0      	beq.n	80039aa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d106      	bne.n	80039de <HAL_RCC_OscConfig+0x31e>
 80039d0:	4b66      	ldr	r3, [pc, #408]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 80039d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d4:	4a65      	ldr	r2, [pc, #404]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 80039d6:	f043 0301 	orr.w	r3, r3, #1
 80039da:	6713      	str	r3, [r2, #112]	@ 0x70
 80039dc:	e01c      	b.n	8003a18 <HAL_RCC_OscConfig+0x358>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689b      	ldr	r3, [r3, #8]
 80039e2:	2b05      	cmp	r3, #5
 80039e4:	d10c      	bne.n	8003a00 <HAL_RCC_OscConfig+0x340>
 80039e6:	4b61      	ldr	r3, [pc, #388]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 80039e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ea:	4a60      	ldr	r2, [pc, #384]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 80039ec:	f043 0304 	orr.w	r3, r3, #4
 80039f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80039f2:	4b5e      	ldr	r3, [pc, #376]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 80039f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f6:	4a5d      	ldr	r2, [pc, #372]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 80039f8:	f043 0301 	orr.w	r3, r3, #1
 80039fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80039fe:	e00b      	b.n	8003a18 <HAL_RCC_OscConfig+0x358>
 8003a00:	4b5a      	ldr	r3, [pc, #360]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a04:	4a59      	ldr	r2, [pc, #356]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003a06:	f023 0301 	bic.w	r3, r3, #1
 8003a0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a0c:	4b57      	ldr	r3, [pc, #348]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a10:	4a56      	ldr	r2, [pc, #344]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003a12:	f023 0304 	bic.w	r3, r3, #4
 8003a16:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d015      	beq.n	8003a4c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a20:	f7fe fbfe 	bl	8002220 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a26:	e00a      	b.n	8003a3e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a28:	f7fe fbfa 	bl	8002220 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e0d7      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a3e:	4b4b      	ldr	r3, [pc, #300]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d0ee      	beq.n	8003a28 <HAL_RCC_OscConfig+0x368>
 8003a4a:	e014      	b.n	8003a76 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a4c:	f7fe fbe8 	bl	8002220 <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a52:	e00a      	b.n	8003a6a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a54:	f7fe fbe4 	bl	8002220 <HAL_GetTick>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	1ad3      	subs	r3, r2, r3
 8003a5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e0c1      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a6a:	4b40      	ldr	r3, [pc, #256]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1ee      	bne.n	8003a54 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a76:	7dfb      	ldrb	r3, [r7, #23]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d105      	bne.n	8003a88 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a7c:	4b3b      	ldr	r3, [pc, #236]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a80:	4a3a      	ldr	r2, [pc, #232]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003a82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a86:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	f000 80ad 	beq.w	8003bec <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a92:	4b36      	ldr	r3, [pc, #216]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	f003 030c 	and.w	r3, r3, #12
 8003a9a:	2b08      	cmp	r3, #8
 8003a9c:	d060      	beq.n	8003b60 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	699b      	ldr	r3, [r3, #24]
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d145      	bne.n	8003b32 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa6:	4b33      	ldr	r3, [pc, #204]	@ (8003b74 <HAL_RCC_OscConfig+0x4b4>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aac:	f7fe fbb8 	bl	8002220 <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ab4:	f7fe fbb4 	bl	8002220 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e093      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ac6:	4b29      	ldr	r3, [pc, #164]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1f0      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	69da      	ldr	r2, [r3, #28]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a1b      	ldr	r3, [r3, #32]
 8003ada:	431a      	orrs	r2, r3
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ae0:	019b      	lsls	r3, r3, #6
 8003ae2:	431a      	orrs	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ae8:	085b      	lsrs	r3, r3, #1
 8003aea:	3b01      	subs	r3, #1
 8003aec:	041b      	lsls	r3, r3, #16
 8003aee:	431a      	orrs	r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af4:	061b      	lsls	r3, r3, #24
 8003af6:	431a      	orrs	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afc:	071b      	lsls	r3, r3, #28
 8003afe:	491b      	ldr	r1, [pc, #108]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003b00:	4313      	orrs	r3, r2
 8003b02:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b04:	4b1b      	ldr	r3, [pc, #108]	@ (8003b74 <HAL_RCC_OscConfig+0x4b4>)
 8003b06:	2201      	movs	r2, #1
 8003b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b0a:	f7fe fb89 	bl	8002220 <HAL_GetTick>
 8003b0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b10:	e008      	b.n	8003b24 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b12:	f7fe fb85 	bl	8002220 <HAL_GetTick>
 8003b16:	4602      	mov	r2, r0
 8003b18:	693b      	ldr	r3, [r7, #16]
 8003b1a:	1ad3      	subs	r3, r2, r3
 8003b1c:	2b02      	cmp	r3, #2
 8003b1e:	d901      	bls.n	8003b24 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003b20:	2303      	movs	r3, #3
 8003b22:	e064      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b24:	4b11      	ldr	r3, [pc, #68]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d0f0      	beq.n	8003b12 <HAL_RCC_OscConfig+0x452>
 8003b30:	e05c      	b.n	8003bec <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b32:	4b10      	ldr	r3, [pc, #64]	@ (8003b74 <HAL_RCC_OscConfig+0x4b4>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b38:	f7fe fb72 	bl	8002220 <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b3e:	e008      	b.n	8003b52 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b40:	f7fe fb6e 	bl	8002220 <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d901      	bls.n	8003b52 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	e04d      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b52:	4b06      	ldr	r3, [pc, #24]	@ (8003b6c <HAL_RCC_OscConfig+0x4ac>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d1f0      	bne.n	8003b40 <HAL_RCC_OscConfig+0x480>
 8003b5e:	e045      	b.n	8003bec <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d107      	bne.n	8003b78 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e040      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
 8003b6c:	40023800 	.word	0x40023800
 8003b70:	40007000 	.word	0x40007000
 8003b74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b78:	4b1f      	ldr	r3, [pc, #124]	@ (8003bf8 <HAL_RCC_OscConfig+0x538>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	699b      	ldr	r3, [r3, #24]
 8003b82:	2b01      	cmp	r3, #1
 8003b84:	d030      	beq.n	8003be8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b90:	429a      	cmp	r2, r3
 8003b92:	d129      	bne.n	8003be8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d122      	bne.n	8003be8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ba8:	4013      	ands	r3, r2
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003bae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d119      	bne.n	8003be8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bbe:	085b      	lsrs	r3, r3, #1
 8003bc0:	3b01      	subs	r3, #1
 8003bc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d10f      	bne.n	8003be8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d107      	bne.n	8003be8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003be4:	429a      	cmp	r2, r3
 8003be6:	d001      	beq.n	8003bec <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e000      	b.n	8003bee <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3718      	adds	r7, #24
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	40023800 	.word	0x40023800

08003bfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e041      	b.n	8003c92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d106      	bne.n	8003c28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f7fd ff58 	bl	8001ad8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2202      	movs	r2, #2
 8003c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	3304      	adds	r3, #4
 8003c38:	4619      	mov	r1, r3
 8003c3a:	4610      	mov	r0, r2
 8003c3c:	f000 fb28 	bl	8004290 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2201      	movs	r2, #1
 8003c44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2201      	movs	r2, #1
 8003c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2201      	movs	r2, #1
 8003c74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2201      	movs	r2, #1
 8003c7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2201      	movs	r2, #1
 8003c84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2201      	movs	r2, #1
 8003c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c90:	2300      	movs	r3, #0
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3708      	adds	r7, #8
 8003c96:	46bd      	mov	sp, r7
 8003c98:	bd80      	pop	{r7, pc}

08003c9a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b082      	sub	sp, #8
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d101      	bne.n	8003cac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e041      	b.n	8003d30 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d106      	bne.n	8003cc6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f7fd ff83 	bl	8001bcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2202      	movs	r2, #2
 8003cca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	3304      	adds	r3, #4
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	4610      	mov	r0, r2
 8003cda:	f000 fad9 	bl	8004290 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2201      	movs	r2, #1
 8003cea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2201      	movs	r2, #1
 8003d1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2201      	movs	r2, #1
 8003d2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3708      	adds	r7, #8
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d020      	beq.n	8003d9c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f003 0302 	and.w	r3, r3, #2
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d01b      	beq.n	8003d9c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f06f 0202 	mvn.w	r2, #2
 8003d6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2201      	movs	r2, #1
 8003d72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	699b      	ldr	r3, [r3, #24]
 8003d7a:	f003 0303 	and.w	r3, r3, #3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d003      	beq.n	8003d8a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 fa65 	bl	8004252 <HAL_TIM_IC_CaptureCallback>
 8003d88:	e005      	b.n	8003d96 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f000 fa57 	bl	800423e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d90:	6878      	ldr	r0, [r7, #4]
 8003d92:	f000 fa68 	bl	8004266 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	f003 0304 	and.w	r3, r3, #4
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d020      	beq.n	8003de8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d01b      	beq.n	8003de8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f06f 0204 	mvn.w	r2, #4
 8003db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d003      	beq.n	8003dd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 fa3f 	bl	8004252 <HAL_TIM_IC_CaptureCallback>
 8003dd4:	e005      	b.n	8003de2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 fa31 	bl	800423e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 fa42 	bl	8004266 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	f003 0308 	and.w	r3, r3, #8
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d020      	beq.n	8003e34 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	f003 0308 	and.w	r3, r3, #8
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d01b      	beq.n	8003e34 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f06f 0208 	mvn.w	r2, #8
 8003e04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2204      	movs	r2, #4
 8003e0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	69db      	ldr	r3, [r3, #28]
 8003e12:	f003 0303 	and.w	r3, r3, #3
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d003      	beq.n	8003e22 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f000 fa19 	bl	8004252 <HAL_TIM_IC_CaptureCallback>
 8003e20:	e005      	b.n	8003e2e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 fa0b 	bl	800423e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	f000 fa1c 	bl	8004266 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	f003 0310 	and.w	r3, r3, #16
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d020      	beq.n	8003e80 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f003 0310 	and.w	r3, r3, #16
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d01b      	beq.n	8003e80 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f06f 0210 	mvn.w	r2, #16
 8003e50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2208      	movs	r2, #8
 8003e56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	69db      	ldr	r3, [r3, #28]
 8003e5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d003      	beq.n	8003e6e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 f9f3 	bl	8004252 <HAL_TIM_IC_CaptureCallback>
 8003e6c:	e005      	b.n	8003e7a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f000 f9e5 	bl	800423e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f000 f9f6 	bl	8004266 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	f003 0301 	and.w	r3, r3, #1
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00c      	beq.n	8003ea4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	f003 0301 	and.w	r3, r3, #1
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d007      	beq.n	8003ea4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f06f 0201 	mvn.w	r2, #1
 8003e9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e9e:	6878      	ldr	r0, [r7, #4]
 8003ea0:	f000 f9c3 	bl	800422a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003ea4:	68bb      	ldr	r3, [r7, #8]
 8003ea6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00c      	beq.n	8003ec8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d007      	beq.n	8003ec8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003ec0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f000 fd60 	bl	8004988 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00c      	beq.n	8003eec <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d007      	beq.n	8003eec <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 f9c7 	bl	800427a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	f003 0320 	and.w	r3, r3, #32
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d00c      	beq.n	8003f10 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f003 0320 	and.w	r3, r3, #32
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d007      	beq.n	8003f10 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f06f 0220 	mvn.w	r2, #32
 8003f08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 fd32 	bl	8004974 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f10:	bf00      	nop
 8003f12:	3710      	adds	r7, #16
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b086      	sub	sp, #24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f24:	2300      	movs	r3, #0
 8003f26:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d101      	bne.n	8003f36 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003f32:	2302      	movs	r3, #2
 8003f34:	e0ae      	b.n	8004094 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2b0c      	cmp	r3, #12
 8003f42:	f200 809f 	bhi.w	8004084 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003f46:	a201      	add	r2, pc, #4	@ (adr r2, 8003f4c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003f48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f4c:	08003f81 	.word	0x08003f81
 8003f50:	08004085 	.word	0x08004085
 8003f54:	08004085 	.word	0x08004085
 8003f58:	08004085 	.word	0x08004085
 8003f5c:	08003fc1 	.word	0x08003fc1
 8003f60:	08004085 	.word	0x08004085
 8003f64:	08004085 	.word	0x08004085
 8003f68:	08004085 	.word	0x08004085
 8003f6c:	08004003 	.word	0x08004003
 8003f70:	08004085 	.word	0x08004085
 8003f74:	08004085 	.word	0x08004085
 8003f78:	08004085 	.word	0x08004085
 8003f7c:	08004043 	.word	0x08004043
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	68b9      	ldr	r1, [r7, #8]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 fa2e 	bl	80043e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	699a      	ldr	r2, [r3, #24]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f042 0208 	orr.w	r2, r2, #8
 8003f9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	699a      	ldr	r2, [r3, #24]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f022 0204 	bic.w	r2, r2, #4
 8003faa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6999      	ldr	r1, [r3, #24]
 8003fb2:	68bb      	ldr	r3, [r7, #8]
 8003fb4:	691a      	ldr	r2, [r3, #16]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	619a      	str	r2, [r3, #24]
      break;
 8003fbe:	e064      	b.n	800408a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	68b9      	ldr	r1, [r7, #8]
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 fa7e 	bl	80044c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	699a      	ldr	r2, [r3, #24]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fda:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	699a      	ldr	r2, [r3, #24]
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	6999      	ldr	r1, [r3, #24]
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	691b      	ldr	r3, [r3, #16]
 8003ff6:	021a      	lsls	r2, r3, #8
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	430a      	orrs	r2, r1
 8003ffe:	619a      	str	r2, [r3, #24]
      break;
 8004000:	e043      	b.n	800408a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68b9      	ldr	r1, [r7, #8]
 8004008:	4618      	mov	r0, r3
 800400a:	f000 fad3 	bl	80045b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	69da      	ldr	r2, [r3, #28]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f042 0208 	orr.w	r2, r2, #8
 800401c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	69da      	ldr	r2, [r3, #28]
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 0204 	bic.w	r2, r2, #4
 800402c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	69d9      	ldr	r1, [r3, #28]
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	691a      	ldr	r2, [r3, #16]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	430a      	orrs	r2, r1
 800403e:	61da      	str	r2, [r3, #28]
      break;
 8004040:	e023      	b.n	800408a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	68b9      	ldr	r1, [r7, #8]
 8004048:	4618      	mov	r0, r3
 800404a:	f000 fb27 	bl	800469c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	69da      	ldr	r2, [r3, #28]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800405c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	69da      	ldr	r2, [r3, #28]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800406c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	69d9      	ldr	r1, [r3, #28]
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	021a      	lsls	r2, r3, #8
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	430a      	orrs	r2, r1
 8004080:	61da      	str	r2, [r3, #28]
      break;
 8004082:	e002      	b.n	800408a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	75fb      	strb	r3, [r7, #23]
      break;
 8004088:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004092:	7dfb      	ldrb	r3, [r7, #23]
}
 8004094:	4618      	mov	r0, r3
 8004096:	3718      	adds	r7, #24
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040a6:	2300      	movs	r3, #0
 80040a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	d101      	bne.n	80040b8 <HAL_TIM_ConfigClockSource+0x1c>
 80040b4:	2302      	movs	r3, #2
 80040b6:	e0b4      	b.n	8004222 <HAL_TIM_ConfigClockSource+0x186>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2202      	movs	r2, #2
 80040c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80040d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80040de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68ba      	ldr	r2, [r7, #8]
 80040e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040f0:	d03e      	beq.n	8004170 <HAL_TIM_ConfigClockSource+0xd4>
 80040f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040f6:	f200 8087 	bhi.w	8004208 <HAL_TIM_ConfigClockSource+0x16c>
 80040fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040fe:	f000 8086 	beq.w	800420e <HAL_TIM_ConfigClockSource+0x172>
 8004102:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004106:	d87f      	bhi.n	8004208 <HAL_TIM_ConfigClockSource+0x16c>
 8004108:	2b70      	cmp	r3, #112	@ 0x70
 800410a:	d01a      	beq.n	8004142 <HAL_TIM_ConfigClockSource+0xa6>
 800410c:	2b70      	cmp	r3, #112	@ 0x70
 800410e:	d87b      	bhi.n	8004208 <HAL_TIM_ConfigClockSource+0x16c>
 8004110:	2b60      	cmp	r3, #96	@ 0x60
 8004112:	d050      	beq.n	80041b6 <HAL_TIM_ConfigClockSource+0x11a>
 8004114:	2b60      	cmp	r3, #96	@ 0x60
 8004116:	d877      	bhi.n	8004208 <HAL_TIM_ConfigClockSource+0x16c>
 8004118:	2b50      	cmp	r3, #80	@ 0x50
 800411a:	d03c      	beq.n	8004196 <HAL_TIM_ConfigClockSource+0xfa>
 800411c:	2b50      	cmp	r3, #80	@ 0x50
 800411e:	d873      	bhi.n	8004208 <HAL_TIM_ConfigClockSource+0x16c>
 8004120:	2b40      	cmp	r3, #64	@ 0x40
 8004122:	d058      	beq.n	80041d6 <HAL_TIM_ConfigClockSource+0x13a>
 8004124:	2b40      	cmp	r3, #64	@ 0x40
 8004126:	d86f      	bhi.n	8004208 <HAL_TIM_ConfigClockSource+0x16c>
 8004128:	2b30      	cmp	r3, #48	@ 0x30
 800412a:	d064      	beq.n	80041f6 <HAL_TIM_ConfigClockSource+0x15a>
 800412c:	2b30      	cmp	r3, #48	@ 0x30
 800412e:	d86b      	bhi.n	8004208 <HAL_TIM_ConfigClockSource+0x16c>
 8004130:	2b20      	cmp	r3, #32
 8004132:	d060      	beq.n	80041f6 <HAL_TIM_ConfigClockSource+0x15a>
 8004134:	2b20      	cmp	r3, #32
 8004136:	d867      	bhi.n	8004208 <HAL_TIM_ConfigClockSource+0x16c>
 8004138:	2b00      	cmp	r3, #0
 800413a:	d05c      	beq.n	80041f6 <HAL_TIM_ConfigClockSource+0x15a>
 800413c:	2b10      	cmp	r3, #16
 800413e:	d05a      	beq.n	80041f6 <HAL_TIM_ConfigClockSource+0x15a>
 8004140:	e062      	b.n	8004208 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004152:	f000 fb73 	bl	800483c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004164:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68ba      	ldr	r2, [r7, #8]
 800416c:	609a      	str	r2, [r3, #8]
      break;
 800416e:	e04f      	b.n	8004210 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004180:	f000 fb5c 	bl	800483c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	689a      	ldr	r2, [r3, #8]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004192:	609a      	str	r2, [r3, #8]
      break;
 8004194:	e03c      	b.n	8004210 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041a2:	461a      	mov	r2, r3
 80041a4:	f000 fad0 	bl	8004748 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2150      	movs	r1, #80	@ 0x50
 80041ae:	4618      	mov	r0, r3
 80041b0:	f000 fb29 	bl	8004806 <TIM_ITRx_SetConfig>
      break;
 80041b4:	e02c      	b.n	8004210 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80041c2:	461a      	mov	r2, r3
 80041c4:	f000 faef 	bl	80047a6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2160      	movs	r1, #96	@ 0x60
 80041ce:	4618      	mov	r0, r3
 80041d0:	f000 fb19 	bl	8004806 <TIM_ITRx_SetConfig>
      break;
 80041d4:	e01c      	b.n	8004210 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041e2:	461a      	mov	r2, r3
 80041e4:	f000 fab0 	bl	8004748 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	2140      	movs	r1, #64	@ 0x40
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 fb09 	bl	8004806 <TIM_ITRx_SetConfig>
      break;
 80041f4:	e00c      	b.n	8004210 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4619      	mov	r1, r3
 8004200:	4610      	mov	r0, r2
 8004202:	f000 fb00 	bl	8004806 <TIM_ITRx_SetConfig>
      break;
 8004206:	e003      	b.n	8004210 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	73fb      	strb	r3, [r7, #15]
      break;
 800420c:	e000      	b.n	8004210 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800420e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004220:	7bfb      	ldrb	r3, [r7, #15]
}
 8004222:	4618      	mov	r0, r3
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}

0800422a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800422a:	b480      	push	{r7}
 800422c:	b083      	sub	sp, #12
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004232:	bf00      	nop
 8004234:	370c      	adds	r7, #12
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr

0800423e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800423e:	b480      	push	{r7}
 8004240:	b083      	sub	sp, #12
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004246:	bf00      	nop
 8004248:	370c      	adds	r7, #12
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr

08004252 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004252:	b480      	push	{r7}
 8004254:	b083      	sub	sp, #12
 8004256:	af00      	add	r7, sp, #0
 8004258:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800425a:	bf00      	nop
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr

08004266 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004266:	b480      	push	{r7}
 8004268:	b083      	sub	sp, #12
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800426e:	bf00      	nop
 8004270:	370c      	adds	r7, #12
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr

0800427a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800427a:	b480      	push	{r7}
 800427c:	b083      	sub	sp, #12
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004282:	bf00      	nop
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
	...

08004290 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004290:	b480      	push	{r7}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a46      	ldr	r2, [pc, #280]	@ (80043bc <TIM_Base_SetConfig+0x12c>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d013      	beq.n	80042d0 <TIM_Base_SetConfig+0x40>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042ae:	d00f      	beq.n	80042d0 <TIM_Base_SetConfig+0x40>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a43      	ldr	r2, [pc, #268]	@ (80043c0 <TIM_Base_SetConfig+0x130>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d00b      	beq.n	80042d0 <TIM_Base_SetConfig+0x40>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a42      	ldr	r2, [pc, #264]	@ (80043c4 <TIM_Base_SetConfig+0x134>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d007      	beq.n	80042d0 <TIM_Base_SetConfig+0x40>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a41      	ldr	r2, [pc, #260]	@ (80043c8 <TIM_Base_SetConfig+0x138>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d003      	beq.n	80042d0 <TIM_Base_SetConfig+0x40>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a40      	ldr	r2, [pc, #256]	@ (80043cc <TIM_Base_SetConfig+0x13c>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d108      	bne.n	80042e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	4313      	orrs	r3, r2
 80042e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a35      	ldr	r2, [pc, #212]	@ (80043bc <TIM_Base_SetConfig+0x12c>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d02b      	beq.n	8004342 <TIM_Base_SetConfig+0xb2>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042f0:	d027      	beq.n	8004342 <TIM_Base_SetConfig+0xb2>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a32      	ldr	r2, [pc, #200]	@ (80043c0 <TIM_Base_SetConfig+0x130>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d023      	beq.n	8004342 <TIM_Base_SetConfig+0xb2>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a31      	ldr	r2, [pc, #196]	@ (80043c4 <TIM_Base_SetConfig+0x134>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d01f      	beq.n	8004342 <TIM_Base_SetConfig+0xb2>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a30      	ldr	r2, [pc, #192]	@ (80043c8 <TIM_Base_SetConfig+0x138>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d01b      	beq.n	8004342 <TIM_Base_SetConfig+0xb2>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a2f      	ldr	r2, [pc, #188]	@ (80043cc <TIM_Base_SetConfig+0x13c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d017      	beq.n	8004342 <TIM_Base_SetConfig+0xb2>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a2e      	ldr	r2, [pc, #184]	@ (80043d0 <TIM_Base_SetConfig+0x140>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d013      	beq.n	8004342 <TIM_Base_SetConfig+0xb2>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a2d      	ldr	r2, [pc, #180]	@ (80043d4 <TIM_Base_SetConfig+0x144>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d00f      	beq.n	8004342 <TIM_Base_SetConfig+0xb2>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a2c      	ldr	r2, [pc, #176]	@ (80043d8 <TIM_Base_SetConfig+0x148>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d00b      	beq.n	8004342 <TIM_Base_SetConfig+0xb2>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a2b      	ldr	r2, [pc, #172]	@ (80043dc <TIM_Base_SetConfig+0x14c>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d007      	beq.n	8004342 <TIM_Base_SetConfig+0xb2>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a2a      	ldr	r2, [pc, #168]	@ (80043e0 <TIM_Base_SetConfig+0x150>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d003      	beq.n	8004342 <TIM_Base_SetConfig+0xb2>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a29      	ldr	r2, [pc, #164]	@ (80043e4 <TIM_Base_SetConfig+0x154>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d108      	bne.n	8004354 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004348:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	4313      	orrs	r3, r2
 8004352:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	4313      	orrs	r3, r2
 8004360:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	689a      	ldr	r2, [r3, #8]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a10      	ldr	r2, [pc, #64]	@ (80043bc <TIM_Base_SetConfig+0x12c>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d003      	beq.n	8004388 <TIM_Base_SetConfig+0xf8>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a12      	ldr	r2, [pc, #72]	@ (80043cc <TIM_Base_SetConfig+0x13c>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d103      	bne.n	8004390 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	691a      	ldr	r2, [r3, #16]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2201      	movs	r2, #1
 8004394:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	691b      	ldr	r3, [r3, #16]
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d105      	bne.n	80043ae <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	691b      	ldr	r3, [r3, #16]
 80043a6:	f023 0201 	bic.w	r2, r3, #1
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	611a      	str	r2, [r3, #16]
  }
}
 80043ae:	bf00      	nop
 80043b0:	3714      	adds	r7, #20
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	40010000 	.word	0x40010000
 80043c0:	40000400 	.word	0x40000400
 80043c4:	40000800 	.word	0x40000800
 80043c8:	40000c00 	.word	0x40000c00
 80043cc:	40010400 	.word	0x40010400
 80043d0:	40014000 	.word	0x40014000
 80043d4:	40014400 	.word	0x40014400
 80043d8:	40014800 	.word	0x40014800
 80043dc:	40001800 	.word	0x40001800
 80043e0:	40001c00 	.word	0x40001c00
 80043e4:	40002000 	.word	0x40002000

080043e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b087      	sub	sp, #28
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
 80043f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a1b      	ldr	r3, [r3, #32]
 80043f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a1b      	ldr	r3, [r3, #32]
 80043fc:	f023 0201 	bic.w	r2, r3, #1
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004416:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f023 0303 	bic.w	r3, r3, #3
 800441e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	4313      	orrs	r3, r2
 8004428:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f023 0302 	bic.w	r3, r3, #2
 8004430:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	4313      	orrs	r3, r2
 800443a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a20      	ldr	r2, [pc, #128]	@ (80044c0 <TIM_OC1_SetConfig+0xd8>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d003      	beq.n	800444c <TIM_OC1_SetConfig+0x64>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a1f      	ldr	r2, [pc, #124]	@ (80044c4 <TIM_OC1_SetConfig+0xdc>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d10c      	bne.n	8004466 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	f023 0308 	bic.w	r3, r3, #8
 8004452:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	68db      	ldr	r3, [r3, #12]
 8004458:	697a      	ldr	r2, [r7, #20]
 800445a:	4313      	orrs	r3, r2
 800445c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	f023 0304 	bic.w	r3, r3, #4
 8004464:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a15      	ldr	r2, [pc, #84]	@ (80044c0 <TIM_OC1_SetConfig+0xd8>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d003      	beq.n	8004476 <TIM_OC1_SetConfig+0x8e>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	4a14      	ldr	r2, [pc, #80]	@ (80044c4 <TIM_OC1_SetConfig+0xdc>)
 8004472:	4293      	cmp	r3, r2
 8004474:	d111      	bne.n	800449a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800447c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004484:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	693a      	ldr	r2, [r7, #16]
 800448c:	4313      	orrs	r3, r2
 800448e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	693a      	ldr	r2, [r7, #16]
 8004496:	4313      	orrs	r3, r2
 8004498:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	68fa      	ldr	r2, [r7, #12]
 80044a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	685a      	ldr	r2, [r3, #4]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	697a      	ldr	r2, [r7, #20]
 80044b2:	621a      	str	r2, [r3, #32]
}
 80044b4:	bf00      	nop
 80044b6:	371c      	adds	r7, #28
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr
 80044c0:	40010000 	.word	0x40010000
 80044c4:	40010400 	.word	0x40010400

080044c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b087      	sub	sp, #28
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
 80044d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	f023 0210 	bic.w	r2, r3, #16
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	685b      	ldr	r3, [r3, #4]
 80044e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	699b      	ldr	r3, [r3, #24]
 80044ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	021b      	lsls	r3, r3, #8
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	4313      	orrs	r3, r2
 800450a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	f023 0320 	bic.w	r3, r3, #32
 8004512:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	011b      	lsls	r3, r3, #4
 800451a:	697a      	ldr	r2, [r7, #20]
 800451c:	4313      	orrs	r3, r2
 800451e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	4a22      	ldr	r2, [pc, #136]	@ (80045ac <TIM_OC2_SetConfig+0xe4>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d003      	beq.n	8004530 <TIM_OC2_SetConfig+0x68>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	4a21      	ldr	r2, [pc, #132]	@ (80045b0 <TIM_OC2_SetConfig+0xe8>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d10d      	bne.n	800454c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004536:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	011b      	lsls	r3, r3, #4
 800453e:	697a      	ldr	r2, [r7, #20]
 8004540:	4313      	orrs	r3, r2
 8004542:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800454a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a17      	ldr	r2, [pc, #92]	@ (80045ac <TIM_OC2_SetConfig+0xe4>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d003      	beq.n	800455c <TIM_OC2_SetConfig+0x94>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a16      	ldr	r2, [pc, #88]	@ (80045b0 <TIM_OC2_SetConfig+0xe8>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d113      	bne.n	8004584 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004562:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800456a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	695b      	ldr	r3, [r3, #20]
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	4313      	orrs	r3, r2
 8004576:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	693a      	ldr	r2, [r7, #16]
 8004580:	4313      	orrs	r3, r2
 8004582:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68fa      	ldr	r2, [r7, #12]
 800458e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	621a      	str	r2, [r3, #32]
}
 800459e:	bf00      	nop
 80045a0:	371c      	adds	r7, #28
 80045a2:	46bd      	mov	sp, r7
 80045a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a8:	4770      	bx	lr
 80045aa:	bf00      	nop
 80045ac:	40010000 	.word	0x40010000
 80045b0:	40010400 	.word	0x40010400

080045b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045b4:	b480      	push	{r7}
 80045b6:	b087      	sub	sp, #28
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
 80045bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a1b      	ldr	r3, [r3, #32]
 80045c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6a1b      	ldr	r3, [r3, #32]
 80045c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	69db      	ldr	r3, [r3, #28]
 80045da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f023 0303 	bic.w	r3, r3, #3
 80045ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68fa      	ldr	r2, [r7, #12]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80045fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	021b      	lsls	r3, r3, #8
 8004604:	697a      	ldr	r2, [r7, #20]
 8004606:	4313      	orrs	r3, r2
 8004608:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a21      	ldr	r2, [pc, #132]	@ (8004694 <TIM_OC3_SetConfig+0xe0>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d003      	beq.n	800461a <TIM_OC3_SetConfig+0x66>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a20      	ldr	r2, [pc, #128]	@ (8004698 <TIM_OC3_SetConfig+0xe4>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d10d      	bne.n	8004636 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004620:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	021b      	lsls	r3, r3, #8
 8004628:	697a      	ldr	r2, [r7, #20]
 800462a:	4313      	orrs	r3, r2
 800462c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004634:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a16      	ldr	r2, [pc, #88]	@ (8004694 <TIM_OC3_SetConfig+0xe0>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d003      	beq.n	8004646 <TIM_OC3_SetConfig+0x92>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a15      	ldr	r2, [pc, #84]	@ (8004698 <TIM_OC3_SetConfig+0xe4>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d113      	bne.n	800466e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800464c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004654:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	695b      	ldr	r3, [r3, #20]
 800465a:	011b      	lsls	r3, r3, #4
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	4313      	orrs	r3, r2
 8004660:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	699b      	ldr	r3, [r3, #24]
 8004666:	011b      	lsls	r3, r3, #4
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	4313      	orrs	r3, r2
 800466c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	685a      	ldr	r2, [r3, #4]
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	697a      	ldr	r2, [r7, #20]
 8004686:	621a      	str	r2, [r3, #32]
}
 8004688:	bf00      	nop
 800468a:	371c      	adds	r7, #28
 800468c:	46bd      	mov	sp, r7
 800468e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004692:	4770      	bx	lr
 8004694:	40010000 	.word	0x40010000
 8004698:	40010400 	.word	0x40010400

0800469c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800469c:	b480      	push	{r7}
 800469e:	b087      	sub	sp, #28
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
 80046a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	69db      	ldr	r3, [r3, #28]
 80046c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	021b      	lsls	r3, r3, #8
 80046da:	68fa      	ldr	r2, [r7, #12]
 80046dc:	4313      	orrs	r3, r2
 80046de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80046e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	031b      	lsls	r3, r3, #12
 80046ee:	693a      	ldr	r2, [r7, #16]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a12      	ldr	r2, [pc, #72]	@ (8004740 <TIM_OC4_SetConfig+0xa4>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d003      	beq.n	8004704 <TIM_OC4_SetConfig+0x68>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a11      	ldr	r2, [pc, #68]	@ (8004744 <TIM_OC4_SetConfig+0xa8>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d109      	bne.n	8004718 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800470a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	019b      	lsls	r3, r3, #6
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	4313      	orrs	r3, r2
 8004716:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	68fa      	ldr	r2, [r7, #12]
 8004722:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	685a      	ldr	r2, [r3, #4]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	693a      	ldr	r2, [r7, #16]
 8004730:	621a      	str	r2, [r3, #32]
}
 8004732:	bf00      	nop
 8004734:	371c      	adds	r7, #28
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	40010000 	.word	0x40010000
 8004744:	40010400 	.word	0x40010400

08004748 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004748:	b480      	push	{r7}
 800474a:	b087      	sub	sp, #28
 800474c:	af00      	add	r7, sp, #0
 800474e:	60f8      	str	r0, [r7, #12]
 8004750:	60b9      	str	r1, [r7, #8]
 8004752:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6a1b      	ldr	r3, [r3, #32]
 8004758:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	f023 0201 	bic.w	r2, r3, #1
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	699b      	ldr	r3, [r3, #24]
 800476a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800476c:	693b      	ldr	r3, [r7, #16]
 800476e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004772:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	011b      	lsls	r3, r3, #4
 8004778:	693a      	ldr	r2, [r7, #16]
 800477a:	4313      	orrs	r3, r2
 800477c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f023 030a 	bic.w	r3, r3, #10
 8004784:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004786:	697a      	ldr	r2, [r7, #20]
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	4313      	orrs	r3, r2
 800478c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	693a      	ldr	r2, [r7, #16]
 8004792:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	697a      	ldr	r2, [r7, #20]
 8004798:	621a      	str	r2, [r3, #32]
}
 800479a:	bf00      	nop
 800479c:	371c      	adds	r7, #28
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr

080047a6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047a6:	b480      	push	{r7}
 80047a8:	b087      	sub	sp, #28
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	60f8      	str	r0, [r7, #12]
 80047ae:	60b9      	str	r1, [r7, #8]
 80047b0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	6a1b      	ldr	r3, [r3, #32]
 80047b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6a1b      	ldr	r3, [r3, #32]
 80047bc:	f023 0210 	bic.w	r2, r3, #16
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	699b      	ldr	r3, [r3, #24]
 80047c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047ca:	693b      	ldr	r3, [r7, #16]
 80047cc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80047d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	031b      	lsls	r3, r3, #12
 80047d6:	693a      	ldr	r2, [r7, #16]
 80047d8:	4313      	orrs	r3, r2
 80047da:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80047e2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	011b      	lsls	r3, r3, #4
 80047e8:	697a      	ldr	r2, [r7, #20]
 80047ea:	4313      	orrs	r3, r2
 80047ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	693a      	ldr	r2, [r7, #16]
 80047f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	621a      	str	r2, [r3, #32]
}
 80047fa:	bf00      	nop
 80047fc:	371c      	adds	r7, #28
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr

08004806 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004806:	b480      	push	{r7}
 8004808:	b085      	sub	sp, #20
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
 800480e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800481c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800481e:	683a      	ldr	r2, [r7, #0]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4313      	orrs	r3, r2
 8004824:	f043 0307 	orr.w	r3, r3, #7
 8004828:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	68fa      	ldr	r2, [r7, #12]
 800482e:	609a      	str	r2, [r3, #8]
}
 8004830:	bf00      	nop
 8004832:	3714      	adds	r7, #20
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800483c:	b480      	push	{r7}
 800483e:	b087      	sub	sp, #28
 8004840:	af00      	add	r7, sp, #0
 8004842:	60f8      	str	r0, [r7, #12]
 8004844:	60b9      	str	r1, [r7, #8]
 8004846:	607a      	str	r2, [r7, #4]
 8004848:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004856:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	021a      	lsls	r2, r3, #8
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	431a      	orrs	r2, r3
 8004860:	68bb      	ldr	r3, [r7, #8]
 8004862:	4313      	orrs	r3, r2
 8004864:	697a      	ldr	r2, [r7, #20]
 8004866:	4313      	orrs	r3, r2
 8004868:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	609a      	str	r2, [r3, #8]
}
 8004870:	bf00      	nop
 8004872:	371c      	adds	r7, #28
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800488c:	2b01      	cmp	r3, #1
 800488e:	d101      	bne.n	8004894 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004890:	2302      	movs	r3, #2
 8004892:	e05a      	b.n	800494a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2202      	movs	r2, #2
 80048a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	689b      	ldr	r3, [r3, #8]
 80048b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68fa      	ldr	r2, [r7, #12]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a21      	ldr	r2, [pc, #132]	@ (8004958 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d022      	beq.n	800491e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048e0:	d01d      	beq.n	800491e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a1d      	ldr	r2, [pc, #116]	@ (800495c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d018      	beq.n	800491e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a1b      	ldr	r2, [pc, #108]	@ (8004960 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d013      	beq.n	800491e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a1a      	ldr	r2, [pc, #104]	@ (8004964 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d00e      	beq.n	800491e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a18      	ldr	r2, [pc, #96]	@ (8004968 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d009      	beq.n	800491e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a17      	ldr	r2, [pc, #92]	@ (800496c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d004      	beq.n	800491e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a15      	ldr	r2, [pc, #84]	@ (8004970 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d10c      	bne.n	8004938 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800491e:	68bb      	ldr	r3, [r7, #8]
 8004920:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004924:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	4313      	orrs	r3, r2
 800492e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	68ba      	ldr	r2, [r7, #8]
 8004936:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004948:	2300      	movs	r3, #0
}
 800494a:	4618      	mov	r0, r3
 800494c:	3714      	adds	r7, #20
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr
 8004956:	bf00      	nop
 8004958:	40010000 	.word	0x40010000
 800495c:	40000400 	.word	0x40000400
 8004960:	40000800 	.word	0x40000800
 8004964:	40000c00 	.word	0x40000c00
 8004968:	40010400 	.word	0x40010400
 800496c:	40014000 	.word	0x40014000
 8004970:	40001800 	.word	0x40001800

08004974 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800497c:	bf00      	nop
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004988:	b480      	push	{r7}
 800498a:	b083      	sub	sp, #12
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b082      	sub	sp, #8
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d101      	bne.n	80049ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e042      	b.n	8004a34 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d106      	bne.n	80049c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f7fd f986 	bl	8001cd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2224      	movs	r2, #36	@ 0x24
 80049cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	68da      	ldr	r2, [r3, #12]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049e0:	6878      	ldr	r0, [r7, #4]
 80049e2:	f000 fdf5 	bl	80055d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	691a      	ldr	r2, [r3, #16]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	695a      	ldr	r2, [r3, #20]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004a04:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	68da      	ldr	r2, [r3, #12]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a14:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2220      	movs	r2, #32
 8004a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2220      	movs	r2, #32
 8004a28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004a32:	2300      	movs	r3, #0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3708      	adds	r7, #8
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b08a      	sub	sp, #40	@ 0x28
 8004a40:	af02      	add	r7, sp, #8
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	60b9      	str	r1, [r7, #8]
 8004a46:	603b      	str	r3, [r7, #0]
 8004a48:	4613      	mov	r3, r2
 8004a4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	2b20      	cmp	r3, #32
 8004a5a:	d175      	bne.n	8004b48 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d002      	beq.n	8004a68 <HAL_UART_Transmit+0x2c>
 8004a62:	88fb      	ldrh	r3, [r7, #6]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d101      	bne.n	8004a6c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	e06e      	b.n	8004b4a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2221      	movs	r2, #33	@ 0x21
 8004a76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a7a:	f7fd fbd1 	bl	8002220 <HAL_GetTick>
 8004a7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	88fa      	ldrh	r2, [r7, #6]
 8004a84:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	88fa      	ldrh	r2, [r7, #6]
 8004a8a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a94:	d108      	bne.n	8004aa8 <HAL_UART_Transmit+0x6c>
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	691b      	ldr	r3, [r3, #16]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d104      	bne.n	8004aa8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	61bb      	str	r3, [r7, #24]
 8004aa6:	e003      	b.n	8004ab0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004aac:	2300      	movs	r3, #0
 8004aae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ab0:	e02e      	b.n	8004b10 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	2180      	movs	r1, #128	@ 0x80
 8004abc:	68f8      	ldr	r0, [r7, #12]
 8004abe:	f000 fb91 	bl	80051e4 <UART_WaitOnFlagUntilTimeout>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d005      	beq.n	8004ad4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2220      	movs	r2, #32
 8004acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e03a      	b.n	8004b4a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10b      	bne.n	8004af2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ada:	69bb      	ldr	r3, [r7, #24]
 8004adc:	881b      	ldrh	r3, [r3, #0]
 8004ade:	461a      	mov	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ae8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	3302      	adds	r3, #2
 8004aee:	61bb      	str	r3, [r7, #24]
 8004af0:	e007      	b.n	8004b02 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	781a      	ldrb	r2, [r3, #0]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	3301      	adds	r3, #1
 8004b00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d1cb      	bne.n	8004ab2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	9300      	str	r3, [sp, #0]
 8004b1e:	697b      	ldr	r3, [r7, #20]
 8004b20:	2200      	movs	r2, #0
 8004b22:	2140      	movs	r1, #64	@ 0x40
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f000 fb5d 	bl	80051e4 <UART_WaitOnFlagUntilTimeout>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d005      	beq.n	8004b3c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2220      	movs	r2, #32
 8004b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004b38:	2303      	movs	r3, #3
 8004b3a:	e006      	b.n	8004b4a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	2220      	movs	r2, #32
 8004b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004b44:	2300      	movs	r3, #0
 8004b46:	e000      	b.n	8004b4a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004b48:	2302      	movs	r3, #2
  }
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3720      	adds	r7, #32
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}

08004b52 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b52:	b580      	push	{r7, lr}
 8004b54:	b08a      	sub	sp, #40	@ 0x28
 8004b56:	af02      	add	r7, sp, #8
 8004b58:	60f8      	str	r0, [r7, #12]
 8004b5a:	60b9      	str	r1, [r7, #8]
 8004b5c:	603b      	str	r3, [r7, #0]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b62:	2300      	movs	r3, #0
 8004b64:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	2b20      	cmp	r3, #32
 8004b70:	f040 8081 	bne.w	8004c76 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d002      	beq.n	8004b80 <HAL_UART_Receive+0x2e>
 8004b7a:	88fb      	ldrh	r3, [r7, #6]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d101      	bne.n	8004b84 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e079      	b.n	8004c78 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2222      	movs	r2, #34	@ 0x22
 8004b8e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b98:	f7fd fb42 	bl	8002220 <HAL_GetTick>
 8004b9c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	88fa      	ldrh	r2, [r7, #6]
 8004ba2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	88fa      	ldrh	r2, [r7, #6]
 8004ba8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bb2:	d108      	bne.n	8004bc6 <HAL_UART_Receive+0x74>
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	691b      	ldr	r3, [r3, #16]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d104      	bne.n	8004bc6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	61bb      	str	r3, [r7, #24]
 8004bc4:	e003      	b.n	8004bce <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004bce:	e047      	b.n	8004c60 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	9300      	str	r3, [sp, #0]
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	2120      	movs	r1, #32
 8004bda:	68f8      	ldr	r0, [r7, #12]
 8004bdc:	f000 fb02 	bl	80051e4 <UART_WaitOnFlagUntilTimeout>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d005      	beq.n	8004bf2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2220      	movs	r2, #32
 8004bea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	e042      	b.n	8004c78 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d10c      	bne.n	8004c12 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	69bb      	ldr	r3, [r7, #24]
 8004c08:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	3302      	adds	r3, #2
 8004c0e:	61bb      	str	r3, [r7, #24]
 8004c10:	e01f      	b.n	8004c52 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	689b      	ldr	r3, [r3, #8]
 8004c16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c1a:	d007      	beq.n	8004c2c <HAL_UART_Receive+0xda>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d10a      	bne.n	8004c3a <HAL_UART_Receive+0xe8>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	691b      	ldr	r3, [r3, #16]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d106      	bne.n	8004c3a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	b2da      	uxtb	r2, r3
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	701a      	strb	r2, [r3, #0]
 8004c38:	e008      	b.n	8004c4c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	b2db      	uxtb	r3, r3
 8004c42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c46:	b2da      	uxtb	r2, r3
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	3301      	adds	r3, #1
 8004c50:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	b29a      	uxth	r2, r3
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1b2      	bne.n	8004bd0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2220      	movs	r2, #32
 8004c6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004c72:	2300      	movs	r3, #0
 8004c74:	e000      	b.n	8004c78 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004c76:	2302      	movs	r3, #2
  }
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3720      	adds	r7, #32
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b0ba      	sub	sp, #232	@ 0xe8
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	68db      	ldr	r3, [r3, #12]
 8004c98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004cac:	2300      	movs	r3, #0
 8004cae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cb6:	f003 030f 	and.w	r3, r3, #15
 8004cba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004cbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d10f      	bne.n	8004ce6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cca:	f003 0320 	and.w	r3, r3, #32
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d009      	beq.n	8004ce6 <HAL_UART_IRQHandler+0x66>
 8004cd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cd6:	f003 0320 	and.w	r3, r3, #32
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d003      	beq.n	8004ce6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	f000 fbb8 	bl	8005454 <UART_Receive_IT>
      return;
 8004ce4:	e25b      	b.n	800519e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ce6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	f000 80de 	beq.w	8004eac <HAL_UART_IRQHandler+0x22c>
 8004cf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d106      	bne.n	8004d0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004cfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d00:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	f000 80d1 	beq.w	8004eac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004d0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d00b      	beq.n	8004d2e <HAL_UART_IRQHandler+0xae>
 8004d16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d005      	beq.n	8004d2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d26:	f043 0201 	orr.w	r2, r3, #1
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d32:	f003 0304 	and.w	r3, r3, #4
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00b      	beq.n	8004d52 <HAL_UART_IRQHandler+0xd2>
 8004d3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d3e:	f003 0301 	and.w	r3, r3, #1
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d005      	beq.n	8004d52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d4a:	f043 0202 	orr.w	r2, r3, #2
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d56:	f003 0302 	and.w	r3, r3, #2
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00b      	beq.n	8004d76 <HAL_UART_IRQHandler+0xf6>
 8004d5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d62:	f003 0301 	and.w	r3, r3, #1
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d005      	beq.n	8004d76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d6e:	f043 0204 	orr.w	r2, r3, #4
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004d76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d7a:	f003 0308 	and.w	r3, r3, #8
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d011      	beq.n	8004da6 <HAL_UART_IRQHandler+0x126>
 8004d82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d86:	f003 0320 	and.w	r3, r3, #32
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d105      	bne.n	8004d9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004d8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004d92:	f003 0301 	and.w	r3, r3, #1
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d005      	beq.n	8004da6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d9e:	f043 0208 	orr.w	r2, r3, #8
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	f000 81f2 	beq.w	8005194 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004db4:	f003 0320 	and.w	r3, r3, #32
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d008      	beq.n	8004dce <HAL_UART_IRQHandler+0x14e>
 8004dbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dc0:	f003 0320 	and.w	r3, r3, #32
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d002      	beq.n	8004dce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f000 fb43 	bl	8005454 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	695b      	ldr	r3, [r3, #20]
 8004dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dd8:	2b40      	cmp	r3, #64	@ 0x40
 8004dda:	bf0c      	ite	eq
 8004ddc:	2301      	moveq	r3, #1
 8004dde:	2300      	movne	r3, #0
 8004de0:	b2db      	uxtb	r3, r3
 8004de2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dea:	f003 0308 	and.w	r3, r3, #8
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d103      	bne.n	8004dfa <HAL_UART_IRQHandler+0x17a>
 8004df2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d04f      	beq.n	8004e9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004dfa:	6878      	ldr	r0, [r7, #4]
 8004dfc:	f000 fa4b 	bl	8005296 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	695b      	ldr	r3, [r3, #20]
 8004e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e0a:	2b40      	cmp	r3, #64	@ 0x40
 8004e0c:	d141      	bne.n	8004e92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	3314      	adds	r3, #20
 8004e14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004e1c:	e853 3f00 	ldrex	r3, [r3]
 8004e20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004e24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004e28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	3314      	adds	r3, #20
 8004e36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004e3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004e3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004e46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004e4a:	e841 2300 	strex	r3, r2, [r1]
 8004e4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004e52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d1d9      	bne.n	8004e0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d013      	beq.n	8004e8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e66:	4a7e      	ldr	r2, [pc, #504]	@ (8005060 <HAL_UART_IRQHandler+0x3e0>)
 8004e68:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f7fd fc12 	bl	8002698 <HAL_DMA_Abort_IT>
 8004e74:	4603      	mov	r3, r0
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d016      	beq.n	8004ea8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004e84:	4610      	mov	r0, r2
 8004e86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e88:	e00e      	b.n	8004ea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 f994 	bl	80051b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e90:	e00a      	b.n	8004ea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f000 f990 	bl	80051b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e98:	e006      	b.n	8004ea8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 f98c 	bl	80051b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004ea6:	e175      	b.n	8005194 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ea8:	bf00      	nop
    return;
 8004eaa:	e173      	b.n	8005194 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	f040 814f 	bne.w	8005154 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004eba:	f003 0310 	and.w	r3, r3, #16
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	f000 8148 	beq.w	8005154 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004ec4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ec8:	f003 0310 	and.w	r3, r3, #16
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	f000 8141 	beq.w	8005154 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	60bb      	str	r3, [r7, #8]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	60bb      	str	r3, [r7, #8]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	60bb      	str	r3, [r7, #8]
 8004ee6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	695b      	ldr	r3, [r3, #20]
 8004eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ef2:	2b40      	cmp	r3, #64	@ 0x40
 8004ef4:	f040 80b6 	bne.w	8005064 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004f04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f000 8145 	beq.w	8005198 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f16:	429a      	cmp	r2, r3
 8004f18:	f080 813e 	bcs.w	8005198 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f22:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f28:	69db      	ldr	r3, [r3, #28]
 8004f2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f2e:	f000 8088 	beq.w	8005042 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	330c      	adds	r3, #12
 8004f38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004f40:	e853 3f00 	ldrex	r3, [r3]
 8004f44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004f48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004f4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	330c      	adds	r3, #12
 8004f5a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004f5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004f62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004f6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004f6e:	e841 2300 	strex	r3, r2, [r1]
 8004f72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004f76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d1d9      	bne.n	8004f32 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	3314      	adds	r3, #20
 8004f84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004f88:	e853 3f00 	ldrex	r3, [r3]
 8004f8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004f8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004f90:	f023 0301 	bic.w	r3, r3, #1
 8004f94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	3314      	adds	r3, #20
 8004f9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004fa2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004fa6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004faa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004fae:	e841 2300 	strex	r3, r2, [r1]
 8004fb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004fb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1e1      	bne.n	8004f7e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	3314      	adds	r3, #20
 8004fc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004fc4:	e853 3f00 	ldrex	r3, [r3]
 8004fc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004fca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004fd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	3314      	adds	r3, #20
 8004fda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004fde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004fe0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004fe4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004fe6:	e841 2300 	strex	r3, r2, [r1]
 8004fea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004fec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d1e3      	bne.n	8004fba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2220      	movs	r2, #32
 8004ff6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	330c      	adds	r3, #12
 8005006:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005008:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800500a:	e853 3f00 	ldrex	r3, [r3]
 800500e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005010:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005012:	f023 0310 	bic.w	r3, r3, #16
 8005016:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	330c      	adds	r3, #12
 8005020:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005024:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005026:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005028:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800502a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800502c:	e841 2300 	strex	r3, r2, [r1]
 8005030:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005032:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005034:	2b00      	cmp	r3, #0
 8005036:	d1e3      	bne.n	8005000 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800503c:	4618      	mov	r0, r3
 800503e:	f7fd fabb 	bl	80025b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2202      	movs	r2, #2
 8005046:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005050:	b29b      	uxth	r3, r3
 8005052:	1ad3      	subs	r3, r2, r3
 8005054:	b29b      	uxth	r3, r3
 8005056:	4619      	mov	r1, r3
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f000 f8b7 	bl	80051cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800505e:	e09b      	b.n	8005198 <HAL_UART_IRQHandler+0x518>
 8005060:	0800535d 	.word	0x0800535d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800506c:	b29b      	uxth	r3, r3
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005078:	b29b      	uxth	r3, r3
 800507a:	2b00      	cmp	r3, #0
 800507c:	f000 808e 	beq.w	800519c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005080:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005084:	2b00      	cmp	r3, #0
 8005086:	f000 8089 	beq.w	800519c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	330c      	adds	r3, #12
 8005090:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005092:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005094:	e853 3f00 	ldrex	r3, [r3]
 8005098:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800509a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800509c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	330c      	adds	r3, #12
 80050aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80050ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80050b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80050b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050b6:	e841 2300 	strex	r3, r2, [r1]
 80050ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80050bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d1e3      	bne.n	800508a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	3314      	adds	r3, #20
 80050c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	e853 3f00 	ldrex	r3, [r3]
 80050d0:	623b      	str	r3, [r7, #32]
   return(result);
 80050d2:	6a3b      	ldr	r3, [r7, #32]
 80050d4:	f023 0301 	bic.w	r3, r3, #1
 80050d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	3314      	adds	r3, #20
 80050e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80050e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80050e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050ee:	e841 2300 	strex	r3, r2, [r1]
 80050f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80050f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1e3      	bne.n	80050c2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2220      	movs	r2, #32
 80050fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	330c      	adds	r3, #12
 800510e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	e853 3f00 	ldrex	r3, [r3]
 8005116:	60fb      	str	r3, [r7, #12]
   return(result);
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	f023 0310 	bic.w	r3, r3, #16
 800511e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	330c      	adds	r3, #12
 8005128:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800512c:	61fa      	str	r2, [r7, #28]
 800512e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005130:	69b9      	ldr	r1, [r7, #24]
 8005132:	69fa      	ldr	r2, [r7, #28]
 8005134:	e841 2300 	strex	r3, r2, [r1]
 8005138:	617b      	str	r3, [r7, #20]
   return(result);
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d1e3      	bne.n	8005108 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2202      	movs	r2, #2
 8005144:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005146:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800514a:	4619      	mov	r1, r3
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f000 f83d 	bl	80051cc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005152:	e023      	b.n	800519c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005154:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005158:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800515c:	2b00      	cmp	r3, #0
 800515e:	d009      	beq.n	8005174 <HAL_UART_IRQHandler+0x4f4>
 8005160:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005164:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005168:	2b00      	cmp	r3, #0
 800516a:	d003      	beq.n	8005174 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f000 f909 	bl	8005384 <UART_Transmit_IT>
    return;
 8005172:	e014      	b.n	800519e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005174:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00e      	beq.n	800519e <HAL_UART_IRQHandler+0x51e>
 8005180:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005184:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005188:	2b00      	cmp	r3, #0
 800518a:	d008      	beq.n	800519e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 f949 	bl	8005424 <UART_EndTransmit_IT>
    return;
 8005192:	e004      	b.n	800519e <HAL_UART_IRQHandler+0x51e>
    return;
 8005194:	bf00      	nop
 8005196:	e002      	b.n	800519e <HAL_UART_IRQHandler+0x51e>
      return;
 8005198:	bf00      	nop
 800519a:	e000      	b.n	800519e <HAL_UART_IRQHandler+0x51e>
      return;
 800519c:	bf00      	nop
  }
}
 800519e:	37e8      	adds	r7, #232	@ 0xe8
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80051ac:	bf00      	nop
 80051ae:	370c      	adds	r7, #12
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr

080051b8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b083      	sub	sp, #12
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80051c0:	bf00      	nop
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	460b      	mov	r3, r1
 80051d6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80051d8:	bf00      	nop
 80051da:	370c      	adds	r7, #12
 80051dc:	46bd      	mov	sp, r7
 80051de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e2:	4770      	bx	lr

080051e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b086      	sub	sp, #24
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	60f8      	str	r0, [r7, #12]
 80051ec:	60b9      	str	r1, [r7, #8]
 80051ee:	603b      	str	r3, [r7, #0]
 80051f0:	4613      	mov	r3, r2
 80051f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051f4:	e03b      	b.n	800526e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051f6:	6a3b      	ldr	r3, [r7, #32]
 80051f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051fc:	d037      	beq.n	800526e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051fe:	f7fd f80f 	bl	8002220 <HAL_GetTick>
 8005202:	4602      	mov	r2, r0
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	6a3a      	ldr	r2, [r7, #32]
 800520a:	429a      	cmp	r2, r3
 800520c:	d302      	bcc.n	8005214 <UART_WaitOnFlagUntilTimeout+0x30>
 800520e:	6a3b      	ldr	r3, [r7, #32]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d101      	bne.n	8005218 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005214:	2303      	movs	r3, #3
 8005216:	e03a      	b.n	800528e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	f003 0304 	and.w	r3, r3, #4
 8005222:	2b00      	cmp	r3, #0
 8005224:	d023      	beq.n	800526e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	2b80      	cmp	r3, #128	@ 0x80
 800522a:	d020      	beq.n	800526e <UART_WaitOnFlagUntilTimeout+0x8a>
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	2b40      	cmp	r3, #64	@ 0x40
 8005230:	d01d      	beq.n	800526e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0308 	and.w	r3, r3, #8
 800523c:	2b08      	cmp	r3, #8
 800523e:	d116      	bne.n	800526e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005240:	2300      	movs	r3, #0
 8005242:	617b      	str	r3, [r7, #20]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	617b      	str	r3, [r7, #20]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	617b      	str	r3, [r7, #20]
 8005254:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005256:	68f8      	ldr	r0, [r7, #12]
 8005258:	f000 f81d 	bl	8005296 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2208      	movs	r2, #8
 8005260:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e00f      	b.n	800528e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	4013      	ands	r3, r2
 8005278:	68ba      	ldr	r2, [r7, #8]
 800527a:	429a      	cmp	r2, r3
 800527c:	bf0c      	ite	eq
 800527e:	2301      	moveq	r3, #1
 8005280:	2300      	movne	r3, #0
 8005282:	b2db      	uxtb	r3, r3
 8005284:	461a      	mov	r2, r3
 8005286:	79fb      	ldrb	r3, [r7, #7]
 8005288:	429a      	cmp	r2, r3
 800528a:	d0b4      	beq.n	80051f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800528c:	2300      	movs	r3, #0
}
 800528e:	4618      	mov	r0, r3
 8005290:	3718      	adds	r7, #24
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}

08005296 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005296:	b480      	push	{r7}
 8005298:	b095      	sub	sp, #84	@ 0x54
 800529a:	af00      	add	r7, sp, #0
 800529c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	330c      	adds	r3, #12
 80052a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052a8:	e853 3f00 	ldrex	r3, [r3]
 80052ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80052ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80052b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	330c      	adds	r3, #12
 80052bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052be:	643a      	str	r2, [r7, #64]	@ 0x40
 80052c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80052c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80052c6:	e841 2300 	strex	r3, r2, [r1]
 80052ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80052cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d1e5      	bne.n	800529e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	3314      	adds	r3, #20
 80052d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052da:	6a3b      	ldr	r3, [r7, #32]
 80052dc:	e853 3f00 	ldrex	r3, [r3]
 80052e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	f023 0301 	bic.w	r3, r3, #1
 80052e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	3314      	adds	r3, #20
 80052f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052fa:	e841 2300 	strex	r3, r2, [r1]
 80052fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1e5      	bne.n	80052d2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800530a:	2b01      	cmp	r3, #1
 800530c:	d119      	bne.n	8005342 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	330c      	adds	r3, #12
 8005314:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	e853 3f00 	ldrex	r3, [r3]
 800531c:	60bb      	str	r3, [r7, #8]
   return(result);
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	f023 0310 	bic.w	r3, r3, #16
 8005324:	647b      	str	r3, [r7, #68]	@ 0x44
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	330c      	adds	r3, #12
 800532c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800532e:	61ba      	str	r2, [r7, #24]
 8005330:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005332:	6979      	ldr	r1, [r7, #20]
 8005334:	69ba      	ldr	r2, [r7, #24]
 8005336:	e841 2300 	strex	r3, r2, [r1]
 800533a:	613b      	str	r3, [r7, #16]
   return(result);
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1e5      	bne.n	800530e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2220      	movs	r2, #32
 8005346:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	2200      	movs	r2, #0
 800534e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005350:	bf00      	nop
 8005352:	3754      	adds	r7, #84	@ 0x54
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr

0800535c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005368:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2200      	movs	r2, #0
 800536e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2200      	movs	r2, #0
 8005374:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005376:	68f8      	ldr	r0, [r7, #12]
 8005378:	f7ff ff1e 	bl	80051b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800537c:	bf00      	nop
 800537e:	3710      	adds	r7, #16
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005384:	b480      	push	{r7}
 8005386:	b085      	sub	sp, #20
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005392:	b2db      	uxtb	r3, r3
 8005394:	2b21      	cmp	r3, #33	@ 0x21
 8005396:	d13e      	bne.n	8005416 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053a0:	d114      	bne.n	80053cc <UART_Transmit_IT+0x48>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d110      	bne.n	80053cc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a1b      	ldr	r3, [r3, #32]
 80053ae:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	881b      	ldrh	r3, [r3, #0]
 80053b4:	461a      	mov	r2, r3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80053be:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6a1b      	ldr	r3, [r3, #32]
 80053c4:	1c9a      	adds	r2, r3, #2
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	621a      	str	r2, [r3, #32]
 80053ca:	e008      	b.n	80053de <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a1b      	ldr	r3, [r3, #32]
 80053d0:	1c59      	adds	r1, r3, #1
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	6211      	str	r1, [r2, #32]
 80053d6:	781a      	ldrb	r2, [r3, #0]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80053e2:	b29b      	uxth	r3, r3
 80053e4:	3b01      	subs	r3, #1
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	687a      	ldr	r2, [r7, #4]
 80053ea:	4619      	mov	r1, r3
 80053ec:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d10f      	bne.n	8005412 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68da      	ldr	r2, [r3, #12]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005400:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	68da      	ldr	r2, [r3, #12]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005410:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005412:	2300      	movs	r3, #0
 8005414:	e000      	b.n	8005418 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005416:	2302      	movs	r3, #2
  }
}
 8005418:	4618      	mov	r0, r3
 800541a:	3714      	adds	r7, #20
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b082      	sub	sp, #8
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68da      	ldr	r2, [r3, #12]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800543a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2220      	movs	r2, #32
 8005440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f7ff fead 	bl	80051a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800544a:	2300      	movs	r3, #0
}
 800544c:	4618      	mov	r0, r3
 800544e:	3708      	adds	r7, #8
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b08c      	sub	sp, #48	@ 0x30
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005462:	b2db      	uxtb	r3, r3
 8005464:	2b22      	cmp	r3, #34	@ 0x22
 8005466:	f040 80ae 	bne.w	80055c6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005472:	d117      	bne.n	80054a4 <UART_Receive_IT+0x50>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	2b00      	cmp	r3, #0
 800547a:	d113      	bne.n	80054a4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800547c:	2300      	movs	r3, #0
 800547e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005484:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	b29b      	uxth	r3, r3
 800548e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005492:	b29a      	uxth	r2, r3
 8005494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005496:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800549c:	1c9a      	adds	r2, r3, #2
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	629a      	str	r2, [r3, #40]	@ 0x28
 80054a2:	e026      	b.n	80054f2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80054aa:	2300      	movs	r3, #0
 80054ac:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054b6:	d007      	beq.n	80054c8 <UART_Receive_IT+0x74>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d10a      	bne.n	80054d6 <UART_Receive_IT+0x82>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	691b      	ldr	r3, [r3, #16]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d106      	bne.n	80054d6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	b2da      	uxtb	r2, r3
 80054d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054d2:	701a      	strb	r2, [r3, #0]
 80054d4:	e008      	b.n	80054e8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054e2:	b2da      	uxtb	r2, r3
 80054e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054e6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054ec:	1c5a      	adds	r2, r3, #1
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	3b01      	subs	r3, #1
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	4619      	mov	r1, r3
 8005500:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005502:	2b00      	cmp	r3, #0
 8005504:	d15d      	bne.n	80055c2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68da      	ldr	r2, [r3, #12]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f022 0220 	bic.w	r2, r2, #32
 8005514:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68da      	ldr	r2, [r3, #12]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005524:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	695a      	ldr	r2, [r3, #20]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0201 	bic.w	r2, r2, #1
 8005534:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2220      	movs	r2, #32
 800553a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2200      	movs	r2, #0
 8005542:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005548:	2b01      	cmp	r3, #1
 800554a:	d135      	bne.n	80055b8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	330c      	adds	r3, #12
 8005558:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	e853 3f00 	ldrex	r3, [r3]
 8005560:	613b      	str	r3, [r7, #16]
   return(result);
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	f023 0310 	bic.w	r3, r3, #16
 8005568:	627b      	str	r3, [r7, #36]	@ 0x24
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	330c      	adds	r3, #12
 8005570:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005572:	623a      	str	r2, [r7, #32]
 8005574:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005576:	69f9      	ldr	r1, [r7, #28]
 8005578:	6a3a      	ldr	r2, [r7, #32]
 800557a:	e841 2300 	strex	r3, r2, [r1]
 800557e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005580:	69bb      	ldr	r3, [r7, #24]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1e5      	bne.n	8005552 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f003 0310 	and.w	r3, r3, #16
 8005590:	2b10      	cmp	r3, #16
 8005592:	d10a      	bne.n	80055aa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005594:	2300      	movs	r3, #0
 8005596:	60fb      	str	r3, [r7, #12]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	60fb      	str	r3, [r7, #12]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	60fb      	str	r3, [r7, #12]
 80055a8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80055ae:	4619      	mov	r1, r3
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f7ff fe0b 	bl	80051cc <HAL_UARTEx_RxEventCallback>
 80055b6:	e002      	b.n	80055be <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80055b8:	6878      	ldr	r0, [r7, #4]
 80055ba:	f7fb fe41 	bl	8001240 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80055be:	2300      	movs	r3, #0
 80055c0:	e002      	b.n	80055c8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80055c2:	2300      	movs	r3, #0
 80055c4:	e000      	b.n	80055c8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80055c6:	2302      	movs	r3, #2
  }
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3730      	adds	r7, #48	@ 0x30
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}

080055d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055d4:	b0c0      	sub	sp, #256	@ 0x100
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80055dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	691b      	ldr	r3, [r3, #16]
 80055e4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80055e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055ec:	68d9      	ldr	r1, [r3, #12]
 80055ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	ea40 0301 	orr.w	r3, r0, r1
 80055f8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80055fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055fe:	689a      	ldr	r2, [r3, #8]
 8005600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	431a      	orrs	r2, r3
 8005608:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	431a      	orrs	r2, r3
 8005610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005614:	69db      	ldr	r3, [r3, #28]
 8005616:	4313      	orrs	r3, r2
 8005618:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800561c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005628:	f021 010c 	bic.w	r1, r1, #12
 800562c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005636:	430b      	orrs	r3, r1
 8005638:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800563a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800564a:	6999      	ldr	r1, [r3, #24]
 800564c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	ea40 0301 	orr.w	r3, r0, r1
 8005656:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005658:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	4b8f      	ldr	r3, [pc, #572]	@ (800589c <UART_SetConfig+0x2cc>)
 8005660:	429a      	cmp	r2, r3
 8005662:	d005      	beq.n	8005670 <UART_SetConfig+0xa0>
 8005664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	4b8d      	ldr	r3, [pc, #564]	@ (80058a0 <UART_SetConfig+0x2d0>)
 800566c:	429a      	cmp	r2, r3
 800566e:	d104      	bne.n	800567a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005670:	f7fd fe68 	bl	8003344 <HAL_RCC_GetPCLK2Freq>
 8005674:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005678:	e003      	b.n	8005682 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800567a:	f7fd fe4f 	bl	800331c <HAL_RCC_GetPCLK1Freq>
 800567e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005686:	69db      	ldr	r3, [r3, #28]
 8005688:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800568c:	f040 810c 	bne.w	80058a8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005690:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005694:	2200      	movs	r2, #0
 8005696:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800569a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800569e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80056a2:	4622      	mov	r2, r4
 80056a4:	462b      	mov	r3, r5
 80056a6:	1891      	adds	r1, r2, r2
 80056a8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80056aa:	415b      	adcs	r3, r3
 80056ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056ae:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80056b2:	4621      	mov	r1, r4
 80056b4:	eb12 0801 	adds.w	r8, r2, r1
 80056b8:	4629      	mov	r1, r5
 80056ba:	eb43 0901 	adc.w	r9, r3, r1
 80056be:	f04f 0200 	mov.w	r2, #0
 80056c2:	f04f 0300 	mov.w	r3, #0
 80056c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80056ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80056ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80056d2:	4690      	mov	r8, r2
 80056d4:	4699      	mov	r9, r3
 80056d6:	4623      	mov	r3, r4
 80056d8:	eb18 0303 	adds.w	r3, r8, r3
 80056dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80056e0:	462b      	mov	r3, r5
 80056e2:	eb49 0303 	adc.w	r3, r9, r3
 80056e6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80056ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80056f6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80056fa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80056fe:	460b      	mov	r3, r1
 8005700:	18db      	adds	r3, r3, r3
 8005702:	653b      	str	r3, [r7, #80]	@ 0x50
 8005704:	4613      	mov	r3, r2
 8005706:	eb42 0303 	adc.w	r3, r2, r3
 800570a:	657b      	str	r3, [r7, #84]	@ 0x54
 800570c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005710:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005714:	f7fb fab8 	bl	8000c88 <__aeabi_uldivmod>
 8005718:	4602      	mov	r2, r0
 800571a:	460b      	mov	r3, r1
 800571c:	4b61      	ldr	r3, [pc, #388]	@ (80058a4 <UART_SetConfig+0x2d4>)
 800571e:	fba3 2302 	umull	r2, r3, r3, r2
 8005722:	095b      	lsrs	r3, r3, #5
 8005724:	011c      	lsls	r4, r3, #4
 8005726:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800572a:	2200      	movs	r2, #0
 800572c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005730:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005734:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005738:	4642      	mov	r2, r8
 800573a:	464b      	mov	r3, r9
 800573c:	1891      	adds	r1, r2, r2
 800573e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005740:	415b      	adcs	r3, r3
 8005742:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005744:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005748:	4641      	mov	r1, r8
 800574a:	eb12 0a01 	adds.w	sl, r2, r1
 800574e:	4649      	mov	r1, r9
 8005750:	eb43 0b01 	adc.w	fp, r3, r1
 8005754:	f04f 0200 	mov.w	r2, #0
 8005758:	f04f 0300 	mov.w	r3, #0
 800575c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005760:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005764:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005768:	4692      	mov	sl, r2
 800576a:	469b      	mov	fp, r3
 800576c:	4643      	mov	r3, r8
 800576e:	eb1a 0303 	adds.w	r3, sl, r3
 8005772:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005776:	464b      	mov	r3, r9
 8005778:	eb4b 0303 	adc.w	r3, fp, r3
 800577c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800578c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005790:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005794:	460b      	mov	r3, r1
 8005796:	18db      	adds	r3, r3, r3
 8005798:	643b      	str	r3, [r7, #64]	@ 0x40
 800579a:	4613      	mov	r3, r2
 800579c:	eb42 0303 	adc.w	r3, r2, r3
 80057a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80057a2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80057a6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80057aa:	f7fb fa6d 	bl	8000c88 <__aeabi_uldivmod>
 80057ae:	4602      	mov	r2, r0
 80057b0:	460b      	mov	r3, r1
 80057b2:	4611      	mov	r1, r2
 80057b4:	4b3b      	ldr	r3, [pc, #236]	@ (80058a4 <UART_SetConfig+0x2d4>)
 80057b6:	fba3 2301 	umull	r2, r3, r3, r1
 80057ba:	095b      	lsrs	r3, r3, #5
 80057bc:	2264      	movs	r2, #100	@ 0x64
 80057be:	fb02 f303 	mul.w	r3, r2, r3
 80057c2:	1acb      	subs	r3, r1, r3
 80057c4:	00db      	lsls	r3, r3, #3
 80057c6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80057ca:	4b36      	ldr	r3, [pc, #216]	@ (80058a4 <UART_SetConfig+0x2d4>)
 80057cc:	fba3 2302 	umull	r2, r3, r3, r2
 80057d0:	095b      	lsrs	r3, r3, #5
 80057d2:	005b      	lsls	r3, r3, #1
 80057d4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80057d8:	441c      	add	r4, r3
 80057da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80057de:	2200      	movs	r2, #0
 80057e0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80057e4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80057e8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80057ec:	4642      	mov	r2, r8
 80057ee:	464b      	mov	r3, r9
 80057f0:	1891      	adds	r1, r2, r2
 80057f2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80057f4:	415b      	adcs	r3, r3
 80057f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80057fc:	4641      	mov	r1, r8
 80057fe:	1851      	adds	r1, r2, r1
 8005800:	6339      	str	r1, [r7, #48]	@ 0x30
 8005802:	4649      	mov	r1, r9
 8005804:	414b      	adcs	r3, r1
 8005806:	637b      	str	r3, [r7, #52]	@ 0x34
 8005808:	f04f 0200 	mov.w	r2, #0
 800580c:	f04f 0300 	mov.w	r3, #0
 8005810:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005814:	4659      	mov	r1, fp
 8005816:	00cb      	lsls	r3, r1, #3
 8005818:	4651      	mov	r1, sl
 800581a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800581e:	4651      	mov	r1, sl
 8005820:	00ca      	lsls	r2, r1, #3
 8005822:	4610      	mov	r0, r2
 8005824:	4619      	mov	r1, r3
 8005826:	4603      	mov	r3, r0
 8005828:	4642      	mov	r2, r8
 800582a:	189b      	adds	r3, r3, r2
 800582c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005830:	464b      	mov	r3, r9
 8005832:	460a      	mov	r2, r1
 8005834:	eb42 0303 	adc.w	r3, r2, r3
 8005838:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800583c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005848:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800584c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005850:	460b      	mov	r3, r1
 8005852:	18db      	adds	r3, r3, r3
 8005854:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005856:	4613      	mov	r3, r2
 8005858:	eb42 0303 	adc.w	r3, r2, r3
 800585c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800585e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005862:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005866:	f7fb fa0f 	bl	8000c88 <__aeabi_uldivmod>
 800586a:	4602      	mov	r2, r0
 800586c:	460b      	mov	r3, r1
 800586e:	4b0d      	ldr	r3, [pc, #52]	@ (80058a4 <UART_SetConfig+0x2d4>)
 8005870:	fba3 1302 	umull	r1, r3, r3, r2
 8005874:	095b      	lsrs	r3, r3, #5
 8005876:	2164      	movs	r1, #100	@ 0x64
 8005878:	fb01 f303 	mul.w	r3, r1, r3
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	00db      	lsls	r3, r3, #3
 8005880:	3332      	adds	r3, #50	@ 0x32
 8005882:	4a08      	ldr	r2, [pc, #32]	@ (80058a4 <UART_SetConfig+0x2d4>)
 8005884:	fba2 2303 	umull	r2, r3, r2, r3
 8005888:	095b      	lsrs	r3, r3, #5
 800588a:	f003 0207 	and.w	r2, r3, #7
 800588e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4422      	add	r2, r4
 8005896:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005898:	e106      	b.n	8005aa8 <UART_SetConfig+0x4d8>
 800589a:	bf00      	nop
 800589c:	40011000 	.word	0x40011000
 80058a0:	40011400 	.word	0x40011400
 80058a4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80058a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80058ac:	2200      	movs	r2, #0
 80058ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80058b2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80058b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80058ba:	4642      	mov	r2, r8
 80058bc:	464b      	mov	r3, r9
 80058be:	1891      	adds	r1, r2, r2
 80058c0:	6239      	str	r1, [r7, #32]
 80058c2:	415b      	adcs	r3, r3
 80058c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80058c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80058ca:	4641      	mov	r1, r8
 80058cc:	1854      	adds	r4, r2, r1
 80058ce:	4649      	mov	r1, r9
 80058d0:	eb43 0501 	adc.w	r5, r3, r1
 80058d4:	f04f 0200 	mov.w	r2, #0
 80058d8:	f04f 0300 	mov.w	r3, #0
 80058dc:	00eb      	lsls	r3, r5, #3
 80058de:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058e2:	00e2      	lsls	r2, r4, #3
 80058e4:	4614      	mov	r4, r2
 80058e6:	461d      	mov	r5, r3
 80058e8:	4643      	mov	r3, r8
 80058ea:	18e3      	adds	r3, r4, r3
 80058ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80058f0:	464b      	mov	r3, r9
 80058f2:	eb45 0303 	adc.w	r3, r5, r3
 80058f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80058fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058fe:	685b      	ldr	r3, [r3, #4]
 8005900:	2200      	movs	r2, #0
 8005902:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005906:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800590a:	f04f 0200 	mov.w	r2, #0
 800590e:	f04f 0300 	mov.w	r3, #0
 8005912:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005916:	4629      	mov	r1, r5
 8005918:	008b      	lsls	r3, r1, #2
 800591a:	4621      	mov	r1, r4
 800591c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005920:	4621      	mov	r1, r4
 8005922:	008a      	lsls	r2, r1, #2
 8005924:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005928:	f7fb f9ae 	bl	8000c88 <__aeabi_uldivmod>
 800592c:	4602      	mov	r2, r0
 800592e:	460b      	mov	r3, r1
 8005930:	4b60      	ldr	r3, [pc, #384]	@ (8005ab4 <UART_SetConfig+0x4e4>)
 8005932:	fba3 2302 	umull	r2, r3, r3, r2
 8005936:	095b      	lsrs	r3, r3, #5
 8005938:	011c      	lsls	r4, r3, #4
 800593a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800593e:	2200      	movs	r2, #0
 8005940:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005944:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005948:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800594c:	4642      	mov	r2, r8
 800594e:	464b      	mov	r3, r9
 8005950:	1891      	adds	r1, r2, r2
 8005952:	61b9      	str	r1, [r7, #24]
 8005954:	415b      	adcs	r3, r3
 8005956:	61fb      	str	r3, [r7, #28]
 8005958:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800595c:	4641      	mov	r1, r8
 800595e:	1851      	adds	r1, r2, r1
 8005960:	6139      	str	r1, [r7, #16]
 8005962:	4649      	mov	r1, r9
 8005964:	414b      	adcs	r3, r1
 8005966:	617b      	str	r3, [r7, #20]
 8005968:	f04f 0200 	mov.w	r2, #0
 800596c:	f04f 0300 	mov.w	r3, #0
 8005970:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005974:	4659      	mov	r1, fp
 8005976:	00cb      	lsls	r3, r1, #3
 8005978:	4651      	mov	r1, sl
 800597a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800597e:	4651      	mov	r1, sl
 8005980:	00ca      	lsls	r2, r1, #3
 8005982:	4610      	mov	r0, r2
 8005984:	4619      	mov	r1, r3
 8005986:	4603      	mov	r3, r0
 8005988:	4642      	mov	r2, r8
 800598a:	189b      	adds	r3, r3, r2
 800598c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005990:	464b      	mov	r3, r9
 8005992:	460a      	mov	r2, r1
 8005994:	eb42 0303 	adc.w	r3, r2, r3
 8005998:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800599c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	2200      	movs	r2, #0
 80059a4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80059a6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80059a8:	f04f 0200 	mov.w	r2, #0
 80059ac:	f04f 0300 	mov.w	r3, #0
 80059b0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80059b4:	4649      	mov	r1, r9
 80059b6:	008b      	lsls	r3, r1, #2
 80059b8:	4641      	mov	r1, r8
 80059ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059be:	4641      	mov	r1, r8
 80059c0:	008a      	lsls	r2, r1, #2
 80059c2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80059c6:	f7fb f95f 	bl	8000c88 <__aeabi_uldivmod>
 80059ca:	4602      	mov	r2, r0
 80059cc:	460b      	mov	r3, r1
 80059ce:	4611      	mov	r1, r2
 80059d0:	4b38      	ldr	r3, [pc, #224]	@ (8005ab4 <UART_SetConfig+0x4e4>)
 80059d2:	fba3 2301 	umull	r2, r3, r3, r1
 80059d6:	095b      	lsrs	r3, r3, #5
 80059d8:	2264      	movs	r2, #100	@ 0x64
 80059da:	fb02 f303 	mul.w	r3, r2, r3
 80059de:	1acb      	subs	r3, r1, r3
 80059e0:	011b      	lsls	r3, r3, #4
 80059e2:	3332      	adds	r3, #50	@ 0x32
 80059e4:	4a33      	ldr	r2, [pc, #204]	@ (8005ab4 <UART_SetConfig+0x4e4>)
 80059e6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ea:	095b      	lsrs	r3, r3, #5
 80059ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80059f0:	441c      	add	r4, r3
 80059f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80059f6:	2200      	movs	r2, #0
 80059f8:	673b      	str	r3, [r7, #112]	@ 0x70
 80059fa:	677a      	str	r2, [r7, #116]	@ 0x74
 80059fc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005a00:	4642      	mov	r2, r8
 8005a02:	464b      	mov	r3, r9
 8005a04:	1891      	adds	r1, r2, r2
 8005a06:	60b9      	str	r1, [r7, #8]
 8005a08:	415b      	adcs	r3, r3
 8005a0a:	60fb      	str	r3, [r7, #12]
 8005a0c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a10:	4641      	mov	r1, r8
 8005a12:	1851      	adds	r1, r2, r1
 8005a14:	6039      	str	r1, [r7, #0]
 8005a16:	4649      	mov	r1, r9
 8005a18:	414b      	adcs	r3, r1
 8005a1a:	607b      	str	r3, [r7, #4]
 8005a1c:	f04f 0200 	mov.w	r2, #0
 8005a20:	f04f 0300 	mov.w	r3, #0
 8005a24:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005a28:	4659      	mov	r1, fp
 8005a2a:	00cb      	lsls	r3, r1, #3
 8005a2c:	4651      	mov	r1, sl
 8005a2e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a32:	4651      	mov	r1, sl
 8005a34:	00ca      	lsls	r2, r1, #3
 8005a36:	4610      	mov	r0, r2
 8005a38:	4619      	mov	r1, r3
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	4642      	mov	r2, r8
 8005a3e:	189b      	adds	r3, r3, r2
 8005a40:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a42:	464b      	mov	r3, r9
 8005a44:	460a      	mov	r2, r1
 8005a46:	eb42 0303 	adc.w	r3, r2, r3
 8005a4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a56:	667a      	str	r2, [r7, #100]	@ 0x64
 8005a58:	f04f 0200 	mov.w	r2, #0
 8005a5c:	f04f 0300 	mov.w	r3, #0
 8005a60:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005a64:	4649      	mov	r1, r9
 8005a66:	008b      	lsls	r3, r1, #2
 8005a68:	4641      	mov	r1, r8
 8005a6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a6e:	4641      	mov	r1, r8
 8005a70:	008a      	lsls	r2, r1, #2
 8005a72:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005a76:	f7fb f907 	bl	8000c88 <__aeabi_uldivmod>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8005ab4 <UART_SetConfig+0x4e4>)
 8005a80:	fba3 1302 	umull	r1, r3, r3, r2
 8005a84:	095b      	lsrs	r3, r3, #5
 8005a86:	2164      	movs	r1, #100	@ 0x64
 8005a88:	fb01 f303 	mul.w	r3, r1, r3
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	011b      	lsls	r3, r3, #4
 8005a90:	3332      	adds	r3, #50	@ 0x32
 8005a92:	4a08      	ldr	r2, [pc, #32]	@ (8005ab4 <UART_SetConfig+0x4e4>)
 8005a94:	fba2 2303 	umull	r2, r3, r2, r3
 8005a98:	095b      	lsrs	r3, r3, #5
 8005a9a:	f003 020f 	and.w	r2, r3, #15
 8005a9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4422      	add	r2, r4
 8005aa6:	609a      	str	r2, [r3, #8]
}
 8005aa8:	bf00      	nop
 8005aaa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ab4:	51eb851f 	.word	0x51eb851f

08005ab8 <__NVIC_SetPriority>:
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	4603      	mov	r3, r0
 8005ac0:	6039      	str	r1, [r7, #0]
 8005ac2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	db0a      	blt.n	8005ae2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	b2da      	uxtb	r2, r3
 8005ad0:	490c      	ldr	r1, [pc, #48]	@ (8005b04 <__NVIC_SetPriority+0x4c>)
 8005ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ad6:	0112      	lsls	r2, r2, #4
 8005ad8:	b2d2      	uxtb	r2, r2
 8005ada:	440b      	add	r3, r1
 8005adc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005ae0:	e00a      	b.n	8005af8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	b2da      	uxtb	r2, r3
 8005ae6:	4908      	ldr	r1, [pc, #32]	@ (8005b08 <__NVIC_SetPriority+0x50>)
 8005ae8:	79fb      	ldrb	r3, [r7, #7]
 8005aea:	f003 030f 	and.w	r3, r3, #15
 8005aee:	3b04      	subs	r3, #4
 8005af0:	0112      	lsls	r2, r2, #4
 8005af2:	b2d2      	uxtb	r2, r2
 8005af4:	440b      	add	r3, r1
 8005af6:	761a      	strb	r2, [r3, #24]
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr
 8005b04:	e000e100 	.word	0xe000e100
 8005b08:	e000ed00 	.word	0xe000ed00

08005b0c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005b10:	2100      	movs	r1, #0
 8005b12:	f06f 0004 	mvn.w	r0, #4
 8005b16:	f7ff ffcf 	bl	8005ab8 <__NVIC_SetPriority>
#endif
}
 8005b1a:	bf00      	nop
 8005b1c:	bd80      	pop	{r7, pc}
	...

08005b20 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b26:	f3ef 8305 	mrs	r3, IPSR
 8005b2a:	603b      	str	r3, [r7, #0]
  return(result);
 8005b2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d003      	beq.n	8005b3a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005b32:	f06f 0305 	mvn.w	r3, #5
 8005b36:	607b      	str	r3, [r7, #4]
 8005b38:	e00c      	b.n	8005b54 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8005b64 <osKernelInitialize+0x44>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d105      	bne.n	8005b4e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005b42:	4b08      	ldr	r3, [pc, #32]	@ (8005b64 <osKernelInitialize+0x44>)
 8005b44:	2201      	movs	r2, #1
 8005b46:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005b48:	2300      	movs	r3, #0
 8005b4a:	607b      	str	r3, [r7, #4]
 8005b4c:	e002      	b.n	8005b54 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8005b52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005b54:	687b      	ldr	r3, [r7, #4]
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	370c      	adds	r7, #12
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b60:	4770      	bx	lr
 8005b62:	bf00      	nop
 8005b64:	200005f0 	.word	0x200005f0

08005b68 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b082      	sub	sp, #8
 8005b6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b6e:	f3ef 8305 	mrs	r3, IPSR
 8005b72:	603b      	str	r3, [r7, #0]
  return(result);
 8005b74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d003      	beq.n	8005b82 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005b7a:	f06f 0305 	mvn.w	r3, #5
 8005b7e:	607b      	str	r3, [r7, #4]
 8005b80:	e010      	b.n	8005ba4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005b82:	4b0b      	ldr	r3, [pc, #44]	@ (8005bb0 <osKernelStart+0x48>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d109      	bne.n	8005b9e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005b8a:	f7ff ffbf 	bl	8005b0c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005b8e:	4b08      	ldr	r3, [pc, #32]	@ (8005bb0 <osKernelStart+0x48>)
 8005b90:	2202      	movs	r2, #2
 8005b92:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005b94:	f001 f988 	bl	8006ea8 <vTaskStartScheduler>
      stat = osOK;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	607b      	str	r3, [r7, #4]
 8005b9c:	e002      	b.n	8005ba4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8005ba2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005ba4:	687b      	ldr	r3, [r7, #4]
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3708      	adds	r7, #8
 8005baa:	46bd      	mov	sp, r7
 8005bac:	bd80      	pop	{r7, pc}
 8005bae:	bf00      	nop
 8005bb0:	200005f0 	.word	0x200005f0

08005bb4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b08e      	sub	sp, #56	@ 0x38
 8005bb8:	af04      	add	r7, sp, #16
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bc4:	f3ef 8305 	mrs	r3, IPSR
 8005bc8:	617b      	str	r3, [r7, #20]
  return(result);
 8005bca:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d17e      	bne.n	8005cce <osThreadNew+0x11a>
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d07b      	beq.n	8005cce <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005bd6:	2380      	movs	r3, #128	@ 0x80
 8005bd8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005bda:	2318      	movs	r3, #24
 8005bdc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005bde:	2300      	movs	r3, #0
 8005be0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005be2:	f04f 33ff 	mov.w	r3, #4294967295
 8005be6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d045      	beq.n	8005c7a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d002      	beq.n	8005bfc <osThreadNew+0x48>
        name = attr->name;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d002      	beq.n	8005c0a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	699b      	ldr	r3, [r3, #24]
 8005c08:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d008      	beq.n	8005c22 <osThreadNew+0x6e>
 8005c10:	69fb      	ldr	r3, [r7, #28]
 8005c12:	2b38      	cmp	r3, #56	@ 0x38
 8005c14:	d805      	bhi.n	8005c22 <osThreadNew+0x6e>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	f003 0301 	and.w	r3, r3, #1
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d001      	beq.n	8005c26 <osThreadNew+0x72>
        return (NULL);
 8005c22:	2300      	movs	r3, #0
 8005c24:	e054      	b.n	8005cd0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	695b      	ldr	r3, [r3, #20]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d003      	beq.n	8005c36 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	089b      	lsrs	r3, r3, #2
 8005c34:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00e      	beq.n	8005c5c <osThreadNew+0xa8>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	2b5b      	cmp	r3, #91	@ 0x5b
 8005c44:	d90a      	bls.n	8005c5c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d006      	beq.n	8005c5c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	695b      	ldr	r3, [r3, #20]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d002      	beq.n	8005c5c <osThreadNew+0xa8>
        mem = 1;
 8005c56:	2301      	movs	r3, #1
 8005c58:	61bb      	str	r3, [r7, #24]
 8005c5a:	e010      	b.n	8005c7e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d10c      	bne.n	8005c7e <osThreadNew+0xca>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	68db      	ldr	r3, [r3, #12]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d108      	bne.n	8005c7e <osThreadNew+0xca>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	691b      	ldr	r3, [r3, #16]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d104      	bne.n	8005c7e <osThreadNew+0xca>
          mem = 0;
 8005c74:	2300      	movs	r3, #0
 8005c76:	61bb      	str	r3, [r7, #24]
 8005c78:	e001      	b.n	8005c7e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d110      	bne.n	8005ca6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005c88:	687a      	ldr	r2, [r7, #4]
 8005c8a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005c8c:	9202      	str	r2, [sp, #8]
 8005c8e:	9301      	str	r3, [sp, #4]
 8005c90:	69fb      	ldr	r3, [r7, #28]
 8005c92:	9300      	str	r3, [sp, #0]
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	6a3a      	ldr	r2, [r7, #32]
 8005c98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c9a:	68f8      	ldr	r0, [r7, #12]
 8005c9c:	f000 ff28 	bl	8006af0 <xTaskCreateStatic>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	613b      	str	r3, [r7, #16]
 8005ca4:	e013      	b.n	8005cce <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d110      	bne.n	8005cce <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005cac:	6a3b      	ldr	r3, [r7, #32]
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	f107 0310 	add.w	r3, r7, #16
 8005cb4:	9301      	str	r3, [sp, #4]
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	9300      	str	r3, [sp, #0]
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f000 ff76 	bl	8006bb0 <xTaskCreate>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d001      	beq.n	8005cce <osThreadNew+0x11a>
            hTask = NULL;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005cce:	693b      	ldr	r3, [r7, #16]
}
 8005cd0:	4618      	mov	r0, r3
 8005cd2:	3728      	adds	r7, #40	@ 0x28
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	bd80      	pop	{r7, pc}

08005cd8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b084      	sub	sp, #16
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ce0:	f3ef 8305 	mrs	r3, IPSR
 8005ce4:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ce6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d003      	beq.n	8005cf4 <osDelay+0x1c>
    stat = osErrorISR;
 8005cec:	f06f 0305 	mvn.w	r3, #5
 8005cf0:	60fb      	str	r3, [r7, #12]
 8005cf2:	e007      	b.n	8005d04 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d002      	beq.n	8005d04 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	f001 f89c 	bl	8006e3c <vTaskDelay>
    }
  }

  return (stat);
 8005d04:	68fb      	ldr	r3, [r7, #12]
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3710      	adds	r7, #16
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b08a      	sub	sp, #40	@ 0x28
 8005d12:	af02      	add	r7, sp, #8
 8005d14:	60f8      	str	r0, [r7, #12]
 8005d16:	60b9      	str	r1, [r7, #8]
 8005d18:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d1e:	f3ef 8305 	mrs	r3, IPSR
 8005d22:	613b      	str	r3, [r7, #16]
  return(result);
 8005d24:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d15f      	bne.n	8005dea <osMessageQueueNew+0xdc>
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d05c      	beq.n	8005dea <osMessageQueueNew+0xdc>
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d059      	beq.n	8005dea <osMessageQueueNew+0xdc>
    mem = -1;
 8005d36:	f04f 33ff 	mov.w	r3, #4294967295
 8005d3a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d029      	beq.n	8005d96 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d012      	beq.n	8005d70 <osMessageQueueNew+0x62>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	2b4f      	cmp	r3, #79	@ 0x4f
 8005d50:	d90e      	bls.n	8005d70 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d00a      	beq.n	8005d70 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	695a      	ldr	r2, [r3, #20]
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	68b9      	ldr	r1, [r7, #8]
 8005d62:	fb01 f303 	mul.w	r3, r1, r3
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d302      	bcc.n	8005d70 <osMessageQueueNew+0x62>
        mem = 1;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	61bb      	str	r3, [r7, #24]
 8005d6e:	e014      	b.n	8005d9a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d110      	bne.n	8005d9a <osMessageQueueNew+0x8c>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	68db      	ldr	r3, [r3, #12]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d10c      	bne.n	8005d9a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d108      	bne.n	8005d9a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	695b      	ldr	r3, [r3, #20]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d104      	bne.n	8005d9a <osMessageQueueNew+0x8c>
          mem = 0;
 8005d90:	2300      	movs	r3, #0
 8005d92:	61bb      	str	r3, [r7, #24]
 8005d94:	e001      	b.n	8005d9a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005d96:	2300      	movs	r3, #0
 8005d98:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d10b      	bne.n	8005db8 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	691a      	ldr	r2, [r3, #16]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	2100      	movs	r1, #0
 8005daa:	9100      	str	r1, [sp, #0]
 8005dac:	68b9      	ldr	r1, [r7, #8]
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f000 f9d2 	bl	8006158 <xQueueGenericCreateStatic>
 8005db4:	61f8      	str	r0, [r7, #28]
 8005db6:	e008      	b.n	8005dca <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005db8:	69bb      	ldr	r3, [r7, #24]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d105      	bne.n	8005dca <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005dbe:	2200      	movs	r2, #0
 8005dc0:	68b9      	ldr	r1, [r7, #8]
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f000 fa45 	bl	8006252 <xQueueGenericCreate>
 8005dc8:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005dca:	69fb      	ldr	r3, [r7, #28]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d00c      	beq.n	8005dea <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d003      	beq.n	8005dde <osMessageQueueNew+0xd0>
        name = attr->name;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	617b      	str	r3, [r7, #20]
 8005ddc:	e001      	b.n	8005de2 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005dde:	2300      	movs	r3, #0
 8005de0:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005de2:	6979      	ldr	r1, [r7, #20]
 8005de4:	69f8      	ldr	r0, [r7, #28]
 8005de6:	f000 fe25 	bl	8006a34 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005dea:	69fb      	ldr	r3, [r7, #28]
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3720      	adds	r7, #32
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b088      	sub	sp, #32
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	60f8      	str	r0, [r7, #12]
 8005dfc:	60b9      	str	r1, [r7, #8]
 8005dfe:	603b      	str	r3, [r7, #0]
 8005e00:	4613      	mov	r3, r2
 8005e02:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e0c:	f3ef 8305 	mrs	r3, IPSR
 8005e10:	617b      	str	r3, [r7, #20]
  return(result);
 8005e12:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d028      	beq.n	8005e6a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d005      	beq.n	8005e2a <osMessageQueuePut+0x36>
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d002      	beq.n	8005e2a <osMessageQueuePut+0x36>
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d003      	beq.n	8005e32 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005e2a:	f06f 0303 	mvn.w	r3, #3
 8005e2e:	61fb      	str	r3, [r7, #28]
 8005e30:	e038      	b.n	8005ea4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005e32:	2300      	movs	r3, #0
 8005e34:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005e36:	f107 0210 	add.w	r2, r7, #16
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	68b9      	ldr	r1, [r7, #8]
 8005e3e:	69b8      	ldr	r0, [r7, #24]
 8005e40:	f000 fb68 	bl	8006514 <xQueueGenericSendFromISR>
 8005e44:	4603      	mov	r3, r0
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d003      	beq.n	8005e52 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005e4a:	f06f 0302 	mvn.w	r3, #2
 8005e4e:	61fb      	str	r3, [r7, #28]
 8005e50:	e028      	b.n	8005ea4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d025      	beq.n	8005ea4 <osMessageQueuePut+0xb0>
 8005e58:	4b15      	ldr	r3, [pc, #84]	@ (8005eb0 <osMessageQueuePut+0xbc>)
 8005e5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e5e:	601a      	str	r2, [r3, #0]
 8005e60:	f3bf 8f4f 	dsb	sy
 8005e64:	f3bf 8f6f 	isb	sy
 8005e68:	e01c      	b.n	8005ea4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005e6a:	69bb      	ldr	r3, [r7, #24]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d002      	beq.n	8005e76 <osMessageQueuePut+0x82>
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d103      	bne.n	8005e7e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005e76:	f06f 0303 	mvn.w	r3, #3
 8005e7a:	61fb      	str	r3, [r7, #28]
 8005e7c:	e012      	b.n	8005ea4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005e7e:	2300      	movs	r3, #0
 8005e80:	683a      	ldr	r2, [r7, #0]
 8005e82:	68b9      	ldr	r1, [r7, #8]
 8005e84:	69b8      	ldr	r0, [r7, #24]
 8005e86:	f000 fa43 	bl	8006310 <xQueueGenericSend>
 8005e8a:	4603      	mov	r3, r0
 8005e8c:	2b01      	cmp	r3, #1
 8005e8e:	d009      	beq.n	8005ea4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d003      	beq.n	8005e9e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005e96:	f06f 0301 	mvn.w	r3, #1
 8005e9a:	61fb      	str	r3, [r7, #28]
 8005e9c:	e002      	b.n	8005ea4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005e9e:	f06f 0302 	mvn.w	r3, #2
 8005ea2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005ea4:	69fb      	ldr	r3, [r7, #28]
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3720      	adds	r7, #32
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	e000ed04 	.word	0xe000ed04

08005eb4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005eb4:	b480      	push	{r7}
 8005eb6:	b085      	sub	sp, #20
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	4a07      	ldr	r2, [pc, #28]	@ (8005ee0 <vApplicationGetIdleTaskMemory+0x2c>)
 8005ec4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	4a06      	ldr	r2, [pc, #24]	@ (8005ee4 <vApplicationGetIdleTaskMemory+0x30>)
 8005eca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2280      	movs	r2, #128	@ 0x80
 8005ed0:	601a      	str	r2, [r3, #0]
}
 8005ed2:	bf00      	nop
 8005ed4:	3714      	adds	r7, #20
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	200005f4 	.word	0x200005f4
 8005ee4:	20000650 	.word	0x20000650

08005ee8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	4a07      	ldr	r2, [pc, #28]	@ (8005f14 <vApplicationGetTimerTaskMemory+0x2c>)
 8005ef8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	4a06      	ldr	r2, [pc, #24]	@ (8005f18 <vApplicationGetTimerTaskMemory+0x30>)
 8005efe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f06:	601a      	str	r2, [r3, #0]
}
 8005f08:	bf00      	nop
 8005f0a:	3714      	adds	r7, #20
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr
 8005f14:	20000850 	.word	0x20000850
 8005f18:	200008ac 	.word	0x200008ac

08005f1c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f103 0208 	add.w	r2, r3, #8
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f04f 32ff 	mov.w	r2, #4294967295
 8005f34:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f103 0208 	add.w	r2, r3, #8
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f103 0208 	add.w	r2, r3, #8
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005f50:	bf00      	nop
 8005f52:	370c      	adds	r7, #12
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr

08005f5c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005f6a:	bf00      	nop
 8005f6c:	370c      	adds	r7, #12
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr

08005f76 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005f76:	b480      	push	{r7}
 8005f78:	b085      	sub	sp, #20
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
 8005f7e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	689a      	ldr	r2, [r3, #8]
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	683a      	ldr	r2, [r7, #0]
 8005f9a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	1c5a      	adds	r2, r3, #1
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	601a      	str	r2, [r3, #0]
}
 8005fb2:	bf00      	nop
 8005fb4:	3714      	adds	r7, #20
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr

08005fbe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b085      	sub	sp, #20
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
 8005fc6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd4:	d103      	bne.n	8005fde <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	60fb      	str	r3, [r7, #12]
 8005fdc:	e00c      	b.n	8005ff8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	3308      	adds	r3, #8
 8005fe2:	60fb      	str	r3, [r7, #12]
 8005fe4:	e002      	b.n	8005fec <vListInsert+0x2e>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	60fb      	str	r3, [r7, #12]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	68ba      	ldr	r2, [r7, #8]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d2f6      	bcs.n	8005fe6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	683a      	ldr	r2, [r7, #0]
 8006006:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	683a      	ldr	r2, [r7, #0]
 8006012:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	1c5a      	adds	r2, r3, #1
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	601a      	str	r2, [r3, #0]
}
 8006024:	bf00      	nop
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006030:	b480      	push	{r7}
 8006032:	b085      	sub	sp, #20
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	691b      	ldr	r3, [r3, #16]
 800603c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	6892      	ldr	r2, [r2, #8]
 8006046:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	6852      	ldr	r2, [r2, #4]
 8006050:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	429a      	cmp	r2, r3
 800605a:	d103      	bne.n	8006064 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	689a      	ldr	r2, [r3, #8]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	1e5a      	subs	r2, r3, #1
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
 800608c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d10b      	bne.n	80060b0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800609c:	f383 8811 	msr	BASEPRI, r3
 80060a0:	f3bf 8f6f 	isb	sy
 80060a4:	f3bf 8f4f 	dsb	sy
 80060a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80060aa:	bf00      	nop
 80060ac:	bf00      	nop
 80060ae:	e7fd      	b.n	80060ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80060b0:	f002 f992 	bl	80083d8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060bc:	68f9      	ldr	r1, [r7, #12]
 80060be:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80060c0:	fb01 f303 	mul.w	r3, r1, r3
 80060c4:	441a      	add	r2, r3
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060e0:	3b01      	subs	r3, #1
 80060e2:	68f9      	ldr	r1, [r7, #12]
 80060e4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80060e6:	fb01 f303 	mul.w	r3, r1, r3
 80060ea:	441a      	add	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	22ff      	movs	r2, #255	@ 0xff
 80060f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	22ff      	movs	r2, #255	@ 0xff
 80060fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d114      	bne.n	8006130 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d01a      	beq.n	8006144 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	3310      	adds	r3, #16
 8006112:	4618      	mov	r0, r3
 8006114:	f001 f956 	bl	80073c4 <xTaskRemoveFromEventList>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d012      	beq.n	8006144 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800611e:	4b0d      	ldr	r3, [pc, #52]	@ (8006154 <xQueueGenericReset+0xd0>)
 8006120:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006124:	601a      	str	r2, [r3, #0]
 8006126:	f3bf 8f4f 	dsb	sy
 800612a:	f3bf 8f6f 	isb	sy
 800612e:	e009      	b.n	8006144 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	3310      	adds	r3, #16
 8006134:	4618      	mov	r0, r3
 8006136:	f7ff fef1 	bl	8005f1c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	3324      	adds	r3, #36	@ 0x24
 800613e:	4618      	mov	r0, r3
 8006140:	f7ff feec 	bl	8005f1c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006144:	f002 f97a 	bl	800843c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006148:	2301      	movs	r3, #1
}
 800614a:	4618      	mov	r0, r3
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	e000ed04 	.word	0xe000ed04

08006158 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006158:	b580      	push	{r7, lr}
 800615a:	b08e      	sub	sp, #56	@ 0x38
 800615c:	af02      	add	r7, sp, #8
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	60b9      	str	r1, [r7, #8]
 8006162:	607a      	str	r2, [r7, #4]
 8006164:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10b      	bne.n	8006184 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800616c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006170:	f383 8811 	msr	BASEPRI, r3
 8006174:	f3bf 8f6f 	isb	sy
 8006178:	f3bf 8f4f 	dsb	sy
 800617c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800617e:	bf00      	nop
 8006180:	bf00      	nop
 8006182:	e7fd      	b.n	8006180 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d10b      	bne.n	80061a2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800618a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800618e:	f383 8811 	msr	BASEPRI, r3
 8006192:	f3bf 8f6f 	isb	sy
 8006196:	f3bf 8f4f 	dsb	sy
 800619a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800619c:	bf00      	nop
 800619e:	bf00      	nop
 80061a0:	e7fd      	b.n	800619e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d002      	beq.n	80061ae <xQueueGenericCreateStatic+0x56>
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d001      	beq.n	80061b2 <xQueueGenericCreateStatic+0x5a>
 80061ae:	2301      	movs	r3, #1
 80061b0:	e000      	b.n	80061b4 <xQueueGenericCreateStatic+0x5c>
 80061b2:	2300      	movs	r3, #0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d10b      	bne.n	80061d0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80061b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	623b      	str	r3, [r7, #32]
}
 80061ca:	bf00      	nop
 80061cc:	bf00      	nop
 80061ce:	e7fd      	b.n	80061cc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d102      	bne.n	80061dc <xQueueGenericCreateStatic+0x84>
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d101      	bne.n	80061e0 <xQueueGenericCreateStatic+0x88>
 80061dc:	2301      	movs	r3, #1
 80061de:	e000      	b.n	80061e2 <xQueueGenericCreateStatic+0x8a>
 80061e0:	2300      	movs	r3, #0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d10b      	bne.n	80061fe <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80061e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ea:	f383 8811 	msr	BASEPRI, r3
 80061ee:	f3bf 8f6f 	isb	sy
 80061f2:	f3bf 8f4f 	dsb	sy
 80061f6:	61fb      	str	r3, [r7, #28]
}
 80061f8:	bf00      	nop
 80061fa:	bf00      	nop
 80061fc:	e7fd      	b.n	80061fa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80061fe:	2350      	movs	r3, #80	@ 0x50
 8006200:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	2b50      	cmp	r3, #80	@ 0x50
 8006206:	d00b      	beq.n	8006220 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800620c:	f383 8811 	msr	BASEPRI, r3
 8006210:	f3bf 8f6f 	isb	sy
 8006214:	f3bf 8f4f 	dsb	sy
 8006218:	61bb      	str	r3, [r7, #24]
}
 800621a:	bf00      	nop
 800621c:	bf00      	nop
 800621e:	e7fd      	b.n	800621c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006220:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006228:	2b00      	cmp	r3, #0
 800622a:	d00d      	beq.n	8006248 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800622c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006234:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	4613      	mov	r3, r2
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	68b9      	ldr	r1, [r7, #8]
 8006242:	68f8      	ldr	r0, [r7, #12]
 8006244:	f000 f840 	bl	80062c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800624a:	4618      	mov	r0, r3
 800624c:	3730      	adds	r7, #48	@ 0x30
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}

08006252 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006252:	b580      	push	{r7, lr}
 8006254:	b08a      	sub	sp, #40	@ 0x28
 8006256:	af02      	add	r7, sp, #8
 8006258:	60f8      	str	r0, [r7, #12]
 800625a:	60b9      	str	r1, [r7, #8]
 800625c:	4613      	mov	r3, r2
 800625e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d10b      	bne.n	800627e <xQueueGenericCreate+0x2c>
	__asm volatile
 8006266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800626a:	f383 8811 	msr	BASEPRI, r3
 800626e:	f3bf 8f6f 	isb	sy
 8006272:	f3bf 8f4f 	dsb	sy
 8006276:	613b      	str	r3, [r7, #16]
}
 8006278:	bf00      	nop
 800627a:	bf00      	nop
 800627c:	e7fd      	b.n	800627a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	68ba      	ldr	r2, [r7, #8]
 8006282:	fb02 f303 	mul.w	r3, r2, r3
 8006286:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	3350      	adds	r3, #80	@ 0x50
 800628c:	4618      	mov	r0, r3
 800628e:	f002 f9c5 	bl	800861c <pvPortMalloc>
 8006292:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d011      	beq.n	80062be <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	3350      	adds	r3, #80	@ 0x50
 80062a2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80062a4:	69bb      	ldr	r3, [r7, #24]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80062ac:	79fa      	ldrb	r2, [r7, #7]
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	9300      	str	r3, [sp, #0]
 80062b2:	4613      	mov	r3, r2
 80062b4:	697a      	ldr	r2, [r7, #20]
 80062b6:	68b9      	ldr	r1, [r7, #8]
 80062b8:	68f8      	ldr	r0, [r7, #12]
 80062ba:	f000 f805 	bl	80062c8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80062be:	69bb      	ldr	r3, [r7, #24]
	}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3720      	adds	r7, #32
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b084      	sub	sp, #16
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	60b9      	str	r1, [r7, #8]
 80062d2:	607a      	str	r2, [r7, #4]
 80062d4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d103      	bne.n	80062e4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80062dc:	69bb      	ldr	r3, [r7, #24]
 80062de:	69ba      	ldr	r2, [r7, #24]
 80062e0:	601a      	str	r2, [r3, #0]
 80062e2:	e002      	b.n	80062ea <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	687a      	ldr	r2, [r7, #4]
 80062e8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80062f0:	69bb      	ldr	r3, [r7, #24]
 80062f2:	68ba      	ldr	r2, [r7, #8]
 80062f4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80062f6:	2101      	movs	r1, #1
 80062f8:	69b8      	ldr	r0, [r7, #24]
 80062fa:	f7ff fec3 	bl	8006084 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80062fe:	69bb      	ldr	r3, [r7, #24]
 8006300:	78fa      	ldrb	r2, [r7, #3]
 8006302:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006306:	bf00      	nop
 8006308:	3710      	adds	r7, #16
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}
	...

08006310 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b08e      	sub	sp, #56	@ 0x38
 8006314:	af00      	add	r7, sp, #0
 8006316:	60f8      	str	r0, [r7, #12]
 8006318:	60b9      	str	r1, [r7, #8]
 800631a:	607a      	str	r2, [r7, #4]
 800631c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800631e:	2300      	movs	r3, #0
 8006320:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006328:	2b00      	cmp	r3, #0
 800632a:	d10b      	bne.n	8006344 <xQueueGenericSend+0x34>
	__asm volatile
 800632c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006330:	f383 8811 	msr	BASEPRI, r3
 8006334:	f3bf 8f6f 	isb	sy
 8006338:	f3bf 8f4f 	dsb	sy
 800633c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800633e:	bf00      	nop
 8006340:	bf00      	nop
 8006342:	e7fd      	b.n	8006340 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d103      	bne.n	8006352 <xQueueGenericSend+0x42>
 800634a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800634c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <xQueueGenericSend+0x46>
 8006352:	2301      	movs	r3, #1
 8006354:	e000      	b.n	8006358 <xQueueGenericSend+0x48>
 8006356:	2300      	movs	r3, #0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d10b      	bne.n	8006374 <xQueueGenericSend+0x64>
	__asm volatile
 800635c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006360:	f383 8811 	msr	BASEPRI, r3
 8006364:	f3bf 8f6f 	isb	sy
 8006368:	f3bf 8f4f 	dsb	sy
 800636c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800636e:	bf00      	nop
 8006370:	bf00      	nop
 8006372:	e7fd      	b.n	8006370 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006374:	683b      	ldr	r3, [r7, #0]
 8006376:	2b02      	cmp	r3, #2
 8006378:	d103      	bne.n	8006382 <xQueueGenericSend+0x72>
 800637a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800637c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800637e:	2b01      	cmp	r3, #1
 8006380:	d101      	bne.n	8006386 <xQueueGenericSend+0x76>
 8006382:	2301      	movs	r3, #1
 8006384:	e000      	b.n	8006388 <xQueueGenericSend+0x78>
 8006386:	2300      	movs	r3, #0
 8006388:	2b00      	cmp	r3, #0
 800638a:	d10b      	bne.n	80063a4 <xQueueGenericSend+0x94>
	__asm volatile
 800638c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006390:	f383 8811 	msr	BASEPRI, r3
 8006394:	f3bf 8f6f 	isb	sy
 8006398:	f3bf 8f4f 	dsb	sy
 800639c:	623b      	str	r3, [r7, #32]
}
 800639e:	bf00      	nop
 80063a0:	bf00      	nop
 80063a2:	e7fd      	b.n	80063a0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80063a4:	f001 f9ce 	bl	8007744 <xTaskGetSchedulerState>
 80063a8:	4603      	mov	r3, r0
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d102      	bne.n	80063b4 <xQueueGenericSend+0xa4>
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d101      	bne.n	80063b8 <xQueueGenericSend+0xa8>
 80063b4:	2301      	movs	r3, #1
 80063b6:	e000      	b.n	80063ba <xQueueGenericSend+0xaa>
 80063b8:	2300      	movs	r3, #0
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d10b      	bne.n	80063d6 <xQueueGenericSend+0xc6>
	__asm volatile
 80063be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c2:	f383 8811 	msr	BASEPRI, r3
 80063c6:	f3bf 8f6f 	isb	sy
 80063ca:	f3bf 8f4f 	dsb	sy
 80063ce:	61fb      	str	r3, [r7, #28]
}
 80063d0:	bf00      	nop
 80063d2:	bf00      	nop
 80063d4:	e7fd      	b.n	80063d2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80063d6:	f001 ffff 	bl	80083d8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80063da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80063de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d302      	bcc.n	80063ec <xQueueGenericSend+0xdc>
 80063e6:	683b      	ldr	r3, [r7, #0]
 80063e8:	2b02      	cmp	r3, #2
 80063ea:	d129      	bne.n	8006440 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80063ec:	683a      	ldr	r2, [r7, #0]
 80063ee:	68b9      	ldr	r1, [r7, #8]
 80063f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80063f2:	f000 fa0f 	bl	8006814 <prvCopyDataToQueue>
 80063f6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d010      	beq.n	8006422 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006402:	3324      	adds	r3, #36	@ 0x24
 8006404:	4618      	mov	r0, r3
 8006406:	f000 ffdd 	bl	80073c4 <xTaskRemoveFromEventList>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d013      	beq.n	8006438 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006410:	4b3f      	ldr	r3, [pc, #252]	@ (8006510 <xQueueGenericSend+0x200>)
 8006412:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006416:	601a      	str	r2, [r3, #0]
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	f3bf 8f6f 	isb	sy
 8006420:	e00a      	b.n	8006438 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006424:	2b00      	cmp	r3, #0
 8006426:	d007      	beq.n	8006438 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006428:	4b39      	ldr	r3, [pc, #228]	@ (8006510 <xQueueGenericSend+0x200>)
 800642a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800642e:	601a      	str	r2, [r3, #0]
 8006430:	f3bf 8f4f 	dsb	sy
 8006434:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006438:	f002 f800 	bl	800843c <vPortExitCritical>
				return pdPASS;
 800643c:	2301      	movs	r3, #1
 800643e:	e063      	b.n	8006508 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d103      	bne.n	800644e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006446:	f001 fff9 	bl	800843c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800644a:	2300      	movs	r3, #0
 800644c:	e05c      	b.n	8006508 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800644e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006450:	2b00      	cmp	r3, #0
 8006452:	d106      	bne.n	8006462 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006454:	f107 0314 	add.w	r3, r7, #20
 8006458:	4618      	mov	r0, r3
 800645a:	f001 f817 	bl	800748c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800645e:	2301      	movs	r3, #1
 8006460:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006462:	f001 ffeb 	bl	800843c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006466:	f000 fd87 	bl	8006f78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800646a:	f001 ffb5 	bl	80083d8 <vPortEnterCritical>
 800646e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006470:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006474:	b25b      	sxtb	r3, r3
 8006476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800647a:	d103      	bne.n	8006484 <xQueueGenericSend+0x174>
 800647c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800647e:	2200      	movs	r2, #0
 8006480:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006486:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800648a:	b25b      	sxtb	r3, r3
 800648c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006490:	d103      	bne.n	800649a <xQueueGenericSend+0x18a>
 8006492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006494:	2200      	movs	r2, #0
 8006496:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800649a:	f001 ffcf 	bl	800843c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800649e:	1d3a      	adds	r2, r7, #4
 80064a0:	f107 0314 	add.w	r3, r7, #20
 80064a4:	4611      	mov	r1, r2
 80064a6:	4618      	mov	r0, r3
 80064a8:	f001 f806 	bl	80074b8 <xTaskCheckForTimeOut>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d124      	bne.n	80064fc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80064b2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80064b4:	f000 faa6 	bl	8006a04 <prvIsQueueFull>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d018      	beq.n	80064f0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80064be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064c0:	3310      	adds	r3, #16
 80064c2:	687a      	ldr	r2, [r7, #4]
 80064c4:	4611      	mov	r1, r2
 80064c6:	4618      	mov	r0, r3
 80064c8:	f000 ff2a 	bl	8007320 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80064cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80064ce:	f000 fa31 	bl	8006934 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80064d2:	f000 fd5f 	bl	8006f94 <xTaskResumeAll>
 80064d6:	4603      	mov	r3, r0
 80064d8:	2b00      	cmp	r3, #0
 80064da:	f47f af7c 	bne.w	80063d6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80064de:	4b0c      	ldr	r3, [pc, #48]	@ (8006510 <xQueueGenericSend+0x200>)
 80064e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064e4:	601a      	str	r2, [r3, #0]
 80064e6:	f3bf 8f4f 	dsb	sy
 80064ea:	f3bf 8f6f 	isb	sy
 80064ee:	e772      	b.n	80063d6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80064f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80064f2:	f000 fa1f 	bl	8006934 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80064f6:	f000 fd4d 	bl	8006f94 <xTaskResumeAll>
 80064fa:	e76c      	b.n	80063d6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80064fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80064fe:	f000 fa19 	bl	8006934 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006502:	f000 fd47 	bl	8006f94 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006506:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006508:	4618      	mov	r0, r3
 800650a:	3738      	adds	r7, #56	@ 0x38
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}
 8006510:	e000ed04 	.word	0xe000ed04

08006514 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b090      	sub	sp, #64	@ 0x40
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	607a      	str	r2, [r7, #4]
 8006520:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006526:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006528:	2b00      	cmp	r3, #0
 800652a:	d10b      	bne.n	8006544 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800652c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006530:	f383 8811 	msr	BASEPRI, r3
 8006534:	f3bf 8f6f 	isb	sy
 8006538:	f3bf 8f4f 	dsb	sy
 800653c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800653e:	bf00      	nop
 8006540:	bf00      	nop
 8006542:	e7fd      	b.n	8006540 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d103      	bne.n	8006552 <xQueueGenericSendFromISR+0x3e>
 800654a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800654c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800654e:	2b00      	cmp	r3, #0
 8006550:	d101      	bne.n	8006556 <xQueueGenericSendFromISR+0x42>
 8006552:	2301      	movs	r3, #1
 8006554:	e000      	b.n	8006558 <xQueueGenericSendFromISR+0x44>
 8006556:	2300      	movs	r3, #0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d10b      	bne.n	8006574 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800655c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006560:	f383 8811 	msr	BASEPRI, r3
 8006564:	f3bf 8f6f 	isb	sy
 8006568:	f3bf 8f4f 	dsb	sy
 800656c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800656e:	bf00      	nop
 8006570:	bf00      	nop
 8006572:	e7fd      	b.n	8006570 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	2b02      	cmp	r3, #2
 8006578:	d103      	bne.n	8006582 <xQueueGenericSendFromISR+0x6e>
 800657a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800657c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800657e:	2b01      	cmp	r3, #1
 8006580:	d101      	bne.n	8006586 <xQueueGenericSendFromISR+0x72>
 8006582:	2301      	movs	r3, #1
 8006584:	e000      	b.n	8006588 <xQueueGenericSendFromISR+0x74>
 8006586:	2300      	movs	r3, #0
 8006588:	2b00      	cmp	r3, #0
 800658a:	d10b      	bne.n	80065a4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800658c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006590:	f383 8811 	msr	BASEPRI, r3
 8006594:	f3bf 8f6f 	isb	sy
 8006598:	f3bf 8f4f 	dsb	sy
 800659c:	623b      	str	r3, [r7, #32]
}
 800659e:	bf00      	nop
 80065a0:	bf00      	nop
 80065a2:	e7fd      	b.n	80065a0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80065a4:	f001 fff8 	bl	8008598 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80065a8:	f3ef 8211 	mrs	r2, BASEPRI
 80065ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b0:	f383 8811 	msr	BASEPRI, r3
 80065b4:	f3bf 8f6f 	isb	sy
 80065b8:	f3bf 8f4f 	dsb	sy
 80065bc:	61fa      	str	r2, [r7, #28]
 80065be:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80065c0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80065c2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d302      	bcc.n	80065d6 <xQueueGenericSendFromISR+0xc2>
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d12f      	bne.n	8006636 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80065d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80065dc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80065e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	68b9      	ldr	r1, [r7, #8]
 80065ea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80065ec:	f000 f912 	bl	8006814 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80065f0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80065f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f8:	d112      	bne.n	8006620 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d016      	beq.n	8006630 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006604:	3324      	adds	r3, #36	@ 0x24
 8006606:	4618      	mov	r0, r3
 8006608:	f000 fedc 	bl	80073c4 <xTaskRemoveFromEventList>
 800660c:	4603      	mov	r3, r0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d00e      	beq.n	8006630 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d00b      	beq.n	8006630 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2201      	movs	r2, #1
 800661c:	601a      	str	r2, [r3, #0]
 800661e:	e007      	b.n	8006630 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006620:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006624:	3301      	adds	r3, #1
 8006626:	b2db      	uxtb	r3, r3
 8006628:	b25a      	sxtb	r2, r3
 800662a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800662c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006630:	2301      	movs	r3, #1
 8006632:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006634:	e001      	b.n	800663a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006636:	2300      	movs	r3, #0
 8006638:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800663a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800663c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006644:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006648:	4618      	mov	r0, r3
 800664a:	3740      	adds	r7, #64	@ 0x40
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}

08006650 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b08c      	sub	sp, #48	@ 0x30
 8006654:	af00      	add	r7, sp, #0
 8006656:	60f8      	str	r0, [r7, #12]
 8006658:	60b9      	str	r1, [r7, #8]
 800665a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800665c:	2300      	movs	r3, #0
 800665e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006666:	2b00      	cmp	r3, #0
 8006668:	d10b      	bne.n	8006682 <xQueueReceive+0x32>
	__asm volatile
 800666a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800666e:	f383 8811 	msr	BASEPRI, r3
 8006672:	f3bf 8f6f 	isb	sy
 8006676:	f3bf 8f4f 	dsb	sy
 800667a:	623b      	str	r3, [r7, #32]
}
 800667c:	bf00      	nop
 800667e:	bf00      	nop
 8006680:	e7fd      	b.n	800667e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d103      	bne.n	8006690 <xQueueReceive+0x40>
 8006688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800668a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800668c:	2b00      	cmp	r3, #0
 800668e:	d101      	bne.n	8006694 <xQueueReceive+0x44>
 8006690:	2301      	movs	r3, #1
 8006692:	e000      	b.n	8006696 <xQueueReceive+0x46>
 8006694:	2300      	movs	r3, #0
 8006696:	2b00      	cmp	r3, #0
 8006698:	d10b      	bne.n	80066b2 <xQueueReceive+0x62>
	__asm volatile
 800669a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800669e:	f383 8811 	msr	BASEPRI, r3
 80066a2:	f3bf 8f6f 	isb	sy
 80066a6:	f3bf 8f4f 	dsb	sy
 80066aa:	61fb      	str	r3, [r7, #28]
}
 80066ac:	bf00      	nop
 80066ae:	bf00      	nop
 80066b0:	e7fd      	b.n	80066ae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80066b2:	f001 f847 	bl	8007744 <xTaskGetSchedulerState>
 80066b6:	4603      	mov	r3, r0
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d102      	bne.n	80066c2 <xQueueReceive+0x72>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d101      	bne.n	80066c6 <xQueueReceive+0x76>
 80066c2:	2301      	movs	r3, #1
 80066c4:	e000      	b.n	80066c8 <xQueueReceive+0x78>
 80066c6:	2300      	movs	r3, #0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d10b      	bne.n	80066e4 <xQueueReceive+0x94>
	__asm volatile
 80066cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d0:	f383 8811 	msr	BASEPRI, r3
 80066d4:	f3bf 8f6f 	isb	sy
 80066d8:	f3bf 8f4f 	dsb	sy
 80066dc:	61bb      	str	r3, [r7, #24]
}
 80066de:	bf00      	nop
 80066e0:	bf00      	nop
 80066e2:	e7fd      	b.n	80066e0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80066e4:	f001 fe78 	bl	80083d8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80066e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066ec:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80066ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d01f      	beq.n	8006734 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80066f4:	68b9      	ldr	r1, [r7, #8]
 80066f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066f8:	f000 f8f6 	bl	80068e8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80066fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066fe:	1e5a      	subs	r2, r3, #1
 8006700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006702:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006704:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006706:	691b      	ldr	r3, [r3, #16]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00f      	beq.n	800672c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800670c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800670e:	3310      	adds	r3, #16
 8006710:	4618      	mov	r0, r3
 8006712:	f000 fe57 	bl	80073c4 <xTaskRemoveFromEventList>
 8006716:	4603      	mov	r3, r0
 8006718:	2b00      	cmp	r3, #0
 800671a:	d007      	beq.n	800672c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800671c:	4b3c      	ldr	r3, [pc, #240]	@ (8006810 <xQueueReceive+0x1c0>)
 800671e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006722:	601a      	str	r2, [r3, #0]
 8006724:	f3bf 8f4f 	dsb	sy
 8006728:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800672c:	f001 fe86 	bl	800843c <vPortExitCritical>
				return pdPASS;
 8006730:	2301      	movs	r3, #1
 8006732:	e069      	b.n	8006808 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d103      	bne.n	8006742 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800673a:	f001 fe7f 	bl	800843c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800673e:	2300      	movs	r3, #0
 8006740:	e062      	b.n	8006808 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006744:	2b00      	cmp	r3, #0
 8006746:	d106      	bne.n	8006756 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006748:	f107 0310 	add.w	r3, r7, #16
 800674c:	4618      	mov	r0, r3
 800674e:	f000 fe9d 	bl	800748c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006752:	2301      	movs	r3, #1
 8006754:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006756:	f001 fe71 	bl	800843c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800675a:	f000 fc0d 	bl	8006f78 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800675e:	f001 fe3b 	bl	80083d8 <vPortEnterCritical>
 8006762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006764:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006768:	b25b      	sxtb	r3, r3
 800676a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800676e:	d103      	bne.n	8006778 <xQueueReceive+0x128>
 8006770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006772:	2200      	movs	r2, #0
 8006774:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800677e:	b25b      	sxtb	r3, r3
 8006780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006784:	d103      	bne.n	800678e <xQueueReceive+0x13e>
 8006786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006788:	2200      	movs	r2, #0
 800678a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800678e:	f001 fe55 	bl	800843c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006792:	1d3a      	adds	r2, r7, #4
 8006794:	f107 0310 	add.w	r3, r7, #16
 8006798:	4611      	mov	r1, r2
 800679a:	4618      	mov	r0, r3
 800679c:	f000 fe8c 	bl	80074b8 <xTaskCheckForTimeOut>
 80067a0:	4603      	mov	r3, r0
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d123      	bne.n	80067ee <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067a8:	f000 f916 	bl	80069d8 <prvIsQueueEmpty>
 80067ac:	4603      	mov	r3, r0
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d017      	beq.n	80067e2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80067b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b4:	3324      	adds	r3, #36	@ 0x24
 80067b6:	687a      	ldr	r2, [r7, #4]
 80067b8:	4611      	mov	r1, r2
 80067ba:	4618      	mov	r0, r3
 80067bc:	f000 fdb0 	bl	8007320 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80067c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067c2:	f000 f8b7 	bl	8006934 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80067c6:	f000 fbe5 	bl	8006f94 <xTaskResumeAll>
 80067ca:	4603      	mov	r3, r0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d189      	bne.n	80066e4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80067d0:	4b0f      	ldr	r3, [pc, #60]	@ (8006810 <xQueueReceive+0x1c0>)
 80067d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80067d6:	601a      	str	r2, [r3, #0]
 80067d8:	f3bf 8f4f 	dsb	sy
 80067dc:	f3bf 8f6f 	isb	sy
 80067e0:	e780      	b.n	80066e4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80067e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067e4:	f000 f8a6 	bl	8006934 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80067e8:	f000 fbd4 	bl	8006f94 <xTaskResumeAll>
 80067ec:	e77a      	b.n	80066e4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80067ee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067f0:	f000 f8a0 	bl	8006934 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80067f4:	f000 fbce 	bl	8006f94 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80067f8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80067fa:	f000 f8ed 	bl	80069d8 <prvIsQueueEmpty>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	f43f af6f 	beq.w	80066e4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006806:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006808:	4618      	mov	r0, r3
 800680a:	3730      	adds	r7, #48	@ 0x30
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}
 8006810:	e000ed04 	.word	0xe000ed04

08006814 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b086      	sub	sp, #24
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006820:	2300      	movs	r3, #0
 8006822:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006828:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800682e:	2b00      	cmp	r3, #0
 8006830:	d10d      	bne.n	800684e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d14d      	bne.n	80068d6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	4618      	mov	r0, r3
 8006840:	f000 ff9e 	bl	8007780 <xTaskPriorityDisinherit>
 8006844:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	609a      	str	r2, [r3, #8]
 800684c:	e043      	b.n	80068d6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d119      	bne.n	8006888 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6858      	ldr	r0, [r3, #4]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800685c:	461a      	mov	r2, r3
 800685e:	68b9      	ldr	r1, [r7, #8]
 8006860:	f002 ffa1 	bl	80097a6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	685a      	ldr	r2, [r3, #4]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800686c:	441a      	add	r2, r3
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	685a      	ldr	r2, [r3, #4]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	689b      	ldr	r3, [r3, #8]
 800687a:	429a      	cmp	r2, r3
 800687c:	d32b      	bcc.n	80068d6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	605a      	str	r2, [r3, #4]
 8006886:	e026      	b.n	80068d6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	68d8      	ldr	r0, [r3, #12]
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006890:	461a      	mov	r2, r3
 8006892:	68b9      	ldr	r1, [r7, #8]
 8006894:	f002 ff87 	bl	80097a6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	68da      	ldr	r2, [r3, #12]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068a0:	425b      	negs	r3, r3
 80068a2:	441a      	add	r2, r3
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	68da      	ldr	r2, [r3, #12]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	429a      	cmp	r2, r3
 80068b2:	d207      	bcs.n	80068c4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	689a      	ldr	r2, [r3, #8]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068bc:	425b      	negs	r3, r3
 80068be:	441a      	add	r2, r3
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2b02      	cmp	r3, #2
 80068c8:	d105      	bne.n	80068d6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d002      	beq.n	80068d6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	3b01      	subs	r3, #1
 80068d4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80068d6:	693b      	ldr	r3, [r7, #16]
 80068d8:	1c5a      	adds	r2, r3, #1
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80068de:	697b      	ldr	r3, [r7, #20]
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3718      	adds	r7, #24
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b082      	sub	sp, #8
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d018      	beq.n	800692c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	68da      	ldr	r2, [r3, #12]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006902:	441a      	add	r2, r3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	68da      	ldr	r2, [r3, #12]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	429a      	cmp	r2, r3
 8006912:	d303      	bcc.n	800691c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	68d9      	ldr	r1, [r3, #12]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006924:	461a      	mov	r2, r3
 8006926:	6838      	ldr	r0, [r7, #0]
 8006928:	f002 ff3d 	bl	80097a6 <memcpy>
	}
}
 800692c:	bf00      	nop
 800692e:	3708      	adds	r7, #8
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b084      	sub	sp, #16
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800693c:	f001 fd4c 	bl	80083d8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006946:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006948:	e011      	b.n	800696e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800694e:	2b00      	cmp	r3, #0
 8006950:	d012      	beq.n	8006978 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	3324      	adds	r3, #36	@ 0x24
 8006956:	4618      	mov	r0, r3
 8006958:	f000 fd34 	bl	80073c4 <xTaskRemoveFromEventList>
 800695c:	4603      	mov	r3, r0
 800695e:	2b00      	cmp	r3, #0
 8006960:	d001      	beq.n	8006966 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006962:	f000 fe0d 	bl	8007580 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006966:	7bfb      	ldrb	r3, [r7, #15]
 8006968:	3b01      	subs	r3, #1
 800696a:	b2db      	uxtb	r3, r3
 800696c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800696e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006972:	2b00      	cmp	r3, #0
 8006974:	dce9      	bgt.n	800694a <prvUnlockQueue+0x16>
 8006976:	e000      	b.n	800697a <prvUnlockQueue+0x46>
					break;
 8006978:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	22ff      	movs	r2, #255	@ 0xff
 800697e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006982:	f001 fd5b 	bl	800843c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006986:	f001 fd27 	bl	80083d8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006990:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006992:	e011      	b.n	80069b8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	691b      	ldr	r3, [r3, #16]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d012      	beq.n	80069c2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	3310      	adds	r3, #16
 80069a0:	4618      	mov	r0, r3
 80069a2:	f000 fd0f 	bl	80073c4 <xTaskRemoveFromEventList>
 80069a6:	4603      	mov	r3, r0
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d001      	beq.n	80069b0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80069ac:	f000 fde8 	bl	8007580 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80069b0:	7bbb      	ldrb	r3, [r7, #14]
 80069b2:	3b01      	subs	r3, #1
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80069b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	dce9      	bgt.n	8006994 <prvUnlockQueue+0x60>
 80069c0:	e000      	b.n	80069c4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80069c2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	22ff      	movs	r2, #255	@ 0xff
 80069c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80069cc:	f001 fd36 	bl	800843c <vPortExitCritical>
}
 80069d0:	bf00      	nop
 80069d2:	3710      	adds	r7, #16
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80069e0:	f001 fcfa 	bl	80083d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d102      	bne.n	80069f2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80069ec:	2301      	movs	r3, #1
 80069ee:	60fb      	str	r3, [r7, #12]
 80069f0:	e001      	b.n	80069f6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80069f2:	2300      	movs	r3, #0
 80069f4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80069f6:	f001 fd21 	bl	800843c <vPortExitCritical>

	return xReturn;
 80069fa:	68fb      	ldr	r3, [r7, #12]
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3710      	adds	r7, #16
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bd80      	pop	{r7, pc}

08006a04 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b084      	sub	sp, #16
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006a0c:	f001 fce4 	bl	80083d8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a18:	429a      	cmp	r2, r3
 8006a1a:	d102      	bne.n	8006a22 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	60fb      	str	r3, [r7, #12]
 8006a20:	e001      	b.n	8006a26 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006a22:	2300      	movs	r3, #0
 8006a24:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006a26:	f001 fd09 	bl	800843c <vPortExitCritical>

	return xReturn;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3710      	adds	r7, #16
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}

08006a34 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006a34:	b480      	push	{r7}
 8006a36:	b085      	sub	sp, #20
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
 8006a3c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006a3e:	2300      	movs	r3, #0
 8006a40:	60fb      	str	r3, [r7, #12]
 8006a42:	e014      	b.n	8006a6e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006a44:	4a0f      	ldr	r2, [pc, #60]	@ (8006a84 <vQueueAddToRegistry+0x50>)
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d10b      	bne.n	8006a68 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006a50:	490c      	ldr	r1, [pc, #48]	@ (8006a84 <vQueueAddToRegistry+0x50>)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	683a      	ldr	r2, [r7, #0]
 8006a56:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8006a84 <vQueueAddToRegistry+0x50>)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	00db      	lsls	r3, r3, #3
 8006a60:	4413      	add	r3, r2
 8006a62:	687a      	ldr	r2, [r7, #4]
 8006a64:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006a66:	e006      	b.n	8006a76 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	60fb      	str	r3, [r7, #12]
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2b07      	cmp	r3, #7
 8006a72:	d9e7      	bls.n	8006a44 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006a74:	bf00      	nop
 8006a76:	bf00      	nop
 8006a78:	3714      	adds	r7, #20
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr
 8006a82:	bf00      	nop
 8006a84:	20000cac 	.word	0x20000cac

08006a88 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b086      	sub	sp, #24
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	60f8      	str	r0, [r7, #12]
 8006a90:	60b9      	str	r1, [r7, #8]
 8006a92:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006a98:	f001 fc9e 	bl	80083d8 <vPortEnterCritical>
 8006a9c:	697b      	ldr	r3, [r7, #20]
 8006a9e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006aa2:	b25b      	sxtb	r3, r3
 8006aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa8:	d103      	bne.n	8006ab2 <vQueueWaitForMessageRestricted+0x2a>
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ab8:	b25b      	sxtb	r3, r3
 8006aba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006abe:	d103      	bne.n	8006ac8 <vQueueWaitForMessageRestricted+0x40>
 8006ac0:	697b      	ldr	r3, [r7, #20]
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ac8:	f001 fcb8 	bl	800843c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d106      	bne.n	8006ae2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	3324      	adds	r3, #36	@ 0x24
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	68b9      	ldr	r1, [r7, #8]
 8006adc:	4618      	mov	r0, r3
 8006ade:	f000 fc45 	bl	800736c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006ae2:	6978      	ldr	r0, [r7, #20]
 8006ae4:	f7ff ff26 	bl	8006934 <prvUnlockQueue>
	}
 8006ae8:	bf00      	nop
 8006aea:	3718      	adds	r7, #24
 8006aec:	46bd      	mov	sp, r7
 8006aee:	bd80      	pop	{r7, pc}

08006af0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b08e      	sub	sp, #56	@ 0x38
 8006af4:	af04      	add	r7, sp, #16
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d10b      	bne.n	8006b1c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b08:	f383 8811 	msr	BASEPRI, r3
 8006b0c:	f3bf 8f6f 	isb	sy
 8006b10:	f3bf 8f4f 	dsb	sy
 8006b14:	623b      	str	r3, [r7, #32]
}
 8006b16:	bf00      	nop
 8006b18:	bf00      	nop
 8006b1a:	e7fd      	b.n	8006b18 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d10b      	bne.n	8006b3a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006b22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b26:	f383 8811 	msr	BASEPRI, r3
 8006b2a:	f3bf 8f6f 	isb	sy
 8006b2e:	f3bf 8f4f 	dsb	sy
 8006b32:	61fb      	str	r3, [r7, #28]
}
 8006b34:	bf00      	nop
 8006b36:	bf00      	nop
 8006b38:	e7fd      	b.n	8006b36 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006b3a:	235c      	movs	r3, #92	@ 0x5c
 8006b3c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006b3e:	693b      	ldr	r3, [r7, #16]
 8006b40:	2b5c      	cmp	r3, #92	@ 0x5c
 8006b42:	d00b      	beq.n	8006b5c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b48:	f383 8811 	msr	BASEPRI, r3
 8006b4c:	f3bf 8f6f 	isb	sy
 8006b50:	f3bf 8f4f 	dsb	sy
 8006b54:	61bb      	str	r3, [r7, #24]
}
 8006b56:	bf00      	nop
 8006b58:	bf00      	nop
 8006b5a:	e7fd      	b.n	8006b58 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006b5c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d01e      	beq.n	8006ba2 <xTaskCreateStatic+0xb2>
 8006b64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d01b      	beq.n	8006ba2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b6c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006b72:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006b74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b76:	2202      	movs	r2, #2
 8006b78:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	9303      	str	r3, [sp, #12]
 8006b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b82:	9302      	str	r3, [sp, #8]
 8006b84:	f107 0314 	add.w	r3, r7, #20
 8006b88:	9301      	str	r3, [sp, #4]
 8006b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8c:	9300      	str	r3, [sp, #0]
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	68b9      	ldr	r1, [r7, #8]
 8006b94:	68f8      	ldr	r0, [r7, #12]
 8006b96:	f000 f850 	bl	8006c3a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b9a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006b9c:	f000 f8de 	bl	8006d5c <prvAddNewTaskToReadyList>
 8006ba0:	e001      	b.n	8006ba6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006ba6:	697b      	ldr	r3, [r7, #20]
	}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3728      	adds	r7, #40	@ 0x28
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}

08006bb0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b08c      	sub	sp, #48	@ 0x30
 8006bb4:	af04      	add	r7, sp, #16
 8006bb6:	60f8      	str	r0, [r7, #12]
 8006bb8:	60b9      	str	r1, [r7, #8]
 8006bba:	603b      	str	r3, [r7, #0]
 8006bbc:	4613      	mov	r3, r2
 8006bbe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006bc0:	88fb      	ldrh	r3, [r7, #6]
 8006bc2:	009b      	lsls	r3, r3, #2
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	f001 fd29 	bl	800861c <pvPortMalloc>
 8006bca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006bcc:	697b      	ldr	r3, [r7, #20]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00e      	beq.n	8006bf0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006bd2:	205c      	movs	r0, #92	@ 0x5c
 8006bd4:	f001 fd22 	bl	800861c <pvPortMalloc>
 8006bd8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d003      	beq.n	8006be8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006be0:	69fb      	ldr	r3, [r7, #28]
 8006be2:	697a      	ldr	r2, [r7, #20]
 8006be4:	631a      	str	r2, [r3, #48]	@ 0x30
 8006be6:	e005      	b.n	8006bf4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006be8:	6978      	ldr	r0, [r7, #20]
 8006bea:	f001 fde5 	bl	80087b8 <vPortFree>
 8006bee:	e001      	b.n	8006bf4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006bf4:	69fb      	ldr	r3, [r7, #28]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d017      	beq.n	8006c2a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006bfa:	69fb      	ldr	r3, [r7, #28]
 8006bfc:	2200      	movs	r2, #0
 8006bfe:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006c02:	88fa      	ldrh	r2, [r7, #6]
 8006c04:	2300      	movs	r3, #0
 8006c06:	9303      	str	r3, [sp, #12]
 8006c08:	69fb      	ldr	r3, [r7, #28]
 8006c0a:	9302      	str	r3, [sp, #8]
 8006c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c0e:	9301      	str	r3, [sp, #4]
 8006c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c12:	9300      	str	r3, [sp, #0]
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	68b9      	ldr	r1, [r7, #8]
 8006c18:	68f8      	ldr	r0, [r7, #12]
 8006c1a:	f000 f80e 	bl	8006c3a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006c1e:	69f8      	ldr	r0, [r7, #28]
 8006c20:	f000 f89c 	bl	8006d5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006c24:	2301      	movs	r3, #1
 8006c26:	61bb      	str	r3, [r7, #24]
 8006c28:	e002      	b.n	8006c30 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c2e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006c30:	69bb      	ldr	r3, [r7, #24]
	}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3720      	adds	r7, #32
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}

08006c3a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006c3a:	b580      	push	{r7, lr}
 8006c3c:	b088      	sub	sp, #32
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	60f8      	str	r0, [r7, #12]
 8006c42:	60b9      	str	r1, [r7, #8]
 8006c44:	607a      	str	r2, [r7, #4]
 8006c46:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c4a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	009b      	lsls	r3, r3, #2
 8006c50:	461a      	mov	r2, r3
 8006c52:	21a5      	movs	r1, #165	@ 0xa5
 8006c54:	f002 fd05 	bl	8009662 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c5a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006c62:	3b01      	subs	r3, #1
 8006c64:	009b      	lsls	r3, r3, #2
 8006c66:	4413      	add	r3, r2
 8006c68:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006c6a:	69bb      	ldr	r3, [r7, #24]
 8006c6c:	f023 0307 	bic.w	r3, r3, #7
 8006c70:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	f003 0307 	and.w	r3, r3, #7
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d00b      	beq.n	8006c94 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c80:	f383 8811 	msr	BASEPRI, r3
 8006c84:	f3bf 8f6f 	isb	sy
 8006c88:	f3bf 8f4f 	dsb	sy
 8006c8c:	617b      	str	r3, [r7, #20]
}
 8006c8e:	bf00      	nop
 8006c90:	bf00      	nop
 8006c92:	e7fd      	b.n	8006c90 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d01f      	beq.n	8006cda <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	61fb      	str	r3, [r7, #28]
 8006c9e:	e012      	b.n	8006cc6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ca0:	68ba      	ldr	r2, [r7, #8]
 8006ca2:	69fb      	ldr	r3, [r7, #28]
 8006ca4:	4413      	add	r3, r2
 8006ca6:	7819      	ldrb	r1, [r3, #0]
 8006ca8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006caa:	69fb      	ldr	r3, [r7, #28]
 8006cac:	4413      	add	r3, r2
 8006cae:	3334      	adds	r3, #52	@ 0x34
 8006cb0:	460a      	mov	r2, r1
 8006cb2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006cb4:	68ba      	ldr	r2, [r7, #8]
 8006cb6:	69fb      	ldr	r3, [r7, #28]
 8006cb8:	4413      	add	r3, r2
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d006      	beq.n	8006cce <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	61fb      	str	r3, [r7, #28]
 8006cc6:	69fb      	ldr	r3, [r7, #28]
 8006cc8:	2b0f      	cmp	r3, #15
 8006cca:	d9e9      	bls.n	8006ca0 <prvInitialiseNewTask+0x66>
 8006ccc:	e000      	b.n	8006cd0 <prvInitialiseNewTask+0x96>
			{
				break;
 8006cce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006cd8:	e003      	b.n	8006ce2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006cda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce4:	2b37      	cmp	r3, #55	@ 0x37
 8006ce6:	d901      	bls.n	8006cec <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006ce8:	2337      	movs	r3, #55	@ 0x37
 8006cea:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006cf0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006cf6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d00:	3304      	adds	r3, #4
 8006d02:	4618      	mov	r0, r3
 8006d04:	f7ff f92a 	bl	8005f5c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d0a:	3318      	adds	r3, #24
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f7ff f925 	bl	8005f5c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d16:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d1a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d20:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d24:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d26:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d30:	2200      	movs	r2, #0
 8006d32:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006d36:	683a      	ldr	r2, [r7, #0]
 8006d38:	68f9      	ldr	r1, [r7, #12]
 8006d3a:	69b8      	ldr	r0, [r7, #24]
 8006d3c:	f001 fa1e 	bl	800817c <pxPortInitialiseStack>
 8006d40:	4602      	mov	r2, r0
 8006d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d44:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d002      	beq.n	8006d52 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d50:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d52:	bf00      	nop
 8006d54:	3720      	adds	r7, #32
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
	...

08006d5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b082      	sub	sp, #8
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006d64:	f001 fb38 	bl	80083d8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006d68:	4b2d      	ldr	r3, [pc, #180]	@ (8006e20 <prvAddNewTaskToReadyList+0xc4>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	3301      	adds	r3, #1
 8006d6e:	4a2c      	ldr	r2, [pc, #176]	@ (8006e20 <prvAddNewTaskToReadyList+0xc4>)
 8006d70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006d72:	4b2c      	ldr	r3, [pc, #176]	@ (8006e24 <prvAddNewTaskToReadyList+0xc8>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d109      	bne.n	8006d8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006d7a:	4a2a      	ldr	r2, [pc, #168]	@ (8006e24 <prvAddNewTaskToReadyList+0xc8>)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006d80:	4b27      	ldr	r3, [pc, #156]	@ (8006e20 <prvAddNewTaskToReadyList+0xc4>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d110      	bne.n	8006daa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006d88:	f000 fc1e 	bl	80075c8 <prvInitialiseTaskLists>
 8006d8c:	e00d      	b.n	8006daa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006d8e:	4b26      	ldr	r3, [pc, #152]	@ (8006e28 <prvAddNewTaskToReadyList+0xcc>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d109      	bne.n	8006daa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006d96:	4b23      	ldr	r3, [pc, #140]	@ (8006e24 <prvAddNewTaskToReadyList+0xc8>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d802      	bhi.n	8006daa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006da4:	4a1f      	ldr	r2, [pc, #124]	@ (8006e24 <prvAddNewTaskToReadyList+0xc8>)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006daa:	4b20      	ldr	r3, [pc, #128]	@ (8006e2c <prvAddNewTaskToReadyList+0xd0>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	3301      	adds	r3, #1
 8006db0:	4a1e      	ldr	r2, [pc, #120]	@ (8006e2c <prvAddNewTaskToReadyList+0xd0>)
 8006db2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006db4:	4b1d      	ldr	r3, [pc, #116]	@ (8006e2c <prvAddNewTaskToReadyList+0xd0>)
 8006db6:	681a      	ldr	r2, [r3, #0]
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dc0:	4b1b      	ldr	r3, [pc, #108]	@ (8006e30 <prvAddNewTaskToReadyList+0xd4>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	d903      	bls.n	8006dd0 <prvAddNewTaskToReadyList+0x74>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dcc:	4a18      	ldr	r2, [pc, #96]	@ (8006e30 <prvAddNewTaskToReadyList+0xd4>)
 8006dce:	6013      	str	r3, [r2, #0]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dd4:	4613      	mov	r3, r2
 8006dd6:	009b      	lsls	r3, r3, #2
 8006dd8:	4413      	add	r3, r2
 8006dda:	009b      	lsls	r3, r3, #2
 8006ddc:	4a15      	ldr	r2, [pc, #84]	@ (8006e34 <prvAddNewTaskToReadyList+0xd8>)
 8006dde:	441a      	add	r2, r3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	3304      	adds	r3, #4
 8006de4:	4619      	mov	r1, r3
 8006de6:	4610      	mov	r0, r2
 8006de8:	f7ff f8c5 	bl	8005f76 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006dec:	f001 fb26 	bl	800843c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006df0:	4b0d      	ldr	r3, [pc, #52]	@ (8006e28 <prvAddNewTaskToReadyList+0xcc>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d00e      	beq.n	8006e16 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006df8:	4b0a      	ldr	r3, [pc, #40]	@ (8006e24 <prvAddNewTaskToReadyList+0xc8>)
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d207      	bcs.n	8006e16 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006e06:	4b0c      	ldr	r3, [pc, #48]	@ (8006e38 <prvAddNewTaskToReadyList+0xdc>)
 8006e08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e0c:	601a      	str	r2, [r3, #0]
 8006e0e:	f3bf 8f4f 	dsb	sy
 8006e12:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e16:	bf00      	nop
 8006e18:	3708      	adds	r7, #8
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	200011c0 	.word	0x200011c0
 8006e24:	20000cec 	.word	0x20000cec
 8006e28:	200011cc 	.word	0x200011cc
 8006e2c:	200011dc 	.word	0x200011dc
 8006e30:	200011c8 	.word	0x200011c8
 8006e34:	20000cf0 	.word	0x20000cf0
 8006e38:	e000ed04 	.word	0xe000ed04

08006e3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b084      	sub	sp, #16
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006e44:	2300      	movs	r3, #0
 8006e46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d018      	beq.n	8006e80 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006e4e:	4b14      	ldr	r3, [pc, #80]	@ (8006ea0 <vTaskDelay+0x64>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00b      	beq.n	8006e6e <vTaskDelay+0x32>
	__asm volatile
 8006e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e5a:	f383 8811 	msr	BASEPRI, r3
 8006e5e:	f3bf 8f6f 	isb	sy
 8006e62:	f3bf 8f4f 	dsb	sy
 8006e66:	60bb      	str	r3, [r7, #8]
}
 8006e68:	bf00      	nop
 8006e6a:	bf00      	nop
 8006e6c:	e7fd      	b.n	8006e6a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006e6e:	f000 f883 	bl	8006f78 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006e72:	2100      	movs	r1, #0
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 fdd3 	bl	8007a20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006e7a:	f000 f88b 	bl	8006f94 <xTaskResumeAll>
 8006e7e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d107      	bne.n	8006e96 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006e86:	4b07      	ldr	r3, [pc, #28]	@ (8006ea4 <vTaskDelay+0x68>)
 8006e88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e8c:	601a      	str	r2, [r3, #0]
 8006e8e:	f3bf 8f4f 	dsb	sy
 8006e92:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e96:	bf00      	nop
 8006e98:	3710      	adds	r7, #16
 8006e9a:	46bd      	mov	sp, r7
 8006e9c:	bd80      	pop	{r7, pc}
 8006e9e:	bf00      	nop
 8006ea0:	200011e8 	.word	0x200011e8
 8006ea4:	e000ed04 	.word	0xe000ed04

08006ea8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b08a      	sub	sp, #40	@ 0x28
 8006eac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006eb6:	463a      	mov	r2, r7
 8006eb8:	1d39      	adds	r1, r7, #4
 8006eba:	f107 0308 	add.w	r3, r7, #8
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f7fe fff8 	bl	8005eb4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ec4:	6839      	ldr	r1, [r7, #0]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	68ba      	ldr	r2, [r7, #8]
 8006eca:	9202      	str	r2, [sp, #8]
 8006ecc:	9301      	str	r3, [sp, #4]
 8006ece:	2300      	movs	r3, #0
 8006ed0:	9300      	str	r3, [sp, #0]
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	460a      	mov	r2, r1
 8006ed6:	4922      	ldr	r1, [pc, #136]	@ (8006f60 <vTaskStartScheduler+0xb8>)
 8006ed8:	4822      	ldr	r0, [pc, #136]	@ (8006f64 <vTaskStartScheduler+0xbc>)
 8006eda:	f7ff fe09 	bl	8006af0 <xTaskCreateStatic>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	4a21      	ldr	r2, [pc, #132]	@ (8006f68 <vTaskStartScheduler+0xc0>)
 8006ee2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006ee4:	4b20      	ldr	r3, [pc, #128]	@ (8006f68 <vTaskStartScheduler+0xc0>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d002      	beq.n	8006ef2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006eec:	2301      	movs	r3, #1
 8006eee:	617b      	str	r3, [r7, #20]
 8006ef0:	e001      	b.n	8006ef6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	d102      	bne.n	8006f02 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006efc:	f000 fde4 	bl	8007ac8 <xTimerCreateTimerTask>
 8006f00:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	2b01      	cmp	r3, #1
 8006f06:	d116      	bne.n	8006f36 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006f08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f0c:	f383 8811 	msr	BASEPRI, r3
 8006f10:	f3bf 8f6f 	isb	sy
 8006f14:	f3bf 8f4f 	dsb	sy
 8006f18:	613b      	str	r3, [r7, #16]
}
 8006f1a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006f1c:	4b13      	ldr	r3, [pc, #76]	@ (8006f6c <vTaskStartScheduler+0xc4>)
 8006f1e:	f04f 32ff 	mov.w	r2, #4294967295
 8006f22:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006f24:	4b12      	ldr	r3, [pc, #72]	@ (8006f70 <vTaskStartScheduler+0xc8>)
 8006f26:	2201      	movs	r2, #1
 8006f28:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006f2a:	4b12      	ldr	r3, [pc, #72]	@ (8006f74 <vTaskStartScheduler+0xcc>)
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006f30:	f001 f9ae 	bl	8008290 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006f34:	e00f      	b.n	8006f56 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f3c:	d10b      	bne.n	8006f56 <vTaskStartScheduler+0xae>
	__asm volatile
 8006f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f42:	f383 8811 	msr	BASEPRI, r3
 8006f46:	f3bf 8f6f 	isb	sy
 8006f4a:	f3bf 8f4f 	dsb	sy
 8006f4e:	60fb      	str	r3, [r7, #12]
}
 8006f50:	bf00      	nop
 8006f52:	bf00      	nop
 8006f54:	e7fd      	b.n	8006f52 <vTaskStartScheduler+0xaa>
}
 8006f56:	bf00      	nop
 8006f58:	3718      	adds	r7, #24
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	0800c54c 	.word	0x0800c54c
 8006f64:	08007599 	.word	0x08007599
 8006f68:	200011e4 	.word	0x200011e4
 8006f6c:	200011e0 	.word	0x200011e0
 8006f70:	200011cc 	.word	0x200011cc
 8006f74:	200011c4 	.word	0x200011c4

08006f78 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006f78:	b480      	push	{r7}
 8006f7a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006f7c:	4b04      	ldr	r3, [pc, #16]	@ (8006f90 <vTaskSuspendAll+0x18>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	3301      	adds	r3, #1
 8006f82:	4a03      	ldr	r2, [pc, #12]	@ (8006f90 <vTaskSuspendAll+0x18>)
 8006f84:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006f86:	bf00      	nop
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8e:	4770      	bx	lr
 8006f90:	200011e8 	.word	0x200011e8

08006f94 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006fa2:	4b42      	ldr	r3, [pc, #264]	@ (80070ac <xTaskResumeAll+0x118>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d10b      	bne.n	8006fc2 <xTaskResumeAll+0x2e>
	__asm volatile
 8006faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fae:	f383 8811 	msr	BASEPRI, r3
 8006fb2:	f3bf 8f6f 	isb	sy
 8006fb6:	f3bf 8f4f 	dsb	sy
 8006fba:	603b      	str	r3, [r7, #0]
}
 8006fbc:	bf00      	nop
 8006fbe:	bf00      	nop
 8006fc0:	e7fd      	b.n	8006fbe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006fc2:	f001 fa09 	bl	80083d8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006fc6:	4b39      	ldr	r3, [pc, #228]	@ (80070ac <xTaskResumeAll+0x118>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	3b01      	subs	r3, #1
 8006fcc:	4a37      	ldr	r2, [pc, #220]	@ (80070ac <xTaskResumeAll+0x118>)
 8006fce:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fd0:	4b36      	ldr	r3, [pc, #216]	@ (80070ac <xTaskResumeAll+0x118>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d162      	bne.n	800709e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006fd8:	4b35      	ldr	r3, [pc, #212]	@ (80070b0 <xTaskResumeAll+0x11c>)
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d05e      	beq.n	800709e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006fe0:	e02f      	b.n	8007042 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006fe2:	4b34      	ldr	r3, [pc, #208]	@ (80070b4 <xTaskResumeAll+0x120>)
 8006fe4:	68db      	ldr	r3, [r3, #12]
 8006fe6:	68db      	ldr	r3, [r3, #12]
 8006fe8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	3318      	adds	r3, #24
 8006fee:	4618      	mov	r0, r3
 8006ff0:	f7ff f81e 	bl	8006030 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	3304      	adds	r3, #4
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f7ff f819 	bl	8006030 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007002:	4b2d      	ldr	r3, [pc, #180]	@ (80070b8 <xTaskResumeAll+0x124>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	429a      	cmp	r2, r3
 8007008:	d903      	bls.n	8007012 <xTaskResumeAll+0x7e>
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800700e:	4a2a      	ldr	r2, [pc, #168]	@ (80070b8 <xTaskResumeAll+0x124>)
 8007010:	6013      	str	r3, [r2, #0]
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007016:	4613      	mov	r3, r2
 8007018:	009b      	lsls	r3, r3, #2
 800701a:	4413      	add	r3, r2
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	4a27      	ldr	r2, [pc, #156]	@ (80070bc <xTaskResumeAll+0x128>)
 8007020:	441a      	add	r2, r3
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	3304      	adds	r3, #4
 8007026:	4619      	mov	r1, r3
 8007028:	4610      	mov	r0, r2
 800702a:	f7fe ffa4 	bl	8005f76 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007032:	4b23      	ldr	r3, [pc, #140]	@ (80070c0 <xTaskResumeAll+0x12c>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007038:	429a      	cmp	r2, r3
 800703a:	d302      	bcc.n	8007042 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800703c:	4b21      	ldr	r3, [pc, #132]	@ (80070c4 <xTaskResumeAll+0x130>)
 800703e:	2201      	movs	r2, #1
 8007040:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007042:	4b1c      	ldr	r3, [pc, #112]	@ (80070b4 <xTaskResumeAll+0x120>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d1cb      	bne.n	8006fe2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d001      	beq.n	8007054 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007050:	f000 fb58 	bl	8007704 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007054:	4b1c      	ldr	r3, [pc, #112]	@ (80070c8 <xTaskResumeAll+0x134>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d010      	beq.n	8007082 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007060:	f000 f846 	bl	80070f0 <xTaskIncrementTick>
 8007064:	4603      	mov	r3, r0
 8007066:	2b00      	cmp	r3, #0
 8007068:	d002      	beq.n	8007070 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800706a:	4b16      	ldr	r3, [pc, #88]	@ (80070c4 <xTaskResumeAll+0x130>)
 800706c:	2201      	movs	r2, #1
 800706e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	3b01      	subs	r3, #1
 8007074:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d1f1      	bne.n	8007060 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800707c:	4b12      	ldr	r3, [pc, #72]	@ (80070c8 <xTaskResumeAll+0x134>)
 800707e:	2200      	movs	r2, #0
 8007080:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007082:	4b10      	ldr	r3, [pc, #64]	@ (80070c4 <xTaskResumeAll+0x130>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d009      	beq.n	800709e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800708a:	2301      	movs	r3, #1
 800708c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800708e:	4b0f      	ldr	r3, [pc, #60]	@ (80070cc <xTaskResumeAll+0x138>)
 8007090:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007094:	601a      	str	r2, [r3, #0]
 8007096:	f3bf 8f4f 	dsb	sy
 800709a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800709e:	f001 f9cd 	bl	800843c <vPortExitCritical>

	return xAlreadyYielded;
 80070a2:	68bb      	ldr	r3, [r7, #8]
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3710      	adds	r7, #16
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}
 80070ac:	200011e8 	.word	0x200011e8
 80070b0:	200011c0 	.word	0x200011c0
 80070b4:	20001180 	.word	0x20001180
 80070b8:	200011c8 	.word	0x200011c8
 80070bc:	20000cf0 	.word	0x20000cf0
 80070c0:	20000cec 	.word	0x20000cec
 80070c4:	200011d4 	.word	0x200011d4
 80070c8:	200011d0 	.word	0x200011d0
 80070cc:	e000ed04 	.word	0xe000ed04

080070d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80070d0:	b480      	push	{r7}
 80070d2:	b083      	sub	sp, #12
 80070d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80070d6:	4b05      	ldr	r3, [pc, #20]	@ (80070ec <xTaskGetTickCount+0x1c>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80070dc:	687b      	ldr	r3, [r7, #4]
}
 80070de:	4618      	mov	r0, r3
 80070e0:	370c      	adds	r7, #12
 80070e2:	46bd      	mov	sp, r7
 80070e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e8:	4770      	bx	lr
 80070ea:	bf00      	nop
 80070ec:	200011c4 	.word	0x200011c4

080070f0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b086      	sub	sp, #24
 80070f4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80070f6:	2300      	movs	r3, #0
 80070f8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80070fa:	4b4f      	ldr	r3, [pc, #316]	@ (8007238 <xTaskIncrementTick+0x148>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	f040 8090 	bne.w	8007224 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007104:	4b4d      	ldr	r3, [pc, #308]	@ (800723c <xTaskIncrementTick+0x14c>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	3301      	adds	r3, #1
 800710a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800710c:	4a4b      	ldr	r2, [pc, #300]	@ (800723c <xTaskIncrementTick+0x14c>)
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d121      	bne.n	800715c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007118:	4b49      	ldr	r3, [pc, #292]	@ (8007240 <xTaskIncrementTick+0x150>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00b      	beq.n	800713a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007122:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007126:	f383 8811 	msr	BASEPRI, r3
 800712a:	f3bf 8f6f 	isb	sy
 800712e:	f3bf 8f4f 	dsb	sy
 8007132:	603b      	str	r3, [r7, #0]
}
 8007134:	bf00      	nop
 8007136:	bf00      	nop
 8007138:	e7fd      	b.n	8007136 <xTaskIncrementTick+0x46>
 800713a:	4b41      	ldr	r3, [pc, #260]	@ (8007240 <xTaskIncrementTick+0x150>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	60fb      	str	r3, [r7, #12]
 8007140:	4b40      	ldr	r3, [pc, #256]	@ (8007244 <xTaskIncrementTick+0x154>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a3e      	ldr	r2, [pc, #248]	@ (8007240 <xTaskIncrementTick+0x150>)
 8007146:	6013      	str	r3, [r2, #0]
 8007148:	4a3e      	ldr	r2, [pc, #248]	@ (8007244 <xTaskIncrementTick+0x154>)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6013      	str	r3, [r2, #0]
 800714e:	4b3e      	ldr	r3, [pc, #248]	@ (8007248 <xTaskIncrementTick+0x158>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	3301      	adds	r3, #1
 8007154:	4a3c      	ldr	r2, [pc, #240]	@ (8007248 <xTaskIncrementTick+0x158>)
 8007156:	6013      	str	r3, [r2, #0]
 8007158:	f000 fad4 	bl	8007704 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800715c:	4b3b      	ldr	r3, [pc, #236]	@ (800724c <xTaskIncrementTick+0x15c>)
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	693a      	ldr	r2, [r7, #16]
 8007162:	429a      	cmp	r2, r3
 8007164:	d349      	bcc.n	80071fa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007166:	4b36      	ldr	r3, [pc, #216]	@ (8007240 <xTaskIncrementTick+0x150>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d104      	bne.n	800717a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007170:	4b36      	ldr	r3, [pc, #216]	@ (800724c <xTaskIncrementTick+0x15c>)
 8007172:	f04f 32ff 	mov.w	r2, #4294967295
 8007176:	601a      	str	r2, [r3, #0]
					break;
 8007178:	e03f      	b.n	80071fa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800717a:	4b31      	ldr	r3, [pc, #196]	@ (8007240 <xTaskIncrementTick+0x150>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	68db      	ldr	r3, [r3, #12]
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800718a:	693a      	ldr	r2, [r7, #16]
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	429a      	cmp	r2, r3
 8007190:	d203      	bcs.n	800719a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007192:	4a2e      	ldr	r2, [pc, #184]	@ (800724c <xTaskIncrementTick+0x15c>)
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007198:	e02f      	b.n	80071fa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800719a:	68bb      	ldr	r3, [r7, #8]
 800719c:	3304      	adds	r3, #4
 800719e:	4618      	mov	r0, r3
 80071a0:	f7fe ff46 	bl	8006030 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d004      	beq.n	80071b6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	3318      	adds	r3, #24
 80071b0:	4618      	mov	r0, r3
 80071b2:	f7fe ff3d 	bl	8006030 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80071b6:	68bb      	ldr	r3, [r7, #8]
 80071b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ba:	4b25      	ldr	r3, [pc, #148]	@ (8007250 <xTaskIncrementTick+0x160>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d903      	bls.n	80071ca <xTaskIncrementTick+0xda>
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071c6:	4a22      	ldr	r2, [pc, #136]	@ (8007250 <xTaskIncrementTick+0x160>)
 80071c8:	6013      	str	r3, [r2, #0]
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ce:	4613      	mov	r3, r2
 80071d0:	009b      	lsls	r3, r3, #2
 80071d2:	4413      	add	r3, r2
 80071d4:	009b      	lsls	r3, r3, #2
 80071d6:	4a1f      	ldr	r2, [pc, #124]	@ (8007254 <xTaskIncrementTick+0x164>)
 80071d8:	441a      	add	r2, r3
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	3304      	adds	r3, #4
 80071de:	4619      	mov	r1, r3
 80071e0:	4610      	mov	r0, r2
 80071e2:	f7fe fec8 	bl	8005f76 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ea:	4b1b      	ldr	r3, [pc, #108]	@ (8007258 <xTaskIncrementTick+0x168>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f0:	429a      	cmp	r2, r3
 80071f2:	d3b8      	bcc.n	8007166 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80071f4:	2301      	movs	r3, #1
 80071f6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80071f8:	e7b5      	b.n	8007166 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80071fa:	4b17      	ldr	r3, [pc, #92]	@ (8007258 <xTaskIncrementTick+0x168>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007200:	4914      	ldr	r1, [pc, #80]	@ (8007254 <xTaskIncrementTick+0x164>)
 8007202:	4613      	mov	r3, r2
 8007204:	009b      	lsls	r3, r3, #2
 8007206:	4413      	add	r3, r2
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	440b      	add	r3, r1
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2b01      	cmp	r3, #1
 8007210:	d901      	bls.n	8007216 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007212:	2301      	movs	r3, #1
 8007214:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007216:	4b11      	ldr	r3, [pc, #68]	@ (800725c <xTaskIncrementTick+0x16c>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d007      	beq.n	800722e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800721e:	2301      	movs	r3, #1
 8007220:	617b      	str	r3, [r7, #20]
 8007222:	e004      	b.n	800722e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007224:	4b0e      	ldr	r3, [pc, #56]	@ (8007260 <xTaskIncrementTick+0x170>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	3301      	adds	r3, #1
 800722a:	4a0d      	ldr	r2, [pc, #52]	@ (8007260 <xTaskIncrementTick+0x170>)
 800722c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800722e:	697b      	ldr	r3, [r7, #20]
}
 8007230:	4618      	mov	r0, r3
 8007232:	3718      	adds	r7, #24
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}
 8007238:	200011e8 	.word	0x200011e8
 800723c:	200011c4 	.word	0x200011c4
 8007240:	20001178 	.word	0x20001178
 8007244:	2000117c 	.word	0x2000117c
 8007248:	200011d8 	.word	0x200011d8
 800724c:	200011e0 	.word	0x200011e0
 8007250:	200011c8 	.word	0x200011c8
 8007254:	20000cf0 	.word	0x20000cf0
 8007258:	20000cec 	.word	0x20000cec
 800725c:	200011d4 	.word	0x200011d4
 8007260:	200011d0 	.word	0x200011d0

08007264 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007264:	b480      	push	{r7}
 8007266:	b085      	sub	sp, #20
 8007268:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800726a:	4b28      	ldr	r3, [pc, #160]	@ (800730c <vTaskSwitchContext+0xa8>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d003      	beq.n	800727a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007272:	4b27      	ldr	r3, [pc, #156]	@ (8007310 <vTaskSwitchContext+0xac>)
 8007274:	2201      	movs	r2, #1
 8007276:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007278:	e042      	b.n	8007300 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800727a:	4b25      	ldr	r3, [pc, #148]	@ (8007310 <vTaskSwitchContext+0xac>)
 800727c:	2200      	movs	r2, #0
 800727e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007280:	4b24      	ldr	r3, [pc, #144]	@ (8007314 <vTaskSwitchContext+0xb0>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	60fb      	str	r3, [r7, #12]
 8007286:	e011      	b.n	80072ac <vTaskSwitchContext+0x48>
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d10b      	bne.n	80072a6 <vTaskSwitchContext+0x42>
	__asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	607b      	str	r3, [r7, #4]
}
 80072a0:	bf00      	nop
 80072a2:	bf00      	nop
 80072a4:	e7fd      	b.n	80072a2 <vTaskSwitchContext+0x3e>
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	3b01      	subs	r3, #1
 80072aa:	60fb      	str	r3, [r7, #12]
 80072ac:	491a      	ldr	r1, [pc, #104]	@ (8007318 <vTaskSwitchContext+0xb4>)
 80072ae:	68fa      	ldr	r2, [r7, #12]
 80072b0:	4613      	mov	r3, r2
 80072b2:	009b      	lsls	r3, r3, #2
 80072b4:	4413      	add	r3, r2
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	440b      	add	r3, r1
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d0e3      	beq.n	8007288 <vTaskSwitchContext+0x24>
 80072c0:	68fa      	ldr	r2, [r7, #12]
 80072c2:	4613      	mov	r3, r2
 80072c4:	009b      	lsls	r3, r3, #2
 80072c6:	4413      	add	r3, r2
 80072c8:	009b      	lsls	r3, r3, #2
 80072ca:	4a13      	ldr	r2, [pc, #76]	@ (8007318 <vTaskSwitchContext+0xb4>)
 80072cc:	4413      	add	r3, r2
 80072ce:	60bb      	str	r3, [r7, #8]
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	685a      	ldr	r2, [r3, #4]
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	605a      	str	r2, [r3, #4]
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	685a      	ldr	r2, [r3, #4]
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	3308      	adds	r3, #8
 80072e2:	429a      	cmp	r2, r3
 80072e4:	d104      	bne.n	80072f0 <vTaskSwitchContext+0x8c>
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	685a      	ldr	r2, [r3, #4]
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	605a      	str	r2, [r3, #4]
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	68db      	ldr	r3, [r3, #12]
 80072f6:	4a09      	ldr	r2, [pc, #36]	@ (800731c <vTaskSwitchContext+0xb8>)
 80072f8:	6013      	str	r3, [r2, #0]
 80072fa:	4a06      	ldr	r2, [pc, #24]	@ (8007314 <vTaskSwitchContext+0xb0>)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	6013      	str	r3, [r2, #0]
}
 8007300:	bf00      	nop
 8007302:	3714      	adds	r7, #20
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr
 800730c:	200011e8 	.word	0x200011e8
 8007310:	200011d4 	.word	0x200011d4
 8007314:	200011c8 	.word	0x200011c8
 8007318:	20000cf0 	.word	0x20000cf0
 800731c:	20000cec 	.word	0x20000cec

08007320 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b084      	sub	sp, #16
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d10b      	bne.n	8007348 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007334:	f383 8811 	msr	BASEPRI, r3
 8007338:	f3bf 8f6f 	isb	sy
 800733c:	f3bf 8f4f 	dsb	sy
 8007340:	60fb      	str	r3, [r7, #12]
}
 8007342:	bf00      	nop
 8007344:	bf00      	nop
 8007346:	e7fd      	b.n	8007344 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007348:	4b07      	ldr	r3, [pc, #28]	@ (8007368 <vTaskPlaceOnEventList+0x48>)
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	3318      	adds	r3, #24
 800734e:	4619      	mov	r1, r3
 8007350:	6878      	ldr	r0, [r7, #4]
 8007352:	f7fe fe34 	bl	8005fbe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007356:	2101      	movs	r1, #1
 8007358:	6838      	ldr	r0, [r7, #0]
 800735a:	f000 fb61 	bl	8007a20 <prvAddCurrentTaskToDelayedList>
}
 800735e:	bf00      	nop
 8007360:	3710      	adds	r7, #16
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}
 8007366:	bf00      	nop
 8007368:	20000cec 	.word	0x20000cec

0800736c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800736c:	b580      	push	{r7, lr}
 800736e:	b086      	sub	sp, #24
 8007370:	af00      	add	r7, sp, #0
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d10b      	bne.n	8007396 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800737e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007382:	f383 8811 	msr	BASEPRI, r3
 8007386:	f3bf 8f6f 	isb	sy
 800738a:	f3bf 8f4f 	dsb	sy
 800738e:	617b      	str	r3, [r7, #20]
}
 8007390:	bf00      	nop
 8007392:	bf00      	nop
 8007394:	e7fd      	b.n	8007392 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007396:	4b0a      	ldr	r3, [pc, #40]	@ (80073c0 <vTaskPlaceOnEventListRestricted+0x54>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	3318      	adds	r3, #24
 800739c:	4619      	mov	r1, r3
 800739e:	68f8      	ldr	r0, [r7, #12]
 80073a0:	f7fe fde9 	bl	8005f76 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d002      	beq.n	80073b0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80073aa:	f04f 33ff 	mov.w	r3, #4294967295
 80073ae:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80073b0:	6879      	ldr	r1, [r7, #4]
 80073b2:	68b8      	ldr	r0, [r7, #8]
 80073b4:	f000 fb34 	bl	8007a20 <prvAddCurrentTaskToDelayedList>
	}
 80073b8:	bf00      	nop
 80073ba:	3718      	adds	r7, #24
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}
 80073c0:	20000cec 	.word	0x20000cec

080073c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b086      	sub	sp, #24
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	68db      	ldr	r3, [r3, #12]
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d10b      	bne.n	80073f2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80073da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073de:	f383 8811 	msr	BASEPRI, r3
 80073e2:	f3bf 8f6f 	isb	sy
 80073e6:	f3bf 8f4f 	dsb	sy
 80073ea:	60fb      	str	r3, [r7, #12]
}
 80073ec:	bf00      	nop
 80073ee:	bf00      	nop
 80073f0:	e7fd      	b.n	80073ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	3318      	adds	r3, #24
 80073f6:	4618      	mov	r0, r3
 80073f8:	f7fe fe1a 	bl	8006030 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80073fc:	4b1d      	ldr	r3, [pc, #116]	@ (8007474 <xTaskRemoveFromEventList+0xb0>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d11d      	bne.n	8007440 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	3304      	adds	r3, #4
 8007408:	4618      	mov	r0, r3
 800740a:	f7fe fe11 	bl	8006030 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007412:	4b19      	ldr	r3, [pc, #100]	@ (8007478 <xTaskRemoveFromEventList+0xb4>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	429a      	cmp	r2, r3
 8007418:	d903      	bls.n	8007422 <xTaskRemoveFromEventList+0x5e>
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800741e:	4a16      	ldr	r2, [pc, #88]	@ (8007478 <xTaskRemoveFromEventList+0xb4>)
 8007420:	6013      	str	r3, [r2, #0]
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007426:	4613      	mov	r3, r2
 8007428:	009b      	lsls	r3, r3, #2
 800742a:	4413      	add	r3, r2
 800742c:	009b      	lsls	r3, r3, #2
 800742e:	4a13      	ldr	r2, [pc, #76]	@ (800747c <xTaskRemoveFromEventList+0xb8>)
 8007430:	441a      	add	r2, r3
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	3304      	adds	r3, #4
 8007436:	4619      	mov	r1, r3
 8007438:	4610      	mov	r0, r2
 800743a:	f7fe fd9c 	bl	8005f76 <vListInsertEnd>
 800743e:	e005      	b.n	800744c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	3318      	adds	r3, #24
 8007444:	4619      	mov	r1, r3
 8007446:	480e      	ldr	r0, [pc, #56]	@ (8007480 <xTaskRemoveFromEventList+0xbc>)
 8007448:	f7fe fd95 	bl	8005f76 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007450:	4b0c      	ldr	r3, [pc, #48]	@ (8007484 <xTaskRemoveFromEventList+0xc0>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007456:	429a      	cmp	r2, r3
 8007458:	d905      	bls.n	8007466 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800745a:	2301      	movs	r3, #1
 800745c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800745e:	4b0a      	ldr	r3, [pc, #40]	@ (8007488 <xTaskRemoveFromEventList+0xc4>)
 8007460:	2201      	movs	r2, #1
 8007462:	601a      	str	r2, [r3, #0]
 8007464:	e001      	b.n	800746a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007466:	2300      	movs	r3, #0
 8007468:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800746a:	697b      	ldr	r3, [r7, #20]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3718      	adds	r7, #24
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}
 8007474:	200011e8 	.word	0x200011e8
 8007478:	200011c8 	.word	0x200011c8
 800747c:	20000cf0 	.word	0x20000cf0
 8007480:	20001180 	.word	0x20001180
 8007484:	20000cec 	.word	0x20000cec
 8007488:	200011d4 	.word	0x200011d4

0800748c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800748c:	b480      	push	{r7}
 800748e:	b083      	sub	sp, #12
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007494:	4b06      	ldr	r3, [pc, #24]	@ (80074b0 <vTaskInternalSetTimeOutState+0x24>)
 8007496:	681a      	ldr	r2, [r3, #0]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800749c:	4b05      	ldr	r3, [pc, #20]	@ (80074b4 <vTaskInternalSetTimeOutState+0x28>)
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	605a      	str	r2, [r3, #4]
}
 80074a4:	bf00      	nop
 80074a6:	370c      	adds	r7, #12
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr
 80074b0:	200011d8 	.word	0x200011d8
 80074b4:	200011c4 	.word	0x200011c4

080074b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b088      	sub	sp, #32
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d10b      	bne.n	80074e0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80074c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074cc:	f383 8811 	msr	BASEPRI, r3
 80074d0:	f3bf 8f6f 	isb	sy
 80074d4:	f3bf 8f4f 	dsb	sy
 80074d8:	613b      	str	r3, [r7, #16]
}
 80074da:	bf00      	nop
 80074dc:	bf00      	nop
 80074de:	e7fd      	b.n	80074dc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d10b      	bne.n	80074fe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80074e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ea:	f383 8811 	msr	BASEPRI, r3
 80074ee:	f3bf 8f6f 	isb	sy
 80074f2:	f3bf 8f4f 	dsb	sy
 80074f6:	60fb      	str	r3, [r7, #12]
}
 80074f8:	bf00      	nop
 80074fa:	bf00      	nop
 80074fc:	e7fd      	b.n	80074fa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80074fe:	f000 ff6b 	bl	80083d8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007502:	4b1d      	ldr	r3, [pc, #116]	@ (8007578 <xTaskCheckForTimeOut+0xc0>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	69ba      	ldr	r2, [r7, #24]
 800750e:	1ad3      	subs	r3, r2, r3
 8007510:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800751a:	d102      	bne.n	8007522 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800751c:	2300      	movs	r3, #0
 800751e:	61fb      	str	r3, [r7, #28]
 8007520:	e023      	b.n	800756a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	4b15      	ldr	r3, [pc, #84]	@ (800757c <xTaskCheckForTimeOut+0xc4>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	429a      	cmp	r2, r3
 800752c:	d007      	beq.n	800753e <xTaskCheckForTimeOut+0x86>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	69ba      	ldr	r2, [r7, #24]
 8007534:	429a      	cmp	r2, r3
 8007536:	d302      	bcc.n	800753e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007538:	2301      	movs	r3, #1
 800753a:	61fb      	str	r3, [r7, #28]
 800753c:	e015      	b.n	800756a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	697a      	ldr	r2, [r7, #20]
 8007544:	429a      	cmp	r2, r3
 8007546:	d20b      	bcs.n	8007560 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	681a      	ldr	r2, [r3, #0]
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	1ad2      	subs	r2, r2, r3
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007554:	6878      	ldr	r0, [r7, #4]
 8007556:	f7ff ff99 	bl	800748c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800755a:	2300      	movs	r3, #0
 800755c:	61fb      	str	r3, [r7, #28]
 800755e:	e004      	b.n	800756a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	2200      	movs	r2, #0
 8007564:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007566:	2301      	movs	r3, #1
 8007568:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800756a:	f000 ff67 	bl	800843c <vPortExitCritical>

	return xReturn;
 800756e:	69fb      	ldr	r3, [r7, #28]
}
 8007570:	4618      	mov	r0, r3
 8007572:	3720      	adds	r7, #32
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}
 8007578:	200011c4 	.word	0x200011c4
 800757c:	200011d8 	.word	0x200011d8

08007580 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007580:	b480      	push	{r7}
 8007582:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007584:	4b03      	ldr	r3, [pc, #12]	@ (8007594 <vTaskMissedYield+0x14>)
 8007586:	2201      	movs	r2, #1
 8007588:	601a      	str	r2, [r3, #0]
}
 800758a:	bf00      	nop
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr
 8007594:	200011d4 	.word	0x200011d4

08007598 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b082      	sub	sp, #8
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80075a0:	f000 f852 	bl	8007648 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80075a4:	4b06      	ldr	r3, [pc, #24]	@ (80075c0 <prvIdleTask+0x28>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d9f9      	bls.n	80075a0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80075ac:	4b05      	ldr	r3, [pc, #20]	@ (80075c4 <prvIdleTask+0x2c>)
 80075ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075b2:	601a      	str	r2, [r3, #0]
 80075b4:	f3bf 8f4f 	dsb	sy
 80075b8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80075bc:	e7f0      	b.n	80075a0 <prvIdleTask+0x8>
 80075be:	bf00      	nop
 80075c0:	20000cf0 	.word	0x20000cf0
 80075c4:	e000ed04 	.word	0xe000ed04

080075c8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b082      	sub	sp, #8
 80075cc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075ce:	2300      	movs	r3, #0
 80075d0:	607b      	str	r3, [r7, #4]
 80075d2:	e00c      	b.n	80075ee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	4613      	mov	r3, r2
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	4413      	add	r3, r2
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	4a12      	ldr	r2, [pc, #72]	@ (8007628 <prvInitialiseTaskLists+0x60>)
 80075e0:	4413      	add	r3, r2
 80075e2:	4618      	mov	r0, r3
 80075e4:	f7fe fc9a 	bl	8005f1c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	3301      	adds	r3, #1
 80075ec:	607b      	str	r3, [r7, #4]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2b37      	cmp	r3, #55	@ 0x37
 80075f2:	d9ef      	bls.n	80075d4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80075f4:	480d      	ldr	r0, [pc, #52]	@ (800762c <prvInitialiseTaskLists+0x64>)
 80075f6:	f7fe fc91 	bl	8005f1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80075fa:	480d      	ldr	r0, [pc, #52]	@ (8007630 <prvInitialiseTaskLists+0x68>)
 80075fc:	f7fe fc8e 	bl	8005f1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007600:	480c      	ldr	r0, [pc, #48]	@ (8007634 <prvInitialiseTaskLists+0x6c>)
 8007602:	f7fe fc8b 	bl	8005f1c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007606:	480c      	ldr	r0, [pc, #48]	@ (8007638 <prvInitialiseTaskLists+0x70>)
 8007608:	f7fe fc88 	bl	8005f1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800760c:	480b      	ldr	r0, [pc, #44]	@ (800763c <prvInitialiseTaskLists+0x74>)
 800760e:	f7fe fc85 	bl	8005f1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007612:	4b0b      	ldr	r3, [pc, #44]	@ (8007640 <prvInitialiseTaskLists+0x78>)
 8007614:	4a05      	ldr	r2, [pc, #20]	@ (800762c <prvInitialiseTaskLists+0x64>)
 8007616:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007618:	4b0a      	ldr	r3, [pc, #40]	@ (8007644 <prvInitialiseTaskLists+0x7c>)
 800761a:	4a05      	ldr	r2, [pc, #20]	@ (8007630 <prvInitialiseTaskLists+0x68>)
 800761c:	601a      	str	r2, [r3, #0]
}
 800761e:	bf00      	nop
 8007620:	3708      	adds	r7, #8
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	20000cf0 	.word	0x20000cf0
 800762c:	20001150 	.word	0x20001150
 8007630:	20001164 	.word	0x20001164
 8007634:	20001180 	.word	0x20001180
 8007638:	20001194 	.word	0x20001194
 800763c:	200011ac 	.word	0x200011ac
 8007640:	20001178 	.word	0x20001178
 8007644:	2000117c 	.word	0x2000117c

08007648 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007648:	b580      	push	{r7, lr}
 800764a:	b082      	sub	sp, #8
 800764c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800764e:	e019      	b.n	8007684 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007650:	f000 fec2 	bl	80083d8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007654:	4b10      	ldr	r3, [pc, #64]	@ (8007698 <prvCheckTasksWaitingTermination+0x50>)
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	68db      	ldr	r3, [r3, #12]
 800765a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	3304      	adds	r3, #4
 8007660:	4618      	mov	r0, r3
 8007662:	f7fe fce5 	bl	8006030 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007666:	4b0d      	ldr	r3, [pc, #52]	@ (800769c <prvCheckTasksWaitingTermination+0x54>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	3b01      	subs	r3, #1
 800766c:	4a0b      	ldr	r2, [pc, #44]	@ (800769c <prvCheckTasksWaitingTermination+0x54>)
 800766e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007670:	4b0b      	ldr	r3, [pc, #44]	@ (80076a0 <prvCheckTasksWaitingTermination+0x58>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	3b01      	subs	r3, #1
 8007676:	4a0a      	ldr	r2, [pc, #40]	@ (80076a0 <prvCheckTasksWaitingTermination+0x58>)
 8007678:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800767a:	f000 fedf 	bl	800843c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800767e:	6878      	ldr	r0, [r7, #4]
 8007680:	f000 f810 	bl	80076a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007684:	4b06      	ldr	r3, [pc, #24]	@ (80076a0 <prvCheckTasksWaitingTermination+0x58>)
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1e1      	bne.n	8007650 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800768c:	bf00      	nop
 800768e:	bf00      	nop
 8007690:	3708      	adds	r7, #8
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}
 8007696:	bf00      	nop
 8007698:	20001194 	.word	0x20001194
 800769c:	200011c0 	.word	0x200011c0
 80076a0:	200011a8 	.word	0x200011a8

080076a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b084      	sub	sp, #16
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d108      	bne.n	80076c8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80076ba:	4618      	mov	r0, r3
 80076bc:	f001 f87c 	bl	80087b8 <vPortFree>
				vPortFree( pxTCB );
 80076c0:	6878      	ldr	r0, [r7, #4]
 80076c2:	f001 f879 	bl	80087b8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80076c6:	e019      	b.n	80076fc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80076ce:	2b01      	cmp	r3, #1
 80076d0:	d103      	bne.n	80076da <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f001 f870 	bl	80087b8 <vPortFree>
	}
 80076d8:	e010      	b.n	80076fc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80076e0:	2b02      	cmp	r3, #2
 80076e2:	d00b      	beq.n	80076fc <prvDeleteTCB+0x58>
	__asm volatile
 80076e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e8:	f383 8811 	msr	BASEPRI, r3
 80076ec:	f3bf 8f6f 	isb	sy
 80076f0:	f3bf 8f4f 	dsb	sy
 80076f4:	60fb      	str	r3, [r7, #12]
}
 80076f6:	bf00      	nop
 80076f8:	bf00      	nop
 80076fa:	e7fd      	b.n	80076f8 <prvDeleteTCB+0x54>
	}
 80076fc:	bf00      	nop
 80076fe:	3710      	adds	r7, #16
 8007700:	46bd      	mov	sp, r7
 8007702:	bd80      	pop	{r7, pc}

08007704 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007704:	b480      	push	{r7}
 8007706:	b083      	sub	sp, #12
 8007708:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800770a:	4b0c      	ldr	r3, [pc, #48]	@ (800773c <prvResetNextTaskUnblockTime+0x38>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d104      	bne.n	800771e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007714:	4b0a      	ldr	r3, [pc, #40]	@ (8007740 <prvResetNextTaskUnblockTime+0x3c>)
 8007716:	f04f 32ff 	mov.w	r2, #4294967295
 800771a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800771c:	e008      	b.n	8007730 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800771e:	4b07      	ldr	r3, [pc, #28]	@ (800773c <prvResetNextTaskUnblockTime+0x38>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	4a04      	ldr	r2, [pc, #16]	@ (8007740 <prvResetNextTaskUnblockTime+0x3c>)
 800772e:	6013      	str	r3, [r2, #0]
}
 8007730:	bf00      	nop
 8007732:	370c      	adds	r7, #12
 8007734:	46bd      	mov	sp, r7
 8007736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773a:	4770      	bx	lr
 800773c:	20001178 	.word	0x20001178
 8007740:	200011e0 	.word	0x200011e0

08007744 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007744:	b480      	push	{r7}
 8007746:	b083      	sub	sp, #12
 8007748:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800774a:	4b0b      	ldr	r3, [pc, #44]	@ (8007778 <xTaskGetSchedulerState+0x34>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d102      	bne.n	8007758 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007752:	2301      	movs	r3, #1
 8007754:	607b      	str	r3, [r7, #4]
 8007756:	e008      	b.n	800776a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007758:	4b08      	ldr	r3, [pc, #32]	@ (800777c <xTaskGetSchedulerState+0x38>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d102      	bne.n	8007766 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007760:	2302      	movs	r3, #2
 8007762:	607b      	str	r3, [r7, #4]
 8007764:	e001      	b.n	800776a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007766:	2300      	movs	r3, #0
 8007768:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800776a:	687b      	ldr	r3, [r7, #4]
	}
 800776c:	4618      	mov	r0, r3
 800776e:	370c      	adds	r7, #12
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr
 8007778:	200011cc 	.word	0x200011cc
 800777c:	200011e8 	.word	0x200011e8

08007780 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007780:	b580      	push	{r7, lr}
 8007782:	b086      	sub	sp, #24
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800778c:	2300      	movs	r3, #0
 800778e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2b00      	cmp	r3, #0
 8007794:	d058      	beq.n	8007848 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007796:	4b2f      	ldr	r3, [pc, #188]	@ (8007854 <xTaskPriorityDisinherit+0xd4>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	693a      	ldr	r2, [r7, #16]
 800779c:	429a      	cmp	r2, r3
 800779e:	d00b      	beq.n	80077b8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80077a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a4:	f383 8811 	msr	BASEPRI, r3
 80077a8:	f3bf 8f6f 	isb	sy
 80077ac:	f3bf 8f4f 	dsb	sy
 80077b0:	60fb      	str	r3, [r7, #12]
}
 80077b2:	bf00      	nop
 80077b4:	bf00      	nop
 80077b6:	e7fd      	b.n	80077b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d10b      	bne.n	80077d8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80077c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c4:	f383 8811 	msr	BASEPRI, r3
 80077c8:	f3bf 8f6f 	isb	sy
 80077cc:	f3bf 8f4f 	dsb	sy
 80077d0:	60bb      	str	r3, [r7, #8]
}
 80077d2:	bf00      	nop
 80077d4:	bf00      	nop
 80077d6:	e7fd      	b.n	80077d4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077dc:	1e5a      	subs	r2, r3, #1
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80077ea:	429a      	cmp	r2, r3
 80077ec:	d02c      	beq.n	8007848 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d128      	bne.n	8007848 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	3304      	adds	r3, #4
 80077fa:	4618      	mov	r0, r3
 80077fc:	f7fe fc18 	bl	8006030 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007808:	693b      	ldr	r3, [r7, #16]
 800780a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800780c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007810:	693b      	ldr	r3, [r7, #16]
 8007812:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007818:	4b0f      	ldr	r3, [pc, #60]	@ (8007858 <xTaskPriorityDisinherit+0xd8>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	429a      	cmp	r2, r3
 800781e:	d903      	bls.n	8007828 <xTaskPriorityDisinherit+0xa8>
 8007820:	693b      	ldr	r3, [r7, #16]
 8007822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007824:	4a0c      	ldr	r2, [pc, #48]	@ (8007858 <xTaskPriorityDisinherit+0xd8>)
 8007826:	6013      	str	r3, [r2, #0]
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800782c:	4613      	mov	r3, r2
 800782e:	009b      	lsls	r3, r3, #2
 8007830:	4413      	add	r3, r2
 8007832:	009b      	lsls	r3, r3, #2
 8007834:	4a09      	ldr	r2, [pc, #36]	@ (800785c <xTaskPriorityDisinherit+0xdc>)
 8007836:	441a      	add	r2, r3
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	3304      	adds	r3, #4
 800783c:	4619      	mov	r1, r3
 800783e:	4610      	mov	r0, r2
 8007840:	f7fe fb99 	bl	8005f76 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007844:	2301      	movs	r3, #1
 8007846:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007848:	697b      	ldr	r3, [r7, #20]
	}
 800784a:	4618      	mov	r0, r3
 800784c:	3718      	adds	r7, #24
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	20000cec 	.word	0x20000cec
 8007858:	200011c8 	.word	0x200011c8
 800785c:	20000cf0 	.word	0x20000cf0

08007860 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007860:	b580      	push	{r7, lr}
 8007862:	b08e      	sub	sp, #56	@ 0x38
 8007864:	af00      	add	r7, sp, #0
 8007866:	60f8      	str	r0, [r7, #12]
 8007868:	60b9      	str	r1, [r7, #8]
 800786a:	603b      	str	r3, [r7, #0]
 800786c:	4613      	mov	r3, r2
 800786e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8007870:	2301      	movs	r3, #1
 8007872:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2b00      	cmp	r3, #0
 8007878:	d10b      	bne.n	8007892 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800787a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800787e:	f383 8811 	msr	BASEPRI, r3
 8007882:	f3bf 8f6f 	isb	sy
 8007886:	f3bf 8f4f 	dsb	sy
 800788a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800788c:	bf00      	nop
 800788e:	bf00      	nop
 8007890:	e7fd      	b.n	800788e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007892:	f000 fe81 	bl	8008598 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800789a:	f3ef 8211 	mrs	r2, BASEPRI
 800789e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078a2:	f383 8811 	msr	BASEPRI, r3
 80078a6:	f3bf 8f6f 	isb	sy
 80078aa:	f3bf 8f4f 	dsb	sy
 80078ae:	623a      	str	r2, [r7, #32]
 80078b0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80078b2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80078b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d003      	beq.n	80078c4 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80078bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078be:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80078c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80078ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80078ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d0:	2202      	movs	r2, #2
 80078d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 80078d6:	79fb      	ldrb	r3, [r7, #7]
 80078d8:	2b04      	cmp	r3, #4
 80078da:	d829      	bhi.n	8007930 <xTaskGenericNotifyFromISR+0xd0>
 80078dc:	a201      	add	r2, pc, #4	@ (adr r2, 80078e4 <xTaskGenericNotifyFromISR+0x84>)
 80078de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078e2:	bf00      	nop
 80078e4:	08007953 	.word	0x08007953
 80078e8:	080078f9 	.word	0x080078f9
 80078ec:	08007907 	.word	0x08007907
 80078f0:	08007913 	.word	0x08007913
 80078f4:	0800791b 	.word	0x0800791b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80078f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078fa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	431a      	orrs	r2, r3
 8007900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007902:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8007904:	e028      	b.n	8007958 <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007908:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800790a:	1c5a      	adds	r2, r3, #1
 800790c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800790e:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8007910:	e022      	b.n	8007958 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8007912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007914:	68ba      	ldr	r2, [r7, #8]
 8007916:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8007918:	e01e      	b.n	8007958 <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800791a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800791e:	2b02      	cmp	r3, #2
 8007920:	d003      	beq.n	800792a <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8007922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007924:	68ba      	ldr	r2, [r7, #8]
 8007926:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8007928:	e016      	b.n	8007958 <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 800792a:	2300      	movs	r3, #0
 800792c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800792e:	e013      	b.n	8007958 <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8007930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007938:	d00d      	beq.n	8007956 <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 800793a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800793e:	f383 8811 	msr	BASEPRI, r3
 8007942:	f3bf 8f6f 	isb	sy
 8007946:	f3bf 8f4f 	dsb	sy
 800794a:	61bb      	str	r3, [r7, #24]
}
 800794c:	bf00      	nop
 800794e:	bf00      	nop
 8007950:	e7fd      	b.n	800794e <xTaskGenericNotifyFromISR+0xee>
					break;
 8007952:	bf00      	nop
 8007954:	e000      	b.n	8007958 <xTaskGenericNotifyFromISR+0xf8>
					break;
 8007956:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007958:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800795c:	2b01      	cmp	r3, #1
 800795e:	d147      	bne.n	80079f0 <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007964:	2b00      	cmp	r3, #0
 8007966:	d00b      	beq.n	8007980 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 8007968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796c:	f383 8811 	msr	BASEPRI, r3
 8007970:	f3bf 8f6f 	isb	sy
 8007974:	f3bf 8f4f 	dsb	sy
 8007978:	617b      	str	r3, [r7, #20]
}
 800797a:	bf00      	nop
 800797c:	bf00      	nop
 800797e:	e7fd      	b.n	800797c <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007980:	4b21      	ldr	r3, [pc, #132]	@ (8007a08 <xTaskGenericNotifyFromISR+0x1a8>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d11d      	bne.n	80079c4 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798a:	3304      	adds	r3, #4
 800798c:	4618      	mov	r0, r3
 800798e:	f7fe fb4f 	bl	8006030 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007992:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007994:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007996:	4b1d      	ldr	r3, [pc, #116]	@ (8007a0c <xTaskGenericNotifyFromISR+0x1ac>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	429a      	cmp	r2, r3
 800799c:	d903      	bls.n	80079a6 <xTaskGenericNotifyFromISR+0x146>
 800799e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079a2:	4a1a      	ldr	r2, [pc, #104]	@ (8007a0c <xTaskGenericNotifyFromISR+0x1ac>)
 80079a4:	6013      	str	r3, [r2, #0]
 80079a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079aa:	4613      	mov	r3, r2
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	4413      	add	r3, r2
 80079b0:	009b      	lsls	r3, r3, #2
 80079b2:	4a17      	ldr	r2, [pc, #92]	@ (8007a10 <xTaskGenericNotifyFromISR+0x1b0>)
 80079b4:	441a      	add	r2, r3
 80079b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b8:	3304      	adds	r3, #4
 80079ba:	4619      	mov	r1, r3
 80079bc:	4610      	mov	r0, r2
 80079be:	f7fe fada 	bl	8005f76 <vListInsertEnd>
 80079c2:	e005      	b.n	80079d0 <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80079c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079c6:	3318      	adds	r3, #24
 80079c8:	4619      	mov	r1, r3
 80079ca:	4812      	ldr	r0, [pc, #72]	@ (8007a14 <xTaskGenericNotifyFromISR+0x1b4>)
 80079cc:	f7fe fad3 	bl	8005f76 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80079d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079d4:	4b10      	ldr	r3, [pc, #64]	@ (8007a18 <xTaskGenericNotifyFromISR+0x1b8>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079da:	429a      	cmp	r2, r3
 80079dc:	d908      	bls.n	80079f0 <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 80079de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d002      	beq.n	80079ea <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 80079e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079e6:	2201      	movs	r2, #1
 80079e8:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 80079ea:	4b0c      	ldr	r3, [pc, #48]	@ (8007a1c <xTaskGenericNotifyFromISR+0x1bc>)
 80079ec:	2201      	movs	r2, #1
 80079ee:	601a      	str	r2, [r3, #0]
 80079f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079f2:	613b      	str	r3, [r7, #16]
	__asm volatile
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	f383 8811 	msr	BASEPRI, r3
}
 80079fa:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 80079fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3738      	adds	r7, #56	@ 0x38
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}
 8007a06:	bf00      	nop
 8007a08:	200011e8 	.word	0x200011e8
 8007a0c:	200011c8 	.word	0x200011c8
 8007a10:	20000cf0 	.word	0x20000cf0
 8007a14:	20001180 	.word	0x20001180
 8007a18:	20000cec 	.word	0x20000cec
 8007a1c:	200011d4 	.word	0x200011d4

08007a20 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b084      	sub	sp, #16
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
 8007a28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007a2a:	4b21      	ldr	r3, [pc, #132]	@ (8007ab0 <prvAddCurrentTaskToDelayedList+0x90>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a30:	4b20      	ldr	r3, [pc, #128]	@ (8007ab4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	3304      	adds	r3, #4
 8007a36:	4618      	mov	r0, r3
 8007a38:	f7fe fafa 	bl	8006030 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a42:	d10a      	bne.n	8007a5a <prvAddCurrentTaskToDelayedList+0x3a>
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d007      	beq.n	8007a5a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a4a:	4b1a      	ldr	r3, [pc, #104]	@ (8007ab4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	3304      	adds	r3, #4
 8007a50:	4619      	mov	r1, r3
 8007a52:	4819      	ldr	r0, [pc, #100]	@ (8007ab8 <prvAddCurrentTaskToDelayedList+0x98>)
 8007a54:	f7fe fa8f 	bl	8005f76 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007a58:	e026      	b.n	8007aa8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007a5a:	68fa      	ldr	r2, [r7, #12]
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4413      	add	r3, r2
 8007a60:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007a62:	4b14      	ldr	r3, [pc, #80]	@ (8007ab4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	68ba      	ldr	r2, [r7, #8]
 8007a68:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007a6a:	68ba      	ldr	r2, [r7, #8]
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d209      	bcs.n	8007a86 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a72:	4b12      	ldr	r3, [pc, #72]	@ (8007abc <prvAddCurrentTaskToDelayedList+0x9c>)
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	4b0f      	ldr	r3, [pc, #60]	@ (8007ab4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	3304      	adds	r3, #4
 8007a7c:	4619      	mov	r1, r3
 8007a7e:	4610      	mov	r0, r2
 8007a80:	f7fe fa9d 	bl	8005fbe <vListInsert>
}
 8007a84:	e010      	b.n	8007aa8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007a86:	4b0e      	ldr	r3, [pc, #56]	@ (8007ac0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8007ab4 <prvAddCurrentTaskToDelayedList+0x94>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	3304      	adds	r3, #4
 8007a90:	4619      	mov	r1, r3
 8007a92:	4610      	mov	r0, r2
 8007a94:	f7fe fa93 	bl	8005fbe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007a98:	4b0a      	ldr	r3, [pc, #40]	@ (8007ac4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68ba      	ldr	r2, [r7, #8]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d202      	bcs.n	8007aa8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007aa2:	4a08      	ldr	r2, [pc, #32]	@ (8007ac4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	6013      	str	r3, [r2, #0]
}
 8007aa8:	bf00      	nop
 8007aaa:	3710      	adds	r7, #16
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}
 8007ab0:	200011c4 	.word	0x200011c4
 8007ab4:	20000cec 	.word	0x20000cec
 8007ab8:	200011ac 	.word	0x200011ac
 8007abc:	2000117c 	.word	0x2000117c
 8007ac0:	20001178 	.word	0x20001178
 8007ac4:	200011e0 	.word	0x200011e0

08007ac8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007ac8:	b580      	push	{r7, lr}
 8007aca:	b08a      	sub	sp, #40	@ 0x28
 8007acc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007ad2:	f000 fb13 	bl	80080fc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007ad6:	4b1d      	ldr	r3, [pc, #116]	@ (8007b4c <xTimerCreateTimerTask+0x84>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d021      	beq.n	8007b22 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007ae6:	1d3a      	adds	r2, r7, #4
 8007ae8:	f107 0108 	add.w	r1, r7, #8
 8007aec:	f107 030c 	add.w	r3, r7, #12
 8007af0:	4618      	mov	r0, r3
 8007af2:	f7fe f9f9 	bl	8005ee8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007af6:	6879      	ldr	r1, [r7, #4]
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	68fa      	ldr	r2, [r7, #12]
 8007afc:	9202      	str	r2, [sp, #8]
 8007afe:	9301      	str	r3, [sp, #4]
 8007b00:	2302      	movs	r3, #2
 8007b02:	9300      	str	r3, [sp, #0]
 8007b04:	2300      	movs	r3, #0
 8007b06:	460a      	mov	r2, r1
 8007b08:	4911      	ldr	r1, [pc, #68]	@ (8007b50 <xTimerCreateTimerTask+0x88>)
 8007b0a:	4812      	ldr	r0, [pc, #72]	@ (8007b54 <xTimerCreateTimerTask+0x8c>)
 8007b0c:	f7fe fff0 	bl	8006af0 <xTaskCreateStatic>
 8007b10:	4603      	mov	r3, r0
 8007b12:	4a11      	ldr	r2, [pc, #68]	@ (8007b58 <xTimerCreateTimerTask+0x90>)
 8007b14:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007b16:	4b10      	ldr	r3, [pc, #64]	@ (8007b58 <xTimerCreateTimerTask+0x90>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d001      	beq.n	8007b22 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d10b      	bne.n	8007b40 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b2c:	f383 8811 	msr	BASEPRI, r3
 8007b30:	f3bf 8f6f 	isb	sy
 8007b34:	f3bf 8f4f 	dsb	sy
 8007b38:	613b      	str	r3, [r7, #16]
}
 8007b3a:	bf00      	nop
 8007b3c:	bf00      	nop
 8007b3e:	e7fd      	b.n	8007b3c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007b40:	697b      	ldr	r3, [r7, #20]
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3718      	adds	r7, #24
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	bf00      	nop
 8007b4c:	2000121c 	.word	0x2000121c
 8007b50:	0800c554 	.word	0x0800c554
 8007b54:	08007c95 	.word	0x08007c95
 8007b58:	20001220 	.word	0x20001220

08007b5c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b08a      	sub	sp, #40	@ 0x28
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	60b9      	str	r1, [r7, #8]
 8007b66:	607a      	str	r2, [r7, #4]
 8007b68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d10b      	bne.n	8007b8c <xTimerGenericCommand+0x30>
	__asm volatile
 8007b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b78:	f383 8811 	msr	BASEPRI, r3
 8007b7c:	f3bf 8f6f 	isb	sy
 8007b80:	f3bf 8f4f 	dsb	sy
 8007b84:	623b      	str	r3, [r7, #32]
}
 8007b86:	bf00      	nop
 8007b88:	bf00      	nop
 8007b8a:	e7fd      	b.n	8007b88 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007b8c:	4b19      	ldr	r3, [pc, #100]	@ (8007bf4 <xTimerGenericCommand+0x98>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d02a      	beq.n	8007bea <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007b94:	68bb      	ldr	r3, [r7, #8]
 8007b96:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007ba0:	68bb      	ldr	r3, [r7, #8]
 8007ba2:	2b05      	cmp	r3, #5
 8007ba4:	dc18      	bgt.n	8007bd8 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007ba6:	f7ff fdcd 	bl	8007744 <xTaskGetSchedulerState>
 8007baa:	4603      	mov	r3, r0
 8007bac:	2b02      	cmp	r3, #2
 8007bae:	d109      	bne.n	8007bc4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007bb0:	4b10      	ldr	r3, [pc, #64]	@ (8007bf4 <xTimerGenericCommand+0x98>)
 8007bb2:	6818      	ldr	r0, [r3, #0]
 8007bb4:	f107 0110 	add.w	r1, r7, #16
 8007bb8:	2300      	movs	r3, #0
 8007bba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bbc:	f7fe fba8 	bl	8006310 <xQueueGenericSend>
 8007bc0:	6278      	str	r0, [r7, #36]	@ 0x24
 8007bc2:	e012      	b.n	8007bea <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8007bf4 <xTimerGenericCommand+0x98>)
 8007bc6:	6818      	ldr	r0, [r3, #0]
 8007bc8:	f107 0110 	add.w	r1, r7, #16
 8007bcc:	2300      	movs	r3, #0
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f7fe fb9e 	bl	8006310 <xQueueGenericSend>
 8007bd4:	6278      	str	r0, [r7, #36]	@ 0x24
 8007bd6:	e008      	b.n	8007bea <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007bd8:	4b06      	ldr	r3, [pc, #24]	@ (8007bf4 <xTimerGenericCommand+0x98>)
 8007bda:	6818      	ldr	r0, [r3, #0]
 8007bdc:	f107 0110 	add.w	r1, r7, #16
 8007be0:	2300      	movs	r3, #0
 8007be2:	683a      	ldr	r2, [r7, #0]
 8007be4:	f7fe fc96 	bl	8006514 <xQueueGenericSendFromISR>
 8007be8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3728      	adds	r7, #40	@ 0x28
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	bd80      	pop	{r7, pc}
 8007bf4:	2000121c 	.word	0x2000121c

08007bf8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b088      	sub	sp, #32
 8007bfc:	af02      	add	r7, sp, #8
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c02:	4b23      	ldr	r3, [pc, #140]	@ (8007c90 <prvProcessExpiredTimer+0x98>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	68db      	ldr	r3, [r3, #12]
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	3304      	adds	r3, #4
 8007c10:	4618      	mov	r0, r3
 8007c12:	f7fe fa0d 	bl	8006030 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c1c:	f003 0304 	and.w	r3, r3, #4
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d023      	beq.n	8007c6c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	699a      	ldr	r2, [r3, #24]
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	18d1      	adds	r1, r2, r3
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	683a      	ldr	r2, [r7, #0]
 8007c30:	6978      	ldr	r0, [r7, #20]
 8007c32:	f000 f8d5 	bl	8007de0 <prvInsertTimerInActiveList>
 8007c36:	4603      	mov	r3, r0
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d020      	beq.n	8007c7e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	9300      	str	r3, [sp, #0]
 8007c40:	2300      	movs	r3, #0
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	2100      	movs	r1, #0
 8007c46:	6978      	ldr	r0, [r7, #20]
 8007c48:	f7ff ff88 	bl	8007b5c <xTimerGenericCommand>
 8007c4c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d114      	bne.n	8007c7e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c58:	f383 8811 	msr	BASEPRI, r3
 8007c5c:	f3bf 8f6f 	isb	sy
 8007c60:	f3bf 8f4f 	dsb	sy
 8007c64:	60fb      	str	r3, [r7, #12]
}
 8007c66:	bf00      	nop
 8007c68:	bf00      	nop
 8007c6a:	e7fd      	b.n	8007c68 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c72:	f023 0301 	bic.w	r3, r3, #1
 8007c76:	b2da      	uxtb	r2, r3
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	6a1b      	ldr	r3, [r3, #32]
 8007c82:	6978      	ldr	r0, [r7, #20]
 8007c84:	4798      	blx	r3
}
 8007c86:	bf00      	nop
 8007c88:	3718      	adds	r7, #24
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	20001214 	.word	0x20001214

08007c94 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007c9c:	f107 0308 	add.w	r3, r7, #8
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f000 f859 	bl	8007d58 <prvGetNextExpireTime>
 8007ca6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	4619      	mov	r1, r3
 8007cac:	68f8      	ldr	r0, [r7, #12]
 8007cae:	f000 f805 	bl	8007cbc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007cb2:	f000 f8d7 	bl	8007e64 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007cb6:	bf00      	nop
 8007cb8:	e7f0      	b.n	8007c9c <prvTimerTask+0x8>
	...

08007cbc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b084      	sub	sp, #16
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007cc6:	f7ff f957 	bl	8006f78 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007cca:	f107 0308 	add.w	r3, r7, #8
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f000 f866 	bl	8007da0 <prvSampleTimeNow>
 8007cd4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d130      	bne.n	8007d3e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d10a      	bne.n	8007cf8 <prvProcessTimerOrBlockTask+0x3c>
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	429a      	cmp	r2, r3
 8007ce8:	d806      	bhi.n	8007cf8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007cea:	f7ff f953 	bl	8006f94 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007cee:	68f9      	ldr	r1, [r7, #12]
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f7ff ff81 	bl	8007bf8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007cf6:	e024      	b.n	8007d42 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d008      	beq.n	8007d10 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007cfe:	4b13      	ldr	r3, [pc, #76]	@ (8007d4c <prvProcessTimerOrBlockTask+0x90>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d101      	bne.n	8007d0c <prvProcessTimerOrBlockTask+0x50>
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e000      	b.n	8007d0e <prvProcessTimerOrBlockTask+0x52>
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007d10:	4b0f      	ldr	r3, [pc, #60]	@ (8007d50 <prvProcessTimerOrBlockTask+0x94>)
 8007d12:	6818      	ldr	r0, [r3, #0]
 8007d14:	687a      	ldr	r2, [r7, #4]
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	1ad3      	subs	r3, r2, r3
 8007d1a:	683a      	ldr	r2, [r7, #0]
 8007d1c:	4619      	mov	r1, r3
 8007d1e:	f7fe feb3 	bl	8006a88 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007d22:	f7ff f937 	bl	8006f94 <xTaskResumeAll>
 8007d26:	4603      	mov	r3, r0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d10a      	bne.n	8007d42 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007d2c:	4b09      	ldr	r3, [pc, #36]	@ (8007d54 <prvProcessTimerOrBlockTask+0x98>)
 8007d2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d32:	601a      	str	r2, [r3, #0]
 8007d34:	f3bf 8f4f 	dsb	sy
 8007d38:	f3bf 8f6f 	isb	sy
}
 8007d3c:	e001      	b.n	8007d42 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007d3e:	f7ff f929 	bl	8006f94 <xTaskResumeAll>
}
 8007d42:	bf00      	nop
 8007d44:	3710      	adds	r7, #16
 8007d46:	46bd      	mov	sp, r7
 8007d48:	bd80      	pop	{r7, pc}
 8007d4a:	bf00      	nop
 8007d4c:	20001218 	.word	0x20001218
 8007d50:	2000121c 	.word	0x2000121c
 8007d54:	e000ed04 	.word	0xe000ed04

08007d58 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b085      	sub	sp, #20
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007d60:	4b0e      	ldr	r3, [pc, #56]	@ (8007d9c <prvGetNextExpireTime+0x44>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d101      	bne.n	8007d6e <prvGetNextExpireTime+0x16>
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	e000      	b.n	8007d70 <prvGetNextExpireTime+0x18>
 8007d6e:	2200      	movs	r2, #0
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d105      	bne.n	8007d88 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007d7c:	4b07      	ldr	r3, [pc, #28]	@ (8007d9c <prvGetNextExpireTime+0x44>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	68db      	ldr	r3, [r3, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	60fb      	str	r3, [r7, #12]
 8007d86:	e001      	b.n	8007d8c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3714      	adds	r7, #20
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr
 8007d9a:	bf00      	nop
 8007d9c:	20001214 	.word	0x20001214

08007da0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007da0:	b580      	push	{r7, lr}
 8007da2:	b084      	sub	sp, #16
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007da8:	f7ff f992 	bl	80070d0 <xTaskGetTickCount>
 8007dac:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007dae:	4b0b      	ldr	r3, [pc, #44]	@ (8007ddc <prvSampleTimeNow+0x3c>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	68fa      	ldr	r2, [r7, #12]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d205      	bcs.n	8007dc4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007db8:	f000 f93a 	bl	8008030 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	601a      	str	r2, [r3, #0]
 8007dc2:	e002      	b.n	8007dca <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007dca:	4a04      	ldr	r2, [pc, #16]	@ (8007ddc <prvSampleTimeNow+0x3c>)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}
 8007dda:	bf00      	nop
 8007ddc:	20001224 	.word	0x20001224

08007de0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b086      	sub	sp, #24
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	60f8      	str	r0, [r7, #12]
 8007de8:	60b9      	str	r1, [r7, #8]
 8007dea:	607a      	str	r2, [r7, #4]
 8007dec:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007dee:	2300      	movs	r3, #0
 8007df0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	68ba      	ldr	r2, [r7, #8]
 8007df6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	68fa      	ldr	r2, [r7, #12]
 8007dfc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007dfe:	68ba      	ldr	r2, [r7, #8]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	429a      	cmp	r2, r3
 8007e04:	d812      	bhi.n	8007e2c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e06:	687a      	ldr	r2, [r7, #4]
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	1ad2      	subs	r2, r2, r3
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	699b      	ldr	r3, [r3, #24]
 8007e10:	429a      	cmp	r2, r3
 8007e12:	d302      	bcc.n	8007e1a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007e14:	2301      	movs	r3, #1
 8007e16:	617b      	str	r3, [r7, #20]
 8007e18:	e01b      	b.n	8007e52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007e1a:	4b10      	ldr	r3, [pc, #64]	@ (8007e5c <prvInsertTimerInActiveList+0x7c>)
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	3304      	adds	r3, #4
 8007e22:	4619      	mov	r1, r3
 8007e24:	4610      	mov	r0, r2
 8007e26:	f7fe f8ca 	bl	8005fbe <vListInsert>
 8007e2a:	e012      	b.n	8007e52 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007e2c:	687a      	ldr	r2, [r7, #4]
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	d206      	bcs.n	8007e42 <prvInsertTimerInActiveList+0x62>
 8007e34:	68ba      	ldr	r2, [r7, #8]
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d302      	bcc.n	8007e42 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	617b      	str	r3, [r7, #20]
 8007e40:	e007      	b.n	8007e52 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007e42:	4b07      	ldr	r3, [pc, #28]	@ (8007e60 <prvInsertTimerInActiveList+0x80>)
 8007e44:	681a      	ldr	r2, [r3, #0]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	3304      	adds	r3, #4
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	4610      	mov	r0, r2
 8007e4e:	f7fe f8b6 	bl	8005fbe <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007e52:	697b      	ldr	r3, [r7, #20]
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3718      	adds	r7, #24
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}
 8007e5c:	20001218 	.word	0x20001218
 8007e60:	20001214 	.word	0x20001214

08007e64 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b08e      	sub	sp, #56	@ 0x38
 8007e68:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e6a:	e0ce      	b.n	800800a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	da19      	bge.n	8007ea6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007e72:	1d3b      	adds	r3, r7, #4
 8007e74:	3304      	adds	r3, #4
 8007e76:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d10b      	bne.n	8007e96 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e82:	f383 8811 	msr	BASEPRI, r3
 8007e86:	f3bf 8f6f 	isb	sy
 8007e8a:	f3bf 8f4f 	dsb	sy
 8007e8e:	61fb      	str	r3, [r7, #28]
}
 8007e90:	bf00      	nop
 8007e92:	bf00      	nop
 8007e94:	e7fd      	b.n	8007e92 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007e96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e9c:	6850      	ldr	r0, [r2, #4]
 8007e9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ea0:	6892      	ldr	r2, [r2, #8]
 8007ea2:	4611      	mov	r1, r2
 8007ea4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	f2c0 80ae 	blt.w	800800a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eb4:	695b      	ldr	r3, [r3, #20]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d004      	beq.n	8007ec4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007eba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ebc:	3304      	adds	r3, #4
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f7fe f8b6 	bl	8006030 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ec4:	463b      	mov	r3, r7
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	f7ff ff6a 	bl	8007da0 <prvSampleTimeNow>
 8007ecc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2b09      	cmp	r3, #9
 8007ed2:	f200 8097 	bhi.w	8008004 <prvProcessReceivedCommands+0x1a0>
 8007ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8007edc <prvProcessReceivedCommands+0x78>)
 8007ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007edc:	08007f05 	.word	0x08007f05
 8007ee0:	08007f05 	.word	0x08007f05
 8007ee4:	08007f05 	.word	0x08007f05
 8007ee8:	08007f7b 	.word	0x08007f7b
 8007eec:	08007f8f 	.word	0x08007f8f
 8007ef0:	08007fdb 	.word	0x08007fdb
 8007ef4:	08007f05 	.word	0x08007f05
 8007ef8:	08007f05 	.word	0x08007f05
 8007efc:	08007f7b 	.word	0x08007f7b
 8007f00:	08007f8f 	.word	0x08007f8f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f0a:	f043 0301 	orr.w	r3, r3, #1
 8007f0e:	b2da      	uxtb	r2, r3
 8007f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007f16:	68ba      	ldr	r2, [r7, #8]
 8007f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f1a:	699b      	ldr	r3, [r3, #24]
 8007f1c:	18d1      	adds	r1, r2, r3
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f24:	f7ff ff5c 	bl	8007de0 <prvInsertTimerInActiveList>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d06c      	beq.n	8008008 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f30:	6a1b      	ldr	r3, [r3, #32]
 8007f32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f34:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f38:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f3c:	f003 0304 	and.w	r3, r3, #4
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d061      	beq.n	8008008 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007f44:	68ba      	ldr	r2, [r7, #8]
 8007f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f48:	699b      	ldr	r3, [r3, #24]
 8007f4a:	441a      	add	r2, r3
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	9300      	str	r3, [sp, #0]
 8007f50:	2300      	movs	r3, #0
 8007f52:	2100      	movs	r1, #0
 8007f54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007f56:	f7ff fe01 	bl	8007b5c <xTimerGenericCommand>
 8007f5a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007f5c:	6a3b      	ldr	r3, [r7, #32]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d152      	bne.n	8008008 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f66:	f383 8811 	msr	BASEPRI, r3
 8007f6a:	f3bf 8f6f 	isb	sy
 8007f6e:	f3bf 8f4f 	dsb	sy
 8007f72:	61bb      	str	r3, [r7, #24]
}
 8007f74:	bf00      	nop
 8007f76:	bf00      	nop
 8007f78:	e7fd      	b.n	8007f76 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f80:	f023 0301 	bic.w	r3, r3, #1
 8007f84:	b2da      	uxtb	r2, r3
 8007f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f88:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007f8c:	e03d      	b.n	800800a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f94:	f043 0301 	orr.w	r3, r3, #1
 8007f98:	b2da      	uxtb	r2, r3
 8007f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f9c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007fa0:	68ba      	ldr	r2, [r7, #8]
 8007fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fa8:	699b      	ldr	r3, [r3, #24]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d10b      	bne.n	8007fc6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb2:	f383 8811 	msr	BASEPRI, r3
 8007fb6:	f3bf 8f6f 	isb	sy
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	617b      	str	r3, [r7, #20]
}
 8007fc0:	bf00      	nop
 8007fc2:	bf00      	nop
 8007fc4:	e7fd      	b.n	8007fc2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc8:	699a      	ldr	r2, [r3, #24]
 8007fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fcc:	18d1      	adds	r1, r2, r3
 8007fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fd4:	f7ff ff04 	bl	8007de0 <prvInsertTimerInActiveList>
					break;
 8007fd8:	e017      	b.n	800800a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fdc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007fe0:	f003 0302 	and.w	r3, r3, #2
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d103      	bne.n	8007ff0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007fe8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007fea:	f000 fbe5 	bl	80087b8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007fee:	e00c      	b.n	800800a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ff6:	f023 0301 	bic.w	r3, r3, #1
 8007ffa:	b2da      	uxtb	r2, r3
 8007ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ffe:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008002:	e002      	b.n	800800a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008004:	bf00      	nop
 8008006:	e000      	b.n	800800a <prvProcessReceivedCommands+0x1a6>
					break;
 8008008:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800800a:	4b08      	ldr	r3, [pc, #32]	@ (800802c <prvProcessReceivedCommands+0x1c8>)
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	1d39      	adds	r1, r7, #4
 8008010:	2200      	movs	r2, #0
 8008012:	4618      	mov	r0, r3
 8008014:	f7fe fb1c 	bl	8006650 <xQueueReceive>
 8008018:	4603      	mov	r3, r0
 800801a:	2b00      	cmp	r3, #0
 800801c:	f47f af26 	bne.w	8007e6c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008020:	bf00      	nop
 8008022:	bf00      	nop
 8008024:	3730      	adds	r7, #48	@ 0x30
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}
 800802a:	bf00      	nop
 800802c:	2000121c 	.word	0x2000121c

08008030 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b088      	sub	sp, #32
 8008034:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008036:	e049      	b.n	80080cc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008038:	4b2e      	ldr	r3, [pc, #184]	@ (80080f4 <prvSwitchTimerLists+0xc4>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	68db      	ldr	r3, [r3, #12]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008042:	4b2c      	ldr	r3, [pc, #176]	@ (80080f4 <prvSwitchTimerLists+0xc4>)
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	68db      	ldr	r3, [r3, #12]
 8008048:	68db      	ldr	r3, [r3, #12]
 800804a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	3304      	adds	r3, #4
 8008050:	4618      	mov	r0, r3
 8008052:	f7fd ffed 	bl	8006030 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	6a1b      	ldr	r3, [r3, #32]
 800805a:	68f8      	ldr	r0, [r7, #12]
 800805c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008064:	f003 0304 	and.w	r3, r3, #4
 8008068:	2b00      	cmp	r3, #0
 800806a:	d02f      	beq.n	80080cc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	699b      	ldr	r3, [r3, #24]
 8008070:	693a      	ldr	r2, [r7, #16]
 8008072:	4413      	add	r3, r2
 8008074:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008076:	68ba      	ldr	r2, [r7, #8]
 8008078:	693b      	ldr	r3, [r7, #16]
 800807a:	429a      	cmp	r2, r3
 800807c:	d90e      	bls.n	800809c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	68ba      	ldr	r2, [r7, #8]
 8008082:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	68fa      	ldr	r2, [r7, #12]
 8008088:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800808a:	4b1a      	ldr	r3, [pc, #104]	@ (80080f4 <prvSwitchTimerLists+0xc4>)
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	3304      	adds	r3, #4
 8008092:	4619      	mov	r1, r3
 8008094:	4610      	mov	r0, r2
 8008096:	f7fd ff92 	bl	8005fbe <vListInsert>
 800809a:	e017      	b.n	80080cc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800809c:	2300      	movs	r3, #0
 800809e:	9300      	str	r3, [sp, #0]
 80080a0:	2300      	movs	r3, #0
 80080a2:	693a      	ldr	r2, [r7, #16]
 80080a4:	2100      	movs	r1, #0
 80080a6:	68f8      	ldr	r0, [r7, #12]
 80080a8:	f7ff fd58 	bl	8007b5c <xTimerGenericCommand>
 80080ac:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d10b      	bne.n	80080cc <prvSwitchTimerLists+0x9c>
	__asm volatile
 80080b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b8:	f383 8811 	msr	BASEPRI, r3
 80080bc:	f3bf 8f6f 	isb	sy
 80080c0:	f3bf 8f4f 	dsb	sy
 80080c4:	603b      	str	r3, [r7, #0]
}
 80080c6:	bf00      	nop
 80080c8:	bf00      	nop
 80080ca:	e7fd      	b.n	80080c8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80080cc:	4b09      	ldr	r3, [pc, #36]	@ (80080f4 <prvSwitchTimerLists+0xc4>)
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d1b0      	bne.n	8008038 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80080d6:	4b07      	ldr	r3, [pc, #28]	@ (80080f4 <prvSwitchTimerLists+0xc4>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80080dc:	4b06      	ldr	r3, [pc, #24]	@ (80080f8 <prvSwitchTimerLists+0xc8>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a04      	ldr	r2, [pc, #16]	@ (80080f4 <prvSwitchTimerLists+0xc4>)
 80080e2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80080e4:	4a04      	ldr	r2, [pc, #16]	@ (80080f8 <prvSwitchTimerLists+0xc8>)
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	6013      	str	r3, [r2, #0]
}
 80080ea:	bf00      	nop
 80080ec:	3718      	adds	r7, #24
 80080ee:	46bd      	mov	sp, r7
 80080f0:	bd80      	pop	{r7, pc}
 80080f2:	bf00      	nop
 80080f4:	20001214 	.word	0x20001214
 80080f8:	20001218 	.word	0x20001218

080080fc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b082      	sub	sp, #8
 8008100:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008102:	f000 f969 	bl	80083d8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008106:	4b15      	ldr	r3, [pc, #84]	@ (800815c <prvCheckForValidListAndQueue+0x60>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d120      	bne.n	8008150 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800810e:	4814      	ldr	r0, [pc, #80]	@ (8008160 <prvCheckForValidListAndQueue+0x64>)
 8008110:	f7fd ff04 	bl	8005f1c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008114:	4813      	ldr	r0, [pc, #76]	@ (8008164 <prvCheckForValidListAndQueue+0x68>)
 8008116:	f7fd ff01 	bl	8005f1c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800811a:	4b13      	ldr	r3, [pc, #76]	@ (8008168 <prvCheckForValidListAndQueue+0x6c>)
 800811c:	4a10      	ldr	r2, [pc, #64]	@ (8008160 <prvCheckForValidListAndQueue+0x64>)
 800811e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008120:	4b12      	ldr	r3, [pc, #72]	@ (800816c <prvCheckForValidListAndQueue+0x70>)
 8008122:	4a10      	ldr	r2, [pc, #64]	@ (8008164 <prvCheckForValidListAndQueue+0x68>)
 8008124:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008126:	2300      	movs	r3, #0
 8008128:	9300      	str	r3, [sp, #0]
 800812a:	4b11      	ldr	r3, [pc, #68]	@ (8008170 <prvCheckForValidListAndQueue+0x74>)
 800812c:	4a11      	ldr	r2, [pc, #68]	@ (8008174 <prvCheckForValidListAndQueue+0x78>)
 800812e:	2110      	movs	r1, #16
 8008130:	200a      	movs	r0, #10
 8008132:	f7fe f811 	bl	8006158 <xQueueGenericCreateStatic>
 8008136:	4603      	mov	r3, r0
 8008138:	4a08      	ldr	r2, [pc, #32]	@ (800815c <prvCheckForValidListAndQueue+0x60>)
 800813a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800813c:	4b07      	ldr	r3, [pc, #28]	@ (800815c <prvCheckForValidListAndQueue+0x60>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d005      	beq.n	8008150 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008144:	4b05      	ldr	r3, [pc, #20]	@ (800815c <prvCheckForValidListAndQueue+0x60>)
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	490b      	ldr	r1, [pc, #44]	@ (8008178 <prvCheckForValidListAndQueue+0x7c>)
 800814a:	4618      	mov	r0, r3
 800814c:	f7fe fc72 	bl	8006a34 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008150:	f000 f974 	bl	800843c <vPortExitCritical>
}
 8008154:	bf00      	nop
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	2000121c 	.word	0x2000121c
 8008160:	200011ec 	.word	0x200011ec
 8008164:	20001200 	.word	0x20001200
 8008168:	20001214 	.word	0x20001214
 800816c:	20001218 	.word	0x20001218
 8008170:	200012c8 	.word	0x200012c8
 8008174:	20001228 	.word	0x20001228
 8008178:	0800c55c 	.word	0x0800c55c

0800817c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	60f8      	str	r0, [r7, #12]
 8008184:	60b9      	str	r1, [r7, #8]
 8008186:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	3b04      	subs	r3, #4
 800818c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008194:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	3b04      	subs	r3, #4
 800819a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	f023 0201 	bic.w	r2, r3, #1
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	3b04      	subs	r3, #4
 80081aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80081ac:	4a0c      	ldr	r2, [pc, #48]	@ (80081e0 <pxPortInitialiseStack+0x64>)
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	3b14      	subs	r3, #20
 80081b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	3b04      	subs	r3, #4
 80081c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f06f 0202 	mvn.w	r2, #2
 80081ca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	3b20      	subs	r3, #32
 80081d0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80081d2:	68fb      	ldr	r3, [r7, #12]
}
 80081d4:	4618      	mov	r0, r3
 80081d6:	3714      	adds	r7, #20
 80081d8:	46bd      	mov	sp, r7
 80081da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081de:	4770      	bx	lr
 80081e0:	080081e5 	.word	0x080081e5

080081e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80081e4:	b480      	push	{r7}
 80081e6:	b085      	sub	sp, #20
 80081e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80081ea:	2300      	movs	r3, #0
 80081ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80081ee:	4b13      	ldr	r3, [pc, #76]	@ (800823c <prvTaskExitError+0x58>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081f6:	d00b      	beq.n	8008210 <prvTaskExitError+0x2c>
	__asm volatile
 80081f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081fc:	f383 8811 	msr	BASEPRI, r3
 8008200:	f3bf 8f6f 	isb	sy
 8008204:	f3bf 8f4f 	dsb	sy
 8008208:	60fb      	str	r3, [r7, #12]
}
 800820a:	bf00      	nop
 800820c:	bf00      	nop
 800820e:	e7fd      	b.n	800820c <prvTaskExitError+0x28>
	__asm volatile
 8008210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008214:	f383 8811 	msr	BASEPRI, r3
 8008218:	f3bf 8f6f 	isb	sy
 800821c:	f3bf 8f4f 	dsb	sy
 8008220:	60bb      	str	r3, [r7, #8]
}
 8008222:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008224:	bf00      	nop
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d0fc      	beq.n	8008226 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800822c:	bf00      	nop
 800822e:	bf00      	nop
 8008230:	3714      	adds	r7, #20
 8008232:	46bd      	mov	sp, r7
 8008234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008238:	4770      	bx	lr
 800823a:	bf00      	nop
 800823c:	2000000c 	.word	0x2000000c

08008240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008240:	4b07      	ldr	r3, [pc, #28]	@ (8008260 <pxCurrentTCBConst2>)
 8008242:	6819      	ldr	r1, [r3, #0]
 8008244:	6808      	ldr	r0, [r1, #0]
 8008246:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800824a:	f380 8809 	msr	PSP, r0
 800824e:	f3bf 8f6f 	isb	sy
 8008252:	f04f 0000 	mov.w	r0, #0
 8008256:	f380 8811 	msr	BASEPRI, r0
 800825a:	4770      	bx	lr
 800825c:	f3af 8000 	nop.w

08008260 <pxCurrentTCBConst2>:
 8008260:	20000cec 	.word	0x20000cec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008264:	bf00      	nop
 8008266:	bf00      	nop

08008268 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008268:	4808      	ldr	r0, [pc, #32]	@ (800828c <prvPortStartFirstTask+0x24>)
 800826a:	6800      	ldr	r0, [r0, #0]
 800826c:	6800      	ldr	r0, [r0, #0]
 800826e:	f380 8808 	msr	MSP, r0
 8008272:	f04f 0000 	mov.w	r0, #0
 8008276:	f380 8814 	msr	CONTROL, r0
 800827a:	b662      	cpsie	i
 800827c:	b661      	cpsie	f
 800827e:	f3bf 8f4f 	dsb	sy
 8008282:	f3bf 8f6f 	isb	sy
 8008286:	df00      	svc	0
 8008288:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800828a:	bf00      	nop
 800828c:	e000ed08 	.word	0xe000ed08

08008290 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008290:	b580      	push	{r7, lr}
 8008292:	b086      	sub	sp, #24
 8008294:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008296:	4b47      	ldr	r3, [pc, #284]	@ (80083b4 <xPortStartScheduler+0x124>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a47      	ldr	r2, [pc, #284]	@ (80083b8 <xPortStartScheduler+0x128>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d10b      	bne.n	80082b8 <xPortStartScheduler+0x28>
	__asm volatile
 80082a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082a4:	f383 8811 	msr	BASEPRI, r3
 80082a8:	f3bf 8f6f 	isb	sy
 80082ac:	f3bf 8f4f 	dsb	sy
 80082b0:	613b      	str	r3, [r7, #16]
}
 80082b2:	bf00      	nop
 80082b4:	bf00      	nop
 80082b6:	e7fd      	b.n	80082b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80082b8:	4b3e      	ldr	r3, [pc, #248]	@ (80083b4 <xPortStartScheduler+0x124>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a3f      	ldr	r2, [pc, #252]	@ (80083bc <xPortStartScheduler+0x12c>)
 80082be:	4293      	cmp	r3, r2
 80082c0:	d10b      	bne.n	80082da <xPortStartScheduler+0x4a>
	__asm volatile
 80082c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c6:	f383 8811 	msr	BASEPRI, r3
 80082ca:	f3bf 8f6f 	isb	sy
 80082ce:	f3bf 8f4f 	dsb	sy
 80082d2:	60fb      	str	r3, [r7, #12]
}
 80082d4:	bf00      	nop
 80082d6:	bf00      	nop
 80082d8:	e7fd      	b.n	80082d6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80082da:	4b39      	ldr	r3, [pc, #228]	@ (80083c0 <xPortStartScheduler+0x130>)
 80082dc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80082de:	697b      	ldr	r3, [r7, #20]
 80082e0:	781b      	ldrb	r3, [r3, #0]
 80082e2:	b2db      	uxtb	r3, r3
 80082e4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	22ff      	movs	r2, #255	@ 0xff
 80082ea:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	781b      	ldrb	r3, [r3, #0]
 80082f0:	b2db      	uxtb	r3, r3
 80082f2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80082f4:	78fb      	ldrb	r3, [r7, #3]
 80082f6:	b2db      	uxtb	r3, r3
 80082f8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80082fc:	b2da      	uxtb	r2, r3
 80082fe:	4b31      	ldr	r3, [pc, #196]	@ (80083c4 <xPortStartScheduler+0x134>)
 8008300:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008302:	4b31      	ldr	r3, [pc, #196]	@ (80083c8 <xPortStartScheduler+0x138>)
 8008304:	2207      	movs	r2, #7
 8008306:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008308:	e009      	b.n	800831e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800830a:	4b2f      	ldr	r3, [pc, #188]	@ (80083c8 <xPortStartScheduler+0x138>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	3b01      	subs	r3, #1
 8008310:	4a2d      	ldr	r2, [pc, #180]	@ (80083c8 <xPortStartScheduler+0x138>)
 8008312:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008314:	78fb      	ldrb	r3, [r7, #3]
 8008316:	b2db      	uxtb	r3, r3
 8008318:	005b      	lsls	r3, r3, #1
 800831a:	b2db      	uxtb	r3, r3
 800831c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800831e:	78fb      	ldrb	r3, [r7, #3]
 8008320:	b2db      	uxtb	r3, r3
 8008322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008326:	2b80      	cmp	r3, #128	@ 0x80
 8008328:	d0ef      	beq.n	800830a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800832a:	4b27      	ldr	r3, [pc, #156]	@ (80083c8 <xPortStartScheduler+0x138>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f1c3 0307 	rsb	r3, r3, #7
 8008332:	2b04      	cmp	r3, #4
 8008334:	d00b      	beq.n	800834e <xPortStartScheduler+0xbe>
	__asm volatile
 8008336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800833a:	f383 8811 	msr	BASEPRI, r3
 800833e:	f3bf 8f6f 	isb	sy
 8008342:	f3bf 8f4f 	dsb	sy
 8008346:	60bb      	str	r3, [r7, #8]
}
 8008348:	bf00      	nop
 800834a:	bf00      	nop
 800834c:	e7fd      	b.n	800834a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800834e:	4b1e      	ldr	r3, [pc, #120]	@ (80083c8 <xPortStartScheduler+0x138>)
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	021b      	lsls	r3, r3, #8
 8008354:	4a1c      	ldr	r2, [pc, #112]	@ (80083c8 <xPortStartScheduler+0x138>)
 8008356:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008358:	4b1b      	ldr	r3, [pc, #108]	@ (80083c8 <xPortStartScheduler+0x138>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008360:	4a19      	ldr	r2, [pc, #100]	@ (80083c8 <xPortStartScheduler+0x138>)
 8008362:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	b2da      	uxtb	r2, r3
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800836c:	4b17      	ldr	r3, [pc, #92]	@ (80083cc <xPortStartScheduler+0x13c>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	4a16      	ldr	r2, [pc, #88]	@ (80083cc <xPortStartScheduler+0x13c>)
 8008372:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008376:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008378:	4b14      	ldr	r3, [pc, #80]	@ (80083cc <xPortStartScheduler+0x13c>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	4a13      	ldr	r2, [pc, #76]	@ (80083cc <xPortStartScheduler+0x13c>)
 800837e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008382:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008384:	f000 f8da 	bl	800853c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008388:	4b11      	ldr	r3, [pc, #68]	@ (80083d0 <xPortStartScheduler+0x140>)
 800838a:	2200      	movs	r2, #0
 800838c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800838e:	f000 f8f9 	bl	8008584 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008392:	4b10      	ldr	r3, [pc, #64]	@ (80083d4 <xPortStartScheduler+0x144>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a0f      	ldr	r2, [pc, #60]	@ (80083d4 <xPortStartScheduler+0x144>)
 8008398:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800839c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800839e:	f7ff ff63 	bl	8008268 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80083a2:	f7fe ff5f 	bl	8007264 <vTaskSwitchContext>
	prvTaskExitError();
 80083a6:	f7ff ff1d 	bl	80081e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80083aa:	2300      	movs	r3, #0
}
 80083ac:	4618      	mov	r0, r3
 80083ae:	3718      	adds	r7, #24
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}
 80083b4:	e000ed00 	.word	0xe000ed00
 80083b8:	410fc271 	.word	0x410fc271
 80083bc:	410fc270 	.word	0x410fc270
 80083c0:	e000e400 	.word	0xe000e400
 80083c4:	20001318 	.word	0x20001318
 80083c8:	2000131c 	.word	0x2000131c
 80083cc:	e000ed20 	.word	0xe000ed20
 80083d0:	2000000c 	.word	0x2000000c
 80083d4:	e000ef34 	.word	0xe000ef34

080083d8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
	__asm volatile
 80083de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e2:	f383 8811 	msr	BASEPRI, r3
 80083e6:	f3bf 8f6f 	isb	sy
 80083ea:	f3bf 8f4f 	dsb	sy
 80083ee:	607b      	str	r3, [r7, #4]
}
 80083f0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80083f2:	4b10      	ldr	r3, [pc, #64]	@ (8008434 <vPortEnterCritical+0x5c>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	3301      	adds	r3, #1
 80083f8:	4a0e      	ldr	r2, [pc, #56]	@ (8008434 <vPortEnterCritical+0x5c>)
 80083fa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80083fc:	4b0d      	ldr	r3, [pc, #52]	@ (8008434 <vPortEnterCritical+0x5c>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d110      	bne.n	8008426 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008404:	4b0c      	ldr	r3, [pc, #48]	@ (8008438 <vPortEnterCritical+0x60>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	b2db      	uxtb	r3, r3
 800840a:	2b00      	cmp	r3, #0
 800840c:	d00b      	beq.n	8008426 <vPortEnterCritical+0x4e>
	__asm volatile
 800840e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008412:	f383 8811 	msr	BASEPRI, r3
 8008416:	f3bf 8f6f 	isb	sy
 800841a:	f3bf 8f4f 	dsb	sy
 800841e:	603b      	str	r3, [r7, #0]
}
 8008420:	bf00      	nop
 8008422:	bf00      	nop
 8008424:	e7fd      	b.n	8008422 <vPortEnterCritical+0x4a>
	}
}
 8008426:	bf00      	nop
 8008428:	370c      	adds	r7, #12
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr
 8008432:	bf00      	nop
 8008434:	2000000c 	.word	0x2000000c
 8008438:	e000ed04 	.word	0xe000ed04

0800843c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800843c:	b480      	push	{r7}
 800843e:	b083      	sub	sp, #12
 8008440:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008442:	4b12      	ldr	r3, [pc, #72]	@ (800848c <vPortExitCritical+0x50>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d10b      	bne.n	8008462 <vPortExitCritical+0x26>
	__asm volatile
 800844a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800844e:	f383 8811 	msr	BASEPRI, r3
 8008452:	f3bf 8f6f 	isb	sy
 8008456:	f3bf 8f4f 	dsb	sy
 800845a:	607b      	str	r3, [r7, #4]
}
 800845c:	bf00      	nop
 800845e:	bf00      	nop
 8008460:	e7fd      	b.n	800845e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008462:	4b0a      	ldr	r3, [pc, #40]	@ (800848c <vPortExitCritical+0x50>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	3b01      	subs	r3, #1
 8008468:	4a08      	ldr	r2, [pc, #32]	@ (800848c <vPortExitCritical+0x50>)
 800846a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800846c:	4b07      	ldr	r3, [pc, #28]	@ (800848c <vPortExitCritical+0x50>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d105      	bne.n	8008480 <vPortExitCritical+0x44>
 8008474:	2300      	movs	r3, #0
 8008476:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	f383 8811 	msr	BASEPRI, r3
}
 800847e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008480:	bf00      	nop
 8008482:	370c      	adds	r7, #12
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr
 800848c:	2000000c 	.word	0x2000000c

08008490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008490:	f3ef 8009 	mrs	r0, PSP
 8008494:	f3bf 8f6f 	isb	sy
 8008498:	4b15      	ldr	r3, [pc, #84]	@ (80084f0 <pxCurrentTCBConst>)
 800849a:	681a      	ldr	r2, [r3, #0]
 800849c:	f01e 0f10 	tst.w	lr, #16
 80084a0:	bf08      	it	eq
 80084a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80084a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084aa:	6010      	str	r0, [r2, #0]
 80084ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80084b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80084b4:	f380 8811 	msr	BASEPRI, r0
 80084b8:	f3bf 8f4f 	dsb	sy
 80084bc:	f3bf 8f6f 	isb	sy
 80084c0:	f7fe fed0 	bl	8007264 <vTaskSwitchContext>
 80084c4:	f04f 0000 	mov.w	r0, #0
 80084c8:	f380 8811 	msr	BASEPRI, r0
 80084cc:	bc09      	pop	{r0, r3}
 80084ce:	6819      	ldr	r1, [r3, #0]
 80084d0:	6808      	ldr	r0, [r1, #0]
 80084d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084d6:	f01e 0f10 	tst.w	lr, #16
 80084da:	bf08      	it	eq
 80084dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80084e0:	f380 8809 	msr	PSP, r0
 80084e4:	f3bf 8f6f 	isb	sy
 80084e8:	4770      	bx	lr
 80084ea:	bf00      	nop
 80084ec:	f3af 8000 	nop.w

080084f0 <pxCurrentTCBConst>:
 80084f0:	20000cec 	.word	0x20000cec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80084f4:	bf00      	nop
 80084f6:	bf00      	nop

080084f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b082      	sub	sp, #8
 80084fc:	af00      	add	r7, sp, #0
	__asm volatile
 80084fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008502:	f383 8811 	msr	BASEPRI, r3
 8008506:	f3bf 8f6f 	isb	sy
 800850a:	f3bf 8f4f 	dsb	sy
 800850e:	607b      	str	r3, [r7, #4]
}
 8008510:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008512:	f7fe fded 	bl	80070f0 <xTaskIncrementTick>
 8008516:	4603      	mov	r3, r0
 8008518:	2b00      	cmp	r3, #0
 800851a:	d003      	beq.n	8008524 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800851c:	4b06      	ldr	r3, [pc, #24]	@ (8008538 <xPortSysTickHandler+0x40>)
 800851e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008522:	601a      	str	r2, [r3, #0]
 8008524:	2300      	movs	r3, #0
 8008526:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	f383 8811 	msr	BASEPRI, r3
}
 800852e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008530:	bf00      	nop
 8008532:	3708      	adds	r7, #8
 8008534:	46bd      	mov	sp, r7
 8008536:	bd80      	pop	{r7, pc}
 8008538:	e000ed04 	.word	0xe000ed04

0800853c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800853c:	b480      	push	{r7}
 800853e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008540:	4b0b      	ldr	r3, [pc, #44]	@ (8008570 <vPortSetupTimerInterrupt+0x34>)
 8008542:	2200      	movs	r2, #0
 8008544:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008546:	4b0b      	ldr	r3, [pc, #44]	@ (8008574 <vPortSetupTimerInterrupt+0x38>)
 8008548:	2200      	movs	r2, #0
 800854a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800854c:	4b0a      	ldr	r3, [pc, #40]	@ (8008578 <vPortSetupTimerInterrupt+0x3c>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a0a      	ldr	r2, [pc, #40]	@ (800857c <vPortSetupTimerInterrupt+0x40>)
 8008552:	fba2 2303 	umull	r2, r3, r2, r3
 8008556:	099b      	lsrs	r3, r3, #6
 8008558:	4a09      	ldr	r2, [pc, #36]	@ (8008580 <vPortSetupTimerInterrupt+0x44>)
 800855a:	3b01      	subs	r3, #1
 800855c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800855e:	4b04      	ldr	r3, [pc, #16]	@ (8008570 <vPortSetupTimerInterrupt+0x34>)
 8008560:	2207      	movs	r2, #7
 8008562:	601a      	str	r2, [r3, #0]
}
 8008564:	bf00      	nop
 8008566:	46bd      	mov	sp, r7
 8008568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856c:	4770      	bx	lr
 800856e:	bf00      	nop
 8008570:	e000e010 	.word	0xe000e010
 8008574:	e000e018 	.word	0xe000e018
 8008578:	20000000 	.word	0x20000000
 800857c:	10624dd3 	.word	0x10624dd3
 8008580:	e000e014 	.word	0xe000e014

08008584 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008584:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008594 <vPortEnableVFP+0x10>
 8008588:	6801      	ldr	r1, [r0, #0]
 800858a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800858e:	6001      	str	r1, [r0, #0]
 8008590:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008592:	bf00      	nop
 8008594:	e000ed88 	.word	0xe000ed88

08008598 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008598:	b480      	push	{r7}
 800859a:	b085      	sub	sp, #20
 800859c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800859e:	f3ef 8305 	mrs	r3, IPSR
 80085a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2b0f      	cmp	r3, #15
 80085a8:	d915      	bls.n	80085d6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80085aa:	4a18      	ldr	r2, [pc, #96]	@ (800860c <vPortValidateInterruptPriority+0x74>)
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	4413      	add	r3, r2
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80085b4:	4b16      	ldr	r3, [pc, #88]	@ (8008610 <vPortValidateInterruptPriority+0x78>)
 80085b6:	781b      	ldrb	r3, [r3, #0]
 80085b8:	7afa      	ldrb	r2, [r7, #11]
 80085ba:	429a      	cmp	r2, r3
 80085bc:	d20b      	bcs.n	80085d6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80085be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c2:	f383 8811 	msr	BASEPRI, r3
 80085c6:	f3bf 8f6f 	isb	sy
 80085ca:	f3bf 8f4f 	dsb	sy
 80085ce:	607b      	str	r3, [r7, #4]
}
 80085d0:	bf00      	nop
 80085d2:	bf00      	nop
 80085d4:	e7fd      	b.n	80085d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80085d6:	4b0f      	ldr	r3, [pc, #60]	@ (8008614 <vPortValidateInterruptPriority+0x7c>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80085de:	4b0e      	ldr	r3, [pc, #56]	@ (8008618 <vPortValidateInterruptPriority+0x80>)
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	d90b      	bls.n	80085fe <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80085e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ea:	f383 8811 	msr	BASEPRI, r3
 80085ee:	f3bf 8f6f 	isb	sy
 80085f2:	f3bf 8f4f 	dsb	sy
 80085f6:	603b      	str	r3, [r7, #0]
}
 80085f8:	bf00      	nop
 80085fa:	bf00      	nop
 80085fc:	e7fd      	b.n	80085fa <vPortValidateInterruptPriority+0x62>
	}
 80085fe:	bf00      	nop
 8008600:	3714      	adds	r7, #20
 8008602:	46bd      	mov	sp, r7
 8008604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008608:	4770      	bx	lr
 800860a:	bf00      	nop
 800860c:	e000e3f0 	.word	0xe000e3f0
 8008610:	20001318 	.word	0x20001318
 8008614:	e000ed0c 	.word	0xe000ed0c
 8008618:	2000131c 	.word	0x2000131c

0800861c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b08a      	sub	sp, #40	@ 0x28
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008624:	2300      	movs	r3, #0
 8008626:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008628:	f7fe fca6 	bl	8006f78 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800862c:	4b5c      	ldr	r3, [pc, #368]	@ (80087a0 <pvPortMalloc+0x184>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d101      	bne.n	8008638 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008634:	f000 f924 	bl	8008880 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008638:	4b5a      	ldr	r3, [pc, #360]	@ (80087a4 <pvPortMalloc+0x188>)
 800863a:	681a      	ldr	r2, [r3, #0]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	4013      	ands	r3, r2
 8008640:	2b00      	cmp	r3, #0
 8008642:	f040 8095 	bne.w	8008770 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2b00      	cmp	r3, #0
 800864a:	d01e      	beq.n	800868a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800864c:	2208      	movs	r2, #8
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	4413      	add	r3, r2
 8008652:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f003 0307 	and.w	r3, r3, #7
 800865a:	2b00      	cmp	r3, #0
 800865c:	d015      	beq.n	800868a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f023 0307 	bic.w	r3, r3, #7
 8008664:	3308      	adds	r3, #8
 8008666:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f003 0307 	and.w	r3, r3, #7
 800866e:	2b00      	cmp	r3, #0
 8008670:	d00b      	beq.n	800868a <pvPortMalloc+0x6e>
	__asm volatile
 8008672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008676:	f383 8811 	msr	BASEPRI, r3
 800867a:	f3bf 8f6f 	isb	sy
 800867e:	f3bf 8f4f 	dsb	sy
 8008682:	617b      	str	r3, [r7, #20]
}
 8008684:	bf00      	nop
 8008686:	bf00      	nop
 8008688:	e7fd      	b.n	8008686 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d06f      	beq.n	8008770 <pvPortMalloc+0x154>
 8008690:	4b45      	ldr	r3, [pc, #276]	@ (80087a8 <pvPortMalloc+0x18c>)
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	687a      	ldr	r2, [r7, #4]
 8008696:	429a      	cmp	r2, r3
 8008698:	d86a      	bhi.n	8008770 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800869a:	4b44      	ldr	r3, [pc, #272]	@ (80087ac <pvPortMalloc+0x190>)
 800869c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800869e:	4b43      	ldr	r3, [pc, #268]	@ (80087ac <pvPortMalloc+0x190>)
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086a4:	e004      	b.n	80086b0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80086a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80086aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80086b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b2:	685b      	ldr	r3, [r3, #4]
 80086b4:	687a      	ldr	r2, [r7, #4]
 80086b6:	429a      	cmp	r2, r3
 80086b8:	d903      	bls.n	80086c2 <pvPortMalloc+0xa6>
 80086ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1f1      	bne.n	80086a6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80086c2:	4b37      	ldr	r3, [pc, #220]	@ (80087a0 <pvPortMalloc+0x184>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d051      	beq.n	8008770 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80086cc:	6a3b      	ldr	r3, [r7, #32]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2208      	movs	r2, #8
 80086d2:	4413      	add	r3, r2
 80086d4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80086d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d8:	681a      	ldr	r2, [r3, #0]
 80086da:	6a3b      	ldr	r3, [r7, #32]
 80086dc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80086de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e0:	685a      	ldr	r2, [r3, #4]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	1ad2      	subs	r2, r2, r3
 80086e6:	2308      	movs	r3, #8
 80086e8:	005b      	lsls	r3, r3, #1
 80086ea:	429a      	cmp	r2, r3
 80086ec:	d920      	bls.n	8008730 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80086ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	4413      	add	r3, r2
 80086f4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086f6:	69bb      	ldr	r3, [r7, #24]
 80086f8:	f003 0307 	and.w	r3, r3, #7
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d00b      	beq.n	8008718 <pvPortMalloc+0xfc>
	__asm volatile
 8008700:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008704:	f383 8811 	msr	BASEPRI, r3
 8008708:	f3bf 8f6f 	isb	sy
 800870c:	f3bf 8f4f 	dsb	sy
 8008710:	613b      	str	r3, [r7, #16]
}
 8008712:	bf00      	nop
 8008714:	bf00      	nop
 8008716:	e7fd      	b.n	8008714 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008718:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800871a:	685a      	ldr	r2, [r3, #4]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	1ad2      	subs	r2, r2, r3
 8008720:	69bb      	ldr	r3, [r7, #24]
 8008722:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800872a:	69b8      	ldr	r0, [r7, #24]
 800872c:	f000 f90a 	bl	8008944 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008730:	4b1d      	ldr	r3, [pc, #116]	@ (80087a8 <pvPortMalloc+0x18c>)
 8008732:	681a      	ldr	r2, [r3, #0]
 8008734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	1ad3      	subs	r3, r2, r3
 800873a:	4a1b      	ldr	r2, [pc, #108]	@ (80087a8 <pvPortMalloc+0x18c>)
 800873c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800873e:	4b1a      	ldr	r3, [pc, #104]	@ (80087a8 <pvPortMalloc+0x18c>)
 8008740:	681a      	ldr	r2, [r3, #0]
 8008742:	4b1b      	ldr	r3, [pc, #108]	@ (80087b0 <pvPortMalloc+0x194>)
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	429a      	cmp	r2, r3
 8008748:	d203      	bcs.n	8008752 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800874a:	4b17      	ldr	r3, [pc, #92]	@ (80087a8 <pvPortMalloc+0x18c>)
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a18      	ldr	r2, [pc, #96]	@ (80087b0 <pvPortMalloc+0x194>)
 8008750:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008754:	685a      	ldr	r2, [r3, #4]
 8008756:	4b13      	ldr	r3, [pc, #76]	@ (80087a4 <pvPortMalloc+0x188>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	431a      	orrs	r2, r3
 800875c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800875e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008762:	2200      	movs	r2, #0
 8008764:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008766:	4b13      	ldr	r3, [pc, #76]	@ (80087b4 <pvPortMalloc+0x198>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	3301      	adds	r3, #1
 800876c:	4a11      	ldr	r2, [pc, #68]	@ (80087b4 <pvPortMalloc+0x198>)
 800876e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008770:	f7fe fc10 	bl	8006f94 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	f003 0307 	and.w	r3, r3, #7
 800877a:	2b00      	cmp	r3, #0
 800877c:	d00b      	beq.n	8008796 <pvPortMalloc+0x17a>
	__asm volatile
 800877e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008782:	f383 8811 	msr	BASEPRI, r3
 8008786:	f3bf 8f6f 	isb	sy
 800878a:	f3bf 8f4f 	dsb	sy
 800878e:	60fb      	str	r3, [r7, #12]
}
 8008790:	bf00      	nop
 8008792:	bf00      	nop
 8008794:	e7fd      	b.n	8008792 <pvPortMalloc+0x176>
	return pvReturn;
 8008796:	69fb      	ldr	r3, [r7, #28]
}
 8008798:	4618      	mov	r0, r3
 800879a:	3728      	adds	r7, #40	@ 0x28
 800879c:	46bd      	mov	sp, r7
 800879e:	bd80      	pop	{r7, pc}
 80087a0:	20004f28 	.word	0x20004f28
 80087a4:	20004f3c 	.word	0x20004f3c
 80087a8:	20004f2c 	.word	0x20004f2c
 80087ac:	20004f20 	.word	0x20004f20
 80087b0:	20004f30 	.word	0x20004f30
 80087b4:	20004f34 	.word	0x20004f34

080087b8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b086      	sub	sp, #24
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d04f      	beq.n	800886a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80087ca:	2308      	movs	r3, #8
 80087cc:	425b      	negs	r3, r3
 80087ce:	697a      	ldr	r2, [r7, #20]
 80087d0:	4413      	add	r3, r2
 80087d2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80087d4:	697b      	ldr	r3, [r7, #20]
 80087d6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80087d8:	693b      	ldr	r3, [r7, #16]
 80087da:	685a      	ldr	r2, [r3, #4]
 80087dc:	4b25      	ldr	r3, [pc, #148]	@ (8008874 <vPortFree+0xbc>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4013      	ands	r3, r2
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d10b      	bne.n	80087fe <vPortFree+0x46>
	__asm volatile
 80087e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ea:	f383 8811 	msr	BASEPRI, r3
 80087ee:	f3bf 8f6f 	isb	sy
 80087f2:	f3bf 8f4f 	dsb	sy
 80087f6:	60fb      	str	r3, [r7, #12]
}
 80087f8:	bf00      	nop
 80087fa:	bf00      	nop
 80087fc:	e7fd      	b.n	80087fa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d00b      	beq.n	800881e <vPortFree+0x66>
	__asm volatile
 8008806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800880a:	f383 8811 	msr	BASEPRI, r3
 800880e:	f3bf 8f6f 	isb	sy
 8008812:	f3bf 8f4f 	dsb	sy
 8008816:	60bb      	str	r3, [r7, #8]
}
 8008818:	bf00      	nop
 800881a:	bf00      	nop
 800881c:	e7fd      	b.n	800881a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800881e:	693b      	ldr	r3, [r7, #16]
 8008820:	685a      	ldr	r2, [r3, #4]
 8008822:	4b14      	ldr	r3, [pc, #80]	@ (8008874 <vPortFree+0xbc>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	4013      	ands	r3, r2
 8008828:	2b00      	cmp	r3, #0
 800882a:	d01e      	beq.n	800886a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d11a      	bne.n	800886a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	685a      	ldr	r2, [r3, #4]
 8008838:	4b0e      	ldr	r3, [pc, #56]	@ (8008874 <vPortFree+0xbc>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	43db      	mvns	r3, r3
 800883e:	401a      	ands	r2, r3
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008844:	f7fe fb98 	bl	8006f78 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	685a      	ldr	r2, [r3, #4]
 800884c:	4b0a      	ldr	r3, [pc, #40]	@ (8008878 <vPortFree+0xc0>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4413      	add	r3, r2
 8008852:	4a09      	ldr	r2, [pc, #36]	@ (8008878 <vPortFree+0xc0>)
 8008854:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008856:	6938      	ldr	r0, [r7, #16]
 8008858:	f000 f874 	bl	8008944 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800885c:	4b07      	ldr	r3, [pc, #28]	@ (800887c <vPortFree+0xc4>)
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	3301      	adds	r3, #1
 8008862:	4a06      	ldr	r2, [pc, #24]	@ (800887c <vPortFree+0xc4>)
 8008864:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008866:	f7fe fb95 	bl	8006f94 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800886a:	bf00      	nop
 800886c:	3718      	adds	r7, #24
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	20004f3c 	.word	0x20004f3c
 8008878:	20004f2c 	.word	0x20004f2c
 800887c:	20004f38 	.word	0x20004f38

08008880 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008880:	b480      	push	{r7}
 8008882:	b085      	sub	sp, #20
 8008884:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008886:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800888a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800888c:	4b27      	ldr	r3, [pc, #156]	@ (800892c <prvHeapInit+0xac>)
 800888e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	f003 0307 	and.w	r3, r3, #7
 8008896:	2b00      	cmp	r3, #0
 8008898:	d00c      	beq.n	80088b4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	3307      	adds	r3, #7
 800889e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f023 0307 	bic.w	r3, r3, #7
 80088a6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80088a8:	68ba      	ldr	r2, [r7, #8]
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	1ad3      	subs	r3, r2, r3
 80088ae:	4a1f      	ldr	r2, [pc, #124]	@ (800892c <prvHeapInit+0xac>)
 80088b0:	4413      	add	r3, r2
 80088b2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80088b8:	4a1d      	ldr	r2, [pc, #116]	@ (8008930 <prvHeapInit+0xb0>)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80088be:	4b1c      	ldr	r3, [pc, #112]	@ (8008930 <prvHeapInit+0xb0>)
 80088c0:	2200      	movs	r2, #0
 80088c2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	68ba      	ldr	r2, [r7, #8]
 80088c8:	4413      	add	r3, r2
 80088ca:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80088cc:	2208      	movs	r2, #8
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	1a9b      	subs	r3, r3, r2
 80088d2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	f023 0307 	bic.w	r3, r3, #7
 80088da:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	4a15      	ldr	r2, [pc, #84]	@ (8008934 <prvHeapInit+0xb4>)
 80088e0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80088e2:	4b14      	ldr	r3, [pc, #80]	@ (8008934 <prvHeapInit+0xb4>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	2200      	movs	r2, #0
 80088e8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80088ea:	4b12      	ldr	r3, [pc, #72]	@ (8008934 <prvHeapInit+0xb4>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	2200      	movs	r2, #0
 80088f0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80088f6:	683b      	ldr	r3, [r7, #0]
 80088f8:	68fa      	ldr	r2, [r7, #12]
 80088fa:	1ad2      	subs	r2, r2, r3
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008900:	4b0c      	ldr	r3, [pc, #48]	@ (8008934 <prvHeapInit+0xb4>)
 8008902:	681a      	ldr	r2, [r3, #0]
 8008904:	683b      	ldr	r3, [r7, #0]
 8008906:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	4a0a      	ldr	r2, [pc, #40]	@ (8008938 <prvHeapInit+0xb8>)
 800890e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	4a09      	ldr	r2, [pc, #36]	@ (800893c <prvHeapInit+0xbc>)
 8008916:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008918:	4b09      	ldr	r3, [pc, #36]	@ (8008940 <prvHeapInit+0xc0>)
 800891a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800891e:	601a      	str	r2, [r3, #0]
}
 8008920:	bf00      	nop
 8008922:	3714      	adds	r7, #20
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr
 800892c:	20001320 	.word	0x20001320
 8008930:	20004f20 	.word	0x20004f20
 8008934:	20004f28 	.word	0x20004f28
 8008938:	20004f30 	.word	0x20004f30
 800893c:	20004f2c 	.word	0x20004f2c
 8008940:	20004f3c 	.word	0x20004f3c

08008944 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008944:	b480      	push	{r7}
 8008946:	b085      	sub	sp, #20
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800894c:	4b28      	ldr	r3, [pc, #160]	@ (80089f0 <prvInsertBlockIntoFreeList+0xac>)
 800894e:	60fb      	str	r3, [r7, #12]
 8008950:	e002      	b.n	8008958 <prvInsertBlockIntoFreeList+0x14>
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	60fb      	str	r3, [r7, #12]
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	429a      	cmp	r2, r3
 8008960:	d8f7      	bhi.n	8008952 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	68ba      	ldr	r2, [r7, #8]
 800896c:	4413      	add	r3, r2
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	429a      	cmp	r2, r3
 8008972:	d108      	bne.n	8008986 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	685a      	ldr	r2, [r3, #4]
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	441a      	add	r2, r3
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	68ba      	ldr	r2, [r7, #8]
 8008990:	441a      	add	r2, r3
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	429a      	cmp	r2, r3
 8008998:	d118      	bne.n	80089cc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681a      	ldr	r2, [r3, #0]
 800899e:	4b15      	ldr	r3, [pc, #84]	@ (80089f4 <prvInsertBlockIntoFreeList+0xb0>)
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d00d      	beq.n	80089c2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	685a      	ldr	r2, [r3, #4]
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	685b      	ldr	r3, [r3, #4]
 80089b0:	441a      	add	r2, r3
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	681a      	ldr	r2, [r3, #0]
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	601a      	str	r2, [r3, #0]
 80089c0:	e008      	b.n	80089d4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80089c2:	4b0c      	ldr	r3, [pc, #48]	@ (80089f4 <prvInsertBlockIntoFreeList+0xb0>)
 80089c4:	681a      	ldr	r2, [r3, #0]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	601a      	str	r2, [r3, #0]
 80089ca:	e003      	b.n	80089d4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681a      	ldr	r2, [r3, #0]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80089d4:	68fa      	ldr	r2, [r7, #12]
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	429a      	cmp	r2, r3
 80089da:	d002      	beq.n	80089e2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	687a      	ldr	r2, [r7, #4]
 80089e0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80089e2:	bf00      	nop
 80089e4:	3714      	adds	r7, #20
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr
 80089ee:	bf00      	nop
 80089f0:	20004f20 	.word	0x20004f20
 80089f4:	20004f28 	.word	0x20004f28

080089f8 <atoi>:
 80089f8:	220a      	movs	r2, #10
 80089fa:	2100      	movs	r1, #0
 80089fc:	f000 b8b8 	b.w	8008b70 <strtol>

08008a00 <rand>:
 8008a00:	4b16      	ldr	r3, [pc, #88]	@ (8008a5c <rand+0x5c>)
 8008a02:	b510      	push	{r4, lr}
 8008a04:	681c      	ldr	r4, [r3, #0]
 8008a06:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008a08:	b9b3      	cbnz	r3, 8008a38 <rand+0x38>
 8008a0a:	2018      	movs	r0, #24
 8008a0c:	f001 fd8e 	bl	800a52c <malloc>
 8008a10:	4602      	mov	r2, r0
 8008a12:	6320      	str	r0, [r4, #48]	@ 0x30
 8008a14:	b920      	cbnz	r0, 8008a20 <rand+0x20>
 8008a16:	4b12      	ldr	r3, [pc, #72]	@ (8008a60 <rand+0x60>)
 8008a18:	4812      	ldr	r0, [pc, #72]	@ (8008a64 <rand+0x64>)
 8008a1a:	2152      	movs	r1, #82	@ 0x52
 8008a1c:	f000 fed2 	bl	80097c4 <__assert_func>
 8008a20:	4911      	ldr	r1, [pc, #68]	@ (8008a68 <rand+0x68>)
 8008a22:	4b12      	ldr	r3, [pc, #72]	@ (8008a6c <rand+0x6c>)
 8008a24:	e9c0 1300 	strd	r1, r3, [r0]
 8008a28:	4b11      	ldr	r3, [pc, #68]	@ (8008a70 <rand+0x70>)
 8008a2a:	6083      	str	r3, [r0, #8]
 8008a2c:	230b      	movs	r3, #11
 8008a2e:	8183      	strh	r3, [r0, #12]
 8008a30:	2100      	movs	r1, #0
 8008a32:	2001      	movs	r0, #1
 8008a34:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8008a38:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008a3a:	480e      	ldr	r0, [pc, #56]	@ (8008a74 <rand+0x74>)
 8008a3c:	690b      	ldr	r3, [r1, #16]
 8008a3e:	694c      	ldr	r4, [r1, #20]
 8008a40:	4a0d      	ldr	r2, [pc, #52]	@ (8008a78 <rand+0x78>)
 8008a42:	4358      	muls	r0, r3
 8008a44:	fb02 0004 	mla	r0, r2, r4, r0
 8008a48:	fba3 3202 	umull	r3, r2, r3, r2
 8008a4c:	3301      	adds	r3, #1
 8008a4e:	eb40 0002 	adc.w	r0, r0, r2
 8008a52:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8008a56:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8008a5a:	bd10      	pop	{r4, pc}
 8008a5c:	2000001c 	.word	0x2000001c
 8008a60:	0800c5ac 	.word	0x0800c5ac
 8008a64:	0800c5c3 	.word	0x0800c5c3
 8008a68:	abcd330e 	.word	0xabcd330e
 8008a6c:	e66d1234 	.word	0xe66d1234
 8008a70:	0005deec 	.word	0x0005deec
 8008a74:	5851f42d 	.word	0x5851f42d
 8008a78:	4c957f2d 	.word	0x4c957f2d

08008a7c <_strtol_l.constprop.0>:
 8008a7c:	2b24      	cmp	r3, #36	@ 0x24
 8008a7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a82:	4686      	mov	lr, r0
 8008a84:	4690      	mov	r8, r2
 8008a86:	d801      	bhi.n	8008a8c <_strtol_l.constprop.0+0x10>
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d106      	bne.n	8008a9a <_strtol_l.constprop.0+0x1e>
 8008a8c:	f000 fe5e 	bl	800974c <__errno>
 8008a90:	2316      	movs	r3, #22
 8008a92:	6003      	str	r3, [r0, #0]
 8008a94:	2000      	movs	r0, #0
 8008a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a9a:	4834      	ldr	r0, [pc, #208]	@ (8008b6c <_strtol_l.constprop.0+0xf0>)
 8008a9c:	460d      	mov	r5, r1
 8008a9e:	462a      	mov	r2, r5
 8008aa0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008aa4:	5d06      	ldrb	r6, [r0, r4]
 8008aa6:	f016 0608 	ands.w	r6, r6, #8
 8008aaa:	d1f8      	bne.n	8008a9e <_strtol_l.constprop.0+0x22>
 8008aac:	2c2d      	cmp	r4, #45	@ 0x2d
 8008aae:	d12d      	bne.n	8008b0c <_strtol_l.constprop.0+0x90>
 8008ab0:	782c      	ldrb	r4, [r5, #0]
 8008ab2:	2601      	movs	r6, #1
 8008ab4:	1c95      	adds	r5, r2, #2
 8008ab6:	f033 0210 	bics.w	r2, r3, #16
 8008aba:	d109      	bne.n	8008ad0 <_strtol_l.constprop.0+0x54>
 8008abc:	2c30      	cmp	r4, #48	@ 0x30
 8008abe:	d12a      	bne.n	8008b16 <_strtol_l.constprop.0+0x9a>
 8008ac0:	782a      	ldrb	r2, [r5, #0]
 8008ac2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008ac6:	2a58      	cmp	r2, #88	@ 0x58
 8008ac8:	d125      	bne.n	8008b16 <_strtol_l.constprop.0+0x9a>
 8008aca:	786c      	ldrb	r4, [r5, #1]
 8008acc:	2310      	movs	r3, #16
 8008ace:	3502      	adds	r5, #2
 8008ad0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008ad4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008ad8:	2200      	movs	r2, #0
 8008ada:	fbbc f9f3 	udiv	r9, ip, r3
 8008ade:	4610      	mov	r0, r2
 8008ae0:	fb03 ca19 	mls	sl, r3, r9, ip
 8008ae4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008ae8:	2f09      	cmp	r7, #9
 8008aea:	d81b      	bhi.n	8008b24 <_strtol_l.constprop.0+0xa8>
 8008aec:	463c      	mov	r4, r7
 8008aee:	42a3      	cmp	r3, r4
 8008af0:	dd27      	ble.n	8008b42 <_strtol_l.constprop.0+0xc6>
 8008af2:	1c57      	adds	r7, r2, #1
 8008af4:	d007      	beq.n	8008b06 <_strtol_l.constprop.0+0x8a>
 8008af6:	4581      	cmp	r9, r0
 8008af8:	d320      	bcc.n	8008b3c <_strtol_l.constprop.0+0xc0>
 8008afa:	d101      	bne.n	8008b00 <_strtol_l.constprop.0+0x84>
 8008afc:	45a2      	cmp	sl, r4
 8008afe:	db1d      	blt.n	8008b3c <_strtol_l.constprop.0+0xc0>
 8008b00:	fb00 4003 	mla	r0, r0, r3, r4
 8008b04:	2201      	movs	r2, #1
 8008b06:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b0a:	e7eb      	b.n	8008ae4 <_strtol_l.constprop.0+0x68>
 8008b0c:	2c2b      	cmp	r4, #43	@ 0x2b
 8008b0e:	bf04      	itt	eq
 8008b10:	782c      	ldrbeq	r4, [r5, #0]
 8008b12:	1c95      	addeq	r5, r2, #2
 8008b14:	e7cf      	b.n	8008ab6 <_strtol_l.constprop.0+0x3a>
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d1da      	bne.n	8008ad0 <_strtol_l.constprop.0+0x54>
 8008b1a:	2c30      	cmp	r4, #48	@ 0x30
 8008b1c:	bf0c      	ite	eq
 8008b1e:	2308      	moveq	r3, #8
 8008b20:	230a      	movne	r3, #10
 8008b22:	e7d5      	b.n	8008ad0 <_strtol_l.constprop.0+0x54>
 8008b24:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008b28:	2f19      	cmp	r7, #25
 8008b2a:	d801      	bhi.n	8008b30 <_strtol_l.constprop.0+0xb4>
 8008b2c:	3c37      	subs	r4, #55	@ 0x37
 8008b2e:	e7de      	b.n	8008aee <_strtol_l.constprop.0+0x72>
 8008b30:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008b34:	2f19      	cmp	r7, #25
 8008b36:	d804      	bhi.n	8008b42 <_strtol_l.constprop.0+0xc6>
 8008b38:	3c57      	subs	r4, #87	@ 0x57
 8008b3a:	e7d8      	b.n	8008aee <_strtol_l.constprop.0+0x72>
 8008b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b40:	e7e1      	b.n	8008b06 <_strtol_l.constprop.0+0x8a>
 8008b42:	1c53      	adds	r3, r2, #1
 8008b44:	d108      	bne.n	8008b58 <_strtol_l.constprop.0+0xdc>
 8008b46:	2322      	movs	r3, #34	@ 0x22
 8008b48:	f8ce 3000 	str.w	r3, [lr]
 8008b4c:	4660      	mov	r0, ip
 8008b4e:	f1b8 0f00 	cmp.w	r8, #0
 8008b52:	d0a0      	beq.n	8008a96 <_strtol_l.constprop.0+0x1a>
 8008b54:	1e69      	subs	r1, r5, #1
 8008b56:	e006      	b.n	8008b66 <_strtol_l.constprop.0+0xea>
 8008b58:	b106      	cbz	r6, 8008b5c <_strtol_l.constprop.0+0xe0>
 8008b5a:	4240      	negs	r0, r0
 8008b5c:	f1b8 0f00 	cmp.w	r8, #0
 8008b60:	d099      	beq.n	8008a96 <_strtol_l.constprop.0+0x1a>
 8008b62:	2a00      	cmp	r2, #0
 8008b64:	d1f6      	bne.n	8008b54 <_strtol_l.constprop.0+0xd8>
 8008b66:	f8c8 1000 	str.w	r1, [r8]
 8008b6a:	e794      	b.n	8008a96 <_strtol_l.constprop.0+0x1a>
 8008b6c:	0800c61c 	.word	0x0800c61c

08008b70 <strtol>:
 8008b70:	4613      	mov	r3, r2
 8008b72:	460a      	mov	r2, r1
 8008b74:	4601      	mov	r1, r0
 8008b76:	4802      	ldr	r0, [pc, #8]	@ (8008b80 <strtol+0x10>)
 8008b78:	6800      	ldr	r0, [r0, #0]
 8008b7a:	f7ff bf7f 	b.w	8008a7c <_strtol_l.constprop.0>
 8008b7e:	bf00      	nop
 8008b80:	2000001c 	.word	0x2000001c

08008b84 <__cvt>:
 8008b84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b88:	ec57 6b10 	vmov	r6, r7, d0
 8008b8c:	2f00      	cmp	r7, #0
 8008b8e:	460c      	mov	r4, r1
 8008b90:	4619      	mov	r1, r3
 8008b92:	463b      	mov	r3, r7
 8008b94:	bfbb      	ittet	lt
 8008b96:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008b9a:	461f      	movlt	r7, r3
 8008b9c:	2300      	movge	r3, #0
 8008b9e:	232d      	movlt	r3, #45	@ 0x2d
 8008ba0:	700b      	strb	r3, [r1, #0]
 8008ba2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008ba4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008ba8:	4691      	mov	r9, r2
 8008baa:	f023 0820 	bic.w	r8, r3, #32
 8008bae:	bfbc      	itt	lt
 8008bb0:	4632      	movlt	r2, r6
 8008bb2:	4616      	movlt	r6, r2
 8008bb4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008bb8:	d005      	beq.n	8008bc6 <__cvt+0x42>
 8008bba:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008bbe:	d100      	bne.n	8008bc2 <__cvt+0x3e>
 8008bc0:	3401      	adds	r4, #1
 8008bc2:	2102      	movs	r1, #2
 8008bc4:	e000      	b.n	8008bc8 <__cvt+0x44>
 8008bc6:	2103      	movs	r1, #3
 8008bc8:	ab03      	add	r3, sp, #12
 8008bca:	9301      	str	r3, [sp, #4]
 8008bcc:	ab02      	add	r3, sp, #8
 8008bce:	9300      	str	r3, [sp, #0]
 8008bd0:	ec47 6b10 	vmov	d0, r6, r7
 8008bd4:	4653      	mov	r3, sl
 8008bd6:	4622      	mov	r2, r4
 8008bd8:	f000 fe9a 	bl	8009910 <_dtoa_r>
 8008bdc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008be0:	4605      	mov	r5, r0
 8008be2:	d119      	bne.n	8008c18 <__cvt+0x94>
 8008be4:	f019 0f01 	tst.w	r9, #1
 8008be8:	d00e      	beq.n	8008c08 <__cvt+0x84>
 8008bea:	eb00 0904 	add.w	r9, r0, r4
 8008bee:	2200      	movs	r2, #0
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	4630      	mov	r0, r6
 8008bf4:	4639      	mov	r1, r7
 8008bf6:	f7f7 ff87 	bl	8000b08 <__aeabi_dcmpeq>
 8008bfa:	b108      	cbz	r0, 8008c00 <__cvt+0x7c>
 8008bfc:	f8cd 900c 	str.w	r9, [sp, #12]
 8008c00:	2230      	movs	r2, #48	@ 0x30
 8008c02:	9b03      	ldr	r3, [sp, #12]
 8008c04:	454b      	cmp	r3, r9
 8008c06:	d31e      	bcc.n	8008c46 <__cvt+0xc2>
 8008c08:	9b03      	ldr	r3, [sp, #12]
 8008c0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c0c:	1b5b      	subs	r3, r3, r5
 8008c0e:	4628      	mov	r0, r5
 8008c10:	6013      	str	r3, [r2, #0]
 8008c12:	b004      	add	sp, #16
 8008c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c18:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008c1c:	eb00 0904 	add.w	r9, r0, r4
 8008c20:	d1e5      	bne.n	8008bee <__cvt+0x6a>
 8008c22:	7803      	ldrb	r3, [r0, #0]
 8008c24:	2b30      	cmp	r3, #48	@ 0x30
 8008c26:	d10a      	bne.n	8008c3e <__cvt+0xba>
 8008c28:	2200      	movs	r2, #0
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	4630      	mov	r0, r6
 8008c2e:	4639      	mov	r1, r7
 8008c30:	f7f7 ff6a 	bl	8000b08 <__aeabi_dcmpeq>
 8008c34:	b918      	cbnz	r0, 8008c3e <__cvt+0xba>
 8008c36:	f1c4 0401 	rsb	r4, r4, #1
 8008c3a:	f8ca 4000 	str.w	r4, [sl]
 8008c3e:	f8da 3000 	ldr.w	r3, [sl]
 8008c42:	4499      	add	r9, r3
 8008c44:	e7d3      	b.n	8008bee <__cvt+0x6a>
 8008c46:	1c59      	adds	r1, r3, #1
 8008c48:	9103      	str	r1, [sp, #12]
 8008c4a:	701a      	strb	r2, [r3, #0]
 8008c4c:	e7d9      	b.n	8008c02 <__cvt+0x7e>

08008c4e <__exponent>:
 8008c4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c50:	2900      	cmp	r1, #0
 8008c52:	bfba      	itte	lt
 8008c54:	4249      	neglt	r1, r1
 8008c56:	232d      	movlt	r3, #45	@ 0x2d
 8008c58:	232b      	movge	r3, #43	@ 0x2b
 8008c5a:	2909      	cmp	r1, #9
 8008c5c:	7002      	strb	r2, [r0, #0]
 8008c5e:	7043      	strb	r3, [r0, #1]
 8008c60:	dd29      	ble.n	8008cb6 <__exponent+0x68>
 8008c62:	f10d 0307 	add.w	r3, sp, #7
 8008c66:	461d      	mov	r5, r3
 8008c68:	270a      	movs	r7, #10
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	fbb1 f6f7 	udiv	r6, r1, r7
 8008c70:	fb07 1416 	mls	r4, r7, r6, r1
 8008c74:	3430      	adds	r4, #48	@ 0x30
 8008c76:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008c7a:	460c      	mov	r4, r1
 8008c7c:	2c63      	cmp	r4, #99	@ 0x63
 8008c7e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008c82:	4631      	mov	r1, r6
 8008c84:	dcf1      	bgt.n	8008c6a <__exponent+0x1c>
 8008c86:	3130      	adds	r1, #48	@ 0x30
 8008c88:	1e94      	subs	r4, r2, #2
 8008c8a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008c8e:	1c41      	adds	r1, r0, #1
 8008c90:	4623      	mov	r3, r4
 8008c92:	42ab      	cmp	r3, r5
 8008c94:	d30a      	bcc.n	8008cac <__exponent+0x5e>
 8008c96:	f10d 0309 	add.w	r3, sp, #9
 8008c9a:	1a9b      	subs	r3, r3, r2
 8008c9c:	42ac      	cmp	r4, r5
 8008c9e:	bf88      	it	hi
 8008ca0:	2300      	movhi	r3, #0
 8008ca2:	3302      	adds	r3, #2
 8008ca4:	4403      	add	r3, r0
 8008ca6:	1a18      	subs	r0, r3, r0
 8008ca8:	b003      	add	sp, #12
 8008caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cac:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008cb0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008cb4:	e7ed      	b.n	8008c92 <__exponent+0x44>
 8008cb6:	2330      	movs	r3, #48	@ 0x30
 8008cb8:	3130      	adds	r1, #48	@ 0x30
 8008cba:	7083      	strb	r3, [r0, #2]
 8008cbc:	70c1      	strb	r1, [r0, #3]
 8008cbe:	1d03      	adds	r3, r0, #4
 8008cc0:	e7f1      	b.n	8008ca6 <__exponent+0x58>
	...

08008cc4 <_printf_float>:
 8008cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc8:	b08d      	sub	sp, #52	@ 0x34
 8008cca:	460c      	mov	r4, r1
 8008ccc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008cd0:	4616      	mov	r6, r2
 8008cd2:	461f      	mov	r7, r3
 8008cd4:	4605      	mov	r5, r0
 8008cd6:	f000 fcef 	bl	80096b8 <_localeconv_r>
 8008cda:	6803      	ldr	r3, [r0, #0]
 8008cdc:	9304      	str	r3, [sp, #16]
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7f7 fae6 	bl	80002b0 <strlen>
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	930a      	str	r3, [sp, #40]	@ 0x28
 8008ce8:	f8d8 3000 	ldr.w	r3, [r8]
 8008cec:	9005      	str	r0, [sp, #20]
 8008cee:	3307      	adds	r3, #7
 8008cf0:	f023 0307 	bic.w	r3, r3, #7
 8008cf4:	f103 0208 	add.w	r2, r3, #8
 8008cf8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008cfc:	f8d4 b000 	ldr.w	fp, [r4]
 8008d00:	f8c8 2000 	str.w	r2, [r8]
 8008d04:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008d08:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008d0c:	9307      	str	r3, [sp, #28]
 8008d0e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008d12:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008d16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d1a:	4b9c      	ldr	r3, [pc, #624]	@ (8008f8c <_printf_float+0x2c8>)
 8008d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d20:	f7f7 ff24 	bl	8000b6c <__aeabi_dcmpun>
 8008d24:	bb70      	cbnz	r0, 8008d84 <_printf_float+0xc0>
 8008d26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d2a:	4b98      	ldr	r3, [pc, #608]	@ (8008f8c <_printf_float+0x2c8>)
 8008d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8008d30:	f7f7 fefe 	bl	8000b30 <__aeabi_dcmple>
 8008d34:	bb30      	cbnz	r0, 8008d84 <_printf_float+0xc0>
 8008d36:	2200      	movs	r2, #0
 8008d38:	2300      	movs	r3, #0
 8008d3a:	4640      	mov	r0, r8
 8008d3c:	4649      	mov	r1, r9
 8008d3e:	f7f7 feed 	bl	8000b1c <__aeabi_dcmplt>
 8008d42:	b110      	cbz	r0, 8008d4a <_printf_float+0x86>
 8008d44:	232d      	movs	r3, #45	@ 0x2d
 8008d46:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d4a:	4a91      	ldr	r2, [pc, #580]	@ (8008f90 <_printf_float+0x2cc>)
 8008d4c:	4b91      	ldr	r3, [pc, #580]	@ (8008f94 <_printf_float+0x2d0>)
 8008d4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008d52:	bf94      	ite	ls
 8008d54:	4690      	movls	r8, r2
 8008d56:	4698      	movhi	r8, r3
 8008d58:	2303      	movs	r3, #3
 8008d5a:	6123      	str	r3, [r4, #16]
 8008d5c:	f02b 0304 	bic.w	r3, fp, #4
 8008d60:	6023      	str	r3, [r4, #0]
 8008d62:	f04f 0900 	mov.w	r9, #0
 8008d66:	9700      	str	r7, [sp, #0]
 8008d68:	4633      	mov	r3, r6
 8008d6a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008d6c:	4621      	mov	r1, r4
 8008d6e:	4628      	mov	r0, r5
 8008d70:	f000 f9d2 	bl	8009118 <_printf_common>
 8008d74:	3001      	adds	r0, #1
 8008d76:	f040 808d 	bne.w	8008e94 <_printf_float+0x1d0>
 8008d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d7e:	b00d      	add	sp, #52	@ 0x34
 8008d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d84:	4642      	mov	r2, r8
 8008d86:	464b      	mov	r3, r9
 8008d88:	4640      	mov	r0, r8
 8008d8a:	4649      	mov	r1, r9
 8008d8c:	f7f7 feee 	bl	8000b6c <__aeabi_dcmpun>
 8008d90:	b140      	cbz	r0, 8008da4 <_printf_float+0xe0>
 8008d92:	464b      	mov	r3, r9
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	bfbc      	itt	lt
 8008d98:	232d      	movlt	r3, #45	@ 0x2d
 8008d9a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008d9e:	4a7e      	ldr	r2, [pc, #504]	@ (8008f98 <_printf_float+0x2d4>)
 8008da0:	4b7e      	ldr	r3, [pc, #504]	@ (8008f9c <_printf_float+0x2d8>)
 8008da2:	e7d4      	b.n	8008d4e <_printf_float+0x8a>
 8008da4:	6863      	ldr	r3, [r4, #4]
 8008da6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008daa:	9206      	str	r2, [sp, #24]
 8008dac:	1c5a      	adds	r2, r3, #1
 8008dae:	d13b      	bne.n	8008e28 <_printf_float+0x164>
 8008db0:	2306      	movs	r3, #6
 8008db2:	6063      	str	r3, [r4, #4]
 8008db4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008db8:	2300      	movs	r3, #0
 8008dba:	6022      	str	r2, [r4, #0]
 8008dbc:	9303      	str	r3, [sp, #12]
 8008dbe:	ab0a      	add	r3, sp, #40	@ 0x28
 8008dc0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008dc4:	ab09      	add	r3, sp, #36	@ 0x24
 8008dc6:	9300      	str	r3, [sp, #0]
 8008dc8:	6861      	ldr	r1, [r4, #4]
 8008dca:	ec49 8b10 	vmov	d0, r8, r9
 8008dce:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008dd2:	4628      	mov	r0, r5
 8008dd4:	f7ff fed6 	bl	8008b84 <__cvt>
 8008dd8:	9b06      	ldr	r3, [sp, #24]
 8008dda:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008ddc:	2b47      	cmp	r3, #71	@ 0x47
 8008dde:	4680      	mov	r8, r0
 8008de0:	d129      	bne.n	8008e36 <_printf_float+0x172>
 8008de2:	1cc8      	adds	r0, r1, #3
 8008de4:	db02      	blt.n	8008dec <_printf_float+0x128>
 8008de6:	6863      	ldr	r3, [r4, #4]
 8008de8:	4299      	cmp	r1, r3
 8008dea:	dd41      	ble.n	8008e70 <_printf_float+0x1ac>
 8008dec:	f1aa 0a02 	sub.w	sl, sl, #2
 8008df0:	fa5f fa8a 	uxtb.w	sl, sl
 8008df4:	3901      	subs	r1, #1
 8008df6:	4652      	mov	r2, sl
 8008df8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008dfc:	9109      	str	r1, [sp, #36]	@ 0x24
 8008dfe:	f7ff ff26 	bl	8008c4e <__exponent>
 8008e02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008e04:	1813      	adds	r3, r2, r0
 8008e06:	2a01      	cmp	r2, #1
 8008e08:	4681      	mov	r9, r0
 8008e0a:	6123      	str	r3, [r4, #16]
 8008e0c:	dc02      	bgt.n	8008e14 <_printf_float+0x150>
 8008e0e:	6822      	ldr	r2, [r4, #0]
 8008e10:	07d2      	lsls	r2, r2, #31
 8008e12:	d501      	bpl.n	8008e18 <_printf_float+0x154>
 8008e14:	3301      	adds	r3, #1
 8008e16:	6123      	str	r3, [r4, #16]
 8008e18:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d0a2      	beq.n	8008d66 <_printf_float+0xa2>
 8008e20:	232d      	movs	r3, #45	@ 0x2d
 8008e22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e26:	e79e      	b.n	8008d66 <_printf_float+0xa2>
 8008e28:	9a06      	ldr	r2, [sp, #24]
 8008e2a:	2a47      	cmp	r2, #71	@ 0x47
 8008e2c:	d1c2      	bne.n	8008db4 <_printf_float+0xf0>
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d1c0      	bne.n	8008db4 <_printf_float+0xf0>
 8008e32:	2301      	movs	r3, #1
 8008e34:	e7bd      	b.n	8008db2 <_printf_float+0xee>
 8008e36:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008e3a:	d9db      	bls.n	8008df4 <_printf_float+0x130>
 8008e3c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008e40:	d118      	bne.n	8008e74 <_printf_float+0x1b0>
 8008e42:	2900      	cmp	r1, #0
 8008e44:	6863      	ldr	r3, [r4, #4]
 8008e46:	dd0b      	ble.n	8008e60 <_printf_float+0x19c>
 8008e48:	6121      	str	r1, [r4, #16]
 8008e4a:	b913      	cbnz	r3, 8008e52 <_printf_float+0x18e>
 8008e4c:	6822      	ldr	r2, [r4, #0]
 8008e4e:	07d0      	lsls	r0, r2, #31
 8008e50:	d502      	bpl.n	8008e58 <_printf_float+0x194>
 8008e52:	3301      	adds	r3, #1
 8008e54:	440b      	add	r3, r1
 8008e56:	6123      	str	r3, [r4, #16]
 8008e58:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008e5a:	f04f 0900 	mov.w	r9, #0
 8008e5e:	e7db      	b.n	8008e18 <_printf_float+0x154>
 8008e60:	b913      	cbnz	r3, 8008e68 <_printf_float+0x1a4>
 8008e62:	6822      	ldr	r2, [r4, #0]
 8008e64:	07d2      	lsls	r2, r2, #31
 8008e66:	d501      	bpl.n	8008e6c <_printf_float+0x1a8>
 8008e68:	3302      	adds	r3, #2
 8008e6a:	e7f4      	b.n	8008e56 <_printf_float+0x192>
 8008e6c:	2301      	movs	r3, #1
 8008e6e:	e7f2      	b.n	8008e56 <_printf_float+0x192>
 8008e70:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008e74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008e76:	4299      	cmp	r1, r3
 8008e78:	db05      	blt.n	8008e86 <_printf_float+0x1c2>
 8008e7a:	6823      	ldr	r3, [r4, #0]
 8008e7c:	6121      	str	r1, [r4, #16]
 8008e7e:	07d8      	lsls	r0, r3, #31
 8008e80:	d5ea      	bpl.n	8008e58 <_printf_float+0x194>
 8008e82:	1c4b      	adds	r3, r1, #1
 8008e84:	e7e7      	b.n	8008e56 <_printf_float+0x192>
 8008e86:	2900      	cmp	r1, #0
 8008e88:	bfd4      	ite	le
 8008e8a:	f1c1 0202 	rsble	r2, r1, #2
 8008e8e:	2201      	movgt	r2, #1
 8008e90:	4413      	add	r3, r2
 8008e92:	e7e0      	b.n	8008e56 <_printf_float+0x192>
 8008e94:	6823      	ldr	r3, [r4, #0]
 8008e96:	055a      	lsls	r2, r3, #21
 8008e98:	d407      	bmi.n	8008eaa <_printf_float+0x1e6>
 8008e9a:	6923      	ldr	r3, [r4, #16]
 8008e9c:	4642      	mov	r2, r8
 8008e9e:	4631      	mov	r1, r6
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	47b8      	blx	r7
 8008ea4:	3001      	adds	r0, #1
 8008ea6:	d12b      	bne.n	8008f00 <_printf_float+0x23c>
 8008ea8:	e767      	b.n	8008d7a <_printf_float+0xb6>
 8008eaa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008eae:	f240 80dd 	bls.w	800906c <_printf_float+0x3a8>
 8008eb2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	2300      	movs	r3, #0
 8008eba:	f7f7 fe25 	bl	8000b08 <__aeabi_dcmpeq>
 8008ebe:	2800      	cmp	r0, #0
 8008ec0:	d033      	beq.n	8008f2a <_printf_float+0x266>
 8008ec2:	4a37      	ldr	r2, [pc, #220]	@ (8008fa0 <_printf_float+0x2dc>)
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	4631      	mov	r1, r6
 8008ec8:	4628      	mov	r0, r5
 8008eca:	47b8      	blx	r7
 8008ecc:	3001      	adds	r0, #1
 8008ece:	f43f af54 	beq.w	8008d7a <_printf_float+0xb6>
 8008ed2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008ed6:	4543      	cmp	r3, r8
 8008ed8:	db02      	blt.n	8008ee0 <_printf_float+0x21c>
 8008eda:	6823      	ldr	r3, [r4, #0]
 8008edc:	07d8      	lsls	r0, r3, #31
 8008ede:	d50f      	bpl.n	8008f00 <_printf_float+0x23c>
 8008ee0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ee4:	4631      	mov	r1, r6
 8008ee6:	4628      	mov	r0, r5
 8008ee8:	47b8      	blx	r7
 8008eea:	3001      	adds	r0, #1
 8008eec:	f43f af45 	beq.w	8008d7a <_printf_float+0xb6>
 8008ef0:	f04f 0900 	mov.w	r9, #0
 8008ef4:	f108 38ff 	add.w	r8, r8, #4294967295
 8008ef8:	f104 0a1a 	add.w	sl, r4, #26
 8008efc:	45c8      	cmp	r8, r9
 8008efe:	dc09      	bgt.n	8008f14 <_printf_float+0x250>
 8008f00:	6823      	ldr	r3, [r4, #0]
 8008f02:	079b      	lsls	r3, r3, #30
 8008f04:	f100 8103 	bmi.w	800910e <_printf_float+0x44a>
 8008f08:	68e0      	ldr	r0, [r4, #12]
 8008f0a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f0c:	4298      	cmp	r0, r3
 8008f0e:	bfb8      	it	lt
 8008f10:	4618      	movlt	r0, r3
 8008f12:	e734      	b.n	8008d7e <_printf_float+0xba>
 8008f14:	2301      	movs	r3, #1
 8008f16:	4652      	mov	r2, sl
 8008f18:	4631      	mov	r1, r6
 8008f1a:	4628      	mov	r0, r5
 8008f1c:	47b8      	blx	r7
 8008f1e:	3001      	adds	r0, #1
 8008f20:	f43f af2b 	beq.w	8008d7a <_printf_float+0xb6>
 8008f24:	f109 0901 	add.w	r9, r9, #1
 8008f28:	e7e8      	b.n	8008efc <_printf_float+0x238>
 8008f2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	dc39      	bgt.n	8008fa4 <_printf_float+0x2e0>
 8008f30:	4a1b      	ldr	r2, [pc, #108]	@ (8008fa0 <_printf_float+0x2dc>)
 8008f32:	2301      	movs	r3, #1
 8008f34:	4631      	mov	r1, r6
 8008f36:	4628      	mov	r0, r5
 8008f38:	47b8      	blx	r7
 8008f3a:	3001      	adds	r0, #1
 8008f3c:	f43f af1d 	beq.w	8008d7a <_printf_float+0xb6>
 8008f40:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008f44:	ea59 0303 	orrs.w	r3, r9, r3
 8008f48:	d102      	bne.n	8008f50 <_printf_float+0x28c>
 8008f4a:	6823      	ldr	r3, [r4, #0]
 8008f4c:	07d9      	lsls	r1, r3, #31
 8008f4e:	d5d7      	bpl.n	8008f00 <_printf_float+0x23c>
 8008f50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f54:	4631      	mov	r1, r6
 8008f56:	4628      	mov	r0, r5
 8008f58:	47b8      	blx	r7
 8008f5a:	3001      	adds	r0, #1
 8008f5c:	f43f af0d 	beq.w	8008d7a <_printf_float+0xb6>
 8008f60:	f04f 0a00 	mov.w	sl, #0
 8008f64:	f104 0b1a 	add.w	fp, r4, #26
 8008f68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008f6a:	425b      	negs	r3, r3
 8008f6c:	4553      	cmp	r3, sl
 8008f6e:	dc01      	bgt.n	8008f74 <_printf_float+0x2b0>
 8008f70:	464b      	mov	r3, r9
 8008f72:	e793      	b.n	8008e9c <_printf_float+0x1d8>
 8008f74:	2301      	movs	r3, #1
 8008f76:	465a      	mov	r2, fp
 8008f78:	4631      	mov	r1, r6
 8008f7a:	4628      	mov	r0, r5
 8008f7c:	47b8      	blx	r7
 8008f7e:	3001      	adds	r0, #1
 8008f80:	f43f aefb 	beq.w	8008d7a <_printf_float+0xb6>
 8008f84:	f10a 0a01 	add.w	sl, sl, #1
 8008f88:	e7ee      	b.n	8008f68 <_printf_float+0x2a4>
 8008f8a:	bf00      	nop
 8008f8c:	7fefffff 	.word	0x7fefffff
 8008f90:	0800c71c 	.word	0x0800c71c
 8008f94:	0800c720 	.word	0x0800c720
 8008f98:	0800c724 	.word	0x0800c724
 8008f9c:	0800c728 	.word	0x0800c728
 8008fa0:	0800c72c 	.word	0x0800c72c
 8008fa4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008fa6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008faa:	4553      	cmp	r3, sl
 8008fac:	bfa8      	it	ge
 8008fae:	4653      	movge	r3, sl
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	4699      	mov	r9, r3
 8008fb4:	dc36      	bgt.n	8009024 <_printf_float+0x360>
 8008fb6:	f04f 0b00 	mov.w	fp, #0
 8008fba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008fbe:	f104 021a 	add.w	r2, r4, #26
 8008fc2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008fc4:	9306      	str	r3, [sp, #24]
 8008fc6:	eba3 0309 	sub.w	r3, r3, r9
 8008fca:	455b      	cmp	r3, fp
 8008fcc:	dc31      	bgt.n	8009032 <_printf_float+0x36e>
 8008fce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fd0:	459a      	cmp	sl, r3
 8008fd2:	dc3a      	bgt.n	800904a <_printf_float+0x386>
 8008fd4:	6823      	ldr	r3, [r4, #0]
 8008fd6:	07da      	lsls	r2, r3, #31
 8008fd8:	d437      	bmi.n	800904a <_printf_float+0x386>
 8008fda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fdc:	ebaa 0903 	sub.w	r9, sl, r3
 8008fe0:	9b06      	ldr	r3, [sp, #24]
 8008fe2:	ebaa 0303 	sub.w	r3, sl, r3
 8008fe6:	4599      	cmp	r9, r3
 8008fe8:	bfa8      	it	ge
 8008fea:	4699      	movge	r9, r3
 8008fec:	f1b9 0f00 	cmp.w	r9, #0
 8008ff0:	dc33      	bgt.n	800905a <_printf_float+0x396>
 8008ff2:	f04f 0800 	mov.w	r8, #0
 8008ff6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ffa:	f104 0b1a 	add.w	fp, r4, #26
 8008ffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009000:	ebaa 0303 	sub.w	r3, sl, r3
 8009004:	eba3 0309 	sub.w	r3, r3, r9
 8009008:	4543      	cmp	r3, r8
 800900a:	f77f af79 	ble.w	8008f00 <_printf_float+0x23c>
 800900e:	2301      	movs	r3, #1
 8009010:	465a      	mov	r2, fp
 8009012:	4631      	mov	r1, r6
 8009014:	4628      	mov	r0, r5
 8009016:	47b8      	blx	r7
 8009018:	3001      	adds	r0, #1
 800901a:	f43f aeae 	beq.w	8008d7a <_printf_float+0xb6>
 800901e:	f108 0801 	add.w	r8, r8, #1
 8009022:	e7ec      	b.n	8008ffe <_printf_float+0x33a>
 8009024:	4642      	mov	r2, r8
 8009026:	4631      	mov	r1, r6
 8009028:	4628      	mov	r0, r5
 800902a:	47b8      	blx	r7
 800902c:	3001      	adds	r0, #1
 800902e:	d1c2      	bne.n	8008fb6 <_printf_float+0x2f2>
 8009030:	e6a3      	b.n	8008d7a <_printf_float+0xb6>
 8009032:	2301      	movs	r3, #1
 8009034:	4631      	mov	r1, r6
 8009036:	4628      	mov	r0, r5
 8009038:	9206      	str	r2, [sp, #24]
 800903a:	47b8      	blx	r7
 800903c:	3001      	adds	r0, #1
 800903e:	f43f ae9c 	beq.w	8008d7a <_printf_float+0xb6>
 8009042:	9a06      	ldr	r2, [sp, #24]
 8009044:	f10b 0b01 	add.w	fp, fp, #1
 8009048:	e7bb      	b.n	8008fc2 <_printf_float+0x2fe>
 800904a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800904e:	4631      	mov	r1, r6
 8009050:	4628      	mov	r0, r5
 8009052:	47b8      	blx	r7
 8009054:	3001      	adds	r0, #1
 8009056:	d1c0      	bne.n	8008fda <_printf_float+0x316>
 8009058:	e68f      	b.n	8008d7a <_printf_float+0xb6>
 800905a:	9a06      	ldr	r2, [sp, #24]
 800905c:	464b      	mov	r3, r9
 800905e:	4442      	add	r2, r8
 8009060:	4631      	mov	r1, r6
 8009062:	4628      	mov	r0, r5
 8009064:	47b8      	blx	r7
 8009066:	3001      	adds	r0, #1
 8009068:	d1c3      	bne.n	8008ff2 <_printf_float+0x32e>
 800906a:	e686      	b.n	8008d7a <_printf_float+0xb6>
 800906c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009070:	f1ba 0f01 	cmp.w	sl, #1
 8009074:	dc01      	bgt.n	800907a <_printf_float+0x3b6>
 8009076:	07db      	lsls	r3, r3, #31
 8009078:	d536      	bpl.n	80090e8 <_printf_float+0x424>
 800907a:	2301      	movs	r3, #1
 800907c:	4642      	mov	r2, r8
 800907e:	4631      	mov	r1, r6
 8009080:	4628      	mov	r0, r5
 8009082:	47b8      	blx	r7
 8009084:	3001      	adds	r0, #1
 8009086:	f43f ae78 	beq.w	8008d7a <_printf_float+0xb6>
 800908a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800908e:	4631      	mov	r1, r6
 8009090:	4628      	mov	r0, r5
 8009092:	47b8      	blx	r7
 8009094:	3001      	adds	r0, #1
 8009096:	f43f ae70 	beq.w	8008d7a <_printf_float+0xb6>
 800909a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800909e:	2200      	movs	r2, #0
 80090a0:	2300      	movs	r3, #0
 80090a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80090a6:	f7f7 fd2f 	bl	8000b08 <__aeabi_dcmpeq>
 80090aa:	b9c0      	cbnz	r0, 80090de <_printf_float+0x41a>
 80090ac:	4653      	mov	r3, sl
 80090ae:	f108 0201 	add.w	r2, r8, #1
 80090b2:	4631      	mov	r1, r6
 80090b4:	4628      	mov	r0, r5
 80090b6:	47b8      	blx	r7
 80090b8:	3001      	adds	r0, #1
 80090ba:	d10c      	bne.n	80090d6 <_printf_float+0x412>
 80090bc:	e65d      	b.n	8008d7a <_printf_float+0xb6>
 80090be:	2301      	movs	r3, #1
 80090c0:	465a      	mov	r2, fp
 80090c2:	4631      	mov	r1, r6
 80090c4:	4628      	mov	r0, r5
 80090c6:	47b8      	blx	r7
 80090c8:	3001      	adds	r0, #1
 80090ca:	f43f ae56 	beq.w	8008d7a <_printf_float+0xb6>
 80090ce:	f108 0801 	add.w	r8, r8, #1
 80090d2:	45d0      	cmp	r8, sl
 80090d4:	dbf3      	blt.n	80090be <_printf_float+0x3fa>
 80090d6:	464b      	mov	r3, r9
 80090d8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80090dc:	e6df      	b.n	8008e9e <_printf_float+0x1da>
 80090de:	f04f 0800 	mov.w	r8, #0
 80090e2:	f104 0b1a 	add.w	fp, r4, #26
 80090e6:	e7f4      	b.n	80090d2 <_printf_float+0x40e>
 80090e8:	2301      	movs	r3, #1
 80090ea:	4642      	mov	r2, r8
 80090ec:	e7e1      	b.n	80090b2 <_printf_float+0x3ee>
 80090ee:	2301      	movs	r3, #1
 80090f0:	464a      	mov	r2, r9
 80090f2:	4631      	mov	r1, r6
 80090f4:	4628      	mov	r0, r5
 80090f6:	47b8      	blx	r7
 80090f8:	3001      	adds	r0, #1
 80090fa:	f43f ae3e 	beq.w	8008d7a <_printf_float+0xb6>
 80090fe:	f108 0801 	add.w	r8, r8, #1
 8009102:	68e3      	ldr	r3, [r4, #12]
 8009104:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009106:	1a5b      	subs	r3, r3, r1
 8009108:	4543      	cmp	r3, r8
 800910a:	dcf0      	bgt.n	80090ee <_printf_float+0x42a>
 800910c:	e6fc      	b.n	8008f08 <_printf_float+0x244>
 800910e:	f04f 0800 	mov.w	r8, #0
 8009112:	f104 0919 	add.w	r9, r4, #25
 8009116:	e7f4      	b.n	8009102 <_printf_float+0x43e>

08009118 <_printf_common>:
 8009118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800911c:	4616      	mov	r6, r2
 800911e:	4698      	mov	r8, r3
 8009120:	688a      	ldr	r2, [r1, #8]
 8009122:	690b      	ldr	r3, [r1, #16]
 8009124:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009128:	4293      	cmp	r3, r2
 800912a:	bfb8      	it	lt
 800912c:	4613      	movlt	r3, r2
 800912e:	6033      	str	r3, [r6, #0]
 8009130:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009134:	4607      	mov	r7, r0
 8009136:	460c      	mov	r4, r1
 8009138:	b10a      	cbz	r2, 800913e <_printf_common+0x26>
 800913a:	3301      	adds	r3, #1
 800913c:	6033      	str	r3, [r6, #0]
 800913e:	6823      	ldr	r3, [r4, #0]
 8009140:	0699      	lsls	r1, r3, #26
 8009142:	bf42      	ittt	mi
 8009144:	6833      	ldrmi	r3, [r6, #0]
 8009146:	3302      	addmi	r3, #2
 8009148:	6033      	strmi	r3, [r6, #0]
 800914a:	6825      	ldr	r5, [r4, #0]
 800914c:	f015 0506 	ands.w	r5, r5, #6
 8009150:	d106      	bne.n	8009160 <_printf_common+0x48>
 8009152:	f104 0a19 	add.w	sl, r4, #25
 8009156:	68e3      	ldr	r3, [r4, #12]
 8009158:	6832      	ldr	r2, [r6, #0]
 800915a:	1a9b      	subs	r3, r3, r2
 800915c:	42ab      	cmp	r3, r5
 800915e:	dc26      	bgt.n	80091ae <_printf_common+0x96>
 8009160:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009164:	6822      	ldr	r2, [r4, #0]
 8009166:	3b00      	subs	r3, #0
 8009168:	bf18      	it	ne
 800916a:	2301      	movne	r3, #1
 800916c:	0692      	lsls	r2, r2, #26
 800916e:	d42b      	bmi.n	80091c8 <_printf_common+0xb0>
 8009170:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009174:	4641      	mov	r1, r8
 8009176:	4638      	mov	r0, r7
 8009178:	47c8      	blx	r9
 800917a:	3001      	adds	r0, #1
 800917c:	d01e      	beq.n	80091bc <_printf_common+0xa4>
 800917e:	6823      	ldr	r3, [r4, #0]
 8009180:	6922      	ldr	r2, [r4, #16]
 8009182:	f003 0306 	and.w	r3, r3, #6
 8009186:	2b04      	cmp	r3, #4
 8009188:	bf02      	ittt	eq
 800918a:	68e5      	ldreq	r5, [r4, #12]
 800918c:	6833      	ldreq	r3, [r6, #0]
 800918e:	1aed      	subeq	r5, r5, r3
 8009190:	68a3      	ldr	r3, [r4, #8]
 8009192:	bf0c      	ite	eq
 8009194:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009198:	2500      	movne	r5, #0
 800919a:	4293      	cmp	r3, r2
 800919c:	bfc4      	itt	gt
 800919e:	1a9b      	subgt	r3, r3, r2
 80091a0:	18ed      	addgt	r5, r5, r3
 80091a2:	2600      	movs	r6, #0
 80091a4:	341a      	adds	r4, #26
 80091a6:	42b5      	cmp	r5, r6
 80091a8:	d11a      	bne.n	80091e0 <_printf_common+0xc8>
 80091aa:	2000      	movs	r0, #0
 80091ac:	e008      	b.n	80091c0 <_printf_common+0xa8>
 80091ae:	2301      	movs	r3, #1
 80091b0:	4652      	mov	r2, sl
 80091b2:	4641      	mov	r1, r8
 80091b4:	4638      	mov	r0, r7
 80091b6:	47c8      	blx	r9
 80091b8:	3001      	adds	r0, #1
 80091ba:	d103      	bne.n	80091c4 <_printf_common+0xac>
 80091bc:	f04f 30ff 	mov.w	r0, #4294967295
 80091c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091c4:	3501      	adds	r5, #1
 80091c6:	e7c6      	b.n	8009156 <_printf_common+0x3e>
 80091c8:	18e1      	adds	r1, r4, r3
 80091ca:	1c5a      	adds	r2, r3, #1
 80091cc:	2030      	movs	r0, #48	@ 0x30
 80091ce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80091d2:	4422      	add	r2, r4
 80091d4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80091d8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80091dc:	3302      	adds	r3, #2
 80091de:	e7c7      	b.n	8009170 <_printf_common+0x58>
 80091e0:	2301      	movs	r3, #1
 80091e2:	4622      	mov	r2, r4
 80091e4:	4641      	mov	r1, r8
 80091e6:	4638      	mov	r0, r7
 80091e8:	47c8      	blx	r9
 80091ea:	3001      	adds	r0, #1
 80091ec:	d0e6      	beq.n	80091bc <_printf_common+0xa4>
 80091ee:	3601      	adds	r6, #1
 80091f0:	e7d9      	b.n	80091a6 <_printf_common+0x8e>
	...

080091f4 <_printf_i>:
 80091f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80091f8:	7e0f      	ldrb	r7, [r1, #24]
 80091fa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80091fc:	2f78      	cmp	r7, #120	@ 0x78
 80091fe:	4691      	mov	r9, r2
 8009200:	4680      	mov	r8, r0
 8009202:	460c      	mov	r4, r1
 8009204:	469a      	mov	sl, r3
 8009206:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800920a:	d807      	bhi.n	800921c <_printf_i+0x28>
 800920c:	2f62      	cmp	r7, #98	@ 0x62
 800920e:	d80a      	bhi.n	8009226 <_printf_i+0x32>
 8009210:	2f00      	cmp	r7, #0
 8009212:	f000 80d2 	beq.w	80093ba <_printf_i+0x1c6>
 8009216:	2f58      	cmp	r7, #88	@ 0x58
 8009218:	f000 80b9 	beq.w	800938e <_printf_i+0x19a>
 800921c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009220:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009224:	e03a      	b.n	800929c <_printf_i+0xa8>
 8009226:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800922a:	2b15      	cmp	r3, #21
 800922c:	d8f6      	bhi.n	800921c <_printf_i+0x28>
 800922e:	a101      	add	r1, pc, #4	@ (adr r1, 8009234 <_printf_i+0x40>)
 8009230:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009234:	0800928d 	.word	0x0800928d
 8009238:	080092a1 	.word	0x080092a1
 800923c:	0800921d 	.word	0x0800921d
 8009240:	0800921d 	.word	0x0800921d
 8009244:	0800921d 	.word	0x0800921d
 8009248:	0800921d 	.word	0x0800921d
 800924c:	080092a1 	.word	0x080092a1
 8009250:	0800921d 	.word	0x0800921d
 8009254:	0800921d 	.word	0x0800921d
 8009258:	0800921d 	.word	0x0800921d
 800925c:	0800921d 	.word	0x0800921d
 8009260:	080093a1 	.word	0x080093a1
 8009264:	080092cb 	.word	0x080092cb
 8009268:	0800935b 	.word	0x0800935b
 800926c:	0800921d 	.word	0x0800921d
 8009270:	0800921d 	.word	0x0800921d
 8009274:	080093c3 	.word	0x080093c3
 8009278:	0800921d 	.word	0x0800921d
 800927c:	080092cb 	.word	0x080092cb
 8009280:	0800921d 	.word	0x0800921d
 8009284:	0800921d 	.word	0x0800921d
 8009288:	08009363 	.word	0x08009363
 800928c:	6833      	ldr	r3, [r6, #0]
 800928e:	1d1a      	adds	r2, r3, #4
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	6032      	str	r2, [r6, #0]
 8009294:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009298:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800929c:	2301      	movs	r3, #1
 800929e:	e09d      	b.n	80093dc <_printf_i+0x1e8>
 80092a0:	6833      	ldr	r3, [r6, #0]
 80092a2:	6820      	ldr	r0, [r4, #0]
 80092a4:	1d19      	adds	r1, r3, #4
 80092a6:	6031      	str	r1, [r6, #0]
 80092a8:	0606      	lsls	r6, r0, #24
 80092aa:	d501      	bpl.n	80092b0 <_printf_i+0xbc>
 80092ac:	681d      	ldr	r5, [r3, #0]
 80092ae:	e003      	b.n	80092b8 <_printf_i+0xc4>
 80092b0:	0645      	lsls	r5, r0, #25
 80092b2:	d5fb      	bpl.n	80092ac <_printf_i+0xb8>
 80092b4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80092b8:	2d00      	cmp	r5, #0
 80092ba:	da03      	bge.n	80092c4 <_printf_i+0xd0>
 80092bc:	232d      	movs	r3, #45	@ 0x2d
 80092be:	426d      	negs	r5, r5
 80092c0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80092c4:	4859      	ldr	r0, [pc, #356]	@ (800942c <_printf_i+0x238>)
 80092c6:	230a      	movs	r3, #10
 80092c8:	e011      	b.n	80092ee <_printf_i+0xfa>
 80092ca:	6821      	ldr	r1, [r4, #0]
 80092cc:	6833      	ldr	r3, [r6, #0]
 80092ce:	0608      	lsls	r0, r1, #24
 80092d0:	f853 5b04 	ldr.w	r5, [r3], #4
 80092d4:	d402      	bmi.n	80092dc <_printf_i+0xe8>
 80092d6:	0649      	lsls	r1, r1, #25
 80092d8:	bf48      	it	mi
 80092da:	b2ad      	uxthmi	r5, r5
 80092dc:	2f6f      	cmp	r7, #111	@ 0x6f
 80092de:	4853      	ldr	r0, [pc, #332]	@ (800942c <_printf_i+0x238>)
 80092e0:	6033      	str	r3, [r6, #0]
 80092e2:	bf14      	ite	ne
 80092e4:	230a      	movne	r3, #10
 80092e6:	2308      	moveq	r3, #8
 80092e8:	2100      	movs	r1, #0
 80092ea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80092ee:	6866      	ldr	r6, [r4, #4]
 80092f0:	60a6      	str	r6, [r4, #8]
 80092f2:	2e00      	cmp	r6, #0
 80092f4:	bfa2      	ittt	ge
 80092f6:	6821      	ldrge	r1, [r4, #0]
 80092f8:	f021 0104 	bicge.w	r1, r1, #4
 80092fc:	6021      	strge	r1, [r4, #0]
 80092fe:	b90d      	cbnz	r5, 8009304 <_printf_i+0x110>
 8009300:	2e00      	cmp	r6, #0
 8009302:	d04b      	beq.n	800939c <_printf_i+0x1a8>
 8009304:	4616      	mov	r6, r2
 8009306:	fbb5 f1f3 	udiv	r1, r5, r3
 800930a:	fb03 5711 	mls	r7, r3, r1, r5
 800930e:	5dc7      	ldrb	r7, [r0, r7]
 8009310:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009314:	462f      	mov	r7, r5
 8009316:	42bb      	cmp	r3, r7
 8009318:	460d      	mov	r5, r1
 800931a:	d9f4      	bls.n	8009306 <_printf_i+0x112>
 800931c:	2b08      	cmp	r3, #8
 800931e:	d10b      	bne.n	8009338 <_printf_i+0x144>
 8009320:	6823      	ldr	r3, [r4, #0]
 8009322:	07df      	lsls	r7, r3, #31
 8009324:	d508      	bpl.n	8009338 <_printf_i+0x144>
 8009326:	6923      	ldr	r3, [r4, #16]
 8009328:	6861      	ldr	r1, [r4, #4]
 800932a:	4299      	cmp	r1, r3
 800932c:	bfde      	ittt	le
 800932e:	2330      	movle	r3, #48	@ 0x30
 8009330:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009334:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009338:	1b92      	subs	r2, r2, r6
 800933a:	6122      	str	r2, [r4, #16]
 800933c:	f8cd a000 	str.w	sl, [sp]
 8009340:	464b      	mov	r3, r9
 8009342:	aa03      	add	r2, sp, #12
 8009344:	4621      	mov	r1, r4
 8009346:	4640      	mov	r0, r8
 8009348:	f7ff fee6 	bl	8009118 <_printf_common>
 800934c:	3001      	adds	r0, #1
 800934e:	d14a      	bne.n	80093e6 <_printf_i+0x1f2>
 8009350:	f04f 30ff 	mov.w	r0, #4294967295
 8009354:	b004      	add	sp, #16
 8009356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800935a:	6823      	ldr	r3, [r4, #0]
 800935c:	f043 0320 	orr.w	r3, r3, #32
 8009360:	6023      	str	r3, [r4, #0]
 8009362:	4833      	ldr	r0, [pc, #204]	@ (8009430 <_printf_i+0x23c>)
 8009364:	2778      	movs	r7, #120	@ 0x78
 8009366:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800936a:	6823      	ldr	r3, [r4, #0]
 800936c:	6831      	ldr	r1, [r6, #0]
 800936e:	061f      	lsls	r7, r3, #24
 8009370:	f851 5b04 	ldr.w	r5, [r1], #4
 8009374:	d402      	bmi.n	800937c <_printf_i+0x188>
 8009376:	065f      	lsls	r7, r3, #25
 8009378:	bf48      	it	mi
 800937a:	b2ad      	uxthmi	r5, r5
 800937c:	6031      	str	r1, [r6, #0]
 800937e:	07d9      	lsls	r1, r3, #31
 8009380:	bf44      	itt	mi
 8009382:	f043 0320 	orrmi.w	r3, r3, #32
 8009386:	6023      	strmi	r3, [r4, #0]
 8009388:	b11d      	cbz	r5, 8009392 <_printf_i+0x19e>
 800938a:	2310      	movs	r3, #16
 800938c:	e7ac      	b.n	80092e8 <_printf_i+0xf4>
 800938e:	4827      	ldr	r0, [pc, #156]	@ (800942c <_printf_i+0x238>)
 8009390:	e7e9      	b.n	8009366 <_printf_i+0x172>
 8009392:	6823      	ldr	r3, [r4, #0]
 8009394:	f023 0320 	bic.w	r3, r3, #32
 8009398:	6023      	str	r3, [r4, #0]
 800939a:	e7f6      	b.n	800938a <_printf_i+0x196>
 800939c:	4616      	mov	r6, r2
 800939e:	e7bd      	b.n	800931c <_printf_i+0x128>
 80093a0:	6833      	ldr	r3, [r6, #0]
 80093a2:	6825      	ldr	r5, [r4, #0]
 80093a4:	6961      	ldr	r1, [r4, #20]
 80093a6:	1d18      	adds	r0, r3, #4
 80093a8:	6030      	str	r0, [r6, #0]
 80093aa:	062e      	lsls	r6, r5, #24
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	d501      	bpl.n	80093b4 <_printf_i+0x1c0>
 80093b0:	6019      	str	r1, [r3, #0]
 80093b2:	e002      	b.n	80093ba <_printf_i+0x1c6>
 80093b4:	0668      	lsls	r0, r5, #25
 80093b6:	d5fb      	bpl.n	80093b0 <_printf_i+0x1bc>
 80093b8:	8019      	strh	r1, [r3, #0]
 80093ba:	2300      	movs	r3, #0
 80093bc:	6123      	str	r3, [r4, #16]
 80093be:	4616      	mov	r6, r2
 80093c0:	e7bc      	b.n	800933c <_printf_i+0x148>
 80093c2:	6833      	ldr	r3, [r6, #0]
 80093c4:	1d1a      	adds	r2, r3, #4
 80093c6:	6032      	str	r2, [r6, #0]
 80093c8:	681e      	ldr	r6, [r3, #0]
 80093ca:	6862      	ldr	r2, [r4, #4]
 80093cc:	2100      	movs	r1, #0
 80093ce:	4630      	mov	r0, r6
 80093d0:	f7f6 ff1e 	bl	8000210 <memchr>
 80093d4:	b108      	cbz	r0, 80093da <_printf_i+0x1e6>
 80093d6:	1b80      	subs	r0, r0, r6
 80093d8:	6060      	str	r0, [r4, #4]
 80093da:	6863      	ldr	r3, [r4, #4]
 80093dc:	6123      	str	r3, [r4, #16]
 80093de:	2300      	movs	r3, #0
 80093e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80093e4:	e7aa      	b.n	800933c <_printf_i+0x148>
 80093e6:	6923      	ldr	r3, [r4, #16]
 80093e8:	4632      	mov	r2, r6
 80093ea:	4649      	mov	r1, r9
 80093ec:	4640      	mov	r0, r8
 80093ee:	47d0      	blx	sl
 80093f0:	3001      	adds	r0, #1
 80093f2:	d0ad      	beq.n	8009350 <_printf_i+0x15c>
 80093f4:	6823      	ldr	r3, [r4, #0]
 80093f6:	079b      	lsls	r3, r3, #30
 80093f8:	d413      	bmi.n	8009422 <_printf_i+0x22e>
 80093fa:	68e0      	ldr	r0, [r4, #12]
 80093fc:	9b03      	ldr	r3, [sp, #12]
 80093fe:	4298      	cmp	r0, r3
 8009400:	bfb8      	it	lt
 8009402:	4618      	movlt	r0, r3
 8009404:	e7a6      	b.n	8009354 <_printf_i+0x160>
 8009406:	2301      	movs	r3, #1
 8009408:	4632      	mov	r2, r6
 800940a:	4649      	mov	r1, r9
 800940c:	4640      	mov	r0, r8
 800940e:	47d0      	blx	sl
 8009410:	3001      	adds	r0, #1
 8009412:	d09d      	beq.n	8009350 <_printf_i+0x15c>
 8009414:	3501      	adds	r5, #1
 8009416:	68e3      	ldr	r3, [r4, #12]
 8009418:	9903      	ldr	r1, [sp, #12]
 800941a:	1a5b      	subs	r3, r3, r1
 800941c:	42ab      	cmp	r3, r5
 800941e:	dcf2      	bgt.n	8009406 <_printf_i+0x212>
 8009420:	e7eb      	b.n	80093fa <_printf_i+0x206>
 8009422:	2500      	movs	r5, #0
 8009424:	f104 0619 	add.w	r6, r4, #25
 8009428:	e7f5      	b.n	8009416 <_printf_i+0x222>
 800942a:	bf00      	nop
 800942c:	0800c72e 	.word	0x0800c72e
 8009430:	0800c73f 	.word	0x0800c73f

08009434 <std>:
 8009434:	2300      	movs	r3, #0
 8009436:	b510      	push	{r4, lr}
 8009438:	4604      	mov	r4, r0
 800943a:	e9c0 3300 	strd	r3, r3, [r0]
 800943e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009442:	6083      	str	r3, [r0, #8]
 8009444:	8181      	strh	r1, [r0, #12]
 8009446:	6643      	str	r3, [r0, #100]	@ 0x64
 8009448:	81c2      	strh	r2, [r0, #14]
 800944a:	6183      	str	r3, [r0, #24]
 800944c:	4619      	mov	r1, r3
 800944e:	2208      	movs	r2, #8
 8009450:	305c      	adds	r0, #92	@ 0x5c
 8009452:	f000 f906 	bl	8009662 <memset>
 8009456:	4b0d      	ldr	r3, [pc, #52]	@ (800948c <std+0x58>)
 8009458:	6263      	str	r3, [r4, #36]	@ 0x24
 800945a:	4b0d      	ldr	r3, [pc, #52]	@ (8009490 <std+0x5c>)
 800945c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800945e:	4b0d      	ldr	r3, [pc, #52]	@ (8009494 <std+0x60>)
 8009460:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009462:	4b0d      	ldr	r3, [pc, #52]	@ (8009498 <std+0x64>)
 8009464:	6323      	str	r3, [r4, #48]	@ 0x30
 8009466:	4b0d      	ldr	r3, [pc, #52]	@ (800949c <std+0x68>)
 8009468:	6224      	str	r4, [r4, #32]
 800946a:	429c      	cmp	r4, r3
 800946c:	d006      	beq.n	800947c <std+0x48>
 800946e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009472:	4294      	cmp	r4, r2
 8009474:	d002      	beq.n	800947c <std+0x48>
 8009476:	33d0      	adds	r3, #208	@ 0xd0
 8009478:	429c      	cmp	r4, r3
 800947a:	d105      	bne.n	8009488 <std+0x54>
 800947c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009484:	f000 b98c 	b.w	80097a0 <__retarget_lock_init_recursive>
 8009488:	bd10      	pop	{r4, pc}
 800948a:	bf00      	nop
 800948c:	080095dd 	.word	0x080095dd
 8009490:	080095ff 	.word	0x080095ff
 8009494:	08009637 	.word	0x08009637
 8009498:	0800965b 	.word	0x0800965b
 800949c:	20004f40 	.word	0x20004f40

080094a0 <stdio_exit_handler>:
 80094a0:	4a02      	ldr	r2, [pc, #8]	@ (80094ac <stdio_exit_handler+0xc>)
 80094a2:	4903      	ldr	r1, [pc, #12]	@ (80094b0 <stdio_exit_handler+0x10>)
 80094a4:	4803      	ldr	r0, [pc, #12]	@ (80094b4 <stdio_exit_handler+0x14>)
 80094a6:	f000 b869 	b.w	800957c <_fwalk_sglue>
 80094aa:	bf00      	nop
 80094ac:	20000010 	.word	0x20000010
 80094b0:	0800b129 	.word	0x0800b129
 80094b4:	20000020 	.word	0x20000020

080094b8 <cleanup_stdio>:
 80094b8:	6841      	ldr	r1, [r0, #4]
 80094ba:	4b0c      	ldr	r3, [pc, #48]	@ (80094ec <cleanup_stdio+0x34>)
 80094bc:	4299      	cmp	r1, r3
 80094be:	b510      	push	{r4, lr}
 80094c0:	4604      	mov	r4, r0
 80094c2:	d001      	beq.n	80094c8 <cleanup_stdio+0x10>
 80094c4:	f001 fe30 	bl	800b128 <_fflush_r>
 80094c8:	68a1      	ldr	r1, [r4, #8]
 80094ca:	4b09      	ldr	r3, [pc, #36]	@ (80094f0 <cleanup_stdio+0x38>)
 80094cc:	4299      	cmp	r1, r3
 80094ce:	d002      	beq.n	80094d6 <cleanup_stdio+0x1e>
 80094d0:	4620      	mov	r0, r4
 80094d2:	f001 fe29 	bl	800b128 <_fflush_r>
 80094d6:	68e1      	ldr	r1, [r4, #12]
 80094d8:	4b06      	ldr	r3, [pc, #24]	@ (80094f4 <cleanup_stdio+0x3c>)
 80094da:	4299      	cmp	r1, r3
 80094dc:	d004      	beq.n	80094e8 <cleanup_stdio+0x30>
 80094de:	4620      	mov	r0, r4
 80094e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094e4:	f001 be20 	b.w	800b128 <_fflush_r>
 80094e8:	bd10      	pop	{r4, pc}
 80094ea:	bf00      	nop
 80094ec:	20004f40 	.word	0x20004f40
 80094f0:	20004fa8 	.word	0x20004fa8
 80094f4:	20005010 	.word	0x20005010

080094f8 <global_stdio_init.part.0>:
 80094f8:	b510      	push	{r4, lr}
 80094fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009528 <global_stdio_init.part.0+0x30>)
 80094fc:	4c0b      	ldr	r4, [pc, #44]	@ (800952c <global_stdio_init.part.0+0x34>)
 80094fe:	4a0c      	ldr	r2, [pc, #48]	@ (8009530 <global_stdio_init.part.0+0x38>)
 8009500:	601a      	str	r2, [r3, #0]
 8009502:	4620      	mov	r0, r4
 8009504:	2200      	movs	r2, #0
 8009506:	2104      	movs	r1, #4
 8009508:	f7ff ff94 	bl	8009434 <std>
 800950c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009510:	2201      	movs	r2, #1
 8009512:	2109      	movs	r1, #9
 8009514:	f7ff ff8e 	bl	8009434 <std>
 8009518:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800951c:	2202      	movs	r2, #2
 800951e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009522:	2112      	movs	r1, #18
 8009524:	f7ff bf86 	b.w	8009434 <std>
 8009528:	20005078 	.word	0x20005078
 800952c:	20004f40 	.word	0x20004f40
 8009530:	080094a1 	.word	0x080094a1

08009534 <__sfp_lock_acquire>:
 8009534:	4801      	ldr	r0, [pc, #4]	@ (800953c <__sfp_lock_acquire+0x8>)
 8009536:	f000 b934 	b.w	80097a2 <__retarget_lock_acquire_recursive>
 800953a:	bf00      	nop
 800953c:	20005081 	.word	0x20005081

08009540 <__sfp_lock_release>:
 8009540:	4801      	ldr	r0, [pc, #4]	@ (8009548 <__sfp_lock_release+0x8>)
 8009542:	f000 b92f 	b.w	80097a4 <__retarget_lock_release_recursive>
 8009546:	bf00      	nop
 8009548:	20005081 	.word	0x20005081

0800954c <__sinit>:
 800954c:	b510      	push	{r4, lr}
 800954e:	4604      	mov	r4, r0
 8009550:	f7ff fff0 	bl	8009534 <__sfp_lock_acquire>
 8009554:	6a23      	ldr	r3, [r4, #32]
 8009556:	b11b      	cbz	r3, 8009560 <__sinit+0x14>
 8009558:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800955c:	f7ff bff0 	b.w	8009540 <__sfp_lock_release>
 8009560:	4b04      	ldr	r3, [pc, #16]	@ (8009574 <__sinit+0x28>)
 8009562:	6223      	str	r3, [r4, #32]
 8009564:	4b04      	ldr	r3, [pc, #16]	@ (8009578 <__sinit+0x2c>)
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d1f5      	bne.n	8009558 <__sinit+0xc>
 800956c:	f7ff ffc4 	bl	80094f8 <global_stdio_init.part.0>
 8009570:	e7f2      	b.n	8009558 <__sinit+0xc>
 8009572:	bf00      	nop
 8009574:	080094b9 	.word	0x080094b9
 8009578:	20005078 	.word	0x20005078

0800957c <_fwalk_sglue>:
 800957c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009580:	4607      	mov	r7, r0
 8009582:	4688      	mov	r8, r1
 8009584:	4614      	mov	r4, r2
 8009586:	2600      	movs	r6, #0
 8009588:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800958c:	f1b9 0901 	subs.w	r9, r9, #1
 8009590:	d505      	bpl.n	800959e <_fwalk_sglue+0x22>
 8009592:	6824      	ldr	r4, [r4, #0]
 8009594:	2c00      	cmp	r4, #0
 8009596:	d1f7      	bne.n	8009588 <_fwalk_sglue+0xc>
 8009598:	4630      	mov	r0, r6
 800959a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800959e:	89ab      	ldrh	r3, [r5, #12]
 80095a0:	2b01      	cmp	r3, #1
 80095a2:	d907      	bls.n	80095b4 <_fwalk_sglue+0x38>
 80095a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80095a8:	3301      	adds	r3, #1
 80095aa:	d003      	beq.n	80095b4 <_fwalk_sglue+0x38>
 80095ac:	4629      	mov	r1, r5
 80095ae:	4638      	mov	r0, r7
 80095b0:	47c0      	blx	r8
 80095b2:	4306      	orrs	r6, r0
 80095b4:	3568      	adds	r5, #104	@ 0x68
 80095b6:	e7e9      	b.n	800958c <_fwalk_sglue+0x10>

080095b8 <iprintf>:
 80095b8:	b40f      	push	{r0, r1, r2, r3}
 80095ba:	b507      	push	{r0, r1, r2, lr}
 80095bc:	4906      	ldr	r1, [pc, #24]	@ (80095d8 <iprintf+0x20>)
 80095be:	ab04      	add	r3, sp, #16
 80095c0:	6808      	ldr	r0, [r1, #0]
 80095c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80095c6:	6881      	ldr	r1, [r0, #8]
 80095c8:	9301      	str	r3, [sp, #4]
 80095ca:	f001 fc11 	bl	800adf0 <_vfiprintf_r>
 80095ce:	b003      	add	sp, #12
 80095d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80095d4:	b004      	add	sp, #16
 80095d6:	4770      	bx	lr
 80095d8:	2000001c 	.word	0x2000001c

080095dc <__sread>:
 80095dc:	b510      	push	{r4, lr}
 80095de:	460c      	mov	r4, r1
 80095e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80095e4:	f000 f88e 	bl	8009704 <_read_r>
 80095e8:	2800      	cmp	r0, #0
 80095ea:	bfab      	itete	ge
 80095ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80095ee:	89a3      	ldrhlt	r3, [r4, #12]
 80095f0:	181b      	addge	r3, r3, r0
 80095f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80095f6:	bfac      	ite	ge
 80095f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80095fa:	81a3      	strhlt	r3, [r4, #12]
 80095fc:	bd10      	pop	{r4, pc}

080095fe <__swrite>:
 80095fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009602:	461f      	mov	r7, r3
 8009604:	898b      	ldrh	r3, [r1, #12]
 8009606:	05db      	lsls	r3, r3, #23
 8009608:	4605      	mov	r5, r0
 800960a:	460c      	mov	r4, r1
 800960c:	4616      	mov	r6, r2
 800960e:	d505      	bpl.n	800961c <__swrite+0x1e>
 8009610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009614:	2302      	movs	r3, #2
 8009616:	2200      	movs	r2, #0
 8009618:	f000 f862 	bl	80096e0 <_lseek_r>
 800961c:	89a3      	ldrh	r3, [r4, #12]
 800961e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009622:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009626:	81a3      	strh	r3, [r4, #12]
 8009628:	4632      	mov	r2, r6
 800962a:	463b      	mov	r3, r7
 800962c:	4628      	mov	r0, r5
 800962e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009632:	f000 b879 	b.w	8009728 <_write_r>

08009636 <__sseek>:
 8009636:	b510      	push	{r4, lr}
 8009638:	460c      	mov	r4, r1
 800963a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800963e:	f000 f84f 	bl	80096e0 <_lseek_r>
 8009642:	1c43      	adds	r3, r0, #1
 8009644:	89a3      	ldrh	r3, [r4, #12]
 8009646:	bf15      	itete	ne
 8009648:	6560      	strne	r0, [r4, #84]	@ 0x54
 800964a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800964e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009652:	81a3      	strheq	r3, [r4, #12]
 8009654:	bf18      	it	ne
 8009656:	81a3      	strhne	r3, [r4, #12]
 8009658:	bd10      	pop	{r4, pc}

0800965a <__sclose>:
 800965a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800965e:	f000 b82f 	b.w	80096c0 <_close_r>

08009662 <memset>:
 8009662:	4402      	add	r2, r0
 8009664:	4603      	mov	r3, r0
 8009666:	4293      	cmp	r3, r2
 8009668:	d100      	bne.n	800966c <memset+0xa>
 800966a:	4770      	bx	lr
 800966c:	f803 1b01 	strb.w	r1, [r3], #1
 8009670:	e7f9      	b.n	8009666 <memset+0x4>

08009672 <strchr>:
 8009672:	b2c9      	uxtb	r1, r1
 8009674:	4603      	mov	r3, r0
 8009676:	4618      	mov	r0, r3
 8009678:	f813 2b01 	ldrb.w	r2, [r3], #1
 800967c:	b112      	cbz	r2, 8009684 <strchr+0x12>
 800967e:	428a      	cmp	r2, r1
 8009680:	d1f9      	bne.n	8009676 <strchr+0x4>
 8009682:	4770      	bx	lr
 8009684:	2900      	cmp	r1, #0
 8009686:	bf18      	it	ne
 8009688:	2000      	movne	r0, #0
 800968a:	4770      	bx	lr

0800968c <strstr>:
 800968c:	780a      	ldrb	r2, [r1, #0]
 800968e:	b570      	push	{r4, r5, r6, lr}
 8009690:	b96a      	cbnz	r2, 80096ae <strstr+0x22>
 8009692:	bd70      	pop	{r4, r5, r6, pc}
 8009694:	429a      	cmp	r2, r3
 8009696:	d109      	bne.n	80096ac <strstr+0x20>
 8009698:	460c      	mov	r4, r1
 800969a:	4605      	mov	r5, r0
 800969c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d0f6      	beq.n	8009692 <strstr+0x6>
 80096a4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80096a8:	429e      	cmp	r6, r3
 80096aa:	d0f7      	beq.n	800969c <strstr+0x10>
 80096ac:	3001      	adds	r0, #1
 80096ae:	7803      	ldrb	r3, [r0, #0]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d1ef      	bne.n	8009694 <strstr+0x8>
 80096b4:	4618      	mov	r0, r3
 80096b6:	e7ec      	b.n	8009692 <strstr+0x6>

080096b8 <_localeconv_r>:
 80096b8:	4800      	ldr	r0, [pc, #0]	@ (80096bc <_localeconv_r+0x4>)
 80096ba:	4770      	bx	lr
 80096bc:	2000015c 	.word	0x2000015c

080096c0 <_close_r>:
 80096c0:	b538      	push	{r3, r4, r5, lr}
 80096c2:	4d06      	ldr	r5, [pc, #24]	@ (80096dc <_close_r+0x1c>)
 80096c4:	2300      	movs	r3, #0
 80096c6:	4604      	mov	r4, r0
 80096c8:	4608      	mov	r0, r1
 80096ca:	602b      	str	r3, [r5, #0]
 80096cc:	f7f8 fc9c 	bl	8002008 <_close>
 80096d0:	1c43      	adds	r3, r0, #1
 80096d2:	d102      	bne.n	80096da <_close_r+0x1a>
 80096d4:	682b      	ldr	r3, [r5, #0]
 80096d6:	b103      	cbz	r3, 80096da <_close_r+0x1a>
 80096d8:	6023      	str	r3, [r4, #0]
 80096da:	bd38      	pop	{r3, r4, r5, pc}
 80096dc:	2000507c 	.word	0x2000507c

080096e0 <_lseek_r>:
 80096e0:	b538      	push	{r3, r4, r5, lr}
 80096e2:	4d07      	ldr	r5, [pc, #28]	@ (8009700 <_lseek_r+0x20>)
 80096e4:	4604      	mov	r4, r0
 80096e6:	4608      	mov	r0, r1
 80096e8:	4611      	mov	r1, r2
 80096ea:	2200      	movs	r2, #0
 80096ec:	602a      	str	r2, [r5, #0]
 80096ee:	461a      	mov	r2, r3
 80096f0:	f7f8 fcb1 	bl	8002056 <_lseek>
 80096f4:	1c43      	adds	r3, r0, #1
 80096f6:	d102      	bne.n	80096fe <_lseek_r+0x1e>
 80096f8:	682b      	ldr	r3, [r5, #0]
 80096fa:	b103      	cbz	r3, 80096fe <_lseek_r+0x1e>
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	bd38      	pop	{r3, r4, r5, pc}
 8009700:	2000507c 	.word	0x2000507c

08009704 <_read_r>:
 8009704:	b538      	push	{r3, r4, r5, lr}
 8009706:	4d07      	ldr	r5, [pc, #28]	@ (8009724 <_read_r+0x20>)
 8009708:	4604      	mov	r4, r0
 800970a:	4608      	mov	r0, r1
 800970c:	4611      	mov	r1, r2
 800970e:	2200      	movs	r2, #0
 8009710:	602a      	str	r2, [r5, #0]
 8009712:	461a      	mov	r2, r3
 8009714:	f7f8 fc3f 	bl	8001f96 <_read>
 8009718:	1c43      	adds	r3, r0, #1
 800971a:	d102      	bne.n	8009722 <_read_r+0x1e>
 800971c:	682b      	ldr	r3, [r5, #0]
 800971e:	b103      	cbz	r3, 8009722 <_read_r+0x1e>
 8009720:	6023      	str	r3, [r4, #0]
 8009722:	bd38      	pop	{r3, r4, r5, pc}
 8009724:	2000507c 	.word	0x2000507c

08009728 <_write_r>:
 8009728:	b538      	push	{r3, r4, r5, lr}
 800972a:	4d07      	ldr	r5, [pc, #28]	@ (8009748 <_write_r+0x20>)
 800972c:	4604      	mov	r4, r0
 800972e:	4608      	mov	r0, r1
 8009730:	4611      	mov	r1, r2
 8009732:	2200      	movs	r2, #0
 8009734:	602a      	str	r2, [r5, #0]
 8009736:	461a      	mov	r2, r3
 8009738:	f7f8 fc4a 	bl	8001fd0 <_write>
 800973c:	1c43      	adds	r3, r0, #1
 800973e:	d102      	bne.n	8009746 <_write_r+0x1e>
 8009740:	682b      	ldr	r3, [r5, #0]
 8009742:	b103      	cbz	r3, 8009746 <_write_r+0x1e>
 8009744:	6023      	str	r3, [r4, #0]
 8009746:	bd38      	pop	{r3, r4, r5, pc}
 8009748:	2000507c 	.word	0x2000507c

0800974c <__errno>:
 800974c:	4b01      	ldr	r3, [pc, #4]	@ (8009754 <__errno+0x8>)
 800974e:	6818      	ldr	r0, [r3, #0]
 8009750:	4770      	bx	lr
 8009752:	bf00      	nop
 8009754:	2000001c 	.word	0x2000001c

08009758 <__libc_init_array>:
 8009758:	b570      	push	{r4, r5, r6, lr}
 800975a:	4d0d      	ldr	r5, [pc, #52]	@ (8009790 <__libc_init_array+0x38>)
 800975c:	4c0d      	ldr	r4, [pc, #52]	@ (8009794 <__libc_init_array+0x3c>)
 800975e:	1b64      	subs	r4, r4, r5
 8009760:	10a4      	asrs	r4, r4, #2
 8009762:	2600      	movs	r6, #0
 8009764:	42a6      	cmp	r6, r4
 8009766:	d109      	bne.n	800977c <__libc_init_array+0x24>
 8009768:	4d0b      	ldr	r5, [pc, #44]	@ (8009798 <__libc_init_array+0x40>)
 800976a:	4c0c      	ldr	r4, [pc, #48]	@ (800979c <__libc_init_array+0x44>)
 800976c:	f002 fe1a 	bl	800c3a4 <_init>
 8009770:	1b64      	subs	r4, r4, r5
 8009772:	10a4      	asrs	r4, r4, #2
 8009774:	2600      	movs	r6, #0
 8009776:	42a6      	cmp	r6, r4
 8009778:	d105      	bne.n	8009786 <__libc_init_array+0x2e>
 800977a:	bd70      	pop	{r4, r5, r6, pc}
 800977c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009780:	4798      	blx	r3
 8009782:	3601      	adds	r6, #1
 8009784:	e7ee      	b.n	8009764 <__libc_init_array+0xc>
 8009786:	f855 3b04 	ldr.w	r3, [r5], #4
 800978a:	4798      	blx	r3
 800978c:	3601      	adds	r6, #1
 800978e:	e7f2      	b.n	8009776 <__libc_init_array+0x1e>
 8009790:	0800c9b0 	.word	0x0800c9b0
 8009794:	0800c9b0 	.word	0x0800c9b0
 8009798:	0800c9b0 	.word	0x0800c9b0
 800979c:	0800c9b4 	.word	0x0800c9b4

080097a0 <__retarget_lock_init_recursive>:
 80097a0:	4770      	bx	lr

080097a2 <__retarget_lock_acquire_recursive>:
 80097a2:	4770      	bx	lr

080097a4 <__retarget_lock_release_recursive>:
 80097a4:	4770      	bx	lr

080097a6 <memcpy>:
 80097a6:	440a      	add	r2, r1
 80097a8:	4291      	cmp	r1, r2
 80097aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80097ae:	d100      	bne.n	80097b2 <memcpy+0xc>
 80097b0:	4770      	bx	lr
 80097b2:	b510      	push	{r4, lr}
 80097b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097bc:	4291      	cmp	r1, r2
 80097be:	d1f9      	bne.n	80097b4 <memcpy+0xe>
 80097c0:	bd10      	pop	{r4, pc}
	...

080097c4 <__assert_func>:
 80097c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80097c6:	4614      	mov	r4, r2
 80097c8:	461a      	mov	r2, r3
 80097ca:	4b09      	ldr	r3, [pc, #36]	@ (80097f0 <__assert_func+0x2c>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	4605      	mov	r5, r0
 80097d0:	68d8      	ldr	r0, [r3, #12]
 80097d2:	b954      	cbnz	r4, 80097ea <__assert_func+0x26>
 80097d4:	4b07      	ldr	r3, [pc, #28]	@ (80097f4 <__assert_func+0x30>)
 80097d6:	461c      	mov	r4, r3
 80097d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80097dc:	9100      	str	r1, [sp, #0]
 80097de:	462b      	mov	r3, r5
 80097e0:	4905      	ldr	r1, [pc, #20]	@ (80097f8 <__assert_func+0x34>)
 80097e2:	f001 fcc9 	bl	800b178 <fiprintf>
 80097e6:	f001 fd7d 	bl	800b2e4 <abort>
 80097ea:	4b04      	ldr	r3, [pc, #16]	@ (80097fc <__assert_func+0x38>)
 80097ec:	e7f4      	b.n	80097d8 <__assert_func+0x14>
 80097ee:	bf00      	nop
 80097f0:	2000001c 	.word	0x2000001c
 80097f4:	0800c78b 	.word	0x0800c78b
 80097f8:	0800c75d 	.word	0x0800c75d
 80097fc:	0800c750 	.word	0x0800c750

08009800 <quorem>:
 8009800:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009804:	6903      	ldr	r3, [r0, #16]
 8009806:	690c      	ldr	r4, [r1, #16]
 8009808:	42a3      	cmp	r3, r4
 800980a:	4607      	mov	r7, r0
 800980c:	db7e      	blt.n	800990c <quorem+0x10c>
 800980e:	3c01      	subs	r4, #1
 8009810:	f101 0814 	add.w	r8, r1, #20
 8009814:	00a3      	lsls	r3, r4, #2
 8009816:	f100 0514 	add.w	r5, r0, #20
 800981a:	9300      	str	r3, [sp, #0]
 800981c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009820:	9301      	str	r3, [sp, #4]
 8009822:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009826:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800982a:	3301      	adds	r3, #1
 800982c:	429a      	cmp	r2, r3
 800982e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009832:	fbb2 f6f3 	udiv	r6, r2, r3
 8009836:	d32e      	bcc.n	8009896 <quorem+0x96>
 8009838:	f04f 0a00 	mov.w	sl, #0
 800983c:	46c4      	mov	ip, r8
 800983e:	46ae      	mov	lr, r5
 8009840:	46d3      	mov	fp, sl
 8009842:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009846:	b298      	uxth	r0, r3
 8009848:	fb06 a000 	mla	r0, r6, r0, sl
 800984c:	0c02      	lsrs	r2, r0, #16
 800984e:	0c1b      	lsrs	r3, r3, #16
 8009850:	fb06 2303 	mla	r3, r6, r3, r2
 8009854:	f8de 2000 	ldr.w	r2, [lr]
 8009858:	b280      	uxth	r0, r0
 800985a:	b292      	uxth	r2, r2
 800985c:	1a12      	subs	r2, r2, r0
 800985e:	445a      	add	r2, fp
 8009860:	f8de 0000 	ldr.w	r0, [lr]
 8009864:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009868:	b29b      	uxth	r3, r3
 800986a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800986e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009872:	b292      	uxth	r2, r2
 8009874:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009878:	45e1      	cmp	r9, ip
 800987a:	f84e 2b04 	str.w	r2, [lr], #4
 800987e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009882:	d2de      	bcs.n	8009842 <quorem+0x42>
 8009884:	9b00      	ldr	r3, [sp, #0]
 8009886:	58eb      	ldr	r3, [r5, r3]
 8009888:	b92b      	cbnz	r3, 8009896 <quorem+0x96>
 800988a:	9b01      	ldr	r3, [sp, #4]
 800988c:	3b04      	subs	r3, #4
 800988e:	429d      	cmp	r5, r3
 8009890:	461a      	mov	r2, r3
 8009892:	d32f      	bcc.n	80098f4 <quorem+0xf4>
 8009894:	613c      	str	r4, [r7, #16]
 8009896:	4638      	mov	r0, r7
 8009898:	f001 f978 	bl	800ab8c <__mcmp>
 800989c:	2800      	cmp	r0, #0
 800989e:	db25      	blt.n	80098ec <quorem+0xec>
 80098a0:	4629      	mov	r1, r5
 80098a2:	2000      	movs	r0, #0
 80098a4:	f858 2b04 	ldr.w	r2, [r8], #4
 80098a8:	f8d1 c000 	ldr.w	ip, [r1]
 80098ac:	fa1f fe82 	uxth.w	lr, r2
 80098b0:	fa1f f38c 	uxth.w	r3, ip
 80098b4:	eba3 030e 	sub.w	r3, r3, lr
 80098b8:	4403      	add	r3, r0
 80098ba:	0c12      	lsrs	r2, r2, #16
 80098bc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80098c0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80098c4:	b29b      	uxth	r3, r3
 80098c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80098ca:	45c1      	cmp	r9, r8
 80098cc:	f841 3b04 	str.w	r3, [r1], #4
 80098d0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80098d4:	d2e6      	bcs.n	80098a4 <quorem+0xa4>
 80098d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80098da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80098de:	b922      	cbnz	r2, 80098ea <quorem+0xea>
 80098e0:	3b04      	subs	r3, #4
 80098e2:	429d      	cmp	r5, r3
 80098e4:	461a      	mov	r2, r3
 80098e6:	d30b      	bcc.n	8009900 <quorem+0x100>
 80098e8:	613c      	str	r4, [r7, #16]
 80098ea:	3601      	adds	r6, #1
 80098ec:	4630      	mov	r0, r6
 80098ee:	b003      	add	sp, #12
 80098f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098f4:	6812      	ldr	r2, [r2, #0]
 80098f6:	3b04      	subs	r3, #4
 80098f8:	2a00      	cmp	r2, #0
 80098fa:	d1cb      	bne.n	8009894 <quorem+0x94>
 80098fc:	3c01      	subs	r4, #1
 80098fe:	e7c6      	b.n	800988e <quorem+0x8e>
 8009900:	6812      	ldr	r2, [r2, #0]
 8009902:	3b04      	subs	r3, #4
 8009904:	2a00      	cmp	r2, #0
 8009906:	d1ef      	bne.n	80098e8 <quorem+0xe8>
 8009908:	3c01      	subs	r4, #1
 800990a:	e7ea      	b.n	80098e2 <quorem+0xe2>
 800990c:	2000      	movs	r0, #0
 800990e:	e7ee      	b.n	80098ee <quorem+0xee>

08009910 <_dtoa_r>:
 8009910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009914:	69c7      	ldr	r7, [r0, #28]
 8009916:	b099      	sub	sp, #100	@ 0x64
 8009918:	ed8d 0b02 	vstr	d0, [sp, #8]
 800991c:	ec55 4b10 	vmov	r4, r5, d0
 8009920:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8009922:	9109      	str	r1, [sp, #36]	@ 0x24
 8009924:	4683      	mov	fp, r0
 8009926:	920e      	str	r2, [sp, #56]	@ 0x38
 8009928:	9313      	str	r3, [sp, #76]	@ 0x4c
 800992a:	b97f      	cbnz	r7, 800994c <_dtoa_r+0x3c>
 800992c:	2010      	movs	r0, #16
 800992e:	f000 fdfd 	bl	800a52c <malloc>
 8009932:	4602      	mov	r2, r0
 8009934:	f8cb 001c 	str.w	r0, [fp, #28]
 8009938:	b920      	cbnz	r0, 8009944 <_dtoa_r+0x34>
 800993a:	4ba7      	ldr	r3, [pc, #668]	@ (8009bd8 <_dtoa_r+0x2c8>)
 800993c:	21ef      	movs	r1, #239	@ 0xef
 800993e:	48a7      	ldr	r0, [pc, #668]	@ (8009bdc <_dtoa_r+0x2cc>)
 8009940:	f7ff ff40 	bl	80097c4 <__assert_func>
 8009944:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009948:	6007      	str	r7, [r0, #0]
 800994a:	60c7      	str	r7, [r0, #12]
 800994c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009950:	6819      	ldr	r1, [r3, #0]
 8009952:	b159      	cbz	r1, 800996c <_dtoa_r+0x5c>
 8009954:	685a      	ldr	r2, [r3, #4]
 8009956:	604a      	str	r2, [r1, #4]
 8009958:	2301      	movs	r3, #1
 800995a:	4093      	lsls	r3, r2
 800995c:	608b      	str	r3, [r1, #8]
 800995e:	4658      	mov	r0, fp
 8009960:	f000 feda 	bl	800a718 <_Bfree>
 8009964:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009968:	2200      	movs	r2, #0
 800996a:	601a      	str	r2, [r3, #0]
 800996c:	1e2b      	subs	r3, r5, #0
 800996e:	bfb9      	ittee	lt
 8009970:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009974:	9303      	strlt	r3, [sp, #12]
 8009976:	2300      	movge	r3, #0
 8009978:	6033      	strge	r3, [r6, #0]
 800997a:	9f03      	ldr	r7, [sp, #12]
 800997c:	4b98      	ldr	r3, [pc, #608]	@ (8009be0 <_dtoa_r+0x2d0>)
 800997e:	bfbc      	itt	lt
 8009980:	2201      	movlt	r2, #1
 8009982:	6032      	strlt	r2, [r6, #0]
 8009984:	43bb      	bics	r3, r7
 8009986:	d112      	bne.n	80099ae <_dtoa_r+0x9e>
 8009988:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800998a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800998e:	6013      	str	r3, [r2, #0]
 8009990:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009994:	4323      	orrs	r3, r4
 8009996:	f000 854d 	beq.w	800a434 <_dtoa_r+0xb24>
 800999a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800999c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009bf4 <_dtoa_r+0x2e4>
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	f000 854f 	beq.w	800a444 <_dtoa_r+0xb34>
 80099a6:	f10a 0303 	add.w	r3, sl, #3
 80099aa:	f000 bd49 	b.w	800a440 <_dtoa_r+0xb30>
 80099ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 80099b2:	2200      	movs	r2, #0
 80099b4:	ec51 0b17 	vmov	r0, r1, d7
 80099b8:	2300      	movs	r3, #0
 80099ba:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80099be:	f7f7 f8a3 	bl	8000b08 <__aeabi_dcmpeq>
 80099c2:	4680      	mov	r8, r0
 80099c4:	b158      	cbz	r0, 80099de <_dtoa_r+0xce>
 80099c6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80099c8:	2301      	movs	r3, #1
 80099ca:	6013      	str	r3, [r2, #0]
 80099cc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80099ce:	b113      	cbz	r3, 80099d6 <_dtoa_r+0xc6>
 80099d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80099d2:	4b84      	ldr	r3, [pc, #528]	@ (8009be4 <_dtoa_r+0x2d4>)
 80099d4:	6013      	str	r3, [r2, #0]
 80099d6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009bf8 <_dtoa_r+0x2e8>
 80099da:	f000 bd33 	b.w	800a444 <_dtoa_r+0xb34>
 80099de:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80099e2:	aa16      	add	r2, sp, #88	@ 0x58
 80099e4:	a917      	add	r1, sp, #92	@ 0x5c
 80099e6:	4658      	mov	r0, fp
 80099e8:	f001 f980 	bl	800acec <__d2b>
 80099ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80099f0:	4681      	mov	r9, r0
 80099f2:	2e00      	cmp	r6, #0
 80099f4:	d077      	beq.n	8009ae6 <_dtoa_r+0x1d6>
 80099f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80099f8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80099fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009a00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a04:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009a08:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009a0c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009a10:	4619      	mov	r1, r3
 8009a12:	2200      	movs	r2, #0
 8009a14:	4b74      	ldr	r3, [pc, #464]	@ (8009be8 <_dtoa_r+0x2d8>)
 8009a16:	f7f6 fc57 	bl	80002c8 <__aeabi_dsub>
 8009a1a:	a369      	add	r3, pc, #420	@ (adr r3, 8009bc0 <_dtoa_r+0x2b0>)
 8009a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a20:	f7f6 fe0a 	bl	8000638 <__aeabi_dmul>
 8009a24:	a368      	add	r3, pc, #416	@ (adr r3, 8009bc8 <_dtoa_r+0x2b8>)
 8009a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a2a:	f7f6 fc4f 	bl	80002cc <__adddf3>
 8009a2e:	4604      	mov	r4, r0
 8009a30:	4630      	mov	r0, r6
 8009a32:	460d      	mov	r5, r1
 8009a34:	f7f6 fd96 	bl	8000564 <__aeabi_i2d>
 8009a38:	a365      	add	r3, pc, #404	@ (adr r3, 8009bd0 <_dtoa_r+0x2c0>)
 8009a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3e:	f7f6 fdfb 	bl	8000638 <__aeabi_dmul>
 8009a42:	4602      	mov	r2, r0
 8009a44:	460b      	mov	r3, r1
 8009a46:	4620      	mov	r0, r4
 8009a48:	4629      	mov	r1, r5
 8009a4a:	f7f6 fc3f 	bl	80002cc <__adddf3>
 8009a4e:	4604      	mov	r4, r0
 8009a50:	460d      	mov	r5, r1
 8009a52:	f7f7 f8a1 	bl	8000b98 <__aeabi_d2iz>
 8009a56:	2200      	movs	r2, #0
 8009a58:	4607      	mov	r7, r0
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	4620      	mov	r0, r4
 8009a5e:	4629      	mov	r1, r5
 8009a60:	f7f7 f85c 	bl	8000b1c <__aeabi_dcmplt>
 8009a64:	b140      	cbz	r0, 8009a78 <_dtoa_r+0x168>
 8009a66:	4638      	mov	r0, r7
 8009a68:	f7f6 fd7c 	bl	8000564 <__aeabi_i2d>
 8009a6c:	4622      	mov	r2, r4
 8009a6e:	462b      	mov	r3, r5
 8009a70:	f7f7 f84a 	bl	8000b08 <__aeabi_dcmpeq>
 8009a74:	b900      	cbnz	r0, 8009a78 <_dtoa_r+0x168>
 8009a76:	3f01      	subs	r7, #1
 8009a78:	2f16      	cmp	r7, #22
 8009a7a:	d851      	bhi.n	8009b20 <_dtoa_r+0x210>
 8009a7c:	4b5b      	ldr	r3, [pc, #364]	@ (8009bec <_dtoa_r+0x2dc>)
 8009a7e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a86:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a8a:	f7f7 f847 	bl	8000b1c <__aeabi_dcmplt>
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	d048      	beq.n	8009b24 <_dtoa_r+0x214>
 8009a92:	3f01      	subs	r7, #1
 8009a94:	2300      	movs	r3, #0
 8009a96:	9312      	str	r3, [sp, #72]	@ 0x48
 8009a98:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009a9a:	1b9b      	subs	r3, r3, r6
 8009a9c:	1e5a      	subs	r2, r3, #1
 8009a9e:	bf44      	itt	mi
 8009aa0:	f1c3 0801 	rsbmi	r8, r3, #1
 8009aa4:	2300      	movmi	r3, #0
 8009aa6:	9208      	str	r2, [sp, #32]
 8009aa8:	bf54      	ite	pl
 8009aaa:	f04f 0800 	movpl.w	r8, #0
 8009aae:	9308      	strmi	r3, [sp, #32]
 8009ab0:	2f00      	cmp	r7, #0
 8009ab2:	db39      	blt.n	8009b28 <_dtoa_r+0x218>
 8009ab4:	9b08      	ldr	r3, [sp, #32]
 8009ab6:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009ab8:	443b      	add	r3, r7
 8009aba:	9308      	str	r3, [sp, #32]
 8009abc:	2300      	movs	r3, #0
 8009abe:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ac0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ac2:	2b09      	cmp	r3, #9
 8009ac4:	d864      	bhi.n	8009b90 <_dtoa_r+0x280>
 8009ac6:	2b05      	cmp	r3, #5
 8009ac8:	bfc4      	itt	gt
 8009aca:	3b04      	subgt	r3, #4
 8009acc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009ace:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ad0:	f1a3 0302 	sub.w	r3, r3, #2
 8009ad4:	bfcc      	ite	gt
 8009ad6:	2400      	movgt	r4, #0
 8009ad8:	2401      	movle	r4, #1
 8009ada:	2b03      	cmp	r3, #3
 8009adc:	d863      	bhi.n	8009ba6 <_dtoa_r+0x296>
 8009ade:	e8df f003 	tbb	[pc, r3]
 8009ae2:	372a      	.short	0x372a
 8009ae4:	5535      	.short	0x5535
 8009ae6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009aea:	441e      	add	r6, r3
 8009aec:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009af0:	2b20      	cmp	r3, #32
 8009af2:	bfc1      	itttt	gt
 8009af4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009af8:	409f      	lslgt	r7, r3
 8009afa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009afe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009b02:	bfd6      	itet	le
 8009b04:	f1c3 0320 	rsble	r3, r3, #32
 8009b08:	ea47 0003 	orrgt.w	r0, r7, r3
 8009b0c:	fa04 f003 	lslle.w	r0, r4, r3
 8009b10:	f7f6 fd18 	bl	8000544 <__aeabi_ui2d>
 8009b14:	2201      	movs	r2, #1
 8009b16:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009b1a:	3e01      	subs	r6, #1
 8009b1c:	9214      	str	r2, [sp, #80]	@ 0x50
 8009b1e:	e777      	b.n	8009a10 <_dtoa_r+0x100>
 8009b20:	2301      	movs	r3, #1
 8009b22:	e7b8      	b.n	8009a96 <_dtoa_r+0x186>
 8009b24:	9012      	str	r0, [sp, #72]	@ 0x48
 8009b26:	e7b7      	b.n	8009a98 <_dtoa_r+0x188>
 8009b28:	427b      	negs	r3, r7
 8009b2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	eba8 0807 	sub.w	r8, r8, r7
 8009b32:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009b34:	e7c4      	b.n	8009ac0 <_dtoa_r+0x1b0>
 8009b36:	2300      	movs	r3, #0
 8009b38:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b3a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	dc35      	bgt.n	8009bac <_dtoa_r+0x29c>
 8009b40:	2301      	movs	r3, #1
 8009b42:	9300      	str	r3, [sp, #0]
 8009b44:	9307      	str	r3, [sp, #28]
 8009b46:	461a      	mov	r2, r3
 8009b48:	920e      	str	r2, [sp, #56]	@ 0x38
 8009b4a:	e00b      	b.n	8009b64 <_dtoa_r+0x254>
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	e7f3      	b.n	8009b38 <_dtoa_r+0x228>
 8009b50:	2300      	movs	r3, #0
 8009b52:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b54:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b56:	18fb      	adds	r3, r7, r3
 8009b58:	9300      	str	r3, [sp, #0]
 8009b5a:	3301      	adds	r3, #1
 8009b5c:	2b01      	cmp	r3, #1
 8009b5e:	9307      	str	r3, [sp, #28]
 8009b60:	bfb8      	it	lt
 8009b62:	2301      	movlt	r3, #1
 8009b64:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009b68:	2100      	movs	r1, #0
 8009b6a:	2204      	movs	r2, #4
 8009b6c:	f102 0514 	add.w	r5, r2, #20
 8009b70:	429d      	cmp	r5, r3
 8009b72:	d91f      	bls.n	8009bb4 <_dtoa_r+0x2a4>
 8009b74:	6041      	str	r1, [r0, #4]
 8009b76:	4658      	mov	r0, fp
 8009b78:	f000 fd8e 	bl	800a698 <_Balloc>
 8009b7c:	4682      	mov	sl, r0
 8009b7e:	2800      	cmp	r0, #0
 8009b80:	d13c      	bne.n	8009bfc <_dtoa_r+0x2ec>
 8009b82:	4b1b      	ldr	r3, [pc, #108]	@ (8009bf0 <_dtoa_r+0x2e0>)
 8009b84:	4602      	mov	r2, r0
 8009b86:	f240 11af 	movw	r1, #431	@ 0x1af
 8009b8a:	e6d8      	b.n	800993e <_dtoa_r+0x2e>
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	e7e0      	b.n	8009b52 <_dtoa_r+0x242>
 8009b90:	2401      	movs	r4, #1
 8009b92:	2300      	movs	r3, #0
 8009b94:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b96:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009b98:	f04f 33ff 	mov.w	r3, #4294967295
 8009b9c:	9300      	str	r3, [sp, #0]
 8009b9e:	9307      	str	r3, [sp, #28]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	2312      	movs	r3, #18
 8009ba4:	e7d0      	b.n	8009b48 <_dtoa_r+0x238>
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009baa:	e7f5      	b.n	8009b98 <_dtoa_r+0x288>
 8009bac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009bae:	9300      	str	r3, [sp, #0]
 8009bb0:	9307      	str	r3, [sp, #28]
 8009bb2:	e7d7      	b.n	8009b64 <_dtoa_r+0x254>
 8009bb4:	3101      	adds	r1, #1
 8009bb6:	0052      	lsls	r2, r2, #1
 8009bb8:	e7d8      	b.n	8009b6c <_dtoa_r+0x25c>
 8009bba:	bf00      	nop
 8009bbc:	f3af 8000 	nop.w
 8009bc0:	636f4361 	.word	0x636f4361
 8009bc4:	3fd287a7 	.word	0x3fd287a7
 8009bc8:	8b60c8b3 	.word	0x8b60c8b3
 8009bcc:	3fc68a28 	.word	0x3fc68a28
 8009bd0:	509f79fb 	.word	0x509f79fb
 8009bd4:	3fd34413 	.word	0x3fd34413
 8009bd8:	0800c5ac 	.word	0x0800c5ac
 8009bdc:	0800c799 	.word	0x0800c799
 8009be0:	7ff00000 	.word	0x7ff00000
 8009be4:	0800c72d 	.word	0x0800c72d
 8009be8:	3ff80000 	.word	0x3ff80000
 8009bec:	0800c890 	.word	0x0800c890
 8009bf0:	0800c7f1 	.word	0x0800c7f1
 8009bf4:	0800c795 	.word	0x0800c795
 8009bf8:	0800c72c 	.word	0x0800c72c
 8009bfc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009c00:	6018      	str	r0, [r3, #0]
 8009c02:	9b07      	ldr	r3, [sp, #28]
 8009c04:	2b0e      	cmp	r3, #14
 8009c06:	f200 80a4 	bhi.w	8009d52 <_dtoa_r+0x442>
 8009c0a:	2c00      	cmp	r4, #0
 8009c0c:	f000 80a1 	beq.w	8009d52 <_dtoa_r+0x442>
 8009c10:	2f00      	cmp	r7, #0
 8009c12:	dd33      	ble.n	8009c7c <_dtoa_r+0x36c>
 8009c14:	4bad      	ldr	r3, [pc, #692]	@ (8009ecc <_dtoa_r+0x5bc>)
 8009c16:	f007 020f 	and.w	r2, r7, #15
 8009c1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c1e:	ed93 7b00 	vldr	d7, [r3]
 8009c22:	05f8      	lsls	r0, r7, #23
 8009c24:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009c28:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009c2c:	d516      	bpl.n	8009c5c <_dtoa_r+0x34c>
 8009c2e:	4ba8      	ldr	r3, [pc, #672]	@ (8009ed0 <_dtoa_r+0x5c0>)
 8009c30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009c38:	f7f6 fe28 	bl	800088c <__aeabi_ddiv>
 8009c3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c40:	f004 040f 	and.w	r4, r4, #15
 8009c44:	2603      	movs	r6, #3
 8009c46:	4da2      	ldr	r5, [pc, #648]	@ (8009ed0 <_dtoa_r+0x5c0>)
 8009c48:	b954      	cbnz	r4, 8009c60 <_dtoa_r+0x350>
 8009c4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c52:	f7f6 fe1b 	bl	800088c <__aeabi_ddiv>
 8009c56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c5a:	e028      	b.n	8009cae <_dtoa_r+0x39e>
 8009c5c:	2602      	movs	r6, #2
 8009c5e:	e7f2      	b.n	8009c46 <_dtoa_r+0x336>
 8009c60:	07e1      	lsls	r1, r4, #31
 8009c62:	d508      	bpl.n	8009c76 <_dtoa_r+0x366>
 8009c64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009c68:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009c6c:	f7f6 fce4 	bl	8000638 <__aeabi_dmul>
 8009c70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c74:	3601      	adds	r6, #1
 8009c76:	1064      	asrs	r4, r4, #1
 8009c78:	3508      	adds	r5, #8
 8009c7a:	e7e5      	b.n	8009c48 <_dtoa_r+0x338>
 8009c7c:	f000 80d2 	beq.w	8009e24 <_dtoa_r+0x514>
 8009c80:	427c      	negs	r4, r7
 8009c82:	4b92      	ldr	r3, [pc, #584]	@ (8009ecc <_dtoa_r+0x5bc>)
 8009c84:	4d92      	ldr	r5, [pc, #584]	@ (8009ed0 <_dtoa_r+0x5c0>)
 8009c86:	f004 020f 	and.w	r2, r4, #15
 8009c8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c92:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009c96:	f7f6 fccf 	bl	8000638 <__aeabi_dmul>
 8009c9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009c9e:	1124      	asrs	r4, r4, #4
 8009ca0:	2300      	movs	r3, #0
 8009ca2:	2602      	movs	r6, #2
 8009ca4:	2c00      	cmp	r4, #0
 8009ca6:	f040 80b2 	bne.w	8009e0e <_dtoa_r+0x4fe>
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d1d3      	bne.n	8009c56 <_dtoa_r+0x346>
 8009cae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009cb0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	f000 80b7 	beq.w	8009e28 <_dtoa_r+0x518>
 8009cba:	4b86      	ldr	r3, [pc, #536]	@ (8009ed4 <_dtoa_r+0x5c4>)
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	4620      	mov	r0, r4
 8009cc0:	4629      	mov	r1, r5
 8009cc2:	f7f6 ff2b 	bl	8000b1c <__aeabi_dcmplt>
 8009cc6:	2800      	cmp	r0, #0
 8009cc8:	f000 80ae 	beq.w	8009e28 <_dtoa_r+0x518>
 8009ccc:	9b07      	ldr	r3, [sp, #28]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	f000 80aa 	beq.w	8009e28 <_dtoa_r+0x518>
 8009cd4:	9b00      	ldr	r3, [sp, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	dd37      	ble.n	8009d4a <_dtoa_r+0x43a>
 8009cda:	1e7b      	subs	r3, r7, #1
 8009cdc:	9304      	str	r3, [sp, #16]
 8009cde:	4620      	mov	r0, r4
 8009ce0:	4b7d      	ldr	r3, [pc, #500]	@ (8009ed8 <_dtoa_r+0x5c8>)
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	4629      	mov	r1, r5
 8009ce6:	f7f6 fca7 	bl	8000638 <__aeabi_dmul>
 8009cea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009cee:	9c00      	ldr	r4, [sp, #0]
 8009cf0:	3601      	adds	r6, #1
 8009cf2:	4630      	mov	r0, r6
 8009cf4:	f7f6 fc36 	bl	8000564 <__aeabi_i2d>
 8009cf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009cfc:	f7f6 fc9c 	bl	8000638 <__aeabi_dmul>
 8009d00:	4b76      	ldr	r3, [pc, #472]	@ (8009edc <_dtoa_r+0x5cc>)
 8009d02:	2200      	movs	r2, #0
 8009d04:	f7f6 fae2 	bl	80002cc <__adddf3>
 8009d08:	4605      	mov	r5, r0
 8009d0a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009d0e:	2c00      	cmp	r4, #0
 8009d10:	f040 808d 	bne.w	8009e2e <_dtoa_r+0x51e>
 8009d14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d18:	4b71      	ldr	r3, [pc, #452]	@ (8009ee0 <_dtoa_r+0x5d0>)
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	f7f6 fad4 	bl	80002c8 <__aeabi_dsub>
 8009d20:	4602      	mov	r2, r0
 8009d22:	460b      	mov	r3, r1
 8009d24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009d28:	462a      	mov	r2, r5
 8009d2a:	4633      	mov	r3, r6
 8009d2c:	f7f6 ff14 	bl	8000b58 <__aeabi_dcmpgt>
 8009d30:	2800      	cmp	r0, #0
 8009d32:	f040 828b 	bne.w	800a24c <_dtoa_r+0x93c>
 8009d36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d3a:	462a      	mov	r2, r5
 8009d3c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009d40:	f7f6 feec 	bl	8000b1c <__aeabi_dcmplt>
 8009d44:	2800      	cmp	r0, #0
 8009d46:	f040 8128 	bne.w	8009f9a <_dtoa_r+0x68a>
 8009d4a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009d4e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009d52:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	f2c0 815a 	blt.w	800a00e <_dtoa_r+0x6fe>
 8009d5a:	2f0e      	cmp	r7, #14
 8009d5c:	f300 8157 	bgt.w	800a00e <_dtoa_r+0x6fe>
 8009d60:	4b5a      	ldr	r3, [pc, #360]	@ (8009ecc <_dtoa_r+0x5bc>)
 8009d62:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009d66:	ed93 7b00 	vldr	d7, [r3]
 8009d6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	ed8d 7b00 	vstr	d7, [sp]
 8009d72:	da03      	bge.n	8009d7c <_dtoa_r+0x46c>
 8009d74:	9b07      	ldr	r3, [sp, #28]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	f340 8101 	ble.w	8009f7e <_dtoa_r+0x66e>
 8009d7c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009d80:	4656      	mov	r6, sl
 8009d82:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d86:	4620      	mov	r0, r4
 8009d88:	4629      	mov	r1, r5
 8009d8a:	f7f6 fd7f 	bl	800088c <__aeabi_ddiv>
 8009d8e:	f7f6 ff03 	bl	8000b98 <__aeabi_d2iz>
 8009d92:	4680      	mov	r8, r0
 8009d94:	f7f6 fbe6 	bl	8000564 <__aeabi_i2d>
 8009d98:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d9c:	f7f6 fc4c 	bl	8000638 <__aeabi_dmul>
 8009da0:	4602      	mov	r2, r0
 8009da2:	460b      	mov	r3, r1
 8009da4:	4620      	mov	r0, r4
 8009da6:	4629      	mov	r1, r5
 8009da8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009dac:	f7f6 fa8c 	bl	80002c8 <__aeabi_dsub>
 8009db0:	f806 4b01 	strb.w	r4, [r6], #1
 8009db4:	9d07      	ldr	r5, [sp, #28]
 8009db6:	eba6 040a 	sub.w	r4, r6, sl
 8009dba:	42a5      	cmp	r5, r4
 8009dbc:	4602      	mov	r2, r0
 8009dbe:	460b      	mov	r3, r1
 8009dc0:	f040 8117 	bne.w	8009ff2 <_dtoa_r+0x6e2>
 8009dc4:	f7f6 fa82 	bl	80002cc <__adddf3>
 8009dc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009dcc:	4604      	mov	r4, r0
 8009dce:	460d      	mov	r5, r1
 8009dd0:	f7f6 fec2 	bl	8000b58 <__aeabi_dcmpgt>
 8009dd4:	2800      	cmp	r0, #0
 8009dd6:	f040 80f9 	bne.w	8009fcc <_dtoa_r+0x6bc>
 8009dda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009dde:	4620      	mov	r0, r4
 8009de0:	4629      	mov	r1, r5
 8009de2:	f7f6 fe91 	bl	8000b08 <__aeabi_dcmpeq>
 8009de6:	b118      	cbz	r0, 8009df0 <_dtoa_r+0x4e0>
 8009de8:	f018 0f01 	tst.w	r8, #1
 8009dec:	f040 80ee 	bne.w	8009fcc <_dtoa_r+0x6bc>
 8009df0:	4649      	mov	r1, r9
 8009df2:	4658      	mov	r0, fp
 8009df4:	f000 fc90 	bl	800a718 <_Bfree>
 8009df8:	2300      	movs	r3, #0
 8009dfa:	7033      	strb	r3, [r6, #0]
 8009dfc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009dfe:	3701      	adds	r7, #1
 8009e00:	601f      	str	r7, [r3, #0]
 8009e02:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	f000 831d 	beq.w	800a444 <_dtoa_r+0xb34>
 8009e0a:	601e      	str	r6, [r3, #0]
 8009e0c:	e31a      	b.n	800a444 <_dtoa_r+0xb34>
 8009e0e:	07e2      	lsls	r2, r4, #31
 8009e10:	d505      	bpl.n	8009e1e <_dtoa_r+0x50e>
 8009e12:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009e16:	f7f6 fc0f 	bl	8000638 <__aeabi_dmul>
 8009e1a:	3601      	adds	r6, #1
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	1064      	asrs	r4, r4, #1
 8009e20:	3508      	adds	r5, #8
 8009e22:	e73f      	b.n	8009ca4 <_dtoa_r+0x394>
 8009e24:	2602      	movs	r6, #2
 8009e26:	e742      	b.n	8009cae <_dtoa_r+0x39e>
 8009e28:	9c07      	ldr	r4, [sp, #28]
 8009e2a:	9704      	str	r7, [sp, #16]
 8009e2c:	e761      	b.n	8009cf2 <_dtoa_r+0x3e2>
 8009e2e:	4b27      	ldr	r3, [pc, #156]	@ (8009ecc <_dtoa_r+0x5bc>)
 8009e30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009e32:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009e36:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009e3a:	4454      	add	r4, sl
 8009e3c:	2900      	cmp	r1, #0
 8009e3e:	d053      	beq.n	8009ee8 <_dtoa_r+0x5d8>
 8009e40:	4928      	ldr	r1, [pc, #160]	@ (8009ee4 <_dtoa_r+0x5d4>)
 8009e42:	2000      	movs	r0, #0
 8009e44:	f7f6 fd22 	bl	800088c <__aeabi_ddiv>
 8009e48:	4633      	mov	r3, r6
 8009e4a:	462a      	mov	r2, r5
 8009e4c:	f7f6 fa3c 	bl	80002c8 <__aeabi_dsub>
 8009e50:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009e54:	4656      	mov	r6, sl
 8009e56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e5a:	f7f6 fe9d 	bl	8000b98 <__aeabi_d2iz>
 8009e5e:	4605      	mov	r5, r0
 8009e60:	f7f6 fb80 	bl	8000564 <__aeabi_i2d>
 8009e64:	4602      	mov	r2, r0
 8009e66:	460b      	mov	r3, r1
 8009e68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e6c:	f7f6 fa2c 	bl	80002c8 <__aeabi_dsub>
 8009e70:	3530      	adds	r5, #48	@ 0x30
 8009e72:	4602      	mov	r2, r0
 8009e74:	460b      	mov	r3, r1
 8009e76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009e7a:	f806 5b01 	strb.w	r5, [r6], #1
 8009e7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009e82:	f7f6 fe4b 	bl	8000b1c <__aeabi_dcmplt>
 8009e86:	2800      	cmp	r0, #0
 8009e88:	d171      	bne.n	8009f6e <_dtoa_r+0x65e>
 8009e8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009e8e:	4911      	ldr	r1, [pc, #68]	@ (8009ed4 <_dtoa_r+0x5c4>)
 8009e90:	2000      	movs	r0, #0
 8009e92:	f7f6 fa19 	bl	80002c8 <__aeabi_dsub>
 8009e96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009e9a:	f7f6 fe3f 	bl	8000b1c <__aeabi_dcmplt>
 8009e9e:	2800      	cmp	r0, #0
 8009ea0:	f040 8095 	bne.w	8009fce <_dtoa_r+0x6be>
 8009ea4:	42a6      	cmp	r6, r4
 8009ea6:	f43f af50 	beq.w	8009d4a <_dtoa_r+0x43a>
 8009eaa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009eae:	4b0a      	ldr	r3, [pc, #40]	@ (8009ed8 <_dtoa_r+0x5c8>)
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	f7f6 fbc1 	bl	8000638 <__aeabi_dmul>
 8009eb6:	4b08      	ldr	r3, [pc, #32]	@ (8009ed8 <_dtoa_r+0x5c8>)
 8009eb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ec2:	f7f6 fbb9 	bl	8000638 <__aeabi_dmul>
 8009ec6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009eca:	e7c4      	b.n	8009e56 <_dtoa_r+0x546>
 8009ecc:	0800c890 	.word	0x0800c890
 8009ed0:	0800c868 	.word	0x0800c868
 8009ed4:	3ff00000 	.word	0x3ff00000
 8009ed8:	40240000 	.word	0x40240000
 8009edc:	401c0000 	.word	0x401c0000
 8009ee0:	40140000 	.word	0x40140000
 8009ee4:	3fe00000 	.word	0x3fe00000
 8009ee8:	4631      	mov	r1, r6
 8009eea:	4628      	mov	r0, r5
 8009eec:	f7f6 fba4 	bl	8000638 <__aeabi_dmul>
 8009ef0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009ef4:	9415      	str	r4, [sp, #84]	@ 0x54
 8009ef6:	4656      	mov	r6, sl
 8009ef8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009efc:	f7f6 fe4c 	bl	8000b98 <__aeabi_d2iz>
 8009f00:	4605      	mov	r5, r0
 8009f02:	f7f6 fb2f 	bl	8000564 <__aeabi_i2d>
 8009f06:	4602      	mov	r2, r0
 8009f08:	460b      	mov	r3, r1
 8009f0a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f0e:	f7f6 f9db 	bl	80002c8 <__aeabi_dsub>
 8009f12:	3530      	adds	r5, #48	@ 0x30
 8009f14:	f806 5b01 	strb.w	r5, [r6], #1
 8009f18:	4602      	mov	r2, r0
 8009f1a:	460b      	mov	r3, r1
 8009f1c:	42a6      	cmp	r6, r4
 8009f1e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009f22:	f04f 0200 	mov.w	r2, #0
 8009f26:	d124      	bne.n	8009f72 <_dtoa_r+0x662>
 8009f28:	4bac      	ldr	r3, [pc, #688]	@ (800a1dc <_dtoa_r+0x8cc>)
 8009f2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009f2e:	f7f6 f9cd 	bl	80002cc <__adddf3>
 8009f32:	4602      	mov	r2, r0
 8009f34:	460b      	mov	r3, r1
 8009f36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f3a:	f7f6 fe0d 	bl	8000b58 <__aeabi_dcmpgt>
 8009f3e:	2800      	cmp	r0, #0
 8009f40:	d145      	bne.n	8009fce <_dtoa_r+0x6be>
 8009f42:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009f46:	49a5      	ldr	r1, [pc, #660]	@ (800a1dc <_dtoa_r+0x8cc>)
 8009f48:	2000      	movs	r0, #0
 8009f4a:	f7f6 f9bd 	bl	80002c8 <__aeabi_dsub>
 8009f4e:	4602      	mov	r2, r0
 8009f50:	460b      	mov	r3, r1
 8009f52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009f56:	f7f6 fde1 	bl	8000b1c <__aeabi_dcmplt>
 8009f5a:	2800      	cmp	r0, #0
 8009f5c:	f43f aef5 	beq.w	8009d4a <_dtoa_r+0x43a>
 8009f60:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009f62:	1e73      	subs	r3, r6, #1
 8009f64:	9315      	str	r3, [sp, #84]	@ 0x54
 8009f66:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009f6a:	2b30      	cmp	r3, #48	@ 0x30
 8009f6c:	d0f8      	beq.n	8009f60 <_dtoa_r+0x650>
 8009f6e:	9f04      	ldr	r7, [sp, #16]
 8009f70:	e73e      	b.n	8009df0 <_dtoa_r+0x4e0>
 8009f72:	4b9b      	ldr	r3, [pc, #620]	@ (800a1e0 <_dtoa_r+0x8d0>)
 8009f74:	f7f6 fb60 	bl	8000638 <__aeabi_dmul>
 8009f78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009f7c:	e7bc      	b.n	8009ef8 <_dtoa_r+0x5e8>
 8009f7e:	d10c      	bne.n	8009f9a <_dtoa_r+0x68a>
 8009f80:	4b98      	ldr	r3, [pc, #608]	@ (800a1e4 <_dtoa_r+0x8d4>)
 8009f82:	2200      	movs	r2, #0
 8009f84:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f88:	f7f6 fb56 	bl	8000638 <__aeabi_dmul>
 8009f8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009f90:	f7f6 fdd8 	bl	8000b44 <__aeabi_dcmpge>
 8009f94:	2800      	cmp	r0, #0
 8009f96:	f000 8157 	beq.w	800a248 <_dtoa_r+0x938>
 8009f9a:	2400      	movs	r4, #0
 8009f9c:	4625      	mov	r5, r4
 8009f9e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fa0:	43db      	mvns	r3, r3
 8009fa2:	9304      	str	r3, [sp, #16]
 8009fa4:	4656      	mov	r6, sl
 8009fa6:	2700      	movs	r7, #0
 8009fa8:	4621      	mov	r1, r4
 8009faa:	4658      	mov	r0, fp
 8009fac:	f000 fbb4 	bl	800a718 <_Bfree>
 8009fb0:	2d00      	cmp	r5, #0
 8009fb2:	d0dc      	beq.n	8009f6e <_dtoa_r+0x65e>
 8009fb4:	b12f      	cbz	r7, 8009fc2 <_dtoa_r+0x6b2>
 8009fb6:	42af      	cmp	r7, r5
 8009fb8:	d003      	beq.n	8009fc2 <_dtoa_r+0x6b2>
 8009fba:	4639      	mov	r1, r7
 8009fbc:	4658      	mov	r0, fp
 8009fbe:	f000 fbab 	bl	800a718 <_Bfree>
 8009fc2:	4629      	mov	r1, r5
 8009fc4:	4658      	mov	r0, fp
 8009fc6:	f000 fba7 	bl	800a718 <_Bfree>
 8009fca:	e7d0      	b.n	8009f6e <_dtoa_r+0x65e>
 8009fcc:	9704      	str	r7, [sp, #16]
 8009fce:	4633      	mov	r3, r6
 8009fd0:	461e      	mov	r6, r3
 8009fd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009fd6:	2a39      	cmp	r2, #57	@ 0x39
 8009fd8:	d107      	bne.n	8009fea <_dtoa_r+0x6da>
 8009fda:	459a      	cmp	sl, r3
 8009fdc:	d1f8      	bne.n	8009fd0 <_dtoa_r+0x6c0>
 8009fde:	9a04      	ldr	r2, [sp, #16]
 8009fe0:	3201      	adds	r2, #1
 8009fe2:	9204      	str	r2, [sp, #16]
 8009fe4:	2230      	movs	r2, #48	@ 0x30
 8009fe6:	f88a 2000 	strb.w	r2, [sl]
 8009fea:	781a      	ldrb	r2, [r3, #0]
 8009fec:	3201      	adds	r2, #1
 8009fee:	701a      	strb	r2, [r3, #0]
 8009ff0:	e7bd      	b.n	8009f6e <_dtoa_r+0x65e>
 8009ff2:	4b7b      	ldr	r3, [pc, #492]	@ (800a1e0 <_dtoa_r+0x8d0>)
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	f7f6 fb1f 	bl	8000638 <__aeabi_dmul>
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	4604      	mov	r4, r0
 800a000:	460d      	mov	r5, r1
 800a002:	f7f6 fd81 	bl	8000b08 <__aeabi_dcmpeq>
 800a006:	2800      	cmp	r0, #0
 800a008:	f43f aebb 	beq.w	8009d82 <_dtoa_r+0x472>
 800a00c:	e6f0      	b.n	8009df0 <_dtoa_r+0x4e0>
 800a00e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800a010:	2a00      	cmp	r2, #0
 800a012:	f000 80db 	beq.w	800a1cc <_dtoa_r+0x8bc>
 800a016:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a018:	2a01      	cmp	r2, #1
 800a01a:	f300 80bf 	bgt.w	800a19c <_dtoa_r+0x88c>
 800a01e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a020:	2a00      	cmp	r2, #0
 800a022:	f000 80b7 	beq.w	800a194 <_dtoa_r+0x884>
 800a026:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a02a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a02c:	4646      	mov	r6, r8
 800a02e:	9a08      	ldr	r2, [sp, #32]
 800a030:	2101      	movs	r1, #1
 800a032:	441a      	add	r2, r3
 800a034:	4658      	mov	r0, fp
 800a036:	4498      	add	r8, r3
 800a038:	9208      	str	r2, [sp, #32]
 800a03a:	f000 fc21 	bl	800a880 <__i2b>
 800a03e:	4605      	mov	r5, r0
 800a040:	b15e      	cbz	r6, 800a05a <_dtoa_r+0x74a>
 800a042:	9b08      	ldr	r3, [sp, #32]
 800a044:	2b00      	cmp	r3, #0
 800a046:	dd08      	ble.n	800a05a <_dtoa_r+0x74a>
 800a048:	42b3      	cmp	r3, r6
 800a04a:	9a08      	ldr	r2, [sp, #32]
 800a04c:	bfa8      	it	ge
 800a04e:	4633      	movge	r3, r6
 800a050:	eba8 0803 	sub.w	r8, r8, r3
 800a054:	1af6      	subs	r6, r6, r3
 800a056:	1ad3      	subs	r3, r2, r3
 800a058:	9308      	str	r3, [sp, #32]
 800a05a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a05c:	b1f3      	cbz	r3, 800a09c <_dtoa_r+0x78c>
 800a05e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a060:	2b00      	cmp	r3, #0
 800a062:	f000 80b7 	beq.w	800a1d4 <_dtoa_r+0x8c4>
 800a066:	b18c      	cbz	r4, 800a08c <_dtoa_r+0x77c>
 800a068:	4629      	mov	r1, r5
 800a06a:	4622      	mov	r2, r4
 800a06c:	4658      	mov	r0, fp
 800a06e:	f000 fcc7 	bl	800aa00 <__pow5mult>
 800a072:	464a      	mov	r2, r9
 800a074:	4601      	mov	r1, r0
 800a076:	4605      	mov	r5, r0
 800a078:	4658      	mov	r0, fp
 800a07a:	f000 fc17 	bl	800a8ac <__multiply>
 800a07e:	4649      	mov	r1, r9
 800a080:	9004      	str	r0, [sp, #16]
 800a082:	4658      	mov	r0, fp
 800a084:	f000 fb48 	bl	800a718 <_Bfree>
 800a088:	9b04      	ldr	r3, [sp, #16]
 800a08a:	4699      	mov	r9, r3
 800a08c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a08e:	1b1a      	subs	r2, r3, r4
 800a090:	d004      	beq.n	800a09c <_dtoa_r+0x78c>
 800a092:	4649      	mov	r1, r9
 800a094:	4658      	mov	r0, fp
 800a096:	f000 fcb3 	bl	800aa00 <__pow5mult>
 800a09a:	4681      	mov	r9, r0
 800a09c:	2101      	movs	r1, #1
 800a09e:	4658      	mov	r0, fp
 800a0a0:	f000 fbee 	bl	800a880 <__i2b>
 800a0a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0a6:	4604      	mov	r4, r0
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	f000 81cf 	beq.w	800a44c <_dtoa_r+0xb3c>
 800a0ae:	461a      	mov	r2, r3
 800a0b0:	4601      	mov	r1, r0
 800a0b2:	4658      	mov	r0, fp
 800a0b4:	f000 fca4 	bl	800aa00 <__pow5mult>
 800a0b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	4604      	mov	r4, r0
 800a0be:	f300 8095 	bgt.w	800a1ec <_dtoa_r+0x8dc>
 800a0c2:	9b02      	ldr	r3, [sp, #8]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	f040 8087 	bne.w	800a1d8 <_dtoa_r+0x8c8>
 800a0ca:	9b03      	ldr	r3, [sp, #12]
 800a0cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	f040 8089 	bne.w	800a1e8 <_dtoa_r+0x8d8>
 800a0d6:	9b03      	ldr	r3, [sp, #12]
 800a0d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a0dc:	0d1b      	lsrs	r3, r3, #20
 800a0de:	051b      	lsls	r3, r3, #20
 800a0e0:	b12b      	cbz	r3, 800a0ee <_dtoa_r+0x7de>
 800a0e2:	9b08      	ldr	r3, [sp, #32]
 800a0e4:	3301      	adds	r3, #1
 800a0e6:	9308      	str	r3, [sp, #32]
 800a0e8:	f108 0801 	add.w	r8, r8, #1
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	f000 81b0 	beq.w	800a458 <_dtoa_r+0xb48>
 800a0f8:	6923      	ldr	r3, [r4, #16]
 800a0fa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a0fe:	6918      	ldr	r0, [r3, #16]
 800a100:	f000 fb72 	bl	800a7e8 <__hi0bits>
 800a104:	f1c0 0020 	rsb	r0, r0, #32
 800a108:	9b08      	ldr	r3, [sp, #32]
 800a10a:	4418      	add	r0, r3
 800a10c:	f010 001f 	ands.w	r0, r0, #31
 800a110:	d077      	beq.n	800a202 <_dtoa_r+0x8f2>
 800a112:	f1c0 0320 	rsb	r3, r0, #32
 800a116:	2b04      	cmp	r3, #4
 800a118:	dd6b      	ble.n	800a1f2 <_dtoa_r+0x8e2>
 800a11a:	9b08      	ldr	r3, [sp, #32]
 800a11c:	f1c0 001c 	rsb	r0, r0, #28
 800a120:	4403      	add	r3, r0
 800a122:	4480      	add	r8, r0
 800a124:	4406      	add	r6, r0
 800a126:	9308      	str	r3, [sp, #32]
 800a128:	f1b8 0f00 	cmp.w	r8, #0
 800a12c:	dd05      	ble.n	800a13a <_dtoa_r+0x82a>
 800a12e:	4649      	mov	r1, r9
 800a130:	4642      	mov	r2, r8
 800a132:	4658      	mov	r0, fp
 800a134:	f000 fcbe 	bl	800aab4 <__lshift>
 800a138:	4681      	mov	r9, r0
 800a13a:	9b08      	ldr	r3, [sp, #32]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	dd05      	ble.n	800a14c <_dtoa_r+0x83c>
 800a140:	4621      	mov	r1, r4
 800a142:	461a      	mov	r2, r3
 800a144:	4658      	mov	r0, fp
 800a146:	f000 fcb5 	bl	800aab4 <__lshift>
 800a14a:	4604      	mov	r4, r0
 800a14c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d059      	beq.n	800a206 <_dtoa_r+0x8f6>
 800a152:	4621      	mov	r1, r4
 800a154:	4648      	mov	r0, r9
 800a156:	f000 fd19 	bl	800ab8c <__mcmp>
 800a15a:	2800      	cmp	r0, #0
 800a15c:	da53      	bge.n	800a206 <_dtoa_r+0x8f6>
 800a15e:	1e7b      	subs	r3, r7, #1
 800a160:	9304      	str	r3, [sp, #16]
 800a162:	4649      	mov	r1, r9
 800a164:	2300      	movs	r3, #0
 800a166:	220a      	movs	r2, #10
 800a168:	4658      	mov	r0, fp
 800a16a:	f000 faf7 	bl	800a75c <__multadd>
 800a16e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a170:	4681      	mov	r9, r0
 800a172:	2b00      	cmp	r3, #0
 800a174:	f000 8172 	beq.w	800a45c <_dtoa_r+0xb4c>
 800a178:	2300      	movs	r3, #0
 800a17a:	4629      	mov	r1, r5
 800a17c:	220a      	movs	r2, #10
 800a17e:	4658      	mov	r0, fp
 800a180:	f000 faec 	bl	800a75c <__multadd>
 800a184:	9b00      	ldr	r3, [sp, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	4605      	mov	r5, r0
 800a18a:	dc67      	bgt.n	800a25c <_dtoa_r+0x94c>
 800a18c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a18e:	2b02      	cmp	r3, #2
 800a190:	dc41      	bgt.n	800a216 <_dtoa_r+0x906>
 800a192:	e063      	b.n	800a25c <_dtoa_r+0x94c>
 800a194:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800a196:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a19a:	e746      	b.n	800a02a <_dtoa_r+0x71a>
 800a19c:	9b07      	ldr	r3, [sp, #28]
 800a19e:	1e5c      	subs	r4, r3, #1
 800a1a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a1a2:	42a3      	cmp	r3, r4
 800a1a4:	bfbf      	itttt	lt
 800a1a6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800a1a8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800a1aa:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800a1ac:	1ae3      	sublt	r3, r4, r3
 800a1ae:	bfb4      	ite	lt
 800a1b0:	18d2      	addlt	r2, r2, r3
 800a1b2:	1b1c      	subge	r4, r3, r4
 800a1b4:	9b07      	ldr	r3, [sp, #28]
 800a1b6:	bfbc      	itt	lt
 800a1b8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800a1ba:	2400      	movlt	r4, #0
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	bfb5      	itete	lt
 800a1c0:	eba8 0603 	sublt.w	r6, r8, r3
 800a1c4:	9b07      	ldrge	r3, [sp, #28]
 800a1c6:	2300      	movlt	r3, #0
 800a1c8:	4646      	movge	r6, r8
 800a1ca:	e730      	b.n	800a02e <_dtoa_r+0x71e>
 800a1cc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800a1ce:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800a1d0:	4646      	mov	r6, r8
 800a1d2:	e735      	b.n	800a040 <_dtoa_r+0x730>
 800a1d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a1d6:	e75c      	b.n	800a092 <_dtoa_r+0x782>
 800a1d8:	2300      	movs	r3, #0
 800a1da:	e788      	b.n	800a0ee <_dtoa_r+0x7de>
 800a1dc:	3fe00000 	.word	0x3fe00000
 800a1e0:	40240000 	.word	0x40240000
 800a1e4:	40140000 	.word	0x40140000
 800a1e8:	9b02      	ldr	r3, [sp, #8]
 800a1ea:	e780      	b.n	800a0ee <_dtoa_r+0x7de>
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1f0:	e782      	b.n	800a0f8 <_dtoa_r+0x7e8>
 800a1f2:	d099      	beq.n	800a128 <_dtoa_r+0x818>
 800a1f4:	9a08      	ldr	r2, [sp, #32]
 800a1f6:	331c      	adds	r3, #28
 800a1f8:	441a      	add	r2, r3
 800a1fa:	4498      	add	r8, r3
 800a1fc:	441e      	add	r6, r3
 800a1fe:	9208      	str	r2, [sp, #32]
 800a200:	e792      	b.n	800a128 <_dtoa_r+0x818>
 800a202:	4603      	mov	r3, r0
 800a204:	e7f6      	b.n	800a1f4 <_dtoa_r+0x8e4>
 800a206:	9b07      	ldr	r3, [sp, #28]
 800a208:	9704      	str	r7, [sp, #16]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	dc20      	bgt.n	800a250 <_dtoa_r+0x940>
 800a20e:	9300      	str	r3, [sp, #0]
 800a210:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a212:	2b02      	cmp	r3, #2
 800a214:	dd1e      	ble.n	800a254 <_dtoa_r+0x944>
 800a216:	9b00      	ldr	r3, [sp, #0]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	f47f aec0 	bne.w	8009f9e <_dtoa_r+0x68e>
 800a21e:	4621      	mov	r1, r4
 800a220:	2205      	movs	r2, #5
 800a222:	4658      	mov	r0, fp
 800a224:	f000 fa9a 	bl	800a75c <__multadd>
 800a228:	4601      	mov	r1, r0
 800a22a:	4604      	mov	r4, r0
 800a22c:	4648      	mov	r0, r9
 800a22e:	f000 fcad 	bl	800ab8c <__mcmp>
 800a232:	2800      	cmp	r0, #0
 800a234:	f77f aeb3 	ble.w	8009f9e <_dtoa_r+0x68e>
 800a238:	4656      	mov	r6, sl
 800a23a:	2331      	movs	r3, #49	@ 0x31
 800a23c:	f806 3b01 	strb.w	r3, [r6], #1
 800a240:	9b04      	ldr	r3, [sp, #16]
 800a242:	3301      	adds	r3, #1
 800a244:	9304      	str	r3, [sp, #16]
 800a246:	e6ae      	b.n	8009fa6 <_dtoa_r+0x696>
 800a248:	9c07      	ldr	r4, [sp, #28]
 800a24a:	9704      	str	r7, [sp, #16]
 800a24c:	4625      	mov	r5, r4
 800a24e:	e7f3      	b.n	800a238 <_dtoa_r+0x928>
 800a250:	9b07      	ldr	r3, [sp, #28]
 800a252:	9300      	str	r3, [sp, #0]
 800a254:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a256:	2b00      	cmp	r3, #0
 800a258:	f000 8104 	beq.w	800a464 <_dtoa_r+0xb54>
 800a25c:	2e00      	cmp	r6, #0
 800a25e:	dd05      	ble.n	800a26c <_dtoa_r+0x95c>
 800a260:	4629      	mov	r1, r5
 800a262:	4632      	mov	r2, r6
 800a264:	4658      	mov	r0, fp
 800a266:	f000 fc25 	bl	800aab4 <__lshift>
 800a26a:	4605      	mov	r5, r0
 800a26c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d05a      	beq.n	800a328 <_dtoa_r+0xa18>
 800a272:	6869      	ldr	r1, [r5, #4]
 800a274:	4658      	mov	r0, fp
 800a276:	f000 fa0f 	bl	800a698 <_Balloc>
 800a27a:	4606      	mov	r6, r0
 800a27c:	b928      	cbnz	r0, 800a28a <_dtoa_r+0x97a>
 800a27e:	4b84      	ldr	r3, [pc, #528]	@ (800a490 <_dtoa_r+0xb80>)
 800a280:	4602      	mov	r2, r0
 800a282:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a286:	f7ff bb5a 	b.w	800993e <_dtoa_r+0x2e>
 800a28a:	692a      	ldr	r2, [r5, #16]
 800a28c:	3202      	adds	r2, #2
 800a28e:	0092      	lsls	r2, r2, #2
 800a290:	f105 010c 	add.w	r1, r5, #12
 800a294:	300c      	adds	r0, #12
 800a296:	f7ff fa86 	bl	80097a6 <memcpy>
 800a29a:	2201      	movs	r2, #1
 800a29c:	4631      	mov	r1, r6
 800a29e:	4658      	mov	r0, fp
 800a2a0:	f000 fc08 	bl	800aab4 <__lshift>
 800a2a4:	f10a 0301 	add.w	r3, sl, #1
 800a2a8:	9307      	str	r3, [sp, #28]
 800a2aa:	9b00      	ldr	r3, [sp, #0]
 800a2ac:	4453      	add	r3, sl
 800a2ae:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a2b0:	9b02      	ldr	r3, [sp, #8]
 800a2b2:	f003 0301 	and.w	r3, r3, #1
 800a2b6:	462f      	mov	r7, r5
 800a2b8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a2ba:	4605      	mov	r5, r0
 800a2bc:	9b07      	ldr	r3, [sp, #28]
 800a2be:	4621      	mov	r1, r4
 800a2c0:	3b01      	subs	r3, #1
 800a2c2:	4648      	mov	r0, r9
 800a2c4:	9300      	str	r3, [sp, #0]
 800a2c6:	f7ff fa9b 	bl	8009800 <quorem>
 800a2ca:	4639      	mov	r1, r7
 800a2cc:	9002      	str	r0, [sp, #8]
 800a2ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a2d2:	4648      	mov	r0, r9
 800a2d4:	f000 fc5a 	bl	800ab8c <__mcmp>
 800a2d8:	462a      	mov	r2, r5
 800a2da:	9008      	str	r0, [sp, #32]
 800a2dc:	4621      	mov	r1, r4
 800a2de:	4658      	mov	r0, fp
 800a2e0:	f000 fc70 	bl	800abc4 <__mdiff>
 800a2e4:	68c2      	ldr	r2, [r0, #12]
 800a2e6:	4606      	mov	r6, r0
 800a2e8:	bb02      	cbnz	r2, 800a32c <_dtoa_r+0xa1c>
 800a2ea:	4601      	mov	r1, r0
 800a2ec:	4648      	mov	r0, r9
 800a2ee:	f000 fc4d 	bl	800ab8c <__mcmp>
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	4631      	mov	r1, r6
 800a2f6:	4658      	mov	r0, fp
 800a2f8:	920e      	str	r2, [sp, #56]	@ 0x38
 800a2fa:	f000 fa0d 	bl	800a718 <_Bfree>
 800a2fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a300:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a302:	9e07      	ldr	r6, [sp, #28]
 800a304:	ea43 0102 	orr.w	r1, r3, r2
 800a308:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a30a:	4319      	orrs	r1, r3
 800a30c:	d110      	bne.n	800a330 <_dtoa_r+0xa20>
 800a30e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a312:	d029      	beq.n	800a368 <_dtoa_r+0xa58>
 800a314:	9b08      	ldr	r3, [sp, #32]
 800a316:	2b00      	cmp	r3, #0
 800a318:	dd02      	ble.n	800a320 <_dtoa_r+0xa10>
 800a31a:	9b02      	ldr	r3, [sp, #8]
 800a31c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a320:	9b00      	ldr	r3, [sp, #0]
 800a322:	f883 8000 	strb.w	r8, [r3]
 800a326:	e63f      	b.n	8009fa8 <_dtoa_r+0x698>
 800a328:	4628      	mov	r0, r5
 800a32a:	e7bb      	b.n	800a2a4 <_dtoa_r+0x994>
 800a32c:	2201      	movs	r2, #1
 800a32e:	e7e1      	b.n	800a2f4 <_dtoa_r+0x9e4>
 800a330:	9b08      	ldr	r3, [sp, #32]
 800a332:	2b00      	cmp	r3, #0
 800a334:	db04      	blt.n	800a340 <_dtoa_r+0xa30>
 800a336:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a338:	430b      	orrs	r3, r1
 800a33a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a33c:	430b      	orrs	r3, r1
 800a33e:	d120      	bne.n	800a382 <_dtoa_r+0xa72>
 800a340:	2a00      	cmp	r2, #0
 800a342:	dded      	ble.n	800a320 <_dtoa_r+0xa10>
 800a344:	4649      	mov	r1, r9
 800a346:	2201      	movs	r2, #1
 800a348:	4658      	mov	r0, fp
 800a34a:	f000 fbb3 	bl	800aab4 <__lshift>
 800a34e:	4621      	mov	r1, r4
 800a350:	4681      	mov	r9, r0
 800a352:	f000 fc1b 	bl	800ab8c <__mcmp>
 800a356:	2800      	cmp	r0, #0
 800a358:	dc03      	bgt.n	800a362 <_dtoa_r+0xa52>
 800a35a:	d1e1      	bne.n	800a320 <_dtoa_r+0xa10>
 800a35c:	f018 0f01 	tst.w	r8, #1
 800a360:	d0de      	beq.n	800a320 <_dtoa_r+0xa10>
 800a362:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a366:	d1d8      	bne.n	800a31a <_dtoa_r+0xa0a>
 800a368:	9a00      	ldr	r2, [sp, #0]
 800a36a:	2339      	movs	r3, #57	@ 0x39
 800a36c:	7013      	strb	r3, [r2, #0]
 800a36e:	4633      	mov	r3, r6
 800a370:	461e      	mov	r6, r3
 800a372:	3b01      	subs	r3, #1
 800a374:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a378:	2a39      	cmp	r2, #57	@ 0x39
 800a37a:	d052      	beq.n	800a422 <_dtoa_r+0xb12>
 800a37c:	3201      	adds	r2, #1
 800a37e:	701a      	strb	r2, [r3, #0]
 800a380:	e612      	b.n	8009fa8 <_dtoa_r+0x698>
 800a382:	2a00      	cmp	r2, #0
 800a384:	dd07      	ble.n	800a396 <_dtoa_r+0xa86>
 800a386:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a38a:	d0ed      	beq.n	800a368 <_dtoa_r+0xa58>
 800a38c:	9a00      	ldr	r2, [sp, #0]
 800a38e:	f108 0301 	add.w	r3, r8, #1
 800a392:	7013      	strb	r3, [r2, #0]
 800a394:	e608      	b.n	8009fa8 <_dtoa_r+0x698>
 800a396:	9b07      	ldr	r3, [sp, #28]
 800a398:	9a07      	ldr	r2, [sp, #28]
 800a39a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a39e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a3a0:	4293      	cmp	r3, r2
 800a3a2:	d028      	beq.n	800a3f6 <_dtoa_r+0xae6>
 800a3a4:	4649      	mov	r1, r9
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	220a      	movs	r2, #10
 800a3aa:	4658      	mov	r0, fp
 800a3ac:	f000 f9d6 	bl	800a75c <__multadd>
 800a3b0:	42af      	cmp	r7, r5
 800a3b2:	4681      	mov	r9, r0
 800a3b4:	f04f 0300 	mov.w	r3, #0
 800a3b8:	f04f 020a 	mov.w	r2, #10
 800a3bc:	4639      	mov	r1, r7
 800a3be:	4658      	mov	r0, fp
 800a3c0:	d107      	bne.n	800a3d2 <_dtoa_r+0xac2>
 800a3c2:	f000 f9cb 	bl	800a75c <__multadd>
 800a3c6:	4607      	mov	r7, r0
 800a3c8:	4605      	mov	r5, r0
 800a3ca:	9b07      	ldr	r3, [sp, #28]
 800a3cc:	3301      	adds	r3, #1
 800a3ce:	9307      	str	r3, [sp, #28]
 800a3d0:	e774      	b.n	800a2bc <_dtoa_r+0x9ac>
 800a3d2:	f000 f9c3 	bl	800a75c <__multadd>
 800a3d6:	4629      	mov	r1, r5
 800a3d8:	4607      	mov	r7, r0
 800a3da:	2300      	movs	r3, #0
 800a3dc:	220a      	movs	r2, #10
 800a3de:	4658      	mov	r0, fp
 800a3e0:	f000 f9bc 	bl	800a75c <__multadd>
 800a3e4:	4605      	mov	r5, r0
 800a3e6:	e7f0      	b.n	800a3ca <_dtoa_r+0xaba>
 800a3e8:	9b00      	ldr	r3, [sp, #0]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	bfcc      	ite	gt
 800a3ee:	461e      	movgt	r6, r3
 800a3f0:	2601      	movle	r6, #1
 800a3f2:	4456      	add	r6, sl
 800a3f4:	2700      	movs	r7, #0
 800a3f6:	4649      	mov	r1, r9
 800a3f8:	2201      	movs	r2, #1
 800a3fa:	4658      	mov	r0, fp
 800a3fc:	f000 fb5a 	bl	800aab4 <__lshift>
 800a400:	4621      	mov	r1, r4
 800a402:	4681      	mov	r9, r0
 800a404:	f000 fbc2 	bl	800ab8c <__mcmp>
 800a408:	2800      	cmp	r0, #0
 800a40a:	dcb0      	bgt.n	800a36e <_dtoa_r+0xa5e>
 800a40c:	d102      	bne.n	800a414 <_dtoa_r+0xb04>
 800a40e:	f018 0f01 	tst.w	r8, #1
 800a412:	d1ac      	bne.n	800a36e <_dtoa_r+0xa5e>
 800a414:	4633      	mov	r3, r6
 800a416:	461e      	mov	r6, r3
 800a418:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a41c:	2a30      	cmp	r2, #48	@ 0x30
 800a41e:	d0fa      	beq.n	800a416 <_dtoa_r+0xb06>
 800a420:	e5c2      	b.n	8009fa8 <_dtoa_r+0x698>
 800a422:	459a      	cmp	sl, r3
 800a424:	d1a4      	bne.n	800a370 <_dtoa_r+0xa60>
 800a426:	9b04      	ldr	r3, [sp, #16]
 800a428:	3301      	adds	r3, #1
 800a42a:	9304      	str	r3, [sp, #16]
 800a42c:	2331      	movs	r3, #49	@ 0x31
 800a42e:	f88a 3000 	strb.w	r3, [sl]
 800a432:	e5b9      	b.n	8009fa8 <_dtoa_r+0x698>
 800a434:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a436:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a494 <_dtoa_r+0xb84>
 800a43a:	b11b      	cbz	r3, 800a444 <_dtoa_r+0xb34>
 800a43c:	f10a 0308 	add.w	r3, sl, #8
 800a440:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a442:	6013      	str	r3, [r2, #0]
 800a444:	4650      	mov	r0, sl
 800a446:	b019      	add	sp, #100	@ 0x64
 800a448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a44c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a44e:	2b01      	cmp	r3, #1
 800a450:	f77f ae37 	ble.w	800a0c2 <_dtoa_r+0x7b2>
 800a454:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a456:	930a      	str	r3, [sp, #40]	@ 0x28
 800a458:	2001      	movs	r0, #1
 800a45a:	e655      	b.n	800a108 <_dtoa_r+0x7f8>
 800a45c:	9b00      	ldr	r3, [sp, #0]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	f77f aed6 	ble.w	800a210 <_dtoa_r+0x900>
 800a464:	4656      	mov	r6, sl
 800a466:	4621      	mov	r1, r4
 800a468:	4648      	mov	r0, r9
 800a46a:	f7ff f9c9 	bl	8009800 <quorem>
 800a46e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a472:	f806 8b01 	strb.w	r8, [r6], #1
 800a476:	9b00      	ldr	r3, [sp, #0]
 800a478:	eba6 020a 	sub.w	r2, r6, sl
 800a47c:	4293      	cmp	r3, r2
 800a47e:	ddb3      	ble.n	800a3e8 <_dtoa_r+0xad8>
 800a480:	4649      	mov	r1, r9
 800a482:	2300      	movs	r3, #0
 800a484:	220a      	movs	r2, #10
 800a486:	4658      	mov	r0, fp
 800a488:	f000 f968 	bl	800a75c <__multadd>
 800a48c:	4681      	mov	r9, r0
 800a48e:	e7ea      	b.n	800a466 <_dtoa_r+0xb56>
 800a490:	0800c7f1 	.word	0x0800c7f1
 800a494:	0800c78c 	.word	0x0800c78c

0800a498 <_free_r>:
 800a498:	b538      	push	{r3, r4, r5, lr}
 800a49a:	4605      	mov	r5, r0
 800a49c:	2900      	cmp	r1, #0
 800a49e:	d041      	beq.n	800a524 <_free_r+0x8c>
 800a4a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4a4:	1f0c      	subs	r4, r1, #4
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	bfb8      	it	lt
 800a4aa:	18e4      	addlt	r4, r4, r3
 800a4ac:	f000 f8e8 	bl	800a680 <__malloc_lock>
 800a4b0:	4a1d      	ldr	r2, [pc, #116]	@ (800a528 <_free_r+0x90>)
 800a4b2:	6813      	ldr	r3, [r2, #0]
 800a4b4:	b933      	cbnz	r3, 800a4c4 <_free_r+0x2c>
 800a4b6:	6063      	str	r3, [r4, #4]
 800a4b8:	6014      	str	r4, [r2, #0]
 800a4ba:	4628      	mov	r0, r5
 800a4bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4c0:	f000 b8e4 	b.w	800a68c <__malloc_unlock>
 800a4c4:	42a3      	cmp	r3, r4
 800a4c6:	d908      	bls.n	800a4da <_free_r+0x42>
 800a4c8:	6820      	ldr	r0, [r4, #0]
 800a4ca:	1821      	adds	r1, r4, r0
 800a4cc:	428b      	cmp	r3, r1
 800a4ce:	bf01      	itttt	eq
 800a4d0:	6819      	ldreq	r1, [r3, #0]
 800a4d2:	685b      	ldreq	r3, [r3, #4]
 800a4d4:	1809      	addeq	r1, r1, r0
 800a4d6:	6021      	streq	r1, [r4, #0]
 800a4d8:	e7ed      	b.n	800a4b6 <_free_r+0x1e>
 800a4da:	461a      	mov	r2, r3
 800a4dc:	685b      	ldr	r3, [r3, #4]
 800a4de:	b10b      	cbz	r3, 800a4e4 <_free_r+0x4c>
 800a4e0:	42a3      	cmp	r3, r4
 800a4e2:	d9fa      	bls.n	800a4da <_free_r+0x42>
 800a4e4:	6811      	ldr	r1, [r2, #0]
 800a4e6:	1850      	adds	r0, r2, r1
 800a4e8:	42a0      	cmp	r0, r4
 800a4ea:	d10b      	bne.n	800a504 <_free_r+0x6c>
 800a4ec:	6820      	ldr	r0, [r4, #0]
 800a4ee:	4401      	add	r1, r0
 800a4f0:	1850      	adds	r0, r2, r1
 800a4f2:	4283      	cmp	r3, r0
 800a4f4:	6011      	str	r1, [r2, #0]
 800a4f6:	d1e0      	bne.n	800a4ba <_free_r+0x22>
 800a4f8:	6818      	ldr	r0, [r3, #0]
 800a4fa:	685b      	ldr	r3, [r3, #4]
 800a4fc:	6053      	str	r3, [r2, #4]
 800a4fe:	4408      	add	r0, r1
 800a500:	6010      	str	r0, [r2, #0]
 800a502:	e7da      	b.n	800a4ba <_free_r+0x22>
 800a504:	d902      	bls.n	800a50c <_free_r+0x74>
 800a506:	230c      	movs	r3, #12
 800a508:	602b      	str	r3, [r5, #0]
 800a50a:	e7d6      	b.n	800a4ba <_free_r+0x22>
 800a50c:	6820      	ldr	r0, [r4, #0]
 800a50e:	1821      	adds	r1, r4, r0
 800a510:	428b      	cmp	r3, r1
 800a512:	bf04      	itt	eq
 800a514:	6819      	ldreq	r1, [r3, #0]
 800a516:	685b      	ldreq	r3, [r3, #4]
 800a518:	6063      	str	r3, [r4, #4]
 800a51a:	bf04      	itt	eq
 800a51c:	1809      	addeq	r1, r1, r0
 800a51e:	6021      	streq	r1, [r4, #0]
 800a520:	6054      	str	r4, [r2, #4]
 800a522:	e7ca      	b.n	800a4ba <_free_r+0x22>
 800a524:	bd38      	pop	{r3, r4, r5, pc}
 800a526:	bf00      	nop
 800a528:	20005088 	.word	0x20005088

0800a52c <malloc>:
 800a52c:	4b02      	ldr	r3, [pc, #8]	@ (800a538 <malloc+0xc>)
 800a52e:	4601      	mov	r1, r0
 800a530:	6818      	ldr	r0, [r3, #0]
 800a532:	f000 b825 	b.w	800a580 <_malloc_r>
 800a536:	bf00      	nop
 800a538:	2000001c 	.word	0x2000001c

0800a53c <sbrk_aligned>:
 800a53c:	b570      	push	{r4, r5, r6, lr}
 800a53e:	4e0f      	ldr	r6, [pc, #60]	@ (800a57c <sbrk_aligned+0x40>)
 800a540:	460c      	mov	r4, r1
 800a542:	6831      	ldr	r1, [r6, #0]
 800a544:	4605      	mov	r5, r0
 800a546:	b911      	cbnz	r1, 800a54e <sbrk_aligned+0x12>
 800a548:	f000 febc 	bl	800b2c4 <_sbrk_r>
 800a54c:	6030      	str	r0, [r6, #0]
 800a54e:	4621      	mov	r1, r4
 800a550:	4628      	mov	r0, r5
 800a552:	f000 feb7 	bl	800b2c4 <_sbrk_r>
 800a556:	1c43      	adds	r3, r0, #1
 800a558:	d103      	bne.n	800a562 <sbrk_aligned+0x26>
 800a55a:	f04f 34ff 	mov.w	r4, #4294967295
 800a55e:	4620      	mov	r0, r4
 800a560:	bd70      	pop	{r4, r5, r6, pc}
 800a562:	1cc4      	adds	r4, r0, #3
 800a564:	f024 0403 	bic.w	r4, r4, #3
 800a568:	42a0      	cmp	r0, r4
 800a56a:	d0f8      	beq.n	800a55e <sbrk_aligned+0x22>
 800a56c:	1a21      	subs	r1, r4, r0
 800a56e:	4628      	mov	r0, r5
 800a570:	f000 fea8 	bl	800b2c4 <_sbrk_r>
 800a574:	3001      	adds	r0, #1
 800a576:	d1f2      	bne.n	800a55e <sbrk_aligned+0x22>
 800a578:	e7ef      	b.n	800a55a <sbrk_aligned+0x1e>
 800a57a:	bf00      	nop
 800a57c:	20005084 	.word	0x20005084

0800a580 <_malloc_r>:
 800a580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a584:	1ccd      	adds	r5, r1, #3
 800a586:	f025 0503 	bic.w	r5, r5, #3
 800a58a:	3508      	adds	r5, #8
 800a58c:	2d0c      	cmp	r5, #12
 800a58e:	bf38      	it	cc
 800a590:	250c      	movcc	r5, #12
 800a592:	2d00      	cmp	r5, #0
 800a594:	4606      	mov	r6, r0
 800a596:	db01      	blt.n	800a59c <_malloc_r+0x1c>
 800a598:	42a9      	cmp	r1, r5
 800a59a:	d904      	bls.n	800a5a6 <_malloc_r+0x26>
 800a59c:	230c      	movs	r3, #12
 800a59e:	6033      	str	r3, [r6, #0]
 800a5a0:	2000      	movs	r0, #0
 800a5a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a67c <_malloc_r+0xfc>
 800a5aa:	f000 f869 	bl	800a680 <__malloc_lock>
 800a5ae:	f8d8 3000 	ldr.w	r3, [r8]
 800a5b2:	461c      	mov	r4, r3
 800a5b4:	bb44      	cbnz	r4, 800a608 <_malloc_r+0x88>
 800a5b6:	4629      	mov	r1, r5
 800a5b8:	4630      	mov	r0, r6
 800a5ba:	f7ff ffbf 	bl	800a53c <sbrk_aligned>
 800a5be:	1c43      	adds	r3, r0, #1
 800a5c0:	4604      	mov	r4, r0
 800a5c2:	d158      	bne.n	800a676 <_malloc_r+0xf6>
 800a5c4:	f8d8 4000 	ldr.w	r4, [r8]
 800a5c8:	4627      	mov	r7, r4
 800a5ca:	2f00      	cmp	r7, #0
 800a5cc:	d143      	bne.n	800a656 <_malloc_r+0xd6>
 800a5ce:	2c00      	cmp	r4, #0
 800a5d0:	d04b      	beq.n	800a66a <_malloc_r+0xea>
 800a5d2:	6823      	ldr	r3, [r4, #0]
 800a5d4:	4639      	mov	r1, r7
 800a5d6:	4630      	mov	r0, r6
 800a5d8:	eb04 0903 	add.w	r9, r4, r3
 800a5dc:	f000 fe72 	bl	800b2c4 <_sbrk_r>
 800a5e0:	4581      	cmp	r9, r0
 800a5e2:	d142      	bne.n	800a66a <_malloc_r+0xea>
 800a5e4:	6821      	ldr	r1, [r4, #0]
 800a5e6:	1a6d      	subs	r5, r5, r1
 800a5e8:	4629      	mov	r1, r5
 800a5ea:	4630      	mov	r0, r6
 800a5ec:	f7ff ffa6 	bl	800a53c <sbrk_aligned>
 800a5f0:	3001      	adds	r0, #1
 800a5f2:	d03a      	beq.n	800a66a <_malloc_r+0xea>
 800a5f4:	6823      	ldr	r3, [r4, #0]
 800a5f6:	442b      	add	r3, r5
 800a5f8:	6023      	str	r3, [r4, #0]
 800a5fa:	f8d8 3000 	ldr.w	r3, [r8]
 800a5fe:	685a      	ldr	r2, [r3, #4]
 800a600:	bb62      	cbnz	r2, 800a65c <_malloc_r+0xdc>
 800a602:	f8c8 7000 	str.w	r7, [r8]
 800a606:	e00f      	b.n	800a628 <_malloc_r+0xa8>
 800a608:	6822      	ldr	r2, [r4, #0]
 800a60a:	1b52      	subs	r2, r2, r5
 800a60c:	d420      	bmi.n	800a650 <_malloc_r+0xd0>
 800a60e:	2a0b      	cmp	r2, #11
 800a610:	d917      	bls.n	800a642 <_malloc_r+0xc2>
 800a612:	1961      	adds	r1, r4, r5
 800a614:	42a3      	cmp	r3, r4
 800a616:	6025      	str	r5, [r4, #0]
 800a618:	bf18      	it	ne
 800a61a:	6059      	strne	r1, [r3, #4]
 800a61c:	6863      	ldr	r3, [r4, #4]
 800a61e:	bf08      	it	eq
 800a620:	f8c8 1000 	streq.w	r1, [r8]
 800a624:	5162      	str	r2, [r4, r5]
 800a626:	604b      	str	r3, [r1, #4]
 800a628:	4630      	mov	r0, r6
 800a62a:	f000 f82f 	bl	800a68c <__malloc_unlock>
 800a62e:	f104 000b 	add.w	r0, r4, #11
 800a632:	1d23      	adds	r3, r4, #4
 800a634:	f020 0007 	bic.w	r0, r0, #7
 800a638:	1ac2      	subs	r2, r0, r3
 800a63a:	bf1c      	itt	ne
 800a63c:	1a1b      	subne	r3, r3, r0
 800a63e:	50a3      	strne	r3, [r4, r2]
 800a640:	e7af      	b.n	800a5a2 <_malloc_r+0x22>
 800a642:	6862      	ldr	r2, [r4, #4]
 800a644:	42a3      	cmp	r3, r4
 800a646:	bf0c      	ite	eq
 800a648:	f8c8 2000 	streq.w	r2, [r8]
 800a64c:	605a      	strne	r2, [r3, #4]
 800a64e:	e7eb      	b.n	800a628 <_malloc_r+0xa8>
 800a650:	4623      	mov	r3, r4
 800a652:	6864      	ldr	r4, [r4, #4]
 800a654:	e7ae      	b.n	800a5b4 <_malloc_r+0x34>
 800a656:	463c      	mov	r4, r7
 800a658:	687f      	ldr	r7, [r7, #4]
 800a65a:	e7b6      	b.n	800a5ca <_malloc_r+0x4a>
 800a65c:	461a      	mov	r2, r3
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	42a3      	cmp	r3, r4
 800a662:	d1fb      	bne.n	800a65c <_malloc_r+0xdc>
 800a664:	2300      	movs	r3, #0
 800a666:	6053      	str	r3, [r2, #4]
 800a668:	e7de      	b.n	800a628 <_malloc_r+0xa8>
 800a66a:	230c      	movs	r3, #12
 800a66c:	6033      	str	r3, [r6, #0]
 800a66e:	4630      	mov	r0, r6
 800a670:	f000 f80c 	bl	800a68c <__malloc_unlock>
 800a674:	e794      	b.n	800a5a0 <_malloc_r+0x20>
 800a676:	6005      	str	r5, [r0, #0]
 800a678:	e7d6      	b.n	800a628 <_malloc_r+0xa8>
 800a67a:	bf00      	nop
 800a67c:	20005088 	.word	0x20005088

0800a680 <__malloc_lock>:
 800a680:	4801      	ldr	r0, [pc, #4]	@ (800a688 <__malloc_lock+0x8>)
 800a682:	f7ff b88e 	b.w	80097a2 <__retarget_lock_acquire_recursive>
 800a686:	bf00      	nop
 800a688:	20005080 	.word	0x20005080

0800a68c <__malloc_unlock>:
 800a68c:	4801      	ldr	r0, [pc, #4]	@ (800a694 <__malloc_unlock+0x8>)
 800a68e:	f7ff b889 	b.w	80097a4 <__retarget_lock_release_recursive>
 800a692:	bf00      	nop
 800a694:	20005080 	.word	0x20005080

0800a698 <_Balloc>:
 800a698:	b570      	push	{r4, r5, r6, lr}
 800a69a:	69c6      	ldr	r6, [r0, #28]
 800a69c:	4604      	mov	r4, r0
 800a69e:	460d      	mov	r5, r1
 800a6a0:	b976      	cbnz	r6, 800a6c0 <_Balloc+0x28>
 800a6a2:	2010      	movs	r0, #16
 800a6a4:	f7ff ff42 	bl	800a52c <malloc>
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	61e0      	str	r0, [r4, #28]
 800a6ac:	b920      	cbnz	r0, 800a6b8 <_Balloc+0x20>
 800a6ae:	4b18      	ldr	r3, [pc, #96]	@ (800a710 <_Balloc+0x78>)
 800a6b0:	4818      	ldr	r0, [pc, #96]	@ (800a714 <_Balloc+0x7c>)
 800a6b2:	216b      	movs	r1, #107	@ 0x6b
 800a6b4:	f7ff f886 	bl	80097c4 <__assert_func>
 800a6b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a6bc:	6006      	str	r6, [r0, #0]
 800a6be:	60c6      	str	r6, [r0, #12]
 800a6c0:	69e6      	ldr	r6, [r4, #28]
 800a6c2:	68f3      	ldr	r3, [r6, #12]
 800a6c4:	b183      	cbz	r3, 800a6e8 <_Balloc+0x50>
 800a6c6:	69e3      	ldr	r3, [r4, #28]
 800a6c8:	68db      	ldr	r3, [r3, #12]
 800a6ca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a6ce:	b9b8      	cbnz	r0, 800a700 <_Balloc+0x68>
 800a6d0:	2101      	movs	r1, #1
 800a6d2:	fa01 f605 	lsl.w	r6, r1, r5
 800a6d6:	1d72      	adds	r2, r6, #5
 800a6d8:	0092      	lsls	r2, r2, #2
 800a6da:	4620      	mov	r0, r4
 800a6dc:	f000 fe09 	bl	800b2f2 <_calloc_r>
 800a6e0:	b160      	cbz	r0, 800a6fc <_Balloc+0x64>
 800a6e2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a6e6:	e00e      	b.n	800a706 <_Balloc+0x6e>
 800a6e8:	2221      	movs	r2, #33	@ 0x21
 800a6ea:	2104      	movs	r1, #4
 800a6ec:	4620      	mov	r0, r4
 800a6ee:	f000 fe00 	bl	800b2f2 <_calloc_r>
 800a6f2:	69e3      	ldr	r3, [r4, #28]
 800a6f4:	60f0      	str	r0, [r6, #12]
 800a6f6:	68db      	ldr	r3, [r3, #12]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d1e4      	bne.n	800a6c6 <_Balloc+0x2e>
 800a6fc:	2000      	movs	r0, #0
 800a6fe:	bd70      	pop	{r4, r5, r6, pc}
 800a700:	6802      	ldr	r2, [r0, #0]
 800a702:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a706:	2300      	movs	r3, #0
 800a708:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a70c:	e7f7      	b.n	800a6fe <_Balloc+0x66>
 800a70e:	bf00      	nop
 800a710:	0800c5ac 	.word	0x0800c5ac
 800a714:	0800c802 	.word	0x0800c802

0800a718 <_Bfree>:
 800a718:	b570      	push	{r4, r5, r6, lr}
 800a71a:	69c6      	ldr	r6, [r0, #28]
 800a71c:	4605      	mov	r5, r0
 800a71e:	460c      	mov	r4, r1
 800a720:	b976      	cbnz	r6, 800a740 <_Bfree+0x28>
 800a722:	2010      	movs	r0, #16
 800a724:	f7ff ff02 	bl	800a52c <malloc>
 800a728:	4602      	mov	r2, r0
 800a72a:	61e8      	str	r0, [r5, #28]
 800a72c:	b920      	cbnz	r0, 800a738 <_Bfree+0x20>
 800a72e:	4b09      	ldr	r3, [pc, #36]	@ (800a754 <_Bfree+0x3c>)
 800a730:	4809      	ldr	r0, [pc, #36]	@ (800a758 <_Bfree+0x40>)
 800a732:	218f      	movs	r1, #143	@ 0x8f
 800a734:	f7ff f846 	bl	80097c4 <__assert_func>
 800a738:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a73c:	6006      	str	r6, [r0, #0]
 800a73e:	60c6      	str	r6, [r0, #12]
 800a740:	b13c      	cbz	r4, 800a752 <_Bfree+0x3a>
 800a742:	69eb      	ldr	r3, [r5, #28]
 800a744:	6862      	ldr	r2, [r4, #4]
 800a746:	68db      	ldr	r3, [r3, #12]
 800a748:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a74c:	6021      	str	r1, [r4, #0]
 800a74e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a752:	bd70      	pop	{r4, r5, r6, pc}
 800a754:	0800c5ac 	.word	0x0800c5ac
 800a758:	0800c802 	.word	0x0800c802

0800a75c <__multadd>:
 800a75c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a760:	690d      	ldr	r5, [r1, #16]
 800a762:	4607      	mov	r7, r0
 800a764:	460c      	mov	r4, r1
 800a766:	461e      	mov	r6, r3
 800a768:	f101 0c14 	add.w	ip, r1, #20
 800a76c:	2000      	movs	r0, #0
 800a76e:	f8dc 3000 	ldr.w	r3, [ip]
 800a772:	b299      	uxth	r1, r3
 800a774:	fb02 6101 	mla	r1, r2, r1, r6
 800a778:	0c1e      	lsrs	r6, r3, #16
 800a77a:	0c0b      	lsrs	r3, r1, #16
 800a77c:	fb02 3306 	mla	r3, r2, r6, r3
 800a780:	b289      	uxth	r1, r1
 800a782:	3001      	adds	r0, #1
 800a784:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a788:	4285      	cmp	r5, r0
 800a78a:	f84c 1b04 	str.w	r1, [ip], #4
 800a78e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a792:	dcec      	bgt.n	800a76e <__multadd+0x12>
 800a794:	b30e      	cbz	r6, 800a7da <__multadd+0x7e>
 800a796:	68a3      	ldr	r3, [r4, #8]
 800a798:	42ab      	cmp	r3, r5
 800a79a:	dc19      	bgt.n	800a7d0 <__multadd+0x74>
 800a79c:	6861      	ldr	r1, [r4, #4]
 800a79e:	4638      	mov	r0, r7
 800a7a0:	3101      	adds	r1, #1
 800a7a2:	f7ff ff79 	bl	800a698 <_Balloc>
 800a7a6:	4680      	mov	r8, r0
 800a7a8:	b928      	cbnz	r0, 800a7b6 <__multadd+0x5a>
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	4b0c      	ldr	r3, [pc, #48]	@ (800a7e0 <__multadd+0x84>)
 800a7ae:	480d      	ldr	r0, [pc, #52]	@ (800a7e4 <__multadd+0x88>)
 800a7b0:	21ba      	movs	r1, #186	@ 0xba
 800a7b2:	f7ff f807 	bl	80097c4 <__assert_func>
 800a7b6:	6922      	ldr	r2, [r4, #16]
 800a7b8:	3202      	adds	r2, #2
 800a7ba:	f104 010c 	add.w	r1, r4, #12
 800a7be:	0092      	lsls	r2, r2, #2
 800a7c0:	300c      	adds	r0, #12
 800a7c2:	f7fe fff0 	bl	80097a6 <memcpy>
 800a7c6:	4621      	mov	r1, r4
 800a7c8:	4638      	mov	r0, r7
 800a7ca:	f7ff ffa5 	bl	800a718 <_Bfree>
 800a7ce:	4644      	mov	r4, r8
 800a7d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a7d4:	3501      	adds	r5, #1
 800a7d6:	615e      	str	r6, [r3, #20]
 800a7d8:	6125      	str	r5, [r4, #16]
 800a7da:	4620      	mov	r0, r4
 800a7dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7e0:	0800c7f1 	.word	0x0800c7f1
 800a7e4:	0800c802 	.word	0x0800c802

0800a7e8 <__hi0bits>:
 800a7e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	bf36      	itet	cc
 800a7f0:	0403      	lslcc	r3, r0, #16
 800a7f2:	2000      	movcs	r0, #0
 800a7f4:	2010      	movcc	r0, #16
 800a7f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a7fa:	bf3c      	itt	cc
 800a7fc:	021b      	lslcc	r3, r3, #8
 800a7fe:	3008      	addcc	r0, #8
 800a800:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a804:	bf3c      	itt	cc
 800a806:	011b      	lslcc	r3, r3, #4
 800a808:	3004      	addcc	r0, #4
 800a80a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a80e:	bf3c      	itt	cc
 800a810:	009b      	lslcc	r3, r3, #2
 800a812:	3002      	addcc	r0, #2
 800a814:	2b00      	cmp	r3, #0
 800a816:	db05      	blt.n	800a824 <__hi0bits+0x3c>
 800a818:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a81c:	f100 0001 	add.w	r0, r0, #1
 800a820:	bf08      	it	eq
 800a822:	2020      	moveq	r0, #32
 800a824:	4770      	bx	lr

0800a826 <__lo0bits>:
 800a826:	6803      	ldr	r3, [r0, #0]
 800a828:	4602      	mov	r2, r0
 800a82a:	f013 0007 	ands.w	r0, r3, #7
 800a82e:	d00b      	beq.n	800a848 <__lo0bits+0x22>
 800a830:	07d9      	lsls	r1, r3, #31
 800a832:	d421      	bmi.n	800a878 <__lo0bits+0x52>
 800a834:	0798      	lsls	r0, r3, #30
 800a836:	bf49      	itett	mi
 800a838:	085b      	lsrmi	r3, r3, #1
 800a83a:	089b      	lsrpl	r3, r3, #2
 800a83c:	2001      	movmi	r0, #1
 800a83e:	6013      	strmi	r3, [r2, #0]
 800a840:	bf5c      	itt	pl
 800a842:	6013      	strpl	r3, [r2, #0]
 800a844:	2002      	movpl	r0, #2
 800a846:	4770      	bx	lr
 800a848:	b299      	uxth	r1, r3
 800a84a:	b909      	cbnz	r1, 800a850 <__lo0bits+0x2a>
 800a84c:	0c1b      	lsrs	r3, r3, #16
 800a84e:	2010      	movs	r0, #16
 800a850:	b2d9      	uxtb	r1, r3
 800a852:	b909      	cbnz	r1, 800a858 <__lo0bits+0x32>
 800a854:	3008      	adds	r0, #8
 800a856:	0a1b      	lsrs	r3, r3, #8
 800a858:	0719      	lsls	r1, r3, #28
 800a85a:	bf04      	itt	eq
 800a85c:	091b      	lsreq	r3, r3, #4
 800a85e:	3004      	addeq	r0, #4
 800a860:	0799      	lsls	r1, r3, #30
 800a862:	bf04      	itt	eq
 800a864:	089b      	lsreq	r3, r3, #2
 800a866:	3002      	addeq	r0, #2
 800a868:	07d9      	lsls	r1, r3, #31
 800a86a:	d403      	bmi.n	800a874 <__lo0bits+0x4e>
 800a86c:	085b      	lsrs	r3, r3, #1
 800a86e:	f100 0001 	add.w	r0, r0, #1
 800a872:	d003      	beq.n	800a87c <__lo0bits+0x56>
 800a874:	6013      	str	r3, [r2, #0]
 800a876:	4770      	bx	lr
 800a878:	2000      	movs	r0, #0
 800a87a:	4770      	bx	lr
 800a87c:	2020      	movs	r0, #32
 800a87e:	4770      	bx	lr

0800a880 <__i2b>:
 800a880:	b510      	push	{r4, lr}
 800a882:	460c      	mov	r4, r1
 800a884:	2101      	movs	r1, #1
 800a886:	f7ff ff07 	bl	800a698 <_Balloc>
 800a88a:	4602      	mov	r2, r0
 800a88c:	b928      	cbnz	r0, 800a89a <__i2b+0x1a>
 800a88e:	4b05      	ldr	r3, [pc, #20]	@ (800a8a4 <__i2b+0x24>)
 800a890:	4805      	ldr	r0, [pc, #20]	@ (800a8a8 <__i2b+0x28>)
 800a892:	f240 1145 	movw	r1, #325	@ 0x145
 800a896:	f7fe ff95 	bl	80097c4 <__assert_func>
 800a89a:	2301      	movs	r3, #1
 800a89c:	6144      	str	r4, [r0, #20]
 800a89e:	6103      	str	r3, [r0, #16]
 800a8a0:	bd10      	pop	{r4, pc}
 800a8a2:	bf00      	nop
 800a8a4:	0800c7f1 	.word	0x0800c7f1
 800a8a8:	0800c802 	.word	0x0800c802

0800a8ac <__multiply>:
 800a8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8b0:	4614      	mov	r4, r2
 800a8b2:	690a      	ldr	r2, [r1, #16]
 800a8b4:	6923      	ldr	r3, [r4, #16]
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	bfa8      	it	ge
 800a8ba:	4623      	movge	r3, r4
 800a8bc:	460f      	mov	r7, r1
 800a8be:	bfa4      	itt	ge
 800a8c0:	460c      	movge	r4, r1
 800a8c2:	461f      	movge	r7, r3
 800a8c4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a8c8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a8cc:	68a3      	ldr	r3, [r4, #8]
 800a8ce:	6861      	ldr	r1, [r4, #4]
 800a8d0:	eb0a 0609 	add.w	r6, sl, r9
 800a8d4:	42b3      	cmp	r3, r6
 800a8d6:	b085      	sub	sp, #20
 800a8d8:	bfb8      	it	lt
 800a8da:	3101      	addlt	r1, #1
 800a8dc:	f7ff fedc 	bl	800a698 <_Balloc>
 800a8e0:	b930      	cbnz	r0, 800a8f0 <__multiply+0x44>
 800a8e2:	4602      	mov	r2, r0
 800a8e4:	4b44      	ldr	r3, [pc, #272]	@ (800a9f8 <__multiply+0x14c>)
 800a8e6:	4845      	ldr	r0, [pc, #276]	@ (800a9fc <__multiply+0x150>)
 800a8e8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a8ec:	f7fe ff6a 	bl	80097c4 <__assert_func>
 800a8f0:	f100 0514 	add.w	r5, r0, #20
 800a8f4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a8f8:	462b      	mov	r3, r5
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	4543      	cmp	r3, r8
 800a8fe:	d321      	bcc.n	800a944 <__multiply+0x98>
 800a900:	f107 0114 	add.w	r1, r7, #20
 800a904:	f104 0214 	add.w	r2, r4, #20
 800a908:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a90c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a910:	9302      	str	r3, [sp, #8]
 800a912:	1b13      	subs	r3, r2, r4
 800a914:	3b15      	subs	r3, #21
 800a916:	f023 0303 	bic.w	r3, r3, #3
 800a91a:	3304      	adds	r3, #4
 800a91c:	f104 0715 	add.w	r7, r4, #21
 800a920:	42ba      	cmp	r2, r7
 800a922:	bf38      	it	cc
 800a924:	2304      	movcc	r3, #4
 800a926:	9301      	str	r3, [sp, #4]
 800a928:	9b02      	ldr	r3, [sp, #8]
 800a92a:	9103      	str	r1, [sp, #12]
 800a92c:	428b      	cmp	r3, r1
 800a92e:	d80c      	bhi.n	800a94a <__multiply+0x9e>
 800a930:	2e00      	cmp	r6, #0
 800a932:	dd03      	ble.n	800a93c <__multiply+0x90>
 800a934:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a938:	2b00      	cmp	r3, #0
 800a93a:	d05b      	beq.n	800a9f4 <__multiply+0x148>
 800a93c:	6106      	str	r6, [r0, #16]
 800a93e:	b005      	add	sp, #20
 800a940:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a944:	f843 2b04 	str.w	r2, [r3], #4
 800a948:	e7d8      	b.n	800a8fc <__multiply+0x50>
 800a94a:	f8b1 a000 	ldrh.w	sl, [r1]
 800a94e:	f1ba 0f00 	cmp.w	sl, #0
 800a952:	d024      	beq.n	800a99e <__multiply+0xf2>
 800a954:	f104 0e14 	add.w	lr, r4, #20
 800a958:	46a9      	mov	r9, r5
 800a95a:	f04f 0c00 	mov.w	ip, #0
 800a95e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a962:	f8d9 3000 	ldr.w	r3, [r9]
 800a966:	fa1f fb87 	uxth.w	fp, r7
 800a96a:	b29b      	uxth	r3, r3
 800a96c:	fb0a 330b 	mla	r3, sl, fp, r3
 800a970:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a974:	f8d9 7000 	ldr.w	r7, [r9]
 800a978:	4463      	add	r3, ip
 800a97a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a97e:	fb0a c70b 	mla	r7, sl, fp, ip
 800a982:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a986:	b29b      	uxth	r3, r3
 800a988:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a98c:	4572      	cmp	r2, lr
 800a98e:	f849 3b04 	str.w	r3, [r9], #4
 800a992:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a996:	d8e2      	bhi.n	800a95e <__multiply+0xb2>
 800a998:	9b01      	ldr	r3, [sp, #4]
 800a99a:	f845 c003 	str.w	ip, [r5, r3]
 800a99e:	9b03      	ldr	r3, [sp, #12]
 800a9a0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a9a4:	3104      	adds	r1, #4
 800a9a6:	f1b9 0f00 	cmp.w	r9, #0
 800a9aa:	d021      	beq.n	800a9f0 <__multiply+0x144>
 800a9ac:	682b      	ldr	r3, [r5, #0]
 800a9ae:	f104 0c14 	add.w	ip, r4, #20
 800a9b2:	46ae      	mov	lr, r5
 800a9b4:	f04f 0a00 	mov.w	sl, #0
 800a9b8:	f8bc b000 	ldrh.w	fp, [ip]
 800a9bc:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a9c0:	fb09 770b 	mla	r7, r9, fp, r7
 800a9c4:	4457      	add	r7, sl
 800a9c6:	b29b      	uxth	r3, r3
 800a9c8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a9cc:	f84e 3b04 	str.w	r3, [lr], #4
 800a9d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a9d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a9d8:	f8be 3000 	ldrh.w	r3, [lr]
 800a9dc:	fb09 330a 	mla	r3, r9, sl, r3
 800a9e0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a9e4:	4562      	cmp	r2, ip
 800a9e6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a9ea:	d8e5      	bhi.n	800a9b8 <__multiply+0x10c>
 800a9ec:	9f01      	ldr	r7, [sp, #4]
 800a9ee:	51eb      	str	r3, [r5, r7]
 800a9f0:	3504      	adds	r5, #4
 800a9f2:	e799      	b.n	800a928 <__multiply+0x7c>
 800a9f4:	3e01      	subs	r6, #1
 800a9f6:	e79b      	b.n	800a930 <__multiply+0x84>
 800a9f8:	0800c7f1 	.word	0x0800c7f1
 800a9fc:	0800c802 	.word	0x0800c802

0800aa00 <__pow5mult>:
 800aa00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa04:	4615      	mov	r5, r2
 800aa06:	f012 0203 	ands.w	r2, r2, #3
 800aa0a:	4607      	mov	r7, r0
 800aa0c:	460e      	mov	r6, r1
 800aa0e:	d007      	beq.n	800aa20 <__pow5mult+0x20>
 800aa10:	4c25      	ldr	r4, [pc, #148]	@ (800aaa8 <__pow5mult+0xa8>)
 800aa12:	3a01      	subs	r2, #1
 800aa14:	2300      	movs	r3, #0
 800aa16:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800aa1a:	f7ff fe9f 	bl	800a75c <__multadd>
 800aa1e:	4606      	mov	r6, r0
 800aa20:	10ad      	asrs	r5, r5, #2
 800aa22:	d03d      	beq.n	800aaa0 <__pow5mult+0xa0>
 800aa24:	69fc      	ldr	r4, [r7, #28]
 800aa26:	b97c      	cbnz	r4, 800aa48 <__pow5mult+0x48>
 800aa28:	2010      	movs	r0, #16
 800aa2a:	f7ff fd7f 	bl	800a52c <malloc>
 800aa2e:	4602      	mov	r2, r0
 800aa30:	61f8      	str	r0, [r7, #28]
 800aa32:	b928      	cbnz	r0, 800aa40 <__pow5mult+0x40>
 800aa34:	4b1d      	ldr	r3, [pc, #116]	@ (800aaac <__pow5mult+0xac>)
 800aa36:	481e      	ldr	r0, [pc, #120]	@ (800aab0 <__pow5mult+0xb0>)
 800aa38:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800aa3c:	f7fe fec2 	bl	80097c4 <__assert_func>
 800aa40:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa44:	6004      	str	r4, [r0, #0]
 800aa46:	60c4      	str	r4, [r0, #12]
 800aa48:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800aa4c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800aa50:	b94c      	cbnz	r4, 800aa66 <__pow5mult+0x66>
 800aa52:	f240 2171 	movw	r1, #625	@ 0x271
 800aa56:	4638      	mov	r0, r7
 800aa58:	f7ff ff12 	bl	800a880 <__i2b>
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	f8c8 0008 	str.w	r0, [r8, #8]
 800aa62:	4604      	mov	r4, r0
 800aa64:	6003      	str	r3, [r0, #0]
 800aa66:	f04f 0900 	mov.w	r9, #0
 800aa6a:	07eb      	lsls	r3, r5, #31
 800aa6c:	d50a      	bpl.n	800aa84 <__pow5mult+0x84>
 800aa6e:	4631      	mov	r1, r6
 800aa70:	4622      	mov	r2, r4
 800aa72:	4638      	mov	r0, r7
 800aa74:	f7ff ff1a 	bl	800a8ac <__multiply>
 800aa78:	4631      	mov	r1, r6
 800aa7a:	4680      	mov	r8, r0
 800aa7c:	4638      	mov	r0, r7
 800aa7e:	f7ff fe4b 	bl	800a718 <_Bfree>
 800aa82:	4646      	mov	r6, r8
 800aa84:	106d      	asrs	r5, r5, #1
 800aa86:	d00b      	beq.n	800aaa0 <__pow5mult+0xa0>
 800aa88:	6820      	ldr	r0, [r4, #0]
 800aa8a:	b938      	cbnz	r0, 800aa9c <__pow5mult+0x9c>
 800aa8c:	4622      	mov	r2, r4
 800aa8e:	4621      	mov	r1, r4
 800aa90:	4638      	mov	r0, r7
 800aa92:	f7ff ff0b 	bl	800a8ac <__multiply>
 800aa96:	6020      	str	r0, [r4, #0]
 800aa98:	f8c0 9000 	str.w	r9, [r0]
 800aa9c:	4604      	mov	r4, r0
 800aa9e:	e7e4      	b.n	800aa6a <__pow5mult+0x6a>
 800aaa0:	4630      	mov	r0, r6
 800aaa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaa6:	bf00      	nop
 800aaa8:	0800c85c 	.word	0x0800c85c
 800aaac:	0800c5ac 	.word	0x0800c5ac
 800aab0:	0800c802 	.word	0x0800c802

0800aab4 <__lshift>:
 800aab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aab8:	460c      	mov	r4, r1
 800aaba:	6849      	ldr	r1, [r1, #4]
 800aabc:	6923      	ldr	r3, [r4, #16]
 800aabe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800aac2:	68a3      	ldr	r3, [r4, #8]
 800aac4:	4607      	mov	r7, r0
 800aac6:	4691      	mov	r9, r2
 800aac8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aacc:	f108 0601 	add.w	r6, r8, #1
 800aad0:	42b3      	cmp	r3, r6
 800aad2:	db0b      	blt.n	800aaec <__lshift+0x38>
 800aad4:	4638      	mov	r0, r7
 800aad6:	f7ff fddf 	bl	800a698 <_Balloc>
 800aada:	4605      	mov	r5, r0
 800aadc:	b948      	cbnz	r0, 800aaf2 <__lshift+0x3e>
 800aade:	4602      	mov	r2, r0
 800aae0:	4b28      	ldr	r3, [pc, #160]	@ (800ab84 <__lshift+0xd0>)
 800aae2:	4829      	ldr	r0, [pc, #164]	@ (800ab88 <__lshift+0xd4>)
 800aae4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800aae8:	f7fe fe6c 	bl	80097c4 <__assert_func>
 800aaec:	3101      	adds	r1, #1
 800aaee:	005b      	lsls	r3, r3, #1
 800aaf0:	e7ee      	b.n	800aad0 <__lshift+0x1c>
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	f100 0114 	add.w	r1, r0, #20
 800aaf8:	f100 0210 	add.w	r2, r0, #16
 800aafc:	4618      	mov	r0, r3
 800aafe:	4553      	cmp	r3, sl
 800ab00:	db33      	blt.n	800ab6a <__lshift+0xb6>
 800ab02:	6920      	ldr	r0, [r4, #16]
 800ab04:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ab08:	f104 0314 	add.w	r3, r4, #20
 800ab0c:	f019 091f 	ands.w	r9, r9, #31
 800ab10:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ab14:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ab18:	d02b      	beq.n	800ab72 <__lshift+0xbe>
 800ab1a:	f1c9 0e20 	rsb	lr, r9, #32
 800ab1e:	468a      	mov	sl, r1
 800ab20:	2200      	movs	r2, #0
 800ab22:	6818      	ldr	r0, [r3, #0]
 800ab24:	fa00 f009 	lsl.w	r0, r0, r9
 800ab28:	4310      	orrs	r0, r2
 800ab2a:	f84a 0b04 	str.w	r0, [sl], #4
 800ab2e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab32:	459c      	cmp	ip, r3
 800ab34:	fa22 f20e 	lsr.w	r2, r2, lr
 800ab38:	d8f3      	bhi.n	800ab22 <__lshift+0x6e>
 800ab3a:	ebac 0304 	sub.w	r3, ip, r4
 800ab3e:	3b15      	subs	r3, #21
 800ab40:	f023 0303 	bic.w	r3, r3, #3
 800ab44:	3304      	adds	r3, #4
 800ab46:	f104 0015 	add.w	r0, r4, #21
 800ab4a:	4584      	cmp	ip, r0
 800ab4c:	bf38      	it	cc
 800ab4e:	2304      	movcc	r3, #4
 800ab50:	50ca      	str	r2, [r1, r3]
 800ab52:	b10a      	cbz	r2, 800ab58 <__lshift+0xa4>
 800ab54:	f108 0602 	add.w	r6, r8, #2
 800ab58:	3e01      	subs	r6, #1
 800ab5a:	4638      	mov	r0, r7
 800ab5c:	612e      	str	r6, [r5, #16]
 800ab5e:	4621      	mov	r1, r4
 800ab60:	f7ff fdda 	bl	800a718 <_Bfree>
 800ab64:	4628      	mov	r0, r5
 800ab66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab6a:	f842 0f04 	str.w	r0, [r2, #4]!
 800ab6e:	3301      	adds	r3, #1
 800ab70:	e7c5      	b.n	800aafe <__lshift+0x4a>
 800ab72:	3904      	subs	r1, #4
 800ab74:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab78:	f841 2f04 	str.w	r2, [r1, #4]!
 800ab7c:	459c      	cmp	ip, r3
 800ab7e:	d8f9      	bhi.n	800ab74 <__lshift+0xc0>
 800ab80:	e7ea      	b.n	800ab58 <__lshift+0xa4>
 800ab82:	bf00      	nop
 800ab84:	0800c7f1 	.word	0x0800c7f1
 800ab88:	0800c802 	.word	0x0800c802

0800ab8c <__mcmp>:
 800ab8c:	690a      	ldr	r2, [r1, #16]
 800ab8e:	4603      	mov	r3, r0
 800ab90:	6900      	ldr	r0, [r0, #16]
 800ab92:	1a80      	subs	r0, r0, r2
 800ab94:	b530      	push	{r4, r5, lr}
 800ab96:	d10e      	bne.n	800abb6 <__mcmp+0x2a>
 800ab98:	3314      	adds	r3, #20
 800ab9a:	3114      	adds	r1, #20
 800ab9c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800aba0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800aba4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aba8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800abac:	4295      	cmp	r5, r2
 800abae:	d003      	beq.n	800abb8 <__mcmp+0x2c>
 800abb0:	d205      	bcs.n	800abbe <__mcmp+0x32>
 800abb2:	f04f 30ff 	mov.w	r0, #4294967295
 800abb6:	bd30      	pop	{r4, r5, pc}
 800abb8:	42a3      	cmp	r3, r4
 800abba:	d3f3      	bcc.n	800aba4 <__mcmp+0x18>
 800abbc:	e7fb      	b.n	800abb6 <__mcmp+0x2a>
 800abbe:	2001      	movs	r0, #1
 800abc0:	e7f9      	b.n	800abb6 <__mcmp+0x2a>
	...

0800abc4 <__mdiff>:
 800abc4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abc8:	4689      	mov	r9, r1
 800abca:	4606      	mov	r6, r0
 800abcc:	4611      	mov	r1, r2
 800abce:	4648      	mov	r0, r9
 800abd0:	4614      	mov	r4, r2
 800abd2:	f7ff ffdb 	bl	800ab8c <__mcmp>
 800abd6:	1e05      	subs	r5, r0, #0
 800abd8:	d112      	bne.n	800ac00 <__mdiff+0x3c>
 800abda:	4629      	mov	r1, r5
 800abdc:	4630      	mov	r0, r6
 800abde:	f7ff fd5b 	bl	800a698 <_Balloc>
 800abe2:	4602      	mov	r2, r0
 800abe4:	b928      	cbnz	r0, 800abf2 <__mdiff+0x2e>
 800abe6:	4b3f      	ldr	r3, [pc, #252]	@ (800ace4 <__mdiff+0x120>)
 800abe8:	f240 2137 	movw	r1, #567	@ 0x237
 800abec:	483e      	ldr	r0, [pc, #248]	@ (800ace8 <__mdiff+0x124>)
 800abee:	f7fe fde9 	bl	80097c4 <__assert_func>
 800abf2:	2301      	movs	r3, #1
 800abf4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800abf8:	4610      	mov	r0, r2
 800abfa:	b003      	add	sp, #12
 800abfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac00:	bfbc      	itt	lt
 800ac02:	464b      	movlt	r3, r9
 800ac04:	46a1      	movlt	r9, r4
 800ac06:	4630      	mov	r0, r6
 800ac08:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ac0c:	bfba      	itte	lt
 800ac0e:	461c      	movlt	r4, r3
 800ac10:	2501      	movlt	r5, #1
 800ac12:	2500      	movge	r5, #0
 800ac14:	f7ff fd40 	bl	800a698 <_Balloc>
 800ac18:	4602      	mov	r2, r0
 800ac1a:	b918      	cbnz	r0, 800ac24 <__mdiff+0x60>
 800ac1c:	4b31      	ldr	r3, [pc, #196]	@ (800ace4 <__mdiff+0x120>)
 800ac1e:	f240 2145 	movw	r1, #581	@ 0x245
 800ac22:	e7e3      	b.n	800abec <__mdiff+0x28>
 800ac24:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ac28:	6926      	ldr	r6, [r4, #16]
 800ac2a:	60c5      	str	r5, [r0, #12]
 800ac2c:	f109 0310 	add.w	r3, r9, #16
 800ac30:	f109 0514 	add.w	r5, r9, #20
 800ac34:	f104 0e14 	add.w	lr, r4, #20
 800ac38:	f100 0b14 	add.w	fp, r0, #20
 800ac3c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ac40:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ac44:	9301      	str	r3, [sp, #4]
 800ac46:	46d9      	mov	r9, fp
 800ac48:	f04f 0c00 	mov.w	ip, #0
 800ac4c:	9b01      	ldr	r3, [sp, #4]
 800ac4e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ac52:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ac56:	9301      	str	r3, [sp, #4]
 800ac58:	fa1f f38a 	uxth.w	r3, sl
 800ac5c:	4619      	mov	r1, r3
 800ac5e:	b283      	uxth	r3, r0
 800ac60:	1acb      	subs	r3, r1, r3
 800ac62:	0c00      	lsrs	r0, r0, #16
 800ac64:	4463      	add	r3, ip
 800ac66:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ac6a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ac6e:	b29b      	uxth	r3, r3
 800ac70:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ac74:	4576      	cmp	r6, lr
 800ac76:	f849 3b04 	str.w	r3, [r9], #4
 800ac7a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ac7e:	d8e5      	bhi.n	800ac4c <__mdiff+0x88>
 800ac80:	1b33      	subs	r3, r6, r4
 800ac82:	3b15      	subs	r3, #21
 800ac84:	f023 0303 	bic.w	r3, r3, #3
 800ac88:	3415      	adds	r4, #21
 800ac8a:	3304      	adds	r3, #4
 800ac8c:	42a6      	cmp	r6, r4
 800ac8e:	bf38      	it	cc
 800ac90:	2304      	movcc	r3, #4
 800ac92:	441d      	add	r5, r3
 800ac94:	445b      	add	r3, fp
 800ac96:	461e      	mov	r6, r3
 800ac98:	462c      	mov	r4, r5
 800ac9a:	4544      	cmp	r4, r8
 800ac9c:	d30e      	bcc.n	800acbc <__mdiff+0xf8>
 800ac9e:	f108 0103 	add.w	r1, r8, #3
 800aca2:	1b49      	subs	r1, r1, r5
 800aca4:	f021 0103 	bic.w	r1, r1, #3
 800aca8:	3d03      	subs	r5, #3
 800acaa:	45a8      	cmp	r8, r5
 800acac:	bf38      	it	cc
 800acae:	2100      	movcc	r1, #0
 800acb0:	440b      	add	r3, r1
 800acb2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800acb6:	b191      	cbz	r1, 800acde <__mdiff+0x11a>
 800acb8:	6117      	str	r7, [r2, #16]
 800acba:	e79d      	b.n	800abf8 <__mdiff+0x34>
 800acbc:	f854 1b04 	ldr.w	r1, [r4], #4
 800acc0:	46e6      	mov	lr, ip
 800acc2:	0c08      	lsrs	r0, r1, #16
 800acc4:	fa1c fc81 	uxtah	ip, ip, r1
 800acc8:	4471      	add	r1, lr
 800acca:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800acce:	b289      	uxth	r1, r1
 800acd0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800acd4:	f846 1b04 	str.w	r1, [r6], #4
 800acd8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800acdc:	e7dd      	b.n	800ac9a <__mdiff+0xd6>
 800acde:	3f01      	subs	r7, #1
 800ace0:	e7e7      	b.n	800acb2 <__mdiff+0xee>
 800ace2:	bf00      	nop
 800ace4:	0800c7f1 	.word	0x0800c7f1
 800ace8:	0800c802 	.word	0x0800c802

0800acec <__d2b>:
 800acec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800acf0:	460f      	mov	r7, r1
 800acf2:	2101      	movs	r1, #1
 800acf4:	ec59 8b10 	vmov	r8, r9, d0
 800acf8:	4616      	mov	r6, r2
 800acfa:	f7ff fccd 	bl	800a698 <_Balloc>
 800acfe:	4604      	mov	r4, r0
 800ad00:	b930      	cbnz	r0, 800ad10 <__d2b+0x24>
 800ad02:	4602      	mov	r2, r0
 800ad04:	4b23      	ldr	r3, [pc, #140]	@ (800ad94 <__d2b+0xa8>)
 800ad06:	4824      	ldr	r0, [pc, #144]	@ (800ad98 <__d2b+0xac>)
 800ad08:	f240 310f 	movw	r1, #783	@ 0x30f
 800ad0c:	f7fe fd5a 	bl	80097c4 <__assert_func>
 800ad10:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ad14:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ad18:	b10d      	cbz	r5, 800ad1e <__d2b+0x32>
 800ad1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ad1e:	9301      	str	r3, [sp, #4]
 800ad20:	f1b8 0300 	subs.w	r3, r8, #0
 800ad24:	d023      	beq.n	800ad6e <__d2b+0x82>
 800ad26:	4668      	mov	r0, sp
 800ad28:	9300      	str	r3, [sp, #0]
 800ad2a:	f7ff fd7c 	bl	800a826 <__lo0bits>
 800ad2e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ad32:	b1d0      	cbz	r0, 800ad6a <__d2b+0x7e>
 800ad34:	f1c0 0320 	rsb	r3, r0, #32
 800ad38:	fa02 f303 	lsl.w	r3, r2, r3
 800ad3c:	430b      	orrs	r3, r1
 800ad3e:	40c2      	lsrs	r2, r0
 800ad40:	6163      	str	r3, [r4, #20]
 800ad42:	9201      	str	r2, [sp, #4]
 800ad44:	9b01      	ldr	r3, [sp, #4]
 800ad46:	61a3      	str	r3, [r4, #24]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	bf0c      	ite	eq
 800ad4c:	2201      	moveq	r2, #1
 800ad4e:	2202      	movne	r2, #2
 800ad50:	6122      	str	r2, [r4, #16]
 800ad52:	b1a5      	cbz	r5, 800ad7e <__d2b+0x92>
 800ad54:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ad58:	4405      	add	r5, r0
 800ad5a:	603d      	str	r5, [r7, #0]
 800ad5c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ad60:	6030      	str	r0, [r6, #0]
 800ad62:	4620      	mov	r0, r4
 800ad64:	b003      	add	sp, #12
 800ad66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad6a:	6161      	str	r1, [r4, #20]
 800ad6c:	e7ea      	b.n	800ad44 <__d2b+0x58>
 800ad6e:	a801      	add	r0, sp, #4
 800ad70:	f7ff fd59 	bl	800a826 <__lo0bits>
 800ad74:	9b01      	ldr	r3, [sp, #4]
 800ad76:	6163      	str	r3, [r4, #20]
 800ad78:	3020      	adds	r0, #32
 800ad7a:	2201      	movs	r2, #1
 800ad7c:	e7e8      	b.n	800ad50 <__d2b+0x64>
 800ad7e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ad82:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ad86:	6038      	str	r0, [r7, #0]
 800ad88:	6918      	ldr	r0, [r3, #16]
 800ad8a:	f7ff fd2d 	bl	800a7e8 <__hi0bits>
 800ad8e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ad92:	e7e5      	b.n	800ad60 <__d2b+0x74>
 800ad94:	0800c7f1 	.word	0x0800c7f1
 800ad98:	0800c802 	.word	0x0800c802

0800ad9c <__sfputc_r>:
 800ad9c:	6893      	ldr	r3, [r2, #8]
 800ad9e:	3b01      	subs	r3, #1
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	b410      	push	{r4}
 800ada4:	6093      	str	r3, [r2, #8]
 800ada6:	da08      	bge.n	800adba <__sfputc_r+0x1e>
 800ada8:	6994      	ldr	r4, [r2, #24]
 800adaa:	42a3      	cmp	r3, r4
 800adac:	db01      	blt.n	800adb2 <__sfputc_r+0x16>
 800adae:	290a      	cmp	r1, #10
 800adb0:	d103      	bne.n	800adba <__sfputc_r+0x1e>
 800adb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adb6:	f000 b9f1 	b.w	800b19c <__swbuf_r>
 800adba:	6813      	ldr	r3, [r2, #0]
 800adbc:	1c58      	adds	r0, r3, #1
 800adbe:	6010      	str	r0, [r2, #0]
 800adc0:	7019      	strb	r1, [r3, #0]
 800adc2:	4608      	mov	r0, r1
 800adc4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adc8:	4770      	bx	lr

0800adca <__sfputs_r>:
 800adca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adcc:	4606      	mov	r6, r0
 800adce:	460f      	mov	r7, r1
 800add0:	4614      	mov	r4, r2
 800add2:	18d5      	adds	r5, r2, r3
 800add4:	42ac      	cmp	r4, r5
 800add6:	d101      	bne.n	800addc <__sfputs_r+0x12>
 800add8:	2000      	movs	r0, #0
 800adda:	e007      	b.n	800adec <__sfputs_r+0x22>
 800addc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ade0:	463a      	mov	r2, r7
 800ade2:	4630      	mov	r0, r6
 800ade4:	f7ff ffda 	bl	800ad9c <__sfputc_r>
 800ade8:	1c43      	adds	r3, r0, #1
 800adea:	d1f3      	bne.n	800add4 <__sfputs_r+0xa>
 800adec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800adf0 <_vfiprintf_r>:
 800adf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adf4:	460d      	mov	r5, r1
 800adf6:	b09d      	sub	sp, #116	@ 0x74
 800adf8:	4614      	mov	r4, r2
 800adfa:	4698      	mov	r8, r3
 800adfc:	4606      	mov	r6, r0
 800adfe:	b118      	cbz	r0, 800ae08 <_vfiprintf_r+0x18>
 800ae00:	6a03      	ldr	r3, [r0, #32]
 800ae02:	b90b      	cbnz	r3, 800ae08 <_vfiprintf_r+0x18>
 800ae04:	f7fe fba2 	bl	800954c <__sinit>
 800ae08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae0a:	07d9      	lsls	r1, r3, #31
 800ae0c:	d405      	bmi.n	800ae1a <_vfiprintf_r+0x2a>
 800ae0e:	89ab      	ldrh	r3, [r5, #12]
 800ae10:	059a      	lsls	r2, r3, #22
 800ae12:	d402      	bmi.n	800ae1a <_vfiprintf_r+0x2a>
 800ae14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae16:	f7fe fcc4 	bl	80097a2 <__retarget_lock_acquire_recursive>
 800ae1a:	89ab      	ldrh	r3, [r5, #12]
 800ae1c:	071b      	lsls	r3, r3, #28
 800ae1e:	d501      	bpl.n	800ae24 <_vfiprintf_r+0x34>
 800ae20:	692b      	ldr	r3, [r5, #16]
 800ae22:	b99b      	cbnz	r3, 800ae4c <_vfiprintf_r+0x5c>
 800ae24:	4629      	mov	r1, r5
 800ae26:	4630      	mov	r0, r6
 800ae28:	f000 f9f6 	bl	800b218 <__swsetup_r>
 800ae2c:	b170      	cbz	r0, 800ae4c <_vfiprintf_r+0x5c>
 800ae2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae30:	07dc      	lsls	r4, r3, #31
 800ae32:	d504      	bpl.n	800ae3e <_vfiprintf_r+0x4e>
 800ae34:	f04f 30ff 	mov.w	r0, #4294967295
 800ae38:	b01d      	add	sp, #116	@ 0x74
 800ae3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae3e:	89ab      	ldrh	r3, [r5, #12]
 800ae40:	0598      	lsls	r0, r3, #22
 800ae42:	d4f7      	bmi.n	800ae34 <_vfiprintf_r+0x44>
 800ae44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae46:	f7fe fcad 	bl	80097a4 <__retarget_lock_release_recursive>
 800ae4a:	e7f3      	b.n	800ae34 <_vfiprintf_r+0x44>
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae50:	2320      	movs	r3, #32
 800ae52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ae56:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae5a:	2330      	movs	r3, #48	@ 0x30
 800ae5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b00c <_vfiprintf_r+0x21c>
 800ae60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ae64:	f04f 0901 	mov.w	r9, #1
 800ae68:	4623      	mov	r3, r4
 800ae6a:	469a      	mov	sl, r3
 800ae6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae70:	b10a      	cbz	r2, 800ae76 <_vfiprintf_r+0x86>
 800ae72:	2a25      	cmp	r2, #37	@ 0x25
 800ae74:	d1f9      	bne.n	800ae6a <_vfiprintf_r+0x7a>
 800ae76:	ebba 0b04 	subs.w	fp, sl, r4
 800ae7a:	d00b      	beq.n	800ae94 <_vfiprintf_r+0xa4>
 800ae7c:	465b      	mov	r3, fp
 800ae7e:	4622      	mov	r2, r4
 800ae80:	4629      	mov	r1, r5
 800ae82:	4630      	mov	r0, r6
 800ae84:	f7ff ffa1 	bl	800adca <__sfputs_r>
 800ae88:	3001      	adds	r0, #1
 800ae8a:	f000 80a7 	beq.w	800afdc <_vfiprintf_r+0x1ec>
 800ae8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae90:	445a      	add	r2, fp
 800ae92:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae94:	f89a 3000 	ldrb.w	r3, [sl]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	f000 809f 	beq.w	800afdc <_vfiprintf_r+0x1ec>
 800ae9e:	2300      	movs	r3, #0
 800aea0:	f04f 32ff 	mov.w	r2, #4294967295
 800aea4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aea8:	f10a 0a01 	add.w	sl, sl, #1
 800aeac:	9304      	str	r3, [sp, #16]
 800aeae:	9307      	str	r3, [sp, #28]
 800aeb0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aeb4:	931a      	str	r3, [sp, #104]	@ 0x68
 800aeb6:	4654      	mov	r4, sl
 800aeb8:	2205      	movs	r2, #5
 800aeba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aebe:	4853      	ldr	r0, [pc, #332]	@ (800b00c <_vfiprintf_r+0x21c>)
 800aec0:	f7f5 f9a6 	bl	8000210 <memchr>
 800aec4:	9a04      	ldr	r2, [sp, #16]
 800aec6:	b9d8      	cbnz	r0, 800af00 <_vfiprintf_r+0x110>
 800aec8:	06d1      	lsls	r1, r2, #27
 800aeca:	bf44      	itt	mi
 800aecc:	2320      	movmi	r3, #32
 800aece:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aed2:	0713      	lsls	r3, r2, #28
 800aed4:	bf44      	itt	mi
 800aed6:	232b      	movmi	r3, #43	@ 0x2b
 800aed8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aedc:	f89a 3000 	ldrb.w	r3, [sl]
 800aee0:	2b2a      	cmp	r3, #42	@ 0x2a
 800aee2:	d015      	beq.n	800af10 <_vfiprintf_r+0x120>
 800aee4:	9a07      	ldr	r2, [sp, #28]
 800aee6:	4654      	mov	r4, sl
 800aee8:	2000      	movs	r0, #0
 800aeea:	f04f 0c0a 	mov.w	ip, #10
 800aeee:	4621      	mov	r1, r4
 800aef0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aef4:	3b30      	subs	r3, #48	@ 0x30
 800aef6:	2b09      	cmp	r3, #9
 800aef8:	d94b      	bls.n	800af92 <_vfiprintf_r+0x1a2>
 800aefa:	b1b0      	cbz	r0, 800af2a <_vfiprintf_r+0x13a>
 800aefc:	9207      	str	r2, [sp, #28]
 800aefe:	e014      	b.n	800af2a <_vfiprintf_r+0x13a>
 800af00:	eba0 0308 	sub.w	r3, r0, r8
 800af04:	fa09 f303 	lsl.w	r3, r9, r3
 800af08:	4313      	orrs	r3, r2
 800af0a:	9304      	str	r3, [sp, #16]
 800af0c:	46a2      	mov	sl, r4
 800af0e:	e7d2      	b.n	800aeb6 <_vfiprintf_r+0xc6>
 800af10:	9b03      	ldr	r3, [sp, #12]
 800af12:	1d19      	adds	r1, r3, #4
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	9103      	str	r1, [sp, #12]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	bfbb      	ittet	lt
 800af1c:	425b      	neglt	r3, r3
 800af1e:	f042 0202 	orrlt.w	r2, r2, #2
 800af22:	9307      	strge	r3, [sp, #28]
 800af24:	9307      	strlt	r3, [sp, #28]
 800af26:	bfb8      	it	lt
 800af28:	9204      	strlt	r2, [sp, #16]
 800af2a:	7823      	ldrb	r3, [r4, #0]
 800af2c:	2b2e      	cmp	r3, #46	@ 0x2e
 800af2e:	d10a      	bne.n	800af46 <_vfiprintf_r+0x156>
 800af30:	7863      	ldrb	r3, [r4, #1]
 800af32:	2b2a      	cmp	r3, #42	@ 0x2a
 800af34:	d132      	bne.n	800af9c <_vfiprintf_r+0x1ac>
 800af36:	9b03      	ldr	r3, [sp, #12]
 800af38:	1d1a      	adds	r2, r3, #4
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	9203      	str	r2, [sp, #12]
 800af3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af42:	3402      	adds	r4, #2
 800af44:	9305      	str	r3, [sp, #20]
 800af46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b01c <_vfiprintf_r+0x22c>
 800af4a:	7821      	ldrb	r1, [r4, #0]
 800af4c:	2203      	movs	r2, #3
 800af4e:	4650      	mov	r0, sl
 800af50:	f7f5 f95e 	bl	8000210 <memchr>
 800af54:	b138      	cbz	r0, 800af66 <_vfiprintf_r+0x176>
 800af56:	9b04      	ldr	r3, [sp, #16]
 800af58:	eba0 000a 	sub.w	r0, r0, sl
 800af5c:	2240      	movs	r2, #64	@ 0x40
 800af5e:	4082      	lsls	r2, r0
 800af60:	4313      	orrs	r3, r2
 800af62:	3401      	adds	r4, #1
 800af64:	9304      	str	r3, [sp, #16]
 800af66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af6a:	4829      	ldr	r0, [pc, #164]	@ (800b010 <_vfiprintf_r+0x220>)
 800af6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800af70:	2206      	movs	r2, #6
 800af72:	f7f5 f94d 	bl	8000210 <memchr>
 800af76:	2800      	cmp	r0, #0
 800af78:	d03f      	beq.n	800affa <_vfiprintf_r+0x20a>
 800af7a:	4b26      	ldr	r3, [pc, #152]	@ (800b014 <_vfiprintf_r+0x224>)
 800af7c:	bb1b      	cbnz	r3, 800afc6 <_vfiprintf_r+0x1d6>
 800af7e:	9b03      	ldr	r3, [sp, #12]
 800af80:	3307      	adds	r3, #7
 800af82:	f023 0307 	bic.w	r3, r3, #7
 800af86:	3308      	adds	r3, #8
 800af88:	9303      	str	r3, [sp, #12]
 800af8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af8c:	443b      	add	r3, r7
 800af8e:	9309      	str	r3, [sp, #36]	@ 0x24
 800af90:	e76a      	b.n	800ae68 <_vfiprintf_r+0x78>
 800af92:	fb0c 3202 	mla	r2, ip, r2, r3
 800af96:	460c      	mov	r4, r1
 800af98:	2001      	movs	r0, #1
 800af9a:	e7a8      	b.n	800aeee <_vfiprintf_r+0xfe>
 800af9c:	2300      	movs	r3, #0
 800af9e:	3401      	adds	r4, #1
 800afa0:	9305      	str	r3, [sp, #20]
 800afa2:	4619      	mov	r1, r3
 800afa4:	f04f 0c0a 	mov.w	ip, #10
 800afa8:	4620      	mov	r0, r4
 800afaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800afae:	3a30      	subs	r2, #48	@ 0x30
 800afb0:	2a09      	cmp	r2, #9
 800afb2:	d903      	bls.n	800afbc <_vfiprintf_r+0x1cc>
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d0c6      	beq.n	800af46 <_vfiprintf_r+0x156>
 800afb8:	9105      	str	r1, [sp, #20]
 800afba:	e7c4      	b.n	800af46 <_vfiprintf_r+0x156>
 800afbc:	fb0c 2101 	mla	r1, ip, r1, r2
 800afc0:	4604      	mov	r4, r0
 800afc2:	2301      	movs	r3, #1
 800afc4:	e7f0      	b.n	800afa8 <_vfiprintf_r+0x1b8>
 800afc6:	ab03      	add	r3, sp, #12
 800afc8:	9300      	str	r3, [sp, #0]
 800afca:	462a      	mov	r2, r5
 800afcc:	4b12      	ldr	r3, [pc, #72]	@ (800b018 <_vfiprintf_r+0x228>)
 800afce:	a904      	add	r1, sp, #16
 800afd0:	4630      	mov	r0, r6
 800afd2:	f7fd fe77 	bl	8008cc4 <_printf_float>
 800afd6:	4607      	mov	r7, r0
 800afd8:	1c78      	adds	r0, r7, #1
 800afda:	d1d6      	bne.n	800af8a <_vfiprintf_r+0x19a>
 800afdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800afde:	07d9      	lsls	r1, r3, #31
 800afe0:	d405      	bmi.n	800afee <_vfiprintf_r+0x1fe>
 800afe2:	89ab      	ldrh	r3, [r5, #12]
 800afe4:	059a      	lsls	r2, r3, #22
 800afe6:	d402      	bmi.n	800afee <_vfiprintf_r+0x1fe>
 800afe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800afea:	f7fe fbdb 	bl	80097a4 <__retarget_lock_release_recursive>
 800afee:	89ab      	ldrh	r3, [r5, #12]
 800aff0:	065b      	lsls	r3, r3, #25
 800aff2:	f53f af1f 	bmi.w	800ae34 <_vfiprintf_r+0x44>
 800aff6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aff8:	e71e      	b.n	800ae38 <_vfiprintf_r+0x48>
 800affa:	ab03      	add	r3, sp, #12
 800affc:	9300      	str	r3, [sp, #0]
 800affe:	462a      	mov	r2, r5
 800b000:	4b05      	ldr	r3, [pc, #20]	@ (800b018 <_vfiprintf_r+0x228>)
 800b002:	a904      	add	r1, sp, #16
 800b004:	4630      	mov	r0, r6
 800b006:	f7fe f8f5 	bl	80091f4 <_printf_i>
 800b00a:	e7e4      	b.n	800afd6 <_vfiprintf_r+0x1e6>
 800b00c:	0800c958 	.word	0x0800c958
 800b010:	0800c962 	.word	0x0800c962
 800b014:	08008cc5 	.word	0x08008cc5
 800b018:	0800adcb 	.word	0x0800adcb
 800b01c:	0800c95e 	.word	0x0800c95e

0800b020 <__sflush_r>:
 800b020:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b028:	0716      	lsls	r6, r2, #28
 800b02a:	4605      	mov	r5, r0
 800b02c:	460c      	mov	r4, r1
 800b02e:	d454      	bmi.n	800b0da <__sflush_r+0xba>
 800b030:	684b      	ldr	r3, [r1, #4]
 800b032:	2b00      	cmp	r3, #0
 800b034:	dc02      	bgt.n	800b03c <__sflush_r+0x1c>
 800b036:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b038:	2b00      	cmp	r3, #0
 800b03a:	dd48      	ble.n	800b0ce <__sflush_r+0xae>
 800b03c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b03e:	2e00      	cmp	r6, #0
 800b040:	d045      	beq.n	800b0ce <__sflush_r+0xae>
 800b042:	2300      	movs	r3, #0
 800b044:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b048:	682f      	ldr	r7, [r5, #0]
 800b04a:	6a21      	ldr	r1, [r4, #32]
 800b04c:	602b      	str	r3, [r5, #0]
 800b04e:	d030      	beq.n	800b0b2 <__sflush_r+0x92>
 800b050:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b052:	89a3      	ldrh	r3, [r4, #12]
 800b054:	0759      	lsls	r1, r3, #29
 800b056:	d505      	bpl.n	800b064 <__sflush_r+0x44>
 800b058:	6863      	ldr	r3, [r4, #4]
 800b05a:	1ad2      	subs	r2, r2, r3
 800b05c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b05e:	b10b      	cbz	r3, 800b064 <__sflush_r+0x44>
 800b060:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b062:	1ad2      	subs	r2, r2, r3
 800b064:	2300      	movs	r3, #0
 800b066:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b068:	6a21      	ldr	r1, [r4, #32]
 800b06a:	4628      	mov	r0, r5
 800b06c:	47b0      	blx	r6
 800b06e:	1c43      	adds	r3, r0, #1
 800b070:	89a3      	ldrh	r3, [r4, #12]
 800b072:	d106      	bne.n	800b082 <__sflush_r+0x62>
 800b074:	6829      	ldr	r1, [r5, #0]
 800b076:	291d      	cmp	r1, #29
 800b078:	d82b      	bhi.n	800b0d2 <__sflush_r+0xb2>
 800b07a:	4a2a      	ldr	r2, [pc, #168]	@ (800b124 <__sflush_r+0x104>)
 800b07c:	410a      	asrs	r2, r1
 800b07e:	07d6      	lsls	r6, r2, #31
 800b080:	d427      	bmi.n	800b0d2 <__sflush_r+0xb2>
 800b082:	2200      	movs	r2, #0
 800b084:	6062      	str	r2, [r4, #4]
 800b086:	04d9      	lsls	r1, r3, #19
 800b088:	6922      	ldr	r2, [r4, #16]
 800b08a:	6022      	str	r2, [r4, #0]
 800b08c:	d504      	bpl.n	800b098 <__sflush_r+0x78>
 800b08e:	1c42      	adds	r2, r0, #1
 800b090:	d101      	bne.n	800b096 <__sflush_r+0x76>
 800b092:	682b      	ldr	r3, [r5, #0]
 800b094:	b903      	cbnz	r3, 800b098 <__sflush_r+0x78>
 800b096:	6560      	str	r0, [r4, #84]	@ 0x54
 800b098:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b09a:	602f      	str	r7, [r5, #0]
 800b09c:	b1b9      	cbz	r1, 800b0ce <__sflush_r+0xae>
 800b09e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b0a2:	4299      	cmp	r1, r3
 800b0a4:	d002      	beq.n	800b0ac <__sflush_r+0x8c>
 800b0a6:	4628      	mov	r0, r5
 800b0a8:	f7ff f9f6 	bl	800a498 <_free_r>
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	6363      	str	r3, [r4, #52]	@ 0x34
 800b0b0:	e00d      	b.n	800b0ce <__sflush_r+0xae>
 800b0b2:	2301      	movs	r3, #1
 800b0b4:	4628      	mov	r0, r5
 800b0b6:	47b0      	blx	r6
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	1c50      	adds	r0, r2, #1
 800b0bc:	d1c9      	bne.n	800b052 <__sflush_r+0x32>
 800b0be:	682b      	ldr	r3, [r5, #0]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d0c6      	beq.n	800b052 <__sflush_r+0x32>
 800b0c4:	2b1d      	cmp	r3, #29
 800b0c6:	d001      	beq.n	800b0cc <__sflush_r+0xac>
 800b0c8:	2b16      	cmp	r3, #22
 800b0ca:	d11e      	bne.n	800b10a <__sflush_r+0xea>
 800b0cc:	602f      	str	r7, [r5, #0]
 800b0ce:	2000      	movs	r0, #0
 800b0d0:	e022      	b.n	800b118 <__sflush_r+0xf8>
 800b0d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0d6:	b21b      	sxth	r3, r3
 800b0d8:	e01b      	b.n	800b112 <__sflush_r+0xf2>
 800b0da:	690f      	ldr	r7, [r1, #16]
 800b0dc:	2f00      	cmp	r7, #0
 800b0de:	d0f6      	beq.n	800b0ce <__sflush_r+0xae>
 800b0e0:	0793      	lsls	r3, r2, #30
 800b0e2:	680e      	ldr	r6, [r1, #0]
 800b0e4:	bf08      	it	eq
 800b0e6:	694b      	ldreq	r3, [r1, #20]
 800b0e8:	600f      	str	r7, [r1, #0]
 800b0ea:	bf18      	it	ne
 800b0ec:	2300      	movne	r3, #0
 800b0ee:	eba6 0807 	sub.w	r8, r6, r7
 800b0f2:	608b      	str	r3, [r1, #8]
 800b0f4:	f1b8 0f00 	cmp.w	r8, #0
 800b0f8:	dde9      	ble.n	800b0ce <__sflush_r+0xae>
 800b0fa:	6a21      	ldr	r1, [r4, #32]
 800b0fc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b0fe:	4643      	mov	r3, r8
 800b100:	463a      	mov	r2, r7
 800b102:	4628      	mov	r0, r5
 800b104:	47b0      	blx	r6
 800b106:	2800      	cmp	r0, #0
 800b108:	dc08      	bgt.n	800b11c <__sflush_r+0xfc>
 800b10a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b10e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b112:	81a3      	strh	r3, [r4, #12]
 800b114:	f04f 30ff 	mov.w	r0, #4294967295
 800b118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b11c:	4407      	add	r7, r0
 800b11e:	eba8 0800 	sub.w	r8, r8, r0
 800b122:	e7e7      	b.n	800b0f4 <__sflush_r+0xd4>
 800b124:	dfbffffe 	.word	0xdfbffffe

0800b128 <_fflush_r>:
 800b128:	b538      	push	{r3, r4, r5, lr}
 800b12a:	690b      	ldr	r3, [r1, #16]
 800b12c:	4605      	mov	r5, r0
 800b12e:	460c      	mov	r4, r1
 800b130:	b913      	cbnz	r3, 800b138 <_fflush_r+0x10>
 800b132:	2500      	movs	r5, #0
 800b134:	4628      	mov	r0, r5
 800b136:	bd38      	pop	{r3, r4, r5, pc}
 800b138:	b118      	cbz	r0, 800b142 <_fflush_r+0x1a>
 800b13a:	6a03      	ldr	r3, [r0, #32]
 800b13c:	b90b      	cbnz	r3, 800b142 <_fflush_r+0x1a>
 800b13e:	f7fe fa05 	bl	800954c <__sinit>
 800b142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d0f3      	beq.n	800b132 <_fflush_r+0xa>
 800b14a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b14c:	07d0      	lsls	r0, r2, #31
 800b14e:	d404      	bmi.n	800b15a <_fflush_r+0x32>
 800b150:	0599      	lsls	r1, r3, #22
 800b152:	d402      	bmi.n	800b15a <_fflush_r+0x32>
 800b154:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b156:	f7fe fb24 	bl	80097a2 <__retarget_lock_acquire_recursive>
 800b15a:	4628      	mov	r0, r5
 800b15c:	4621      	mov	r1, r4
 800b15e:	f7ff ff5f 	bl	800b020 <__sflush_r>
 800b162:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b164:	07da      	lsls	r2, r3, #31
 800b166:	4605      	mov	r5, r0
 800b168:	d4e4      	bmi.n	800b134 <_fflush_r+0xc>
 800b16a:	89a3      	ldrh	r3, [r4, #12]
 800b16c:	059b      	lsls	r3, r3, #22
 800b16e:	d4e1      	bmi.n	800b134 <_fflush_r+0xc>
 800b170:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b172:	f7fe fb17 	bl	80097a4 <__retarget_lock_release_recursive>
 800b176:	e7dd      	b.n	800b134 <_fflush_r+0xc>

0800b178 <fiprintf>:
 800b178:	b40e      	push	{r1, r2, r3}
 800b17a:	b503      	push	{r0, r1, lr}
 800b17c:	4601      	mov	r1, r0
 800b17e:	ab03      	add	r3, sp, #12
 800b180:	4805      	ldr	r0, [pc, #20]	@ (800b198 <fiprintf+0x20>)
 800b182:	f853 2b04 	ldr.w	r2, [r3], #4
 800b186:	6800      	ldr	r0, [r0, #0]
 800b188:	9301      	str	r3, [sp, #4]
 800b18a:	f7ff fe31 	bl	800adf0 <_vfiprintf_r>
 800b18e:	b002      	add	sp, #8
 800b190:	f85d eb04 	ldr.w	lr, [sp], #4
 800b194:	b003      	add	sp, #12
 800b196:	4770      	bx	lr
 800b198:	2000001c 	.word	0x2000001c

0800b19c <__swbuf_r>:
 800b19c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b19e:	460e      	mov	r6, r1
 800b1a0:	4614      	mov	r4, r2
 800b1a2:	4605      	mov	r5, r0
 800b1a4:	b118      	cbz	r0, 800b1ae <__swbuf_r+0x12>
 800b1a6:	6a03      	ldr	r3, [r0, #32]
 800b1a8:	b90b      	cbnz	r3, 800b1ae <__swbuf_r+0x12>
 800b1aa:	f7fe f9cf 	bl	800954c <__sinit>
 800b1ae:	69a3      	ldr	r3, [r4, #24]
 800b1b0:	60a3      	str	r3, [r4, #8]
 800b1b2:	89a3      	ldrh	r3, [r4, #12]
 800b1b4:	071a      	lsls	r2, r3, #28
 800b1b6:	d501      	bpl.n	800b1bc <__swbuf_r+0x20>
 800b1b8:	6923      	ldr	r3, [r4, #16]
 800b1ba:	b943      	cbnz	r3, 800b1ce <__swbuf_r+0x32>
 800b1bc:	4621      	mov	r1, r4
 800b1be:	4628      	mov	r0, r5
 800b1c0:	f000 f82a 	bl	800b218 <__swsetup_r>
 800b1c4:	b118      	cbz	r0, 800b1ce <__swbuf_r+0x32>
 800b1c6:	f04f 37ff 	mov.w	r7, #4294967295
 800b1ca:	4638      	mov	r0, r7
 800b1cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1ce:	6823      	ldr	r3, [r4, #0]
 800b1d0:	6922      	ldr	r2, [r4, #16]
 800b1d2:	1a98      	subs	r0, r3, r2
 800b1d4:	6963      	ldr	r3, [r4, #20]
 800b1d6:	b2f6      	uxtb	r6, r6
 800b1d8:	4283      	cmp	r3, r0
 800b1da:	4637      	mov	r7, r6
 800b1dc:	dc05      	bgt.n	800b1ea <__swbuf_r+0x4e>
 800b1de:	4621      	mov	r1, r4
 800b1e0:	4628      	mov	r0, r5
 800b1e2:	f7ff ffa1 	bl	800b128 <_fflush_r>
 800b1e6:	2800      	cmp	r0, #0
 800b1e8:	d1ed      	bne.n	800b1c6 <__swbuf_r+0x2a>
 800b1ea:	68a3      	ldr	r3, [r4, #8]
 800b1ec:	3b01      	subs	r3, #1
 800b1ee:	60a3      	str	r3, [r4, #8]
 800b1f0:	6823      	ldr	r3, [r4, #0]
 800b1f2:	1c5a      	adds	r2, r3, #1
 800b1f4:	6022      	str	r2, [r4, #0]
 800b1f6:	701e      	strb	r6, [r3, #0]
 800b1f8:	6962      	ldr	r2, [r4, #20]
 800b1fa:	1c43      	adds	r3, r0, #1
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d004      	beq.n	800b20a <__swbuf_r+0x6e>
 800b200:	89a3      	ldrh	r3, [r4, #12]
 800b202:	07db      	lsls	r3, r3, #31
 800b204:	d5e1      	bpl.n	800b1ca <__swbuf_r+0x2e>
 800b206:	2e0a      	cmp	r6, #10
 800b208:	d1df      	bne.n	800b1ca <__swbuf_r+0x2e>
 800b20a:	4621      	mov	r1, r4
 800b20c:	4628      	mov	r0, r5
 800b20e:	f7ff ff8b 	bl	800b128 <_fflush_r>
 800b212:	2800      	cmp	r0, #0
 800b214:	d0d9      	beq.n	800b1ca <__swbuf_r+0x2e>
 800b216:	e7d6      	b.n	800b1c6 <__swbuf_r+0x2a>

0800b218 <__swsetup_r>:
 800b218:	b538      	push	{r3, r4, r5, lr}
 800b21a:	4b29      	ldr	r3, [pc, #164]	@ (800b2c0 <__swsetup_r+0xa8>)
 800b21c:	4605      	mov	r5, r0
 800b21e:	6818      	ldr	r0, [r3, #0]
 800b220:	460c      	mov	r4, r1
 800b222:	b118      	cbz	r0, 800b22c <__swsetup_r+0x14>
 800b224:	6a03      	ldr	r3, [r0, #32]
 800b226:	b90b      	cbnz	r3, 800b22c <__swsetup_r+0x14>
 800b228:	f7fe f990 	bl	800954c <__sinit>
 800b22c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b230:	0719      	lsls	r1, r3, #28
 800b232:	d422      	bmi.n	800b27a <__swsetup_r+0x62>
 800b234:	06da      	lsls	r2, r3, #27
 800b236:	d407      	bmi.n	800b248 <__swsetup_r+0x30>
 800b238:	2209      	movs	r2, #9
 800b23a:	602a      	str	r2, [r5, #0]
 800b23c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b240:	81a3      	strh	r3, [r4, #12]
 800b242:	f04f 30ff 	mov.w	r0, #4294967295
 800b246:	e033      	b.n	800b2b0 <__swsetup_r+0x98>
 800b248:	0758      	lsls	r0, r3, #29
 800b24a:	d512      	bpl.n	800b272 <__swsetup_r+0x5a>
 800b24c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b24e:	b141      	cbz	r1, 800b262 <__swsetup_r+0x4a>
 800b250:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b254:	4299      	cmp	r1, r3
 800b256:	d002      	beq.n	800b25e <__swsetup_r+0x46>
 800b258:	4628      	mov	r0, r5
 800b25a:	f7ff f91d 	bl	800a498 <_free_r>
 800b25e:	2300      	movs	r3, #0
 800b260:	6363      	str	r3, [r4, #52]	@ 0x34
 800b262:	89a3      	ldrh	r3, [r4, #12]
 800b264:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b268:	81a3      	strh	r3, [r4, #12]
 800b26a:	2300      	movs	r3, #0
 800b26c:	6063      	str	r3, [r4, #4]
 800b26e:	6923      	ldr	r3, [r4, #16]
 800b270:	6023      	str	r3, [r4, #0]
 800b272:	89a3      	ldrh	r3, [r4, #12]
 800b274:	f043 0308 	orr.w	r3, r3, #8
 800b278:	81a3      	strh	r3, [r4, #12]
 800b27a:	6923      	ldr	r3, [r4, #16]
 800b27c:	b94b      	cbnz	r3, 800b292 <__swsetup_r+0x7a>
 800b27e:	89a3      	ldrh	r3, [r4, #12]
 800b280:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b284:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b288:	d003      	beq.n	800b292 <__swsetup_r+0x7a>
 800b28a:	4621      	mov	r1, r4
 800b28c:	4628      	mov	r0, r5
 800b28e:	f000 f889 	bl	800b3a4 <__smakebuf_r>
 800b292:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b296:	f013 0201 	ands.w	r2, r3, #1
 800b29a:	d00a      	beq.n	800b2b2 <__swsetup_r+0x9a>
 800b29c:	2200      	movs	r2, #0
 800b29e:	60a2      	str	r2, [r4, #8]
 800b2a0:	6962      	ldr	r2, [r4, #20]
 800b2a2:	4252      	negs	r2, r2
 800b2a4:	61a2      	str	r2, [r4, #24]
 800b2a6:	6922      	ldr	r2, [r4, #16]
 800b2a8:	b942      	cbnz	r2, 800b2bc <__swsetup_r+0xa4>
 800b2aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b2ae:	d1c5      	bne.n	800b23c <__swsetup_r+0x24>
 800b2b0:	bd38      	pop	{r3, r4, r5, pc}
 800b2b2:	0799      	lsls	r1, r3, #30
 800b2b4:	bf58      	it	pl
 800b2b6:	6962      	ldrpl	r2, [r4, #20]
 800b2b8:	60a2      	str	r2, [r4, #8]
 800b2ba:	e7f4      	b.n	800b2a6 <__swsetup_r+0x8e>
 800b2bc:	2000      	movs	r0, #0
 800b2be:	e7f7      	b.n	800b2b0 <__swsetup_r+0x98>
 800b2c0:	2000001c 	.word	0x2000001c

0800b2c4 <_sbrk_r>:
 800b2c4:	b538      	push	{r3, r4, r5, lr}
 800b2c6:	4d06      	ldr	r5, [pc, #24]	@ (800b2e0 <_sbrk_r+0x1c>)
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	4604      	mov	r4, r0
 800b2cc:	4608      	mov	r0, r1
 800b2ce:	602b      	str	r3, [r5, #0]
 800b2d0:	f7f6 fece 	bl	8002070 <_sbrk>
 800b2d4:	1c43      	adds	r3, r0, #1
 800b2d6:	d102      	bne.n	800b2de <_sbrk_r+0x1a>
 800b2d8:	682b      	ldr	r3, [r5, #0]
 800b2da:	b103      	cbz	r3, 800b2de <_sbrk_r+0x1a>
 800b2dc:	6023      	str	r3, [r4, #0]
 800b2de:	bd38      	pop	{r3, r4, r5, pc}
 800b2e0:	2000507c 	.word	0x2000507c

0800b2e4 <abort>:
 800b2e4:	b508      	push	{r3, lr}
 800b2e6:	2006      	movs	r0, #6
 800b2e8:	f000 f8c0 	bl	800b46c <raise>
 800b2ec:	2001      	movs	r0, #1
 800b2ee:	f7f6 fe47 	bl	8001f80 <_exit>

0800b2f2 <_calloc_r>:
 800b2f2:	b570      	push	{r4, r5, r6, lr}
 800b2f4:	fba1 5402 	umull	r5, r4, r1, r2
 800b2f8:	b93c      	cbnz	r4, 800b30a <_calloc_r+0x18>
 800b2fa:	4629      	mov	r1, r5
 800b2fc:	f7ff f940 	bl	800a580 <_malloc_r>
 800b300:	4606      	mov	r6, r0
 800b302:	b928      	cbnz	r0, 800b310 <_calloc_r+0x1e>
 800b304:	2600      	movs	r6, #0
 800b306:	4630      	mov	r0, r6
 800b308:	bd70      	pop	{r4, r5, r6, pc}
 800b30a:	220c      	movs	r2, #12
 800b30c:	6002      	str	r2, [r0, #0]
 800b30e:	e7f9      	b.n	800b304 <_calloc_r+0x12>
 800b310:	462a      	mov	r2, r5
 800b312:	4621      	mov	r1, r4
 800b314:	f7fe f9a5 	bl	8009662 <memset>
 800b318:	e7f5      	b.n	800b306 <_calloc_r+0x14>

0800b31a <__ascii_mbtowc>:
 800b31a:	b082      	sub	sp, #8
 800b31c:	b901      	cbnz	r1, 800b320 <__ascii_mbtowc+0x6>
 800b31e:	a901      	add	r1, sp, #4
 800b320:	b142      	cbz	r2, 800b334 <__ascii_mbtowc+0x1a>
 800b322:	b14b      	cbz	r3, 800b338 <__ascii_mbtowc+0x1e>
 800b324:	7813      	ldrb	r3, [r2, #0]
 800b326:	600b      	str	r3, [r1, #0]
 800b328:	7812      	ldrb	r2, [r2, #0]
 800b32a:	1e10      	subs	r0, r2, #0
 800b32c:	bf18      	it	ne
 800b32e:	2001      	movne	r0, #1
 800b330:	b002      	add	sp, #8
 800b332:	4770      	bx	lr
 800b334:	4610      	mov	r0, r2
 800b336:	e7fb      	b.n	800b330 <__ascii_mbtowc+0x16>
 800b338:	f06f 0001 	mvn.w	r0, #1
 800b33c:	e7f8      	b.n	800b330 <__ascii_mbtowc+0x16>

0800b33e <__ascii_wctomb>:
 800b33e:	4603      	mov	r3, r0
 800b340:	4608      	mov	r0, r1
 800b342:	b141      	cbz	r1, 800b356 <__ascii_wctomb+0x18>
 800b344:	2aff      	cmp	r2, #255	@ 0xff
 800b346:	d904      	bls.n	800b352 <__ascii_wctomb+0x14>
 800b348:	228a      	movs	r2, #138	@ 0x8a
 800b34a:	601a      	str	r2, [r3, #0]
 800b34c:	f04f 30ff 	mov.w	r0, #4294967295
 800b350:	4770      	bx	lr
 800b352:	700a      	strb	r2, [r1, #0]
 800b354:	2001      	movs	r0, #1
 800b356:	4770      	bx	lr

0800b358 <__swhatbuf_r>:
 800b358:	b570      	push	{r4, r5, r6, lr}
 800b35a:	460c      	mov	r4, r1
 800b35c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b360:	2900      	cmp	r1, #0
 800b362:	b096      	sub	sp, #88	@ 0x58
 800b364:	4615      	mov	r5, r2
 800b366:	461e      	mov	r6, r3
 800b368:	da0d      	bge.n	800b386 <__swhatbuf_r+0x2e>
 800b36a:	89a3      	ldrh	r3, [r4, #12]
 800b36c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b370:	f04f 0100 	mov.w	r1, #0
 800b374:	bf14      	ite	ne
 800b376:	2340      	movne	r3, #64	@ 0x40
 800b378:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b37c:	2000      	movs	r0, #0
 800b37e:	6031      	str	r1, [r6, #0]
 800b380:	602b      	str	r3, [r5, #0]
 800b382:	b016      	add	sp, #88	@ 0x58
 800b384:	bd70      	pop	{r4, r5, r6, pc}
 800b386:	466a      	mov	r2, sp
 800b388:	f000 f878 	bl	800b47c <_fstat_r>
 800b38c:	2800      	cmp	r0, #0
 800b38e:	dbec      	blt.n	800b36a <__swhatbuf_r+0x12>
 800b390:	9901      	ldr	r1, [sp, #4]
 800b392:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b396:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b39a:	4259      	negs	r1, r3
 800b39c:	4159      	adcs	r1, r3
 800b39e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b3a2:	e7eb      	b.n	800b37c <__swhatbuf_r+0x24>

0800b3a4 <__smakebuf_r>:
 800b3a4:	898b      	ldrh	r3, [r1, #12]
 800b3a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b3a8:	079d      	lsls	r5, r3, #30
 800b3aa:	4606      	mov	r6, r0
 800b3ac:	460c      	mov	r4, r1
 800b3ae:	d507      	bpl.n	800b3c0 <__smakebuf_r+0x1c>
 800b3b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b3b4:	6023      	str	r3, [r4, #0]
 800b3b6:	6123      	str	r3, [r4, #16]
 800b3b8:	2301      	movs	r3, #1
 800b3ba:	6163      	str	r3, [r4, #20]
 800b3bc:	b003      	add	sp, #12
 800b3be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3c0:	ab01      	add	r3, sp, #4
 800b3c2:	466a      	mov	r2, sp
 800b3c4:	f7ff ffc8 	bl	800b358 <__swhatbuf_r>
 800b3c8:	9f00      	ldr	r7, [sp, #0]
 800b3ca:	4605      	mov	r5, r0
 800b3cc:	4639      	mov	r1, r7
 800b3ce:	4630      	mov	r0, r6
 800b3d0:	f7ff f8d6 	bl	800a580 <_malloc_r>
 800b3d4:	b948      	cbnz	r0, 800b3ea <__smakebuf_r+0x46>
 800b3d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3da:	059a      	lsls	r2, r3, #22
 800b3dc:	d4ee      	bmi.n	800b3bc <__smakebuf_r+0x18>
 800b3de:	f023 0303 	bic.w	r3, r3, #3
 800b3e2:	f043 0302 	orr.w	r3, r3, #2
 800b3e6:	81a3      	strh	r3, [r4, #12]
 800b3e8:	e7e2      	b.n	800b3b0 <__smakebuf_r+0xc>
 800b3ea:	89a3      	ldrh	r3, [r4, #12]
 800b3ec:	6020      	str	r0, [r4, #0]
 800b3ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b3f2:	81a3      	strh	r3, [r4, #12]
 800b3f4:	9b01      	ldr	r3, [sp, #4]
 800b3f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b3fa:	b15b      	cbz	r3, 800b414 <__smakebuf_r+0x70>
 800b3fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b400:	4630      	mov	r0, r6
 800b402:	f000 f84d 	bl	800b4a0 <_isatty_r>
 800b406:	b128      	cbz	r0, 800b414 <__smakebuf_r+0x70>
 800b408:	89a3      	ldrh	r3, [r4, #12]
 800b40a:	f023 0303 	bic.w	r3, r3, #3
 800b40e:	f043 0301 	orr.w	r3, r3, #1
 800b412:	81a3      	strh	r3, [r4, #12]
 800b414:	89a3      	ldrh	r3, [r4, #12]
 800b416:	431d      	orrs	r5, r3
 800b418:	81a5      	strh	r5, [r4, #12]
 800b41a:	e7cf      	b.n	800b3bc <__smakebuf_r+0x18>

0800b41c <_raise_r>:
 800b41c:	291f      	cmp	r1, #31
 800b41e:	b538      	push	{r3, r4, r5, lr}
 800b420:	4605      	mov	r5, r0
 800b422:	460c      	mov	r4, r1
 800b424:	d904      	bls.n	800b430 <_raise_r+0x14>
 800b426:	2316      	movs	r3, #22
 800b428:	6003      	str	r3, [r0, #0]
 800b42a:	f04f 30ff 	mov.w	r0, #4294967295
 800b42e:	bd38      	pop	{r3, r4, r5, pc}
 800b430:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b432:	b112      	cbz	r2, 800b43a <_raise_r+0x1e>
 800b434:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b438:	b94b      	cbnz	r3, 800b44e <_raise_r+0x32>
 800b43a:	4628      	mov	r0, r5
 800b43c:	f000 f852 	bl	800b4e4 <_getpid_r>
 800b440:	4622      	mov	r2, r4
 800b442:	4601      	mov	r1, r0
 800b444:	4628      	mov	r0, r5
 800b446:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b44a:	f000 b839 	b.w	800b4c0 <_kill_r>
 800b44e:	2b01      	cmp	r3, #1
 800b450:	d00a      	beq.n	800b468 <_raise_r+0x4c>
 800b452:	1c59      	adds	r1, r3, #1
 800b454:	d103      	bne.n	800b45e <_raise_r+0x42>
 800b456:	2316      	movs	r3, #22
 800b458:	6003      	str	r3, [r0, #0]
 800b45a:	2001      	movs	r0, #1
 800b45c:	e7e7      	b.n	800b42e <_raise_r+0x12>
 800b45e:	2100      	movs	r1, #0
 800b460:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b464:	4620      	mov	r0, r4
 800b466:	4798      	blx	r3
 800b468:	2000      	movs	r0, #0
 800b46a:	e7e0      	b.n	800b42e <_raise_r+0x12>

0800b46c <raise>:
 800b46c:	4b02      	ldr	r3, [pc, #8]	@ (800b478 <raise+0xc>)
 800b46e:	4601      	mov	r1, r0
 800b470:	6818      	ldr	r0, [r3, #0]
 800b472:	f7ff bfd3 	b.w	800b41c <_raise_r>
 800b476:	bf00      	nop
 800b478:	2000001c 	.word	0x2000001c

0800b47c <_fstat_r>:
 800b47c:	b538      	push	{r3, r4, r5, lr}
 800b47e:	4d07      	ldr	r5, [pc, #28]	@ (800b49c <_fstat_r+0x20>)
 800b480:	2300      	movs	r3, #0
 800b482:	4604      	mov	r4, r0
 800b484:	4608      	mov	r0, r1
 800b486:	4611      	mov	r1, r2
 800b488:	602b      	str	r3, [r5, #0]
 800b48a:	f7f6 fdc9 	bl	8002020 <_fstat>
 800b48e:	1c43      	adds	r3, r0, #1
 800b490:	d102      	bne.n	800b498 <_fstat_r+0x1c>
 800b492:	682b      	ldr	r3, [r5, #0]
 800b494:	b103      	cbz	r3, 800b498 <_fstat_r+0x1c>
 800b496:	6023      	str	r3, [r4, #0]
 800b498:	bd38      	pop	{r3, r4, r5, pc}
 800b49a:	bf00      	nop
 800b49c:	2000507c 	.word	0x2000507c

0800b4a0 <_isatty_r>:
 800b4a0:	b538      	push	{r3, r4, r5, lr}
 800b4a2:	4d06      	ldr	r5, [pc, #24]	@ (800b4bc <_isatty_r+0x1c>)
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	4604      	mov	r4, r0
 800b4a8:	4608      	mov	r0, r1
 800b4aa:	602b      	str	r3, [r5, #0]
 800b4ac:	f7f6 fdc8 	bl	8002040 <_isatty>
 800b4b0:	1c43      	adds	r3, r0, #1
 800b4b2:	d102      	bne.n	800b4ba <_isatty_r+0x1a>
 800b4b4:	682b      	ldr	r3, [r5, #0]
 800b4b6:	b103      	cbz	r3, 800b4ba <_isatty_r+0x1a>
 800b4b8:	6023      	str	r3, [r4, #0]
 800b4ba:	bd38      	pop	{r3, r4, r5, pc}
 800b4bc:	2000507c 	.word	0x2000507c

0800b4c0 <_kill_r>:
 800b4c0:	b538      	push	{r3, r4, r5, lr}
 800b4c2:	4d07      	ldr	r5, [pc, #28]	@ (800b4e0 <_kill_r+0x20>)
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	4604      	mov	r4, r0
 800b4c8:	4608      	mov	r0, r1
 800b4ca:	4611      	mov	r1, r2
 800b4cc:	602b      	str	r3, [r5, #0]
 800b4ce:	f7f6 fd47 	bl	8001f60 <_kill>
 800b4d2:	1c43      	adds	r3, r0, #1
 800b4d4:	d102      	bne.n	800b4dc <_kill_r+0x1c>
 800b4d6:	682b      	ldr	r3, [r5, #0]
 800b4d8:	b103      	cbz	r3, 800b4dc <_kill_r+0x1c>
 800b4da:	6023      	str	r3, [r4, #0]
 800b4dc:	bd38      	pop	{r3, r4, r5, pc}
 800b4de:	bf00      	nop
 800b4e0:	2000507c 	.word	0x2000507c

0800b4e4 <_getpid_r>:
 800b4e4:	f7f6 bd34 	b.w	8001f50 <_getpid>

0800b4e8 <pow>:
 800b4e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ea:	ed2d 8b02 	vpush	{d8}
 800b4ee:	eeb0 8a40 	vmov.f32	s16, s0
 800b4f2:	eef0 8a60 	vmov.f32	s17, s1
 800b4f6:	ec55 4b11 	vmov	r4, r5, d1
 800b4fa:	f000 f871 	bl	800b5e0 <__ieee754_pow>
 800b4fe:	4622      	mov	r2, r4
 800b500:	462b      	mov	r3, r5
 800b502:	4620      	mov	r0, r4
 800b504:	4629      	mov	r1, r5
 800b506:	ec57 6b10 	vmov	r6, r7, d0
 800b50a:	f7f5 fb2f 	bl	8000b6c <__aeabi_dcmpun>
 800b50e:	2800      	cmp	r0, #0
 800b510:	d13b      	bne.n	800b58a <pow+0xa2>
 800b512:	ec51 0b18 	vmov	r0, r1, d8
 800b516:	2200      	movs	r2, #0
 800b518:	2300      	movs	r3, #0
 800b51a:	f7f5 faf5 	bl	8000b08 <__aeabi_dcmpeq>
 800b51e:	b1b8      	cbz	r0, 800b550 <pow+0x68>
 800b520:	2200      	movs	r2, #0
 800b522:	2300      	movs	r3, #0
 800b524:	4620      	mov	r0, r4
 800b526:	4629      	mov	r1, r5
 800b528:	f7f5 faee 	bl	8000b08 <__aeabi_dcmpeq>
 800b52c:	2800      	cmp	r0, #0
 800b52e:	d146      	bne.n	800b5be <pow+0xd6>
 800b530:	ec45 4b10 	vmov	d0, r4, r5
 800b534:	f000 f848 	bl	800b5c8 <finite>
 800b538:	b338      	cbz	r0, 800b58a <pow+0xa2>
 800b53a:	2200      	movs	r2, #0
 800b53c:	2300      	movs	r3, #0
 800b53e:	4620      	mov	r0, r4
 800b540:	4629      	mov	r1, r5
 800b542:	f7f5 faeb 	bl	8000b1c <__aeabi_dcmplt>
 800b546:	b300      	cbz	r0, 800b58a <pow+0xa2>
 800b548:	f7fe f900 	bl	800974c <__errno>
 800b54c:	2322      	movs	r3, #34	@ 0x22
 800b54e:	e01b      	b.n	800b588 <pow+0xa0>
 800b550:	ec47 6b10 	vmov	d0, r6, r7
 800b554:	f000 f838 	bl	800b5c8 <finite>
 800b558:	b9e0      	cbnz	r0, 800b594 <pow+0xac>
 800b55a:	eeb0 0a48 	vmov.f32	s0, s16
 800b55e:	eef0 0a68 	vmov.f32	s1, s17
 800b562:	f000 f831 	bl	800b5c8 <finite>
 800b566:	b1a8      	cbz	r0, 800b594 <pow+0xac>
 800b568:	ec45 4b10 	vmov	d0, r4, r5
 800b56c:	f000 f82c 	bl	800b5c8 <finite>
 800b570:	b180      	cbz	r0, 800b594 <pow+0xac>
 800b572:	4632      	mov	r2, r6
 800b574:	463b      	mov	r3, r7
 800b576:	4630      	mov	r0, r6
 800b578:	4639      	mov	r1, r7
 800b57a:	f7f5 faf7 	bl	8000b6c <__aeabi_dcmpun>
 800b57e:	2800      	cmp	r0, #0
 800b580:	d0e2      	beq.n	800b548 <pow+0x60>
 800b582:	f7fe f8e3 	bl	800974c <__errno>
 800b586:	2321      	movs	r3, #33	@ 0x21
 800b588:	6003      	str	r3, [r0, #0]
 800b58a:	ecbd 8b02 	vpop	{d8}
 800b58e:	ec47 6b10 	vmov	d0, r6, r7
 800b592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b594:	2200      	movs	r2, #0
 800b596:	2300      	movs	r3, #0
 800b598:	4630      	mov	r0, r6
 800b59a:	4639      	mov	r1, r7
 800b59c:	f7f5 fab4 	bl	8000b08 <__aeabi_dcmpeq>
 800b5a0:	2800      	cmp	r0, #0
 800b5a2:	d0f2      	beq.n	800b58a <pow+0xa2>
 800b5a4:	eeb0 0a48 	vmov.f32	s0, s16
 800b5a8:	eef0 0a68 	vmov.f32	s1, s17
 800b5ac:	f000 f80c 	bl	800b5c8 <finite>
 800b5b0:	2800      	cmp	r0, #0
 800b5b2:	d0ea      	beq.n	800b58a <pow+0xa2>
 800b5b4:	ec45 4b10 	vmov	d0, r4, r5
 800b5b8:	f000 f806 	bl	800b5c8 <finite>
 800b5bc:	e7c3      	b.n	800b546 <pow+0x5e>
 800b5be:	4f01      	ldr	r7, [pc, #4]	@ (800b5c4 <pow+0xdc>)
 800b5c0:	2600      	movs	r6, #0
 800b5c2:	e7e2      	b.n	800b58a <pow+0xa2>
 800b5c4:	3ff00000 	.word	0x3ff00000

0800b5c8 <finite>:
 800b5c8:	b082      	sub	sp, #8
 800b5ca:	ed8d 0b00 	vstr	d0, [sp]
 800b5ce:	9801      	ldr	r0, [sp, #4]
 800b5d0:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800b5d4:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800b5d8:	0fc0      	lsrs	r0, r0, #31
 800b5da:	b002      	add	sp, #8
 800b5dc:	4770      	bx	lr
	...

0800b5e0 <__ieee754_pow>:
 800b5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5e4:	b091      	sub	sp, #68	@ 0x44
 800b5e6:	ed8d 1b00 	vstr	d1, [sp]
 800b5ea:	e9dd 1900 	ldrd	r1, r9, [sp]
 800b5ee:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800b5f2:	ea5a 0001 	orrs.w	r0, sl, r1
 800b5f6:	ec57 6b10 	vmov	r6, r7, d0
 800b5fa:	d113      	bne.n	800b624 <__ieee754_pow+0x44>
 800b5fc:	19b3      	adds	r3, r6, r6
 800b5fe:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800b602:	4152      	adcs	r2, r2
 800b604:	4298      	cmp	r0, r3
 800b606:	4b98      	ldr	r3, [pc, #608]	@ (800b868 <__ieee754_pow+0x288>)
 800b608:	4193      	sbcs	r3, r2
 800b60a:	f080 84ea 	bcs.w	800bfe2 <__ieee754_pow+0xa02>
 800b60e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b612:	4630      	mov	r0, r6
 800b614:	4639      	mov	r1, r7
 800b616:	f7f4 fe59 	bl	80002cc <__adddf3>
 800b61a:	ec41 0b10 	vmov	d0, r0, r1
 800b61e:	b011      	add	sp, #68	@ 0x44
 800b620:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b624:	4a91      	ldr	r2, [pc, #580]	@ (800b86c <__ieee754_pow+0x28c>)
 800b626:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b62a:	4590      	cmp	r8, r2
 800b62c:	463d      	mov	r5, r7
 800b62e:	4633      	mov	r3, r6
 800b630:	d806      	bhi.n	800b640 <__ieee754_pow+0x60>
 800b632:	d101      	bne.n	800b638 <__ieee754_pow+0x58>
 800b634:	2e00      	cmp	r6, #0
 800b636:	d1ea      	bne.n	800b60e <__ieee754_pow+0x2e>
 800b638:	4592      	cmp	sl, r2
 800b63a:	d801      	bhi.n	800b640 <__ieee754_pow+0x60>
 800b63c:	d10e      	bne.n	800b65c <__ieee754_pow+0x7c>
 800b63e:	b169      	cbz	r1, 800b65c <__ieee754_pow+0x7c>
 800b640:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800b644:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800b648:	431d      	orrs	r5, r3
 800b64a:	d1e0      	bne.n	800b60e <__ieee754_pow+0x2e>
 800b64c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b650:	18db      	adds	r3, r3, r3
 800b652:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800b656:	4152      	adcs	r2, r2
 800b658:	429d      	cmp	r5, r3
 800b65a:	e7d4      	b.n	800b606 <__ieee754_pow+0x26>
 800b65c:	2d00      	cmp	r5, #0
 800b65e:	46c3      	mov	fp, r8
 800b660:	da3a      	bge.n	800b6d8 <__ieee754_pow+0xf8>
 800b662:	4a83      	ldr	r2, [pc, #524]	@ (800b870 <__ieee754_pow+0x290>)
 800b664:	4592      	cmp	sl, r2
 800b666:	d84d      	bhi.n	800b704 <__ieee754_pow+0x124>
 800b668:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800b66c:	4592      	cmp	sl, r2
 800b66e:	f240 84c7 	bls.w	800c000 <__ieee754_pow+0xa20>
 800b672:	ea4f 522a 	mov.w	r2, sl, asr #20
 800b676:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800b67a:	2a14      	cmp	r2, #20
 800b67c:	dd0f      	ble.n	800b69e <__ieee754_pow+0xbe>
 800b67e:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800b682:	fa21 f402 	lsr.w	r4, r1, r2
 800b686:	fa04 f202 	lsl.w	r2, r4, r2
 800b68a:	428a      	cmp	r2, r1
 800b68c:	f040 84b8 	bne.w	800c000 <__ieee754_pow+0xa20>
 800b690:	f004 0401 	and.w	r4, r4, #1
 800b694:	f1c4 0402 	rsb	r4, r4, #2
 800b698:	2900      	cmp	r1, #0
 800b69a:	d158      	bne.n	800b74e <__ieee754_pow+0x16e>
 800b69c:	e00e      	b.n	800b6bc <__ieee754_pow+0xdc>
 800b69e:	2900      	cmp	r1, #0
 800b6a0:	d154      	bne.n	800b74c <__ieee754_pow+0x16c>
 800b6a2:	f1c2 0214 	rsb	r2, r2, #20
 800b6a6:	fa4a f402 	asr.w	r4, sl, r2
 800b6aa:	fa04 f202 	lsl.w	r2, r4, r2
 800b6ae:	4552      	cmp	r2, sl
 800b6b0:	f040 84a3 	bne.w	800bffa <__ieee754_pow+0xa1a>
 800b6b4:	f004 0401 	and.w	r4, r4, #1
 800b6b8:	f1c4 0402 	rsb	r4, r4, #2
 800b6bc:	4a6d      	ldr	r2, [pc, #436]	@ (800b874 <__ieee754_pow+0x294>)
 800b6be:	4592      	cmp	sl, r2
 800b6c0:	d12e      	bne.n	800b720 <__ieee754_pow+0x140>
 800b6c2:	f1b9 0f00 	cmp.w	r9, #0
 800b6c6:	f280 8494 	bge.w	800bff2 <__ieee754_pow+0xa12>
 800b6ca:	496a      	ldr	r1, [pc, #424]	@ (800b874 <__ieee754_pow+0x294>)
 800b6cc:	4632      	mov	r2, r6
 800b6ce:	463b      	mov	r3, r7
 800b6d0:	2000      	movs	r0, #0
 800b6d2:	f7f5 f8db 	bl	800088c <__aeabi_ddiv>
 800b6d6:	e7a0      	b.n	800b61a <__ieee754_pow+0x3a>
 800b6d8:	2400      	movs	r4, #0
 800b6da:	bbc1      	cbnz	r1, 800b74e <__ieee754_pow+0x16e>
 800b6dc:	4a63      	ldr	r2, [pc, #396]	@ (800b86c <__ieee754_pow+0x28c>)
 800b6de:	4592      	cmp	sl, r2
 800b6e0:	d1ec      	bne.n	800b6bc <__ieee754_pow+0xdc>
 800b6e2:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800b6e6:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800b6ea:	431a      	orrs	r2, r3
 800b6ec:	f000 8479 	beq.w	800bfe2 <__ieee754_pow+0xa02>
 800b6f0:	4b61      	ldr	r3, [pc, #388]	@ (800b878 <__ieee754_pow+0x298>)
 800b6f2:	4598      	cmp	r8, r3
 800b6f4:	d908      	bls.n	800b708 <__ieee754_pow+0x128>
 800b6f6:	f1b9 0f00 	cmp.w	r9, #0
 800b6fa:	f2c0 8476 	blt.w	800bfea <__ieee754_pow+0xa0a>
 800b6fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b702:	e78a      	b.n	800b61a <__ieee754_pow+0x3a>
 800b704:	2402      	movs	r4, #2
 800b706:	e7e8      	b.n	800b6da <__ieee754_pow+0xfa>
 800b708:	f1b9 0f00 	cmp.w	r9, #0
 800b70c:	f04f 0000 	mov.w	r0, #0
 800b710:	f04f 0100 	mov.w	r1, #0
 800b714:	da81      	bge.n	800b61a <__ieee754_pow+0x3a>
 800b716:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b71a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b71e:	e77c      	b.n	800b61a <__ieee754_pow+0x3a>
 800b720:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800b724:	d106      	bne.n	800b734 <__ieee754_pow+0x154>
 800b726:	4632      	mov	r2, r6
 800b728:	463b      	mov	r3, r7
 800b72a:	4630      	mov	r0, r6
 800b72c:	4639      	mov	r1, r7
 800b72e:	f7f4 ff83 	bl	8000638 <__aeabi_dmul>
 800b732:	e772      	b.n	800b61a <__ieee754_pow+0x3a>
 800b734:	4a51      	ldr	r2, [pc, #324]	@ (800b87c <__ieee754_pow+0x29c>)
 800b736:	4591      	cmp	r9, r2
 800b738:	d109      	bne.n	800b74e <__ieee754_pow+0x16e>
 800b73a:	2d00      	cmp	r5, #0
 800b73c:	db07      	blt.n	800b74e <__ieee754_pow+0x16e>
 800b73e:	ec47 6b10 	vmov	d0, r6, r7
 800b742:	b011      	add	sp, #68	@ 0x44
 800b744:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b748:	f000 bd52 	b.w	800c1f0 <__ieee754_sqrt>
 800b74c:	2400      	movs	r4, #0
 800b74e:	ec47 6b10 	vmov	d0, r6, r7
 800b752:	9302      	str	r3, [sp, #8]
 800b754:	f000 fc88 	bl	800c068 <fabs>
 800b758:	9b02      	ldr	r3, [sp, #8]
 800b75a:	ec51 0b10 	vmov	r0, r1, d0
 800b75e:	bb53      	cbnz	r3, 800b7b6 <__ieee754_pow+0x1d6>
 800b760:	4b44      	ldr	r3, [pc, #272]	@ (800b874 <__ieee754_pow+0x294>)
 800b762:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800b766:	429a      	cmp	r2, r3
 800b768:	d002      	beq.n	800b770 <__ieee754_pow+0x190>
 800b76a:	f1b8 0f00 	cmp.w	r8, #0
 800b76e:	d122      	bne.n	800b7b6 <__ieee754_pow+0x1d6>
 800b770:	f1b9 0f00 	cmp.w	r9, #0
 800b774:	da05      	bge.n	800b782 <__ieee754_pow+0x1a2>
 800b776:	4602      	mov	r2, r0
 800b778:	460b      	mov	r3, r1
 800b77a:	2000      	movs	r0, #0
 800b77c:	493d      	ldr	r1, [pc, #244]	@ (800b874 <__ieee754_pow+0x294>)
 800b77e:	f7f5 f885 	bl	800088c <__aeabi_ddiv>
 800b782:	2d00      	cmp	r5, #0
 800b784:	f6bf af49 	bge.w	800b61a <__ieee754_pow+0x3a>
 800b788:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800b78c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800b790:	ea58 0804 	orrs.w	r8, r8, r4
 800b794:	d108      	bne.n	800b7a8 <__ieee754_pow+0x1c8>
 800b796:	4602      	mov	r2, r0
 800b798:	460b      	mov	r3, r1
 800b79a:	4610      	mov	r0, r2
 800b79c:	4619      	mov	r1, r3
 800b79e:	f7f4 fd93 	bl	80002c8 <__aeabi_dsub>
 800b7a2:	4602      	mov	r2, r0
 800b7a4:	460b      	mov	r3, r1
 800b7a6:	e794      	b.n	800b6d2 <__ieee754_pow+0xf2>
 800b7a8:	2c01      	cmp	r4, #1
 800b7aa:	f47f af36 	bne.w	800b61a <__ieee754_pow+0x3a>
 800b7ae:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b7b2:	4619      	mov	r1, r3
 800b7b4:	e731      	b.n	800b61a <__ieee754_pow+0x3a>
 800b7b6:	0feb      	lsrs	r3, r5, #31
 800b7b8:	3b01      	subs	r3, #1
 800b7ba:	ea53 0204 	orrs.w	r2, r3, r4
 800b7be:	d102      	bne.n	800b7c6 <__ieee754_pow+0x1e6>
 800b7c0:	4632      	mov	r2, r6
 800b7c2:	463b      	mov	r3, r7
 800b7c4:	e7e9      	b.n	800b79a <__ieee754_pow+0x1ba>
 800b7c6:	3c01      	subs	r4, #1
 800b7c8:	431c      	orrs	r4, r3
 800b7ca:	d016      	beq.n	800b7fa <__ieee754_pow+0x21a>
 800b7cc:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800b858 <__ieee754_pow+0x278>
 800b7d0:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800b7d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b7d8:	f240 8112 	bls.w	800ba00 <__ieee754_pow+0x420>
 800b7dc:	4b28      	ldr	r3, [pc, #160]	@ (800b880 <__ieee754_pow+0x2a0>)
 800b7de:	459a      	cmp	sl, r3
 800b7e0:	4b25      	ldr	r3, [pc, #148]	@ (800b878 <__ieee754_pow+0x298>)
 800b7e2:	d916      	bls.n	800b812 <__ieee754_pow+0x232>
 800b7e4:	4598      	cmp	r8, r3
 800b7e6:	d80b      	bhi.n	800b800 <__ieee754_pow+0x220>
 800b7e8:	f1b9 0f00 	cmp.w	r9, #0
 800b7ec:	da0b      	bge.n	800b806 <__ieee754_pow+0x226>
 800b7ee:	2000      	movs	r0, #0
 800b7f0:	b011      	add	sp, #68	@ 0x44
 800b7f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7f6:	f000 bcf3 	b.w	800c1e0 <__math_oflow>
 800b7fa:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 800b860 <__ieee754_pow+0x280>
 800b7fe:	e7e7      	b.n	800b7d0 <__ieee754_pow+0x1f0>
 800b800:	f1b9 0f00 	cmp.w	r9, #0
 800b804:	dcf3      	bgt.n	800b7ee <__ieee754_pow+0x20e>
 800b806:	2000      	movs	r0, #0
 800b808:	b011      	add	sp, #68	@ 0x44
 800b80a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b80e:	f000 bcdf 	b.w	800c1d0 <__math_uflow>
 800b812:	4598      	cmp	r8, r3
 800b814:	d20c      	bcs.n	800b830 <__ieee754_pow+0x250>
 800b816:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b81a:	2200      	movs	r2, #0
 800b81c:	2300      	movs	r3, #0
 800b81e:	f7f5 f97d 	bl	8000b1c <__aeabi_dcmplt>
 800b822:	3800      	subs	r0, #0
 800b824:	bf18      	it	ne
 800b826:	2001      	movne	r0, #1
 800b828:	f1b9 0f00 	cmp.w	r9, #0
 800b82c:	daec      	bge.n	800b808 <__ieee754_pow+0x228>
 800b82e:	e7df      	b.n	800b7f0 <__ieee754_pow+0x210>
 800b830:	4b10      	ldr	r3, [pc, #64]	@ (800b874 <__ieee754_pow+0x294>)
 800b832:	4598      	cmp	r8, r3
 800b834:	f04f 0200 	mov.w	r2, #0
 800b838:	d924      	bls.n	800b884 <__ieee754_pow+0x2a4>
 800b83a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b83e:	2300      	movs	r3, #0
 800b840:	f7f5 f96c 	bl	8000b1c <__aeabi_dcmplt>
 800b844:	3800      	subs	r0, #0
 800b846:	bf18      	it	ne
 800b848:	2001      	movne	r0, #1
 800b84a:	f1b9 0f00 	cmp.w	r9, #0
 800b84e:	dccf      	bgt.n	800b7f0 <__ieee754_pow+0x210>
 800b850:	e7da      	b.n	800b808 <__ieee754_pow+0x228>
 800b852:	bf00      	nop
 800b854:	f3af 8000 	nop.w
 800b858:	00000000 	.word	0x00000000
 800b85c:	3ff00000 	.word	0x3ff00000
 800b860:	00000000 	.word	0x00000000
 800b864:	bff00000 	.word	0xbff00000
 800b868:	fff00000 	.word	0xfff00000
 800b86c:	7ff00000 	.word	0x7ff00000
 800b870:	433fffff 	.word	0x433fffff
 800b874:	3ff00000 	.word	0x3ff00000
 800b878:	3fefffff 	.word	0x3fefffff
 800b87c:	3fe00000 	.word	0x3fe00000
 800b880:	43f00000 	.word	0x43f00000
 800b884:	4b5a      	ldr	r3, [pc, #360]	@ (800b9f0 <__ieee754_pow+0x410>)
 800b886:	f7f4 fd1f 	bl	80002c8 <__aeabi_dsub>
 800b88a:	a351      	add	r3, pc, #324	@ (adr r3, 800b9d0 <__ieee754_pow+0x3f0>)
 800b88c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b890:	4604      	mov	r4, r0
 800b892:	460d      	mov	r5, r1
 800b894:	f7f4 fed0 	bl	8000638 <__aeabi_dmul>
 800b898:	a34f      	add	r3, pc, #316	@ (adr r3, 800b9d8 <__ieee754_pow+0x3f8>)
 800b89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b89e:	4606      	mov	r6, r0
 800b8a0:	460f      	mov	r7, r1
 800b8a2:	4620      	mov	r0, r4
 800b8a4:	4629      	mov	r1, r5
 800b8a6:	f7f4 fec7 	bl	8000638 <__aeabi_dmul>
 800b8aa:	4b52      	ldr	r3, [pc, #328]	@ (800b9f4 <__ieee754_pow+0x414>)
 800b8ac:	4682      	mov	sl, r0
 800b8ae:	468b      	mov	fp, r1
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	4620      	mov	r0, r4
 800b8b4:	4629      	mov	r1, r5
 800b8b6:	f7f4 febf 	bl	8000638 <__aeabi_dmul>
 800b8ba:	4602      	mov	r2, r0
 800b8bc:	460b      	mov	r3, r1
 800b8be:	a148      	add	r1, pc, #288	@ (adr r1, 800b9e0 <__ieee754_pow+0x400>)
 800b8c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8c4:	f7f4 fd00 	bl	80002c8 <__aeabi_dsub>
 800b8c8:	4622      	mov	r2, r4
 800b8ca:	462b      	mov	r3, r5
 800b8cc:	f7f4 feb4 	bl	8000638 <__aeabi_dmul>
 800b8d0:	4602      	mov	r2, r0
 800b8d2:	460b      	mov	r3, r1
 800b8d4:	2000      	movs	r0, #0
 800b8d6:	4948      	ldr	r1, [pc, #288]	@ (800b9f8 <__ieee754_pow+0x418>)
 800b8d8:	f7f4 fcf6 	bl	80002c8 <__aeabi_dsub>
 800b8dc:	4622      	mov	r2, r4
 800b8de:	4680      	mov	r8, r0
 800b8e0:	4689      	mov	r9, r1
 800b8e2:	462b      	mov	r3, r5
 800b8e4:	4620      	mov	r0, r4
 800b8e6:	4629      	mov	r1, r5
 800b8e8:	f7f4 fea6 	bl	8000638 <__aeabi_dmul>
 800b8ec:	4602      	mov	r2, r0
 800b8ee:	460b      	mov	r3, r1
 800b8f0:	4640      	mov	r0, r8
 800b8f2:	4649      	mov	r1, r9
 800b8f4:	f7f4 fea0 	bl	8000638 <__aeabi_dmul>
 800b8f8:	a33b      	add	r3, pc, #236	@ (adr r3, 800b9e8 <__ieee754_pow+0x408>)
 800b8fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8fe:	f7f4 fe9b 	bl	8000638 <__aeabi_dmul>
 800b902:	4602      	mov	r2, r0
 800b904:	460b      	mov	r3, r1
 800b906:	4650      	mov	r0, sl
 800b908:	4659      	mov	r1, fp
 800b90a:	f7f4 fcdd 	bl	80002c8 <__aeabi_dsub>
 800b90e:	4602      	mov	r2, r0
 800b910:	460b      	mov	r3, r1
 800b912:	4680      	mov	r8, r0
 800b914:	4689      	mov	r9, r1
 800b916:	4630      	mov	r0, r6
 800b918:	4639      	mov	r1, r7
 800b91a:	f7f4 fcd7 	bl	80002cc <__adddf3>
 800b91e:	2400      	movs	r4, #0
 800b920:	4632      	mov	r2, r6
 800b922:	463b      	mov	r3, r7
 800b924:	4620      	mov	r0, r4
 800b926:	460d      	mov	r5, r1
 800b928:	f7f4 fcce 	bl	80002c8 <__aeabi_dsub>
 800b92c:	4602      	mov	r2, r0
 800b92e:	460b      	mov	r3, r1
 800b930:	4640      	mov	r0, r8
 800b932:	4649      	mov	r1, r9
 800b934:	f7f4 fcc8 	bl	80002c8 <__aeabi_dsub>
 800b938:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b93c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b940:	2300      	movs	r3, #0
 800b942:	9304      	str	r3, [sp, #16]
 800b944:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b948:	4606      	mov	r6, r0
 800b94a:	460f      	mov	r7, r1
 800b94c:	4652      	mov	r2, sl
 800b94e:	465b      	mov	r3, fp
 800b950:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b954:	f7f4 fcb8 	bl	80002c8 <__aeabi_dsub>
 800b958:	4622      	mov	r2, r4
 800b95a:	462b      	mov	r3, r5
 800b95c:	f7f4 fe6c 	bl	8000638 <__aeabi_dmul>
 800b960:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b964:	4680      	mov	r8, r0
 800b966:	4689      	mov	r9, r1
 800b968:	4630      	mov	r0, r6
 800b96a:	4639      	mov	r1, r7
 800b96c:	f7f4 fe64 	bl	8000638 <__aeabi_dmul>
 800b970:	4602      	mov	r2, r0
 800b972:	460b      	mov	r3, r1
 800b974:	4640      	mov	r0, r8
 800b976:	4649      	mov	r1, r9
 800b978:	f7f4 fca8 	bl	80002cc <__adddf3>
 800b97c:	4652      	mov	r2, sl
 800b97e:	465b      	mov	r3, fp
 800b980:	4606      	mov	r6, r0
 800b982:	460f      	mov	r7, r1
 800b984:	4620      	mov	r0, r4
 800b986:	4629      	mov	r1, r5
 800b988:	f7f4 fe56 	bl	8000638 <__aeabi_dmul>
 800b98c:	460b      	mov	r3, r1
 800b98e:	4602      	mov	r2, r0
 800b990:	4680      	mov	r8, r0
 800b992:	4689      	mov	r9, r1
 800b994:	4630      	mov	r0, r6
 800b996:	4639      	mov	r1, r7
 800b998:	f7f4 fc98 	bl	80002cc <__adddf3>
 800b99c:	4b17      	ldr	r3, [pc, #92]	@ (800b9fc <__ieee754_pow+0x41c>)
 800b99e:	4299      	cmp	r1, r3
 800b9a0:	4604      	mov	r4, r0
 800b9a2:	460d      	mov	r5, r1
 800b9a4:	468a      	mov	sl, r1
 800b9a6:	468b      	mov	fp, r1
 800b9a8:	f340 82ef 	ble.w	800bf8a <__ieee754_pow+0x9aa>
 800b9ac:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800b9b0:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800b9b4:	4303      	orrs	r3, r0
 800b9b6:	f000 81e8 	beq.w	800bd8a <__ieee754_pow+0x7aa>
 800b9ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9be:	2200      	movs	r2, #0
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	f7f5 f8ab 	bl	8000b1c <__aeabi_dcmplt>
 800b9c6:	3800      	subs	r0, #0
 800b9c8:	bf18      	it	ne
 800b9ca:	2001      	movne	r0, #1
 800b9cc:	e710      	b.n	800b7f0 <__ieee754_pow+0x210>
 800b9ce:	bf00      	nop
 800b9d0:	60000000 	.word	0x60000000
 800b9d4:	3ff71547 	.word	0x3ff71547
 800b9d8:	f85ddf44 	.word	0xf85ddf44
 800b9dc:	3e54ae0b 	.word	0x3e54ae0b
 800b9e0:	55555555 	.word	0x55555555
 800b9e4:	3fd55555 	.word	0x3fd55555
 800b9e8:	652b82fe 	.word	0x652b82fe
 800b9ec:	3ff71547 	.word	0x3ff71547
 800b9f0:	3ff00000 	.word	0x3ff00000
 800b9f4:	3fd00000 	.word	0x3fd00000
 800b9f8:	3fe00000 	.word	0x3fe00000
 800b9fc:	408fffff 	.word	0x408fffff
 800ba00:	4bd5      	ldr	r3, [pc, #852]	@ (800bd58 <__ieee754_pow+0x778>)
 800ba02:	402b      	ands	r3, r5
 800ba04:	2200      	movs	r2, #0
 800ba06:	b92b      	cbnz	r3, 800ba14 <__ieee754_pow+0x434>
 800ba08:	4bd4      	ldr	r3, [pc, #848]	@ (800bd5c <__ieee754_pow+0x77c>)
 800ba0a:	f7f4 fe15 	bl	8000638 <__aeabi_dmul>
 800ba0e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800ba12:	468b      	mov	fp, r1
 800ba14:	ea4f 532b 	mov.w	r3, fp, asr #20
 800ba18:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ba1c:	4413      	add	r3, r2
 800ba1e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba20:	4bcf      	ldr	r3, [pc, #828]	@ (800bd60 <__ieee754_pow+0x780>)
 800ba22:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800ba26:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800ba2a:	459b      	cmp	fp, r3
 800ba2c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ba30:	dd08      	ble.n	800ba44 <__ieee754_pow+0x464>
 800ba32:	4bcc      	ldr	r3, [pc, #816]	@ (800bd64 <__ieee754_pow+0x784>)
 800ba34:	459b      	cmp	fp, r3
 800ba36:	f340 81a5 	ble.w	800bd84 <__ieee754_pow+0x7a4>
 800ba3a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba3c:	3301      	adds	r3, #1
 800ba3e:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba40:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800ba44:	f04f 0a00 	mov.w	sl, #0
 800ba48:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800ba4c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba4e:	4bc6      	ldr	r3, [pc, #792]	@ (800bd68 <__ieee754_pow+0x788>)
 800ba50:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ba54:	ed93 7b00 	vldr	d7, [r3]
 800ba58:	4629      	mov	r1, r5
 800ba5a:	ec53 2b17 	vmov	r2, r3, d7
 800ba5e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ba62:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ba66:	f7f4 fc2f 	bl	80002c8 <__aeabi_dsub>
 800ba6a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ba6e:	4606      	mov	r6, r0
 800ba70:	460f      	mov	r7, r1
 800ba72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba76:	f7f4 fc29 	bl	80002cc <__adddf3>
 800ba7a:	4602      	mov	r2, r0
 800ba7c:	460b      	mov	r3, r1
 800ba7e:	2000      	movs	r0, #0
 800ba80:	49ba      	ldr	r1, [pc, #744]	@ (800bd6c <__ieee754_pow+0x78c>)
 800ba82:	f7f4 ff03 	bl	800088c <__aeabi_ddiv>
 800ba86:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800ba8a:	4602      	mov	r2, r0
 800ba8c:	460b      	mov	r3, r1
 800ba8e:	4630      	mov	r0, r6
 800ba90:	4639      	mov	r1, r7
 800ba92:	f7f4 fdd1 	bl	8000638 <__aeabi_dmul>
 800ba96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba9a:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800ba9e:	106d      	asrs	r5, r5, #1
 800baa0:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800baa4:	f04f 0b00 	mov.w	fp, #0
 800baa8:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800baac:	4661      	mov	r1, ip
 800baae:	2200      	movs	r2, #0
 800bab0:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800bab4:	4658      	mov	r0, fp
 800bab6:	46e1      	mov	r9, ip
 800bab8:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800babc:	4614      	mov	r4, r2
 800babe:	461d      	mov	r5, r3
 800bac0:	f7f4 fdba 	bl	8000638 <__aeabi_dmul>
 800bac4:	4602      	mov	r2, r0
 800bac6:	460b      	mov	r3, r1
 800bac8:	4630      	mov	r0, r6
 800baca:	4639      	mov	r1, r7
 800bacc:	f7f4 fbfc 	bl	80002c8 <__aeabi_dsub>
 800bad0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bad4:	4606      	mov	r6, r0
 800bad6:	460f      	mov	r7, r1
 800bad8:	4620      	mov	r0, r4
 800bada:	4629      	mov	r1, r5
 800badc:	f7f4 fbf4 	bl	80002c8 <__aeabi_dsub>
 800bae0:	4602      	mov	r2, r0
 800bae2:	460b      	mov	r3, r1
 800bae4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bae8:	f7f4 fbee 	bl	80002c8 <__aeabi_dsub>
 800baec:	465a      	mov	r2, fp
 800baee:	464b      	mov	r3, r9
 800baf0:	f7f4 fda2 	bl	8000638 <__aeabi_dmul>
 800baf4:	4602      	mov	r2, r0
 800baf6:	460b      	mov	r3, r1
 800baf8:	4630      	mov	r0, r6
 800bafa:	4639      	mov	r1, r7
 800bafc:	f7f4 fbe4 	bl	80002c8 <__aeabi_dsub>
 800bb00:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bb04:	f7f4 fd98 	bl	8000638 <__aeabi_dmul>
 800bb08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb0c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bb10:	4610      	mov	r0, r2
 800bb12:	4619      	mov	r1, r3
 800bb14:	f7f4 fd90 	bl	8000638 <__aeabi_dmul>
 800bb18:	a37d      	add	r3, pc, #500	@ (adr r3, 800bd10 <__ieee754_pow+0x730>)
 800bb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb1e:	4604      	mov	r4, r0
 800bb20:	460d      	mov	r5, r1
 800bb22:	f7f4 fd89 	bl	8000638 <__aeabi_dmul>
 800bb26:	a37c      	add	r3, pc, #496	@ (adr r3, 800bd18 <__ieee754_pow+0x738>)
 800bb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb2c:	f7f4 fbce 	bl	80002cc <__adddf3>
 800bb30:	4622      	mov	r2, r4
 800bb32:	462b      	mov	r3, r5
 800bb34:	f7f4 fd80 	bl	8000638 <__aeabi_dmul>
 800bb38:	a379      	add	r3, pc, #484	@ (adr r3, 800bd20 <__ieee754_pow+0x740>)
 800bb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb3e:	f7f4 fbc5 	bl	80002cc <__adddf3>
 800bb42:	4622      	mov	r2, r4
 800bb44:	462b      	mov	r3, r5
 800bb46:	f7f4 fd77 	bl	8000638 <__aeabi_dmul>
 800bb4a:	a377      	add	r3, pc, #476	@ (adr r3, 800bd28 <__ieee754_pow+0x748>)
 800bb4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb50:	f7f4 fbbc 	bl	80002cc <__adddf3>
 800bb54:	4622      	mov	r2, r4
 800bb56:	462b      	mov	r3, r5
 800bb58:	f7f4 fd6e 	bl	8000638 <__aeabi_dmul>
 800bb5c:	a374      	add	r3, pc, #464	@ (adr r3, 800bd30 <__ieee754_pow+0x750>)
 800bb5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb62:	f7f4 fbb3 	bl	80002cc <__adddf3>
 800bb66:	4622      	mov	r2, r4
 800bb68:	462b      	mov	r3, r5
 800bb6a:	f7f4 fd65 	bl	8000638 <__aeabi_dmul>
 800bb6e:	a372      	add	r3, pc, #456	@ (adr r3, 800bd38 <__ieee754_pow+0x758>)
 800bb70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb74:	f7f4 fbaa 	bl	80002cc <__adddf3>
 800bb78:	4622      	mov	r2, r4
 800bb7a:	4606      	mov	r6, r0
 800bb7c:	460f      	mov	r7, r1
 800bb7e:	462b      	mov	r3, r5
 800bb80:	4620      	mov	r0, r4
 800bb82:	4629      	mov	r1, r5
 800bb84:	f7f4 fd58 	bl	8000638 <__aeabi_dmul>
 800bb88:	4602      	mov	r2, r0
 800bb8a:	460b      	mov	r3, r1
 800bb8c:	4630      	mov	r0, r6
 800bb8e:	4639      	mov	r1, r7
 800bb90:	f7f4 fd52 	bl	8000638 <__aeabi_dmul>
 800bb94:	465a      	mov	r2, fp
 800bb96:	4604      	mov	r4, r0
 800bb98:	460d      	mov	r5, r1
 800bb9a:	464b      	mov	r3, r9
 800bb9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bba0:	f7f4 fb94 	bl	80002cc <__adddf3>
 800bba4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bba8:	f7f4 fd46 	bl	8000638 <__aeabi_dmul>
 800bbac:	4622      	mov	r2, r4
 800bbae:	462b      	mov	r3, r5
 800bbb0:	f7f4 fb8c 	bl	80002cc <__adddf3>
 800bbb4:	465a      	mov	r2, fp
 800bbb6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bbba:	464b      	mov	r3, r9
 800bbbc:	4658      	mov	r0, fp
 800bbbe:	4649      	mov	r1, r9
 800bbc0:	f7f4 fd3a 	bl	8000638 <__aeabi_dmul>
 800bbc4:	4b6a      	ldr	r3, [pc, #424]	@ (800bd70 <__ieee754_pow+0x790>)
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	4606      	mov	r6, r0
 800bbca:	460f      	mov	r7, r1
 800bbcc:	f7f4 fb7e 	bl	80002cc <__adddf3>
 800bbd0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bbd4:	f7f4 fb7a 	bl	80002cc <__adddf3>
 800bbd8:	46d8      	mov	r8, fp
 800bbda:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800bbde:	460d      	mov	r5, r1
 800bbe0:	465a      	mov	r2, fp
 800bbe2:	460b      	mov	r3, r1
 800bbe4:	4640      	mov	r0, r8
 800bbe6:	4649      	mov	r1, r9
 800bbe8:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800bbec:	f7f4 fd24 	bl	8000638 <__aeabi_dmul>
 800bbf0:	465c      	mov	r4, fp
 800bbf2:	4680      	mov	r8, r0
 800bbf4:	4689      	mov	r9, r1
 800bbf6:	4b5e      	ldr	r3, [pc, #376]	@ (800bd70 <__ieee754_pow+0x790>)
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	4620      	mov	r0, r4
 800bbfc:	4629      	mov	r1, r5
 800bbfe:	f7f4 fb63 	bl	80002c8 <__aeabi_dsub>
 800bc02:	4632      	mov	r2, r6
 800bc04:	463b      	mov	r3, r7
 800bc06:	f7f4 fb5f 	bl	80002c8 <__aeabi_dsub>
 800bc0a:	4602      	mov	r2, r0
 800bc0c:	460b      	mov	r3, r1
 800bc0e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bc12:	f7f4 fb59 	bl	80002c8 <__aeabi_dsub>
 800bc16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc1a:	f7f4 fd0d 	bl	8000638 <__aeabi_dmul>
 800bc1e:	4622      	mov	r2, r4
 800bc20:	4606      	mov	r6, r0
 800bc22:	460f      	mov	r7, r1
 800bc24:	462b      	mov	r3, r5
 800bc26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bc2a:	f7f4 fd05 	bl	8000638 <__aeabi_dmul>
 800bc2e:	4602      	mov	r2, r0
 800bc30:	460b      	mov	r3, r1
 800bc32:	4630      	mov	r0, r6
 800bc34:	4639      	mov	r1, r7
 800bc36:	f7f4 fb49 	bl	80002cc <__adddf3>
 800bc3a:	4606      	mov	r6, r0
 800bc3c:	460f      	mov	r7, r1
 800bc3e:	4602      	mov	r2, r0
 800bc40:	460b      	mov	r3, r1
 800bc42:	4640      	mov	r0, r8
 800bc44:	4649      	mov	r1, r9
 800bc46:	f7f4 fb41 	bl	80002cc <__adddf3>
 800bc4a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800bc4e:	a33c      	add	r3, pc, #240	@ (adr r3, 800bd40 <__ieee754_pow+0x760>)
 800bc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc54:	4658      	mov	r0, fp
 800bc56:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800bc5a:	460d      	mov	r5, r1
 800bc5c:	f7f4 fcec 	bl	8000638 <__aeabi_dmul>
 800bc60:	465c      	mov	r4, fp
 800bc62:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc66:	4642      	mov	r2, r8
 800bc68:	464b      	mov	r3, r9
 800bc6a:	4620      	mov	r0, r4
 800bc6c:	4629      	mov	r1, r5
 800bc6e:	f7f4 fb2b 	bl	80002c8 <__aeabi_dsub>
 800bc72:	4602      	mov	r2, r0
 800bc74:	460b      	mov	r3, r1
 800bc76:	4630      	mov	r0, r6
 800bc78:	4639      	mov	r1, r7
 800bc7a:	f7f4 fb25 	bl	80002c8 <__aeabi_dsub>
 800bc7e:	a332      	add	r3, pc, #200	@ (adr r3, 800bd48 <__ieee754_pow+0x768>)
 800bc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc84:	f7f4 fcd8 	bl	8000638 <__aeabi_dmul>
 800bc88:	a331      	add	r3, pc, #196	@ (adr r3, 800bd50 <__ieee754_pow+0x770>)
 800bc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc8e:	4606      	mov	r6, r0
 800bc90:	460f      	mov	r7, r1
 800bc92:	4620      	mov	r0, r4
 800bc94:	4629      	mov	r1, r5
 800bc96:	f7f4 fccf 	bl	8000638 <__aeabi_dmul>
 800bc9a:	4602      	mov	r2, r0
 800bc9c:	460b      	mov	r3, r1
 800bc9e:	4630      	mov	r0, r6
 800bca0:	4639      	mov	r1, r7
 800bca2:	f7f4 fb13 	bl	80002cc <__adddf3>
 800bca6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bca8:	4b32      	ldr	r3, [pc, #200]	@ (800bd74 <__ieee754_pow+0x794>)
 800bcaa:	4413      	add	r3, r2
 800bcac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb0:	f7f4 fb0c 	bl	80002cc <__adddf3>
 800bcb4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bcb8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800bcba:	f7f4 fc53 	bl	8000564 <__aeabi_i2d>
 800bcbe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bcc0:	4b2d      	ldr	r3, [pc, #180]	@ (800bd78 <__ieee754_pow+0x798>)
 800bcc2:	4413      	add	r3, r2
 800bcc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800bcc8:	4606      	mov	r6, r0
 800bcca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bcce:	460f      	mov	r7, r1
 800bcd0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bcd4:	f7f4 fafa 	bl	80002cc <__adddf3>
 800bcd8:	4642      	mov	r2, r8
 800bcda:	464b      	mov	r3, r9
 800bcdc:	f7f4 faf6 	bl	80002cc <__adddf3>
 800bce0:	4632      	mov	r2, r6
 800bce2:	463b      	mov	r3, r7
 800bce4:	f7f4 faf2 	bl	80002cc <__adddf3>
 800bce8:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800bcec:	4632      	mov	r2, r6
 800bcee:	463b      	mov	r3, r7
 800bcf0:	4658      	mov	r0, fp
 800bcf2:	460d      	mov	r5, r1
 800bcf4:	f7f4 fae8 	bl	80002c8 <__aeabi_dsub>
 800bcf8:	4642      	mov	r2, r8
 800bcfa:	464b      	mov	r3, r9
 800bcfc:	f7f4 fae4 	bl	80002c8 <__aeabi_dsub>
 800bd00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd04:	f7f4 fae0 	bl	80002c8 <__aeabi_dsub>
 800bd08:	465c      	mov	r4, fp
 800bd0a:	4602      	mov	r2, r0
 800bd0c:	e036      	b.n	800bd7c <__ieee754_pow+0x79c>
 800bd0e:	bf00      	nop
 800bd10:	4a454eef 	.word	0x4a454eef
 800bd14:	3fca7e28 	.word	0x3fca7e28
 800bd18:	93c9db65 	.word	0x93c9db65
 800bd1c:	3fcd864a 	.word	0x3fcd864a
 800bd20:	a91d4101 	.word	0xa91d4101
 800bd24:	3fd17460 	.word	0x3fd17460
 800bd28:	518f264d 	.word	0x518f264d
 800bd2c:	3fd55555 	.word	0x3fd55555
 800bd30:	db6fabff 	.word	0xdb6fabff
 800bd34:	3fdb6db6 	.word	0x3fdb6db6
 800bd38:	33333303 	.word	0x33333303
 800bd3c:	3fe33333 	.word	0x3fe33333
 800bd40:	e0000000 	.word	0xe0000000
 800bd44:	3feec709 	.word	0x3feec709
 800bd48:	dc3a03fd 	.word	0xdc3a03fd
 800bd4c:	3feec709 	.word	0x3feec709
 800bd50:	145b01f5 	.word	0x145b01f5
 800bd54:	be3e2fe0 	.word	0xbe3e2fe0
 800bd58:	7ff00000 	.word	0x7ff00000
 800bd5c:	43400000 	.word	0x43400000
 800bd60:	0003988e 	.word	0x0003988e
 800bd64:	000bb679 	.word	0x000bb679
 800bd68:	0800c998 	.word	0x0800c998
 800bd6c:	3ff00000 	.word	0x3ff00000
 800bd70:	40080000 	.word	0x40080000
 800bd74:	0800c978 	.word	0x0800c978
 800bd78:	0800c988 	.word	0x0800c988
 800bd7c:	460b      	mov	r3, r1
 800bd7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bd82:	e5d7      	b.n	800b934 <__ieee754_pow+0x354>
 800bd84:	f04f 0a01 	mov.w	sl, #1
 800bd88:	e65e      	b.n	800ba48 <__ieee754_pow+0x468>
 800bd8a:	a3b4      	add	r3, pc, #720	@ (adr r3, 800c05c <__ieee754_pow+0xa7c>)
 800bd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd90:	4630      	mov	r0, r6
 800bd92:	4639      	mov	r1, r7
 800bd94:	f7f4 fa9a 	bl	80002cc <__adddf3>
 800bd98:	4642      	mov	r2, r8
 800bd9a:	e9cd 0100 	strd	r0, r1, [sp]
 800bd9e:	464b      	mov	r3, r9
 800bda0:	4620      	mov	r0, r4
 800bda2:	4629      	mov	r1, r5
 800bda4:	f7f4 fa90 	bl	80002c8 <__aeabi_dsub>
 800bda8:	4602      	mov	r2, r0
 800bdaa:	460b      	mov	r3, r1
 800bdac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bdb0:	f7f4 fed2 	bl	8000b58 <__aeabi_dcmpgt>
 800bdb4:	2800      	cmp	r0, #0
 800bdb6:	f47f ae00 	bne.w	800b9ba <__ieee754_pow+0x3da>
 800bdba:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 800bdbe:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800bdc2:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 800bdc6:	fa43 fa0a 	asr.w	sl, r3, sl
 800bdca:	44da      	add	sl, fp
 800bdcc:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800bdd0:	489d      	ldr	r0, [pc, #628]	@ (800c048 <__ieee754_pow+0xa68>)
 800bdd2:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800bdd6:	4108      	asrs	r0, r1
 800bdd8:	ea00 030a 	and.w	r3, r0, sl
 800bddc:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800bde0:	f1c1 0114 	rsb	r1, r1, #20
 800bde4:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800bde8:	fa4a fa01 	asr.w	sl, sl, r1
 800bdec:	f1bb 0f00 	cmp.w	fp, #0
 800bdf0:	4640      	mov	r0, r8
 800bdf2:	4649      	mov	r1, r9
 800bdf4:	f04f 0200 	mov.w	r2, #0
 800bdf8:	bfb8      	it	lt
 800bdfa:	f1ca 0a00 	rsblt	sl, sl, #0
 800bdfe:	f7f4 fa63 	bl	80002c8 <__aeabi_dsub>
 800be02:	4680      	mov	r8, r0
 800be04:	4689      	mov	r9, r1
 800be06:	4632      	mov	r2, r6
 800be08:	463b      	mov	r3, r7
 800be0a:	4640      	mov	r0, r8
 800be0c:	4649      	mov	r1, r9
 800be0e:	f7f4 fa5d 	bl	80002cc <__adddf3>
 800be12:	2400      	movs	r4, #0
 800be14:	a37c      	add	r3, pc, #496	@ (adr r3, 800c008 <__ieee754_pow+0xa28>)
 800be16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be1a:	4620      	mov	r0, r4
 800be1c:	460d      	mov	r5, r1
 800be1e:	f7f4 fc0b 	bl	8000638 <__aeabi_dmul>
 800be22:	4642      	mov	r2, r8
 800be24:	e9cd 0100 	strd	r0, r1, [sp]
 800be28:	464b      	mov	r3, r9
 800be2a:	4620      	mov	r0, r4
 800be2c:	4629      	mov	r1, r5
 800be2e:	f7f4 fa4b 	bl	80002c8 <__aeabi_dsub>
 800be32:	4602      	mov	r2, r0
 800be34:	460b      	mov	r3, r1
 800be36:	4630      	mov	r0, r6
 800be38:	4639      	mov	r1, r7
 800be3a:	f7f4 fa45 	bl	80002c8 <__aeabi_dsub>
 800be3e:	a374      	add	r3, pc, #464	@ (adr r3, 800c010 <__ieee754_pow+0xa30>)
 800be40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be44:	f7f4 fbf8 	bl	8000638 <__aeabi_dmul>
 800be48:	a373      	add	r3, pc, #460	@ (adr r3, 800c018 <__ieee754_pow+0xa38>)
 800be4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be4e:	4680      	mov	r8, r0
 800be50:	4689      	mov	r9, r1
 800be52:	4620      	mov	r0, r4
 800be54:	4629      	mov	r1, r5
 800be56:	f7f4 fbef 	bl	8000638 <__aeabi_dmul>
 800be5a:	4602      	mov	r2, r0
 800be5c:	460b      	mov	r3, r1
 800be5e:	4640      	mov	r0, r8
 800be60:	4649      	mov	r1, r9
 800be62:	f7f4 fa33 	bl	80002cc <__adddf3>
 800be66:	4604      	mov	r4, r0
 800be68:	460d      	mov	r5, r1
 800be6a:	4602      	mov	r2, r0
 800be6c:	460b      	mov	r3, r1
 800be6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800be72:	f7f4 fa2b 	bl	80002cc <__adddf3>
 800be76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be7a:	4680      	mov	r8, r0
 800be7c:	4689      	mov	r9, r1
 800be7e:	f7f4 fa23 	bl	80002c8 <__aeabi_dsub>
 800be82:	4602      	mov	r2, r0
 800be84:	460b      	mov	r3, r1
 800be86:	4620      	mov	r0, r4
 800be88:	4629      	mov	r1, r5
 800be8a:	f7f4 fa1d 	bl	80002c8 <__aeabi_dsub>
 800be8e:	4642      	mov	r2, r8
 800be90:	4606      	mov	r6, r0
 800be92:	460f      	mov	r7, r1
 800be94:	464b      	mov	r3, r9
 800be96:	4640      	mov	r0, r8
 800be98:	4649      	mov	r1, r9
 800be9a:	f7f4 fbcd 	bl	8000638 <__aeabi_dmul>
 800be9e:	a360      	add	r3, pc, #384	@ (adr r3, 800c020 <__ieee754_pow+0xa40>)
 800bea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea4:	4604      	mov	r4, r0
 800bea6:	460d      	mov	r5, r1
 800bea8:	f7f4 fbc6 	bl	8000638 <__aeabi_dmul>
 800beac:	a35e      	add	r3, pc, #376	@ (adr r3, 800c028 <__ieee754_pow+0xa48>)
 800beae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb2:	f7f4 fa09 	bl	80002c8 <__aeabi_dsub>
 800beb6:	4622      	mov	r2, r4
 800beb8:	462b      	mov	r3, r5
 800beba:	f7f4 fbbd 	bl	8000638 <__aeabi_dmul>
 800bebe:	a35c      	add	r3, pc, #368	@ (adr r3, 800c030 <__ieee754_pow+0xa50>)
 800bec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec4:	f7f4 fa02 	bl	80002cc <__adddf3>
 800bec8:	4622      	mov	r2, r4
 800beca:	462b      	mov	r3, r5
 800becc:	f7f4 fbb4 	bl	8000638 <__aeabi_dmul>
 800bed0:	a359      	add	r3, pc, #356	@ (adr r3, 800c038 <__ieee754_pow+0xa58>)
 800bed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed6:	f7f4 f9f7 	bl	80002c8 <__aeabi_dsub>
 800beda:	4622      	mov	r2, r4
 800bedc:	462b      	mov	r3, r5
 800bede:	f7f4 fbab 	bl	8000638 <__aeabi_dmul>
 800bee2:	a357      	add	r3, pc, #348	@ (adr r3, 800c040 <__ieee754_pow+0xa60>)
 800bee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee8:	f7f4 f9f0 	bl	80002cc <__adddf3>
 800beec:	4622      	mov	r2, r4
 800beee:	462b      	mov	r3, r5
 800bef0:	f7f4 fba2 	bl	8000638 <__aeabi_dmul>
 800bef4:	4602      	mov	r2, r0
 800bef6:	460b      	mov	r3, r1
 800bef8:	4640      	mov	r0, r8
 800befa:	4649      	mov	r1, r9
 800befc:	f7f4 f9e4 	bl	80002c8 <__aeabi_dsub>
 800bf00:	4604      	mov	r4, r0
 800bf02:	460d      	mov	r5, r1
 800bf04:	4602      	mov	r2, r0
 800bf06:	460b      	mov	r3, r1
 800bf08:	4640      	mov	r0, r8
 800bf0a:	4649      	mov	r1, r9
 800bf0c:	f7f4 fb94 	bl	8000638 <__aeabi_dmul>
 800bf10:	2200      	movs	r2, #0
 800bf12:	e9cd 0100 	strd	r0, r1, [sp]
 800bf16:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bf1a:	4620      	mov	r0, r4
 800bf1c:	4629      	mov	r1, r5
 800bf1e:	f7f4 f9d3 	bl	80002c8 <__aeabi_dsub>
 800bf22:	4602      	mov	r2, r0
 800bf24:	460b      	mov	r3, r1
 800bf26:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf2a:	f7f4 fcaf 	bl	800088c <__aeabi_ddiv>
 800bf2e:	4632      	mov	r2, r6
 800bf30:	4604      	mov	r4, r0
 800bf32:	460d      	mov	r5, r1
 800bf34:	463b      	mov	r3, r7
 800bf36:	4640      	mov	r0, r8
 800bf38:	4649      	mov	r1, r9
 800bf3a:	f7f4 fb7d 	bl	8000638 <__aeabi_dmul>
 800bf3e:	4632      	mov	r2, r6
 800bf40:	463b      	mov	r3, r7
 800bf42:	f7f4 f9c3 	bl	80002cc <__adddf3>
 800bf46:	4602      	mov	r2, r0
 800bf48:	460b      	mov	r3, r1
 800bf4a:	4620      	mov	r0, r4
 800bf4c:	4629      	mov	r1, r5
 800bf4e:	f7f4 f9bb 	bl	80002c8 <__aeabi_dsub>
 800bf52:	4642      	mov	r2, r8
 800bf54:	464b      	mov	r3, r9
 800bf56:	f7f4 f9b7 	bl	80002c8 <__aeabi_dsub>
 800bf5a:	460b      	mov	r3, r1
 800bf5c:	4602      	mov	r2, r0
 800bf5e:	493b      	ldr	r1, [pc, #236]	@ (800c04c <__ieee754_pow+0xa6c>)
 800bf60:	2000      	movs	r0, #0
 800bf62:	f7f4 f9b1 	bl	80002c8 <__aeabi_dsub>
 800bf66:	ec41 0b10 	vmov	d0, r0, r1
 800bf6a:	ee10 3a90 	vmov	r3, s1
 800bf6e:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800bf72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bf76:	da30      	bge.n	800bfda <__ieee754_pow+0x9fa>
 800bf78:	4650      	mov	r0, sl
 800bf7a:	f000 f87d 	bl	800c078 <scalbn>
 800bf7e:	ec51 0b10 	vmov	r0, r1, d0
 800bf82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bf86:	f7ff bbd2 	b.w	800b72e <__ieee754_pow+0x14e>
 800bf8a:	4c31      	ldr	r4, [pc, #196]	@ (800c050 <__ieee754_pow+0xa70>)
 800bf8c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800bf90:	42a3      	cmp	r3, r4
 800bf92:	d91a      	bls.n	800bfca <__ieee754_pow+0x9ea>
 800bf94:	4b2f      	ldr	r3, [pc, #188]	@ (800c054 <__ieee754_pow+0xa74>)
 800bf96:	440b      	add	r3, r1
 800bf98:	4303      	orrs	r3, r0
 800bf9a:	d009      	beq.n	800bfb0 <__ieee754_pow+0x9d0>
 800bf9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	f7f4 fdba 	bl	8000b1c <__aeabi_dcmplt>
 800bfa8:	3800      	subs	r0, #0
 800bfaa:	bf18      	it	ne
 800bfac:	2001      	movne	r0, #1
 800bfae:	e42b      	b.n	800b808 <__ieee754_pow+0x228>
 800bfb0:	4642      	mov	r2, r8
 800bfb2:	464b      	mov	r3, r9
 800bfb4:	f7f4 f988 	bl	80002c8 <__aeabi_dsub>
 800bfb8:	4632      	mov	r2, r6
 800bfba:	463b      	mov	r3, r7
 800bfbc:	f7f4 fdc2 	bl	8000b44 <__aeabi_dcmpge>
 800bfc0:	2800      	cmp	r0, #0
 800bfc2:	d1eb      	bne.n	800bf9c <__ieee754_pow+0x9bc>
 800bfc4:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800c064 <__ieee754_pow+0xa84>
 800bfc8:	e6f7      	b.n	800bdba <__ieee754_pow+0x7da>
 800bfca:	469a      	mov	sl, r3
 800bfcc:	4b22      	ldr	r3, [pc, #136]	@ (800c058 <__ieee754_pow+0xa78>)
 800bfce:	459a      	cmp	sl, r3
 800bfd0:	f63f aef3 	bhi.w	800bdba <__ieee754_pow+0x7da>
 800bfd4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800bfd8:	e715      	b.n	800be06 <__ieee754_pow+0x826>
 800bfda:	ec51 0b10 	vmov	r0, r1, d0
 800bfde:	4619      	mov	r1, r3
 800bfe0:	e7cf      	b.n	800bf82 <__ieee754_pow+0x9a2>
 800bfe2:	491a      	ldr	r1, [pc, #104]	@ (800c04c <__ieee754_pow+0xa6c>)
 800bfe4:	2000      	movs	r0, #0
 800bfe6:	f7ff bb18 	b.w	800b61a <__ieee754_pow+0x3a>
 800bfea:	2000      	movs	r0, #0
 800bfec:	2100      	movs	r1, #0
 800bfee:	f7ff bb14 	b.w	800b61a <__ieee754_pow+0x3a>
 800bff2:	4630      	mov	r0, r6
 800bff4:	4639      	mov	r1, r7
 800bff6:	f7ff bb10 	b.w	800b61a <__ieee754_pow+0x3a>
 800bffa:	460c      	mov	r4, r1
 800bffc:	f7ff bb5e 	b.w	800b6bc <__ieee754_pow+0xdc>
 800c000:	2400      	movs	r4, #0
 800c002:	f7ff bb49 	b.w	800b698 <__ieee754_pow+0xb8>
 800c006:	bf00      	nop
 800c008:	00000000 	.word	0x00000000
 800c00c:	3fe62e43 	.word	0x3fe62e43
 800c010:	fefa39ef 	.word	0xfefa39ef
 800c014:	3fe62e42 	.word	0x3fe62e42
 800c018:	0ca86c39 	.word	0x0ca86c39
 800c01c:	be205c61 	.word	0xbe205c61
 800c020:	72bea4d0 	.word	0x72bea4d0
 800c024:	3e663769 	.word	0x3e663769
 800c028:	c5d26bf1 	.word	0xc5d26bf1
 800c02c:	3ebbbd41 	.word	0x3ebbbd41
 800c030:	af25de2c 	.word	0xaf25de2c
 800c034:	3f11566a 	.word	0x3f11566a
 800c038:	16bebd93 	.word	0x16bebd93
 800c03c:	3f66c16c 	.word	0x3f66c16c
 800c040:	5555553e 	.word	0x5555553e
 800c044:	3fc55555 	.word	0x3fc55555
 800c048:	fff00000 	.word	0xfff00000
 800c04c:	3ff00000 	.word	0x3ff00000
 800c050:	4090cbff 	.word	0x4090cbff
 800c054:	3f6f3400 	.word	0x3f6f3400
 800c058:	3fe00000 	.word	0x3fe00000
 800c05c:	652b82fe 	.word	0x652b82fe
 800c060:	3c971547 	.word	0x3c971547
 800c064:	4090cc00 	.word	0x4090cc00

0800c068 <fabs>:
 800c068:	ec51 0b10 	vmov	r0, r1, d0
 800c06c:	4602      	mov	r2, r0
 800c06e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c072:	ec43 2b10 	vmov	d0, r2, r3
 800c076:	4770      	bx	lr

0800c078 <scalbn>:
 800c078:	b570      	push	{r4, r5, r6, lr}
 800c07a:	ec55 4b10 	vmov	r4, r5, d0
 800c07e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800c082:	4606      	mov	r6, r0
 800c084:	462b      	mov	r3, r5
 800c086:	b991      	cbnz	r1, 800c0ae <scalbn+0x36>
 800c088:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c08c:	4323      	orrs	r3, r4
 800c08e:	d03d      	beq.n	800c10c <scalbn+0x94>
 800c090:	4b35      	ldr	r3, [pc, #212]	@ (800c168 <scalbn+0xf0>)
 800c092:	4620      	mov	r0, r4
 800c094:	4629      	mov	r1, r5
 800c096:	2200      	movs	r2, #0
 800c098:	f7f4 face 	bl	8000638 <__aeabi_dmul>
 800c09c:	4b33      	ldr	r3, [pc, #204]	@ (800c16c <scalbn+0xf4>)
 800c09e:	429e      	cmp	r6, r3
 800c0a0:	4604      	mov	r4, r0
 800c0a2:	460d      	mov	r5, r1
 800c0a4:	da0f      	bge.n	800c0c6 <scalbn+0x4e>
 800c0a6:	a328      	add	r3, pc, #160	@ (adr r3, 800c148 <scalbn+0xd0>)
 800c0a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ac:	e01e      	b.n	800c0ec <scalbn+0x74>
 800c0ae:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c0b2:	4291      	cmp	r1, r2
 800c0b4:	d10b      	bne.n	800c0ce <scalbn+0x56>
 800c0b6:	4622      	mov	r2, r4
 800c0b8:	4620      	mov	r0, r4
 800c0ba:	4629      	mov	r1, r5
 800c0bc:	f7f4 f906 	bl	80002cc <__adddf3>
 800c0c0:	4604      	mov	r4, r0
 800c0c2:	460d      	mov	r5, r1
 800c0c4:	e022      	b.n	800c10c <scalbn+0x94>
 800c0c6:	460b      	mov	r3, r1
 800c0c8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800c0cc:	3936      	subs	r1, #54	@ 0x36
 800c0ce:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800c0d2:	4296      	cmp	r6, r2
 800c0d4:	dd0d      	ble.n	800c0f2 <scalbn+0x7a>
 800c0d6:	2d00      	cmp	r5, #0
 800c0d8:	a11d      	add	r1, pc, #116	@ (adr r1, 800c150 <scalbn+0xd8>)
 800c0da:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c0de:	da02      	bge.n	800c0e6 <scalbn+0x6e>
 800c0e0:	a11d      	add	r1, pc, #116	@ (adr r1, 800c158 <scalbn+0xe0>)
 800c0e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c0e6:	a31a      	add	r3, pc, #104	@ (adr r3, 800c150 <scalbn+0xd8>)
 800c0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ec:	f7f4 faa4 	bl	8000638 <__aeabi_dmul>
 800c0f0:	e7e6      	b.n	800c0c0 <scalbn+0x48>
 800c0f2:	1872      	adds	r2, r6, r1
 800c0f4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800c0f8:	428a      	cmp	r2, r1
 800c0fa:	dcec      	bgt.n	800c0d6 <scalbn+0x5e>
 800c0fc:	2a00      	cmp	r2, #0
 800c0fe:	dd08      	ble.n	800c112 <scalbn+0x9a>
 800c100:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c104:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c108:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c10c:	ec45 4b10 	vmov	d0, r4, r5
 800c110:	bd70      	pop	{r4, r5, r6, pc}
 800c112:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800c116:	da08      	bge.n	800c12a <scalbn+0xb2>
 800c118:	2d00      	cmp	r5, #0
 800c11a:	a10b      	add	r1, pc, #44	@ (adr r1, 800c148 <scalbn+0xd0>)
 800c11c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c120:	dac1      	bge.n	800c0a6 <scalbn+0x2e>
 800c122:	a10f      	add	r1, pc, #60	@ (adr r1, 800c160 <scalbn+0xe8>)
 800c124:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c128:	e7bd      	b.n	800c0a6 <scalbn+0x2e>
 800c12a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800c12e:	3236      	adds	r2, #54	@ 0x36
 800c130:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800c134:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c138:	4620      	mov	r0, r4
 800c13a:	4b0d      	ldr	r3, [pc, #52]	@ (800c170 <scalbn+0xf8>)
 800c13c:	4629      	mov	r1, r5
 800c13e:	2200      	movs	r2, #0
 800c140:	e7d4      	b.n	800c0ec <scalbn+0x74>
 800c142:	bf00      	nop
 800c144:	f3af 8000 	nop.w
 800c148:	c2f8f359 	.word	0xc2f8f359
 800c14c:	01a56e1f 	.word	0x01a56e1f
 800c150:	8800759c 	.word	0x8800759c
 800c154:	7e37e43c 	.word	0x7e37e43c
 800c158:	8800759c 	.word	0x8800759c
 800c15c:	fe37e43c 	.word	0xfe37e43c
 800c160:	c2f8f359 	.word	0xc2f8f359
 800c164:	81a56e1f 	.word	0x81a56e1f
 800c168:	43500000 	.word	0x43500000
 800c16c:	ffff3cb0 	.word	0xffff3cb0
 800c170:	3c900000 	.word	0x3c900000

0800c174 <with_errno>:
 800c174:	b510      	push	{r4, lr}
 800c176:	ed2d 8b02 	vpush	{d8}
 800c17a:	eeb0 8a40 	vmov.f32	s16, s0
 800c17e:	eef0 8a60 	vmov.f32	s17, s1
 800c182:	4604      	mov	r4, r0
 800c184:	f7fd fae2 	bl	800974c <__errno>
 800c188:	eeb0 0a48 	vmov.f32	s0, s16
 800c18c:	eef0 0a68 	vmov.f32	s1, s17
 800c190:	ecbd 8b02 	vpop	{d8}
 800c194:	6004      	str	r4, [r0, #0]
 800c196:	bd10      	pop	{r4, pc}

0800c198 <xflow>:
 800c198:	4603      	mov	r3, r0
 800c19a:	b507      	push	{r0, r1, r2, lr}
 800c19c:	ec51 0b10 	vmov	r0, r1, d0
 800c1a0:	b183      	cbz	r3, 800c1c4 <xflow+0x2c>
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c1a8:	e9cd 2300 	strd	r2, r3, [sp]
 800c1ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c1b0:	f7f4 fa42 	bl	8000638 <__aeabi_dmul>
 800c1b4:	ec41 0b10 	vmov	d0, r0, r1
 800c1b8:	2022      	movs	r0, #34	@ 0x22
 800c1ba:	b003      	add	sp, #12
 800c1bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c1c0:	f7ff bfd8 	b.w	800c174 <with_errno>
 800c1c4:	4602      	mov	r2, r0
 800c1c6:	460b      	mov	r3, r1
 800c1c8:	e7ee      	b.n	800c1a8 <xflow+0x10>
 800c1ca:	0000      	movs	r0, r0
 800c1cc:	0000      	movs	r0, r0
	...

0800c1d0 <__math_uflow>:
 800c1d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c1d8 <__math_uflow+0x8>
 800c1d4:	f7ff bfe0 	b.w	800c198 <xflow>
 800c1d8:	00000000 	.word	0x00000000
 800c1dc:	10000000 	.word	0x10000000

0800c1e0 <__math_oflow>:
 800c1e0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c1e8 <__math_oflow+0x8>
 800c1e4:	f7ff bfd8 	b.w	800c198 <xflow>
 800c1e8:	00000000 	.word	0x00000000
 800c1ec:	70000000 	.word	0x70000000

0800c1f0 <__ieee754_sqrt>:
 800c1f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1f4:	4a68      	ldr	r2, [pc, #416]	@ (800c398 <__ieee754_sqrt+0x1a8>)
 800c1f6:	ec55 4b10 	vmov	r4, r5, d0
 800c1fa:	43aa      	bics	r2, r5
 800c1fc:	462b      	mov	r3, r5
 800c1fe:	4621      	mov	r1, r4
 800c200:	d110      	bne.n	800c224 <__ieee754_sqrt+0x34>
 800c202:	4622      	mov	r2, r4
 800c204:	4620      	mov	r0, r4
 800c206:	4629      	mov	r1, r5
 800c208:	f7f4 fa16 	bl	8000638 <__aeabi_dmul>
 800c20c:	4602      	mov	r2, r0
 800c20e:	460b      	mov	r3, r1
 800c210:	4620      	mov	r0, r4
 800c212:	4629      	mov	r1, r5
 800c214:	f7f4 f85a 	bl	80002cc <__adddf3>
 800c218:	4604      	mov	r4, r0
 800c21a:	460d      	mov	r5, r1
 800c21c:	ec45 4b10 	vmov	d0, r4, r5
 800c220:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c224:	2d00      	cmp	r5, #0
 800c226:	dc0e      	bgt.n	800c246 <__ieee754_sqrt+0x56>
 800c228:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800c22c:	4322      	orrs	r2, r4
 800c22e:	d0f5      	beq.n	800c21c <__ieee754_sqrt+0x2c>
 800c230:	b19d      	cbz	r5, 800c25a <__ieee754_sqrt+0x6a>
 800c232:	4622      	mov	r2, r4
 800c234:	4620      	mov	r0, r4
 800c236:	4629      	mov	r1, r5
 800c238:	f7f4 f846 	bl	80002c8 <__aeabi_dsub>
 800c23c:	4602      	mov	r2, r0
 800c23e:	460b      	mov	r3, r1
 800c240:	f7f4 fb24 	bl	800088c <__aeabi_ddiv>
 800c244:	e7e8      	b.n	800c218 <__ieee754_sqrt+0x28>
 800c246:	152a      	asrs	r2, r5, #20
 800c248:	d115      	bne.n	800c276 <__ieee754_sqrt+0x86>
 800c24a:	2000      	movs	r0, #0
 800c24c:	e009      	b.n	800c262 <__ieee754_sqrt+0x72>
 800c24e:	0acb      	lsrs	r3, r1, #11
 800c250:	3a15      	subs	r2, #21
 800c252:	0549      	lsls	r1, r1, #21
 800c254:	2b00      	cmp	r3, #0
 800c256:	d0fa      	beq.n	800c24e <__ieee754_sqrt+0x5e>
 800c258:	e7f7      	b.n	800c24a <__ieee754_sqrt+0x5a>
 800c25a:	462a      	mov	r2, r5
 800c25c:	e7fa      	b.n	800c254 <__ieee754_sqrt+0x64>
 800c25e:	005b      	lsls	r3, r3, #1
 800c260:	3001      	adds	r0, #1
 800c262:	02dc      	lsls	r4, r3, #11
 800c264:	d5fb      	bpl.n	800c25e <__ieee754_sqrt+0x6e>
 800c266:	1e44      	subs	r4, r0, #1
 800c268:	1b12      	subs	r2, r2, r4
 800c26a:	f1c0 0420 	rsb	r4, r0, #32
 800c26e:	fa21 f404 	lsr.w	r4, r1, r4
 800c272:	4323      	orrs	r3, r4
 800c274:	4081      	lsls	r1, r0
 800c276:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c27a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800c27e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c282:	07d2      	lsls	r2, r2, #31
 800c284:	bf5c      	itt	pl
 800c286:	005b      	lslpl	r3, r3, #1
 800c288:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800c28c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c290:	bf58      	it	pl
 800c292:	0049      	lslpl	r1, r1, #1
 800c294:	2600      	movs	r6, #0
 800c296:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800c29a:	106d      	asrs	r5, r5, #1
 800c29c:	0049      	lsls	r1, r1, #1
 800c29e:	2016      	movs	r0, #22
 800c2a0:	4632      	mov	r2, r6
 800c2a2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800c2a6:	1917      	adds	r7, r2, r4
 800c2a8:	429f      	cmp	r7, r3
 800c2aa:	bfde      	ittt	le
 800c2ac:	193a      	addle	r2, r7, r4
 800c2ae:	1bdb      	suble	r3, r3, r7
 800c2b0:	1936      	addle	r6, r6, r4
 800c2b2:	0fcf      	lsrs	r7, r1, #31
 800c2b4:	3801      	subs	r0, #1
 800c2b6:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800c2ba:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c2be:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800c2c2:	d1f0      	bne.n	800c2a6 <__ieee754_sqrt+0xb6>
 800c2c4:	4604      	mov	r4, r0
 800c2c6:	2720      	movs	r7, #32
 800c2c8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800c2cc:	429a      	cmp	r2, r3
 800c2ce:	eb00 0e0c 	add.w	lr, r0, ip
 800c2d2:	db02      	blt.n	800c2da <__ieee754_sqrt+0xea>
 800c2d4:	d113      	bne.n	800c2fe <__ieee754_sqrt+0x10e>
 800c2d6:	458e      	cmp	lr, r1
 800c2d8:	d811      	bhi.n	800c2fe <__ieee754_sqrt+0x10e>
 800c2da:	f1be 0f00 	cmp.w	lr, #0
 800c2de:	eb0e 000c 	add.w	r0, lr, ip
 800c2e2:	da42      	bge.n	800c36a <__ieee754_sqrt+0x17a>
 800c2e4:	2800      	cmp	r0, #0
 800c2e6:	db40      	blt.n	800c36a <__ieee754_sqrt+0x17a>
 800c2e8:	f102 0801 	add.w	r8, r2, #1
 800c2ec:	1a9b      	subs	r3, r3, r2
 800c2ee:	458e      	cmp	lr, r1
 800c2f0:	bf88      	it	hi
 800c2f2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800c2f6:	eba1 010e 	sub.w	r1, r1, lr
 800c2fa:	4464      	add	r4, ip
 800c2fc:	4642      	mov	r2, r8
 800c2fe:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800c302:	3f01      	subs	r7, #1
 800c304:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800c308:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c30c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800c310:	d1dc      	bne.n	800c2cc <__ieee754_sqrt+0xdc>
 800c312:	4319      	orrs	r1, r3
 800c314:	d01b      	beq.n	800c34e <__ieee754_sqrt+0x15e>
 800c316:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800c39c <__ieee754_sqrt+0x1ac>
 800c31a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800c3a0 <__ieee754_sqrt+0x1b0>
 800c31e:	e9da 0100 	ldrd	r0, r1, [sl]
 800c322:	e9db 2300 	ldrd	r2, r3, [fp]
 800c326:	f7f3 ffcf 	bl	80002c8 <__aeabi_dsub>
 800c32a:	e9da 8900 	ldrd	r8, r9, [sl]
 800c32e:	4602      	mov	r2, r0
 800c330:	460b      	mov	r3, r1
 800c332:	4640      	mov	r0, r8
 800c334:	4649      	mov	r1, r9
 800c336:	f7f4 fbfb 	bl	8000b30 <__aeabi_dcmple>
 800c33a:	b140      	cbz	r0, 800c34e <__ieee754_sqrt+0x15e>
 800c33c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800c340:	e9da 0100 	ldrd	r0, r1, [sl]
 800c344:	e9db 2300 	ldrd	r2, r3, [fp]
 800c348:	d111      	bne.n	800c36e <__ieee754_sqrt+0x17e>
 800c34a:	3601      	adds	r6, #1
 800c34c:	463c      	mov	r4, r7
 800c34e:	1072      	asrs	r2, r6, #1
 800c350:	0863      	lsrs	r3, r4, #1
 800c352:	07f1      	lsls	r1, r6, #31
 800c354:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800c358:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800c35c:	bf48      	it	mi
 800c35e:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800c362:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800c366:	4618      	mov	r0, r3
 800c368:	e756      	b.n	800c218 <__ieee754_sqrt+0x28>
 800c36a:	4690      	mov	r8, r2
 800c36c:	e7be      	b.n	800c2ec <__ieee754_sqrt+0xfc>
 800c36e:	f7f3 ffad 	bl	80002cc <__adddf3>
 800c372:	e9da 8900 	ldrd	r8, r9, [sl]
 800c376:	4602      	mov	r2, r0
 800c378:	460b      	mov	r3, r1
 800c37a:	4640      	mov	r0, r8
 800c37c:	4649      	mov	r1, r9
 800c37e:	f7f4 fbcd 	bl	8000b1c <__aeabi_dcmplt>
 800c382:	b120      	cbz	r0, 800c38e <__ieee754_sqrt+0x19e>
 800c384:	1ca0      	adds	r0, r4, #2
 800c386:	bf08      	it	eq
 800c388:	3601      	addeq	r6, #1
 800c38a:	3402      	adds	r4, #2
 800c38c:	e7df      	b.n	800c34e <__ieee754_sqrt+0x15e>
 800c38e:	1c63      	adds	r3, r4, #1
 800c390:	f023 0401 	bic.w	r4, r3, #1
 800c394:	e7db      	b.n	800c34e <__ieee754_sqrt+0x15e>
 800c396:	bf00      	nop
 800c398:	7ff00000 	.word	0x7ff00000
 800c39c:	200001e0 	.word	0x200001e0
 800c3a0:	200001d8 	.word	0x200001d8

0800c3a4 <_init>:
 800c3a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3a6:	bf00      	nop
 800c3a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3aa:	bc08      	pop	{r3}
 800c3ac:	469e      	mov	lr, r3
 800c3ae:	4770      	bx	lr

0800c3b0 <_fini>:
 800c3b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3b2:	bf00      	nop
 800c3b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c3b6:	bc08      	pop	{r3}
 800c3b8:	469e      	mov	lr, r3
 800c3ba:	4770      	bx	lr
