// Seed: 2632742002
module module_0 (
    output wor  id_0,
    input  tri1 id_1
);
  wand id_3;
  always @(*);
  wire id_4;
  always @(1 / "");
  assign id_3 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    inout uwire id_2,
    output wand id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wor id_6,
    output tri id_7,
    input supply0 id_8,
    input uwire id_9,
    output wire id_10,
    input uwire id_11,
    input tri0 id_12,
    input tri0 id_13,
    input supply0 id_14,
    output supply0 id_15,
    output supply0 id_16,
    output wor id_17
);
  wire id_19;
  module_0(
      id_4, id_13
  );
endmodule
