 Timing Path to alarm_buzzer 
  
 Path Start Point : state_holder/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : alarm_buzzer 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                 Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    state_holder/clk                    Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                           | 
|    state_holder/Q_reg[0]/CK    DFF_X1  Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    state_holder/Q_reg[0]/Q     DFF_X1  Rise  0.1170 0.1170 0.0390 1.64232  14.2441  15.8864           4       96.0486  F             | 
|    state_holder/Q[0]                   Rise  0.1170 0.0000                                                                           | 
|    output_decoder/A[0]                 Rise  0.1170 0.0000                                                                           | 
|    output_decoder/i_0_6/A      INV_X1  Rise  0.1170 0.0000 0.0390          1.70023                                                   | 
|    output_decoder/i_0_6/ZN     INV_X1  Fall  0.1380 0.0210 0.0150 0.989264 5.13519  6.12445           4       96.0486                | 
|    output_decoder/i_0_3/A3     NOR3_X1 Fall  0.1380 0.0000 0.0150          1.55272                                                   | 
|    output_decoder/i_0_3/ZN     NOR3_X1 Rise  0.2580 0.1200 0.0880 0.371484 10       10.3715           1       96.0486                | 
|    output_decoder/alarm_buzzer         Rise  0.2580 0.0000                                                                           | 
|    alarm_buzzer                        Rise  0.2580 0.0000 0.0880          10                                          c             | 
----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.0000 1.0000 | 
| output delay                              | -0.3000 0.7000 | 
| data required time                        |  0.7000        | 
|                                           |                | 
| data required time                        |  0.7000        | 
| data arrival time                         | -0.2580        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.4420        | 
--------------------------------------------------------------


 Timing Path to front_door 
  
 Path Start Point : state_holder/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : front_door 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    state_holder/clk                  Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                         | 
|    state_holder/Q_reg[0]/CK  DFF_X1  Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    state_holder/Q_reg[0]/Q   DFF_X1  Rise  0.1170 0.1170 0.0390 1.64232  14.2441  15.8864           4       96.0486  F             | 
|    state_holder/Q[0]                 Rise  0.1170 0.0000                                                                           | 
|    output_decoder/A[0]               Rise  0.1170 0.0000                                                                           | 
|    output_decoder/i_0_6/A    INV_X1  Rise  0.1170 0.0000 0.0390          1.70023                                                   | 
|    output_decoder/i_0_6/ZN   INV_X1  Fall  0.1380 0.0210 0.0150 0.989264 5.13519  6.12445           4       96.0486                | 
|    output_decoder/i_0_5/A2   NOR3_X1 Fall  0.1380 0.0000 0.0150          1.4768                                                    | 
|    output_decoder/i_0_5/ZN   NOR3_X1 Rise  0.2520 0.1140 0.0870 0.228479 10       10.2285           1       96.0486                | 
|    output_decoder/front_door         Rise  0.2520 0.0000                                                                           | 
|    front_door                        Rise  0.2520 0.0000 0.0870          10                                          c             | 
--------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.0000 1.0000 | 
| output delay                              | -0.3000 0.7000 | 
| data required time                        |  0.7000        | 
|                                           |                | 
| data required time                        |  0.7000        | 
| data arrival time                         | -0.2520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.4480        | 
--------------------------------------------------------------


 Timing Path to rear_door 
  
 Path Start Point : state_holder/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : rear_door 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    state_holder/clk                 Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                        | 
|    state_holder/Q_reg[1]/CK DFF_X1  Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    state_holder/Q_reg[1]/Q  DFF_X1  Rise  0.1160 0.1160 0.0380 0.970388 14.4286  15.399            4       96.0486  F             | 
|    state_holder/Q[1]                Rise  0.1160 0.0000                                                                           | 
|    output_decoder/A[1]              Rise  0.1160 0.0000                                                                           | 
|    output_decoder/i_0_7/A   INV_X1  Rise  0.1160 0.0000 0.0380          1.70023                                                   | 
|    output_decoder/i_0_7/ZN  INV_X1  Fall  0.1360 0.0200 0.0140 0.665771 5.17225  5.83803           4       96.0486                | 
|    output_decoder/i_0_4/A2  NOR3_X1 Fall  0.1360 0.0000 0.0140          1.4768                                                    | 
|    output_decoder/i_0_4/ZN  NOR3_X1 Rise  0.2520 0.1160 0.0890 0.513787 10       10.5138           1       96.0486                | 
|    output_decoder/rear_door         Rise  0.2520 0.0000                                                                           | 
|    rear_door                        Rise  0.2520 0.0000 0.0890          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.0000 1.0000 | 
| output delay                              | -0.3000 0.7000 | 
| data required time                        |  0.7000        | 
|                                           |                | 
| data required time                        |  0.7000        | 
| data arrival time                         | -0.2520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.4480        | 
--------------------------------------------------------------


 Timing Path to cooler 
  
 Path Start Point : state_holder/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : cooler 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    state_holder/clk                 Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                        | 
|    state_holder/Q_reg[2]/CK DFF_X1  Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    state_holder/Q_reg[2]/Q  DFF_X1  Rise  0.1260 0.1260 0.0480 1.89587  17.8678  19.7636           7       96.0486  F             | 
|    state_holder/Q[2]                Rise  0.1260 0.0000                                                                           | 
|    output_decoder/A[2]              Rise  0.1260 0.0000                                                                           | 
|    output_decoder/i_0_0/A1  AND3_X1 Rise  0.1270 0.0010 0.0480          0.879747                                                  | 
|    output_decoder/i_0_0/ZN  AND3_X1 Rise  0.2040 0.0770 0.0290 0.388891 10       10.3889           1       96.0486                | 
|    output_decoder/cooler            Rise  0.2040 0.0000                                                                           | 
|    cooler                           Rise  0.2040 0.0000 0.0290          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.0000 1.0000 | 
| output delay                              | -0.3000 0.7000 | 
| data required time                        |  0.7000        | 
|                                           |                | 
| data required time                        |  0.7000        | 
| data arrival time                         | -0.2040        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.4960        | 
--------------------------------------------------------------


 Timing Path to window_buzzer 
  
 Path Start Point : state_holder/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : window_buzzer 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    state_holder/clk                     Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                            | 
|    state_holder/Q_reg[2]/CK     DFF_X1  Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    state_holder/Q_reg[2]/Q      DFF_X1  Rise  0.1260 0.1260 0.0480 1.89587  17.8678  19.7636           7       96.0486  F             | 
|    state_holder/Q[2]                    Rise  0.1260 0.0000                                                                           | 
|    output_decoder/A[2]                  Rise  0.1260 0.0000                                                                           | 
|    output_decoder/i_0_2/A1      AND3_X1 Rise  0.1260 0.0000 0.0480          0.879747                                                  | 
|    output_decoder/i_0_2/ZN      AND3_X1 Rise  0.2030 0.0770 0.0280 0.181677 10       10.1817           1       96.0486                | 
|    output_decoder/window_buzzer         Rise  0.2030 0.0000                                                                           | 
|    window_buzzer                        Rise  0.2030 0.0000 0.0280          10                                          c             | 
-----------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.0000 1.0000 | 
| output delay                              | -0.3000 0.7000 | 
| data required time                        |  0.7000        | 
|                                           |                | 
| data required time                        |  0.7000        | 
| data arrival time                         | -0.2030        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.4970        | 
--------------------------------------------------------------


 Timing Path to heater 
  
 Path Start Point : state_holder/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : heater 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    clk                              Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    state_holder/clk                 Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                        | 
|    state_holder/Q_reg[2]/CK DFF_X1  Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    state_holder/Q_reg[2]/Q  DFF_X1  Rise  0.1260 0.1260 0.0480 1.89587  17.8678  19.7636           7       96.0486  F             | 
|    state_holder/Q[2]                Rise  0.1260 0.0000                                                                           | 
|    output_decoder/A[2]              Rise  0.1260 0.0000                                                                           | 
|    output_decoder/i_0_1/A3  AND3_X1 Rise  0.1260 0.0000 0.0480          0.964824                                                  | 
|    output_decoder/i_0_1/ZN  AND3_X1 Rise  0.2000 0.0740 0.0280 0.169227 10       10.1692           1       96.0486                | 
|    output_decoder/heater            Rise  0.2000 0.0000                                                                           | 
|    heater                           Rise  0.2000 0.0000 0.0280          10                                          c             | 
-------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.0000 1.0000 | 
| output delay                              | -0.3000 0.7000 | 
| data required time                        |  0.7000        | 
|                                           |                | 
| data required time                        |  0.7000        | 
| data arrival time                         | -0.2000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5000        | 
--------------------------------------------------------------


 Timing Path to display[2] 
  
 Path Start Point : state_holder/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    state_holder/clk                Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                       | 
|    state_holder/Q_reg[2]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    state_holder/Q_reg[2]/Q  DFF_X1 Rise  0.1260 0.1260 0.0480 1.89587  17.8678  19.7636           7       96.0486  F             | 
|    state_holder/Q[2]               Rise  0.1260 0.0000                                                                           | 
|    display[2]                      Rise  0.1270 0.0010 0.0480          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.0000 1.0000 | 
| output delay                              | -0.3000 0.7000 | 
| data required time                        |  0.7000        | 
|                                           |                | 
| data required time                        |  0.7000        | 
| data arrival time                         | -0.1270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5730        | 
--------------------------------------------------------------


 Timing Path to display[0] 
  
 Path Start Point : state_holder/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    state_holder/clk                Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                       | 
|    state_holder/Q_reg[0]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    state_holder/Q_reg[0]/Q  DFF_X1 Rise  0.1170 0.1170 0.0390 1.64232  14.2441  15.8864           4       96.0486  F             | 
|    state_holder/Q[0]               Rise  0.1170 0.0000                                                                           | 
|    display[0]                      Rise  0.1170 0.0000 0.0390          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.0000 1.0000 | 
| output delay                              | -0.3000 0.7000 | 
| data required time                        |  0.7000        | 
|                                           |                | 
| data required time                        |  0.7000        | 
| data arrival time                         | -0.1170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5830        | 
--------------------------------------------------------------


 Timing Path to display[1] 
  
 Path Start Point : state_holder/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : display[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.1000 1.53771  4.66116  6.19887           4       96.0486  c    K        | 
|    state_holder/clk                Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                       | 
|    state_holder/Q_reg[1]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
|    state_holder/Q_reg[1]/Q  DFF_X1 Rise  0.1160 0.1160 0.0380 0.970388 14.4286  15.399            4       96.0486  F             | 
|    state_holder/Q[1]               Rise  0.1160 0.0000                                                                           | 
|    display[1]                      Rise  0.1160 0.0000 0.0380          10                                          c             | 
------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  1.0000 1.0000 | 
| output delay                              | -0.3000 0.7000 | 
| data required time                        |  0.7000        | 
|                                           |                | 
| data required time                        |  0.7000        | 
| data arrival time                         | -0.1160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.5840        | 
--------------------------------------------------------------


 Timing Path to state_holder/Q_reg[0]/D 
  
 Path Start Point : temperature[1] 
 Path End Point   : state_holder/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    temperature[1]                            Fall  0.7000 0.0000 0.1000 0.514144 2.6      3.11415           2       130      c             | 
|    priority_encoder/temperature[1]           Fall  0.7000 0.0000                                                                           | 
|    priority_encoder/i_0_18/A2      OR3_X1    Fall  0.7000 0.0000 0.1000          0.849985                                                  | 
|    priority_encoder/i_0_18/ZN      OR3_X1    Fall  0.8100 0.1100 0.0150 0.156434 1.6552   1.81164           1       96.0486                | 
|    priority_encoder/i_0_17/C1      AOI211_X1 Fall  0.8100 0.0000 0.0150          1.40282                                                   | 
|    priority_encoder/i_0_17/ZN      AOI211_X1 Rise  0.8580 0.0480 0.0520 0.897215 1.86008  2.7573            2       96.0486                | 
|    priority_encoder/i_0_5/A1       AND2_X1   Rise  0.8580 0.0000 0.0520          0.918145                                                  | 
|    priority_encoder/i_0_5/ZN       AND2_X1   Rise  0.9070 0.0490 0.0140 0.568212 3.29871  3.86692           2       96.0486                | 
|    priority_encoder/i_0_1/A1       NOR2_X1   Rise  0.9070 0.0000 0.0140          1.71447                                                   | 
|    priority_encoder/i_0_1/ZN       NOR2_X1   Fall  0.9170 0.0100 0.0130 0.379803 1.6283   2.0081            1       96.0486                | 
|    priority_encoder/i_0_0/B2       AOI221_X1 Fall  0.9170 0.0000 0.0130          1.55148                                                   | 
|    priority_encoder/i_0_0/ZN       AOI221_X1 Rise  0.9970 0.0800 0.0480 0.86591  0.97463  1.84054           1       96.0486                | 
|    priority_encoder/A[0]                     Rise  0.9970 0.0000                                                                           | 
|    state_holder/D[0]                         Rise  0.9970 0.0000                                                                           | 
|    state_holder/i_0_1/A2           AND2_X1   Rise  0.9970 0.0000 0.0480          0.97463                                                   | 
|    state_holder/i_0_1/ZN           AND2_X1   Rise  1.0370 0.0400 0.0090 0.379922 1.14029  1.52021           1       96.0486                | 
|    state_holder/Q_reg[0]/D         DFF_X1    Rise  1.0370 0.0000 0.0090          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to state_holder/Q_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                             Rise  0.0000 0.0000 0.1000 1.53771  4.23691  5.77462           4       96.0486  c    K        | 
|    state_holder/clk                Rise  0.0000 0.0000                                                                           | 
|    state_holder/Q_reg[0]/CK DFF_X1 Rise  0.0000 0.0000 0.0000          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| library setup check                      | -0.0320 1.9680 | 
| data required time                       |  1.9680        | 
|                                          |                | 
| data required time                       |  1.9680        | 
| data arrival time                        | -1.0370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.9310        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 266M, CVMEM - 1758M, PVMEM - 1992M)
