; generated by Component: ARM Compiler 5.06 update 6 (build 750) Tool: ArmCC [4d3637]
; commandline ArmCC [--list --split_sections --debug -c --asm --interleave -o..\output\modbus.o --asm_dir=..\Listing\ --list_dir=..\Listing\ --depend=..\output\modbus.d --cpu=Cortex-M4.fp --apcs=interwork -O1 --diag_suppress=9931,870 -I..\APP -I..\drive -I..\Include -I..\Libraries\CMSIS\inc -I..\Libraries\CMSIS\src -I..\Libraries\FWlib\inc -I..\Libraries\FWlib\src -I..\Listing -I..\Output -I..\Project -I..\STemWinLibrary522\Config -I..\STemWinLibrary522\emWinTask -I..\STemWinLibrary522\GUILib -I..\STemWinLibrary522\inc -I..\User -I..\USB\STM32_USB_HOST_Library\Class\HID\inc -I..\USB\STM32_USB_HOST_Library\Class\MSC\src -I..\USB\STM32_USB_HOST_Library\Core\src -I..\USB\USB_APP -I..\USB\STM32_USB_HOST_Library\Class\HID\src -I..\USB\STM32_USB_HOST_Library\Class\MSC\inc -I..\USB\STM32_USB_HOST_Library\Core\inc -I..\USB\STM32_USB_OTG_Driver\inc -I..\FATFS\exfuns -I..\FATFS\src\option -I..\FATFS\src -I..\MALLOC -I..\FATFS -I..\IAP -ID:\Keil_v5\ARM\RV31\INC -ID:\Keil_v5\ARM\CMSIS\Include -ID:\Keil_v5\ARM\INC\ST\STM32F4xx -D__UVISION_VERSION=525 -DUSE_STDPERIPH_DRIVER -DSTM32F40XX -DUSE_USB_OTG_FS -DUSE_EMBEDDED_PHY -DUSE_USB_OTG_HS -DSTM32F40XX --omf_browse=..\output\modbus.crf --no_multibyte_chars ..\drive\modbus.c]
                          THUMB

                          AREA ||i.Hardware_CRC||, CODE, READONLY, ALIGN=1

                  Hardware_CRC PROC
;;;1875   //-----------------------------CRCºÏ≤‚--------------------------------------------//
;;;1876   vu16 Hardware_CRC(vu8 *p_buffer,vu8 count)    //CRC16
000000  b503              PUSH     {r0,r1,lr}
;;;1877   {
000002  b082              SUB      sp,sp,#8
;;;1878   	vu16 CRC_Result=0xffff;
000004  f64f71ff          MOV      r1,#0xffff
000008  9101              STR      r1,[sp,#4]
;;;1879   	vu8 i;
;;;1880   	if(count==0)
00000a  f89d100c          LDRB     r1,[sp,#0xc]
00000e  2900              CMP      r1,#0
000010  d126              BNE      |L1.96|
;;;1881   	{
;;;1882   		count=1;
000012  2101              MOVS     r1,#1
000014  9103              STR      r1,[sp,#0xc]
000016  e023              B        |L1.96|
                  |L1.24|
;;;1883   	}
;;;1884   	while(count--)
;;;1885   	{
;;;1886   		CRC_Result^=*p_buffer;
000018  7801              LDRB     r1,[r0,#0]
00001a  f8bd2004          LDRH     r2,[sp,#4]
00001e  4051              EORS     r1,r1,r2
000020  9101              STR      r1,[sp,#4]
;;;1887   		for(i=0;i<8;i++)
000022  2100              MOVS     r1,#0
000024  9100              STR      r1,[sp,#0]
;;;1888   		{
;;;1889   			if(CRC_Result&1)
;;;1890   			{
;;;1891   				CRC_Result>>=1;
;;;1892   				CRC_Result^=0xA001;
000026  f24a0201          MOV      r2,#0xa001
00002a  e014              B        |L1.86|
                  |L1.44|
00002c  f8bd1004          LDRH     r1,[sp,#4]            ;1889
000030  07c9              LSLS     r1,r1,#31             ;1889
000032  d008              BEQ      |L1.70|
000034  f8bd1004          LDRH     r1,[sp,#4]            ;1891
000038  0849              LSRS     r1,r1,#1              ;1891
00003a  9101              STR      r1,[sp,#4]            ;1891
00003c  f8bd1004          LDRH     r1,[sp,#4]
000040  4051              EORS     r1,r1,r2
000042  9101              STR      r1,[sp,#4]
000044  e003              B        |L1.78|
                  |L1.70|
;;;1893   			}
;;;1894   			else 
;;;1895   			{
;;;1896   				CRC_Result>>=1;
000046  f8bd1004          LDRH     r1,[sp,#4]
00004a  0849              LSRS     r1,r1,#1
00004c  9101              STR      r1,[sp,#4]
                  |L1.78|
00004e  f89d1000          LDRB     r1,[sp,#0]            ;1887
000052  1c49              ADDS     r1,r1,#1              ;1887
000054  9100              STR      r1,[sp,#0]            ;1887
                  |L1.86|
000056  f89d1000          LDRB     r1,[sp,#0]            ;1887
00005a  2908              CMP      r1,#8                 ;1887
00005c  d3e6              BCC      |L1.44|
;;;1897   			}
;;;1898   		}
;;;1899   		p_buffer++;
00005e  1c40              ADDS     r0,r0,#1
                  |L1.96|
000060  f89d100c          LDRB     r1,[sp,#0xc]          ;1884
000064  1e4a              SUBS     r2,r1,#1              ;1884
000066  9203              STR      r2,[sp,#0xc]          ;1884
000068  d2d6              BCS      |L1.24|
;;;1900   	}
;;;1901   	return CRC_Result;
00006a  f8bd0004          LDRH     r0,[sp,#4]
;;;1902   }
00006e  b004              ADD      sp,sp,#0x10
000070  bd00              POP      {pc}
                          ENDP


                          AREA ||i.Transformation_ADC||, CODE, READONLY, ALIGN=2

                  Transformation_ADC PROC
;;;1114   //===============================AD÷µ◊™ªª≥…≤‚¡ø÷µ============================================//
;;;1115   void Transformation_ADC(void)  
000000  e92d4ff0          PUSH     {r4-r11,lr}
;;;1116   {
000004  ed2d8b02          VPUSH    {d8}
000008  b081              SUB      sp,sp,#4
;;;1117       static u32 rave;
;;;1118       static u8 rcount;
;;;1119   	vu32 var32;
;;;1120   	vu32 var32a;
;;;1121   	static u16 i,count,countr;
;;;1122   	static float sumv;
;;;1123   	static u32 sumr;
;;;1124   /*****************************ƒ⁄◊Ë≤‚¡øµÁ—π◊™ªª*******************************************/
;;;1125   //	if(r_raly == 1)
;;;1126   //    {
;;;1127   //        var32 = Vmon1_value;
;;;1128   //    }else if(r_raly == 0){
;;;1129   //        var32 = Vmon1_value - 5;
;;;1130   //    }
;;;1131   	if(page_sw == face_cal)
00000a  48fe              LDR      r0,|L2.1028|
00000c  7801              LDRB     r1,[r0,#0]  ; page_sw
;;;1132   	{
;;;1133   		if(vflag == 1)
;;;1134   		{
;;;1135   			var32 = Vmon1_value;
00000e  f8dfb3f8          LDR      r11,|L2.1032|
;;;1136   			var32 = var32 * REG_CorrectionV1;  
;;;1137   			if ((Polar & 0x01) == 0x01)		  
;;;1138   			{
;;;1139   				if (var32 < REG_ReadV_Offset1) 
;;;1140   				{
;;;1141   					var32 = 0;
;;;1142   				}
;;;1143   				else var32 = var32 - REG_ReadV_Offset1;
;;;1144   			}
;;;1145   			else var32 = var32 + REG_ReadV_Offset1;
;;;1146   			var32 = var32 >> 12;
;;;1147   			if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1148   			Voltage = var32;
;;;1149   			DISS_Voltage=Voltage;
;;;1150   			DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1151   		}else if(vflag == 0){
;;;1152   			var32 = Vmon1_value;
;;;1153   			var32 = var32 * REG_CorrectionV;  
;;;1154   			if ((Polar & 0x01) == 0x01)		  
;;;1155   			{
;;;1156   				if (var32 < REG_ReadV_Offset) 
;;;1157   				{
;;;1158   					var32 = 0;
;;;1159   				}
;;;1160   				else var32 = var32 - REG_ReadV_Offset;
;;;1161   			}
;;;1162   			else var32 = var32 + REG_ReadV_Offset;
;;;1163   			var32 = var32 >> 12;
;;;1164   			if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1165   			Voltage = var32;
;;;1166   			DISS_Voltage=Voltage;
;;;1167   			DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1168   		}
;;;1169   	}else{
;;;1170   		if(page_sw == face_menu)
;;;1171   		{
;;;1172   			if(pow_v > 1000)
;;;1173   			{
;;;1174   				V_SW(1);//ÁîµÂéãÈ´òÊ°£‰Ω?
;;;1175   					if(r_raly == 1)
;;;1176   					{
;;;1177   						var32 = Vmon1_value;
;;;1178   					}else if(r_raly == 0){
;;;1179   						var32 = Vmon1_value - 2;
;;;1180   					}
;;;1181   	//				var32 = Vmon1_value;
;;;1182   					var32 = var32 * REG_CorrectionV1;  
;;;1183   					if ((Polar & 0x01) == 0x01)		  
;;;1184   					{
;;;1185   						if (var32 < REG_ReadV_Offset1) 
;;;1186   						{
;;;1187   							var32 = 0;
;;;1188   						}
;;;1189   						else var32 = var32 - REG_ReadV_Offset1;
;;;1190   					}
;;;1191   					else var32 = var32 + REG_ReadV_Offset1;
;;;1192   					var32 = var32 >> 12;
;;;1193   					if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1194   					Voltage = var32;
;;;1195   					DISS_Voltage=Voltage;
;;;1196   					DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1197   			}else{
;;;1198   				V_SW(0);//ÁîµÂéã‰ΩéÊ°£‰Ω?
;;;1199   					if(r_raly == 1)
;;;1200   					{
;;;1201   						var32 = Vmon1_value;
;;;1202   					}else if(r_raly == 0){
;;;1203   						var32 = Vmon1_value - 3;
;;;1204   					}
;;;1205   	//				var32 = Vmon1_value;
;;;1206   					var32 = var32 * REG_CorrectionV;  
;;;1207   					if ((Polar & 0x01) == 0x01)		  
;;;1208   					{
;;;1209   						if (var32 < REG_ReadV_Offset) 
;;;1210   						{
;;;1211   							var32 = 0;
;;;1212   						}
;;;1213   						else var32 = var32 - REG_ReadV_Offset;
;;;1214   					}
;;;1215   					else var32 = var32 + REG_ReadV_Offset;
;;;1216   					var32 = var32 >> 12;
;;;1217   					if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1218   					Voltage = var32;
;;;1219   					DISS_Voltage=Voltage;
;;;1220   					DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1221   			}
;;;1222   		}else if(page_sw == face_r && para_set2 == set_2_on)
;;;1223   		{
;;;1224   			if(vrange == 1)
;;;1225   			{
;;;1226   				V_SW(1);//ÁîµÂéãÈ´òÊ°£‰Ω?
;;;1227   					if(r_raly == 1)
;;;1228   					{
;;;1229   						var32 = Vmon1_value;
;;;1230   					}else if(r_raly == 0){
;;;1231   						var32 = Vmon1_value - 2;
;;;1232   					}
;;;1233   	//				var32 = Vmon1_value;
;;;1234   					var32 = var32 * REG_CorrectionV1;  
;;;1235   					if ((Polar & 0x01) == 0x01)		  
;;;1236   					{
;;;1237   						if (var32 < REG_ReadV_Offset1) 
;;;1238   						{
;;;1239   							var32 = 0;
;;;1240   						}
;;;1241   						else var32 = var32 - REG_ReadV_Offset1;
;;;1242   					}
;;;1243   					else var32 = var32 + REG_ReadV_Offset1;
;;;1244   					var32 = var32 >> 12;
;;;1245   					if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1246   					Voltage = var32;
;;;1247   					DISS_Voltage=Voltage;
;;;1248   					DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1249   			}else{
;;;1250   				V_SW(0);//ÁîµÂéã‰ΩéÊ°£‰Ω?
;;;1251   					if(r_raly == 1)
;;;1252   					{
;;;1253   						var32 = Vmon1_value;
;;;1254   					}else if(r_raly == 0){
;;;1255   						var32 = Vmon1_value - 3;
;;;1256   					}
;;;1257   	//				var32 = Vmon1_value;
;;;1258   					var32 = var32 * REG_CorrectionV;  
;;;1259   					if ((Polar & 0x01) == 0x01)		  
;;;1260   					{
;;;1261   						if (var32 < REG_ReadV_Offset) 
;;;1262   						{
;;;1263   							var32 = 0;
;;;1264   						}
;;;1265   						else var32 = var32 - REG_ReadV_Offset;
;;;1266   					}
;;;1267   					else var32 = var32 + REG_ReadV_Offset;
;;;1268   					var32 = var32 >> 12;
;;;1269   					if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1270   					Voltage = var32;
;;;1271   					DISS_Voltage=Voltage;
;;;1272   					DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1273   			}
;;;1274   		}else{
;;;1275   			if(Vmon1_value < 4300)
;;;1276   			{		
;;;1277   				V_SW(0);//ÁîµÂéã‰ΩéÊ°£‰Ωç
;;;1278   				DISS_Voltage = 0;
000012  eddf8afe          VLDR     s17,|L2.1036|
000016  f8dfa3f8          LDR      r10,|L2.1040|
00001a  ed9f8afe          VLDR     s16,|L2.1044|
00001e  f8df83fc          LDR      r8,|L2.1052|
000022  4efd              LDR      r6,|L2.1048|
000024  f10807a8          ADD      r7,r8,#0xa8           ;1148
000028  4dfd              LDR      r5,|L2.1056|
00002a  f1a70454          SUB      r4,r7,#0x54           ;1139
00002e  f04f0900          MOV      r9,#0                 ;1224
000032  2908              CMP      r1,#8                 ;1131
000034  d006              BEQ      |L2.68|
000036  7801              LDRB     r1,[r0,#0]            ;1170  ; page_sw
000038  2902              CMP      r1,#2                 ;1170
00003a  d069              BEQ      |L2.272|
00003c  7800              LDRB     r0,[r0,#0]            ;1222  ; page_sw
00003e  2803              CMP      r0,#3                 ;1222
000040  d075              BEQ      |L2.302|
000042  e0eb              B        |L2.540|
                  |L2.68|
000044  48f7              LDR      r0,|L2.1060|
000046  7801              LDRB     r1,[r0,#0]            ;1133  ; vflag
000048  2901              CMP      r1,#1                 ;1133
00004a  d002              BEQ      |L2.82|
00004c  7800              LDRB     r0,[r0,#0]            ;1151  ; vflag
00004e  b378              CBZ      r0,|L2.176|
000050  e20f              B        |L2.1138|
                  |L2.82|
000052  f8db0000          LDR      r0,[r11,#0]           ;1135  ; Vmon1_value
000056  9000              STR      r0,[sp,#0]            ;1135
000058  f8d80034          LDR      r0,[r8,#0x34]         ;1136  ; Correct_Parametet
00005c  9900              LDR      r1,[sp,#0]            ;1136
00005e  4348              MULS     r0,r1,r0              ;1136
000060  9000              STR      r0,[sp,#0]            ;1136
000062  7830              LDRB     r0,[r6,#0]            ;1137  ; correct_por
000064  07c0              LSLS     r0,r0,#31             ;1137
000066  d00b              BEQ      |L2.128|
000068  6b60              LDR      r0,[r4,#0x34]         ;1139  ; Correct_Strong
00006a  9900              LDR      r1,[sp,#0]            ;1139
00006c  4288              CMP      r0,r1                 ;1139
00006e  d902              BLS      |L2.118|
000070  f8cd9000          STR      r9,[sp,#0]            ;1141
000074  e008              B        |L2.136|
                  |L2.118|
000076  6b61              LDR      r1,[r4,#0x34]         ;1143  ; Correct_Strong
000078  9800              LDR      r0,[sp,#0]            ;1143
00007a  1a40              SUBS     r0,r0,r1              ;1143
00007c  9000              STR      r0,[sp,#0]            ;1143
00007e  e003              B        |L2.136|
                  |L2.128|
000080  6b61              LDR      r1,[r4,#0x34]         ;1145  ; Correct_Strong
000082  9800              LDR      r0,[sp,#0]            ;1145
000084  4408              ADD      r0,r0,r1              ;1145
000086  9000              STR      r0,[sp,#0]            ;1145
                  |L2.136|
000088  9800              LDR      r0,[sp,#0]            ;1146
00008a  0b00              LSRS     r0,r0,#12             ;1146
00008c  9000              STR      r0,[sp,#0]            ;1146
00008e  9800              LDR      r0,[sp,#0]            ;1147
000090  281e              CMP      r0,#0x1e              ;1147
000092  d201              BCS      |L2.152|
000094  f8cd9000          STR      r9,[sp,#0]            ;1147
                  |L2.152|
000098  9800              LDR      r0,[sp,#0]            ;1148
00009a  62b8              STR      r0,[r7,#0x28]         ;1148  ; Run_Control
00009c  6ab8              LDR      r0,[r7,#0x28]         ;1149  ; Run_Control
00009e  ee000a10          VMOV     s0,r0                 ;1149
0000a2  eeb80a40          VCVT.F32.U32 s0,s0                 ;1149
0000a6  eec00a08          VDIV.F32 s1,s0,s16             ;1150
0000aa  edca0a00          VSTR     s1,[r10,#0]           ;1150
0000ae  e1e0              B        |L2.1138|
                  |L2.176|
0000b0  e7ff              B        |L2.178|
                  |L2.178|
0000b2  f8db0000          LDR      r0,[r11,#0]           ;1152  ; Vmon1_value
0000b6  9000              STR      r0,[sp,#0]            ;1152
0000b8  f8d80000          LDR      r0,[r8,#0]            ;1153  ; Correct_Parametet
0000bc  9900              LDR      r1,[sp,#0]            ;1153
0000be  4348              MULS     r0,r1,r0              ;1153
0000c0  9000              STR      r0,[sp,#0]            ;1153
0000c2  7830              LDRB     r0,[r6,#0]            ;1154  ; correct_por
0000c4  07c0              LSLS     r0,r0,#31             ;1154
0000c6  d00b              BEQ      |L2.224|
0000c8  6821              LDR      r1,[r4,#0]            ;1156  ; Correct_Strong
0000ca  9800              LDR      r0,[sp,#0]            ;1156
0000cc  4281              CMP      r1,r0                 ;1156
0000ce  d902              BLS      |L2.214|
0000d0  f8cd9000          STR      r9,[sp,#0]            ;1158
0000d4  e008              B        |L2.232|
                  |L2.214|
0000d6  6820              LDR      r0,[r4,#0]            ;1160  ; Correct_Strong
0000d8  9900              LDR      r1,[sp,#0]            ;1160
0000da  1a08              SUBS     r0,r1,r0              ;1160
0000dc  9000              STR      r0,[sp,#0]            ;1160
0000de  e003              B        |L2.232|
                  |L2.224|
0000e0  6820              LDR      r0,[r4,#0]            ;1162  ; Correct_Strong
0000e2  9900              LDR      r1,[sp,#0]            ;1162
0000e4  4408              ADD      r0,r0,r1              ;1162
0000e6  9000              STR      r0,[sp,#0]            ;1162
                  |L2.232|
0000e8  9800              LDR      r0,[sp,#0]            ;1163
0000ea  0b00              LSRS     r0,r0,#12             ;1163
0000ec  9000              STR      r0,[sp,#0]            ;1163
0000ee  9800              LDR      r0,[sp,#0]            ;1164
0000f0  281e              CMP      r0,#0x1e              ;1164
0000f2  d201              BCS      |L2.248|
0000f4  f8cd9000          STR      r9,[sp,#0]            ;1164
                  |L2.248|
0000f8  9800              LDR      r0,[sp,#0]            ;1165
0000fa  62b8              STR      r0,[r7,#0x28]         ;1165  ; Run_Control
0000fc  6ab8              LDR      r0,[r7,#0x28]         ;1166  ; Run_Control
0000fe  ee000a10          VMOV     s0,r0                 ;1166
000102  eeb80a40          VCVT.F32.U32 s0,s0                 ;1166
000106  eec00a08          VDIV.F32 s1,s0,s16             ;1167
00010a  edca0a00          VSTR     s1,[r10,#0]           ;1167
00010e  e1b0              B        |L2.1138|
                  |L2.272|
000110  f8d70098          LDR      r0,[r7,#0x98]         ;1172  ; Run_Control
000114  f5b07f7a          CMP      r0,#0x3e8             ;1172
000118  d93e              BLS      |L2.408|
00011a  2001              MOVS     r0,#1                 ;1174
00011c  f7fffffe          BL       V_SW
000120  48c1              LDR      r0,|L2.1064|
000122  7801              LDRB     r1,[r0,#0]            ;1175  ; r_raly
000124  2901              CMP      r1,#1                 ;1175
000126  d003              BEQ      |L2.304|
000128  7800              LDRB     r0,[r0,#0]            ;1178  ; r_raly
00012a  b128              CBZ      r0,|L2.312|
00012c  e008              B        |L2.320|
                  |L2.302|
00012e  e071              B        |L2.532|
                  |L2.304|
000130  f8db0000          LDR      r0,[r11,#0]           ;1177  ; Vmon1_value
000134  9000              STR      r0,[sp,#0]            ;1177
000136  e003              B        |L2.320|
                  |L2.312|
000138  f8db0000          LDR      r0,[r11,#0]           ;1179  ; Vmon1_value
00013c  1e80              SUBS     r0,r0,#2              ;1179
00013e  9000              STR      r0,[sp,#0]            ;1179
                  |L2.320|
000140  f8d80034          LDR      r0,[r8,#0x34]         ;1182  ; Correct_Parametet
000144  9900              LDR      r1,[sp,#0]            ;1182
000146  4348              MULS     r0,r1,r0              ;1182
000148  9000              STR      r0,[sp,#0]            ;1182
00014a  7830              LDRB     r0,[r6,#0]            ;1183  ; correct_por
00014c  07c0              LSLS     r0,r0,#31             ;1183
00014e  d00b              BEQ      |L2.360|
000150  6b60              LDR      r0,[r4,#0x34]         ;1185  ; Correct_Strong
000152  9900              LDR      r1,[sp,#0]            ;1185
000154  4288              CMP      r0,r1                 ;1185
000156  d902              BLS      |L2.350|
000158  f8cd9000          STR      r9,[sp,#0]            ;1187
00015c  e008              B        |L2.368|
                  |L2.350|
00015e  6b60              LDR      r0,[r4,#0x34]         ;1189  ; Correct_Strong
000160  9900              LDR      r1,[sp,#0]            ;1189
000162  1a08              SUBS     r0,r1,r0              ;1189
000164  9000              STR      r0,[sp,#0]            ;1189
000166  e003              B        |L2.368|
                  |L2.360|
000168  6b60              LDR      r0,[r4,#0x34]         ;1191  ; Correct_Strong
00016a  9900              LDR      r1,[sp,#0]            ;1191
00016c  4408              ADD      r0,r0,r1              ;1191
00016e  9000              STR      r0,[sp,#0]            ;1191
                  |L2.368|
000170  9800              LDR      r0,[sp,#0]            ;1192
000172  0b00              LSRS     r0,r0,#12             ;1192
000174  9000              STR      r0,[sp,#0]            ;1192
000176  9800              LDR      r0,[sp,#0]            ;1193
000178  281e              CMP      r0,#0x1e              ;1193
00017a  d201              BCS      |L2.384|
00017c  f8cd9000          STR      r9,[sp,#0]            ;1193
                  |L2.384|
000180  9800              LDR      r0,[sp,#0]            ;1194
000182  62b8              STR      r0,[r7,#0x28]         ;1194  ; Run_Control
000184  6ab8              LDR      r0,[r7,#0x28]         ;1195  ; Run_Control
000186  ee000a10          VMOV     s0,r0                 ;1195
00018a  eeb80a40          VCVT.F32.U32 s0,s0                 ;1195
00018e  eec00a08          VDIV.F32 s1,s0,s16             ;1196
000192  edca0a00          VSTR     s1,[r10,#0]           ;1196
000196  e16c              B        |L2.1138|
                  |L2.408|
000198  2000              MOVS     r0,#0                 ;1198
00019a  f7fffffe          BL       V_SW
00019e  48a2              LDR      r0,|L2.1064|
0001a0  7801              LDRB     r1,[r0,#0]            ;1199  ; r_raly
0001a2  2901              CMP      r1,#1                 ;1199
0001a4  d002              BEQ      |L2.428|
0001a6  7800              LDRB     r0,[r0,#0]            ;1202  ; r_raly
0001a8  b120              CBZ      r0,|L2.436|
0001aa  e007              B        |L2.444|
                  |L2.428|
0001ac  f8db0000          LDR      r0,[r11,#0]           ;1201  ; Vmon1_value
0001b0  9000              STR      r0,[sp,#0]            ;1201
0001b2  e003              B        |L2.444|
                  |L2.436|
0001b4  f8db0000          LDR      r0,[r11,#0]           ;1203  ; Vmon1_value
0001b8  1ec0              SUBS     r0,r0,#3              ;1203
0001ba  9000              STR      r0,[sp,#0]            ;1203
                  |L2.444|
0001bc  f8d80000          LDR      r0,[r8,#0]            ;1206  ; Correct_Parametet
0001c0  9900              LDR      r1,[sp,#0]            ;1206
0001c2  4348              MULS     r0,r1,r0              ;1206
0001c4  9000              STR      r0,[sp,#0]            ;1206
0001c6  7830              LDRB     r0,[r6,#0]            ;1207  ; correct_por
0001c8  07c0              LSLS     r0,r0,#31             ;1207
0001ca  d00b              BEQ      |L2.484|
0001cc  6820              LDR      r0,[r4,#0]            ;1209  ; Correct_Strong
0001ce  9900              LDR      r1,[sp,#0]            ;1209
0001d0  4288              CMP      r0,r1                 ;1209
0001d2  d902              BLS      |L2.474|
0001d4  f8cd9000          STR      r9,[sp,#0]            ;1211
0001d8  e008              B        |L2.492|
                  |L2.474|
0001da  6820              LDR      r0,[r4,#0]            ;1213  ; Correct_Strong
0001dc  9900              LDR      r1,[sp,#0]            ;1213
0001de  1a08              SUBS     r0,r1,r0              ;1213
0001e0  9000              STR      r0,[sp,#0]            ;1213
0001e2  e003              B        |L2.492|
                  |L2.484|
0001e4  6821              LDR      r1,[r4,#0]            ;1215  ; Correct_Strong
0001e6  9800              LDR      r0,[sp,#0]            ;1215
0001e8  4408              ADD      r0,r0,r1              ;1215
0001ea  9000              STR      r0,[sp,#0]            ;1215
                  |L2.492|
0001ec  9800              LDR      r0,[sp,#0]            ;1216
0001ee  0b00              LSRS     r0,r0,#12             ;1216
0001f0  9000              STR      r0,[sp,#0]            ;1216
0001f2  9800              LDR      r0,[sp,#0]            ;1217
0001f4  281e              CMP      r0,#0x1e              ;1217
0001f6  d201              BCS      |L2.508|
0001f8  f8cd9000          STR      r9,[sp,#0]            ;1217
                  |L2.508|
0001fc  9800              LDR      r0,[sp,#0]            ;1218
0001fe  62b8              STR      r0,[r7,#0x28]         ;1218  ; Run_Control
000200  6ab8              LDR      r0,[r7,#0x28]         ;1219  ; Run_Control
000202  ee000a10          VMOV     s0,r0                 ;1219
000206  eeb80a40          VCVT.F32.U32 s0,s0                 ;1219
00020a  eec00a08          VDIV.F32 s1,s0,s16             ;1220
00020e  edca0a00          VSTR     s1,[r10,#0]           ;1220
000212  e12e              B        |L2.1138|
                  |L2.532|
000214  4885              LDR      r0,|L2.1068|
000216  7800              LDRB     r0,[r0,#0]            ;1222  ; para_set2
000218  28ff              CMP      r0,#0xff              ;1222
00021a  d00f              BEQ      |L2.572|
                  |L2.540|
00021c  f8db0000          LDR      r0,[r11,#0]           ;1275  ; Vmon1_value
000220  f24101cc          MOV      r1,#0x10cc            ;1275
000224  4288              CMP      r0,r1                 ;1275
000226  d272              BCS      |L2.782|
000228  2000              MOVS     r0,#0                 ;1277
00022a  f7fffffe          BL       V_SW
00022e  edca8a00          VSTR     s17,[r10,#0]
;;;1279   				i=0;
000232  4879              LDR      r0,|L2.1048|
000234  3828              SUBS     r0,r0,#0x28
000236  f8a09002          STRH     r9,[r0,#2]
00023a  e11a              B        |L2.1138|
                  |L2.572|
00023c  6ea8              LDR      r0,[r5,#0x68]         ;1224  ; InFlashSave
00023e  2801              CMP      r0,#1                 ;1224
000240  d009              BEQ      |L2.598|
000242  2000              MOVS     r0,#0                 ;1250
000244  f7fffffe          BL       V_SW
000248  4877              LDR      r0,|L2.1064|
00024a  7801              LDRB     r1,[r0,#0]            ;1251  ; r_raly
00024c  2901              CMP      r1,#1                 ;1251
00024e  d042              BEQ      |L2.726|
000250  7800              LDRB     r0,[r0,#0]            ;1254  ; r_raly
000252  b3e0              CBZ      r0,|L2.718|
000254  e047              B        |L2.742|
                  |L2.598|
000256  2001              MOVS     r0,#1                 ;1226
000258  f7fffffe          BL       V_SW
00025c  4872              LDR      r0,|L2.1064|
00025e  7801              LDRB     r1,[r0,#0]            ;1227  ; r_raly
000260  2901              CMP      r1,#1                 ;1227
000262  d002              BEQ      |L2.618|
000264  7800              LDRB     r0,[r0,#0]            ;1230  ; r_raly
000266  b120              CBZ      r0,|L2.626|
000268  e007              B        |L2.634|
                  |L2.618|
00026a  f8db0000          LDR      r0,[r11,#0]           ;1229  ; Vmon1_value
00026e  9000              STR      r0,[sp,#0]            ;1229
000270  e003              B        |L2.634|
                  |L2.626|
000272  f8db0000          LDR      r0,[r11,#0]           ;1231  ; Vmon1_value
000276  1e80              SUBS     r0,r0,#2              ;1231
000278  9000              STR      r0,[sp,#0]            ;1231
                  |L2.634|
00027a  f8d80034          LDR      r0,[r8,#0x34]         ;1234  ; Correct_Parametet
00027e  9900              LDR      r1,[sp,#0]            ;1234
000280  4348              MULS     r0,r1,r0              ;1234
000282  9000              STR      r0,[sp,#0]            ;1234
000284  7830              LDRB     r0,[r6,#0]            ;1235  ; correct_por
000286  07c0              LSLS     r0,r0,#31             ;1235
000288  d00b              BEQ      |L2.674|
00028a  6b61              LDR      r1,[r4,#0x34]         ;1237  ; Correct_Strong
00028c  9800              LDR      r0,[sp,#0]            ;1237
00028e  4281              CMP      r1,r0                 ;1237
000290  d902              BLS      |L2.664|
000292  f8cd9000          STR      r9,[sp,#0]            ;1239
000296  e008              B        |L2.682|
                  |L2.664|
000298  6b60              LDR      r0,[r4,#0x34]         ;1241  ; Correct_Strong
00029a  9900              LDR      r1,[sp,#0]            ;1241
00029c  1a08              SUBS     r0,r1,r0              ;1241
00029e  9000              STR      r0,[sp,#0]            ;1241
0002a0  e003              B        |L2.682|
                  |L2.674|
0002a2  6b60              LDR      r0,[r4,#0x34]         ;1243  ; Correct_Strong
0002a4  9900              LDR      r1,[sp,#0]            ;1243
0002a6  4408              ADD      r0,r0,r1              ;1243
0002a8  9000              STR      r0,[sp,#0]            ;1243
                  |L2.682|
0002aa  9800              LDR      r0,[sp,#0]            ;1244
0002ac  0b00              LSRS     r0,r0,#12             ;1244
0002ae  9000              STR      r0,[sp,#0]            ;1244
0002b0  9800              LDR      r0,[sp,#0]            ;1245
0002b2  281e              CMP      r0,#0x1e              ;1245
0002b4  d201              BCS      |L2.698|
0002b6  f8cd9000          STR      r9,[sp,#0]            ;1245
                  |L2.698|
0002ba  9800              LDR      r0,[sp,#0]            ;1246
0002bc  62b8              STR      r0,[r7,#0x28]         ;1246  ; Run_Control
0002be  6ab8              LDR      r0,[r7,#0x28]         ;1247  ; Run_Control
0002c0  ee000a10          VMOV     s0,r0                 ;1247
0002c4  eeb80a40          VCVT.F32.U32 s0,s0                 ;1247
0002c8  eec00a08          VDIV.F32 s1,s0,s16             ;1248
0002cc  e000              B        |L2.720|
                  |L2.718|
0002ce  e006              B        |L2.734|
                  |L2.720|
0002d0  edca0a00          VSTR     s1,[r10,#0]           ;1248
0002d4  e0cd              B        |L2.1138|
                  |L2.726|
0002d6  f8db0000          LDR      r0,[r11,#0]           ;1253  ; Vmon1_value
0002da  9000              STR      r0,[sp,#0]            ;1253
0002dc  e003              B        |L2.742|
                  |L2.734|
0002de  f8db0000          LDR      r0,[r11,#0]           ;1255  ; Vmon1_value
0002e2  1ec0              SUBS     r0,r0,#3              ;1255
0002e4  9000              STR      r0,[sp,#0]            ;1255
                  |L2.742|
0002e6  f8d80000          LDR      r0,[r8,#0]            ;1258  ; Correct_Parametet
0002ea  9900              LDR      r1,[sp,#0]            ;1258
0002ec  4348              MULS     r0,r1,r0              ;1258
0002ee  9000              STR      r0,[sp,#0]            ;1258
0002f0  7830              LDRB     r0,[r6,#0]            ;1259  ; correct_por
0002f2  07c0              LSLS     r0,r0,#31             ;1259
0002f4  d00c              BEQ      |L2.784|
0002f6  6820              LDR      r0,[r4,#0]            ;1261  ; Correct_Strong
0002f8  9900              LDR      r1,[sp,#0]            ;1261
0002fa  4288              CMP      r0,r1                 ;1261
0002fc  d902              BLS      |L2.772|
0002fe  f8cd9000          STR      r9,[sp,#0]            ;1263
000302  e009              B        |L2.792|
                  |L2.772|
000304  6820              LDR      r0,[r4,#0]            ;1265  ; Correct_Strong
000306  9900              LDR      r1,[sp,#0]            ;1265
000308  1a08              SUBS     r0,r1,r0              ;1265
00030a  9000              STR      r0,[sp,#0]            ;1265
00030c  e004              B        |L2.792|
                  |L2.782|
00030e  e017              B        |L2.832|
                  |L2.784|
000310  6820              LDR      r0,[r4,#0]            ;1267  ; Correct_Strong
000312  9900              LDR      r1,[sp,#0]            ;1267
000314  4408              ADD      r0,r0,r1              ;1267
000316  9000              STR      r0,[sp,#0]            ;1267
                  |L2.792|
000318  9800              LDR      r0,[sp,#0]            ;1268
00031a  0b00              LSRS     r0,r0,#12             ;1268
00031c  9000              STR      r0,[sp,#0]            ;1268
00031e  9800              LDR      r0,[sp,#0]            ;1269
000320  281e              CMP      r0,#0x1e              ;1269
000322  d201              BCS      |L2.808|
000324  f8cd9000          STR      r9,[sp,#0]            ;1269
                  |L2.808|
000328  9800              LDR      r0,[sp,#0]            ;1270
00032a  62b8              STR      r0,[r7,#0x28]         ;1270  ; Run_Control
00032c  6ab8              LDR      r0,[r7,#0x28]         ;1271  ; Run_Control
00032e  ee000a10          VMOV     s0,r0                 ;1271
000332  eeb80a40          VCVT.F32.U32 s0,s0                 ;1271
000336  eec00a08          VDIV.F32 s1,s0,s16             ;1272
00033a  edca0a00          VSTR     s1,[r10,#0]           ;1272
00033e  e098              B        |L2.1138|
                  |L2.832|
;;;1280   			}else{										
;;;1281   				if(DISS_Voltage > 10)
000340  493b              LDR      r1,|L2.1072|
000342  f8da0000          LDR      r0,[r10,#0]  ; DISS_Voltage
000346  4288              CMP      r0,r1
000348  dd3d              BLE      |L2.966|
;;;1282   				{
;;;1283   					V_SW(1);//ÁîµÂéãÈ´òÊ°£‰Ωç
00034a  2001              MOVS     r0,#1
00034c  f7fffffe          BL       V_SW
;;;1284   					if(r_raly == 1)
000350  4835              LDR      r0,|L2.1064|
000352  7801              LDRB     r1,[r0,#0]  ; r_raly
000354  2901              CMP      r1,#1
000356  d002              BEQ      |L2.862|
;;;1285   					{
;;;1286   						var32 = Vmon1_value;
;;;1287   					}else if(r_raly == 0){
000358  7800              LDRB     r0,[r0,#0]  ; r_raly
00035a  b120              CBZ      r0,|L2.870|
00035c  e007              B        |L2.878|
                  |L2.862|
00035e  f8db0000          LDR      r0,[r11,#0]           ;1286  ; Vmon1_value
000362  9000              STR      r0,[sp,#0]            ;1286
000364  e003              B        |L2.878|
                  |L2.870|
;;;1288   						var32 = Vmon1_value - 2;
000366  f8db0000          LDR      r0,[r11,#0]  ; Vmon1_value
00036a  1e80              SUBS     r0,r0,#2
00036c  9000              STR      r0,[sp,#0]
                  |L2.878|
;;;1289   					}
;;;1290   	//				var32 = Vmon1_value;
;;;1291   					var32 = var32 * REG_CorrectionV1;  
00036e  f8d80034          LDR      r0,[r8,#0x34]  ; Correct_Parametet
000372  9900              LDR      r1,[sp,#0]
000374  4348              MULS     r0,r1,r0
000376  9000              STR      r0,[sp,#0]
;;;1292   					if ((Polar & 0x01) == 0x01)		  
000378  7830              LDRB     r0,[r6,#0]  ; correct_por
00037a  07c0              LSLS     r0,r0,#31
00037c  d00b              BEQ      |L2.918|
;;;1293   					{
;;;1294   						if (var32 < REG_ReadV_Offset1) 
00037e  6b60              LDR      r0,[r4,#0x34]  ; Correct_Strong
000380  9900              LDR      r1,[sp,#0]
000382  4288              CMP      r0,r1
000384  d902              BLS      |L2.908|
;;;1295   						{
;;;1296   							var32 = 0;
000386  f8cd9000          STR      r9,[sp,#0]
00038a  e008              B        |L2.926|
                  |L2.908|
;;;1297   						}
;;;1298   						else var32 = var32 - REG_ReadV_Offset1;
00038c  6b61              LDR      r1,[r4,#0x34]  ; Correct_Strong
00038e  9800              LDR      r0,[sp,#0]
000390  1a40              SUBS     r0,r0,r1
000392  9000              STR      r0,[sp,#0]
000394  e003              B        |L2.926|
                  |L2.918|
;;;1299   					}
;;;1300   					else var32 = var32 + REG_ReadV_Offset1;
000396  6b60              LDR      r0,[r4,#0x34]  ; Correct_Strong
000398  9900              LDR      r1,[sp,#0]
00039a  4408              ADD      r0,r0,r1
00039c  9000              STR      r0,[sp,#0]
                  |L2.926|
;;;1301   					var32 = var32 >> 12;
00039e  9800              LDR      r0,[sp,#0]
0003a0  0b00              LSRS     r0,r0,#12
0003a2  9000              STR      r0,[sp,#0]
;;;1302   					if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
0003a4  9800              LDR      r0,[sp,#0]
0003a6  281e              CMP      r0,#0x1e
0003a8  d201              BCS      |L2.942|
0003aa  f8cd9000          STR      r9,[sp,#0]
                  |L2.942|
;;;1303   					Voltage = var32;
0003ae  9800              LDR      r0,[sp,#0]
0003b0  62b8              STR      r0,[r7,#0x28]  ; Run_Control
;;;1304   					DISS_Voltage=Voltage;
0003b2  6ab8              LDR      r0,[r7,#0x28]  ; Run_Control
0003b4  ee000a10          VMOV     s0,r0
0003b8  eeb80a40          VCVT.F32.U32 s0,s0
;;;1305   					DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
0003bc  eec00a08          VDIV.F32 s1,s0,s16
0003c0  edca0a00          VSTR     s1,[r10,#0]
0003c4  e055              B        |L2.1138|
                  |L2.966|
;;;1306   					
;;;1307   				}else{
;;;1308   					V_SW(0);//ÁîµÂéã‰ΩéÊ°£‰Ωç
0003c6  2000              MOVS     r0,#0
0003c8  f7fffffe          BL       V_SW
;;;1309   					if(r_raly == 1)
0003cc  4816              LDR      r0,|L2.1064|
0003ce  7801              LDRB     r1,[r0,#0]  ; r_raly
0003d0  2901              CMP      r1,#1
0003d2  d002              BEQ      |L2.986|
;;;1310   					{
;;;1311   						var32 = Vmon1_value;
;;;1312   					}else if(r_raly == 0){
0003d4  7800              LDRB     r0,[r0,#0]  ; r_raly
0003d6  b120              CBZ      r0,|L2.994|
0003d8  e007              B        |L2.1002|
                  |L2.986|
0003da  f8db0000          LDR      r0,[r11,#0]           ;1311  ; Vmon1_value
0003de  9000              STR      r0,[sp,#0]            ;1311
0003e0  e003              B        |L2.1002|
                  |L2.994|
;;;1313   						var32 = Vmon1_value - 3;
0003e2  f8db0000          LDR      r0,[r11,#0]  ; Vmon1_value
0003e6  1ec0              SUBS     r0,r0,#3
0003e8  9000              STR      r0,[sp,#0]
                  |L2.1002|
;;;1314   					}
;;;1315   	//				var32 = Vmon1_value;
;;;1316   					var32 = var32 * REG_CorrectionV;  
0003ea  f8d80000          LDR      r0,[r8,#0]  ; Correct_Parametet
0003ee  9900              LDR      r1,[sp,#0]
0003f0  4348              MULS     r0,r1,r0
0003f2  9000              STR      r0,[sp,#0]
;;;1317   					if ((Polar & 0x01) == 0x01)		  
0003f4  7830              LDRB     r0,[r6,#0]  ; correct_por
0003f6  07c0              LSLS     r0,r0,#31
0003f8  d024              BEQ      |L2.1092|
;;;1318   					{
;;;1319   						if (var32 < REG_ReadV_Offset) 
0003fa  6821              LDR      r1,[r4,#0]  ; Correct_Strong
0003fc  9800              LDR      r0,[sp,#0]
0003fe  4281              CMP      r1,r0
000400  d91b              BLS      |L2.1082|
;;;1320   						{
;;;1321   							var32 = 0;
000402  e017              B        |L2.1076|
                  |L2.1028|
                          DCD      page_sw
                  |L2.1032|
                          DCD      Vmon1_value
                  |L2.1036|
00040c  00000000          DCFS     0x00000000 ; 0
                  |L2.1040|
                          DCD      DISS_Voltage
                  |L2.1044|
000414  447a0000          DCFS     0x447a0000 ; 1000
                  |L2.1048|
                          DCD      ||.data||+0x28
                  |L2.1052|
                          DCD      ||.bss||
                  |L2.1056|
                          DCD      InFlashSave
                  |L2.1060|
                          DCD      vflag
                  |L2.1064|
                          DCD      r_raly
                  |L2.1068|
                          DCD      para_set2
                  |L2.1072|
                          DCD      0x41200000
                  |L2.1076|
000434  f8cd9000          STR      r9,[sp,#0]
000438  e008              B        |L2.1100|
                  |L2.1082|
;;;1322   						}
;;;1323   						else var32 = var32 - REG_ReadV_Offset;
00043a  6820              LDR      r0,[r4,#0]  ; Correct_Strong
00043c  9900              LDR      r1,[sp,#0]
00043e  1a08              SUBS     r0,r1,r0
000440  9000              STR      r0,[sp,#0]
000442  e003              B        |L2.1100|
                  |L2.1092|
;;;1324   					}
;;;1325   					else var32 = var32 + REG_ReadV_Offset;
000444  6820              LDR      r0,[r4,#0]  ; Correct_Strong
000446  9900              LDR      r1,[sp,#0]
000448  4408              ADD      r0,r0,r1
00044a  9000              STR      r0,[sp,#0]
                  |L2.1100|
;;;1326   					var32 = var32 >> 12;
00044c  9800              LDR      r0,[sp,#0]
00044e  0b00              LSRS     r0,r0,#12
000450  9000              STR      r0,[sp,#0]
;;;1327   					if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
000452  9800              LDR      r0,[sp,#0]
000454  281e              CMP      r0,#0x1e
000456  d201              BCS      |L2.1116|
000458  f8cd9000          STR      r9,[sp,#0]
                  |L2.1116|
;;;1328   					Voltage = var32;
00045c  9800              LDR      r0,[sp,#0]
00045e  62b8              STR      r0,[r7,#0x28]  ; Run_Control
;;;1329   					DISS_Voltage=Voltage;
000460  6ab8              LDR      r0,[r7,#0x28]  ; Run_Control
000462  ee000a10          VMOV     s0,r0
000466  eeb80a40          VCVT.F32.U32 s0,s0
;;;1330   					DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
00046a  eec00a08          VDIV.F32 s1,s0,s16
00046e  edca0a00          VSTR     s1,[r10,#0]
                  |L2.1138|
;;;1331   				}
;;;1332   			}
;;;1333   		}
;;;1334   	}
;;;1335   	if(count == 200)
000472  49fe              LDR      r1,|L2.2156|
000474  8888              LDRH     r0,[r1,#4]  ; count
000476  28c8              CMP      r0,#0xc8
000478  d018              BEQ      |L2.1196|
;;;1336   	{
;;;1337   		disloadv = sumv/200;
;;;1338   		count = 0;
;;;1339   		sumv = 0;
;;;1340   	}else{
;;;1341   		sumv += DISS_Voltage;
00047a  ed910a02          VLDR     s0,[r1,#8]
00047e  edda0a00          VLDR     s1,[r10,#0]
000482  ee300a20          VADD.F32 s0,s0,s1
000486  ed810a02          VSTR     s0,[r1,#8]
;;;1342   		count++;
00048a  1c40              ADDS     r0,r0,#1
00048c  8088              STRH     r0,[r1,#4]
                  |L2.1166|
;;;1343   	}
;;;1344   	var32 = 0;
00048e  f8cd9000          STR      r9,[sp,#0]
;;;1345   //		if(DISS_Voltage >= 30)
;;;1346   //		{
;;;1347   //	//        if(r_raly == 1)
;;;1348   //	//        {
;;;1349   //	//            var32 = Vmon1_value;
;;;1350   //	//        }else if(r_raly == 0){
;;;1351   //	//            var32 = Vmon1_value - 5;
;;;1352   //	//        }
;;;1353   //			var32 = var32 * REG_CorrectionV2;  
;;;1354   //			if ((Polar & 0x01) == 0x01)		  
;;;1355   //			{
;;;1356   //				if (var32 < REG_ReadV_Offset2) 
;;;1357   //				{
;;;1358   //					var32 = 0;
;;;1359   //				}
;;;1360   //				else var32 = var32 - REG_ReadV_Offset2;
;;;1361   //			}
;;;1362   //			else var32 = var32 + REG_ReadV_Offset2;
;;;1363   //			var32 = var32 >> 12;
;;;1364   //			if (var32 < 30) var32 = 0;				  //40mV”î–Ç»•¬£
;;;1365   //			Voltage = var32;
;;;1366   //			DISS_Voltage=Voltage;
;;;1367   //			DISS_Voltage=DISS_Voltage/1000;//›ÜÃ£–î æ÷ß—π
;;;1368   //		}
;;;1369   		
;;;1370   	
;;;1371   	/*******************∏∫‘ÿ≤‚¡øµÁ¡˜◊™ªª**************************************/
;;;1372   	if(cflag == 0)
000492  4af7              LDR      r2,|L2.2160|
000494  7810              LDRB     r0,[r2,#0]  ; cflag
;;;1373   	{
;;;1374   		var32 = Imon1_value;
000496  f8dfa3dc          LDR      r10,|L2.2164|
;;;1375   		var32 = var32 * REG_Load_A;  
;;;1376   		if ((Polar1 & 0x01) == 0x01)		  
;;;1377   		{
;;;1378   			if (var32 < REG_LoadA_Offset) 
;;;1379   			{
;;;1380   				var32 = 0;
;;;1381   			}
;;;1382   			else var32 = var32 - REG_LoadA_Offset;
;;;1383   		}
;;;1384   		else var32 = var32 + REG_LoadA_Offset;
;;;1385   		var32 = var32 >> 12;
;;;1386   		Laod_Current = var32;
;;;1387   		DISS_Current=Laod_Current;
00049a  f8dfc3dc          LDR      r12,|L2.2168|
;;;1388   		DISS_Current=DISS_Current/1000;//º∆À„œ‘ æµÁ¡˜
;;;1389   		if(DISS_Current > 1)
00049e  f04f5b7e          MOV      r11,#0x3f800000
0004a2  b188              CBZ      r0,|L2.1224|
;;;1390   		{
;;;1391   			var32 = Imon1_value;
;;;1392   			var32 = var32 * REG_Load_A1;  
;;;1393   			if ((Polar1 & 0x01) == 0x01)		  
;;;1394   			{
;;;1395   				if (var32 < REG_LoadA_Offset1) 
;;;1396   				{
;;;1397   					var32 = 0;
;;;1398   				}
;;;1399   				else var32 = var32 - REG_LoadA_Offset1;
;;;1400   			}
;;;1401   			else var32 = var32 + REG_LoadA_Offset1;
;;;1402   			var32 = var32 >> 12;
;;;1403   			Laod_Current = var32;
;;;1404   			DISS_Current=Laod_Current;
;;;1405   			DISS_Current=DISS_Current/1000;//›ÜÃ£–î æ÷ß¬∑
;;;1406   		}
;;;1407   		if(DISS_Current > 5)
;;;1408   		{
;;;1409   			var32 = Imon1_value;
;;;1410   			var32 = var32 * REG_Load_A2;  
;;;1411   			if ((Polar1 & 0x01) == 0x01)		  
;;;1412   			{
;;;1413   				if (var32 < REG_LoadA_Offset2) 
;;;1414   				{
;;;1415   					var32 = 0;
;;;1416   				}
;;;1417   				else var32 = var32 - REG_LoadA_Offset2;
;;;1418   			}
;;;1419   			else var32 = var32 + REG_LoadA_Offset2;
;;;1420   			var32 = var32 >> 12;
;;;1421   			Laod_Current = var32;
;;;1422   			DISS_Current=Laod_Current;
;;;1423   			DISS_Current=DISS_Current/1000;//›ÜÃ£–î æ÷ß¬∑
;;;1424   		}
;;;1425   	}else if(cflag == 1){
0004a4  7810              LDRB     r0,[r2,#0]  ; cflag
0004a6  2801              CMP      r0,#1
0004a8  d078              BEQ      |L2.1436|
0004aa  e0e2              B        |L2.1650|
                  |L2.1196|
0004ac  ed910a02          VLDR     s0,[r1,#8]            ;1337
0004b0  eddf0af2          VLDR     s1,|L2.2172|
0004b4  48f2              LDR      r0,|L2.2176|
0004b6  ee801a20          VDIV.F32 s2,s0,s1              ;1337
0004ba  ed801a00          VSTR     s2,[r0,#0]            ;1337
0004be  f8a19004          STRH     r9,[r1,#4]            ;1338
0004c2  edc18a02          VSTR     s17,[r1,#8]           ;1339
0004c6  e7e2              B        |L2.1166|
                  |L2.1224|
0004c8  f8da0000          LDR      r0,[r10,#0]           ;1374  ; Imon1_value
0004cc  9000              STR      r0,[sp,#0]            ;1374
0004ce  f8d80004          LDR      r0,[r8,#4]            ;1375  ; Correct_Parametet
0004d2  9b00              LDR      r3,[sp,#0]            ;1375
0004d4  4358              MULS     r0,r3,r0              ;1375
0004d6  9000              STR      r0,[sp,#0]            ;1375
0004d8  7870              LDRB     r0,[r6,#1]            ;1376  ; correct_por
0004da  07c0              LSLS     r0,r0,#31             ;1376
0004dc  d00b              BEQ      |L2.1270|
0004de  6860              LDR      r0,[r4,#4]            ;1378  ; Correct_Strong
0004e0  9b00              LDR      r3,[sp,#0]            ;1378
0004e2  4298              CMP      r0,r3                 ;1378
0004e4  d902              BLS      |L2.1260|
0004e6  f8cd9000          STR      r9,[sp,#0]            ;1380
0004ea  e008              B        |L2.1278|
                  |L2.1260|
0004ec  6860              LDR      r0,[r4,#4]            ;1382  ; Correct_Strong
0004ee  9b00              LDR      r3,[sp,#0]            ;1382
0004f0  1a18              SUBS     r0,r3,r0              ;1382
0004f2  9000              STR      r0,[sp,#0]            ;1382
0004f4  e003              B        |L2.1278|
                  |L2.1270|
0004f6  6860              LDR      r0,[r4,#4]            ;1384  ; Correct_Strong
0004f8  9b00              LDR      r3,[sp,#0]            ;1384
0004fa  4418              ADD      r0,r0,r3              ;1384
0004fc  9000              STR      r0,[sp,#0]            ;1384
                  |L2.1278|
0004fe  9800              LDR      r0,[sp,#0]            ;1385
000500  0b00              LSRS     r0,r0,#12             ;1385
000502  9000              STR      r0,[sp,#0]            ;1385
000504  9800              LDR      r0,[sp,#0]            ;1386
000506  6338              STR      r0,[r7,#0x30]         ;1386  ; Run_Control
000508  6b38              LDR      r0,[r7,#0x30]         ;1387  ; Run_Control
00050a  ee000a10          VMOV     s0,r0                 ;1387
00050e  eef80a40          VCVT.F32.U32 s1,s0                 ;1387
000512  ee800a88          VDIV.F32 s0,s1,s16             ;1388
000516  ed8c0a00          VSTR     s0,[r12,#0]           ;1388
00051a  ee100a10          VMOV     r0,s0                 ;1389
00051e  4558              CMP      r0,r11                ;1389
000520  dd26              BLE      |L2.1392|
000522  f8da0000          LDR      r0,[r10,#0]           ;1391  ; Imon1_value
000526  9000              STR      r0,[sp,#0]            ;1391
000528  69a8              LDR      r0,[r5,#0x18]         ;1392  ; InFlashSave
00052a  9b00              LDR      r3,[sp,#0]            ;1392
00052c  4358              MULS     r0,r3,r0              ;1392
00052e  9000              STR      r0,[sp,#0]            ;1392
000530  7870              LDRB     r0,[r6,#1]            ;1393  ; correct_por
000532  07c0              LSLS     r0,r0,#31             ;1393
000534  d00a              BEQ      |L2.1356|
000536  6a28              LDR      r0,[r5,#0x20]         ;1395  ; InFlashSave
000538  9b00              LDR      r3,[sp,#0]            ;1395
00053a  4298              CMP      r0,r3                 ;1395
00053c  d902              BLS      |L2.1348|
00053e  f8cd9000          STR      r9,[sp,#0]            ;1397
000542  e007              B        |L2.1364|
                  |L2.1348|
000544  9b00              LDR      r3,[sp,#0]            ;1399
000546  1a18              SUBS     r0,r3,r0              ;1399
000548  9000              STR      r0,[sp,#0]            ;1399
00054a  e003              B        |L2.1364|
                  |L2.1356|
00054c  6a28              LDR      r0,[r5,#0x20]         ;1401  ; InFlashSave
00054e  9b00              LDR      r3,[sp,#0]            ;1401
000550  4418              ADD      r0,r0,r3              ;1401
000552  9000              STR      r0,[sp,#0]            ;1401
                  |L2.1364|
000554  9800              LDR      r0,[sp,#0]            ;1402
000556  0b00              LSRS     r0,r0,#12             ;1402
000558  9000              STR      r0,[sp,#0]            ;1402
00055a  9800              LDR      r0,[sp,#0]            ;1403
00055c  6338              STR      r0,[r7,#0x30]         ;1403  ; Run_Control
00055e  6b38              LDR      r0,[r7,#0x30]         ;1404  ; Run_Control
000560  ee000a10          VMOV     s0,r0                 ;1404
000564  eeb80a40          VCVT.F32.U32 s0,s0                 ;1404
000568  eec00a08          VDIV.F32 s1,s0,s16             ;1405
00056c  edcc0a00          VSTR     s1,[r12,#0]           ;1405
                  |L2.1392|
000570  4bc4              LDR      r3,|L2.2180|
000572  f8dc0000          LDR      r0,[r12,#0]           ;1407  ; DISS_Current
000576  4298              CMP      r0,r3                 ;1407
000578  dd7b              BLE      |L2.1650|
00057a  f8da0000          LDR      r0,[r10,#0]           ;1409  ; Imon1_value
00057e  9000              STR      r0,[sp,#0]            ;1409
000580  6aa8              LDR      r0,[r5,#0x28]         ;1410  ; InFlashSave
000582  9b00              LDR      r3,[sp,#0]            ;1410
000584  4358              MULS     r0,r3,r0              ;1410
000586  9000              STR      r0,[sp,#0]            ;1410
000588  7870              LDRB     r0,[r6,#1]            ;1411  ; correct_por
00058a  07c0              LSLS     r0,r0,#31             ;1411
00058c  d00b              BEQ      |L2.1446|
00058e  6b28              LDR      r0,[r5,#0x30]         ;1413  ; InFlashSave
000590  9b00              LDR      r3,[sp,#0]            ;1413
000592  4298              CMP      r0,r3                 ;1413
000594  d903              BLS      |L2.1438|
000596  f8cd9000          STR      r9,[sp,#0]            ;1415
00059a  e008              B        |L2.1454|
                  |L2.1436|
00059c  e016              B        |L2.1484|
                  |L2.1438|
00059e  9b00              LDR      r3,[sp,#0]            ;1417
0005a0  1a18              SUBS     r0,r3,r0              ;1417
0005a2  9000              STR      r0,[sp,#0]            ;1417
0005a4  e003              B        |L2.1454|
                  |L2.1446|
0005a6  6b28              LDR      r0,[r5,#0x30]         ;1419  ; InFlashSave
0005a8  9b00              LDR      r3,[sp,#0]            ;1419
0005aa  4418              ADD      r0,r0,r3              ;1419
0005ac  9000              STR      r0,[sp,#0]            ;1419
                  |L2.1454|
0005ae  9800              LDR      r0,[sp,#0]            ;1420
0005b0  0b00              LSRS     r0,r0,#12             ;1420
0005b2  9000              STR      r0,[sp,#0]            ;1420
0005b4  9800              LDR      r0,[sp,#0]            ;1421
0005b6  6338              STR      r0,[r7,#0x30]         ;1421  ; Run_Control
0005b8  6b38              LDR      r0,[r7,#0x30]         ;1422  ; Run_Control
0005ba  ee000a10          VMOV     s0,r0                 ;1422
0005be  eeb80a40          VCVT.F32.U32 s0,s0                 ;1422
0005c2  eec00a08          VDIV.F32 s1,s0,s16             ;1423
0005c6  edcc0a00          VSTR     s1,[r12,#0]           ;1423
0005ca  e052              B        |L2.1650|
                  |L2.1484|
;;;1426   		var32 = Imon1_value;
0005cc  f8da0000          LDR      r0,[r10,#0]  ; Imon1_value
0005d0  9000              STR      r0,[sp,#0]
;;;1427   		var32 = var32 * REG_Load_AH;  
0005d2  6ba8              LDR      r0,[r5,#0x38]  ; InFlashSave
0005d4  9b00              LDR      r3,[sp,#0]
0005d6  4358              MULS     r0,r3,r0
0005d8  9000              STR      r0,[sp,#0]
;;;1428   		if ((Polar1 & 0x01) == 0x01)		  
0005da  7870              LDRB     r0,[r6,#1]  ; correct_por
0005dc  07c0              LSLS     r0,r0,#31
0005de  d00a              BEQ      |L2.1526|
;;;1429   		{
;;;1430   			if (var32 < REG_LoadA_OffsetH) 
0005e0  6c28              LDR      r0,[r5,#0x40]  ; InFlashSave
0005e2  9b00              LDR      r3,[sp,#0]
0005e4  4298              CMP      r0,r3
0005e6  d902              BLS      |L2.1518|
;;;1431   			{
;;;1432   				var32 = 0;
0005e8  f8cd9000          STR      r9,[sp,#0]
0005ec  e007              B        |L2.1534|
                  |L2.1518|
;;;1433   			}
;;;1434   			else var32 = var32 - REG_LoadA_OffsetH;
0005ee  9b00              LDR      r3,[sp,#0]
0005f0  1a18              SUBS     r0,r3,r0
0005f2  9000              STR      r0,[sp,#0]
0005f4  e003              B        |L2.1534|
                  |L2.1526|
;;;1435   		}
;;;1436   		else var32 = var32 + REG_LoadA_OffsetH;
0005f6  6c28              LDR      r0,[r5,#0x40]  ; InFlashSave
0005f8  9b00              LDR      r3,[sp,#0]
0005fa  4418              ADD      r0,r0,r3
0005fc  9000              STR      r0,[sp,#0]
                  |L2.1534|
;;;1437   		var32 = var32 >> 12;
0005fe  9800              LDR      r0,[sp,#0]
000600  0b00              LSRS     r0,r0,#12
000602  9000              STR      r0,[sp,#0]
;;;1438   		Laod_Current = var32;
000604  9800              LDR      r0,[sp,#0]
000606  6338              STR      r0,[r7,#0x30]  ; Run_Control
;;;1439   		DISS_Current=Laod_Current;
000608  6b38              LDR      r0,[r7,#0x30]  ; Run_Control
00060a  ee000a10          VMOV     s0,r0
00060e  eef80a40          VCVT.F32.U32 s1,s0
;;;1440   		DISS_Current=DISS_Current/1000;//›ÜÃ£–î æ÷ß¬∑
000612  ee800a88          VDIV.F32 s0,s1,s16
000616  ed8c0a00          VSTR     s0,[r12,#0]
;;;1441   		if(DISS_Current > 20)
00061a  ee100a10          VMOV     r0,s0
00061e  4b9a              LDR      r3,|L2.2184|
000620  4298              CMP      r0,r3
000622  dd26              BLE      |L2.1650|
;;;1442   		{
;;;1443   			var32 = Imon1_value;
000624  f8da0000          LDR      r0,[r10,#0]  ; Imon1_value
000628  9000              STR      r0,[sp,#0]
;;;1444   		var32 = var32 * REG_Load_AH1;  
00062a  6ca8              LDR      r0,[r5,#0x48]  ; InFlashSave
00062c  9b00              LDR      r3,[sp,#0]
00062e  4358              MULS     r0,r3,r0
000630  9000              STR      r0,[sp,#0]
;;;1445   		if ((Polar1 & 0x01) == 0x01)		  
000632  7870              LDRB     r0,[r6,#1]  ; correct_por
000634  07c0              LSLS     r0,r0,#31
000636  d00a              BEQ      |L2.1614|
;;;1446   		{
;;;1447   			if (var32 < REG_LoadA_OffsetH1) 
000638  6d28              LDR      r0,[r5,#0x50]  ; InFlashSave
00063a  9b00              LDR      r3,[sp,#0]
00063c  4298              CMP      r0,r3
00063e  d902              BLS      |L2.1606|
;;;1448   			{
;;;1449   				var32 = 0;
000640  f8cd9000          STR      r9,[sp,#0]
000644  e007              B        |L2.1622|
                  |L2.1606|
;;;1450   			}
;;;1451   			else var32 = var32 - REG_LoadA_OffsetH1;
000646  9b00              LDR      r3,[sp,#0]
000648  1a18              SUBS     r0,r3,r0
00064a  9000              STR      r0,[sp,#0]
00064c  e003              B        |L2.1622|
                  |L2.1614|
;;;1452   		}
;;;1453   		else var32 = var32 + REG_LoadA_OffsetH1;
00064e  6d28              LDR      r0,[r5,#0x50]  ; InFlashSave
000650  9b00              LDR      r3,[sp,#0]
000652  4418              ADD      r0,r0,r3
000654  9000              STR      r0,[sp,#0]
                  |L2.1622|
;;;1454   		var32 = var32 >> 12;
000656  9800              LDR      r0,[sp,#0]
000658  0b00              LSRS     r0,r0,#12
00065a  9000              STR      r0,[sp,#0]
;;;1455   		Laod_Current = var32;
00065c  9800              LDR      r0,[sp,#0]
00065e  6338              STR      r0,[r7,#0x30]  ; Run_Control
;;;1456   		DISS_Current=Laod_Current;
000660  6b38              LDR      r0,[r7,#0x30]  ; Run_Control
000662  ee000a10          VMOV     s0,r0
000666  eeb80a40          VCVT.F32.U32 s0,s0
;;;1457   		DISS_Current=DISS_Current/1000;//›ÜÃ£–î æ÷ß¬∑
00066a  eec00a08          VDIV.F32 s1,s0,s16
00066e  edcc0a00          VSTR     s1,[r12,#0]
                  |L2.1650|
;;;1458   		}
;;;1459   	}
;;;1460   	var32 = 0;	
000672  f8cd9000          STR      r9,[sp,#0]
;;;1461   	/*************************∏∫‘ÿµÁ—π∫ÕµÁ¡˜øÿ÷∆◊™ªª**************************************/
;;;1462   	if(flag_Load_CC==1)
000676  4885              LDR      r0,|L2.2188|
;;;1463   	{
;;;1464   		if(cflag == 0)
;;;1465   		{
;;;1466   			if(SET_Current_Laod <= 1000)
;;;1467   			{
;;;1468   				var32 = SET_Current_Laod;
;;;1469   				var32=var32<<12;   
;;;1470   				if ((Polar1 & 0x04) == 0)			   
;;;1471   				{
;;;1472   					if (var32 < SET_LoadA_Offset) var32 = 0;
;;;1473   					else var32 = var32 - SET_LoadA_Offset;
;;;1474   				}
;;;1475   				else var32 = var32 + SET_LoadA_Offset;
;;;1476   				var32 = var32/SET_LoadA;
;;;1477   				var32=var32>>1;
;;;1478   				if(Flag_DAC_OFF==0)
000678  4b85              LDR      r3,|L2.2192|
00067a  7800              LDRB     r0,[r0,#0]            ;1462  ; flagD
00067c  ea5f6c00          LSLS     r12,r0,#24            ;1462
;;;1479   				{
;;;1480   					Contr_Laod = var32;
000680  4884              LDR      r0,|L2.2196|
000682  d57d              BPL      |L2.1920|
000684  7812              LDRB     r2,[r2,#0]            ;1464  ; cflag
000686  b1a2              CBZ      r2,|L2.1714|
;;;1481   				}
;;;1482   				if(SET_Current_Laod==0)
;;;1483   				{
;;;1484   					Contr_Laod=0;
;;;1485   				}
;;;1486   			}else if(SET_Current_Laod <= 5000){
;;;1487   				var32 = SET_Current_Laod;
;;;1488   				var32=var32<<12;   
;;;1489   				if ((Polar1 & 0x04) == 0)			   
;;;1490   				{
;;;1491   					if (var32 < SET_LoadA_Offset1) var32 = 0;
;;;1492   					else var32 = var32 - SET_LoadA_Offset1;
;;;1493   				}
;;;1494   				else var32 = var32 + SET_LoadA_Offset1;
;;;1495   				var32 = var32/SET_LoadA1;
;;;1496   				var32=var32>>1;
;;;1497   				if(Flag_DAC_OFF==0)
;;;1498   				{
;;;1499   					Contr_Laod = var32;
;;;1500   				}
;;;1501   				if(SET_Current_Laod==0)
;;;1502   				{
;;;1503   					Contr_Laod=0;
;;;1504   				}
;;;1505   			}else{
;;;1506   				var32 = SET_Current_Laod;
;;;1507   				var32=var32<<12;   
;;;1508   				if ((Polar1 & 0x04) == 0)			   
;;;1509   				{
;;;1510   					if (var32 < SET_LoadA_Offset2) var32 = 0;
;;;1511   					else var32 = var32 - SET_LoadA_Offset2;
;;;1512   				}
;;;1513   				else 
;;;1514   					var32 = var32 + SET_LoadA_Offset2;
;;;1515   				var32 = var32/SET_LoadA2;
;;;1516   				var32=var32>>1;
;;;1517   				if(Flag_DAC_OFF==0)
;;;1518   				{
;;;1519   					Contr_Laod = var32;
;;;1520   				}
;;;1521   				if(SET_Current_Laod==0)
;;;1522   				{
;;;1523   					Contr_Laod=0;
;;;1524   				}
;;;1525   			}
;;;1526   		}else{
;;;1527   			if(SET_Current_Laod <= 20000)
000688  693a              LDR      r2,[r7,#0x10]  ; Run_Control
00068a  f6446c20          MOV      r12,#0x4e20
00068e  4562              CMP      r2,r12
000690  d877              BHI      |L2.1922|
;;;1528   			{
;;;1529   				var32 = SET_Current_Laod;
000692  693a              LDR      r2,[r7,#0x10]  ; Run_Control
000694  9200              STR      r2,[sp,#0]
;;;1530   				var32=var32<<12;   
000696  9a00              LDR      r2,[sp,#0]
000698  0312              LSLS     r2,r2,#12
00069a  9200              STR      r2,[sp,#0]
;;;1531   				if ((Polar1 & 0x04) == 0)			   
00069c  7872              LDRB     r2,[r6,#1]  ; correct_por
00069e  0752              LSLS     r2,r2,#29
0006a0  d470              BMI      |L2.1924|
;;;1532   				{
;;;1533   					if (var32 < SET_LoadA_OffsetH) var32 = 0;
0006a2  6c6a              LDR      r2,[r5,#0x44]  ; InFlashSave
0006a4  f8ddc000          LDR      r12,[sp,#0]
0006a8  4562              CMP      r2,r12
0006aa  d96c              BLS      |L2.1926|
0006ac  f8cd9000          STR      r9,[sp,#0]
0006b0  e0a3              B        |L2.2042|
                  |L2.1714|
0006b2  693a              LDR      r2,[r7,#0x10]         ;1466  ; Run_Control
0006b4  f5b27f7a          CMP      r2,#0x3e8             ;1466
0006b8  d82f              BHI      |L2.1818|
0006ba  693a              LDR      r2,[r7,#0x10]         ;1468  ; Run_Control
0006bc  9200              STR      r2,[sp,#0]            ;1468
0006be  9a00              LDR      r2,[sp,#0]            ;1469
0006c0  0312              LSLS     r2,r2,#12             ;1469
0006c2  9200              STR      r2,[sp,#0]            ;1469
0006c4  7872              LDRB     r2,[r6,#1]            ;1470  ; correct_por
0006c6  0752              LSLS     r2,r2,#29             ;1470
0006c8  d40e              BMI      |L2.1768|
0006ca  68a2              LDR      r2,[r4,#8]            ;1472  ; Correct_Strong
0006cc  f8ddc000          LDR      r12,[sp,#0]           ;1472
0006d0  4562              CMP      r2,r12                ;1472
0006d2  d902              BLS      |L2.1754|
0006d4  f8cd9000          STR      r9,[sp,#0]            ;1472
0006d8  e00b              B        |L2.1778|
                  |L2.1754|
0006da  68a2              LDR      r2,[r4,#8]            ;1473  ; Correct_Strong
0006dc  f8ddc000          LDR      r12,[sp,#0]           ;1473
0006e0  ebac0202          SUB      r2,r12,r2             ;1473
0006e4  9200              STR      r2,[sp,#0]            ;1473
0006e6  e004              B        |L2.1778|
                  |L2.1768|
0006e8  68a2              LDR      r2,[r4,#8]            ;1475  ; Correct_Strong
0006ea  f8ddc000          LDR      r12,[sp,#0]           ;1475
0006ee  4462              ADD      r2,r2,r12             ;1475
0006f0  9200              STR      r2,[sp,#0]            ;1475
                  |L2.1778|
0006f2  f8d82008          LDR      r2,[r8,#8]            ;1476  ; Correct_Parametet
0006f6  f8ddc000          LDR      r12,[sp,#0]           ;1476
0006fa  fbbcf2f2          UDIV     r2,r12,r2             ;1476
0006fe  9200              STR      r2,[sp,#0]            ;1476
000700  9a00              LDR      r2,[sp,#0]            ;1477
000702  0852              LSRS     r2,r2,#1              ;1477
000704  9200              STR      r2,[sp,#0]            ;1477
000706  781a              LDRB     r2,[r3,#0]            ;1478  ; flagB
000708  0712              LSLS     r2,r2,#28             ;1478
00070a  d401              BMI      |L2.1808|
00070c  9a00              LDR      r2,[sp,#0]            ;1480
00070e  8002              STRH     r2,[r0,#0]            ;1480
                  |L2.1808|
000710  693a              LDR      r2,[r7,#0x10]         ;1482  ; Run_Control
000712  bba2              CBNZ     r2,|L2.1918|
000714  f8a09000          STRH     r9,[r0,#0]            ;1484
000718  e0c6              B        |L2.2216|
                  |L2.1818|
00071a  693a              LDR      r2,[r7,#0x10]         ;1486  ; Run_Control
00071c  f2413c88          MOV      r12,#0x1388           ;1486
000720  4562              CMP      r2,r12                ;1486
000722  d831              BHI      |L2.1928|
000724  693a              LDR      r2,[r7,#0x10]         ;1487  ; Run_Control
000726  9200              STR      r2,[sp,#0]            ;1487
000728  9a00              LDR      r2,[sp,#0]            ;1488
00072a  0312              LSLS     r2,r2,#12             ;1488
00072c  9200              STR      r2,[sp,#0]            ;1488
00072e  7872              LDRB     r2,[r6,#1]            ;1489  ; correct_por
000730  0752              LSLS     r2,r2,#29             ;1489
000732  d40d              BMI      |L2.1872|
000734  6a6a              LDR      r2,[r5,#0x24]         ;1491  ; InFlashSave
000736  f8ddc000          LDR      r12,[sp,#0]           ;1491
00073a  4562              CMP      r2,r12                ;1491
00073c  d902              BLS      |L2.1860|
00073e  f8cd9000          STR      r9,[sp,#0]            ;1491
000742  e00a              B        |L2.1882|
                  |L2.1860|
000744  f8ddc000          LDR      r12,[sp,#0]           ;1492
000748  ebac0202          SUB      r2,r12,r2             ;1492
00074c  9200              STR      r2,[sp,#0]            ;1492
00074e  e004              B        |L2.1882|
                  |L2.1872|
000750  6a6a              LDR      r2,[r5,#0x24]         ;1494  ; InFlashSave
000752  f8ddc000          LDR      r12,[sp,#0]           ;1494
000756  4462              ADD      r2,r2,r12             ;1494
000758  9200              STR      r2,[sp,#0]            ;1494
                  |L2.1882|
00075a  69ea              LDR      r2,[r5,#0x1c]         ;1495  ; InFlashSave
00075c  f8ddc000          LDR      r12,[sp,#0]           ;1495
000760  fbbcf2f2          UDIV     r2,r12,r2             ;1495
000764  9200              STR      r2,[sp,#0]            ;1495
000766  9a00              LDR      r2,[sp,#0]            ;1496
000768  0852              LSRS     r2,r2,#1              ;1496
00076a  9200              STR      r2,[sp,#0]            ;1496
00076c  781a              LDRB     r2,[r3,#0]            ;1497  ; flagB
00076e  0712              LSLS     r2,r2,#28             ;1497
000770  d401              BMI      |L2.1910|
000772  9a00              LDR      r2,[sp,#0]            ;1499
000774  8002              STRH     r2,[r0,#0]            ;1499
                  |L2.1910|
000776  693a              LDR      r2,[r7,#0x10]         ;1501  ; Run_Control
000778  b90a              CBNZ     r2,|L2.1918|
00077a  f8a09000          STRH     r9,[r0,#0]            ;1503
                  |L2.1918|
00077e  e093              B        |L2.2216|
                  |L2.1920|
000780  e095              B        |L2.2222|
                  |L2.1922|
000782  e04d              B        |L2.2080|
                  |L2.1924|
000784  e034              B        |L2.2032|
                  |L2.1926|
000786  e02d              B        |L2.2020|
                  |L2.1928|
000788  693a              LDR      r2,[r7,#0x10]         ;1506  ; Run_Control
00078a  9200              STR      r2,[sp,#0]            ;1506
00078c  9a00              LDR      r2,[sp,#0]            ;1507
00078e  0312              LSLS     r2,r2,#12             ;1507
000790  9200              STR      r2,[sp,#0]            ;1507
000792  7872              LDRB     r2,[r6,#1]            ;1508  ; correct_por
000794  0752              LSLS     r2,r2,#29             ;1508
000796  d40d              BMI      |L2.1972|
000798  6b6a              LDR      r2,[r5,#0x34]         ;1510  ; InFlashSave
00079a  f8ddc000          LDR      r12,[sp,#0]           ;1510
00079e  4562              CMP      r2,r12                ;1510
0007a0  d902              BLS      |L2.1960|
0007a2  f8cd9000          STR      r9,[sp,#0]            ;1510
0007a6  e00a              B        |L2.1982|
                  |L2.1960|
0007a8  f8ddc000          LDR      r12,[sp,#0]           ;1511
0007ac  ebac0202          SUB      r2,r12,r2             ;1511
0007b0  9200              STR      r2,[sp,#0]            ;1511
0007b2  e004              B        |L2.1982|
                  |L2.1972|
0007b4  6b6a              LDR      r2,[r5,#0x34]         ;1514  ; InFlashSave
0007b6  f8ddc000          LDR      r12,[sp,#0]           ;1514
0007ba  4462              ADD      r2,r2,r12             ;1514
0007bc  9200              STR      r2,[sp,#0]            ;1514
                  |L2.1982|
0007be  6aea              LDR      r2,[r5,#0x2c]         ;1515  ; InFlashSave
0007c0  f8ddc000          LDR      r12,[sp,#0]           ;1515
0007c4  fbbcf2f2          UDIV     r2,r12,r2             ;1515
0007c8  9200              STR      r2,[sp,#0]            ;1515
0007ca  9a00              LDR      r2,[sp,#0]            ;1516
0007cc  0852              LSRS     r2,r2,#1              ;1516
0007ce  9200              STR      r2,[sp,#0]            ;1516
0007d0  781a              LDRB     r2,[r3,#0]            ;1517  ; flagB
0007d2  0712              LSLS     r2,r2,#28             ;1517
0007d4  d401              BMI      |L2.2010|
0007d6  9a00              LDR      r2,[sp,#0]            ;1519
0007d8  8002              STRH     r2,[r0,#0]            ;1519
                  |L2.2010|
0007da  693a              LDR      r2,[r7,#0x10]         ;1521  ; Run_Control
0007dc  b9fa              CBNZ     r2,|L2.2078|
0007de  f8a09000          STRH     r9,[r0,#0]            ;1523
0007e2  e061              B        |L2.2216|
                  |L2.2020|
;;;1534   					else var32 = var32 - SET_LoadA_OffsetH;
0007e4  f8ddc000          LDR      r12,[sp,#0]
0007e8  ebac0202          SUB      r2,r12,r2
0007ec  9200              STR      r2,[sp,#0]
0007ee  e004              B        |L2.2042|
                  |L2.2032|
;;;1535   				}
;;;1536   				else var32 = var32 + SET_LoadA_OffsetH;
0007f0  6c6a              LDR      r2,[r5,#0x44]  ; InFlashSave
0007f2  f8ddc000          LDR      r12,[sp,#0]
0007f6  4462              ADD      r2,r2,r12
0007f8  9200              STR      r2,[sp,#0]
                  |L2.2042|
;;;1537   				var32 = var32/SET_LoadAH;
0007fa  6bea              LDR      r2,[r5,#0x3c]  ; InFlashSave
0007fc  f8ddc000          LDR      r12,[sp,#0]
000800  fbbcf2f2          UDIV     r2,r12,r2
000804  9200              STR      r2,[sp,#0]
;;;1538   				var32=var32>>1;
000806  9a00              LDR      r2,[sp,#0]
000808  0852              LSRS     r2,r2,#1
00080a  9200              STR      r2,[sp,#0]
;;;1539   				if(Flag_DAC_OFF==0)
00080c  781a              LDRB     r2,[r3,#0]  ; flagB
00080e  0712              LSLS     r2,r2,#28
000810  d401              BMI      |L2.2070|
;;;1540   				{
;;;1541   					Contr_Laod = var32;
000812  9a00              LDR      r2,[sp,#0]
000814  8002              STRH     r2,[r0,#0]
                  |L2.2070|
;;;1542   				}
;;;1543   				if(SET_Current_Laod==0)
000816  693a              LDR      r2,[r7,#0x10]  ; Run_Control
000818  b90a              CBNZ     r2,|L2.2078|
;;;1544   				{
;;;1545   					Contr_Laod=0;
00081a  f8a09000          STRH     r9,[r0,#0]
                  |L2.2078|
00081e  e043              B        |L2.2216|
                  |L2.2080|
;;;1546   				}
;;;1547   			}else{
;;;1548   				var32 = SET_Current_Laod;
000820  693a              LDR      r2,[r7,#0x10]  ; Run_Control
000822  9200              STR      r2,[sp,#0]
;;;1549   				var32=var32<<12;   
000824  9a00              LDR      r2,[sp,#0]
000826  0312              LSLS     r2,r2,#12
000828  9200              STR      r2,[sp,#0]
;;;1550   				if ((Polar1 & 0x04) == 0)			   
00082a  7872              LDRB     r2,[r6,#1]  ; correct_por
00082c  0752              LSLS     r2,r2,#29
00082e  d40d              BMI      |L2.2124|
;;;1551   				{
;;;1552   					if (var32 < SET_LoadA_OffsetH1) var32 = 0;
000830  6d6a              LDR      r2,[r5,#0x54]  ; InFlashSave
000832  f8ddc000          LDR      r12,[sp,#0]
000836  4562              CMP      r2,r12
000838  d902              BLS      |L2.2112|
00083a  f8cd9000          STR      r9,[sp,#0]
00083e  e00a              B        |L2.2134|
                  |L2.2112|
;;;1553   					else var32 = var32 - SET_LoadA_OffsetH1;
000840  f8ddc000          LDR      r12,[sp,#0]
000844  ebac0202          SUB      r2,r12,r2
000848  9200              STR      r2,[sp,#0]
00084a  e004              B        |L2.2134|
                  |L2.2124|
;;;1554   				}
;;;1555   				else var32 = var32 + SET_LoadA_OffsetH1;
00084c  6d6a              LDR      r2,[r5,#0x54]  ; InFlashSave
00084e  f8ddc000          LDR      r12,[sp,#0]
000852  4462              ADD      r2,r2,r12
000854  9200              STR      r2,[sp,#0]
                  |L2.2134|
;;;1556   				var32 = var32/SET_LoadAH1;
000856  6cea              LDR      r2,[r5,#0x4c]  ; InFlashSave
000858  f8ddc000          LDR      r12,[sp,#0]
00085c  fbbcf2f2          UDIV     r2,r12,r2
000860  9200              STR      r2,[sp,#0]
;;;1557   				var32=var32>>1;
000862  9a00              LDR      r2,[sp,#0]
000864  0852              LSRS     r2,r2,#1
000866  9200              STR      r2,[sp,#0]
;;;1558   				if(Flag_DAC_OFF==0)
000868  781a              LDRB     r2,[r3,#0]  ; flagB
00086a  e015              B        |L2.2200|
                  |L2.2156|
                          DCD      ||.data||
                  |L2.2160|
                          DCD      cflag
                  |L2.2164|
                          DCD      Imon1_value
                  |L2.2168|
                          DCD      DISS_Current
                  |L2.2172|
00087c  43480000          DCFS     0x43480000 ; 200
                  |L2.2176|
                          DCD      disloadv
                  |L2.2180|
                          DCD      0x40a00000
                  |L2.2184|
                          DCD      0x41a00000
                  |L2.2188|
                          DCD      flagD
                  |L2.2192|
                          DCD      flagB
                  |L2.2196|
                          DCD      Contr_Laod
                  |L2.2200|
000898  0712              LSLS     r2,r2,#28
00089a  d401              BMI      |L2.2208|
;;;1559   				{
;;;1560   					Contr_Laod = var32;
00089c  9a00              LDR      r2,[sp,#0]
00089e  8002              STRH     r2,[r0,#0]
                  |L2.2208|
;;;1561   				}
;;;1562   				if(SET_Current_Laod==0)
0008a0  693a              LDR      r2,[r7,#0x10]  ; Run_Control
0008a2  b90a              CBNZ     r2,|L2.2216|
;;;1563   				{
;;;1564   					Contr_Laod=0;
0008a4  f8a09000          STRH     r9,[r0,#0]
                  |L2.2216|
;;;1565   				}
;;;1566   			}
;;;1567   		}
;;;1568   		var32 = 0;
0008a8  f8cd9000          STR      r9,[sp,#0]
0008ac  e030              B        |L2.2320|
                  |L2.2222|
;;;1569   	}
;;;1570   	else
;;;1571   	{
;;;1572   		var32 = SET_Voltage_Laod;
0008ae  68fa              LDR      r2,[r7,#0xc]  ; Run_Control
0008b0  9200              STR      r2,[sp,#0]
;;;1573   		var32=var32<<12;   
0008b2  9a00              LDR      r2,[sp,#0]
0008b4  0312              LSLS     r2,r2,#12
0008b6  9200              STR      r2,[sp,#0]
;;;1574   		if ((Polar2 & 0x04) == 0)			   
0008b8  78b2              LDRB     r2,[r6,#2]  ; correct_por
0008ba  0752              LSLS     r2,r2,#29
0008bc  d40e              BMI      |L2.2268|
;;;1575   		{
;;;1576   			if (var32 < SET_LoadA_Offset) var32 = 0;
0008be  68a2              LDR      r2,[r4,#8]  ; Correct_Strong
0008c0  f8ddc000          LDR      r12,[sp,#0]
0008c4  4562              CMP      r2,r12
0008c6  d902              BLS      |L2.2254|
0008c8  f8cd9000          STR      r9,[sp,#0]
0008cc  e00b              B        |L2.2278|
                  |L2.2254|
;;;1577   			else var32 = var32 - SET_LoadV_Offset;
0008ce  6922              LDR      r2,[r4,#0x10]  ; Correct_Strong
0008d0  f8ddc000          LDR      r12,[sp,#0]
0008d4  ebac0202          SUB      r2,r12,r2
0008d8  9200              STR      r2,[sp,#0]
0008da  e004              B        |L2.2278|
                  |L2.2268|
;;;1578   		}
;;;1579   		else var32 = var32 + SET_LoadV_Offset;
0008dc  6922              LDR      r2,[r4,#0x10]  ; Correct_Strong
0008de  f8ddc000          LDR      r12,[sp,#0]
0008e2  4462              ADD      r2,r2,r12
0008e4  9200              STR      r2,[sp,#0]
                  |L2.2278|
;;;1580   		var32 = var32/SET_LoadV;
0008e6  f8d82010          LDR      r2,[r8,#0x10]  ; Correct_Parametet
0008ea  f8ddc000          LDR      r12,[sp,#0]
0008ee  fbbcf2f2          UDIV     r2,r12,r2
0008f2  9200              STR      r2,[sp,#0]
;;;1581   		var32=var32>>1;
0008f4  9a00              LDR      r2,[sp,#0]
0008f6  0852              LSRS     r2,r2,#1
0008f8  9200              STR      r2,[sp,#0]
;;;1582   		if(Flag_DAC_OFF==0)
0008fa  781a              LDRB     r2,[r3,#0]  ; flagB
0008fc  0712              LSLS     r2,r2,#28
0008fe  d401              BMI      |L2.2308|
;;;1583   		{
;;;1584   			Contr_Laod = var32;
000900  9a00              LDR      r2,[sp,#0]
000902  8002              STRH     r2,[r0,#0]
                  |L2.2308|
;;;1585   		}
;;;1586   		if(SET_Voltage_Laod==0)
000904  68fa              LDR      r2,[r7,#0xc]  ; Run_Control
000906  b90a              CBNZ     r2,|L2.2316|
;;;1587   		{
;;;1588   			Contr_Laod=0;
000908  f8a09000          STRH     r9,[r0,#0]
                  |L2.2316|
;;;1589   		}
;;;1590   		var32 = 0;
00090c  f8cd9000          STR      r9,[sp,#0]
                  |L2.2320|
;;;1591   	}
;;;1592   /*****************************ƒ⁄◊Ë÷µ◊™ªª*******************************************/
;;;1593   	var32 = Rmon_value;
000910  48ed              LDR      r0,|L2.3272|
000912  8802              LDRH     r2,[r0,#0]  ; Rmon_value
000914  9200              STR      r2,[sp,#0]
;;;1594       if(r_raly == 1)
000916  4aed              LDR      r2,|L2.3276|
000918  7812              LDRB     r2,[r2,#0]  ; r_raly
00091a  2a01              CMP      r2,#1
00091c  d07e              BEQ      |L2.2588|
;;;1595       {
;;;1596           var32 = var32 * REG_CorrectionR;  
;;;1597   //         if ((Polar3 & 0x01) == 0x01)		  
;;;1598   //         {
;;;1599   //             if (var32 < REG_ReadR_Offset) 
;;;1600   //             {
;;;1601   //                 var32 = 0;
;;;1602   //             }
;;;1603   //             else var32 = var32 - REG_ReadR_Offset;
;;;1604   //         }
;;;1605   //        else
;;;1606           var32 = var32 - REG_ReadR_Offset;
;;;1607           var32 = var32 >> 12;
;;;1608           if (var32 < 1)
;;;1609           {
;;;1610               var32 = 0;				  //»•¬£
;;;1611           }
;;;1612           R_VLUE = var32;
;;;1613           var32 = 0;
;;;1614       }else{
;;;1615           var32 = var32 * REG_CorrectionRL;  
00091e  f8d8202c          LDR      r2,[r8,#0x2c]  ; Correct_Parametet
000922  9b00              LDR      r3,[sp,#0]
000924  435a              MULS     r2,r3,r2
000926  9200              STR      r2,[sp,#0]
;;;1616   //         if ((Polar3 & 0x01) == 0x01)		  
;;;1617   //         {
;;;1618   //             if (var32 < REG_ReadRL_Offset) 
;;;1619   //             {
;;;1620   //                 var32 = 0;
;;;1621   //             }
;;;1622   //             else var32 = var32 - REG_ReadRL_Offset;
;;;1623   //         }
;;;1624   //        else
;;;1625               var32 = var32 - REG_ReadRL_Offset;
000928  6ae2              LDR      r2,[r4,#0x2c]  ; Correct_Strong
00092a  9b00              LDR      r3,[sp,#0]
00092c  1a9a              SUBS     r2,r3,r2
00092e  9200              STR      r2,[sp,#0]
;;;1626           var32 = var32 >> 12;
000930  9a00              LDR      r2,[sp,#0]
000932  0b12              LSRS     r2,r2,#12
000934  9200              STR      r2,[sp,#0]
;;;1627           if (var32 < 1)
;;;1628           {
;;;1629               var32 = 0;				  //»•¬£
;;;1630           }
;;;1631           R_VLUE = var32;
000936  9a00              LDR      r2,[sp,#0]
000938  637a              STR      r2,[r7,#0x34]  ; Run_Control
;;;1632           if(R_VLUE > 100)
00093a  6b7a              LDR      r2,[r7,#0x34]  ; Run_Control
00093c  2a64              CMP      r2,#0x64
00093e  d914              BLS      |L2.2410|
;;;1633           {
;;;1634               var32 = Rmon_value;
000940  8800              LDRH     r0,[r0,#0]  ; Rmon_value
000942  9000              STR      r0,[sp,#0]
;;;1635               var32 = var32 * REG_CorrectionRH;  
000944  f8d80030          LDR      r0,[r8,#0x30]  ; Correct_Parametet
000948  9a00              LDR      r2,[sp,#0]
00094a  4350              MULS     r0,r2,r0
00094c  9000              STR      r0,[sp,#0]
;;;1636   //             if ((Polar1 & 0x04) == 0x04)		  
;;;1637   //             {
;;;1638   //                 if (var32 < REG_ReadRH_Offset) 
;;;1639   //                 {
;;;1640   //                     var32 = 0;
;;;1641   //                 }
;;;1642   //                 else var32 = var32 - REG_ReadRH_Offset;
;;;1643   //             }
;;;1644   //            else
;;;1645                   var32 = var32 + REG_ReadRH_Offset;
00094e  6b20              LDR      r0,[r4,#0x30]  ; Correct_Strong
000950  9a00              LDR      r2,[sp,#0]
000952  4410              ADD      r0,r0,r2
000954  9000              STR      r0,[sp,#0]
;;;1646               var32 = var32 >> 12;
000956  9800              LDR      r0,[sp,#0]
000958  0b00              LSRS     r0,r0,#12
00095a  9000              STR      r0,[sp,#0]
;;;1647               if (var32 < 5) var32 = 0;				  //40mV”î–Ç»•¬£
00095c  9800              LDR      r0,[sp,#0]
00095e  2805              CMP      r0,#5
000960  d201              BCS      |L2.2406|
000962  f8cd9000          STR      r9,[sp,#0]
                  |L2.2406|
;;;1648               R_VLUE = var32;
000966  9800              LDR      r0,[sp,#0]
000968  6378              STR      r0,[r7,#0x34]  ; Run_Control
                  |L2.2410|
;;;1649           }
;;;1650           var32 = 0;
00096a  f8cd9000          STR      r9,[sp,#0]
                  |L2.2414|
;;;1651       }
;;;1652   	if(countr == 80)
00096e  88c8              LDRH     r0,[r1,#6]  ; countr
000970  2850              CMP      r0,#0x50
000972  d07c              BEQ      |L2.2670|
;;;1653   	{
;;;1654   		disrvalue = sumr/80;
;;;1655   		countr = 0;
;;;1656   		sumr = 0;
;;;1657   	}else{
;;;1658   		sumr += R_VLUE;
000974  6b7a              LDR      r2,[r7,#0x34]  ; Run_Control
000976  68cb              LDR      r3,[r1,#0xc]  ; sumr
000978  441a              ADD      r2,r2,r3
00097a  60ca              STR      r2,[r1,#0xc]  ; sumr
;;;1659   		countr++;
00097c  1c40              ADDS     r0,r0,#1
00097e  80c8              STRH     r0,[r1,#6]
                  |L2.2432|
;;;1660   	}
;;;1661   	/*****************************Œ»—πµÁ‘¥≤‚¡øµÁ—π◊™ªª*******************************************/
;;;1662   	var32 = Vmon_value;
000980  48d3              LDR      r0,|L2.3280|
000982  8801              LDRH     r1,[r0,#0]  ; Vmon_value
000984  9100              STR      r1,[sp,#0]
;;;1663   	var32 = var32 * REG_POWERV;  
000986  f8d81020          LDR      r1,[r8,#0x20]  ; Correct_Parametet
00098a  9a00              LDR      r2,[sp,#0]
00098c  4351              MULS     r1,r2,r1
00098e  9100              STR      r1,[sp,#0]
;;;1664   // 	if ((Polar5 & 0x01) == 0x01)		  
;;;1665   // 	{
;;;1666   // 		if (var32 < REG_POWERV_Offset) 
;;;1667   // 		{
;;;1668   // 			var32 = 0;
;;;1669   // 		}
;;;1670   // 		else var32 = var32 - REG_POWERV_Offset;
;;;1671   // 	}
;;;1672   // 	else 
;;;1673           var32 = var32 + REG_POWERV_Offset;
000990  6a21              LDR      r1,[r4,#0x20]  ; Correct_Strong
000992  9a00              LDR      r2,[sp,#0]
000994  4411              ADD      r1,r1,r2
000996  9100              STR      r1,[sp,#0]
;;;1674   	var32 = var32 >> 14;
000998  9900              LDR      r1,[sp,#0]
00099a  0b89              LSRS     r1,r1,#14
00099c  9100              STR      r1,[sp,#0]
;;;1675   	if (var32 < 40) var32 = 0;				  //40mV“‘œ¬«Â¡„
00099e  9900              LDR      r1,[sp,#0]
0009a0  2928              CMP      r1,#0x28
0009a2  d201              BCS      |L2.2472|
0009a4  f8cd9000          STR      r9,[sp,#0]
                  |L2.2472|
;;;1676   	POW_Voltage = var32;
0009a8  9900              LDR      r1,[sp,#0]
0009aa  6279              STR      r1,[r7,#0x24]  ; Run_Control
;;;1677   	DISS_POW_Voltage=POW_Voltage;
0009ac  6a79              LDR      r1,[r7,#0x24]  ; Run_Control
0009ae  4bc9              LDR      r3,|L2.3284|
0009b0  ee001a10          VMOV     s0,r1
0009b4  eef80a40          VCVT.F32.U32 s1,s0
;;;1678   	DISS_POW_Voltage=DISS_POW_Voltage/100;//º∆À„œ‘ æµÁ—π
0009b8  ed9f0ac7          VLDR     s0,|L2.3288|
0009bc  ee801a80          VDIV.F32 s2,s1,s0
0009c0  ed831a00          VSTR     s2,[r3,#0]
;;;1679       if(POW_Voltage >= 1000)
0009c4  6a7a              LDR      r2,[r7,#0x24]  ; Run_Control
0009c6  f44f717a          MOV      r1,#0x3e8
0009ca  428a              CMP      r2,r1
0009cc  d320              BCC      |L2.2576|
;;;1680       {
;;;1681           var32 = Vmon_value;
0009ce  8802              LDRH     r2,[r0,#0]  ; Vmon_value
0009d0  9200              STR      r2,[sp,#0]
;;;1682           var32 = var32 * REG_POWERV1;  
0009d2  f8d8203c          LDR      r2,[r8,#0x3c]  ; Correct_Parametet
0009d6  f8ddc000          LDR      r12,[sp,#0]
0009da  fb02f20c          MUL      r2,r2,r12
0009de  9200              STR      r2,[sp,#0]
;;;1683   //         if ((Polar5 & 0x01) == 0x01)		  
;;;1684   //         {
;;;1685   //             if (var32 < REG_POWERV_Offset1) 
;;;1686   //             {
;;;1687   //                 var32 = 0;
;;;1688   //             }
;;;1689   //             else var32 = var32 - REG_POWERV_Offset1;
;;;1690   //         }
;;;1691   //         else 
;;;1692               var32 = var32 + REG_POWERV_Offset1;
0009e0  6be2              LDR      r2,[r4,#0x3c]  ; Correct_Strong
0009e2  f8ddc000          LDR      r12,[sp,#0]
0009e6  4462              ADD      r2,r2,r12
0009e8  9200              STR      r2,[sp,#0]
;;;1693           var32 = var32 >> 14;
0009ea  9a00              LDR      r2,[sp,#0]
0009ec  0b92              LSRS     r2,r2,#14
0009ee  9200              STR      r2,[sp,#0]
;;;1694           if (var32 < 40) var32 = 0;				  //40mV”î–Ç»•¬£
0009f0  9a00              LDR      r2,[sp,#0]
0009f2  2a28              CMP      r2,#0x28
0009f4  d201              BCS      |L2.2554|
0009f6  f8cd9000          STR      r9,[sp,#0]
                  |L2.2554|
;;;1695           POW_Voltage = var32;
0009fa  9a00              LDR      r2,[sp,#0]
0009fc  627a              STR      r2,[r7,#0x24]  ; Run_Control
;;;1696           DISS_POW_Voltage=POW_Voltage;
0009fe  6a7a              LDR      r2,[r7,#0x24]  ; Run_Control
000a00  ee002a90          VMOV     s1,r2
000a04  eef80a60          VCVT.F32.U32 s1,s1
;;;1697           DISS_POW_Voltage=DISS_POW_Voltage/100;//›ÜÃ£–î æ÷ß—π
000a08  ee801a80          VDIV.F32 s2,s1,s0
000a0c  ed831a00          VSTR     s2,[r3,#0]
                  |L2.2576|
;;;1698       }
;;;1699       if(POW_Voltage >= 3000)
000a10  f8d7c024          LDR      r12,[r7,#0x24]  ; Run_Control
000a14  f64032b8          MOV      r2,#0xbb8
000a18  4594              CMP      r12,r2
000a1a  e000              B        |L2.2590|
                  |L2.2588|
000a1c  e038              B        |L2.2704|
                  |L2.2590|
000a1e  d320              BCC      |L2.2658|
;;;1700       {
;;;1701           var32 = Vmon_value;
000a20  8800              LDRH     r0,[r0,#0]  ; Vmon_value
000a22  9000              STR      r0,[sp,#0]
;;;1702           var32 = var32 * REG_POWERV2;  
000a24  f8d80040          LDR      r0,[r8,#0x40]  ; Correct_Parametet
000a28  f8ddc000          LDR      r12,[sp,#0]
000a2c  fb00f00c          MUL      r0,r0,r12
000a30  9000              STR      r0,[sp,#0]
;;;1703   //         if ((Polar5 & 0x01) == 0x01)		  
;;;1704   //         {
;;;1705   //             if (var32 < REG_POWERV_Offset2) 
;;;1706   //             {
;;;1707   //                 var32 = 0;
;;;1708   //             }
;;;1709   //             else var32 = var32 - REG_POWERV_Offset2;
;;;1710   //         }
;;;1711   //         else 
;;;1712               var32 = var32 + REG_POWERV_Offset2;
000a32  6c20              LDR      r0,[r4,#0x40]  ; Correct_Strong
000a34  f8ddc000          LDR      r12,[sp,#0]
000a38  4460              ADD      r0,r0,r12
000a3a  9000              STR      r0,[sp,#0]
;;;1713           var32 = var32 >> 14;
000a3c  9800              LDR      r0,[sp,#0]
000a3e  0b80              LSRS     r0,r0,#14
000a40  9000              STR      r0,[sp,#0]
;;;1714           if (var32 < 40) var32 = 0;				  //40mV”î–Ç»•¬£
000a42  9800              LDR      r0,[sp,#0]
000a44  2828              CMP      r0,#0x28
000a46  d201              BCS      |L2.2636|
000a48  f8cd9000          STR      r9,[sp,#0]
                  |L2.2636|
;;;1715           POW_Voltage = var32;
000a4c  9800              LDR      r0,[sp,#0]
000a4e  6278              STR      r0,[r7,#0x24]  ; Run_Control
;;;1716           DISS_POW_Voltage=POW_Voltage;
000a50  6a78              LDR      r0,[r7,#0x24]  ; Run_Control
000a52  ee000a90          VMOV     s1,r0
000a56  eef80a60          VCVT.F32.U32 s1,s1
;;;1717           DISS_POW_Voltage=DISS_POW_Voltage/100;//›ÜÃ£–î æ÷ß—π
000a5a  ee801a80          VDIV.F32 s2,s1,s0
000a5e  ed831a00          VSTR     s2,[r3,#0]
                  |L2.2658|
;;;1718       }
;;;1719   	var32 = 0;
;;;1720   /*****************************Œ»—πµÁ‘¥≤‚¡øµÁ¡˜◊™ªª*******************************************/
;;;1721   	var32 = Imon_value;
000a62  489e              LDR      r0,|L2.3292|
000a64  8803              LDRH     r3,[r0,#0]  ; Imon_value
000a66  9300              STR      r3,[sp,#0]
;;;1722   //	if(flag_CC_MODE==1)
;;;1723   //	{
;;;1724   		var32 = var32 * REG_POWERA;	   
000a68  f8d83018          LDR      r3,[r8,#0x18]  ; Correct_Parametet
000a6c  e000              B        |L2.2672|
                  |L2.2670|
000a6e  e020              B        |L2.2738|
                  |L2.2672|
000a70  f8ddc000          LDR      r12,[sp,#0]
000a74  fb03f30c          MUL      r3,r3,r12
000a78  9300              STR      r3,[sp,#0]
;;;1725   		if ((Polar4 & 0x01) == 0x01)			   
000a7a  7933              LDRB     r3,[r6,#4]  ; correct_por
000a7c  07db              LSLS     r3,r3,#31
000a7e  d02a              BEQ      |L2.2774|
;;;1726   		{
;;;1727   			if (var32 < REG_POWERA_Offset) var32 = 0;
000a80  69a3              LDR      r3,[r4,#0x18]  ; Correct_Strong
000a82  f8ddc000          LDR      r12,[sp,#0]
000a86  4563              CMP      r3,r12
000a88  d91e              BLS      |L2.2760|
000a8a  f8cd9000          STR      r9,[sp,#0]
000a8e  e027              B        |L2.2784|
                  |L2.2704|
000a90  f8d80014          LDR      r0,[r8,#0x14]         ;1596  ; Correct_Parametet
000a94  9a00              LDR      r2,[sp,#0]            ;1596
000a96  4350              MULS     r0,r2,r0              ;1596
000a98  9000              STR      r0,[sp,#0]            ;1596
000a9a  6960              LDR      r0,[r4,#0x14]         ;1606  ; Correct_Strong
000a9c  9a00              LDR      r2,[sp,#0]            ;1606
000a9e  1a10              SUBS     r0,r2,r0              ;1606
000aa0  9000              STR      r0,[sp,#0]            ;1606
000aa2  9800              LDR      r0,[sp,#0]            ;1607
000aa4  0b00              LSRS     r0,r0,#12             ;1607
000aa6  9000              STR      r0,[sp,#0]            ;1607
000aa8  9800              LDR      r0,[sp,#0]            ;1612
000aaa  6378              STR      r0,[r7,#0x34]         ;1612  ; Run_Control
000aac  f8cd9000          STR      r9,[sp,#0]            ;1608
000ab0  e75d              B        |L2.2414|
                  |L2.2738|
000ab2  68c8              LDR      r0,[r1,#0xc]          ;1654  ; sumr
000ab4  2250              MOVS     r2,#0x50              ;1654
000ab6  fbb0f0f2          UDIV     r0,r0,r2              ;1654
000aba  4a89              LDR      r2,|L2.3296|
000abc  8010              STRH     r0,[r2,#0]            ;1654
000abe  f8a19006          STRH     r9,[r1,#6]            ;1655
000ac2  f8c1900c          STR      r9,[r1,#0xc]          ;1656  ; sumr
000ac6  e75b              B        |L2.2432|
                  |L2.2760|
;;;1728   			else var32 = var32 - REG_POWERA_Offset;
000ac8  69a3              LDR      r3,[r4,#0x18]  ; Correct_Strong
000aca  f8ddc000          LDR      r12,[sp,#0]
000ace  ebac0303          SUB      r3,r12,r3
000ad2  9300              STR      r3,[sp,#0]
000ad4  e004              B        |L2.2784|
                  |L2.2774|
;;;1729   		}
;;;1730   		else
;;;1731   		{
;;;1732   			var32 = var32 + REG_POWERA_Offset;
000ad6  69a3              LDR      r3,[r4,#0x18]  ; Correct_Strong
000ad8  f8ddc000          LDR      r12,[sp,#0]
000adc  4463              ADD      r3,r3,r12
000ade  9300              STR      r3,[sp,#0]
                  |L2.2784|
;;;1733   		}	
;;;1734   		var32 = var32 >> 14;
000ae0  9b00              LDR      r3,[sp,#0]
000ae2  0b9b              LSRS     r3,r3,#14
000ae4  9300              STR      r3,[sp,#0]
;;;1735   		Current = var32;;
000ae6  9b00              LDR      r3,[sp,#0]
000ae8  62fb              STR      r3,[r7,#0x2c]  ; Run_Control
;;;1736   		DISS_POW_Current=Current;
000aea  6afb              LDR      r3,[r7,#0x2c]  ; Run_Control
000aec  ee003a10          VMOV     s0,r3
000af0  4b7c              LDR      r3,|L2.3300|
000af2  eef80a40          VCVT.F32.U32 s1,s0
;;;1737   		DISS_POW_Current=DISS_POW_Current/1000;//º∆À„œ‘ æµÁ¡˜
000af6  ee800a88          VDIV.F32 s0,s1,s16
000afa  ed830a00          VSTR     s0,[r3,#0]
;;;1738   		if(DISS_POW_Current > 1)
000afe  ee10ca10          VMOV     r12,s0
000b02  45dc              CMP      r12,r11
000b04  dd2b              BLE      |L2.2910|
;;;1739   		{
;;;1740   			var32 = Imon_value;
000b06  8800              LDRH     r0,[r0,#0]  ; Imon_value
000b08  9000              STR      r0,[sp,#0]
;;;1741   			var32 = var32 * REG_POWERA1;	   
000b0a  6da8              LDR      r0,[r5,#0x58]  ; InFlashSave
000b0c  f8ddc000          LDR      r12,[sp,#0]
000b10  fb00f00c          MUL      r0,r0,r12
000b14  9000              STR      r0,[sp,#0]
;;;1742   			if ((Polar4 & 0x01) == 0x01)			   
000b16  7930              LDRB     r0,[r6,#4]  ; correct_por
000b18  07c0              LSLS     r0,r0,#31
000b1a  d00d              BEQ      |L2.2872|
;;;1743   			{
;;;1744   				if (var32 < REG_POWERA_Offset1) var32 = 0;
000b1c  6e28              LDR      r0,[r5,#0x60]  ; InFlashSave
000b1e  f8ddc000          LDR      r12,[sp,#0]
000b22  4560              CMP      r0,r12
000b24  d902              BLS      |L2.2860|
000b26  f8cd9000          STR      r9,[sp,#0]
000b2a  e00a              B        |L2.2882|
                  |L2.2860|
;;;1745   				else var32 = var32 - REG_POWERA_Offset1;
000b2c  f8ddc000          LDR      r12,[sp,#0]
000b30  ebac0000          SUB      r0,r12,r0
000b34  9000              STR      r0,[sp,#0]
000b36  e004              B        |L2.2882|
                  |L2.2872|
;;;1746   			}
;;;1747   			else
;;;1748   			{
;;;1749   				var32 = var32 + REG_POWERA_Offset1;
000b38  6e28              LDR      r0,[r5,#0x60]  ; InFlashSave
000b3a  f8ddc000          LDR      r12,[sp,#0]
000b3e  4460              ADD      r0,r0,r12
000b40  9000              STR      r0,[sp,#0]
                  |L2.2882|
;;;1750   			}	
;;;1751   			var32 = var32 >> 14;
000b42  9800              LDR      r0,[sp,#0]
000b44  0b80              LSRS     r0,r0,#14
000b46  9000              STR      r0,[sp,#0]
;;;1752   			Current = var32;;
000b48  9800              LDR      r0,[sp,#0]
000b4a  62f8              STR      r0,[r7,#0x2c]  ; Run_Control
;;;1753   			DISS_POW_Current=Current;
000b4c  6af8              LDR      r0,[r7,#0x2c]  ; Run_Control
000b4e  ee000a10          VMOV     s0,r0
000b52  eeb80a40          VCVT.F32.U32 s0,s0
;;;1754   			DISS_POW_Current=DISS_POW_Current/1000;//º∆À„œ‘ æµÁ¡˜
000b56  eec00a08          VDIV.F32 s1,s0,s16
000b5a  edc30a00          VSTR     s1,[r3,#0]
                  |L2.2910|
;;;1755   		}
;;;1756   //	}
;;;1757   //	else
;;;1758   //	{
;;;1759   //		var32 = var32 * CON_POWERA;	   
;;;1760   //		if ((Polar3 & 0x04) == 0x04)			   
;;;1761   //		{
;;;1762   //			if (var32 < CON_POWERA_Offset) var32 = 0;
;;;1763   //			else var32 = var32 - CON_POWERA_Offset;
;;;1764   //		}
;;;1765   //		else
;;;1766   //		{
;;;1767   //			var32 = var32 + CON_POWERA_Offset;
;;;1768   //		}	
;;;1769   //		var32 = var32 >> 14;
;;;1770   //		Current = var32;;
;;;1771   //		DISS_POW_Current=Current;
;;;1772   //		DISS_POW_Current=DISS_POW_Current/1000;//º∆À„œ‘ æµÁ¡˜
;;;1773   //	}
;;;1774   /**************************Œ»—πµÁ‘¥…Ë÷√µÁ—π◊™ªª******************************************/
;;;1775   //	if(pow_sw == pow_off)
;;;1776   	{
;;;1777   		var32 = SET_Voltage;
000b5e  6878              LDR      r0,[r7,#4]  ; Run_Control
000b60  9000              STR      r0,[sp,#0]
;;;1778   		
;;;1779   		if(SET_Voltage < 1000)
000b62  687b              LDR      r3,[r7,#4]  ; Run_Control
;;;1780   		{
;;;1781   			var32=var32<<14;   
;;;1782   			 if ((Polar5 & 0x04) == 0)			   
;;;1783   			 {
;;;1784   				 if (var32 < SET_POWERV_Offset) var32 = 0;
;;;1785   				 else var32 = var32 - SET_POWERV_Offset;
;;;1786   			 }
;;;1787   			 else 
;;;1788   				var32 = var32 + SET_POWERV_Offset;
;;;1789   			var32 = var32/SET_POWERV;
;;;1790   			var32=var32>>1;
;;;1791   			Contr_Voltage = var32;
000b64  4860              LDR      r0,|L2.3304|
000b66  428b              CMP      r3,r1                 ;1779
000b68  d225              BCS      |L2.2998|
000b6a  9a00              LDR      r2,[sp,#0]            ;1781
000b6c  0392              LSLS     r2,r2,#14             ;1781
000b6e  9200              STR      r2,[sp,#0]            ;1781
000b70  7972              LDRB     r2,[r6,#5]            ;1782  ; correct_por
000b72  0752              LSLS     r2,r2,#29             ;1782
000b74  d40b              BMI      |L2.2958|
000b76  6a62              LDR      r2,[r4,#0x24]         ;1784  ; Correct_Strong
000b78  9b00              LDR      r3,[sp,#0]            ;1784
000b7a  429a              CMP      r2,r3                 ;1784
000b7c  d902              BLS      |L2.2948|
000b7e  f8cd9000          STR      r9,[sp,#0]            ;1784
000b82  e008              B        |L2.2966|
                  |L2.2948|
000b84  6a62              LDR      r2,[r4,#0x24]         ;1785  ; Correct_Strong
000b86  9b00              LDR      r3,[sp,#0]            ;1785
000b88  1a9a              SUBS     r2,r3,r2              ;1785
000b8a  9200              STR      r2,[sp,#0]            ;1785
000b8c  e003              B        |L2.2966|
                  |L2.2958|
000b8e  6a62              LDR      r2,[r4,#0x24]         ;1788  ; Correct_Strong
000b90  9b00              LDR      r3,[sp,#0]            ;1788
000b92  441a              ADD      r2,r2,r3              ;1788
000b94  9200              STR      r2,[sp,#0]            ;1788
                  |L2.2966|
000b96  f8d82024          LDR      r2,[r8,#0x24]         ;1789  ; Correct_Parametet
000b9a  9b00              LDR      r3,[sp,#0]            ;1789
000b9c  fbb3f2f2          UDIV     r2,r3,r2              ;1789
000ba0  9200              STR      r2,[sp,#0]            ;1789
000ba2  9a00              LDR      r2,[sp,#0]            ;1790
000ba4  0852              LSRS     r2,r2,#1              ;1790
000ba6  9200              STR      r2,[sp,#0]            ;1790
000ba8  9a00              LDR      r2,[sp,#0]
000baa  8002              STRH     r2,[r0,#0]
;;;1792   			if(SET_Voltage==0)
000bac  687a              LDR      r2,[r7,#4]  ; Run_Control
000bae  bbc2              CBNZ     r2,|L2.3106|
;;;1793   			{
;;;1794   				Contr_Voltage=0;
000bb0  f8a09000          STRH     r9,[r0,#0]
000bb4  e035              B        |L2.3106|
                  |L2.2998|
;;;1795   			}
;;;1796   		}else if(SET_Voltage >= 1000 && SET_Voltage < 3000){
000bb6  687b              LDR      r3,[r7,#4]  ; Run_Control
000bb8  428b              CMP      r3,r1
000bba  d319              BCC      |L2.3056|
000bbc  687b              LDR      r3,[r7,#4]  ; Run_Control
000bbe  4293              CMP      r3,r2
000bc0  d216              BCS      |L2.3056|
;;;1797   			var32=var32<<14;   
000bc2  9a00              LDR      r2,[sp,#0]
000bc4  0392              LSLS     r2,r2,#14
000bc6  9200              STR      r2,[sp,#0]
;;;1798   	//         if ((Polar5 & 0x04) == 0)			   
;;;1799   	//         {
;;;1800   	//             if (var32 < SET_POWERV_Offset1) var32 = 0;
;;;1801   	//             else var32 = var32 - SET_POWERV_Offset1;
;;;1802   	//         }
;;;1803   	//         else 
;;;1804   				var32 = var32 + SET_POWERV_Offset1;
000bc8  6ce2              LDR      r2,[r4,#0x4c]  ; Correct_Strong
000bca  9b00              LDR      r3,[sp,#0]
000bcc  441a              ADD      r2,r2,r3
000bce  9200              STR      r2,[sp,#0]
;;;1805   			var32 = var32/SET_POWERV1;
000bd0  f8d8204c          LDR      r2,[r8,#0x4c]  ; Correct_Parametet
000bd4  9b00              LDR      r3,[sp,#0]
000bd6  fbb3f2f2          UDIV     r2,r3,r2
000bda  9200              STR      r2,[sp,#0]
;;;1806   			var32=var32>>1;
000bdc  9a00              LDR      r2,[sp,#0]
000bde  0852              LSRS     r2,r2,#1
000be0  9200              STR      r2,[sp,#0]
;;;1807   			Contr_Voltage = var32;
000be2  9a00              LDR      r2,[sp,#0]
000be4  8002              STRH     r2,[r0,#0]
;;;1808   			if(SET_Voltage==0)
000be6  687a              LDR      r2,[r7,#4]  ; Run_Control
000be8  b9da              CBNZ     r2,|L2.3106|
;;;1809   			{
;;;1810   				Contr_Voltage=0;
000bea  f8a09000          STRH     r9,[r0,#0]
000bee  e018              B        |L2.3106|
                  |L2.3056|
;;;1811   			}
;;;1812   		}else if(SET_Voltage >= 3000){
000bf0  687b              LDR      r3,[r7,#4]  ; Run_Control
000bf2  4293              CMP      r3,r2
000bf4  d315              BCC      |L2.3106|
;;;1813   			var32=var32<<14;   
000bf6  9a00              LDR      r2,[sp,#0]
000bf8  0392              LSLS     r2,r2,#14
000bfa  9200              STR      r2,[sp,#0]
;;;1814   	//         if ((Polar5 & 0x04) == 0)			   
;;;1815   	//         {
;;;1816   	//             if (var32 < SET_POWERV_Offset2) var32 = 0;
;;;1817   	//             else var32 = var32 - SET_POWERV_Offset2;
;;;1818   	//         }
;;;1819   	//         else 
;;;1820   				var32 = var32 + SET_POWERV_Offset2;
000bfc  6d22              LDR      r2,[r4,#0x50]  ; Correct_Strong
000bfe  9b00              LDR      r3,[sp,#0]
000c00  441a              ADD      r2,r2,r3
000c02  9200              STR      r2,[sp,#0]
;;;1821   			var32 = var32/SET_POWERV2;
000c04  f8d82050          LDR      r2,[r8,#0x50]  ; Correct_Parametet
000c08  9b00              LDR      r3,[sp,#0]
000c0a  fbb3f2f2          UDIV     r2,r3,r2
000c0e  9200              STR      r2,[sp,#0]
;;;1822   			var32=var32>>1;
000c10  9a00              LDR      r2,[sp,#0]
000c12  0852              LSRS     r2,r2,#1
000c14  9200              STR      r2,[sp,#0]
;;;1823   			Contr_Voltage = var32;
000c16  9a00              LDR      r2,[sp,#0]
000c18  8002              STRH     r2,[r0,#0]
;;;1824   			if(SET_Voltage==0)
000c1a  687a              LDR      r2,[r7,#4]  ; Run_Control
000c1c  b90a              CBNZ     r2,|L2.3106|
;;;1825   			{
;;;1826   				Contr_Voltage=0;
000c1e  f8a09000          STRH     r9,[r0,#0]
                  |L2.3106|
;;;1827   			}
;;;1828   		}
;;;1829   		
;;;1830   		var32 = 0;
;;;1831   	}
;;;1832   /**************************Œ»—πµÁ‘¥…Ë÷√µÁ¡˜◊™ªª**************************************/
;;;1833   	var32 = SET_Current;
000c22  68b8              LDR      r0,[r7,#8]  ; Run_Control
000c24  9000              STR      r0,[sp,#0]
;;;1834   	var32=var32<<14;
000c26  9800              LDR      r0,[sp,#0]
000c28  0380              LSLS     r0,r0,#14
000c2a  9000              STR      r0,[sp,#0]
;;;1835   	if(SET_Current <= 1000)
000c2c  68b8              LDR      r0,[r7,#8]  ; Run_Control
;;;1836   	{
;;;1837   		if ((Polar4 & 0x04) == 0)			   
;;;1838   		{
;;;1839   			if (var32 < SET_POWERA_Offset) var32 = 0;
;;;1840   			else var32 = var32 - SET_POWERA_Offset;
;;;1841   		}
;;;1842   		else var32 = var32 + SET_POWERA_Offset;
;;;1843   		var32 = var32/SET_POWERA;
;;;1844   		var32=var32>>1;
;;;1845   		Contr_Current = var32;
000c2e  4a2f              LDR      r2,|L2.3308|
000c30  4288              CMP      r0,r1                 ;1835
000c32  d822              BHI      |L2.3194|
000c34  7930              LDRB     r0,[r6,#4]            ;1837  ; correct_por
000c36  0740              LSLS     r0,r0,#29             ;1837
000c38  d40b              BMI      |L2.3154|
000c3a  69e0              LDR      r0,[r4,#0x1c]         ;1839  ; Correct_Strong
000c3c  9900              LDR      r1,[sp,#0]            ;1839
000c3e  4288              CMP      r0,r1                 ;1839
000c40  d902              BLS      |L2.3144|
000c42  f8cd9000          STR      r9,[sp,#0]            ;1839
000c46  e008              B        |L2.3162|
                  |L2.3144|
000c48  69e0              LDR      r0,[r4,#0x1c]         ;1840  ; Correct_Strong
000c4a  9900              LDR      r1,[sp,#0]            ;1840
000c4c  1a08              SUBS     r0,r1,r0              ;1840
000c4e  9000              STR      r0,[sp,#0]            ;1840
000c50  e003              B        |L2.3162|
                  |L2.3154|
000c52  69e0              LDR      r0,[r4,#0x1c]         ;1842  ; Correct_Strong
000c54  9900              LDR      r1,[sp,#0]            ;1842
000c56  4408              ADD      r0,r0,r1              ;1842
000c58  9000              STR      r0,[sp,#0]            ;1842
                  |L2.3162|
000c5a  f8d8001c          LDR      r0,[r8,#0x1c]         ;1843  ; Correct_Parametet
000c5e  9900              LDR      r1,[sp,#0]            ;1843
000c60  fbb1f0f0          UDIV     r0,r1,r0              ;1843
000c64  9000              STR      r0,[sp,#0]            ;1843
000c66  9800              LDR      r0,[sp,#0]            ;1844
000c68  0840              LSRS     r0,r0,#1              ;1844
000c6a  9000              STR      r0,[sp,#0]            ;1844
000c6c  9800              LDR      r0,[sp,#0]
000c6e  8010              STRH     r0,[r2,#0]
;;;1846   		if(SET_Current==0)
000c70  68b8              LDR      r0,[r7,#8]  ; Run_Control
000c72  bb10              CBNZ     r0,|L2.3258|
;;;1847   		{
;;;1848   			Contr_Current=0;
000c74  f8a29000          STRH     r9,[r2,#0]
000c78  e01f              B        |L2.3258|
                  |L2.3194|
;;;1849   		}
;;;1850   	}else{
;;;1851   		if ((Polar4 & 0x04) == 0)			   
000c7a  7930              LDRB     r0,[r6,#4]  ; correct_por
000c7c  0740              LSLS     r0,r0,#29
000c7e  d40a              BMI      |L2.3222|
;;;1852   		{
;;;1853   			if (var32 < SET_POWERA_Offset1) var32 = 0;
000c80  6e68              LDR      r0,[r5,#0x64]  ; InFlashSave
000c82  9900              LDR      r1,[sp,#0]
000c84  4288              CMP      r0,r1
000c86  d902              BLS      |L2.3214|
000c88  f8cd9000          STR      r9,[sp,#0]
000c8c  e007              B        |L2.3230|
                  |L2.3214|
;;;1854   			else var32 = var32 - SET_POWERA_Offset1;
000c8e  9900              LDR      r1,[sp,#0]
000c90  1a08              SUBS     r0,r1,r0
000c92  9000              STR      r0,[sp,#0]
000c94  e003              B        |L2.3230|
                  |L2.3222|
;;;1855   		}
;;;1856   		else var32 = var32 + SET_POWERA_Offset1;
000c96  6e68              LDR      r0,[r5,#0x64]  ; InFlashSave
000c98  9900              LDR      r1,[sp,#0]
000c9a  4408              ADD      r0,r0,r1
000c9c  9000              STR      r0,[sp,#0]
                  |L2.3230|
;;;1857   		var32 = var32/SET_POWERA1;
000c9e  6de8              LDR      r0,[r5,#0x5c]  ; InFlashSave
000ca0  9900              LDR      r1,[sp,#0]
000ca2  fbb1f0f0          UDIV     r0,r1,r0
000ca6  9000              STR      r0,[sp,#0]
;;;1858   		var32=var32>>1;
000ca8  9800              LDR      r0,[sp,#0]
000caa  0840              LSRS     r0,r0,#1
000cac  9000              STR      r0,[sp,#0]
;;;1859   		Contr_Current = var32;
000cae  9800              LDR      r0,[sp,#0]
000cb0  8010              STRH     r0,[r2,#0]
;;;1860   		if(SET_Current==0)
000cb2  68b8              LDR      r0,[r7,#8]  ; Run_Control
000cb4  b908              CBNZ     r0,|L2.3258|
;;;1861   		{
;;;1862   			Contr_Current=0;
000cb6  f8a29000          STRH     r9,[r2,#0]
                  |L2.3258|
;;;1863   		}
;;;1864   	}
;;;1865   	
;;;1866   	var32 = 0;
000cba  f8cd9000          STR      r9,[sp,#0]
;;;1867   }
000cbe  b001              ADD      sp,sp,#4
000cc0  ecbd8b02          VPOP     {d8}
000cc4  e8bd8ff0          POP      {r4-r11,pc}
;;;1868   /********************************************************************************
                          ENDP

                  |L2.3272|
                          DCD      Rmon_value
                  |L2.3276|
                          DCD      r_raly
                  |L2.3280|
                          DCD      Vmon_value
                  |L2.3284|
                          DCD      DISS_POW_Voltage
                  |L2.3288|
000cd8  42c80000          DCFS     0x42c80000 ; 100
                  |L2.3292|
                          DCD      Imon_value
                  |L2.3296|
                          DCD      disrvalue
                  |L2.3300|
                          DCD      DISS_POW_Current
                  |L2.3304|
                          DCD      Contr_Voltage
                  |L2.3308|
                          DCD      Contr_Current

                          AREA ||i.UART_Action||, CODE, READONLY, ALIGN=2

                  UART_Action PROC
;;;47     //===========================MODBUS–≠“È=============================//
;;;48     void UART_Action(void)
000000  e92d4ff0          PUSH     {r4-r11,lr}
;;;49     {//RUT??®≤
000004  b087              SUB      sp,sp,#0x1c
;;;50     	//ADDR  ???  ??????????   ??????????  ?????????   ????????  CRC? CRC?
;;;51     	//????®≤ADDR ??? ???????  ???  ??? ..... CRC?  CRC?
;;;52     	if (g_tModS.RxBuf[0] == ADDR)
000006  f8df83f8          LDR      r8,|L3.1024|
00000a  4dfe              LDR      r5,|L3.1028|
00000c  f8981000          LDRB     r1,[r8,#0]  ; g_tModS
000010  7868              LDRB     r0,[r5,#1]  ; ADDR
;;;53     	{
;;;54     		if (g_tModS.RxBuf[1] == (0x03))	//??3 ???   
;;;55     		{																		 
;;;56     			vu8 i;
;;;57     			vu16 crc_result;
;;;58     			crc_result = (g_tModS.RxBuf[6] << 8) + g_tModS.RxBuf[7];
;;;59     			if ((crc_result == Hardware_CRC(g_tModS.RxBuf,6)) ||(crc_result == 0) )
;;;60     			{
;;;61     				if (g_tModS.RxBuf[3] < 0x07)    								//?????????¶∂?
;;;62     				{
;;;63     					if ((g_tModS.RxBuf[3] + g_tModS.RxBuf[5]) < 0x0F)		//??????????????????¶∂?
;;;64     					{							
;;;65     						UART_Buffer_Send[0] = ADDR;
000012  4bfd              LDR      r3,|L3.1032|
;;;66     						UART_Buffer_Send[1] = 0x03;
;;;67     						UART_Buffer_Send[2] = g_tModS.RxBuf[5]*2;
;;;68     						for (i=0;i<UART_Buffer_Send[2];i++)
;;;69     						{
;;;70     							if ((i % 2) == 0) UART_Buffer_Send[3 + i] = Run_Control[g_tModS.RxBuf[3] + i / 2] >> 8;
;;;71     							else UART_Buffer_Send[3 + i] = Run_Control[g_tModS.RxBuf[3] + i / 2];														
;;;72     						}
;;;73     						crc_result = Hardware_CRC(UART_Buffer_Send,UART_Buffer_Send[2] + 3);
;;;74     						UART_Buffer_Send[3 + UART_Buffer_Send[2]] = crc_result >> 8;
;;;75     						UART_Buffer_Send[4 + UART_Buffer_Send[2]] = crc_result;
;;;76     						Transmit_BUFFERsize = UART_Buffer_Send[2] + 5;
000014  4efd              LDR      r6,|L3.1036|
;;;77     						UART_SEND_flag=1;
000016  4cfe              LDR      r4,|L3.1040|
000018  4ffe              LDR      r7,|L3.1044|
00001a  4281              CMP      r1,r0                 ;52
00001c  d15b              BNE      |L3.214|
00001e  f8980001          LDRB     r0,[r8,#1]            ;54  ; g_tModS
000022  2803              CMP      r0,#3                 ;54
000024  d157              BNE      |L3.214|
000026  f8980007          LDRB     r0,[r8,#7]            ;58  ; g_tModS
00002a  f8981006          LDRB     r1,[r8,#6]            ;58  ; g_tModS
00002e  eb002001          ADD      r0,r0,r1,LSL #8       ;58
000032  9005              STR      r0,[sp,#0x14]         ;58
000034  2106              MOVS     r1,#6                 ;59
000036  4640              MOV      r0,r8                 ;59
000038  f7fffffe          BL       Hardware_CRC
00003c  f8bd1014          LDRH     r1,[sp,#0x14]         ;59
000040  4288              CMP      r0,r1                 ;59
000042  d002              BEQ      |L3.74|
000044  f8bd0014          LDRH     r0,[sp,#0x14]         ;59
000048  bbf0              CBNZ     r0,|L3.200|
                  |L3.74|
00004a  f8980003          LDRB     r0,[r8,#3]            ;61  ; g_tModS
00004e  2807              CMP      r0,#7                 ;61
000050  d241              BCS      |L3.214|
000052  f8981005          LDRB     r1,[r8,#5]            ;63  ; g_tModS
000056  1842              ADDS     r2,r0,r1              ;63
000058  2a0f              CMP      r2,#0xf               ;63
00005a  d23c              BCS      |L3.214|
00005c  786a              LDRB     r2,[r5,#1]            ;65  ; ADDR
00005e  701a              STRB     r2,[r3,#0]            ;65
000060  2203              MOVS     r2,#3                 ;66
000062  705a              STRB     r2,[r3,#1]            ;66
000064  0049              LSLS     r1,r1,#1              ;67
000066  7099              STRB     r1,[r3,#2]            ;67
000068  2100              MOVS     r1,#0                 ;68
00006a  9106              STR      r1,[sp,#0x18]         ;68
00006c  e011              B        |L3.146|
                  |L3.110|
00006e  f89d1018          LDRB     r1,[sp,#0x18]         ;70
000072  07c9              LSLS     r1,r1,#31             ;70
000074  d04a              BEQ      |L3.268|
000076  f89d1018          LDRB     r1,[sp,#0x18]         ;71
00007a  eb000151          ADD      r1,r0,r1,LSR #1       ;71
00007e  f8571021          LDR      r1,[r7,r1,LSL #2]     ;71
000082  f89d2018          LDRB     r2,[sp,#0x18]         ;71
000086  441a              ADD      r2,r2,r3              ;71
000088  70d1              STRB     r1,[r2,#3]            ;71
                  |L3.138|
00008a  f89d1018          LDRB     r1,[sp,#0x18]         ;68
00008e  1c49              ADDS     r1,r1,#1              ;68
000090  9106              STR      r1,[sp,#0x18]         ;68
                  |L3.146|
000092  7899              LDRB     r1,[r3,#2]            ;68  ; UART_Buffer_Send
000094  f89d2018          LDRB     r2,[sp,#0x18]         ;68
000098  4291              CMP      r1,r2                 ;68
00009a  d8e8              BHI      |L3.110|
00009c  7898              LDRB     r0,[r3,#2]            ;73  ; UART_Buffer_Send
00009e  1cc0              ADDS     r0,r0,#3              ;73
0000a0  b2c1              UXTB     r1,r0                 ;73
0000a2  48d9              LDR      r0,|L3.1032|
0000a4  f7fffffe          BL       Hardware_CRC
0000a8  9005              STR      r0,[sp,#0x14]         ;73
0000aa  f8bd0014          LDRH     r0,[sp,#0x14]         ;74
0000ae  789a              LDRB     r2,[r3,#2]            ;74  ; UART_Buffer_Send
0000b0  0a01              LSRS     r1,r0,#8              ;74
0000b2  48d5              LDR      r0,|L3.1032|
0000b4  1cc0              ADDS     r0,r0,#3              ;74
0000b6  5411              STRB     r1,[r2,r0]            ;74
0000b8  f8bd0014          LDRH     r0,[sp,#0x14]         ;75
0000bc  789a              LDRB     r2,[r3,#2]            ;75  ; UART_Buffer_Send
0000be  49d2              LDR      r1,|L3.1032|
0000c0  1d09              ADDS     r1,r1,#4              ;75
0000c2  5450              STRB     r0,[r2,r1]            ;75
0000c4  7898              LDRB     r0,[r3,#2]            ;76  ; UART_Buffer_Send
0000c6  e000              B        |L3.202|
                  |L3.200|
0000c8  e005              B        |L3.214|
                  |L3.202|
0000ca  1d40              ADDS     r0,r0,#5              ;76
0000cc  7030              STRB     r0,[r6,#0]            ;76
0000ce  6820              LDR      r0,[r4,#0]  ; flagA
0000d0  f0400010          ORR      r0,r0,#0x10
0000d4  6020              STR      r0,[r4,#0]  ; flagA
                  |L3.214|
;;;78     					}
;;;79     				}
;;;80     			}	
;;;81     		}
;;;82     	} 
;;;83     //===============================ß’???=================================
;;;84     	if ((g_tModS.RxBuf[0] == 0) || (g_tModS.RxBuf[0] == ADDR) || (g_tModS.RxBuf[0] == ((ADDR-1)/4+100)))	 
0000d6  f8981000          LDRB     r1,[r8,#0]  ; g_tModS
0000da  b161              CBZ      r1,|L3.246|
0000dc  7868              LDRB     r0,[r5,#1]  ; ADDR
0000de  4281              CMP      r1,r0
0000e0  d009              BEQ      |L3.246|
0000e2  7868              LDRB     r0,[r5,#1]  ; ADDR
0000e4  1e40              SUBS     r0,r0,#1
0000e6  17c2              ASRS     r2,r0,#31
0000e8  eb007092          ADD      r0,r0,r2,LSR #30
0000ec  2264              MOVS     r2,#0x64
0000ee  eb0200a0          ADD      r0,r2,r0,ASR #2
0000f2  4288              CMP      r0,r1
0000f4  d179              BNE      |L3.490|
                  |L3.246|
;;;85     	{
;;;86     		vu8 var8;
;;;87     		vu8 a=0;
0000f6  f04f0a00          MOV      r10,#0
0000fa  f8cda014          STR      r10,[sp,#0x14]
;;;88     		vu16 var16;
;;;89     		vu16 crc_result;
;;;90     //=========================????6 ß’?????===========================
;;;91     		if (g_tModS.RxBuf[1] == 6)                                 //???????°¶????6
0000fe  f8980001          LDRB     r0,[r8,#1]  ; g_tModS
;;;92     		{
;;;93     			if (g_tModS.RxBuf[3] < 0x05)							  //????ß’???°¶???ß’?¶∂?
;;;94     			{
;;;95     				crc_result = (g_tModS.RxBuf[6] << 8) + g_tModS.RxBuf[7];
;;;96     				if ((crc_result == Hardware_CRC(g_tModS.RxBuf,6)) ||(crc_result == 0) )		  //??CRC
;;;97     				{
;;;98     					var16 = (g_tModS.RxBuf[4] << 8) + g_tModS.RxBuf[5];	//?5 6?????ß’????
;;;99     					var8 = g_tModS.RxBuf[3];	        						//?3 4?????ß’????
;;;100    					Run_Control[var8] = var16;			    //???ß’??????
;;;101    
;;;102    					if (g_tModS.RxBuf[0] == ADDR)							//??????????
;;;103    					{
;;;104    						for (a=0;a<8;a++)
;;;105    						{UART_Buffer_Send[a] = g_tModS.RxBuf[a];}
;;;106    						Transmit_BUFFERsize = 8;						//??????®¨???CRC
000102  f04f0908          MOV      r9,#8
000106  2806              CMP      r0,#6                 ;91
000108  d00c              BEQ      |L3.292|
00010a  e04e              B        |L3.426|
                  |L3.268|
00010c  f89d1018          LDRB     r1,[sp,#0x18]         ;70
000110  eb000151          ADD      r1,r0,r1,LSR #1       ;70
000114  f8571021          LDR      r1,[r7,r1,LSL #2]     ;70
000118  f89d2018          LDRB     r2,[sp,#0x18]         ;70
00011c  0a09              LSRS     r1,r1,#8              ;70
00011e  441a              ADD      r2,r2,r3              ;70
000120  70d1              STRB     r1,[r2,#3]            ;70
000122  e7b2              B        |L3.138|
                  |L3.292|
000124  f8980003          LDRB     r0,[r8,#3]            ;93  ; g_tModS
000128  2805              CMP      r0,#5                 ;93
00012a  d23e              BCS      |L3.426|
00012c  f8980007          LDRB     r0,[r8,#7]            ;95  ; g_tModS
000130  f8981006          LDRB     r1,[r8,#6]            ;95  ; g_tModS
000134  eb002001          ADD      r0,r0,r1,LSL #8       ;95
000138  9003              STR      r0,[sp,#0xc]          ;95
00013a  2106              MOVS     r1,#6                 ;96
00013c  48b0              LDR      r0,|L3.1024|
00013e  f7fffffe          BL       Hardware_CRC
000142  f8bd100c          LDRH     r1,[sp,#0xc]          ;96
000146  4288              CMP      r0,r1                 ;96
000148  d002              BEQ      |L3.336|
00014a  f8bd000c          LDRH     r0,[sp,#0xc]          ;96
00014e  bb60              CBNZ     r0,|L3.426|
                  |L3.336|
000150  f8980005          LDRB     r0,[r8,#5]            ;98  ; g_tModS
000154  f8981004          LDRB     r1,[r8,#4]            ;98  ; g_tModS
000158  eb002001          ADD      r0,r0,r1,LSL #8       ;98
00015c  9004              STR      r0,[sp,#0x10]         ;98
00015e  f8980003          LDRB     r0,[r8,#3]            ;99  ; g_tModS
000162  9006              STR      r0,[sp,#0x18]         ;99
000164  f8bd0010          LDRH     r0,[sp,#0x10]         ;100
000168  f89d1018          LDRB     r1,[sp,#0x18]         ;100
00016c  f8470021          STR      r0,[r7,r1,LSL #2]     ;100
000170  f8980000          LDRB     r0,[r8,#0]            ;102  ; g_tModS
000174  7869              LDRB     r1,[r5,#1]            ;102  ; ADDR
000176  4288              CMP      r0,r1                 ;102
000178  d117              BNE      |L3.426|
00017a  f8cda014          STR      r10,[sp,#0x14]        ;104
00017e  e00a              B        |L3.406|
                  |L3.384|
000180  f89d0014          LDRB     r0,[sp,#0x14]         ;105
000184  f89d1014          LDRB     r1,[sp,#0x14]         ;105
000188  f8180000          LDRB     r0,[r8,r0]            ;105
00018c  5458              STRB     r0,[r3,r1]            ;105
00018e  f89d0014          LDRB     r0,[sp,#0x14]         ;104
000192  1c40              ADDS     r0,r0,#1              ;104
000194  9005              STR      r0,[sp,#0x14]         ;104
                  |L3.406|
000196  f89d0014          LDRB     r0,[sp,#0x14]         ;104
00019a  2808              CMP      r0,#8                 ;104
00019c  d3f0              BCC      |L3.384|
00019e  f8869000          STRB     r9,[r6,#0]
;;;107    						UART_SEND_flag=1;
0001a2  6820              LDR      r0,[r4,#0]  ; flagA
0001a4  f0400010          ORR      r0,r0,#0x10
0001a8  6020              STR      r0,[r4,#0]  ; flagA
                  |L3.426|
;;;108    					}
;;;109    				}
;;;110    			}
;;;111    		}
;;;112    //=======================================??°¶??16®¨lß’???===========================================
;;;113    //???16??:
;;;114    //     ?? ?? ß’??????  ß’?????? ß’????  ß’???? ß’????  ??? ??? ......CRC? CRC?
;;;115    //??????:
;;;116    //     ?? ?? ß’??????  ß’??????  ß’????? ß’?????  CRC?  CRC? 
;;;117    		if (g_tModS.RxBuf[1] == 16)										  
0001aa  f8980001          LDRB     r0,[r8,#1]  ; g_tModS
0001ae  2810              CMP      r0,#0x10
0001b0  d15b              BNE      |L3.618|
;;;118    		{	
;;;119    			if ((g_tModS.RxBuf[6] == 6) && (g_tModS.RxBuf[3] == 0x00))	//??lß’??????
0001b2  f8980006          LDRB     r0,[r8,#6]  ; g_tModS
0001b6  2806              CMP      r0,#6
0001b8  d157              BNE      |L3.618|
0001ba  f8980003          LDRB     r0,[r8,#3]  ; g_tModS
0001be  b9a0              CBNZ     r0,|L3.490|
;;;120    			{
;;;121    				crc_result = (g_tModS.RxBuf[13] << 8) + g_tModS.RxBuf[14];
0001c0  f898000e          LDRB     r0,[r8,#0xe]  ; g_tModS
0001c4  f898100d          LDRB     r1,[r8,#0xd]  ; g_tModS
0001c8  eb002001          ADD      r0,r0,r1,LSL #8
0001cc  9003              STR      r0,[sp,#0xc]
;;;122    				if ((crc_result == Hardware_CRC(g_tModS.RxBuf,13)) ||(crc_result == 0) )	   //??CRC
0001ce  210d              MOVS     r1,#0xd
0001d0  488b              LDR      r0,|L3.1024|
0001d2  f7fffffe          BL       Hardware_CRC
0001d6  f8bd100c          LDRH     r1,[sp,#0xc]
0001da  4288              CMP      r0,r1
0001dc  d002              BEQ      |L3.484|
0001de  f8bd000c          LDRH     r0,[sp,#0xc]
0001e2  b910              CBNZ     r0,|L3.490|
                  |L3.484|
;;;123    				{												
;;;124    					for (var8=0;var8<3;var8++) Run_Control[var8] = (g_tModS.RxBuf[var8*2+7] << 8) + g_tModS.RxBuf[var8*2+8];
0001e4  f8cda018          STR      r10,[sp,#0x18]
0001e8  e014              B        |L3.532|
                  |L3.490|
0001ea  e03e              B        |L3.618|
                  |L3.492|
0001ec  f89d0018          LDRB     r0,[sp,#0x18]
0001f0  f89d1018          LDRB     r1,[sp,#0x18]
0001f4  eb080040          ADD      r0,r8,r0,LSL #1
0001f8  7a00              LDRB     r0,[r0,#8]
0001fa  eb080141          ADD      r1,r8,r1,LSL #1
0001fe  79c9              LDRB     r1,[r1,#7]
000200  eb002001          ADD      r0,r0,r1,LSL #8
000204  f89d1018          LDRB     r1,[sp,#0x18]
000208  f8470021          STR      r0,[r7,r1,LSL #2]
00020c  f89d0018          LDRB     r0,[sp,#0x18]
000210  1c40              ADDS     r0,r0,#1
000212  9006              STR      r0,[sp,#0x18]
                  |L3.532|
000214  f89d0018          LDRB     r0,[sp,#0x18]
000218  2803              CMP      r0,#3
00021a  d3e7              BCC      |L3.492|
;;;125    
;;;126    					if (g_tModS.RxBuf[0] == ADDR)					  //?????????
00021c  f8980000          LDRB     r0,[r8,#0]  ; g_tModS
000220  7869              LDRB     r1,[r5,#1]  ; ADDR
000222  4288              CMP      r0,r1
000224  d121              BNE      |L3.618|
;;;127    					{
;;;128    						UART_Buffer_Send[0] = ADDR;
000226  7868              LDRB     r0,[r5,#1]  ; ADDR
000228  7018              STRB     r0,[r3,#0]
;;;129    						UART_Buffer_Send[1] = 16;
00022a  2010              MOVS     r0,#0x10
00022c  7058              STRB     r0,[r3,#1]
;;;130    						UART_Buffer_Send[2] = g_tModS.RxBuf[2];
00022e  f8980002          LDRB     r0,[r8,#2]  ; g_tModS
000232  7098              STRB     r0,[r3,#2]
;;;131    						UART_Buffer_Send[3] = g_tModS.RxBuf[3];
000234  f8980003          LDRB     r0,[r8,#3]  ; g_tModS
000238  70d8              STRB     r0,[r3,#3]
;;;132    						UART_Buffer_Send[4] = g_tModS.RxBuf[4];
00023a  f8980004          LDRB     r0,[r8,#4]  ; g_tModS
00023e  7118              STRB     r0,[r3,#4]
;;;133    						UART_Buffer_Send[5] = g_tModS.RxBuf[5];
000240  f8980005          LDRB     r0,[r8,#5]  ; g_tModS
000244  7158              STRB     r0,[r3,#5]
;;;134    						crc_result = Hardware_CRC(UART_Buffer_Send,6);	 //??CRC?
000246  2106              MOVS     r1,#6
000248  486f              LDR      r0,|L3.1032|
00024a  f7fffffe          BL       Hardware_CRC
00024e  9003              STR      r0,[sp,#0xc]
;;;135    						UART_Buffer_Send[6] = crc_result>>8;
000250  f8bd000c          LDRH     r0,[sp,#0xc]
000254  0a00              LSRS     r0,r0,#8
000256  7198              STRB     r0,[r3,#6]
;;;136    						UART_Buffer_Send[7] = crc_result;				 
000258  f8bd000c          LDRH     r0,[sp,#0xc]
00025c  71d8              STRB     r0,[r3,#7]
;;;137    						Transmit_BUFFERsize = 8;					     //?????????
00025e  f8869000          STRB     r9,[r6,#0]
;;;138    						UART_SEND_flag=1;
000262  6820              LDR      r0,[r4,#0]  ; flagA
000264  f0400010          ORR      r0,r0,#0x10
000268  6020              STR      r0,[r4,#0]  ; flagA
                  |L3.618|
;;;139    					}
;;;140    				}
;;;141    			}			 
;;;142    		}
;;;143    	}
;;;144    /*************************************???ßµ???**************************************************************************/
;;;145    	if (((g_tModS.RxBuf[0] == 0x01)&&(g_tModS.RxBuf[2] == 0xA5))||(flag_ADJ_ON==1))			   //??ßµ?
00026a  f8980000          LDRB     r0,[r8,#0]  ; g_tModS
00026e  f8dfb1a8          LDR      r11,|L3.1048|
000272  2801              CMP      r0,#1
000274  d103              BNE      |L3.638|
000276  f8980002          LDRB     r0,[r8,#2]  ; g_tModS
00027a  28a5              CMP      r0,#0xa5
00027c  d003              BEQ      |L3.646|
                  |L3.638|
00027e  f89b0000          LDRB     r0,[r11,#0]  ; flagF
000282  0780              LSLS     r0,r0,#30
000284  d57e              BPL      |L3.900|
                  |L3.646|
;;;146    	{ 
;;;147    		if(g_tModS.RxBuf[1] == 0x01)
000286  f8980001          LDRB     r0,[r8,#1]  ; g_tModS
00028a  2801              CMP      r0,#1
00028c  d10f              BNE      |L3.686|
;;;148    		{
;;;149    			flag_ADJ_VL=0;
00028e  f8db1000          LDR      r1,[r11,#0]  ; flagF
000292  f0210104          BIC      r1,r1,#4
000296  f8cb1000          STR      r1,[r11,#0]  ; flagF
;;;150    			Modify_A_READ = Vmon1_value;//????
00029a  4960              LDR      r1,|L3.1052|
00029c  6809              LDR      r1,[r1,#0]  ; Vmon1_value
00029e  6129              STR      r1,[r5,#0x10]  ; Modify_A_READ
;;;151    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
0002a0  f8981004          LDRB     r1,[r8,#4]  ; g_tModS
0002a4  f8982003          LDRB     r2,[r8,#3]  ; g_tModS
0002a8  eb012102          ADD      r1,r1,r2,LSL #8
0002ac  61a9              STR      r1,[r5,#0x18]  ; Modify_A_ACT
                  |L3.686|
;;;152    		}
;;;153    		if (g_tModS.RxBuf[1] == 0x02)			   //???ßµ???
;;;154    		{
;;;155    			vu32 var16;
;;;156    			vu32 var32a;
;;;157    			vu32 var32b;
;;;158    			
;;;159    			vu32 var16a;
;;;160    			vu32 var32c;
;;;161    			vu32 var32d;
;;;162    			Modify_B_READ =Vmon1_value;//????
;;;163    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
;;;164    			var32a = Modify_B_ACT;
;;;165    			var32a = var32a - Modify_A_ACT;
;;;166    			var32a = var32a << 12;
;;;167    			var16 = Modify_B_READ - Modify_A_READ;
;;;168    			var32a = var32a / var16;
;;;169    			REG_CorrectionV = var32a;
0002ae  f8df9164          LDR      r9,|L3.1044|
;;;170    			var32a=0;
;;;171    			var32a = Modify_B_ACT;
;;;172    			var32a = var32a << 12;
;;;173    			var32b = Modify_B_READ;
;;;174    			var32b = var32b * REG_CorrectionV;
;;;175    			if (var32a < var32b)
;;;176    			{
;;;177    				var32b = var32b - var32a;
;;;178    				REG_ReadV_Offset = var32b;
;;;179    				Polar |= 0x01;
0002b2  4c54              LDR      r4,|L3.1028|
0002b4  f1a909a8          SUB      r9,r9,#0xa8           ;169
0002b8  3428              ADDS     r4,r4,#0x28
;;;180    			}
;;;181    			else 
;;;182    			{
;;;183    				var32a = var32a - var32b;
;;;184    				REG_ReadV_Offset = var32a;
;;;185    				Polar &= ~0x01;
;;;186    			}			
;;;187    			Flash_Write_all();	//??ß’?FLASH
;;;188    			Flag_DAC_OFF=0;
0002ba  4f59              LDR      r7,|L3.1056|
0002bc  f1090654          ADD      r6,r9,#0x54           ;178
0002c0  2802              CMP      r0,#2                 ;153
0002c2  d149              BNE      |L3.856|
0002c4  4855              LDR      r0,|L3.1052|
0002c6  6800              LDR      r0,[r0,#0]            ;162  ; Vmon1_value
0002c8  61e8              STR      r0,[r5,#0x1c]         ;162  ; Modify_B_READ
0002ca  f8980004          LDRB     r0,[r8,#4]            ;163  ; g_tModS
0002ce  f8981003          LDRB     r1,[r8,#3]            ;163  ; g_tModS
0002d2  eb002001          ADD      r0,r0,r1,LSL #8       ;163
0002d6  6268              STR      r0,[r5,#0x24]         ;163  ; Modify_B_ACT
0002d8  6a68              LDR      r0,[r5,#0x24]         ;164  ; Modify_B_ACT
0002da  9005              STR      r0,[sp,#0x14]         ;164
0002dc  9805              LDR      r0,[sp,#0x14]         ;165
0002de  69a9              LDR      r1,[r5,#0x18]         ;165  ; Modify_A_ACT
0002e0  1a40              SUBS     r0,r0,r1              ;165
0002e2  9005              STR      r0,[sp,#0x14]         ;165
0002e4  9805              LDR      r0,[sp,#0x14]         ;166
0002e6  0300              LSLS     r0,r0,#12             ;166
0002e8  9005              STR      r0,[sp,#0x14]         ;166
0002ea  69e8              LDR      r0,[r5,#0x1c]         ;167  ; Modify_B_READ
0002ec  6929              LDR      r1,[r5,#0x10]         ;167  ; Modify_A_READ
0002ee  1a40              SUBS     r0,r0,r1              ;167
0002f0  9006              STR      r0,[sp,#0x18]         ;167
0002f2  e9dd0105          LDRD     r0,r1,[sp,#0x14]      ;168
0002f6  fbb0f0f1          UDIV     r0,r0,r1              ;168
0002fa  9005              STR      r0,[sp,#0x14]         ;168
0002fc  9805              LDR      r0,[sp,#0x14]         ;169
0002fe  f8c90000          STR      r0,[r9,#0]            ;169  ; Correct_Parametet
000302  6a68              LDR      r0,[r5,#0x24]         ;171  ; Modify_B_ACT
000304  9005              STR      r0,[sp,#0x14]         ;171
000306  9805              LDR      r0,[sp,#0x14]         ;172
000308  0300              LSLS     r0,r0,#12             ;172
00030a  9005              STR      r0,[sp,#0x14]         ;172
00030c  69e8              LDR      r0,[r5,#0x1c]         ;173  ; Modify_B_READ
00030e  9004              STR      r0,[sp,#0x10]         ;173
000310  f8d90000          LDR      r0,[r9,#0]            ;174  ; Correct_Parametet
000314  9904              LDR      r1,[sp,#0x10]         ;174
000316  4348              MULS     r0,r1,r0              ;174
000318  9004              STR      r0,[sp,#0x10]         ;174
00031a  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;175
00031e  4288              CMP      r0,r1                 ;175
000320  d20a              BCS      |L3.824|
000322  e9dd0104          LDRD     r0,r1,[sp,#0x10]      ;177
000326  1a40              SUBS     r0,r0,r1              ;177
000328  9004              STR      r0,[sp,#0x10]         ;177
00032a  9804              LDR      r0,[sp,#0x10]         ;178
00032c  6030              STR      r0,[r6,#0]            ;178  ; Correct_Strong
00032e  7820              LDRB     r0,[r4,#0]            ;179  ; correct_por
000330  f0400001          ORR      r0,r0,#1              ;179
000334  7020              STRB     r0,[r4,#0]            ;179
000336  e009              B        |L3.844|
                  |L3.824|
000338  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;183
00033c  1a40              SUBS     r0,r0,r1              ;183
00033e  9005              STR      r0,[sp,#0x14]         ;183
000340  9805              LDR      r0,[sp,#0x14]         ;184
000342  6030              STR      r0,[r6,#0]            ;184  ; Correct_Strong
000344  7820              LDRB     r0,[r4,#0]            ;185  ; correct_por
000346  f0200001          BIC      r0,r0,#1              ;185
00034a  7020              STRB     r0,[r4,#0]            ;185
                  |L3.844|
00034c  f7fffffe          BL       Flash_Write_all
000350  6838              LDR      r0,[r7,#0]  ; flagB
000352  f0200008          BIC      r0,r0,#8
000356  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.856|
;;;189    		}
;;;190    		
;;;191    		
;;;192    /************************************???°§????ßµ?*****************************************************************/
;;;193    		if (g_tModS.RxBuf[1] == 0x03)			   //CC??ßµ?
000358  4641              MOV      r1,r8
00035a  f8980001          LDRB     r0,[r8,#1]  ; g_tModS
;;;194    		{
;;;195    			Modify_A_READ = Imon1_value;//
00035e  f8dfa0c4          LDR      r10,|L3.1060|
;;;196    			Modify_C_READ = Contr_Laod;//
000362  f8df80c4          LDR      r8,|L3.1064|
000366  2803              CMP      r0,#3                 ;193
000368  d110              BNE      |L3.908|
00036a  f8da2000          LDR      r2,[r10,#0]           ;195  ; Imon1_value
00036e  612a              STR      r2,[r5,#0x10]         ;195  ; Modify_A_READ
000370  f8b82000          LDRH     r2,[r8,#0]  ; Contr_Laod
000374  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;197    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000376  790a              LDRB     r2,[r1,#4]  ; g_tModS
000378  78cb              LDRB     r3,[r1,#3]  ; g_tModS
00037a  eb022203          ADD      r2,r2,r3,LSL #8
00037e  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
;;;198    			Flag_DAC_OFF=1;//
000380  683a              LDR      r2,[r7,#0]  ; flagB
000382  e000              B        |L3.902|
                  |L3.900|
000384  e3fe              B        |L3.2948|
                  |L3.902|
000386  f0420208          ORR      r2,r2,#8
00038a  603a              STR      r2,[r7,#0]  ; flagB
                  |L3.908|
;;;199    		}
;;;200    
;;;201    		if (g_tModS.RxBuf[1] == 0x04)			   //
00038c  2804              CMP      r0,#4
00038e  d17d              BNE      |L3.1164|
;;;202    		{
;;;203    			vu32 var16;
;;;204    			vu32 var32a;
;;;205    			vu32 var32b;
;;;206    			
;;;207    			vu32 var16a;
;;;208    			vu32 var32c;
;;;209    			vu32 var32d;
;;;210    			
;;;211    			Modify_B_READ = Imon1_value;
000390  f8da0000          LDR      r0,[r10,#0]  ; Imon1_value
000394  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;212    			Modify_D_READ = Contr_Laod;
000396  f8b80000          LDRH     r0,[r8,#0]  ; Contr_Laod
00039a  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;213    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00039c  4818              LDR      r0,|L3.1024|
00039e  7901              LDRB     r1,[r0,#4]  ; g_tModS
0003a0  78c0              LDRB     r0,[r0,#3]  ; g_tModS
0003a2  eb012000          ADD      r0,r1,r0,LSL #8
0003a6  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;214    			
;;;215    			var32a = Modify_B_ACT;
0003a8  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0003aa  9005              STR      r0,[sp,#0x14]
;;;216    			var32a = var32a - Modify_A_ACT;
0003ac  9805              LDR      r0,[sp,#0x14]
0003ae  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
0003b0  1a40              SUBS     r0,r0,r1
0003b2  9005              STR      r0,[sp,#0x14]
;;;217    			var32a = var32a << 12;
0003b4  9805              LDR      r0,[sp,#0x14]
0003b6  0300              LSLS     r0,r0,#12
0003b8  9005              STR      r0,[sp,#0x14]
;;;218    			var16 = Modify_B_READ - Modify_A_READ;
0003ba  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
0003bc  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
0003be  1a40              SUBS     r0,r0,r1
0003c0  9006              STR      r0,[sp,#0x18]
;;;219    			var32a = var32a / var16;
0003c2  e9dd0105          LDRD     r0,r1,[sp,#0x14]
0003c6  fbb0f0f1          UDIV     r0,r0,r1
0003ca  9005              STR      r0,[sp,#0x14]
;;;220    			REG_Load_A = var32a;
0003cc  9805              LDR      r0,[sp,#0x14]
0003ce  f8c90004          STR      r0,[r9,#4]  ; Correct_Parametet
;;;221    			var32a = Modify_B_ACT;
0003d2  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0003d4  9005              STR      r0,[sp,#0x14]
;;;222    			var32a = var32a << 12;
0003d6  9805              LDR      r0,[sp,#0x14]
0003d8  0300              LSLS     r0,r0,#12
0003da  9005              STR      r0,[sp,#0x14]
;;;223    			var32b = Modify_B_READ;
0003dc  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
0003de  9004              STR      r0,[sp,#0x10]
;;;224    			var32b = var32b * REG_Load_A;
0003e0  f8d90004          LDR      r0,[r9,#4]  ; Correct_Parametet
0003e4  9904              LDR      r1,[sp,#0x10]
0003e6  4348              MULS     r0,r1,r0
0003e8  9004              STR      r0,[sp,#0x10]
;;;225    			if (var32a < var32b)
0003ea  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0003ee  4288              CMP      r0,r1
0003f0  d221              BCS      |L3.1078|
;;;226    			{
;;;227    				var32b = var32b - var32a;
0003f2  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0003f6  1a08              SUBS     r0,r1,r0
0003f8  9004              STR      r0,[sp,#0x10]
;;;228    				REG_LoadA_Offset = var32b;
0003fa  9804              LDR      r0,[sp,#0x10]
0003fc  6070              STR      r0,[r6,#4]  ; Correct_Strong
;;;229    				Polar1 |= 0x01;
0003fe  e015              B        |L3.1068|
                  |L3.1024|
                          DCD      g_tModS
                  |L3.1028|
                          DCD      ||.data||
                  |L3.1032|
                          DCD      UART_Buffer_Send
                  |L3.1036|
                          DCD      Transmit_BUFFERsize
                  |L3.1040|
                          DCD      flagA
                  |L3.1044|
                          DCD      ||.bss||+0xa8
                  |L3.1048|
                          DCD      flagF
                  |L3.1052|
                          DCD      Vmon1_value
                  |L3.1056|
                          DCD      flagB
                  |L3.1060|
                          DCD      Imon1_value
                  |L3.1064|
                          DCD      Contr_Laod
                  |L3.1068|
00042c  7860              LDRB     r0,[r4,#1]  ; correct_por
00042e  f0400001          ORR      r0,r0,#1
000432  7060              STRB     r0,[r4,#1]
000434  e009              B        |L3.1098|
                  |L3.1078|
;;;230    			}
;;;231    			else 
;;;232    			{
;;;233    				var32a = var32a - var32b;
000436  e9dd0104          LDRD     r0,r1,[sp,#0x10]
00043a  1a08              SUBS     r0,r1,r0
00043c  9005              STR      r0,[sp,#0x14]
;;;234    				REG_LoadA_Offset = var32a;
00043e  9805              LDR      r0,[sp,#0x14]
000440  6070              STR      r0,[r6,#4]  ; Correct_Strong
;;;235    				Polar1 &= ~0x01;					
000442  7860              LDRB     r0,[r4,#1]  ; correct_por
000444  f0200001          BIC      r0,r0,#1
000448  7060              STRB     r0,[r4,#1]
                  |L3.1098|
;;;236    			}
;;;237    //---------------------------------------------------------------------------------//
;;;238    			var32c = Modify_B_ACT; 
00044a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00044c  9002              STR      r0,[sp,#8]
;;;239    			var32c = var32c - Modify_A_ACT;
00044e  9802              LDR      r0,[sp,#8]
000450  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000452  1a40              SUBS     r0,r0,r1
000454  9002              STR      r0,[sp,#8]
;;;240    			var32c = var32c << 12;
000456  9802              LDR      r0,[sp,#8]
000458  0300              LSLS     r0,r0,#12
00045a  9002              STR      r0,[sp,#8]
;;;241    			var16a=Modify_D_READ-Modify_C_READ;
00045c  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
00045e  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000460  1a40              SUBS     r0,r0,r1
000462  9003              STR      r0,[sp,#0xc]
;;;242    			var16a=var16a*2;
000464  9803              LDR      r0,[sp,#0xc]
000466  0040              LSLS     r0,r0,#1
000468  9003              STR      r0,[sp,#0xc]
;;;243    			var32c=var32c/var16a;
00046a  e9dd0102          LDRD     r0,r1,[sp,#8]
00046e  fbb0f0f1          UDIV     r0,r0,r1
000472  9002              STR      r0,[sp,#8]
;;;244    			SET_LoadA = var32c;
000474  9802              LDR      r0,[sp,#8]
000476  f8c90008          STR      r0,[r9,#8]  ; Correct_Parametet
;;;245    			var32c = Modify_B_ACT;
00047a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00047c  9002              STR      r0,[sp,#8]
;;;246    			var32c = var32c << 12;
00047e  9802              LDR      r0,[sp,#8]
000480  0300              LSLS     r0,r0,#12
000482  9002              STR      r0,[sp,#8]
;;;247    			var32d = SET_LoadA;
000484  f8d90008          LDR      r0,[r9,#8]  ; Correct_Parametet
000488  9001              STR      r0,[sp,#4]
;;;248    			var32d = var32d * (Modify_D_READ*2);
00048a  e000              B        |L3.1166|
                  |L3.1164|
00048c  e023              B        |L3.1238|
                  |L3.1166|
00048e  9801              LDR      r0,[sp,#4]
000490  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
000492  4348              MULS     r0,r1,r0
000494  0040              LSLS     r0,r0,#1
000496  9001              STR      r0,[sp,#4]
;;;249    			if (var32c < var32d)
000498  e9dd1001          LDRD     r1,r0,[sp,#4]
00049c  4288              CMP      r0,r1
00049e  d20a              BCS      |L3.1206|
;;;250    			{
;;;251    				var32d = var32d - var32c;
0004a0  e9dd0101          LDRD     r0,r1,[sp,#4]
0004a4  1a40              SUBS     r0,r0,r1
0004a6  9001              STR      r0,[sp,#4]
;;;252    				SET_LoadA_Offset = var32d;
0004a8  9801              LDR      r0,[sp,#4]
0004aa  60b0              STR      r0,[r6,#8]  ; Correct_Strong
;;;253    				Polar1 |= 0x04;
0004ac  7860              LDRB     r0,[r4,#1]  ; correct_por
0004ae  f0400004          ORR      r0,r0,#4
0004b2  7060              STRB     r0,[r4,#1]
0004b4  e009              B        |L3.1226|
                  |L3.1206|
;;;254    			}
;;;255    			else 
;;;256    			{
;;;257    				var32c = var32c - var32d;
0004b6  e9dd1001          LDRD     r1,r0,[sp,#4]
0004ba  1a40              SUBS     r0,r0,r1
0004bc  9002              STR      r0,[sp,#8]
;;;258    				SET_LoadA_Offset = var32c;
0004be  9802              LDR      r0,[sp,#8]
0004c0  60b0              STR      r0,[r6,#8]  ; Correct_Strong
;;;259    				Polar1 &= ~0x04;
0004c2  7860              LDRB     r0,[r4,#1]  ; correct_por
0004c4  f0200004          BIC      r0,r0,#4
0004c8  7060              STRB     r0,[r4,#1]
                  |L3.1226|
;;;260    			}
;;;261    			Flash_Write_all ();	
0004ca  f7fffffe          BL       Flash_Write_all
;;;262    			Flag_DAC_OFF =0;
0004ce  6838              LDR      r0,[r7,#0]  ; flagB
0004d0  f0200008          BIC      r0,r0,#8
0004d4  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1238|
;;;263    		}
;;;264    /*************************************??CV??????ßµ?**************************************************************/
;;;265    		if(g_tModS.RxBuf[1] == 0x05)
0004d6  49fe              LDR      r1,|L3.2256|
0004d8  7848              LDRB     r0,[r1,#1]  ; g_tModS
0004da  2805              CMP      r0,#5
0004dc  d10a              BNE      |L3.1268|
;;;266    		{
;;;267    			Modify_A_READ = Vmon1_value;//????
0004de  4afd              LDR      r2,|L3.2260|
0004e0  6812              LDR      r2,[r2,#0]  ; Vmon1_value
0004e2  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;268    			Modify_C_READ = Contr_Laod;//?????
0004e4  f8b82000          LDRH     r2,[r8,#0]  ; Contr_Laod
0004e8  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;269    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
0004ea  790a              LDRB     r2,[r1,#4]  ; g_tModS
0004ec  78cb              LDRB     r3,[r1,#3]  ; g_tModS
0004ee  eb022203          ADD      r2,r2,r3,LSL #8
0004f2  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.1268|
;;;270    		}
;;;271    		if (g_tModS.RxBuf[1] == 0x06)			   //???ßµ???
0004f4  2806              CMP      r0,#6
0004f6  d179              BNE      |L3.1516|
;;;272    		{
;;;273    			vu32 var16;
;;;274    			vu32 var32a;
;;;275    			vu32 var32b;
;;;276    			
;;;277    			vu32 var16a;
;;;278    			vu32 var32c;
;;;279    			vu32 var32d;
;;;280    			
;;;281    			Modify_B_READ =Vmon1_value;//????
0004f8  48f6              LDR      r0,|L3.2260|
0004fa  6800              LDR      r0,[r0,#0]  ; Vmon1_value
0004fc  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;282    			Modify_D_READ =Contr_Laod;//?????
0004fe  f8b80000          LDRH     r0,[r8,#0]  ; Contr_Laod
000502  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;283    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
000504  48f2              LDR      r0,|L3.2256|
000506  7901              LDRB     r1,[r0,#4]  ; g_tModS
000508  78c0              LDRB     r0,[r0,#3]  ; g_tModS
00050a  eb012000          ADD      r0,r1,r0,LSL #8
00050e  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;284    			var32a = Modify_B_ACT;
000510  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000512  9005              STR      r0,[sp,#0x14]
;;;285    			var32a = var32a - Modify_A_ACT;
000514  9805              LDR      r0,[sp,#0x14]
000516  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000518  1a40              SUBS     r0,r0,r1
00051a  9005              STR      r0,[sp,#0x14]
;;;286    			var32a = var32a << 12;
00051c  9805              LDR      r0,[sp,#0x14]
00051e  0300              LSLS     r0,r0,#12
000520  9005              STR      r0,[sp,#0x14]
;;;287    			var16 = Modify_B_READ - Modify_A_READ;
000522  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000524  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000526  1a40              SUBS     r0,r0,r1
000528  9006              STR      r0,[sp,#0x18]
;;;288    			var32a = var32a / var16;
00052a  e9dd0105          LDRD     r0,r1,[sp,#0x14]
00052e  fbb0f0f1          UDIV     r0,r0,r1
000532  9005              STR      r0,[sp,#0x14]
;;;289    			REG_LoadV = var32a;
000534  9805              LDR      r0,[sp,#0x14]
000536  f8c9000c          STR      r0,[r9,#0xc]  ; Correct_Parametet
;;;290    			var32a=0;
;;;291    			var32a = Modify_B_ACT;
00053a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00053c  9005              STR      r0,[sp,#0x14]
;;;292    			var32a = var32a << 12;
00053e  9805              LDR      r0,[sp,#0x14]
000540  0300              LSLS     r0,r0,#12
000542  9005              STR      r0,[sp,#0x14]
;;;293    			var32b = Modify_B_READ;
000544  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000546  9004              STR      r0,[sp,#0x10]
;;;294    			var32b = var32b * REG_LoadV;
000548  f8d9000c          LDR      r0,[r9,#0xc]  ; Correct_Parametet
00054c  9904              LDR      r1,[sp,#0x10]
00054e  4348              MULS     r0,r1,r0
000550  9004              STR      r0,[sp,#0x10]
;;;295    			if (var32a < var32b)
000552  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000556  4288              CMP      r0,r1
000558  d20a              BCS      |L3.1392|
;;;296    			{
;;;297    				var32b = var32b - var32a;
00055a  e9dd0104          LDRD     r0,r1,[sp,#0x10]
00055e  1a40              SUBS     r0,r0,r1
000560  9004              STR      r0,[sp,#0x10]
;;;298    				REG_LoadV_Offset = var32b;
000562  9804              LDR      r0,[sp,#0x10]
000564  60f0              STR      r0,[r6,#0xc]  ; Correct_Strong
;;;299    				Polar2 |= 0x01;
000566  78a0              LDRB     r0,[r4,#2]  ; correct_por
000568  f0400001          ORR      r0,r0,#1
00056c  70a0              STRB     r0,[r4,#2]
00056e  e009              B        |L3.1412|
                  |L3.1392|
;;;300    			}
;;;301    			else 
;;;302    			{
;;;303    				var32a = var32a - var32b;
000570  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000574  1a40              SUBS     r0,r0,r1
000576  9005              STR      r0,[sp,#0x14]
;;;304    				REG_LoadV_Offset = var32a;
000578  9805              LDR      r0,[sp,#0x14]
00057a  60f0              STR      r0,[r6,#0xc]  ; Correct_Strong
;;;305    				Polar2 &= ~0x01;
00057c  78a0              LDRB     r0,[r4,#2]  ; correct_por
00057e  f0200001          BIC      r0,r0,#1
000582  70a0              STRB     r0,[r4,#2]
                  |L3.1412|
;;;306    			}
;;;307    //---------------------------------------------------------------------------------------//			
;;;308    			var32c = Modify_B_ACT; //CV??????ßµ?
000584  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000586  9002              STR      r0,[sp,#8]
;;;309    			var32c = var32c - Modify_A_ACT;
000588  9802              LDR      r0,[sp,#8]
00058a  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
00058c  1a40              SUBS     r0,r0,r1
00058e  9002              STR      r0,[sp,#8]
;;;310    			var32c = var32c << 12;
000590  9802              LDR      r0,[sp,#8]
000592  0300              LSLS     r0,r0,#12
000594  9002              STR      r0,[sp,#8]
;;;311    			var16a=Modify_D_READ-Modify_C_READ;
000596  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
000598  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
00059a  1a40              SUBS     r0,r0,r1
00059c  9003              STR      r0,[sp,#0xc]
;;;312    			var16a=(var16a*2);
00059e  9803              LDR      r0,[sp,#0xc]
0005a0  0040              LSLS     r0,r0,#1
0005a2  9003              STR      r0,[sp,#0xc]
;;;313    			var32c=var32c/var16a;
0005a4  e9dd0102          LDRD     r0,r1,[sp,#8]
0005a8  fbb0f0f1          UDIV     r0,r0,r1
0005ac  9002              STR      r0,[sp,#8]
;;;314    			SET_LoadV = var32c;
0005ae  9802              LDR      r0,[sp,#8]
0005b0  f8c90010          STR      r0,[r9,#0x10]  ; Correct_Parametet
;;;315    			var32c = Modify_B_ACT;
0005b4  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0005b6  9002              STR      r0,[sp,#8]
;;;316    			var32c = var32c << 12;
0005b8  9802              LDR      r0,[sp,#8]
0005ba  0300              LSLS     r0,r0,#12
0005bc  9002              STR      r0,[sp,#8]
;;;317    			var32d = SET_LoadV;
0005be  f8d90010          LDR      r0,[r9,#0x10]  ; Correct_Parametet
0005c2  9001              STR      r0,[sp,#4]
;;;318    			var32d = var32d * (Modify_D_READ*2);
0005c4  9801              LDR      r0,[sp,#4]
0005c6  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
0005c8  4348              MULS     r0,r1,r0
0005ca  0040              LSLS     r0,r0,#1
0005cc  9001              STR      r0,[sp,#4]
;;;319    			if (var32c < var32d)
0005ce  e9dd1001          LDRD     r1,r0,[sp,#4]
0005d2  4288              CMP      r0,r1
0005d4  d20b              BCS      |L3.1518|
;;;320    			{
;;;321    				var32d = var32d - var32c;
0005d6  e9dd0101          LDRD     r0,r1,[sp,#4]
0005da  1a40              SUBS     r0,r0,r1
0005dc  9001              STR      r0,[sp,#4]
;;;322    				SET_LoadV_Offset = var32d;
0005de  9801              LDR      r0,[sp,#4]
0005e0  6130              STR      r0,[r6,#0x10]  ; Correct_Strong
;;;323    				Polar2 |= 0x04;
0005e2  78a0              LDRB     r0,[r4,#2]  ; correct_por
0005e4  f0400004          ORR      r0,r0,#4
0005e8  70a0              STRB     r0,[r4,#2]
0005ea  e00a              B        |L3.1538|
                  |L3.1516|
0005ec  e00d              B        |L3.1546|
                  |L3.1518|
;;;324    			}
;;;325    			else 
;;;326    			{
;;;327    				var32c = var32c - var32d;
0005ee  e9dd1001          LDRD     r1,r0,[sp,#4]
0005f2  1a40              SUBS     r0,r0,r1
0005f4  9002              STR      r0,[sp,#8]
;;;328    				SET_LoadV_Offset = var32c;
0005f6  9802              LDR      r0,[sp,#8]
0005f8  6130              STR      r0,[r6,#0x10]  ; Correct_Strong
;;;329    				Polar2 &= ~0x04;
0005fa  78a0              LDRB     r0,[r4,#2]  ; correct_por
0005fc  f0200004          BIC      r0,r0,#4
000600  70a0              STRB     r0,[r4,#2]
                  |L3.1538|
;;;330    			}
;;;331    //---------------------------------------------------------------------------------------//
;;;332    		  Flash_Write_all();	//??ß’?FLASH
000602  f7fffffe          BL       Flash_Write_all
;;;333    			DAC_Flag=0;
000606  2000              MOVS     r0,#0
000608  7028              STRB     r0,[r5,#0]
                  |L3.1546|
;;;334    		}
;;;335    /*************************************??ßµ?**************************************************************************/
;;;336    		if(g_tModS.RxBuf[1] == 0x07||flag_ADJ_VL==1)
00060a  49b1              LDR      r1,|L3.2256|
;;;337    		{
;;;338    			Modify_A_READ = Rmon_value;//????
00060c  4ab2              LDR      r2,|L3.2264|
00060e  7848              LDRB     r0,[r1,#1]            ;336  ; g_tModS
000610  2807              CMP      r0,#7                 ;336
000612  d003              BEQ      |L3.1564|
000614  f89b3000          LDRB     r3,[r11,#0]           ;336  ; flagF
000618  075b              LSLS     r3,r3,#29             ;336
00061a  d507              BPL      |L3.1580|
                  |L3.1564|
00061c  8813              LDRH     r3,[r2,#0]  ; Rmon_value
00061e  612b              STR      r3,[r5,#0x10]  ; Modify_A_READ
;;;339    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
000620  790b              LDRB     r3,[r1,#4]  ; g_tModS
000622  f891c003          LDRB     r12,[r1,#3]  ; g_tModS
000626  eb03230c          ADD      r3,r3,r12,LSL #8
00062a  61ab              STR      r3,[r5,#0x18]  ; Modify_A_ACT
                  |L3.1580|
;;;340    		}
;;;341    		if (g_tModS.RxBuf[1] == 0x08||flag_ADJ_VH==1)			   //???ßµ???
00062c  2808              CMP      r0,#8
00062e  d003              BEQ      |L3.1592|
000630  f89b0000          LDRB     r0,[r11,#0]  ; flagF
000634  0700              LSLS     r0,r0,#28
000636  d57d              BPL      |L3.1844|
                  |L3.1592|
;;;342    		{
;;;343    			vu16 var16;
;;;344    			vu32 var32a;
;;;345    			vu32 var32b;
;;;346    			
;;;347    			vu16 var16a;
;;;348    			vu32 var32c;
;;;349    			vu32 var32d;
;;;350    			Modify_B_READ =Rmon_value;//????
000638  8810              LDRH     r0,[r2,#0]  ; Rmon_value
00063a  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;351    			flag_OverV=1;
00063c  49a7              LDR      r1,|L3.2268|
00063e  6808              LDR      r0,[r1,#0]  ; flagG
000640  f0400002          ORR      r0,r0,#2
000644  6008              STR      r0,[r1,#0]  ; flagG
;;;352    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];//????
000646  49a2              LDR      r1,|L3.2256|
000648  790a              LDRB     r2,[r1,#4]  ; g_tModS
00064a  78c9              LDRB     r1,[r1,#3]  ; g_tModS
00064c  eb022101          ADD      r1,r2,r1,LSL #8
000650  6269              STR      r1,[r5,#0x24]  ; Modify_B_ACT
;;;353    			if(flag_OverV==1)//??????ß’?????ßµ???ß’?FLASH
000652  0780              LSLS     r0,r0,#30
000654  d575              BPL      |L3.1858|
;;;354    			{
;;;355    				var32a = Modify_B_ACT;
000656  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000658  9005              STR      r0,[sp,#0x14]
;;;356    				var32a = var32a - Modify_A_ACT;
00065a  9805              LDR      r0,[sp,#0x14]
00065c  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
00065e  1a40              SUBS     r0,r0,r1
000660  9005              STR      r0,[sp,#0x14]
;;;357    				var32a = var32a << 12;
000662  9805              LDR      r0,[sp,#0x14]
000664  0300              LSLS     r0,r0,#12
000666  9005              STR      r0,[sp,#0x14]
;;;358    				var16 = Modify_B_READ - Modify_A_READ;
000668  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
00066a  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
00066c  1a40              SUBS     r0,r0,r1
00066e  9006              STR      r0,[sp,#0x18]
;;;359    				var32a = var32a / var16;
000670  f8bd1018          LDRH     r1,[sp,#0x18]
000674  9805              LDR      r0,[sp,#0x14]
000676  fbb0f0f1          UDIV     r0,r0,r1
00067a  9005              STR      r0,[sp,#0x14]
;;;360                    if(r_raly == 1)
00067c  4898              LDR      r0,|L3.2272|
00067e  7800              LDRB     r0,[r0,#0]  ; r_raly
000680  2801              CMP      r0,#1
000682  d01d              BEQ      |L3.1728|
;;;361                    {
;;;362                        REG_CorrectionR = var32a;
;;;363                        var32a=0;
;;;364                        var32a = Modify_B_ACT;
;;;365                        var32a = var32a << 12;
;;;366                        var32b = Modify_B_READ;
;;;367                        var32b = var32b * REG_CorrectionR;
;;;368                        if (var32a < var32b)
;;;369                        {
;;;370                            var32b = var32b - var32a;
;;;371                            REG_ReadR_Offset = var32b;
;;;372                            Polar3 |= 0x01;
;;;373                        }
;;;374                        else 
;;;375                        {
;;;376                            var32a = var32a - var32b;
;;;377                            REG_ReadR_Offset = var32a;
;;;378                            Polar3 &= ~0x01;
;;;379                        }
;;;380                    }else{
;;;381                        REG_CorrectionRL = var32a;
000684  9805              LDR      r0,[sp,#0x14]
000686  f8c9002c          STR      r0,[r9,#0x2c]  ; Correct_Parametet
;;;382                        var32a=0;
;;;383                        var32a = Modify_B_ACT;
00068a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00068c  9005              STR      r0,[sp,#0x14]
;;;384                        var32a = var32a << 12;
00068e  9805              LDR      r0,[sp,#0x14]
000690  0300              LSLS     r0,r0,#12
000692  9005              STR      r0,[sp,#0x14]
;;;385                        var32b = Modify_B_READ;
000694  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000696  9004              STR      r0,[sp,#0x10]
;;;386                        var32b = var32b * REG_CorrectionRL;
000698  f8d9002c          LDR      r0,[r9,#0x2c]  ; Correct_Parametet
00069c  9904              LDR      r1,[sp,#0x10]
00069e  4348              MULS     r0,r1,r0
0006a0  9004              STR      r0,[sp,#0x10]
;;;387                        if (var32a < var32b)
0006a2  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0006a6  4288              CMP      r0,r1
0006a8  d233              BCS      |L3.1810|
;;;388                        {
;;;389                            var32b = var32b - var32a;
0006aa  e9dd0104          LDRD     r0,r1,[sp,#0x10]
0006ae  1a40              SUBS     r0,r0,r1
0006b0  9004              STR      r0,[sp,#0x10]
;;;390                            REG_ReadRL_Offset = var32b;
0006b2  9804              LDR      r0,[sp,#0x10]
0006b4  62f0              STR      r0,[r6,#0x2c]  ; Correct_Strong
;;;391                            Polar3 |= 0x01;
0006b6  78e0              LDRB     r0,[r4,#3]  ; correct_por
0006b8  f0400001          ORR      r0,r0,#1
0006bc  70e0              STRB     r0,[r4,#3]
0006be  e032              B        |L3.1830|
                  |L3.1728|
0006c0  9805              LDR      r0,[sp,#0x14]         ;362
0006c2  f8c90014          STR      r0,[r9,#0x14]         ;362  ; Correct_Parametet
0006c6  6a68              LDR      r0,[r5,#0x24]         ;364  ; Modify_B_ACT
0006c8  9005              STR      r0,[sp,#0x14]         ;364
0006ca  9805              LDR      r0,[sp,#0x14]         ;365
0006cc  0300              LSLS     r0,r0,#12             ;365
0006ce  9005              STR      r0,[sp,#0x14]         ;365
0006d0  69e8              LDR      r0,[r5,#0x1c]         ;366  ; Modify_B_READ
0006d2  9004              STR      r0,[sp,#0x10]         ;366
0006d4  f8d90014          LDR      r0,[r9,#0x14]         ;367  ; Correct_Parametet
0006d8  9904              LDR      r1,[sp,#0x10]         ;367
0006da  4348              MULS     r0,r1,r0              ;367
0006dc  9004              STR      r0,[sp,#0x10]         ;367
0006de  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;368
0006e2  4288              CMP      r0,r1                 ;368
0006e4  d20a              BCS      |L3.1788|
0006e6  e9dd0104          LDRD     r0,r1,[sp,#0x10]      ;370
0006ea  1a40              SUBS     r0,r0,r1              ;370
0006ec  9004              STR      r0,[sp,#0x10]         ;370
0006ee  9804              LDR      r0,[sp,#0x10]         ;371
0006f0  6170              STR      r0,[r6,#0x14]         ;371  ; Correct_Strong
0006f2  78e0              LDRB     r0,[r4,#3]            ;372  ; correct_por
0006f4  f0400001          ORR      r0,r0,#1              ;372
0006f8  70e0              STRB     r0,[r4,#3]            ;372
0006fa  e014              B        |L3.1830|
                  |L3.1788|
0006fc  e9dd1004          LDRD     r1,r0,[sp,#0x10]      ;376
000700  1a40              SUBS     r0,r0,r1              ;376
000702  9005              STR      r0,[sp,#0x14]         ;376
000704  9805              LDR      r0,[sp,#0x14]         ;377
000706  6170              STR      r0,[r6,#0x14]         ;377  ; Correct_Strong
000708  78e0              LDRB     r0,[r4,#3]            ;378  ; correct_por
00070a  f0200001          BIC      r0,r0,#1              ;378
00070e  70e0              STRB     r0,[r4,#3]            ;378
000710  e009              B        |L3.1830|
                  |L3.1810|
;;;392                        }
;;;393                        else 
;;;394                        {
;;;395                            var32a = var32a - var32b;
000712  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000716  1a40              SUBS     r0,r0,r1
000718  9005              STR      r0,[sp,#0x14]
;;;396                            REG_ReadR_Offset = var32a;
00071a  9805              LDR      r0,[sp,#0x14]
00071c  6170              STR      r0,[r6,#0x14]  ; Correct_Strong
;;;397                            Polar3 &= ~0x01;
00071e  78e0              LDRB     r0,[r4,#3]  ; correct_por
000720  f0200001          BIC      r0,r0,#1
000724  70e0              STRB     r0,[r4,#3]
                  |L3.1830|
;;;398                        }
;;;399                    }
;;;400    	//---------------------------------------------------------------------------------------//
;;;401    				Flash_Write_all();	//??ß’?FLASH
000726  f7fffffe          BL       Flash_Write_all
;;;402    				flag_OverV=0;
00072a  486c              LDR      r0,|L3.2268|
00072c  6801              LDR      r1,[r0,#0]  ; flagG
00072e  f0210102          BIC      r1,r1,#2
000732  e001              B        |L3.1848|
                  |L3.1844|
000734  e00b              B        |L3.1870|
000736  e004              B        |L3.1858|
                  |L3.1848|
000738  6001              STR      r1,[r0,#0]  ; flagG
;;;403    				Flag_DAC_OFF=0;
00073a  6838              LDR      r0,[r7,#0]  ; flagB
00073c  f0200008          BIC      r0,r0,#8
000740  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.1858|
;;;404    			}
;;;405    			flag_ADJ_VH=0;//????¶À??????
000742  f8db0000          LDR      r0,[r11,#0]  ; flagF
000746  f0200008          BIC      r0,r0,#8
00074a  f8cb0000          STR      r0,[r11,#0]  ; flagF
                  |L3.1870|
;;;406    		}		
;;;407    /*******************************??CC???°§????ßµ?******************************************/	
;;;408    		if (g_tModS.RxBuf[1] == 0x09||flag_ADJ_ALCC==1)			   //?°§?ßµ?
00074e  4960              LDR      r1,|L3.2256|
000750  7848              LDRB     r0,[r1,#1]  ; g_tModS
000752  2809              CMP      r0,#9
000754  d003              BEQ      |L3.1886|
000756  f89b2000          LDRB     r2,[r11,#0]  ; flagF
00075a  06d2              LSLS     r2,r2,#27
00075c  d50a              BPL      |L3.1908|
                  |L3.1886|
;;;409    		{
;;;410    			Modify_A_READ = Imon_value;//??°§
00075e  4a61              LDR      r2,|L3.2276|
000760  8812              LDRH     r2,[r2,#0]  ; Imon_value
000762  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;411    			Modify_C_READ = Contr_Current;//???°§
000764  4a60              LDR      r2,|L3.2280|
000766  8812              LDRH     r2,[r2,#0]  ; Contr_Current
000768  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;412    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00076a  790a              LDRB     r2,[r1,#4]  ; g_tModS
00076c  78cb              LDRB     r3,[r1,#3]  ; g_tModS
00076e  eb022203          ADD      r2,r2,r3,LSL #8
000772  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.1908|
;;;413    		}
;;;414    
;;;415    		if (g_tModS.RxBuf[1] == 0x0A||flag_ADJ_AHCC==1)			   //?°§?ßµ???
000774  280a              CMP      r0,#0xa
000776  d003              BEQ      |L3.1920|
000778  f89b0000          LDRB     r0,[r11,#0]  ; flagF
00077c  0680              LSLS     r0,r0,#26
00077e  d57c              BPL      |L3.2170|
                  |L3.1920|
;;;416    		{
;;;417    			vu16 var16;
;;;418    			vu32 var32a;
;;;419    			vu32 var32b;
;;;420    			
;;;421    			vu16 var16a;
;;;422    			vu32 var32c;
;;;423    			vu32 var32d;
;;;424    			
;;;425    			Modify_D_READ = Contr_Current;
000780  4859              LDR      r0,|L3.2280|
000782  8800              LDRH     r0,[r0,#0]  ; Contr_Current
000784  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;426    			Modify_B_READ = Imon_value;
000786  4857              LDR      r0,|L3.2276|
000788  8800              LDRH     r0,[r0,#0]  ; Imon_value
00078a  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;427    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00078c  4850              LDR      r0,|L3.2256|
00078e  7901              LDRB     r1,[r0,#4]  ; g_tModS
000790  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000792  eb012000          ADD      r0,r1,r0,LSL #8
000796  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;428    			var32a = Modify_B_ACT;
000798  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00079a  9005              STR      r0,[sp,#0x14]
;;;429    			var32a = var32a - Modify_A_ACT;
00079c  9805              LDR      r0,[sp,#0x14]
00079e  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
0007a0  1a40              SUBS     r0,r0,r1
0007a2  9005              STR      r0,[sp,#0x14]
;;;430    			var32a = var32a << 14;
0007a4  9805              LDR      r0,[sp,#0x14]
0007a6  0380              LSLS     r0,r0,#14
0007a8  9005              STR      r0,[sp,#0x14]
;;;431    			var16 = Modify_B_READ - Modify_A_READ;
0007aa  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
0007ac  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
0007ae  1a40              SUBS     r0,r0,r1
0007b0  9006              STR      r0,[sp,#0x18]
;;;432    			var32a = var32a / var16;
0007b2  f8bd1018          LDRH     r1,[sp,#0x18]
0007b6  9805              LDR      r0,[sp,#0x14]
0007b8  fbb0f0f1          UDIV     r0,r0,r1
0007bc  9005              STR      r0,[sp,#0x14]
;;;433    			REG_POWERA = var32a;
0007be  9805              LDR      r0,[sp,#0x14]
0007c0  f8c90018          STR      r0,[r9,#0x18]  ; Correct_Parametet
;;;434    			var32a = Modify_B_ACT;
0007c4  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0007c6  9005              STR      r0,[sp,#0x14]
;;;435    			var32a = var32a << 14;
0007c8  9805              LDR      r0,[sp,#0x14]
0007ca  0380              LSLS     r0,r0,#14
0007cc  9005              STR      r0,[sp,#0x14]
;;;436    			var32b = Modify_B_READ;
0007ce  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
0007d0  9004              STR      r0,[sp,#0x10]
;;;437    			var32b = var32b * REG_POWERA;
0007d2  f8d90018          LDR      r0,[r9,#0x18]  ; Correct_Parametet
0007d6  9904              LDR      r1,[sp,#0x10]
0007d8  4348              MULS     r0,r1,r0
0007da  9004              STR      r0,[sp,#0x10]
;;;438    			if (var32a < var32b)
0007dc  e9dd0104          LDRD     r0,r1,[sp,#0x10]
0007e0  4281              CMP      r1,r0
0007e2  d20a              BCS      |L3.2042|
;;;439    			{
;;;440    				var32b = var32b - var32a;
0007e4  e9dd0104          LDRD     r0,r1,[sp,#0x10]
0007e8  1a40              SUBS     r0,r0,r1
0007ea  9004              STR      r0,[sp,#0x10]
;;;441    				REG_POWERA_Offset = var32b;
0007ec  9804              LDR      r0,[sp,#0x10]
0007ee  61b0              STR      r0,[r6,#0x18]  ; Correct_Strong
;;;442    				Polar4 |= 0x01;
0007f0  7920              LDRB     r0,[r4,#4]  ; correct_por
0007f2  f0400001          ORR      r0,r0,#1
0007f6  7120              STRB     r0,[r4,#4]
0007f8  e009              B        |L3.2062|
                  |L3.2042|
;;;443    			}
;;;444    			else 
;;;445    			{
;;;446    				var32a = var32a - var32b;
0007fa  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0007fe  1a40              SUBS     r0,r0,r1
000800  9005              STR      r0,[sp,#0x14]
;;;447    				REG_POWERA_Offset = var32a;
000802  9805              LDR      r0,[sp,#0x14]
000804  61b0              STR      r0,[r6,#0x18]  ; Correct_Strong
;;;448    				Polar4 &= ~0x01;					//?°§????°Í?ßµ???
000806  7920              LDRB     r0,[r4,#4]  ; correct_por
000808  f0200001          BIC      r0,r0,#1
00080c  7120              STRB     r0,[r4,#4]
                  |L3.2062|
;;;449    			}
;;;450    	//---------------------------------------------------------------------------------//
;;;451    			var32c = Modify_B_ACT; //???°§ßµ?
00080e  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000810  9002              STR      r0,[sp,#8]
;;;452    			var32c = var32c - Modify_A_ACT;
000812  9802              LDR      r0,[sp,#8]
000814  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000816  1a40              SUBS     r0,r0,r1
000818  9002              STR      r0,[sp,#8]
;;;453    			var32c = var32c << 14;
00081a  9802              LDR      r0,[sp,#8]
00081c  0380              LSLS     r0,r0,#14
00081e  9002              STR      r0,[sp,#8]
;;;454    			var16a=Modify_D_READ-Modify_C_READ;
000820  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
000822  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000824  1a40              SUBS     r0,r0,r1
000826  9003              STR      r0,[sp,#0xc]
;;;455    			var16a=var16a*2;
000828  f8bd100c          LDRH     r1,[sp,#0xc]
00082c  f64f70ff          MOV      r0,#0xffff
000830  ea000041          AND      r0,r0,r1,LSL #1
000834  9003              STR      r0,[sp,#0xc]
;;;456    			var32c=var32c/var16a;
000836  f8bd100c          LDRH     r1,[sp,#0xc]
00083a  9802              LDR      r0,[sp,#8]
00083c  fbb0f0f1          UDIV     r0,r0,r1
000840  9002              STR      r0,[sp,#8]
;;;457    			SET_POWERA = var32c;
000842  9802              LDR      r0,[sp,#8]
000844  f8c9001c          STR      r0,[r9,#0x1c]  ; Correct_Parametet
;;;458    			var32c = Modify_B_ACT;
000848  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00084a  9002              STR      r0,[sp,#8]
;;;459    			var32c = var32c << 14;
00084c  9802              LDR      r0,[sp,#8]
00084e  0380              LSLS     r0,r0,#14
000850  9002              STR      r0,[sp,#8]
;;;460    			var32d = SET_POWERA;
000852  f8d9001c          LDR      r0,[r9,#0x1c]  ; Correct_Parametet
000856  9001              STR      r0,[sp,#4]
;;;461    			var32d = var32d * (Modify_D_READ*2);
000858  9801              LDR      r0,[sp,#4]
00085a  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
00085c  4348              MULS     r0,r1,r0
00085e  0040              LSLS     r0,r0,#1
000860  9001              STR      r0,[sp,#4]
;;;462    			if (var32c < var32d)
000862  e9dd1001          LDRD     r1,r0,[sp,#4]
000866  4288              CMP      r0,r1
000868  d20c              BCS      |L3.2180|
;;;463    			{
;;;464    				var32d = var32d - var32c;
00086a  e9dd0101          LDRD     r0,r1,[sp,#4]
00086e  1a40              SUBS     r0,r0,r1
000870  9001              STR      r0,[sp,#4]
;;;465    				SET_POWERA_Offset = var32d;
000872  9801              LDR      r0,[sp,#4]
000874  61f0              STR      r0,[r6,#0x1c]  ; Correct_Strong
;;;466    				Polar4 |= 0x04;
000876  7920              LDRB     r0,[r4,#4]  ; correct_por
000878  e000              B        |L3.2172|
                  |L3.2170|
00087a  e013              B        |L3.2212|
                  |L3.2172|
00087c  f0400004          ORR      r0,r0,#4
000880  7120              STRB     r0,[r4,#4]
000882  e009              B        |L3.2200|
                  |L3.2180|
;;;467    			}
;;;468    			else 
;;;469    			{
;;;470    				var32c = var32c - var32d;
000884  e9dd1001          LDRD     r1,r0,[sp,#4]
000888  1a40              SUBS     r0,r0,r1
00088a  9002              STR      r0,[sp,#8]
;;;471    				SET_POWERA_Offset = var32c;
00088c  9802              LDR      r0,[sp,#8]
00088e  61f0              STR      r0,[r6,#0x1c]  ; Correct_Strong
;;;472    				Polar4 &= ~0x04;
000890  7920              LDRB     r0,[r4,#4]  ; correct_por
000892  f0200004          BIC      r0,r0,#4
000896  7120              STRB     r0,[r4,#4]
                  |L3.2200|
;;;473    			}
;;;474    			Flash_Write_all ();	
000898  f7fffffe          BL       Flash_Write_all
;;;475    			Flag_DAC_OFF=0;
00089c  6838              LDR      r0,[r7,#0]  ; flagB
00089e  f0200008          BIC      r0,r0,#8
0008a2  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2212|
;;;476    		}
;;;477    /*******************************????????ßµ?******************************************/	
;;;478    		if (g_tModS.RxBuf[1] == 0x0B)			   //?°§?ßµ?
0008a4  490a              LDR      r1,|L3.2256|
0008a6  7848              LDRB     r0,[r1,#1]  ; g_tModS
0008a8  280b              CMP      r0,#0xb
0008aa  d10a              BNE      |L3.2242|
;;;479    		{
;;;480    			Modify_A_READ = Vmon_value;//??d
0008ac  4a0f              LDR      r2,|L3.2284|
0008ae  8812              LDRH     r2,[r2,#0]  ; Vmon_value
0008b0  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;481    			Modify_C_READ = Contr_Voltage;//???d
0008b2  4a0f              LDR      r2,|L3.2288|
0008b4  8812              LDRH     r2,[r2,#0]  ; Contr_Voltage
0008b6  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;482    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0008b8  790a              LDRB     r2,[r1,#4]  ; g_tModS
0008ba  78cb              LDRB     r3,[r1,#3]  ; g_tModS
0008bc  eb022203          ADD      r2,r2,r3,LSL #8
0008c0  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.2242|
;;;483    		}
;;;484    
;;;485    		if (g_tModS.RxBuf[1] == 0x0C)			   //?°§?ßµ???
0008c2  280c              CMP      r0,#0xc
0008c4  d17e              BNE      |L3.2500|
;;;486    		{
;;;487    			vu16 var16;
;;;488    			vu32 var32a;
;;;489    			vu32 var32b;
;;;490    			
;;;491    			vu16 var16a;
;;;492    			vu32 var32c;
;;;493    			vu32 var32d;
;;;494    			
;;;495    			Modify_D_READ = Contr_Voltage;
0008c6  480a              LDR      r0,|L3.2288|
0008c8  8800              LDRH     r0,[r0,#0]  ; Contr_Voltage
0008ca  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;496    			Modify_B_READ = Vmon_value;
0008cc  4807              LDR      r0,|L3.2284|
0008ce  e011              B        |L3.2292|
                  |L3.2256|
                          DCD      g_tModS
                  |L3.2260|
                          DCD      Vmon1_value
                  |L3.2264|
                          DCD      Rmon_value
                  |L3.2268|
                          DCD      flagG
                  |L3.2272|
                          DCD      r_raly
                  |L3.2276|
                          DCD      Imon_value
                  |L3.2280|
                          DCD      Contr_Current
                  |L3.2284|
                          DCD      Vmon_value
                  |L3.2288|
                          DCD      Contr_Voltage
                  |L3.2292|
0008f4  8800              LDRH     r0,[r0,#0]  ; Vmon_value
0008f6  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;497    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0008f8  48fe              LDR      r0,|L3.3316|
0008fa  7901              LDRB     r1,[r0,#4]  ; g_tModS
0008fc  78c0              LDRB     r0,[r0,#3]  ; g_tModS
0008fe  eb012000          ADD      r0,r1,r0,LSL #8
000902  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;498    			var32a = Modify_B_ACT;
000904  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000906  9005              STR      r0,[sp,#0x14]
;;;499    			var32a = var32a - Modify_A_ACT;
000908  9805              LDR      r0,[sp,#0x14]
00090a  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
00090c  1a40              SUBS     r0,r0,r1
00090e  9005              STR      r0,[sp,#0x14]
;;;500    			var32a = var32a << 14;
000910  9805              LDR      r0,[sp,#0x14]
000912  0380              LSLS     r0,r0,#14
000914  9005              STR      r0,[sp,#0x14]
;;;501    			var16 = Modify_B_READ - Modify_A_READ;
000916  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000918  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
00091a  1a40              SUBS     r0,r0,r1
00091c  9006              STR      r0,[sp,#0x18]
;;;502    			var32a = var32a / var16;
00091e  f8bd1018          LDRH     r1,[sp,#0x18]
000922  9805              LDR      r0,[sp,#0x14]
000924  fbb0f0f1          UDIV     r0,r0,r1
000928  9005              STR      r0,[sp,#0x14]
;;;503    			REG_POWERV = var32a;
00092a  9805              LDR      r0,[sp,#0x14]
00092c  f8c90020          STR      r0,[r9,#0x20]  ; Correct_Parametet
;;;504    			var32a = Modify_B_ACT;
000930  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000932  9005              STR      r0,[sp,#0x14]
;;;505    			var32a = var32a << 14;
000934  9805              LDR      r0,[sp,#0x14]
000936  0380              LSLS     r0,r0,#14
000938  9005              STR      r0,[sp,#0x14]
;;;506    			var32b = Modify_B_READ;
00093a  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
00093c  9004              STR      r0,[sp,#0x10]
;;;507    			var32b = var32b * REG_POWERV;
00093e  f8d90020          LDR      r0,[r9,#0x20]  ; Correct_Parametet
000942  9904              LDR      r1,[sp,#0x10]
000944  4348              MULS     r0,r1,r0
000946  9004              STR      r0,[sp,#0x10]
;;;508    			if (var32a < var32b)
000948  e9dd1004          LDRD     r1,r0,[sp,#0x10]
00094c  4288              CMP      r0,r1
00094e  d20a              BCS      |L3.2406|
;;;509    			{
;;;510    				var32b = var32b - var32a;
000950  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000954  1a40              SUBS     r0,r0,r1
000956  9004              STR      r0,[sp,#0x10]
;;;511    				REG_POWERV_Offset = var32b;
000958  9804              LDR      r0,[sp,#0x10]
00095a  6230              STR      r0,[r6,#0x20]  ; Correct_Strong
;;;512    				Polar5 |= 0x01;
00095c  7960              LDRB     r0,[r4,#5]  ; correct_por
00095e  f0400001          ORR      r0,r0,#1
000962  7160              STRB     r0,[r4,#5]
000964  e009              B        |L3.2426|
                  |L3.2406|
;;;513    			}
;;;514    			else 
;;;515    			{
;;;516    				var32a = var32a - var32b;
000966  e9dd1004          LDRD     r1,r0,[sp,#0x10]
00096a  1a40              SUBS     r0,r0,r1
00096c  9005              STR      r0,[sp,#0x14]
;;;517    				REG_POWERV_Offset = var32a;
00096e  9805              LDR      r0,[sp,#0x14]
000970  6230              STR      r0,[r6,#0x20]  ; Correct_Strong
;;;518    				Polar5 &= ~0x01;					
000972  7960              LDRB     r0,[r4,#5]  ; correct_por
000974  f0200001          BIC      r0,r0,#1
000978  7160              STRB     r0,[r4,#5]
                  |L3.2426|
;;;519    			}
;;;520    	//---------------------------------------------------------------------------------//
;;;521    			var32c = Modify_B_ACT; //????ßµ?
00097a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
00097c  9002              STR      r0,[sp,#8]
;;;522    			var32c = var32c - Modify_A_ACT;
00097e  9802              LDR      r0,[sp,#8]
000980  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000982  1a40              SUBS     r0,r0,r1
000984  9002              STR      r0,[sp,#8]
;;;523    			var32c = var32c << 14;
000986  9802              LDR      r0,[sp,#8]
000988  0380              LSLS     r0,r0,#14
00098a  9002              STR      r0,[sp,#8]
;;;524    			var16a=Modify_D_READ-Modify_C_READ;
00098c  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
00098e  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000990  1a40              SUBS     r0,r0,r1
000992  9003              STR      r0,[sp,#0xc]
;;;525    			var16a=var16a*2;
000994  f8bd100c          LDRH     r1,[sp,#0xc]
000998  f64f70ff          MOV      r0,#0xffff
00099c  ea000041          AND      r0,r0,r1,LSL #1
0009a0  9003              STR      r0,[sp,#0xc]
;;;526    			var32c=var32c/var16a;
0009a2  f8bd100c          LDRH     r1,[sp,#0xc]
0009a6  9802              LDR      r0,[sp,#8]
0009a8  fbb0f0f1          UDIV     r0,r0,r1
0009ac  9002              STR      r0,[sp,#8]
;;;527    			SET_POWERV = var32c;
0009ae  9802              LDR      r0,[sp,#8]
0009b0  f8c90024          STR      r0,[r9,#0x24]  ; Correct_Parametet
;;;528    			var32c = Modify_B_ACT;
0009b4  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0009b6  9002              STR      r0,[sp,#8]
;;;529    			var32c = var32c << 14;
0009b8  9802              LDR      r0,[sp,#8]
0009ba  0380              LSLS     r0,r0,#14
0009bc  9002              STR      r0,[sp,#8]
;;;530    			var32d = SET_POWERV;
0009be  f8d90024          LDR      r0,[r9,#0x24]  ; Correct_Parametet
0009c2  e000              B        |L3.2502|
                  |L3.2500|
0009c4  e024              B        |L3.2576|
                  |L3.2502|
0009c6  9001              STR      r0,[sp,#4]
;;;531    			var32d = var32d * (Modify_D_READ*2);
0009c8  9801              LDR      r0,[sp,#4]
0009ca  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
0009cc  4348              MULS     r0,r1,r0
0009ce  0040              LSLS     r0,r0,#1
0009d0  9001              STR      r0,[sp,#4]
;;;532    			if (var32c < var32d)
0009d2  e9dd0101          LDRD     r0,r1,[sp,#4]
0009d6  4281              CMP      r1,r0
0009d8  d20a              BCS      |L3.2544|
;;;533    			{
;;;534    				var32d = var32d - var32c;
0009da  e9dd0101          LDRD     r0,r1,[sp,#4]
0009de  1a40              SUBS     r0,r0,r1
0009e0  9001              STR      r0,[sp,#4]
;;;535    				SET_POWERV_Offset = var32d;
0009e2  9801              LDR      r0,[sp,#4]
0009e4  6270              STR      r0,[r6,#0x24]  ; Correct_Strong
;;;536    				Polar5 |= 0x04;
0009e6  7960              LDRB     r0,[r4,#5]  ; correct_por
0009e8  f0400004          ORR      r0,r0,#4
0009ec  7160              STRB     r0,[r4,#5]
0009ee  e009              B        |L3.2564|
                  |L3.2544|
;;;537    			}
;;;538    			else 
;;;539    			{
;;;540    				var32c = var32c - var32d;
0009f0  e9dd1001          LDRD     r1,r0,[sp,#4]
0009f4  1a40              SUBS     r0,r0,r1
0009f6  9002              STR      r0,[sp,#8]
;;;541    				SET_POWERV_Offset = var32c;
0009f8  9802              LDR      r0,[sp,#8]
0009fa  6270              STR      r0,[r6,#0x24]  ; Correct_Strong
;;;542    				Polar5 &= ~0x04;
0009fc  7960              LDRB     r0,[r4,#5]  ; correct_por
0009fe  f0200004          BIC      r0,r0,#4
000a02  7160              STRB     r0,[r4,#5]
                  |L3.2564|
;;;543    			}
;;;544    			Flash_Write_all ();	
000a04  f7fffffe          BL       Flash_Write_all
;;;545    			Flag_DAC_OFF=0;
000a08  6838              LDR      r0,[r7,#0]  ; flagB
000a0a  f0200008          BIC      r0,r0,#8
000a0e  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2576|
;;;546    		}
;;;547    /*******************************????????ßµ?******************************************/	
;;;548    		if (g_tModS.RxBuf[1] == 0x22)			   //?°§?ßµ?
000a10  49b8              LDR      r1,|L3.3316|
000a12  7848              LDRB     r0,[r1,#1]  ; g_tModS
000a14  2822              CMP      r0,#0x22
000a16  d10a              BNE      |L3.2606|
;;;549    		{
;;;550    			Modify_A_READ = Vmon_value;//??d
000a18  4ab7              LDR      r2,|L3.3320|
000a1a  8812              LDRH     r2,[r2,#0]  ; Vmon_value
000a1c  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;551    			Modify_C_READ = Contr_Voltage;//???d
000a1e  4ab7              LDR      r2,|L3.3324|
000a20  8812              LDRH     r2,[r2,#0]  ; Contr_Voltage
000a22  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;552    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000a24  790a              LDRB     r2,[r1,#4]  ; g_tModS
000a26  78cb              LDRB     r3,[r1,#3]  ; g_tModS
000a28  eb022203          ADD      r2,r2,r3,LSL #8
000a2c  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.2606|
;;;553    		}
;;;554    
;;;555    		if (g_tModS.RxBuf[1] == 0x23)			   //?°§?ßµ???
000a2e  2823              CMP      r0,#0x23
000a30  d17e              BNE      |L3.2864|
;;;556    		{
;;;557    			vu16 var16;
;;;558    			vu32 var32a;
;;;559    			vu32 var32b;
;;;560    			
;;;561    			vu16 var16a;
;;;562    			vu32 var32c;
;;;563    			vu32 var32d;
;;;564    			
;;;565    			Modify_D_READ = Contr_Voltage;
000a32  48b2              LDR      r0,|L3.3324|
000a34  8800              LDRH     r0,[r0,#0]  ; Contr_Voltage
000a36  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;566    			Modify_B_READ = Vmon_value;
000a38  48af              LDR      r0,|L3.3320|
000a3a  8800              LDRH     r0,[r0,#0]  ; Vmon_value
000a3c  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;567    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000a3e  48ad              LDR      r0,|L3.3316|
000a40  7901              LDRB     r1,[r0,#4]  ; g_tModS
000a42  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000a44  eb012000          ADD      r0,r1,r0,LSL #8
000a48  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;568    			var32a = Modify_B_ACT;
000a4a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000a4c  9005              STR      r0,[sp,#0x14]
;;;569    			var32a = var32a - Modify_A_ACT;
000a4e  9805              LDR      r0,[sp,#0x14]
000a50  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000a52  1a40              SUBS     r0,r0,r1
000a54  9005              STR      r0,[sp,#0x14]
;;;570    			var32a = var32a << 14;
000a56  9805              LDR      r0,[sp,#0x14]
000a58  0380              LSLS     r0,r0,#14
000a5a  9005              STR      r0,[sp,#0x14]
;;;571    			var16 = Modify_B_READ - Modify_A_READ;
000a5c  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000a5e  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000a60  1a40              SUBS     r0,r0,r1
000a62  9006              STR      r0,[sp,#0x18]
;;;572    			var32a = var32a / var16;
000a64  f8bd1018          LDRH     r1,[sp,#0x18]
000a68  9805              LDR      r0,[sp,#0x14]
000a6a  fbb0f0f1          UDIV     r0,r0,r1
000a6e  9005              STR      r0,[sp,#0x14]
;;;573    			REG_POWERV1 = var32a;
000a70  9805              LDR      r0,[sp,#0x14]
000a72  f8c9003c          STR      r0,[r9,#0x3c]  ; Correct_Parametet
;;;574    			var32a = Modify_B_ACT;
000a76  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000a78  9005              STR      r0,[sp,#0x14]
;;;575    			var32a = var32a << 14;
000a7a  9805              LDR      r0,[sp,#0x14]
000a7c  0380              LSLS     r0,r0,#14
000a7e  9005              STR      r0,[sp,#0x14]
;;;576    			var32b = Modify_B_READ;
000a80  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000a82  9004              STR      r0,[sp,#0x10]
;;;577    			var32b = var32b * REG_POWERV1;
000a84  f8d9003c          LDR      r0,[r9,#0x3c]  ; Correct_Parametet
000a88  9904              LDR      r1,[sp,#0x10]
000a8a  4348              MULS     r0,r1,r0
000a8c  9004              STR      r0,[sp,#0x10]
;;;578    			if (var32a < var32b)
000a8e  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000a92  4288              CMP      r0,r1
000a94  d20a              BCS      |L3.2732|
;;;579    			{
;;;580    				var32b = var32b - var32a;
000a96  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000a9a  1a40              SUBS     r0,r0,r1
000a9c  9004              STR      r0,[sp,#0x10]
;;;581    				REG_POWERV_Offset1 = var32b;
000a9e  9804              LDR      r0,[sp,#0x10]
000aa0  63f0              STR      r0,[r6,#0x3c]  ; Correct_Strong
;;;582    				Polar5 |= 0x01;
000aa2  7960              LDRB     r0,[r4,#5]  ; correct_por
000aa4  f0400001          ORR      r0,r0,#1
000aa8  7160              STRB     r0,[r4,#5]
000aaa  e009              B        |L3.2752|
                  |L3.2732|
;;;583    			}
;;;584    			else 
;;;585    			{
;;;586    				var32a = var32a - var32b;
000aac  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000ab0  1a40              SUBS     r0,r0,r1
000ab2  9005              STR      r0,[sp,#0x14]
;;;587    				REG_POWERV_Offset1 = var32a;
000ab4  9805              LDR      r0,[sp,#0x14]
000ab6  63f0              STR      r0,[r6,#0x3c]  ; Correct_Strong
;;;588    				Polar5 &= ~0x01;					
000ab8  7960              LDRB     r0,[r4,#5]  ; correct_por
000aba  f0200001          BIC      r0,r0,#1
000abe  7160              STRB     r0,[r4,#5]
                  |L3.2752|
;;;589    			}
;;;590    	//---------------------------------------------------------------------------------//
;;;591    			var32c = Modify_B_ACT; //????ßµ?
000ac0  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000ac2  9002              STR      r0,[sp,#8]
;;;592    			var32c = var32c - Modify_A_ACT;
000ac4  9802              LDR      r0,[sp,#8]
000ac6  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000ac8  1a40              SUBS     r0,r0,r1
000aca  9002              STR      r0,[sp,#8]
;;;593    			var32c = var32c << 14;
000acc  9802              LDR      r0,[sp,#8]
000ace  0380              LSLS     r0,r0,#14
000ad0  9002              STR      r0,[sp,#8]
;;;594    			var16a=Modify_D_READ-Modify_C_READ;
000ad2  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
000ad4  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000ad6  1a40              SUBS     r0,r0,r1
000ad8  9003              STR      r0,[sp,#0xc]
;;;595    			var16a=var16a*2;
000ada  f8bd100c          LDRH     r1,[sp,#0xc]
000ade  f64f70ff          MOV      r0,#0xffff
000ae2  ea000041          AND      r0,r0,r1,LSL #1
000ae6  9003              STR      r0,[sp,#0xc]
;;;596    			var32c=var32c/var16a;
000ae8  f8bd100c          LDRH     r1,[sp,#0xc]
000aec  9802              LDR      r0,[sp,#8]
000aee  fbb0f0f1          UDIV     r0,r0,r1
000af2  9002              STR      r0,[sp,#8]
;;;597    			SET_POWERV1 = var32c;
000af4  9802              LDR      r0,[sp,#8]
000af6  f8c9004c          STR      r0,[r9,#0x4c]  ; Correct_Parametet
;;;598    			var32c = Modify_B_ACT;
000afa  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000afc  9002              STR      r0,[sp,#8]
;;;599    			var32c = var32c << 14;
000afe  9802              LDR      r0,[sp,#8]
000b00  0380              LSLS     r0,r0,#14
000b02  9002              STR      r0,[sp,#8]
;;;600    			var32d = SET_POWERV1;
000b04  f8d9004c          LDR      r0,[r9,#0x4c]  ; Correct_Parametet
000b08  9001              STR      r0,[sp,#4]
;;;601    			var32d = var32d * (Modify_D_READ*2);
000b0a  9801              LDR      r0,[sp,#4]
000b0c  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
000b0e  4348              MULS     r0,r1,r0
000b10  0040              LSLS     r0,r0,#1
000b12  9001              STR      r0,[sp,#4]
;;;602    			if (var32c < var32d)
000b14  e9dd1001          LDRD     r1,r0,[sp,#4]
000b18  4288              CMP      r0,r1
000b1a  d20c              BCS      |L3.2870|
;;;603    			{
;;;604    				var32d = var32d - var32c;
000b1c  e9dd0101          LDRD     r0,r1,[sp,#4]
000b20  1a40              SUBS     r0,r0,r1
000b22  9001              STR      r0,[sp,#4]
;;;605    				SET_POWERV_Offset1 = var32d;
000b24  9801              LDR      r0,[sp,#4]
000b26  64f0              STR      r0,[r6,#0x4c]  ; Correct_Strong
;;;606    				Polar5 |= 0x04;
000b28  7960              LDRB     r0,[r4,#5]  ; correct_por
000b2a  f0400004          ORR      r0,r0,#4
000b2e  e000              B        |L3.2866|
                  |L3.2864|
000b30  e011              B        |L3.2902|
                  |L3.2866|
000b32  7160              STRB     r0,[r4,#5]
000b34  e009              B        |L3.2890|
                  |L3.2870|
;;;607    			}
;;;608    			else 
;;;609    			{
;;;610    				var32c = var32c - var32d;
000b36  e9dd1001          LDRD     r1,r0,[sp,#4]
000b3a  1a40              SUBS     r0,r0,r1
000b3c  9002              STR      r0,[sp,#8]
;;;611    				SET_POWERV_Offset1 = var32c;
000b3e  9802              LDR      r0,[sp,#8]
000b40  64f0              STR      r0,[r6,#0x4c]  ; Correct_Strong
;;;612    				Polar5 &= ~0x04;
000b42  7960              LDRB     r0,[r4,#5]  ; correct_por
000b44  f0200004          BIC      r0,r0,#4
000b48  7160              STRB     r0,[r4,#5]
                  |L3.2890|
;;;613    			}
;;;614    			Flash_Write_all ();	
000b4a  f7fffffe          BL       Flash_Write_all
;;;615    			Flag_DAC_OFF=0;
000b4e  6838              LDR      r0,[r7,#0]  ; flagB
000b50  f0200008          BIC      r0,r0,#8
000b54  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.2902|
;;;616    		}
;;;617    /*******************************????????ßµ?******************************************/	
;;;618    		if (g_tModS.RxBuf[1] == 0x24)			   //?°§?ßµ?
000b56  4967              LDR      r1,|L3.3316|
000b58  7848              LDRB     r0,[r1,#1]  ; g_tModS
000b5a  2824              CMP      r0,#0x24
000b5c  d10a              BNE      |L3.2932|
;;;619    		{
;;;620    			Modify_A_READ = Vmon_value;//??d
000b5e  4a66              LDR      r2,|L3.3320|
000b60  8812              LDRH     r2,[r2,#0]  ; Vmon_value
000b62  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;621    			Modify_C_READ = Contr_Voltage;//???d
000b64  4a65              LDR      r2,|L3.3324|
000b66  8812              LDRH     r2,[r2,#0]  ; Contr_Voltage
000b68  616a              STR      r2,[r5,#0x14]  ; Modify_C_READ
;;;622    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000b6a  790a              LDRB     r2,[r1,#4]  ; g_tModS
000b6c  78cb              LDRB     r3,[r1,#3]  ; g_tModS
000b6e  eb022203          ADD      r2,r2,r3,LSL #8
000b72  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.2932|
;;;623    		}
;;;624    
;;;625    		if (g_tModS.RxBuf[1] == 0x25)			   //?°§?ßµ???
000b74  2825              CMP      r0,#0x25
000b76  d17d              BNE      |L3.3188|
;;;626    		{
;;;627    			vu16 var16;
;;;628    			vu32 var32a;
;;;629    			vu32 var32b;
;;;630    			
;;;631    			vu16 var16a;
;;;632    			vu32 var32c;
;;;633    			vu32 var32d;
;;;634    			
;;;635    			Modify_D_READ = Contr_Voltage;
000b78  4860              LDR      r0,|L3.3324|
000b7a  8800              LDRH     r0,[r0,#0]  ; Contr_Voltage
000b7c  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;636    			Modify_B_READ = Vmon_value;
000b7e  485e              LDR      r0,|L3.3320|
000b80  8800              LDRH     r0,[r0,#0]  ; Vmon_value
000b82  e000              B        |L3.2950|
                  |L3.2948|
000b84  e3fe              B        |L3.4996|
                  |L3.2950|
000b86  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;637    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000b88  485a              LDR      r0,|L3.3316|
000b8a  7901              LDRB     r1,[r0,#4]  ; g_tModS
000b8c  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000b8e  eb012000          ADD      r0,r1,r0,LSL #8
000b92  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;638    			var32a = Modify_B_ACT;
000b94  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000b96  9005              STR      r0,[sp,#0x14]
;;;639    			var32a = var32a - Modify_A_ACT;
000b98  9805              LDR      r0,[sp,#0x14]
000b9a  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000b9c  1a40              SUBS     r0,r0,r1
000b9e  9005              STR      r0,[sp,#0x14]
;;;640    			var32a = var32a << 14;
000ba0  9805              LDR      r0,[sp,#0x14]
000ba2  0380              LSLS     r0,r0,#14
000ba4  9005              STR      r0,[sp,#0x14]
;;;641    			var16 = Modify_B_READ - Modify_A_READ;
000ba6  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000ba8  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000baa  1a40              SUBS     r0,r0,r1
000bac  9006              STR      r0,[sp,#0x18]
;;;642    			var32a = var32a / var16;
000bae  f8bd1018          LDRH     r1,[sp,#0x18]
000bb2  9805              LDR      r0,[sp,#0x14]
000bb4  fbb0f0f1          UDIV     r0,r0,r1
000bb8  9005              STR      r0,[sp,#0x14]
;;;643    			REG_POWERV2 = var32a;
000bba  9805              LDR      r0,[sp,#0x14]
000bbc  f8c90040          STR      r0,[r9,#0x40]  ; Correct_Parametet
;;;644    			var32a = Modify_B_ACT;
000bc0  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000bc2  9005              STR      r0,[sp,#0x14]
;;;645    			var32a = var32a << 14;
000bc4  9805              LDR      r0,[sp,#0x14]
000bc6  0380              LSLS     r0,r0,#14
000bc8  9005              STR      r0,[sp,#0x14]
;;;646    			var32b = Modify_B_READ;
000bca  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000bcc  9004              STR      r0,[sp,#0x10]
;;;647    			var32b = var32b * REG_POWERV2;
000bce  f8d90040          LDR      r0,[r9,#0x40]  ; Correct_Parametet
000bd2  9904              LDR      r1,[sp,#0x10]
000bd4  4348              MULS     r0,r1,r0
000bd6  9004              STR      r0,[sp,#0x10]
;;;648    			if (var32a < var32b)
000bd8  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000bdc  4288              CMP      r0,r1
000bde  d20a              BCS      |L3.3062|
;;;649    			{
;;;650    				var32b = var32b - var32a;
000be0  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000be4  1a40              SUBS     r0,r0,r1
000be6  9004              STR      r0,[sp,#0x10]
;;;651    				REG_POWERV_Offset2 = var32b;
000be8  9804              LDR      r0,[sp,#0x10]
000bea  6430              STR      r0,[r6,#0x40]  ; Correct_Strong
;;;652    				Polar5 |= 0x01;
000bec  7960              LDRB     r0,[r4,#5]  ; correct_por
000bee  f0400001          ORR      r0,r0,#1
000bf2  7160              STRB     r0,[r4,#5]
000bf4  e009              B        |L3.3082|
                  |L3.3062|
;;;653    			}
;;;654    			else 
;;;655    			{
;;;656    				var32a = var32a - var32b;
000bf6  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000bfa  1a40              SUBS     r0,r0,r1
000bfc  9005              STR      r0,[sp,#0x14]
;;;657    				REG_POWERV_Offset2 = var32a;
000bfe  9805              LDR      r0,[sp,#0x14]
000c00  6430              STR      r0,[r6,#0x40]  ; Correct_Strong
;;;658    				Polar5 &= ~0x01;					
000c02  7960              LDRB     r0,[r4,#5]  ; correct_por
000c04  f0200001          BIC      r0,r0,#1
000c08  7160              STRB     r0,[r4,#5]
                  |L3.3082|
;;;659    			}
;;;660    	//---------------------------------------------------------------------------------//
;;;661    			var32c = Modify_B_ACT; //????ßµ?
000c0a  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000c0c  9002              STR      r0,[sp,#8]
;;;662    			var32c = var32c - Modify_A_ACT;
000c0e  9802              LDR      r0,[sp,#8]
000c10  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000c12  1a40              SUBS     r0,r0,r1
000c14  9002              STR      r0,[sp,#8]
;;;663    			var32c = var32c << 14;
000c16  9802              LDR      r0,[sp,#8]
000c18  0380              LSLS     r0,r0,#14
000c1a  9002              STR      r0,[sp,#8]
;;;664    			var16a=Modify_D_READ-Modify_C_READ;
000c1c  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
000c1e  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000c20  1a40              SUBS     r0,r0,r1
000c22  9003              STR      r0,[sp,#0xc]
;;;665    			var16a=var16a*2;
000c24  f8bd100c          LDRH     r1,[sp,#0xc]
000c28  f64f70ff          MOV      r0,#0xffff
000c2c  ea000041          AND      r0,r0,r1,LSL #1
000c30  9003              STR      r0,[sp,#0xc]
;;;666    			var32c=var32c/var16a;
000c32  f8bd100c          LDRH     r1,[sp,#0xc]
000c36  9802              LDR      r0,[sp,#8]
000c38  fbb0f0f1          UDIV     r0,r0,r1
000c3c  9002              STR      r0,[sp,#8]
;;;667    			SET_POWERV2 = var32c;
000c3e  9802              LDR      r0,[sp,#8]
000c40  f8c90050          STR      r0,[r9,#0x50]  ; Correct_Parametet
;;;668    			var32c = Modify_B_ACT;
000c44  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000c46  9002              STR      r0,[sp,#8]
;;;669    			var32c = var32c << 14;
000c48  9802              LDR      r0,[sp,#8]
000c4a  0380              LSLS     r0,r0,#14
000c4c  9002              STR      r0,[sp,#8]
;;;670    			var32d = SET_POWERV2;
000c4e  f8d90050          LDR      r0,[r9,#0x50]  ; Correct_Parametet
000c52  9001              STR      r0,[sp,#4]
;;;671    			var32d = var32d * (Modify_D_READ*2);
000c54  9801              LDR      r0,[sp,#4]
000c56  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
000c58  4348              MULS     r0,r1,r0
000c5a  0040              LSLS     r0,r0,#1
000c5c  9001              STR      r0,[sp,#4]
;;;672    			if (var32c < var32d)
000c5e  e9dd1001          LDRD     r1,r0,[sp,#4]
000c62  4288              CMP      r0,r1
000c64  d20c              BCS      |L3.3200|
;;;673    			{
;;;674    				var32d = var32d - var32c;
000c66  e9dd0101          LDRD     r0,r1,[sp,#4]
000c6a  1a40              SUBS     r0,r0,r1
000c6c  9001              STR      r0,[sp,#4]
;;;675    				SET_POWERV_Offset2 = var32d;
000c6e  9801              LDR      r0,[sp,#4]
000c70  6530              STR      r0,[r6,#0x50]  ; Correct_Strong
;;;676    				Polar5 |= 0x04;
000c72  e000              B        |L3.3190|
                  |L3.3188|
000c74  e014              B        |L3.3232|
                  |L3.3190|
000c76  7960              LDRB     r0,[r4,#5]  ; correct_por
000c78  f0400004          ORR      r0,r0,#4
000c7c  7160              STRB     r0,[r4,#5]
000c7e  e009              B        |L3.3220|
                  |L3.3200|
;;;677    			}
;;;678    			else 
;;;679    			{
;;;680    				var32c = var32c - var32d;
000c80  e9dd1001          LDRD     r1,r0,[sp,#4]
000c84  1a40              SUBS     r0,r0,r1
000c86  9002              STR      r0,[sp,#8]
;;;681    				SET_POWERV_Offset2 = var32c;
000c88  9802              LDR      r0,[sp,#8]
000c8a  6530              STR      r0,[r6,#0x50]  ; Correct_Strong
;;;682    				Polar5 &= ~0x04;
000c8c  7960              LDRB     r0,[r4,#5]  ; correct_por
000c8e  f0200004          BIC      r0,r0,#4
000c92  7160              STRB     r0,[r4,#5]
                  |L3.3220|
;;;683    			}
;;;684    			Flash_Write_all ();	
000c94  f7fffffe          BL       Flash_Write_all
;;;685    			Flag_DAC_OFF=0;
000c98  6838              LDR      r0,[r7,#0]  ; flagB
000c9a  f0200008          BIC      r0,r0,#8
000c9e  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.3232|
;;;686    		}
;;;687    /****************???°§?ßµ?**********************************/
;;;688    
;;;689    		if (g_tModS.RxBuf[1] == 0x0D)			  
000ca0  4914              LDR      r1,|L3.3316|
000ca2  7848              LDRB     r0,[r1,#1]  ; g_tModS
000ca4  280d              CMP      r0,#0xd
000ca6  d107              BNE      |L3.3256|
;;;690    		{ 
;;;691    			Modify_A_READ = Imon_value;
000ca8  4a15              LDR      r2,|L3.3328|
000caa  8812              LDRH     r2,[r2,#0]  ; Imon_value
000cac  612a              STR      r2,[r5,#0x10]  ; Modify_A_READ
;;;692    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000cae  790a              LDRB     r2,[r1,#4]  ; g_tModS
000cb0  78cb              LDRB     r3,[r1,#3]  ; g_tModS
000cb2  eb022203          ADD      r2,r2,r3,LSL #8
000cb6  61aa              STR      r2,[r5,#0x18]  ; Modify_A_ACT
                  |L3.3256|
;;;693    		}
;;;694    
;;;695    		if (g_tModS.RxBuf[1] == 0x0E)			   
000cb8  280e              CMP      r0,#0xe
000cba  d152              BNE      |L3.3426|
;;;696    		{
;;;697    			vu16 var16;
;;;698    			vu32 var32a;
;;;699    			vu32 var32b;
;;;700    			
;;;701    			vu16 var16a;
;;;702    			vu32 var32c;
;;;703    			vu32 var32d;
;;;704    			
;;;705    			Modify_B_READ = Imon_value;
000cbc  4810              LDR      r0,|L3.3328|
000cbe  8800              LDRH     r0,[r0,#0]  ; Imon_value
000cc0  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;706    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000cc2  480c              LDR      r0,|L3.3316|
000cc4  7901              LDRB     r1,[r0,#4]  ; g_tModS
000cc6  78c0              LDRB     r0,[r0,#3]  ; g_tModS
000cc8  eb012000          ADD      r0,r1,r0,LSL #8
000ccc  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;707    			var32a = Modify_B_ACT;
000cce  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000cd0  9005              STR      r0,[sp,#0x14]
;;;708    			var32a = var32a - Modify_A_ACT;
000cd2  9805              LDR      r0,[sp,#0x14]
000cd4  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000cd6  1a40              SUBS     r0,r0,r1
000cd8  9005              STR      r0,[sp,#0x14]
;;;709    			var32a = var32a << 14;
000cda  9805              LDR      r0,[sp,#0x14]
000cdc  0380              LSLS     r0,r0,#14
000cde  9005              STR      r0,[sp,#0x14]
;;;710    			var16 = Modify_B_READ - Modify_A_READ;
000ce0  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000ce2  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000ce4  1a40              SUBS     r0,r0,r1
000ce6  9006              STR      r0,[sp,#0x18]
;;;711    			var32a = var32a / var16;
000ce8  f8bd1018          LDRH     r1,[sp,#0x18]
000cec  9805              LDR      r0,[sp,#0x14]
000cee  fbb0f0f1          UDIV     r0,r0,r1
000cf2  e007              B        |L3.3332|
                  |L3.3316|
                          DCD      g_tModS
                  |L3.3320|
                          DCD      Vmon_value
                  |L3.3324|
                          DCD      Contr_Voltage
                  |L3.3328|
                          DCD      Imon_value
                  |L3.3332|
000d04  9005              STR      r0,[sp,#0x14]
;;;712    			CON_POWERA = var32a;
000d06  9805              LDR      r0,[sp,#0x14]
000d08  f8c90028          STR      r0,[r9,#0x28]  ; Correct_Parametet
;;;713    			var32a = Modify_B_ACT;
000d0c  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000d0e  9005              STR      r0,[sp,#0x14]
;;;714    			var32a = var32a << 14;
000d10  9805              LDR      r0,[sp,#0x14]
000d12  0380              LSLS     r0,r0,#14
000d14  9005              STR      r0,[sp,#0x14]
;;;715    			var32b = Modify_B_READ;
000d16  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000d18  9004              STR      r0,[sp,#0x10]
;;;716    			var32b = var32b * CON_POWERA;
000d1a  f8d90028          LDR      r0,[r9,#0x28]  ; Correct_Parametet
000d1e  9904              LDR      r1,[sp,#0x10]
000d20  4348              MULS     r0,r1,r0
000d22  9004              STR      r0,[sp,#0x10]
;;;717    			if (var32a < var32b)
000d24  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000d28  4288              CMP      r0,r1
000d2a  d20a              BCS      |L3.3394|
;;;718    			{
;;;719    				var32b = var32b - var32a;
000d2c  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000d30  1a40              SUBS     r0,r0,r1
000d32  9004              STR      r0,[sp,#0x10]
;;;720    				CON_POWERA_Offset = var32b;
000d34  9804              LDR      r0,[sp,#0x10]
000d36  62b0              STR      r0,[r6,#0x28]  ; Correct_Strong
;;;721    				Polar3 |= 0x04;
000d38  78e0              LDRB     r0,[r4,#3]  ; correct_por
000d3a  f0400004          ORR      r0,r0,#4
000d3e  70e0              STRB     r0,[r4,#3]
000d40  e009              B        |L3.3414|
                  |L3.3394|
;;;722    			}
;;;723    			else 
;;;724    			{
;;;725    				var32a = var32a - var32b;
000d42  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000d46  1a40              SUBS     r0,r0,r1
000d48  9005              STR      r0,[sp,#0x14]
;;;726    				CON_POWERA_Offset = var32a;
000d4a  9805              LDR      r0,[sp,#0x14]
000d4c  62b0              STR      r0,[r6,#0x28]  ; Correct_Strong
;;;727    				Polar3 &= ~0x04;					
000d4e  78e0              LDRB     r0,[r4,#3]  ; correct_por
000d50  f0200004          BIC      r0,r0,#4
000d54  70e0              STRB     r0,[r4,#3]
                  |L3.3414|
;;;728    			}
;;;729    			Flash_Write_all ();	
000d56  f7fffffe          BL       Flash_Write_all
;;;730    			Flag_DAC_OFF=0;
000d5a  6838              LDR      r0,[r7,#0]  ; flagB
000d5c  f0200008          BIC      r0,r0,#8
000d60  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.3426|
;;;731    		}
;;;732    /************************************Ë¥üËΩΩÁîµÊµÅ‰ΩéÊ°£‰ΩçÈ´ò1-3*****************************************************************/
;;;733    		if (g_tModS.RxBuf[1] == 0x26)			   //CC??«µ?
000d62  f8df9424          LDR      r9,|L3.4488|
000d66  f8990001          LDRB     r0,[r9,#1]  ; g_tModS
000d6a  2826              CMP      r0,#0x26
000d6c  d110              BNE      |L3.3472|
;;;734    		{
;;;735    			Modify_A_READ = Imon1_value;//
000d6e  f8da1000          LDR      r1,[r10,#0]  ; Imon1_value
000d72  6129              STR      r1,[r5,#0x10]  ; Modify_A_READ
;;;736    			Modify_C_READ = Contr_Laod;//
000d74  f8b81000          LDRH     r1,[r8,#0]  ; Contr_Laod
000d78  6169              STR      r1,[r5,#0x14]  ; Modify_C_READ
;;;737    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000d7a  f8991004          LDRB     r1,[r9,#4]  ; g_tModS
000d7e  f8992003          LDRB     r2,[r9,#3]  ; g_tModS
000d82  eb012102          ADD      r1,r1,r2,LSL #8
000d86  61a9              STR      r1,[r5,#0x18]  ; Modify_A_ACT
;;;738    			Flag_DAC_OFF=1;//
000d88  6839              LDR      r1,[r7,#0]  ; flagB
000d8a  f0410108          ORR      r1,r1,#8
000d8e  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.3472|
;;;739    		}
;;;740    
;;;741    		if (g_tModS.RxBuf[1] == 0x27)			   //
;;;742    		{
;;;743    			vu32 var16;
;;;744    			vu32 var32a;
;;;745    			vu32 var32b;
;;;746    			
;;;747    			vu32 var16a;
;;;748    			vu32 var32c;
;;;749    			vu32 var32d;
;;;750    			
;;;751    			Modify_B_READ = Imon1_value;
;;;752    			Modify_D_READ = Contr_Laod;
;;;753    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
;;;754    			
;;;755    			var32a = Modify_B_ACT;
;;;756    			var32a = var32a - Modify_A_ACT;
;;;757    			var32a = var32a << 12;
;;;758    			var16 = Modify_B_READ - Modify_A_READ;
;;;759    			var32a = var32a / var16;
;;;760    			REG_Load_A1 = var32a;
000d90  4efe              LDR      r6,|L3.4492|
000d92  2827              CMP      r0,#0x27              ;741
000d94  d174              BNE      |L3.3712|
000d96  f8da0000          LDR      r0,[r10,#0]           ;751  ; Imon1_value
000d9a  61e8              STR      r0,[r5,#0x1c]         ;751  ; Modify_B_READ
000d9c  f8b80000          LDRH     r0,[r8,#0]            ;752  ; Contr_Laod
000da0  6228              STR      r0,[r5,#0x20]         ;752  ; Modify_D_READ
000da2  f8990004          LDRB     r0,[r9,#4]            ;753  ; g_tModS
000da6  f8991003          LDRB     r1,[r9,#3]            ;753  ; g_tModS
000daa  eb002001          ADD      r0,r0,r1,LSL #8       ;753
000dae  6268              STR      r0,[r5,#0x24]         ;753  ; Modify_B_ACT
000db0  6a68              LDR      r0,[r5,#0x24]         ;755  ; Modify_B_ACT
000db2  9005              STR      r0,[sp,#0x14]         ;755
000db4  9805              LDR      r0,[sp,#0x14]         ;756
000db6  69a9              LDR      r1,[r5,#0x18]         ;756  ; Modify_A_ACT
000db8  1a40              SUBS     r0,r0,r1              ;756
000dba  9005              STR      r0,[sp,#0x14]         ;756
000dbc  9805              LDR      r0,[sp,#0x14]         ;757
000dbe  0300              LSLS     r0,r0,#12             ;757
000dc0  9005              STR      r0,[sp,#0x14]         ;757
000dc2  69e8              LDR      r0,[r5,#0x1c]         ;758  ; Modify_B_READ
000dc4  6929              LDR      r1,[r5,#0x10]         ;758  ; Modify_A_READ
000dc6  1a40              SUBS     r0,r0,r1              ;758
000dc8  9006              STR      r0,[sp,#0x18]         ;758
000dca  e9dd0105          LDRD     r0,r1,[sp,#0x14]      ;759
000dce  fbb0f0f1          UDIV     r0,r0,r1              ;759
000dd2  9005              STR      r0,[sp,#0x14]         ;759
000dd4  9805              LDR      r0,[sp,#0x14]
000dd6  61b0              STR      r0,[r6,#0x18]  ; InFlashSave
;;;761    			var32a = Modify_B_ACT;
000dd8  6a69              LDR      r1,[r5,#0x24]  ; Modify_B_ACT
000dda  9105              STR      r1,[sp,#0x14]
;;;762    			var32a = var32a << 12;
000ddc  9905              LDR      r1,[sp,#0x14]
000dde  0309              LSLS     r1,r1,#12
000de0  9105              STR      r1,[sp,#0x14]
;;;763    			var32b = Modify_B_READ;
000de2  69e9              LDR      r1,[r5,#0x1c]  ; Modify_B_READ
000de4  9104              STR      r1,[sp,#0x10]
;;;764    			var32b = var32b * REG_Load_A1;
000de6  9904              LDR      r1,[sp,#0x10]
000de8  4348              MULS     r0,r1,r0
000dea  9004              STR      r0,[sp,#0x10]
;;;765    			if (var32a < var32b)
000dec  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000df0  4281              CMP      r1,r0
000df2  d20a              BCS      |L3.3594|
;;;766    			{
;;;767    				var32b = var32b - var32a;
000df4  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000df8  1a08              SUBS     r0,r1,r0
000dfa  9004              STR      r0,[sp,#0x10]
;;;768    				REG_LoadA_Offset1 = var32b;
000dfc  9804              LDR      r0,[sp,#0x10]
000dfe  6230              STR      r0,[r6,#0x20]  ; InFlashSave
;;;769    				Polar1 |= 0x01;
000e00  7860              LDRB     r0,[r4,#1]  ; correct_por
000e02  f0400001          ORR      r0,r0,#1
000e06  7060              STRB     r0,[r4,#1]
000e08  e009              B        |L3.3614|
                  |L3.3594|
;;;770    			}
;;;771    			else 
;;;772    			{
;;;773    				var32a = var32a - var32b;
000e0a  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000e0e  1a40              SUBS     r0,r0,r1
000e10  9005              STR      r0,[sp,#0x14]
;;;774    				REG_LoadA_Offset1 = var32a;
000e12  9805              LDR      r0,[sp,#0x14]
000e14  6230              STR      r0,[r6,#0x20]  ; InFlashSave
;;;775    				Polar1 &= ~0x01;					
000e16  7860              LDRB     r0,[r4,#1]  ; correct_por
000e18  f0200001          BIC      r0,r0,#1
000e1c  7060              STRB     r0,[r4,#1]
                  |L3.3614|
;;;776    			}
;;;777    //---------------------------------------------------------------------------------//
;;;778    			var32c = Modify_B_ACT; 
000e1e  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000e20  9002              STR      r0,[sp,#8]
;;;779    			var32c = var32c - Modify_A_ACT;
000e22  9802              LDR      r0,[sp,#8]
000e24  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000e26  1a40              SUBS     r0,r0,r1
000e28  9002              STR      r0,[sp,#8]
;;;780    			var32c = var32c << 12;
000e2a  9802              LDR      r0,[sp,#8]
000e2c  0300              LSLS     r0,r0,#12
000e2e  9002              STR      r0,[sp,#8]
;;;781    			var16a=Modify_D_READ-Modify_C_READ;
000e30  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
000e32  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000e34  1a40              SUBS     r0,r0,r1
000e36  9003              STR      r0,[sp,#0xc]
;;;782    			var16a=var16a*2;
000e38  9803              LDR      r0,[sp,#0xc]
000e3a  0040              LSLS     r0,r0,#1
000e3c  9003              STR      r0,[sp,#0xc]
;;;783    			var32c=var32c/var16a;
000e3e  e9dd0102          LDRD     r0,r1,[sp,#8]
000e42  fbb0f0f1          UDIV     r0,r0,r1
000e46  9002              STR      r0,[sp,#8]
;;;784    			SET_LoadA1 = var32c;
000e48  9802              LDR      r0,[sp,#8]
000e4a  61f0              STR      r0,[r6,#0x1c]  ; InFlashSave
;;;785    			var32c = Modify_B_ACT;
000e4c  6a69              LDR      r1,[r5,#0x24]  ; Modify_B_ACT
000e4e  9102              STR      r1,[sp,#8]
;;;786    			var32c = var32c << 12;
000e50  9902              LDR      r1,[sp,#8]
000e52  0309              LSLS     r1,r1,#12
000e54  9102              STR      r1,[sp,#8]
;;;787    			var32d = SET_LoadA1;
000e56  9001              STR      r0,[sp,#4]
;;;788    			var32d = var32d * (Modify_D_READ*2);
000e58  9801              LDR      r0,[sp,#4]
000e5a  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
000e5c  4348              MULS     r0,r1,r0
000e5e  0040              LSLS     r0,r0,#1
000e60  9001              STR      r0,[sp,#4]
;;;789    			if (var32c < var32d)
000e62  e9dd1001          LDRD     r1,r0,[sp,#4]
000e66  4288              CMP      r0,r1
000e68  d20b              BCS      |L3.3714|
;;;790    			{
;;;791    				var32d = var32d - var32c;
000e6a  e9dd0101          LDRD     r0,r1,[sp,#4]
000e6e  1a40              SUBS     r0,r0,r1
000e70  9001              STR      r0,[sp,#4]
;;;792    				SET_LoadA_Offset1 = var32d;
000e72  9801              LDR      r0,[sp,#4]
000e74  6270              STR      r0,[r6,#0x24]  ; InFlashSave
;;;793    				Polar1 |= 0x04;
000e76  7860              LDRB     r0,[r4,#1]  ; correct_por
000e78  f0400004          ORR      r0,r0,#4
000e7c  7060              STRB     r0,[r4,#1]
000e7e  e00a              B        |L3.3734|
                  |L3.3712|
000e80  e012              B        |L3.3752|
                  |L3.3714|
;;;794    			}
;;;795    			else 
;;;796    			{
;;;797    				var32c = var32c - var32d;
000e82  e9dd1001          LDRD     r1,r0,[sp,#4]
000e86  1a40              SUBS     r0,r0,r1
000e88  9002              STR      r0,[sp,#8]
;;;798    				SET_LoadA_Offset1 = var32c;
000e8a  9802              LDR      r0,[sp,#8]
000e8c  6270              STR      r0,[r6,#0x24]  ; InFlashSave
;;;799    				Polar1 &= ~0x04;
000e8e  7860              LDRB     r0,[r4,#1]  ; correct_por
000e90  f0200004          BIC      r0,r0,#4
000e94  7060              STRB     r0,[r4,#1]
                  |L3.3734|
;;;800    			}
;;;801    			Flash_Write32BitDatas(FLASH_USER_START_ADDR,40, InFlashSave);
000e96  4abd              LDR      r2,|L3.4492|
000e98  2128              MOVS     r1,#0x28
000e9a  48bd              LDR      r0,|L3.4496|
000e9c  f7fffffe          BL       Flash_Write32BitDatas
;;;802    //			Flash_Write_all ();	
;;;803    			Flag_DAC_OFF =0;
000ea0  6838              LDR      r0,[r7,#0]  ; flagB
000ea2  f0200008          BIC      r0,r0,#8
000ea6  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.3752|
;;;804    		}
;;;805    /************************************Ë¥üËΩΩÁîµÊµÅ‰ΩéÊ°£‰ΩçÈ´ò1-3*****************************************************************/
;;;806    		if (g_tModS.RxBuf[1] == 0x28)			   //CC??«µ?
000ea8  f8990001          LDRB     r0,[r9,#1]  ; g_tModS
000eac  2828              CMP      r0,#0x28
000eae  d110              BNE      |L3.3794|
;;;807    		{
;;;808    			Modify_A_READ = Imon1_value;//
000eb0  f8da1000          LDR      r1,[r10,#0]  ; Imon1_value
000eb4  6129              STR      r1,[r5,#0x10]  ; Modify_A_READ
;;;809    			Modify_C_READ = Contr_Laod;//
000eb6  f8b81000          LDRH     r1,[r8,#0]  ; Contr_Laod
000eba  6169              STR      r1,[r5,#0x14]  ; Modify_C_READ
;;;810    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000ebc  f8991004          LDRB     r1,[r9,#4]  ; g_tModS
000ec0  f8992003          LDRB     r2,[r9,#3]  ; g_tModS
000ec4  eb012102          ADD      r1,r1,r2,LSL #8
000ec8  61a9              STR      r1,[r5,#0x18]  ; Modify_A_ACT
;;;811    			Flag_DAC_OFF=1;//
000eca  6839              LDR      r1,[r7,#0]  ; flagB
000ecc  f0410108          ORR      r1,r1,#8
000ed0  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.3794|
;;;812    		}
;;;813    
;;;814    		if (g_tModS.RxBuf[1] == 0x29)			   //
000ed2  2829              CMP      r0,#0x29
000ed4  d174              BNE      |L3.4032|
;;;815    		{
;;;816    			vu32 var16;
;;;817    			vu32 var32a;
;;;818    			vu32 var32b;
;;;819    			
;;;820    			vu32 var16a;
;;;821    			vu32 var32c;
;;;822    			vu32 var32d;
;;;823    			
;;;824    			Modify_B_READ = Imon1_value;
000ed6  f8da0000          LDR      r0,[r10,#0]  ; Imon1_value
000eda  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;825    			Modify_D_READ = Contr_Laod;
000edc  f8b80000          LDRH     r0,[r8,#0]  ; Contr_Laod
000ee0  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;826    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000ee2  f8990004          LDRB     r0,[r9,#4]  ; g_tModS
000ee6  f8991003          LDRB     r1,[r9,#3]  ; g_tModS
000eea  eb002001          ADD      r0,r0,r1,LSL #8
000eee  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;827    			
;;;828    			var32a = Modify_B_ACT;
000ef0  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000ef2  9005              STR      r0,[sp,#0x14]
;;;829    			var32a = var32a - Modify_A_ACT;
000ef4  9805              LDR      r0,[sp,#0x14]
000ef6  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000ef8  1a40              SUBS     r0,r0,r1
000efa  9005              STR      r0,[sp,#0x14]
;;;830    			var32a = var32a << 12;
000efc  9805              LDR      r0,[sp,#0x14]
000efe  0300              LSLS     r0,r0,#12
000f00  9005              STR      r0,[sp,#0x14]
;;;831    			var16 = Modify_B_READ - Modify_A_READ;
000f02  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
000f04  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
000f06  1a40              SUBS     r0,r0,r1
000f08  9006              STR      r0,[sp,#0x18]
;;;832    			var32a = var32a / var16;
000f0a  e9dd0105          LDRD     r0,r1,[sp,#0x14]
000f0e  fbb0f0f1          UDIV     r0,r0,r1
000f12  9005              STR      r0,[sp,#0x14]
;;;833    			REG_Load_A2 = var32a;
000f14  9805              LDR      r0,[sp,#0x14]
000f16  62b0              STR      r0,[r6,#0x28]  ; InFlashSave
;;;834    			var32a = Modify_B_ACT;
000f18  6a69              LDR      r1,[r5,#0x24]  ; Modify_B_ACT
000f1a  9105              STR      r1,[sp,#0x14]
;;;835    			var32a = var32a << 12;
000f1c  9905              LDR      r1,[sp,#0x14]
000f1e  0309              LSLS     r1,r1,#12
000f20  9105              STR      r1,[sp,#0x14]
;;;836    			var32b = Modify_B_READ;
000f22  69e9              LDR      r1,[r5,#0x1c]  ; Modify_B_READ
000f24  9104              STR      r1,[sp,#0x10]
;;;837    			var32b = var32b * REG_Load_A2;
000f26  9904              LDR      r1,[sp,#0x10]
000f28  4348              MULS     r0,r1,r0
000f2a  9004              STR      r0,[sp,#0x10]
;;;838    			if (var32a < var32b)
000f2c  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000f30  4288              CMP      r0,r1
000f32  d20a              BCS      |L3.3914|
;;;839    			{
;;;840    				var32b = var32b - var32a;
000f34  e9dd0104          LDRD     r0,r1,[sp,#0x10]
000f38  1a40              SUBS     r0,r0,r1
000f3a  9004              STR      r0,[sp,#0x10]
;;;841    				REG_LoadA_Offset2 = var32b;
000f3c  9804              LDR      r0,[sp,#0x10]
000f3e  6330              STR      r0,[r6,#0x30]  ; InFlashSave
;;;842    				Polar1 |= 0x01;
000f40  7860              LDRB     r0,[r4,#1]  ; correct_por
000f42  f0400001          ORR      r0,r0,#1
000f46  7060              STRB     r0,[r4,#1]
000f48  e009              B        |L3.3934|
                  |L3.3914|
;;;843    			}
;;;844    			else 
;;;845    			{
;;;846    				var32a = var32a - var32b;
000f4a  e9dd1004          LDRD     r1,r0,[sp,#0x10]
000f4e  1a40              SUBS     r0,r0,r1
000f50  9005              STR      r0,[sp,#0x14]
;;;847    				REG_LoadA_Offset2 = var32a;
000f52  9805              LDR      r0,[sp,#0x14]
000f54  6330              STR      r0,[r6,#0x30]  ; InFlashSave
;;;848    				Polar1 &= ~0x01;					
000f56  7860              LDRB     r0,[r4,#1]  ; correct_por
000f58  f0200001          BIC      r0,r0,#1
000f5c  7060              STRB     r0,[r4,#1]
                  |L3.3934|
;;;849    			}
;;;850    //---------------------------------------------------------------------------------//
;;;851    			var32c = Modify_B_ACT; 
000f5e  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
000f60  9002              STR      r0,[sp,#8]
;;;852    			var32c = var32c - Modify_A_ACT;
000f62  9802              LDR      r0,[sp,#8]
000f64  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
000f66  1a40              SUBS     r0,r0,r1
000f68  9002              STR      r0,[sp,#8]
;;;853    			var32c = var32c << 12;
000f6a  9802              LDR      r0,[sp,#8]
000f6c  0300              LSLS     r0,r0,#12
000f6e  9002              STR      r0,[sp,#8]
;;;854    			var16a=Modify_D_READ-Modify_C_READ;
000f70  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
000f72  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
000f74  1a40              SUBS     r0,r0,r1
000f76  9003              STR      r0,[sp,#0xc]
;;;855    			var16a=var16a*2;
000f78  9803              LDR      r0,[sp,#0xc]
000f7a  0040              LSLS     r0,r0,#1
000f7c  9003              STR      r0,[sp,#0xc]
;;;856    			var32c=var32c/var16a;
000f7e  e9dd0102          LDRD     r0,r1,[sp,#8]
000f82  fbb0f0f1          UDIV     r0,r0,r1
000f86  9002              STR      r0,[sp,#8]
;;;857    			SET_LoadA2 = var32c;
000f88  9802              LDR      r0,[sp,#8]
000f8a  62f0              STR      r0,[r6,#0x2c]  ; InFlashSave
;;;858    			var32c = Modify_B_ACT;
000f8c  6a69              LDR      r1,[r5,#0x24]  ; Modify_B_ACT
000f8e  9102              STR      r1,[sp,#8]
;;;859    			var32c = var32c << 12;
000f90  9902              LDR      r1,[sp,#8]
000f92  0309              LSLS     r1,r1,#12
000f94  9102              STR      r1,[sp,#8]
;;;860    			var32d = SET_LoadA2;
000f96  9001              STR      r0,[sp,#4]
;;;861    			var32d = var32d * (Modify_D_READ*2);
000f98  9801              LDR      r0,[sp,#4]
000f9a  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
000f9c  4348              MULS     r0,r1,r0
000f9e  0040              LSLS     r0,r0,#1
000fa0  9001              STR      r0,[sp,#4]
;;;862    			if (var32c < var32d)
000fa2  e9dd1001          LDRD     r1,r0,[sp,#4]
000fa6  4288              CMP      r0,r1
000fa8  d20b              BCS      |L3.4034|
;;;863    			{
;;;864    				var32d = var32d - var32c;
000faa  e9dd0101          LDRD     r0,r1,[sp,#4]
000fae  1a40              SUBS     r0,r0,r1
000fb0  9001              STR      r0,[sp,#4]
;;;865    				SET_LoadA_Offset2 = var32d;
000fb2  9801              LDR      r0,[sp,#4]
000fb4  6370              STR      r0,[r6,#0x34]  ; InFlashSave
;;;866    				Polar1 |= 0x04;
000fb6  7860              LDRB     r0,[r4,#1]  ; correct_por
000fb8  f0400004          ORR      r0,r0,#4
000fbc  7060              STRB     r0,[r4,#1]
000fbe  e00a              B        |L3.4054|
                  |L3.4032|
000fc0  e012              B        |L3.4072|
                  |L3.4034|
;;;867    			}
;;;868    			else 
;;;869    			{
;;;870    				var32c = var32c - var32d;
000fc2  e9dd1001          LDRD     r1,r0,[sp,#4]
000fc6  1a40              SUBS     r0,r0,r1
000fc8  9002              STR      r0,[sp,#8]
;;;871    				SET_LoadA_Offset2 = var32c;
000fca  9802              LDR      r0,[sp,#8]
000fcc  6370              STR      r0,[r6,#0x34]  ; InFlashSave
;;;872    				Polar1 &= ~0x04;
000fce  7860              LDRB     r0,[r4,#1]  ; correct_por
000fd0  f0200004          BIC      r0,r0,#4
000fd4  7060              STRB     r0,[r4,#1]
                  |L3.4054|
;;;873    			}
;;;874    			Flash_Write32BitDatas(FLASH_USER_START_ADDR,40, InFlashSave);
000fd6  4a6d              LDR      r2,|L3.4492|
000fd8  2128              MOVS     r1,#0x28
000fda  486d              LDR      r0,|L3.4496|
000fdc  f7fffffe          BL       Flash_Write32BitDatas
;;;875    //			Flash_Write_all ();	
;;;876    			Flag_DAC_OFF =0;
000fe0  6838              LDR      r0,[r7,#0]  ; flagB
000fe2  f0200008          BIC      r0,r0,#8
000fe6  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.4072|
;;;877    		}
;;;878    /************************************Ë¥üËΩΩÁîµÊµÅ‰ΩéÊ°£‰ΩçÈ´ò1-3*****************************************************************/
;;;879    		if (g_tModS.RxBuf[1] == 0x2A)			   //CC??«µ?
000fe8  f8990001          LDRB     r0,[r9,#1]  ; g_tModS
000fec  282a              CMP      r0,#0x2a
000fee  d110              BNE      |L3.4114|
;;;880    		{
;;;881    			Modify_A_READ = Imon1_value;//
000ff0  f8da1000          LDR      r1,[r10,#0]  ; Imon1_value
000ff4  6129              STR      r1,[r5,#0x10]  ; Modify_A_READ
;;;882    			Modify_C_READ = Contr_Laod;//
000ff6  f8b81000          LDRH     r1,[r8,#0]  ; Contr_Laod
000ffa  6169              STR      r1,[r5,#0x14]  ; Modify_C_READ
;;;883    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
000ffc  f8991004          LDRB     r1,[r9,#4]  ; g_tModS
001000  f8992003          LDRB     r2,[r9,#3]  ; g_tModS
001004  eb012102          ADD      r1,r1,r2,LSL #8
001008  61a9              STR      r1,[r5,#0x18]  ; Modify_A_ACT
;;;884    			Flag_DAC_OFF=1;//
00100a  6839              LDR      r1,[r7,#0]  ; flagB
00100c  f0410108          ORR      r1,r1,#8
001010  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.4114|
;;;885    		}
;;;886    
;;;887    		if (g_tModS.RxBuf[1] == 0x2B)			   //
001012  282b              CMP      r0,#0x2b
001014  d174              BNE      |L3.4352|
;;;888    		{
;;;889    			vu32 var16;
;;;890    			vu32 var32a;
;;;891    			vu32 var32b;
;;;892    			
;;;893    			vu32 var16a;
;;;894    			vu32 var32c;
;;;895    			vu32 var32d;
;;;896    			
;;;897    			Modify_B_READ = Imon1_value;
001016  f8da0000          LDR      r0,[r10,#0]  ; Imon1_value
00101a  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;898    			Modify_D_READ = Contr_Laod;
00101c  f8b80000          LDRH     r0,[r8,#0]  ; Contr_Laod
001020  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;899    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
001022  f8990004          LDRB     r0,[r9,#4]  ; g_tModS
001026  f8991003          LDRB     r1,[r9,#3]  ; g_tModS
00102a  eb002001          ADD      r0,r0,r1,LSL #8
00102e  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;900    			
;;;901    			var32a = Modify_B_ACT;
001030  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
001032  9005              STR      r0,[sp,#0x14]
;;;902    			var32a = var32a - Modify_A_ACT;
001034  9805              LDR      r0,[sp,#0x14]
001036  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
001038  1a40              SUBS     r0,r0,r1
00103a  9005              STR      r0,[sp,#0x14]
;;;903    			var32a = var32a << 12;
00103c  9805              LDR      r0,[sp,#0x14]
00103e  0300              LSLS     r0,r0,#12
001040  9005              STR      r0,[sp,#0x14]
;;;904    			var16 = Modify_B_READ - Modify_A_READ;
001042  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
001044  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
001046  1a40              SUBS     r0,r0,r1
001048  9006              STR      r0,[sp,#0x18]
;;;905    			var32a = var32a / var16;
00104a  e9dd0105          LDRD     r0,r1,[sp,#0x14]
00104e  fbb0f0f1          UDIV     r0,r0,r1
001052  9005              STR      r0,[sp,#0x14]
;;;906    			REG_Load_AH = var32a;
001054  9805              LDR      r0,[sp,#0x14]
001056  63b0              STR      r0,[r6,#0x38]  ; InFlashSave
;;;907    			var32a = Modify_B_ACT;
001058  6a69              LDR      r1,[r5,#0x24]  ; Modify_B_ACT
00105a  9105              STR      r1,[sp,#0x14]
;;;908    			var32a = var32a << 12;
00105c  9905              LDR      r1,[sp,#0x14]
00105e  0309              LSLS     r1,r1,#12
001060  9105              STR      r1,[sp,#0x14]
;;;909    			var32b = Modify_B_READ;
001062  69e9              LDR      r1,[r5,#0x1c]  ; Modify_B_READ
001064  9104              STR      r1,[sp,#0x10]
;;;910    			var32b = var32b * REG_Load_AH;
001066  9904              LDR      r1,[sp,#0x10]
001068  4348              MULS     r0,r1,r0
00106a  9004              STR      r0,[sp,#0x10]
;;;911    			if (var32a < var32b)
00106c  e9dd0104          LDRD     r0,r1,[sp,#0x10]
001070  4281              CMP      r1,r0
001072  d20a              BCS      |L3.4234|
;;;912    			{
;;;913    				var32b = var32b - var32a;
001074  e9dd0104          LDRD     r0,r1,[sp,#0x10]
001078  1a40              SUBS     r0,r0,r1
00107a  9004              STR      r0,[sp,#0x10]
;;;914    				REG_LoadA_OffsetH = var32b;
00107c  9804              LDR      r0,[sp,#0x10]
00107e  6430              STR      r0,[r6,#0x40]  ; InFlashSave
;;;915    				Polar1 |= 0x01;
001080  7860              LDRB     r0,[r4,#1]  ; correct_por
001082  f0400001          ORR      r0,r0,#1
001086  7060              STRB     r0,[r4,#1]
001088  e009              B        |L3.4254|
                  |L3.4234|
;;;916    			}
;;;917    			else 
;;;918    			{
;;;919    				var32a = var32a - var32b;
00108a  e9dd0104          LDRD     r0,r1,[sp,#0x10]
00108e  1a08              SUBS     r0,r1,r0
001090  9005              STR      r0,[sp,#0x14]
;;;920    				REG_LoadA_OffsetH = var32a;
001092  9805              LDR      r0,[sp,#0x14]
001094  6430              STR      r0,[r6,#0x40]  ; InFlashSave
;;;921    				Polar1 &= ~0x01;					
001096  7860              LDRB     r0,[r4,#1]  ; correct_por
001098  f0200001          BIC      r0,r0,#1
00109c  7060              STRB     r0,[r4,#1]
                  |L3.4254|
;;;922    			}
;;;923    //---------------------------------------------------------------------------------//
;;;924    			var32c = Modify_B_ACT; 
00109e  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0010a0  9002              STR      r0,[sp,#8]
;;;925    			var32c = var32c - Modify_A_ACT;
0010a2  9802              LDR      r0,[sp,#8]
0010a4  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
0010a6  1a40              SUBS     r0,r0,r1
0010a8  9002              STR      r0,[sp,#8]
;;;926    			var32c = var32c << 12;
0010aa  9802              LDR      r0,[sp,#8]
0010ac  0300              LSLS     r0,r0,#12
0010ae  9002              STR      r0,[sp,#8]
;;;927    			var16a=Modify_D_READ-Modify_C_READ;
0010b0  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
0010b2  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
0010b4  1a40              SUBS     r0,r0,r1
0010b6  9003              STR      r0,[sp,#0xc]
;;;928    			var16a=var16a*2;
0010b8  9803              LDR      r0,[sp,#0xc]
0010ba  0040              LSLS     r0,r0,#1
0010bc  9003              STR      r0,[sp,#0xc]
;;;929    			var32c=var32c/var16a;
0010be  e9dd0102          LDRD     r0,r1,[sp,#8]
0010c2  fbb0f0f1          UDIV     r0,r0,r1
0010c6  9002              STR      r0,[sp,#8]
;;;930    			SET_LoadAH = var32c;
0010c8  9802              LDR      r0,[sp,#8]
0010ca  63f0              STR      r0,[r6,#0x3c]  ; InFlashSave
;;;931    			var32c = Modify_B_ACT;
0010cc  6a69              LDR      r1,[r5,#0x24]  ; Modify_B_ACT
0010ce  9102              STR      r1,[sp,#8]
;;;932    			var32c = var32c << 12;
0010d0  9902              LDR      r1,[sp,#8]
0010d2  0309              LSLS     r1,r1,#12
0010d4  9102              STR      r1,[sp,#8]
;;;933    			var32d = SET_LoadAH;
0010d6  9001              STR      r0,[sp,#4]
;;;934    			var32d = var32d * (Modify_D_READ*2);
0010d8  9801              LDR      r0,[sp,#4]
0010da  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
0010dc  4348              MULS     r0,r1,r0
0010de  0040              LSLS     r0,r0,#1
0010e0  9001              STR      r0,[sp,#4]
;;;935    			if (var32c < var32d)
0010e2  e9dd1001          LDRD     r1,r0,[sp,#4]
0010e6  4288              CMP      r0,r1
0010e8  d20b              BCS      |L3.4354|
;;;936    			{
;;;937    				var32d = var32d - var32c;
0010ea  e9dd0101          LDRD     r0,r1,[sp,#4]
0010ee  1a40              SUBS     r0,r0,r1
0010f0  9001              STR      r0,[sp,#4]
;;;938    				SET_LoadA_OffsetH = var32d;
0010f2  9801              LDR      r0,[sp,#4]
0010f4  6470              STR      r0,[r6,#0x44]  ; InFlashSave
;;;939    				Polar1 |= 0x04;
0010f6  7860              LDRB     r0,[r4,#1]  ; correct_por
0010f8  f0400004          ORR      r0,r0,#4
0010fc  7060              STRB     r0,[r4,#1]
0010fe  e00a              B        |L3.4374|
                  |L3.4352|
001100  e012              B        |L3.4392|
                  |L3.4354|
;;;940    			}
;;;941    			else 
;;;942    			{
;;;943    				var32c = var32c - var32d;
001102  e9dd1001          LDRD     r1,r0,[sp,#4]
001106  1a40              SUBS     r0,r0,r1
001108  9002              STR      r0,[sp,#8]
;;;944    				SET_LoadA_OffsetH = var32c;
00110a  9802              LDR      r0,[sp,#8]
00110c  6470              STR      r0,[r6,#0x44]  ; InFlashSave
;;;945    				Polar1 &= ~0x04;
00110e  7860              LDRB     r0,[r4,#1]  ; correct_por
001110  f0200004          BIC      r0,r0,#4
001114  7060              STRB     r0,[r4,#1]
                  |L3.4374|
;;;946    			}
;;;947    			Flash_Write32BitDatas(FLASH_USER_START_ADDR,40, InFlashSave);
001116  4a1d              LDR      r2,|L3.4492|
001118  2128              MOVS     r1,#0x28
00111a  481d              LDR      r0,|L3.4496|
00111c  f7fffffe          BL       Flash_Write32BitDatas
;;;948    //			Flash_Write_all ();	
;;;949    			Flag_DAC_OFF =0;
001120  6838              LDR      r0,[r7,#0]  ; flagB
001122  f0200008          BIC      r0,r0,#8
001126  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.4392|
;;;950    		}
;;;951    /************************************Ë¥üËΩΩÁîµÊµÅ‰ΩéÊ°£‰ΩçÈ´ò1-3*****************************************************************/
;;;952    		if (g_tModS.RxBuf[1] == 0x2C)			   //CC??«µ?
001128  f8990001          LDRB     r0,[r9,#1]  ; g_tModS
00112c  282c              CMP      r0,#0x2c
00112e  d110              BNE      |L3.4434|
;;;953    		{
;;;954    			Modify_A_READ = Imon1_value;//
001130  f8da1000          LDR      r1,[r10,#0]  ; Imon1_value
001134  6129              STR      r1,[r5,#0x10]  ; Modify_A_READ
;;;955    			Modify_C_READ = Contr_Laod;//
001136  f8b81000          LDRH     r1,[r8,#0]  ; Contr_Laod
00113a  6169              STR      r1,[r5,#0x14]  ; Modify_C_READ
;;;956    			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00113c  f8991004          LDRB     r1,[r9,#4]  ; g_tModS
001140  f8992003          LDRB     r2,[r9,#3]  ; g_tModS
001144  eb012102          ADD      r1,r1,r2,LSL #8
001148  61a9              STR      r1,[r5,#0x18]  ; Modify_A_ACT
;;;957    			Flag_DAC_OFF=1;//
00114a  6839              LDR      r1,[r7,#0]  ; flagB
00114c  f0410108          ORR      r1,r1,#8
001150  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.4434|
;;;958    		}
;;;959    
;;;960    		if (g_tModS.RxBuf[1] == 0x2D)			   //
001152  282d              CMP      r0,#0x2d
001154  d17b              BNE      |L3.4686|
;;;961    		{
;;;962    			vu32 var16;
;;;963    			vu32 var32a;
;;;964    			vu32 var32b;
;;;965    			
;;;966    			vu32 var16a;
;;;967    			vu32 var32c;
;;;968    			vu32 var32d;
;;;969    			
;;;970    			Modify_B_READ = Imon1_value;
001156  f8da0000          LDR      r0,[r10,#0]  ; Imon1_value
00115a  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;971    			Modify_D_READ = Contr_Laod;
00115c  f8b80000          LDRH     r0,[r8,#0]  ; Contr_Laod
001160  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;972    			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
001162  f8990004          LDRB     r0,[r9,#4]  ; g_tModS
001166  f8991003          LDRB     r1,[r9,#3]  ; g_tModS
00116a  eb002001          ADD      r0,r0,r1,LSL #8
00116e  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;973    			
;;;974    			var32a = Modify_B_ACT;
001170  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
001172  9005              STR      r0,[sp,#0x14]
;;;975    			var32a = var32a - Modify_A_ACT;
001174  9805              LDR      r0,[sp,#0x14]
001176  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
001178  1a40              SUBS     r0,r0,r1
00117a  9005              STR      r0,[sp,#0x14]
;;;976    			var32a = var32a << 12;
00117c  9805              LDR      r0,[sp,#0x14]
00117e  0300              LSLS     r0,r0,#12
001180  9005              STR      r0,[sp,#0x14]
;;;977    			var16 = Modify_B_READ - Modify_A_READ;
001182  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
001184  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
001186  e005              B        |L3.4500|
                  |L3.4488|
                          DCD      g_tModS
                  |L3.4492|
                          DCD      InFlashSave
                  |L3.4496|
                          DCD      0x080e0000
                  |L3.4500|
001194  1a40              SUBS     r0,r0,r1
001196  9006              STR      r0,[sp,#0x18]
;;;978    			var32a = var32a / var16;
001198  e9dd0105          LDRD     r0,r1,[sp,#0x14]
00119c  fbb0f0f1          UDIV     r0,r0,r1
0011a0  9005              STR      r0,[sp,#0x14]
;;;979    			REG_Load_AH1 = var32a;
0011a2  9805              LDR      r0,[sp,#0x14]
0011a4  64b0              STR      r0,[r6,#0x48]  ; InFlashSave
;;;980    			var32a = Modify_B_ACT;
0011a6  6a69              LDR      r1,[r5,#0x24]  ; Modify_B_ACT
0011a8  9105              STR      r1,[sp,#0x14]
;;;981    			var32a = var32a << 12;
0011aa  9905              LDR      r1,[sp,#0x14]
0011ac  0309              LSLS     r1,r1,#12
0011ae  9105              STR      r1,[sp,#0x14]
;;;982    			var32b = Modify_B_READ;
0011b0  69e9              LDR      r1,[r5,#0x1c]  ; Modify_B_READ
0011b2  9104              STR      r1,[sp,#0x10]
;;;983    			var32b = var32b * REG_Load_AH1;
0011b4  9904              LDR      r1,[sp,#0x10]
0011b6  4348              MULS     r0,r1,r0
0011b8  9004              STR      r0,[sp,#0x10]
;;;984    			if (var32a < var32b)
0011ba  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0011be  4288              CMP      r0,r1
0011c0  d20a              BCS      |L3.4568|
;;;985    			{
;;;986    				var32b = var32b - var32a;
0011c2  e9dd0104          LDRD     r0,r1,[sp,#0x10]
0011c6  1a40              SUBS     r0,r0,r1
0011c8  9004              STR      r0,[sp,#0x10]
;;;987    				REG_LoadA_OffsetH1 = var32b;
0011ca  9804              LDR      r0,[sp,#0x10]
0011cc  6530              STR      r0,[r6,#0x50]  ; InFlashSave
;;;988    				Polar1 |= 0x01;
0011ce  7860              LDRB     r0,[r4,#1]  ; correct_por
0011d0  f0400001          ORR      r0,r0,#1
0011d4  7060              STRB     r0,[r4,#1]
0011d6  e009              B        |L3.4588|
                  |L3.4568|
;;;989    			}
;;;990    			else 
;;;991    			{
;;;992    				var32a = var32a - var32b;
0011d8  e9dd1004          LDRD     r1,r0,[sp,#0x10]
0011dc  1a40              SUBS     r0,r0,r1
0011de  9005              STR      r0,[sp,#0x14]
;;;993    				REG_LoadA_OffsetH1 = var32a;
0011e0  9805              LDR      r0,[sp,#0x14]
0011e2  6530              STR      r0,[r6,#0x50]  ; InFlashSave
;;;994    				Polar1 &= ~0x01;					
0011e4  7860              LDRB     r0,[r4,#1]  ; correct_por
0011e6  f0200001          BIC      r0,r0,#1
0011ea  7060              STRB     r0,[r4,#1]
                  |L3.4588|
;;;995    			}
;;;996    //---------------------------------------------------------------------------------//
;;;997    			var32c = Modify_B_ACT; 
0011ec  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0011ee  9002              STR      r0,[sp,#8]
;;;998    			var32c = var32c - Modify_A_ACT;
0011f0  9802              LDR      r0,[sp,#8]
0011f2  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
0011f4  1a40              SUBS     r0,r0,r1
0011f6  9002              STR      r0,[sp,#8]
;;;999    			var32c = var32c << 12;
0011f8  9802              LDR      r0,[sp,#8]
0011fa  0300              LSLS     r0,r0,#12
0011fc  9002              STR      r0,[sp,#8]
;;;1000   			var16a=Modify_D_READ-Modify_C_READ;
0011fe  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
001200  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
001202  1a40              SUBS     r0,r0,r1
001204  9003              STR      r0,[sp,#0xc]
;;;1001   			var16a=var16a*2;
001206  9803              LDR      r0,[sp,#0xc]
001208  0040              LSLS     r0,r0,#1
00120a  9003              STR      r0,[sp,#0xc]
;;;1002   			var32c=var32c/var16a;
00120c  e9dd0102          LDRD     r0,r1,[sp,#8]
001210  fbb0f0f1          UDIV     r0,r0,r1
001214  9002              STR      r0,[sp,#8]
;;;1003   			SET_LoadAH1 = var32c;
001216  9802              LDR      r0,[sp,#8]
001218  64f0              STR      r0,[r6,#0x4c]  ; InFlashSave
;;;1004   			var32c = Modify_B_ACT;
00121a  6a69              LDR      r1,[r5,#0x24]  ; Modify_B_ACT
00121c  9102              STR      r1,[sp,#8]
;;;1005   			var32c = var32c << 12;
00121e  9902              LDR      r1,[sp,#8]
001220  0309              LSLS     r1,r1,#12
001222  9102              STR      r1,[sp,#8]
;;;1006   			var32d = SET_LoadAH1;
001224  9001              STR      r0,[sp,#4]
;;;1007   			var32d = var32d * (Modify_D_READ*2);
001226  9801              LDR      r0,[sp,#4]
001228  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
00122a  4348              MULS     r0,r1,r0
00122c  0040              LSLS     r0,r0,#1
00122e  9001              STR      r0,[sp,#4]
;;;1008   			if (var32c < var32d)
001230  e9dd0101          LDRD     r0,r1,[sp,#4]
001234  4281              CMP      r1,r0
001236  d20b              BCS      |L3.4688|
;;;1009   			{
;;;1010   				var32d = var32d - var32c;
001238  e9dd0101          LDRD     r0,r1,[sp,#4]
00123c  1a40              SUBS     r0,r0,r1
00123e  9001              STR      r0,[sp,#4]
;;;1011   				SET_LoadA_OffsetH1 = var32d;
001240  9801              LDR      r0,[sp,#4]
001242  6570              STR      r0,[r6,#0x54]  ; InFlashSave
;;;1012   				Polar1 |= 0x04;
001244  7860              LDRB     r0,[r4,#1]  ; correct_por
001246  f0400004          ORR      r0,r0,#4
00124a  7060              STRB     r0,[r4,#1]
00124c  e00a              B        |L3.4708|
                  |L3.4686|
00124e  e012              B        |L3.4726|
                  |L3.4688|
;;;1013   			}
;;;1014   			else 
;;;1015   			{
;;;1016   				var32c = var32c - var32d;
001250  e9dd1001          LDRD     r1,r0,[sp,#4]
001254  1a40              SUBS     r0,r0,r1
001256  9002              STR      r0,[sp,#8]
;;;1017   				SET_LoadA_OffsetH1 = var32c;
001258  9802              LDR      r0,[sp,#8]
00125a  6570              STR      r0,[r6,#0x54]  ; InFlashSave
;;;1018   				Polar1 &= ~0x04;
00125c  7860              LDRB     r0,[r4,#1]  ; correct_por
00125e  f0200004          BIC      r0,r0,#4
001262  7060              STRB     r0,[r4,#1]
                  |L3.4708|
;;;1019   			}
;;;1020   			Flash_Write32BitDatas(FLASH_USER_START_ADDR,40, InFlashSave);
001264  4a71              LDR      r2,|L3.5164|
001266  2128              MOVS     r1,#0x28
001268  4871              LDR      r0,|L3.5168|
00126a  f7fffffe          BL       Flash_Write32BitDatas
;;;1021   //			Flash_Write_all ();	
;;;1022   			Flag_DAC_OFF =0;
00126e  6838              LDR      r0,[r7,#0]  ; flagB
001270  f0200008          BIC      r0,r0,#8
001274  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.4726|
;;;1023   		}
;;;1024   /*******************************??CC???°§????ßµ?******************************************/	
;;;1025   		if (g_tModS.RxBuf[1] == 0x2E||flag_ADJ_ALCC==1)			   //?°§?ßµ?
001276  f8990001          LDRB     r0,[r9,#1]  ; g_tModS
00127a  282e              CMP      r0,#0x2e
00127c  d003              BEQ      |L3.4742|
00127e  f89b1000          LDRB     r1,[r11,#0]  ; flagF
001282  06c9              LSLS     r1,r1,#27
001284  d50c              BPL      |L3.4768|
                  |L3.4742|
;;;1026   		{
;;;1027   			Modify_A_READ = Imon_value;//??°§
001286  496b              LDR      r1,|L3.5172|
001288  8809              LDRH     r1,[r1,#0]  ; Imon_value
00128a  6129              STR      r1,[r5,#0x10]  ; Modify_A_READ
;;;1028   			Modify_C_READ = Contr_Current;//???°§
00128c  496a              LDR      r1,|L3.5176|
00128e  8809              LDRH     r1,[r1,#0]  ; Contr_Current
001290  6169              STR      r1,[r5,#0x14]  ; Modify_C_READ
;;;1029   			Modify_A_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
001292  f8991004          LDRB     r1,[r9,#4]  ; g_tModS
001296  f8992003          LDRB     r2,[r9,#3]  ; g_tModS
00129a  eb012102          ADD      r1,r1,r2,LSL #8
00129e  61a9              STR      r1,[r5,#0x18]  ; Modify_A_ACT
                  |L3.4768|
;;;1030   		}
;;;1031   
;;;1032   		if (g_tModS.RxBuf[1] == 0x2F||flag_ADJ_AHCC==1)			   //?°§?ßµ???
0012a0  282f              CMP      r0,#0x2f
0012a2  d003              BEQ      |L3.4780|
0012a4  f89b0000          LDRB     r0,[r11,#0]  ; flagF
0012a8  0680              LSLS     r0,r0,#26
0012aa  d56c              BPL      |L3.4998|
                  |L3.4780|
;;;1033   		{
;;;1034   			vu16 var16;
;;;1035   			vu32 var32a;
;;;1036   			vu32 var32b;
;;;1037   			
;;;1038   			vu16 var16a;
;;;1039   			vu32 var32c;
;;;1040   			vu32 var32d;
;;;1041   			
;;;1042   			Modify_D_READ = Contr_Current;
0012ac  4862              LDR      r0,|L3.5176|
0012ae  8800              LDRH     r0,[r0,#0]  ; Contr_Current
0012b0  6228              STR      r0,[r5,#0x20]  ; Modify_D_READ
;;;1043   			Modify_B_READ = Imon_value;
0012b2  4860              LDR      r0,|L3.5172|
0012b4  8800              LDRH     r0,[r0,#0]  ; Imon_value
0012b6  61e8              STR      r0,[r5,#0x1c]  ; Modify_B_READ
;;;1044   			Modify_B_ACT = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0012b8  f8990004          LDRB     r0,[r9,#4]  ; g_tModS
0012bc  f8991003          LDRB     r1,[r9,#3]  ; g_tModS
0012c0  eb002001          ADD      r0,r0,r1,LSL #8
0012c4  6268              STR      r0,[r5,#0x24]  ; Modify_B_ACT
;;;1045   			var32a = Modify_B_ACT;
0012c6  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
0012c8  9005              STR      r0,[sp,#0x14]
;;;1046   			var32a = var32a - Modify_A_ACT;
0012ca  9805              LDR      r0,[sp,#0x14]
0012cc  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
0012ce  1a40              SUBS     r0,r0,r1
0012d0  9005              STR      r0,[sp,#0x14]
;;;1047   			var32a = var32a << 14;
0012d2  9805              LDR      r0,[sp,#0x14]
0012d4  0380              LSLS     r0,r0,#14
0012d6  9005              STR      r0,[sp,#0x14]
;;;1048   			var16 = Modify_B_READ - Modify_A_READ;
0012d8  69e8              LDR      r0,[r5,#0x1c]  ; Modify_B_READ
0012da  6929              LDR      r1,[r5,#0x10]  ; Modify_A_READ
0012dc  1a40              SUBS     r0,r0,r1
0012de  9006              STR      r0,[sp,#0x18]
;;;1049   			var32a = var32a / var16;
0012e0  f8bd1018          LDRH     r1,[sp,#0x18]
0012e4  9805              LDR      r0,[sp,#0x14]
0012e6  fbb0f0f1          UDIV     r0,r0,r1
0012ea  9005              STR      r0,[sp,#0x14]
;;;1050   			REG_POWERA1 = var32a;
0012ec  9805              LDR      r0,[sp,#0x14]
0012ee  65b0              STR      r0,[r6,#0x58]  ; InFlashSave
;;;1051   			var32a = Modify_B_ACT;
0012f0  6a69              LDR      r1,[r5,#0x24]  ; Modify_B_ACT
0012f2  9105              STR      r1,[sp,#0x14]
;;;1052   			var32a = var32a << 14;
0012f4  9905              LDR      r1,[sp,#0x14]
0012f6  0389              LSLS     r1,r1,#14
0012f8  9105              STR      r1,[sp,#0x14]
;;;1053   			var32b = Modify_B_READ;
0012fa  69e9              LDR      r1,[r5,#0x1c]  ; Modify_B_READ
0012fc  9104              STR      r1,[sp,#0x10]
;;;1054   			var32b = var32b * REG_POWERA1;
0012fe  9904              LDR      r1,[sp,#0x10]
001300  4348              MULS     r0,r1,r0
001302  9004              STR      r0,[sp,#0x10]
;;;1055   			if (var32a < var32b)
001304  e9dd1004          LDRD     r1,r0,[sp,#0x10]
001308  4288              CMP      r0,r1
00130a  d20a              BCS      |L3.4898|
;;;1056   			{
;;;1057   				var32b = var32b - var32a;
00130c  e9dd0104          LDRD     r0,r1,[sp,#0x10]
001310  1a40              SUBS     r0,r0,r1
001312  9004              STR      r0,[sp,#0x10]
;;;1058   				REG_POWERA_Offset1 = var32b;
001314  9804              LDR      r0,[sp,#0x10]
001316  6630              STR      r0,[r6,#0x60]  ; InFlashSave
;;;1059   				Polar4 |= 0x01;
001318  7920              LDRB     r0,[r4,#4]  ; correct_por
00131a  f0400001          ORR      r0,r0,#1
00131e  7120              STRB     r0,[r4,#4]
001320  e009              B        |L3.4918|
                  |L3.4898|
;;;1060   			}
;;;1061   			else 
;;;1062   			{
;;;1063   				var32a = var32a - var32b;
001322  e9dd1004          LDRD     r1,r0,[sp,#0x10]
001326  1a40              SUBS     r0,r0,r1
001328  9005              STR      r0,[sp,#0x14]
;;;1064   				REG_POWERA_Offset1 = var32a;
00132a  9805              LDR      r0,[sp,#0x14]
00132c  6630              STR      r0,[r6,#0x60]  ; InFlashSave
;;;1065   				Polar4 &= ~0x01;					//?°§????°Í?ßµ???
00132e  7920              LDRB     r0,[r4,#4]  ; correct_por
001330  f0200001          BIC      r0,r0,#1
001334  7120              STRB     r0,[r4,#4]
                  |L3.4918|
;;;1066   			}
;;;1067   	//---------------------------------------------------------------------------------//
;;;1068   			var32c = Modify_B_ACT; //???°§ßµ?
001336  6a68              LDR      r0,[r5,#0x24]  ; Modify_B_ACT
001338  9002              STR      r0,[sp,#8]
;;;1069   			var32c = var32c - Modify_A_ACT;
00133a  9802              LDR      r0,[sp,#8]
00133c  69a9              LDR      r1,[r5,#0x18]  ; Modify_A_ACT
00133e  1a40              SUBS     r0,r0,r1
001340  9002              STR      r0,[sp,#8]
;;;1070   			var32c = var32c << 14;
001342  9802              LDR      r0,[sp,#8]
001344  0380              LSLS     r0,r0,#14
001346  9002              STR      r0,[sp,#8]
;;;1071   			var16a=Modify_D_READ-Modify_C_READ;
001348  6a28              LDR      r0,[r5,#0x20]  ; Modify_D_READ
00134a  6969              LDR      r1,[r5,#0x14]  ; Modify_C_READ
00134c  1a40              SUBS     r0,r0,r1
00134e  9003              STR      r0,[sp,#0xc]
;;;1072   			var16a=var16a*2;
001350  f8bd100c          LDRH     r1,[sp,#0xc]
001354  f64f70ff          MOV      r0,#0xffff
001358  ea000041          AND      r0,r0,r1,LSL #1
00135c  9003              STR      r0,[sp,#0xc]
;;;1073   			var32c=var32c/var16a;
00135e  f8bd000c          LDRH     r0,[sp,#0xc]
001362  9902              LDR      r1,[sp,#8]
001364  fbb1f0f0          UDIV     r0,r1,r0
001368  9002              STR      r0,[sp,#8]
;;;1074   			SET_POWERA1 = var32c;
00136a  9802              LDR      r0,[sp,#8]
00136c  65f0              STR      r0,[r6,#0x5c]  ; InFlashSave
;;;1075   			var32c = Modify_B_ACT;
00136e  6a69              LDR      r1,[r5,#0x24]  ; Modify_B_ACT
001370  9102              STR      r1,[sp,#8]
;;;1076   			var32c = var32c << 14;
001372  9902              LDR      r1,[sp,#8]
001374  0389              LSLS     r1,r1,#14
001376  9102              STR      r1,[sp,#8]
;;;1077   			var32d = SET_POWERA1;
001378  9001              STR      r0,[sp,#4]
;;;1078   			var32d = var32d * (Modify_D_READ*2);
00137a  9801              LDR      r0,[sp,#4]
00137c  6a29              LDR      r1,[r5,#0x20]  ; Modify_D_READ
00137e  4348              MULS     r0,r1,r0
001380  0040              LSLS     r0,r0,#1
001382  e001              B        |L3.5000|
                  |L3.4996|
001384  e04f              B        |L3.5158|
                  |L3.4998|
001386  e022              B        |L3.5070|
                  |L3.5000|
001388  9001              STR      r0,[sp,#4]
;;;1079   			if (var32c < var32d)
00138a  e9dd1001          LDRD     r1,r0,[sp,#4]
00138e  4288              CMP      r0,r1
001390  d20a              BCS      |L3.5032|
;;;1080   			{
;;;1081   				var32d = var32d - var32c;
001392  e9dd0101          LDRD     r0,r1,[sp,#4]
001396  1a40              SUBS     r0,r0,r1
001398  9001              STR      r0,[sp,#4]
;;;1082   				SET_POWERA_Offset1 = var32d;
00139a  9801              LDR      r0,[sp,#4]
00139c  6670              STR      r0,[r6,#0x64]  ; InFlashSave
;;;1083   				Polar4 |= 0x04;
00139e  7920              LDRB     r0,[r4,#4]  ; correct_por
0013a0  f0400004          ORR      r0,r0,#4
0013a4  7120              STRB     r0,[r4,#4]
0013a6  e009              B        |L3.5052|
                  |L3.5032|
;;;1084   			}
;;;1085   			else 
;;;1086   			{
;;;1087   				var32c = var32c - var32d;
0013a8  e9dd1001          LDRD     r1,r0,[sp,#4]
0013ac  1a40              SUBS     r0,r0,r1
0013ae  9002              STR      r0,[sp,#8]
;;;1088   				SET_POWERA_Offset1 = var32c;
0013b0  9802              LDR      r0,[sp,#8]
0013b2  6670              STR      r0,[r6,#0x64]  ; InFlashSave
;;;1089   				Polar4 &= ~0x04;
0013b4  7920              LDRB     r0,[r4,#4]  ; correct_por
0013b6  f0200004          BIC      r0,r0,#4
0013ba  7120              STRB     r0,[r4,#4]
                  |L3.5052|
;;;1090   			}
;;;1091   			Flash_Write32BitDatas(FLASH_USER_START_ADDR,40, InFlashSave);
0013bc  4a1b              LDR      r2,|L3.5164|
0013be  2128              MOVS     r1,#0x28
0013c0  481b              LDR      r0,|L3.5168|
0013c2  f7fffffe          BL       Flash_Write32BitDatas
;;;1092   //			Flash_Write_all ();	
;;;1093   			Flag_DAC_OFF=0;
0013c6  6838              LDR      r0,[r7,#0]  ; flagB
0013c8  f0200008          BIC      r0,r0,#8
0013cc  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.5070|
;;;1094   		}
;;;1095   /***********??DAC*******************************************/
;;;1096   		if (g_tModS.RxBuf[1] == 0x0F)			   
0013ce  f8990001          LDRB     r0,[r9,#1]  ; g_tModS
0013d2  280f              CMP      r0,#0xf
0013d4  d10b              BNE      |L3.5102|
;;;1097   		{
;;;1098   			Contr_Laod = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0013d6  f8991004          LDRB     r1,[r9,#4]  ; g_tModS
0013da  f8992003          LDRB     r2,[r9,#3]  ; g_tModS
0013de  eb012102          ADD      r1,r1,r2,LSL #8
0013e2  f8a81000          STRH     r1,[r8,#0]
;;;1099   			Flag_DAC_OFF=1;
0013e6  6839              LDR      r1,[r7,#0]  ; flagB
0013e8  f0410108          ORR      r1,r1,#8
0013ec  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.5102|
;;;1100   		}
;;;1101   		if (g_tModS.RxBuf[1] == 0x20)			   
0013ee  2820              CMP      r0,#0x20
0013f0  d10b              BNE      |L3.5130|
;;;1102   		{
;;;1103   			Contr_Voltage = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
0013f2  f8991004          LDRB     r1,[r9,#4]  ; g_tModS
0013f6  f8992003          LDRB     r2,[r9,#3]  ; g_tModS
0013fa  eb012102          ADD      r1,r1,r2,LSL #8
0013fe  4a0f              LDR      r2,|L3.5180|
001400  8011              STRH     r1,[r2,#0]
;;;1104   			Flag_DAC_OFF=1;
001402  6839              LDR      r1,[r7,#0]  ; flagB
001404  f0410108          ORR      r1,r1,#8
001408  6039              STR      r1,[r7,#0]  ; flagB
                  |L3.5130|
;;;1105   		}
;;;1106   		if (g_tModS.RxBuf[1] == 0x21)			   
00140a  2821              CMP      r0,#0x21
00140c  d10b              BNE      |L3.5158|
;;;1107   		{
;;;1108   			Contr_Current = (g_tModS.RxBuf[3] << 8) + g_tModS.RxBuf[4];
00140e  f8990004          LDRB     r0,[r9,#4]  ; g_tModS
001412  f8991003          LDRB     r1,[r9,#3]  ; g_tModS
001416  eb002001          ADD      r0,r0,r1,LSL #8
00141a  4907              LDR      r1,|L3.5176|
00141c  8008              STRH     r0,[r1,#0]
;;;1109   			Flag_DAC_OFF=1;
00141e  6838              LDR      r0,[r7,#0]  ; flagB
001420  f0400008          ORR      r0,r0,#8
001424  6038              STR      r0,[r7,#0]  ; flagB
                  |L3.5158|
;;;1110   		}
;;;1111   	}
;;;1112   //===================================================================================
;;;1113   }
001426  b007              ADD      sp,sp,#0x1c
001428  e8bd8ff0          POP      {r4-r11,pc}
;;;1114   //===============================AD÷µ◊™ªª≥…≤‚¡ø÷µ============================================//
                          ENDP

                  |L3.5164|
                          DCD      InFlashSave
                  |L3.5168|
                          DCD      0x080e0000
                  |L3.5172|
                          DCD      Imon_value
                  |L3.5176|
                          DCD      Contr_Current
                  |L3.5180|
                          DCD      Contr_Voltage

                          AREA ||.bss||, DATA, NOINIT, ALIGN=2

                  Correct_Parametet
                          %        84
                  Correct_Strong
                          %        84
                  Run_Control
                          %        196

                          AREA ||.data||, DATA, ALIGN=2

                  DAC_Flag
000000  00                DCB      0x00
                  ADDR
000001  00                DCB      0x00
                  i
000002  0000              DCB      0x00,0x00
                  count
000004  0000              DCB      0x00,0x00
                  countr
000006  0000              DCB      0x00,0x00
                  sumv
                          DCD      0x00000000
                  sumr
                          DCD      0x00000000
                  Modify_A_READ
                          DCD      0x00000000
                  Modify_C_READ
                          DCD      0x00000000
                  Modify_A_ACT
                          DCD      0x00000000
                  Modify_B_READ
                          DCD      0x00000000
                  Modify_D_READ
                          DCD      0x00000000
                  Modify_B_ACT
                          DCD      0x00000000
                  correct_por
                          DCD      0x00000000
00002c  0000              DCB      0x00,0x00

                          AREA ||area_number.8||, DATA, ALIGN=1

                          EXPORTAS ||area_number.8||, ||.data||
                  ADJ_Write
000000  0000              DCB      0x00,0x00

;*** Start embedded assembler ***

#line 1 "..\\drive\\modbus.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___8_modbus_c_bae18981____REV16|
#line 129 "D:\\Keil_v5\\ARM\\CMSIS\\Include\\core_cmInstr.h"
|__asm___8_modbus_c_bae18981____REV16| PROC
#line 130

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___8_modbus_c_bae18981____REVSH|
#line 144
|__asm___8_modbus_c_bae18981____REVSH| PROC
#line 145

 revsh r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***
