Warning: Layer 'li1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met1' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met2' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met3' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met4' is missing the optional 'edge capacitance' attribute. (PSYN-101)
Warning: Layer 'met5' is missing the optional 'edge capacitance' attribute. (PSYN-101)
 
****************************************
Report : area
Design : sar_adc_controller
Version: L-2016.03-SP5-5
Date   : Mon Jul 19 16:02:25 2021
****************************************

Library(s) Used:

    sky130_fd_sc_hd__tt_025C_1v80 (File: /home/users/nhpoole/ee272b/ee272b_mixed_signal_mmwave_accelerator/digital_synth_pnr/sar_adc_controller/build/9-synopsys-dc-synthesis/inputs/adk/stdcells.db)

Number of ports:                           18
Number of nets:                            93
Number of cells:                           86
Number of combinational cells:             63
Number of sequential cells:                22
Number of macros/black boxes:               0
Number of buf/inv:                         12
Number of references:                      12

Combinational area:                307.795197
Buf/Inv area:                       45.043199
Noncombinational area:             419.151987
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   726.947184
Total area:                 undefined

Core Area:                      1236
Aspect Ratio:                 1.0114
Utilization Ratio:            0.5881


The above information was reported from the logical library. The following are from the physical library:

  Total moveable cell area: 726.9
  Total fixed cell area: 0.0
  Total physical cell area: 726.9
 Core area: 0.000, 0.000, 34.960, 35.360

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  --------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-    Noncombi-  Black-
                                  Total      Total    national  national   boxes   Design
--------------------------------  ---------  -------  --------  ---------  ------  ------------------------------------------------------------
sar_adc_controller                 726.9472    100.0  307.7952   400.3840  0.0000  sar_adc_controller
clk_gate_dac_select_bits_reg        18.7680      2.6    0.0000    18.7680  0.0000  sar_adc_controller_SNPS_CLOCK_GATE_HIGH_sar_adc_controller_0
--------------------------------  ---------  -------  --------  ---------  ------  ------------------------------------------------------------
Total                                                 307.7952   419.1520  0.0000

1
