=====
SETUP
73.534
12.755
86.289
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0
2.332
2.790
u_sdram/sdrc_top_inst/U1/n244_s18
4.413
5.371
u_sdram/sdrc_top_inst/U1/n244_s19
5.371
5.428
u_sdram/sdrc_top_inst/U1/n244_s20
5.428
5.485
u_sdram/sdrc_top_inst/U1/n244_s21
5.485
5.542
u_sdram/sdrc_top_inst/U1/n244_s22
5.542
5.599
u_sdram/sdrc_top_inst/U1/n99_s12
6.981
7.803
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s8
9.103
10.202
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s6
10.207
11.233
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4
12.755
=====
SETUP
73.587
12.345
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0
2.332
2.790
u_sdram/sdrc_top_inst/U0/n847_s9
4.112
5.211
u_sdram/sdrc_top_inst/U0/n847_s5
5.217
6.249
u_sdram/sdrc_top_inst/U0/n888_s6
7.064
8.163
u_sdram/sdrc_top_inst/U0/n888_s5
10.266
10.892
u_sdram/sdrc_top_inst/U0/O_sdram_addr_11_s0
12.345
=====
SETUP
73.896
12.393
86.289
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0
2.332
2.790
u_sdram/sdrc_top_inst/U1/n244_s18
4.413
5.371
u_sdram/sdrc_top_inst/U1/n244_s19
5.371
5.428
u_sdram/sdrc_top_inst/U1/n244_s20
5.428
5.485
u_sdram/sdrc_top_inst/U1/n244_s21
5.485
5.542
u_sdram/sdrc_top_inst/U1/n244_s22
5.542
5.599
u_sdram/sdrc_top_inst/U1/n99_s12
6.981
7.803
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_5_s8
8.641
9.673
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_6_s7
9.684
10.506
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_6_s6
10.996
12.057
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_6_s4
12.393
=====
SETUP
74.048
12.241
86.289
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0
2.332
2.790
u_sdram/sdrc_top_inst/U1/n244_s18
4.413
5.371
u_sdram/sdrc_top_inst/U1/n244_s19
5.371
5.428
u_sdram/sdrc_top_inst/U1/n244_s20
5.428
5.485
u_sdram/sdrc_top_inst/U1/n244_s21
5.485
5.542
u_sdram/sdrc_top_inst/U1/n244_s22
5.542
5.599
u_sdram/sdrc_top_inst/U1/n99_s12
6.981
7.783
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_2_s7
8.213
9.274
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_2_s6
9.693
10.719
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_2_s4
12.241
=====
SETUP
74.108
11.824
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0
2.332
2.790
u_sdram/sdrc_top_inst/U0/n847_s9
4.112
5.211
u_sdram/sdrc_top_inst/U0/n847_s5
5.217
6.249
u_sdram/sdrc_top_inst/U0/n894_s6
7.585
8.684
u_sdram/sdrc_top_inst/U0/n894_s5
8.689
9.721
u_sdram/sdrc_top_inst/U0/O_sdram_addr_8_s0
11.824
=====
SETUP
74.108
11.824
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0
2.332
2.790
u_sdram/sdrc_top_inst/U0/n847_s9
4.112
5.211
u_sdram/sdrc_top_inst/U0/n847_s5
5.217
6.249
u_sdram/sdrc_top_inst/U0/n892_s6
7.585
8.684
u_sdram/sdrc_top_inst/U0/n892_s5
8.689
9.721
u_sdram/sdrc_top_inst/U0/O_sdram_addr_9_s0
11.824
=====
SETUP
74.184
11.748
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0
2.332
2.790
u_sdram/sdrc_top_inst/U0/n847_s9
4.112
5.211
u_sdram/sdrc_top_inst/U0/n847_s5
5.217
6.249
u_sdram/sdrc_top_inst/U0/n890_s6
7.091
8.123
u_sdram/sdrc_top_inst/U0/n890_s5
9.262
10.294
u_sdram/sdrc_top_inst/U0/O_sdram_addr_10_s0
11.748
=====
SETUP
74.463
11.469
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0
2.332
2.790
u_sdram/sdrc_top_inst/U1/n244_s18
4.413
5.371
u_sdram/sdrc_top_inst/U1/n244_s19
5.371
5.428
u_sdram/sdrc_top_inst/U1/n244_s20
5.428
5.485
u_sdram/sdrc_top_inst/U1/n244_s21
5.485
5.542
u_sdram/sdrc_top_inst/U1/n244_s22
5.542
5.599
u_sdram/sdrc_top_inst/U1/n597_s19
6.972
7.598
u_sdram/sdrc_top_inst/U1/n585_s16
8.925
9.951
u_sdram/sdrc_top_inst/U1/n585_s17
10.370
11.469
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_5_s4
11.469
=====
SETUP
74.509
11.423
85.932
clk12M_ibuf
0.000
2.088
wr_n_s1
2.332
2.790
u_sdram/sdrc_top_inst/U1/n852_s1
4.117
5.216
u_sdram/sdrc_top_inst/U1/n848_s10
6.052
7.151
u_sdram/sdrc_top_inst/U1/n848_s4
7.488
8.520
u_sdram/sdrc_top_inst/U1/n848_s2
8.525
9.557
u_sdram/sdrc_top_inst/U1/n854_s0
10.391
11.423
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
11.423
=====
SETUP
74.509
11.423
85.932
clk12M_ibuf
0.000
2.088
wr_n_s1
2.332
2.790
u_sdram/sdrc_top_inst/U1/n852_s1
4.117
5.216
u_sdram/sdrc_top_inst/U1/n848_s10
6.052
7.151
u_sdram/sdrc_top_inst/U1/n848_s4
7.488
8.520
u_sdram/sdrc_top_inst/U1/n848_s2
8.525
9.557
u_sdram/sdrc_top_inst/U1/n851_s0
10.391
11.423
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0
11.423
=====
SETUP
74.509
11.423
85.932
clk12M_ibuf
0.000
2.088
wr_n_s1
2.332
2.790
u_sdram/sdrc_top_inst/U1/n852_s1
4.117
5.216
u_sdram/sdrc_top_inst/U1/n848_s10
6.052
7.151
u_sdram/sdrc_top_inst/U1/n848_s4
7.488
8.520
u_sdram/sdrc_top_inst/U1/n848_s2
8.525
9.557
u_sdram/sdrc_top_inst/U1/n850_s0
10.391
11.423
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0
11.423
=====
SETUP
74.509
11.423
85.932
clk12M_ibuf
0.000
2.088
wr_n_s1
2.332
2.790
u_sdram/sdrc_top_inst/U1/n852_s1
4.117
5.216
u_sdram/sdrc_top_inst/U1/n848_s10
6.052
7.151
u_sdram/sdrc_top_inst/U1/n848_s4
7.488
8.520
u_sdram/sdrc_top_inst/U1/n848_s2
8.525
9.557
u_sdram/sdrc_top_inst/U1/n849_s0
10.391
11.423
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0
11.423
=====
SETUP
74.509
11.423
85.932
clk12M_ibuf
0.000
2.088
wr_n_s1
2.332
2.790
u_sdram/sdrc_top_inst/U1/n852_s1
4.117
5.216
u_sdram/sdrc_top_inst/U1/n848_s10
6.052
7.151
u_sdram/sdrc_top_inst/U1/n848_s4
7.488
8.520
u_sdram/sdrc_top_inst/U1/n848_s2
8.525
9.557
u_sdram/sdrc_top_inst/U1/n848_s0
10.391
11.423
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0
11.423
=====
SETUP
74.569
11.363
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0
2.332
2.790
u_sdram/sdrc_top_inst/U0/n847_s9
4.112
5.211
u_sdram/sdrc_top_inst/U0/n847_s5
5.217
6.249
u_sdram/sdrc_top_inst/U0/n904_s5
7.562
8.594
u_sdram/sdrc_top_inst/U0/O_sdram_addr_2_s1
11.363
=====
SETUP
74.580
11.352
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0
2.332
2.790
u_sdram/sdrc_top_inst/U1/n244_s18
4.413
5.371
u_sdram/sdrc_top_inst/U1/n244_s19
5.371
5.428
u_sdram/sdrc_top_inst/U1/n244_s20
5.428
5.485
u_sdram/sdrc_top_inst/U1/n244_s21
5.485
5.542
u_sdram/sdrc_top_inst/U1/n244_s22
5.542
5.599
u_sdram/sdrc_top_inst/U1/n591_s19
6.981
7.803
u_sdram/sdrc_top_inst/U1/n597_s18
9.283
10.315
u_sdram/sdrc_top_inst/U1/n597_s15
10.320
11.352
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4
11.352
=====
SETUP
74.598
11.691
86.289
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0
2.332
2.790
u_sdram/sdrc_top_inst/U1/n244_s18
4.413
5.371
u_sdram/sdrc_top_inst/U1/n244_s19
5.371
5.428
u_sdram/sdrc_top_inst/U1/n244_s20
5.428
5.485
u_sdram/sdrc_top_inst/U1/n244_s21
5.485
5.542
u_sdram/sdrc_top_inst/U1/n244_s22
5.542
5.599
u_sdram/sdrc_top_inst/U1/n99_s12
6.981
7.803
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s7
9.466
10.288
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s6
10.293
11.354
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_1_s4
11.691
=====
SETUP
74.621
11.310
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0
2.332
2.790
u_sdram/sdrc_top_inst/U0/n586_s21
3.610
4.709
u_sdram/sdrc_top_inst/U0/n592_s23
6.008
7.107
u_sdram/sdrc_top_inst/U0/n592_s19
7.939
8.741
u_sdram/sdrc_top_inst/U0/n596_s24
9.164
9.789
u_sdram/sdrc_top_inst/U0/n598_s19
10.211
11.310
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_s0
11.310
=====
SETUP
74.621
11.310
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_WAIT_s0
2.332
2.790
u_sdram/sdrc_top_inst/U0/n586_s21
3.610
4.709
u_sdram/sdrc_top_inst/U0/n592_s23
6.008
7.107
u_sdram/sdrc_top_inst/U0/n592_s19
7.939
8.741
u_sdram/sdrc_top_inst/U0/n596_s24
9.164
9.789
u_sdram/sdrc_top_inst/U0/n596_s19
10.211
11.310
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_DATAIN2ACTIVE_s0
11.310
=====
SETUP
74.763
11.169
85.932
clk12M_ibuf
0.000
2.088
wr_n_s1
2.332
2.790
u_sdram/sdrc_top_inst/U1/n852_s1
4.117
5.216
u_sdram/sdrc_top_inst/U1/n848_s10
6.052
7.151
u_sdram/sdrc_top_inst/U1/n848_s4
7.488
8.520
u_sdram/sdrc_top_inst/U1/n848_s2
8.525
9.557
u_sdram/sdrc_top_inst/U1/n846_s18
10.543
11.169
u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0
11.169
=====
SETUP
74.787
11.144
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0
2.332
2.790
u_sdram/sdrc_top_inst/U1/n244_s18
4.413
5.371
u_sdram/sdrc_top_inst/U1/n244_s19
5.371
5.428
u_sdram/sdrc_top_inst/U1/n244_s20
5.428
5.485
u_sdram/sdrc_top_inst/U1/n244_s21
5.485
5.542
u_sdram/sdrc_top_inst/U1/n244_s22
5.542
5.599
u_sdram/sdrc_top_inst/U1/n597_s19
6.972
7.598
u_sdram/sdrc_top_inst/U1/n579_s16
9.414
10.513
u_sdram/sdrc_top_inst/U1/n579_s17
10.518
11.144
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_7_s4
11.144
=====
SETUP
74.811
11.121
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0
2.332
2.790
u_sdram/sdrc_top_inst/U0/n847_s9
4.112
5.211
u_sdram/sdrc_top_inst/U0/n847_s5
5.217
6.249
u_sdram/sdrc_top_inst/U0/n906_s5
7.585
8.684
u_sdram/sdrc_top_inst/U0/O_sdram_addr_1_s1
11.121
=====
SETUP
74.832
11.100
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0
2.332
2.790
u_sdram/sdrc_top_inst/U1/n244_s18
4.413
5.371
u_sdram/sdrc_top_inst/U1/n244_s19
5.371
5.428
u_sdram/sdrc_top_inst/U1/n244_s20
5.428
5.485
u_sdram/sdrc_top_inst/U1/n244_s21
5.485
5.542
u_sdram/sdrc_top_inst/U1/n244_s22
5.542
5.599
u_sdram/sdrc_top_inst/U1/n591_s19
6.981
7.803
u_sdram/sdrc_top_inst/U1/n98_s11
8.798
9.859
u_sdram/sdrc_top_inst/U1/n98_s9
10.278
11.100
u_sdram/sdrc_top_inst/U1/Count_buffer_rd_1_s2
11.100
=====
SETUP
74.900
11.032
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0
2.332
2.790
u_sdram/sdrc_top_inst/U0/n847_s9
4.112
5.211
u_sdram/sdrc_top_inst/U0/n847_s5
5.217
6.249
u_sdram/sdrc_top_inst/U0/n908_s5
7.562
8.594
u_sdram/sdrc_top_inst/U0/O_sdram_addr_0_s1
11.032
=====
SETUP
74.927
11.005
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0
2.332
2.790
u_sdram/sdrc_top_inst/U1/n244_s18
4.413
5.371
u_sdram/sdrc_top_inst/U1/n244_s19
5.371
5.428
u_sdram/sdrc_top_inst/U1/n244_s20
5.428
5.485
u_sdram/sdrc_top_inst/U1/n244_s21
5.485
5.542
u_sdram/sdrc_top_inst/U1/n244_s22
5.542
5.599
u_sdram/sdrc_top_inst/U1/n597_s19
6.972
7.598
u_sdram/sdrc_top_inst/U1/n591_s18
9.079
10.178
u_sdram/sdrc_top_inst/U1/n591_s15
10.183
11.005
u_sdram/sdrc_top_inst/U1/Count_data_len_0_wr_3_s4
11.005
=====
SETUP
74.941
10.991
85.932
clk12M_ibuf
0.000
2.088
u_sdram/sdrc_top_inst/U1/O_ctrl_double_wrd_flag_s0
2.332
2.790
u_sdram/sdrc_top_inst/U0/n592_s22
4.739
5.771
u_sdram/sdrc_top_inst/U0/n579_s24
6.592
7.218
u_sdram/sdrc_top_inst/U0/n579_s20
8.039
8.665
u_sdram/sdrc_top_inst/U0/n579_s19
9.959
10.991
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_PRECHARGE_DELAY_s0
10.991
=====
HOLD
0.565
2.141
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U1/O_user_data_7_s0
1.577
1.910
leds_7_s2
2.141
=====
HOLD
0.599
2.188
1.589
clk12M_ibuf
0.000
1.392
state_4_s0
1.577
1.910
counter2_1_s0
2.188
=====
HOLD
0.599
2.188
1.589
clk12M_ibuf
0.000
1.392
state_4_s0
1.577
1.910
counter2_2_s0
2.188
=====
HOLD
0.599
2.188
1.589
clk12M_ibuf
0.000
1.392
state_4_s0
1.577
1.910
counter2_3_s0
2.188
=====
HOLD
0.599
2.188
1.589
clk12M_ibuf
0.000
1.392
state_4_s0
1.577
1.910
counter2_4_s0
2.188
=====
HOLD
0.599
2.188
1.589
clk12M_ibuf
0.000
1.392
state_4_s0
1.577
1.910
counter2_5_s0
2.188
=====
HOLD
0.708
2.284
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U2/Count_autorefresh_8_s3
1.577
1.910
u_sdram/sdrc_top_inst/U2/n46_s7
1.912
2.284
u_sdram/sdrc_top_inst/U2/Count_autorefresh_8_s3
2.284
=====
HOLD
0.708
2.284
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1
1.577
1.910
u_sdram/sdrc_top_inst/U1/n131_s3
1.912
2.284
u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_5_s2
1.577
1.910
u_sdram/sdrc_top_inst/U0/n632_s8
1.912
2.284
u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_5_s2
2.284
=====
HOLD
0.708
2.284
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U0/O_sdram_dqm_0_s3
1.577
1.910
u_sdram/sdrc_top_inst/U0/n779_s3
1.912
2.284
u_sdram/sdrc_top_inst/U0/O_sdram_dqm_0_s3
2.284
=====
HOLD
0.708
2.284
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1
1.577
1.910
u_sdram/sdrc_top_inst/U0/n612_s6
1.912
2.284
u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1
2.284
=====
HOLD
0.708
2.284
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0
1.577
1.910
u_sdram/sdrc_top_inst/U0/n109_s10
1.912
2.284
u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_LOAD_MODEREG_DELAY_s0
2.284
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U2/Count_autorefresh_3_s3
1.577
1.910
u_sdram/sdrc_top_inst/U2/n51_s6
1.913
2.285
u_sdram/sdrc_top_inst/U2/Count_autorefresh_3_s3
2.285
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U2/Count_autorefresh_4_s3
1.577
1.910
u_sdram/sdrc_top_inst/U2/n50_s6
1.913
2.285
u_sdram/sdrc_top_inst/U2/Count_autorefresh_4_s3
2.285
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U2/Count_autorefresh_9_s3
1.577
1.910
u_sdram/sdrc_top_inst/U2/n45_s6
1.913
2.285
u_sdram/sdrc_top_inst/U2/Count_autorefresh_9_s3
2.285
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U2/Count_autorefresh_10_s3
1.577
1.910
u_sdram/sdrc_top_inst/U2/n44_s6
1.913
2.285
u_sdram/sdrc_top_inst/U2/Count_autorefresh_10_s3
2.285
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U1/Count_buffer_wr_3_s0
1.577
1.910
u_sdram/sdrc_top_inst/U1/n11_s0
1.913
2.285
u_sdram/sdrc_top_inst/U1/Count_buffer_wr_3_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_6_s2
1.577
1.910
u_sdram/sdrc_top_inst/U0/n614_s7
1.913
2.285
u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_6_s2
2.285
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0
1.577
1.910
u_sdram/sdrc_top_inst/U0/n608_s18
1.913
2.285
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_EXIT_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0
1.577
1.910
u_sdram/sdrc_top_inst/U0/n604_s23
1.913
2.285
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_SELFREFRESH_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0
1.577
1.910
u_sdram/sdrc_top_inst/U0/n602_s22
1.913
2.285
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_POWER_DOWN_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0
1.577
1.910
u_sdram/sdrc_top_inst/U0/n600_s18
1.913
2.285
u_sdram/sdrc_top_inst/U0/Cmd_fsm_state.SDRC_STATE_INIT_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
u_sdram/sdrc_top_inst/U0/Count_init_delay_1_s0
1.577
1.910
u_sdram/sdrc_top_inst/U0/n9_s0
1.913
2.285
u_sdram/sdrc_top_inst/U0/Count_init_delay_1_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
state_0_s0
1.577
1.910
n267_s14
1.913
2.285
state_0_s0
2.285
=====
HOLD
0.709
2.285
1.577
clk12M_ibuf
0.000
1.392
counter2_0_s0
1.577
1.910
n215_s2
1.913
2.285
counter2_0_s0
2.285
