{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 11 19:05:25 2023 " "Info: Processing started: Mon Sep 11 19:05:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off composant -c composant " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off composant -c composant" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../compteur_bcd/Compteur1bcd_simple/compteur1bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../compteur_bcd/Compteur1bcd_simple/compteur1bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur1bcd-arch " "Info: Found design unit 1: compteur1bcd-arch" {  } { { "../compteur_bcd/Compteur1bcd_simple/compteur1bcd.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/compteur_bcd/Compteur1bcd_simple/compteur1bcd.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compteur1bcd " "Info: Found entity 1: compteur1bcd" {  } { { "../compteur_bcd/Compteur1bcd_simple/compteur1bcd.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/compteur_bcd/Compteur1bcd_simple/compteur1bcd.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Div_Freq/divfreq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Div_Freq/divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivFreq-arch " "Info: Found design unit 1: DivFreq-arch" {  } { { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DivFreq " "Info: Found entity 1: DivFreq" {  } { { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../compteur_bcd/compteur3bcd_cpt_dcpt_load/compteur3bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../compteur_bcd/compteur3bcd_cpt_dcpt_load/compteur3bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur3bcd-arch " "Info: Found design unit 1: compteur3bcd-arch" {  } { { "../compteur_bcd/compteur3bcd_cpt_dcpt_load/compteur3bcd.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/compteur_bcd/compteur3bcd_cpt_dcpt_load/compteur3bcd.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 compteur3bcd " "Info: Found entity 1: compteur3bcd" {  } { { "../compteur_bcd/compteur3bcd_cpt_dcpt_load/compteur3bcd.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/compteur_bcd/compteur3bcd_cpt_dcpt_load/compteur3bcd.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "composant.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file composant.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 composant " "Info: Found entity 1: composant" {  } { { "composant.bdf" "" { Schematic "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/composant/composant.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../deco7seg/deco7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../deco7seg/deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7seg-arch " "Info: Found design unit 1: deco7seg-arch" {  } { { "../deco7seg/deco7seg.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/deco7seg/deco7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 deco7seg " "Info: Found entity 1: deco7seg" {  } { { "../deco7seg/deco7seg.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/deco7seg/deco7seg.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "be_tp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file be_tp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 be_tp-arch " "Info: Found design unit 1: be_tp-arch" {  } { { "be_tp.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/composant/be_tp.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 be_tp " "Info: Found entity 1: be_tp" {  } { { "be_tp.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/composant/be_tp.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "be_tp " "Info: Elaborating entity \"be_tp\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivFreq DivFreq:DivFreq0 " "Info: Elaborating entity \"DivFreq\" for hierarchy \"DivFreq:DivFreq0\"" {  } { { "be_tp.vhd" "DivFreq0" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/composant/be_tp.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur3bcd compteur3bcd:compteur3bcd0 " "Info: Elaborating entity \"compteur3bcd\" for hierarchy \"compteur3bcd:compteur3bcd0\"" {  } { { "be_tp.vhd" "compteur3bcd0" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/composant/be_tp.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7seg deco7seg:deco7seg0 " "Info: Elaborating entity \"deco7seg\" for hierarchy \"deco7seg:deco7seg0\"" {  } { { "be_tp.vhd" "deco7seg0" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/composant/be_tp.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "DivFreq:DivFreq0\|compteur\[31\] Low " "Critical Warning: Register DivFreq:DivFreq0\|compteur\[31\] will power up to Low" {  } { { "../Div_Freq/divfreq.vhd" "" { Text "C:/Users/Lucky/Desktop/BE_VHDL_2023_G12/TPbase/Mini Projet/Div_Freq/divfreq.vhd" 27 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Info: Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Info: Implemented 107 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 11 19:05:28 2023 " "Info: Processing ended: Mon Sep 11 19:05:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
