// Seed: 4116823949
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire [-1 'h0 : 1] id_13;
  wire id_14;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri0 id_2,
    output tri1 id_3,
    output supply1 id_4
);
  tri1 id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  wire id_20;
  assign id_11 = -1;
  wire id_21, id_22, id_23, id_24, id_25;
  logic [1 : 1] id_26 = id_21;
  module_0 modCall_1 (
      id_22,
      id_10,
      id_8,
      id_9,
      id_8,
      id_18,
      id_20,
      id_8,
      id_25,
      id_22,
      id_18,
      id_18
  );
endmodule
