
*** Running vivado
    with args -log looper1_1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source looper1_1.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source looper1_1.tcl -notrace
Command: link_design -top looper1_1 -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/src/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/src/ip/mig_7series_0/mig_7series_0.dcp' for cell 'Ram/Inst_DDR'
INFO: [Netlist 29-17] Analyzing 284 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/src/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_1/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/src/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_1/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/src/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/src/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/src/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1322.559 ; gain = 582.410
Finished Parsing XDC File [c:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/src/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_1/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/src/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'Ram/Inst_DDR'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/src/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'Ram/Inst_DDR'
Parsing XDC File [C:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/src/constraints/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/src/constraints/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1331.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 123 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 104 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1331.238 ; gain = 997.449
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.985 . Memory (MB): peak = 1331.238 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: fad69ac1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.721 . Memory (MB): peak = 1355.141 ; gain = 23.902

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f26c28fb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.680 . Memory (MB): peak = 1490.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 21 cells and removed 36 cells
INFO: [Opt 31-1021] In phase Retarget, 19 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 17 load pin(s).
Phase 2 Constant propagation | Checksum: 12a377dfc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.937 . Memory (MB): peak = 1490.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 57 cells and removed 301 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10ee624f6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1490.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 176 cells

Phase 4 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: aeea3cf9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1490.242 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: aeea3cf9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1490.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f5b679ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1490.242 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              21  |              36  |                                             19  |
|  Constant propagation         |              57  |             301  |                                              0  |
|  Sweep                        |               0  |             176  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1490.242 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 936f231b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1490.242 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 936f231b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1490.242 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 936f231b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1490.242 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1490.242 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 936f231b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1490.242 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1490.242 ; gain = 159.004
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1490.242 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1490.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/DDR_.runs/impl_1/looper1_1_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file looper1_1_drc_opted.rpt -pb looper1_1_drc_opted.pb -rpx looper1_1_drc_opted.rpx
Command: report_drc -file looper1_1_drc_opted.rpt -pb looper1_1_drc_opted.pb -rpx looper1_1_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/DDR_.runs/impl_1/looper1_1_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1490.242 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8d80f028

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1490.242 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1490.242 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 106d4c80c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1490.242 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1103e2d40

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1103e2d40

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1492.340 ; gain = 2.098
Phase 1 Placer Initialization | Checksum: 1103e2d40

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15bc22af4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1492.340 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1518084bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1492.340 ; gain = 2.098
Phase 2.2 Global Placement Core | Checksum: 19b34cc98

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1492.340 ; gain = 2.098
Phase 2 Global Placement | Checksum: 19b34cc98

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15d84233c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f68aa877

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 169690f00

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 127a91f2d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c797247b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20be306cb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 22ac6c9bf

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ad9724e5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 24288fdb2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1492.340 ; gain = 2.098
Phase 3 Detail Placement | Checksum: 24288fdb2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1492.340 ; gain = 2.098

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 244fd52e6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 244fd52e6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1521.156 ; gain = 30.914
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.495. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20aba7abd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1521.156 ; gain = 30.914
Phase 4.1 Post Commit Optimization | Checksum: 20aba7abd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1521.156 ; gain = 30.914

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20aba7abd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1521.156 ; gain = 30.914

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20aba7abd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1521.156 ; gain = 30.914

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1521.156 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1abf5e7ab

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1521.156 ; gain = 30.914
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1abf5e7ab

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1521.156 ; gain = 30.914
Ending Placer Task | Checksum: db36ca3b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1521.156 ; gain = 30.914
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1521.156 ; gain = 30.914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1521.156 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.602 . Memory (MB): peak = 1522.047 ; gain = 0.891
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/DDR_.runs/impl_1/looper1_1_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file looper1_1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1522.047 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file looper1_1_utilization_placed.rpt -pb looper1_1_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file looper1_1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1522.047 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 55cd2255 ConstDB: 0 ShapeSum: 8569a7e6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 116cbc6c8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1642.797 ; gain = 108.699
Post Restoration Checksum: NetGraph: ef1e5ef6 NumContArr: 27ad67d2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 116cbc6c8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1675.098 ; gain = 141.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 116cbc6c8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1682.160 ; gain = 148.062

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 116cbc6c8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1682.160 ; gain = 148.062
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 16da71df8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1704.738 ; gain = 170.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.536 | TNS=-4.661 | WHS=-1.375 | THS=-367.741|

Phase 2 Router Initialization | Checksum: 14cdd58b6

Time (s): cpu = 00:00:43 ; elapsed = 00:00:37 . Memory (MB): peak = 1707.133 ; gain = 173.035

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6466
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6466
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: dac6548a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 1718.629 ; gain = 184.531
INFO: [Route 35-580] Design has 33 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       clk_out1_clk_wiz_0 |                clk_pll_i |                                                                                 Ram/ram_dq_i_int_reg[0]/D|
|       clk_out1_clk_wiz_0 |                clk_pll_i |                                                                                Ram/ram_dq_i_int_reg[24]/D|
|       clk_out1_clk_wiz_0 |                clk_pll_i |                                                                                 Ram/ram_dq_i_int_reg[1]/D|
|       clk_out1_clk_wiz_0 |                clk_pll_i |                                                                                Ram/ram_dq_i_int_reg[31]/D|
|       clk_out1_clk_wiz_0 |                clk_pll_i |                                                                                Ram/ram_dq_i_int_reg[24]/S|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 523
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.588 | TNS=-4.699 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b4f19bbe

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 1718.629 ; gain = 184.531
Phase 4 Rip-up And Reroute | Checksum: 1b4f19bbe

Time (s): cpu = 00:00:53 ; elapsed = 00:00:42 . Memory (MB): peak = 1718.629 ; gain = 184.531

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ba5abfa9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 1718.629 ; gain = 184.531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.588 | TNS=-4.699 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18bccc91f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1718.629 ; gain = 184.531

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18bccc91f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1718.629 ; gain = 184.531
Phase 5 Delay and Skew Optimization | Checksum: 18bccc91f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 1718.629 ; gain = 184.531

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 164976528

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1718.629 ; gain = 184.531
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.588 | TNS=-4.699 | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1886f3dc1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1718.629 ; gain = 184.531
Phase 6 Post Hold Fix | Checksum: 1886f3dc1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1718.629 ; gain = 184.531

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.919702 %
  Global Horizontal Routing Utilization  = 1.13157 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1625ad117

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1718.629 ; gain = 184.531

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1625ad117

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 1718.629 ; gain = 184.531

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1093a8b97

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1718.629 ; gain = 184.531

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.588 | TNS=-4.699 | WHS=0.019  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1093a8b97

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1718.629 ; gain = 184.531
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 1718.629 ; gain = 184.531

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 1718.629 ; gain = 196.582
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1718.629 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.756 . Memory (MB): peak = 1721.461 ; gain = 2.832
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/DDR_.runs/impl_1/looper1_1_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file looper1_1_drc_routed.rpt -pb looper1_1_drc_routed.pb -rpx looper1_1_drc_routed.rpx
Command: report_drc -file looper1_1_drc_routed.rpt -pb looper1_1_drc_routed.pb -rpx looper1_1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/DDR_.runs/impl_1/looper1_1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file looper1_1_methodology_drc_routed.rpt -pb looper1_1_methodology_drc_routed.pb -rpx looper1_1_methodology_drc_routed.rpx
Command: report_methodology -file looper1_1_methodology_drc_routed.rpt -pb looper1_1_methodology_drc_routed.pb -rpx looper1_1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/DDR_.runs/impl_1/looper1_1_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1814.648 ; gain = 79.156
INFO: [runtcl-4] Executing : report_power -file looper1_1_power_routed.rpt -pb looper1_1_power_summary_routed.pb -rpx looper1_1_power_routed.rpx
Command: report_power -file looper1_1_power_routed.rpt -pb looper1_1_power_summary_routed.pb -rpx looper1_1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
91 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file looper1_1_route_status.rpt -pb looper1_1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file looper1_1_timing_summary_routed.rpt -pb looper1_1_timing_summary_routed.pb -rpx looper1_1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file looper1_1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file looper1_1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file looper1_1_bus_skew_routed.rpt -pb looper1_1_bus_skew_routed.pb -rpx looper1_1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force looper1_1.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/pll_clk3_out on the Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./looper1_1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/Administrator/Desktop/Nexys4-DDR-DDR-SAMPLE-master/DDR_/DDR_.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue May 11 15:30:12 2021. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2212.656 ; gain = 398.008
INFO: [Common 17-206] Exiting Vivado at Tue May 11 15:30:12 2021...
