Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --debug off -L work -L unifast_ver -L unisims_ver -L unimacro_ver -L secureip --snapshot maintb_behav --prj /root/PandA-bambu-2023.1/examples/crc/tutorial/HLS_output//xsim_beh/main.prj work.main_tb_top -O3 -nolog -stat -R 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/PandA-bambu-2023.1/examples/crc/tutorial/top.v" into library work
INFO: [VRFC 10-311] analyzing module constant_value
INFO: [VRFC 10-311] analyzing module register_SE
INFO: [VRFC 10-311] analyzing module ARRAY_1D_STD_DISTRAM_NN_SDS
INFO: [VRFC 10-311] analyzing module ARRAY_1D_STD_BRAM_NN_SDS_BASE
INFO: [VRFC 10-311] analyzing module ARRAY_1D_STD_BRAM_NN_SDS
INFO: [VRFC 10-311] analyzing module UIdata_converter_FU
INFO: [VRFC 10-311] analyzing module IUdata_converter_FU
INFO: [VRFC 10-311] analyzing module UIconvert_expr_FU
INFO: [VRFC 10-311] analyzing module ui_ne_expr_FU
INFO: [VRFC 10-311] analyzing module register_STD
INFO: [VRFC 10-311] analyzing module DPROXY_CTRLN
INFO: [VRFC 10-311] analyzing module PROXY_CTRLN
INFO: [VRFC 10-311] analyzing module addr_expr_FU
INFO: [VRFC 10-311] analyzing module UUdata_converter_FU
INFO: [VRFC 10-311] analyzing module extract_bit_expr_FU
INFO: [VRFC 10-311] analyzing module lut_expr_FU
INFO: [VRFC 10-311] analyzing module read_cond_FU
INFO: [VRFC 10-311] analyzing module IIconvert_expr_FU
INFO: [VRFC 10-311] analyzing module ui_extract_bit_expr_FU
INFO: [VRFC 10-311] analyzing module UUconvert_expr_FU
INFO: [VRFC 10-311] analyzing module bit_ior_expr_FU
INFO: [VRFC 10-311] analyzing module bit_xor_expr_FU
INFO: [VRFC 10-311] analyzing module lshift_expr_FU
INFO: [VRFC 10-311] analyzing module ne_expr_FU
INFO: [VRFC 10-311] analyzing module plus_expr_FU
INFO: [VRFC 10-311] analyzing module ui_bit_and_expr_FU
INFO: [VRFC 10-311] analyzing module ui_bit_xor_expr_FU
INFO: [VRFC 10-311] analyzing module ui_cond_expr_FU
INFO: [VRFC 10-311] analyzing module ui_eq_expr_FU
INFO: [VRFC 10-311] analyzing module ui_le_expr_FU
INFO: [VRFC 10-311] analyzing module ui_lshift_expr_FU
INFO: [VRFC 10-311] analyzing module ui_plus_expr_FU
INFO: [VRFC 10-311] analyzing module ui_pointer_plus_expr_FU
INFO: [VRFC 10-311] analyzing module ui_rshift_expr_FU
INFO: [VRFC 10-311] analyzing module IIdata_converter_FU
INFO: [VRFC 10-311] analyzing module MUX_GATE
INFO: [VRFC 10-311] analyzing module datapath_icrc_constprop_0
INFO: [VRFC 10-311] analyzing module controller_icrc_constprop_0
INFO: [VRFC 10-311] analyzing module flipflop_AR
INFO: [VRFC 10-311] analyzing module icrc_constprop_0
INFO: [VRFC 10-311] analyzing module datapath_main
INFO: [VRFC 10-311] analyzing module controller_main
INFO: [VRFC 10-311] analyzing module _main
INFO: [VRFC 10-311] analyzing module view_convert_expr_FU
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/root/PandA-bambu-2023.1/examples/crc/tutorial/HLS_output/simulation/testbench_main.v" into library work
INFO: [VRFC 10-311] analyzing module main_tb
INFO: [VRFC 10-311] analyzing module main_tb_top
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wenable' is not connected on this instance [/root/PandA-bambu-2023.1/examples/crc/tutorial/top.v:3432]
WARNING: [VRFC 10-5021] port 'wenable' is not connected on this instance [/root/PandA-bambu-2023.1/examples/crc/tutorial/top.v:3437]
WARNING: [VRFC 10-5021] port 'wenable' is not connected on this instance [/root/PandA-bambu-2023.1/examples/crc/tutorial/top.v:3442]
Completed static elaboration
Static Elaboration Memory Usage: 288480 KB (Peak: 288480 KB)
Static Elaboration CPU Usage: 2020 ms
PassThroughElimination: 0 wrapper modules of gates removed
PassThroughElimination: 0 wrapper modules of modules removed
DFA: Optimized away 17 unused Verilog variables and 17 redundant statements and scopes.
DFA: Optimized away 1 unused Verilog variables and 6 redundant statements and scopes.
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.controller_main
Compiling module work.MUX_GATE(BITSIZE_in1=16,BITSIZE_...
Compiling module work.MUX_GATE(BITSIZE_in1=32,BITSIZE_...
Compiling module work.ARRAY_1D_STD_DISTRAM_NN_SDS(BITS...
Compiling module work.ARRAY_1D_STD_BRAM_NN_SDS_BASE(BI...
Compiling module work.ARRAY_1D_STD_BRAM_NN_SDS(BITSIZE...
Compiling module work.ARRAY_1D_STD_BRAM_NN_SDS_BASE(BI...
Compiling module work.ARRAY_1D_STD_BRAM_NN_SDS(BITSIZE...
Compiling module work.ARRAY_1D_STD_BRAM_NN_SDS_BASE(BI...
Compiling module work.ARRAY_1D_STD_BRAM_NN_SDS(BITSIZE...
Compiling module work.constant_value
Compiling module work.constant_value(value=1'b1)
Compiling module work.constant_value(BITSIZE_out1=9,va...
Compiling module work.constant_value(BITSIZE_out1=6,va...
Compiling module work.constant_value(BITSIZE_out1=6,va...
Compiling module work.IIdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_out1...
Compiling module work.IIdata_converter_FU(BITSIZE_out1...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.UIdata_converter_FU(BITSIZE_in1=...
Compiling module work.ui_ne_expr_FU(BITSIZE_in1=16,BIT...
Compiling module work.UIconvert_expr_FU(BITSIZE_out1=2...
Compiling module work.IUdata_converter_FU(BITSIZE_in1=...
Compiling module work.controller_icrc_constprop_0
Compiling module work.DPROXY_CTRLN(BITSIZE_in1=16,BITS...
Compiling module work.IIdata_converter_FU(BITSIZE_in1=...
Compiling module work.MUX_GATE(BITSIZE_in1=11,BITSIZE_...
Compiling module work.PROXY_CTRLN(BITSIZE_in1=16,BITSI...
Compiling module work.PROXY_CTRLN(BITSIZE_in1=8,BITSIZ...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.ARRAY_1D_STD_DISTRAM_NN_SDS(BITS...
Compiling module work.constant_value(BITSIZE_out1=16,v...
Compiling module work.constant_value(BITSIZE_out1=4,va...
Compiling module work.constant_value(BITSIZE_out1=10,v...
Compiling module work.constant_value(BITSIZE_out1=11,v...
Compiling module work.constant_value(BITSIZE_out1=2,va...
Compiling module work.constant_value(BITSIZE_out1=4,va...
Compiling module work.constant_value(BITSIZE_out1=5,va...
Compiling module work.constant_value(BITSIZE_out1=6,va...
Compiling module work.constant_value(BITSIZE_out1=14,v...
Compiling module work.constant_value(BITSIZE_out1=4,va...
Compiling module work.constant_value(BITSIZE_out1=9,va...
Compiling module work.IIdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_out1...
Compiling module work.IIdata_converter_FU(BITSIZE_out1...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_out1...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.read_cond_FU
Compiling module work.ui_plus_expr_FU(BITSIZE_in1=32,B...
Compiling module work.ui_cond_expr_FU(BITSIZE_in2=16,B...
Compiling module work.ui_lshift_expr_FU(BITSIZE_in1=16...
Compiling module work.UUdata_converter_FU(BITSIZE_in1=...
Compiling module work.IUdata_converter_FU(BITSIZE_in1=...
Compiling module work.bit_xor_expr_FU(BITSIZE_in1=16,B...
Compiling module work.IIconvert_expr_FU(BITSIZE_in1=16...
Compiling module work.lshift_expr_FU(BITSIZE_in1=16,BI...
Compiling module work.UIdata_converter_FU(BITSIZE_in1=...
Compiling module work.ui_lshift_expr_FU(BITSIZE_in1=16...
Compiling module work.IUdata_converter_FU(BITSIZE_in1=...
Compiling module work.bit_ior_expr_FU(BITSIZE_in1=8,BI...
Compiling module work.IIconvert_expr_FU(BITSIZE_in1=8,...
Compiling module work.lshift_expr_FU(BITSIZE_in1=5,BIT...
Compiling module work.UIdata_converter_FU(BITSIZE_in1=...
Compiling module work.ui_bit_and_expr_FU(BITSIZE_in1=1...
Compiling module work.UIdata_converter_FU(BITSIZE_in1=...
Compiling module work.ui_rshift_expr_FU(BITSIZE_in1=16...
Compiling module work.plus_expr_FU(BITSIZE_in1=32,BITS...
Compiling module work.ui_pointer_plus_expr_FU(BITSIZE_...
Compiling module work.ui_rshift_expr_FU(BITSIZE_in1=16...
Compiling module work.UUconvert_expr_FU(BITSIZE_in1=8,...
Compiling module work.ui_bit_xor_expr_FU(BITSIZE_in1=8...
Compiling module work.UIdata_converter_FU(BITSIZE_in1=...
Compiling module work.UUconvert_expr_FU(BITSIZE_in1=16...
Compiling module work.lshift_expr_FU(BITSIZE_in1=9,BIT...
Compiling module work.bit_xor_expr_FU(BITSIZE_in1=16,B...
Compiling module work.ui_plus_expr_FU(BITSIZE_in1=16,B...
Compiling module work.addr_expr_FU(BITSIZE_in1=32,BITS...
Compiling module work.lut_expr_FU_default
Compiling module work.IUdata_converter_FU(BITSIZE_in1=...
Compiling module work.ui_pointer_plus_expr_FU(BITSIZE_...
Compiling module work.IUdata_converter_FU(BITSIZE_in1=...
Compiling module work.ui_lshift_expr_FU(BITSIZE_in1=32...
Compiling module work.ui_pointer_plus_expr_FU(BITSIZE_...
Compiling module work.ui_pointer_plus_expr_FU(BITSIZE_...
Compiling module work.IUdata_converter_FU(BITSIZE_in1=...
Compiling module work.ui_lshift_expr_FU(BITSIZE_in1=8,...
Compiling module work.ui_pointer_plus_expr_FU(BITSIZE_...
Compiling module work.ui_eq_expr_FU
Compiling module work.ne_expr_FU(BITSIZE_in1=32,BITSIZ...
Compiling module work.ui_ne_expr_FU(BITSIZE_in1=32,BIT...
Compiling module work.ui_le_expr_FU(BITSIZE_in1=16,BIT...
Compiling module work.ui_cond_expr_FU(BITSIZE_in3=16,B...
Compiling module work.extract_bit_expr_FU
Compiling module work.ui_extract_bit_expr_FU(BITSIZE_i...
Compiling module work.register_SE(BITSIZE_in1=16,BITSI...
Compiling module work.register_STD(BITSIZE_in1=10,BITS...
Compiling module work.register_SE(BITSIZE_in1=32,BITSI...
Compiling module work.register_SE(BITSIZE_in1=4,BITSIZ...
Compiling module work.register_SE(BITSIZE_in1=10,BITSI...
Compiling module work.register_SE
Compiling module work.register_STD(BITSIZE_in1=8,BITSI...
Compiling module work.register_STD(BITSIZE_in1=16,BITS...
Compiling module work.datapath_icrc_constprop_0
Compiling module work.flipflop_AR
Compiling module work.register_STD(BITSIZE_in1=32,BITS...
Compiling module work.icrc_constprop_0
Compiling module work.datapath_main
Compiling module work._main
Compiling module work.view_convert_expr_FU(BITSIZE_in1...
Compiling module work.main
Compiling module work.main_tb
Compiling module work.main_tb_top
Design Stats: 708 nets (544 decl, 25 agg, 139 reg), 526 processes, 194 instances (123 unique).
Intermediate Code Stats: 370 routines, 3983 locals, 3998 basic blocks, 13442 statements.
Simulation Image Stats: 155 KB code, 28 KB data.
Nets with shared simple transaction function: 496.
Nets using transaction function:544
Nets with multiple drivers: 4
Nets of width 1(scalar nets): 169, Nets of width<=256: 540
XELAB Memory Usage: 303856 KB (Peak: 322624 KB)
XELAB CPU Usage: 4530 ms
GCC CPU Usage: 200 ms.
Built simulation snapshot maintb_behav
Launching simulation...
xsim maintb_behav -runall


****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/maintb_behav/xsim_script.tcl
# xsim {maintb_behav} -autoloadwcfg -runall
Time resolution is 1 ps
run -all
Reading of vector values from input file completed. Simulation started.
 return_port =          0   expected =          0 

Simulation ended after                 2815 cycles.

Simulation completed with success

$finish called at time : 28280 ns : File "/root/PandA-bambu-2023.1/examples/crc/tutorial/HLS_output/simulation/testbench_main.v" Line 378
exit
INFO: [Common 17-206] Exiting xsim at Wed Apr 17 17:30:07 2024...
