

================================================================
== Vitis HLS Report for 'set3DFloatArray_4'
================================================================
* Date:           Sun Dec 24 00:40:12 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.185 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26916|    26916|  0.269 ms|  0.269 ms|  26916|  26916|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                         Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- set3DFloatArray1_set3DFloatArray1_2_set3DFloatArray1_3  |    26914|    26914|         4|          1|          1|  26912|       yes|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    189|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     97|    -|
|Register         |        -|    -|     195|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     195|    350|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_5ns_11ns_6ns_15_4_1_U17  |mac_muladd_5ns_11ns_6ns_15_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln10_2_fu_163_p2            |         +|   0|  0|  18|          11|           1|
    |add_ln10_fu_209_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln12_fu_240_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_270_p2              |         +|   0|  0|  22|          15|          15|
    |add_ln8_2_fu_145_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln8_fu_127_p2               |         +|   0|  0|  22|          15|           1|
    |icmp_ln12_mid216_fu_203_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_139_p2             |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln12_fu_197_p2             |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln8_fu_133_p2              |      icmp|   0|  0|  12|          15|          14|
    |or_ln10_fu_215_p2               |        or|   0|  0|   2|           1|           1|
    |ii_mid27_fu_185_p3              |    select|   0|  0|   5|           1|           1|
    |mul7_mid2_v_v_fu_151_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln10_4_fu_259_p3         |    select|   0|  0|   9|           1|          10|
    |select_ln10_5_fu_228_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln10_6_fu_169_p3         |    select|   0|  0|  10|           1|           1|
    |select_ln10_fu_220_p3           |    select|   0|  0|   6|           1|           1|
    |zext_ln12_mid214_fu_246_p3      |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_192_p2  |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 189|         100|          81|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_87_p4  |   9|          2|    5|         10|
    |i_reg_83                   |   9|          2|    5|         10|
    |ii_reg_105                 |   9|          2|    5|         10|
    |iii_reg_116                |   9|          2|    6|         12|
    |indvar_flatten17_reg_72    |   9|          2|   15|         30|
    |indvar_flatten_reg_94      |   9|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  97|         21|   50|        103|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln10_reg_331          |   5|   0|    5|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |i_reg_83                  |   5|   0|    5|          0|
    |icmp_ln10_reg_298         |   1|   0|    1|          0|
    |icmp_ln12_mid216_reg_326  |   1|   0|    1|          0|
    |icmp_ln8_reg_294          |   1|   0|    1|          0|
    |ii_reg_105                |   5|   0|    5|          0|
    |iii_reg_116               |   6|   0|    6|          0|
    |indvar_flatten17_reg_72   |  15|   0|   15|          0|
    |indvar_flatten_reg_94     |  11|   0|   11|          0|
    |mul7_mid2_v_v_reg_306     |   5|   0|    5|          0|
    |tmp_reg_321               |   5|   0|   10|          5|
    |icmp_ln10_reg_298         |  64|  32|    1|          0|
    |icmp_ln8_reg_294          |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 195|  64|   74|          5|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.4|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.4|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  set3DFloatArray.4|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.4|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.4|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  set3DFloatArray.4|  return value|
|array_r_address0  |  out|   15|   ap_memory|            array_r|         array|
|array_r_ce0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_we0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_d0        |  out|   32|   ap_memory|            array_r|         array|
+------------------+-----+-----+------------+-------------------+--------------+

