# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc /root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/dspAlu.v --assert -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --trace -O1 --top-module dspAlu +define+TOP_TYPE=VdspAlu +define+PRINTF_COND=!dspAlu.reset +define+STOP_COND=!dspAlu.reset -CFLAGS -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VdspAlu -DVL_USER_FINISH -include VdspAlu.h -Mdir /root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297 --exe /root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/dspAlu-harness.cpp"
T     26840   609209  1530005506 "/root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/VdspAlu.cpp"
T      4961   609208  1530005506 "/root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/VdspAlu.h"
T      2207   609211  1530005506 "/root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/VdspAlu.mk"
T       579   609205  1530005506 "/root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/VdspAlu__Syms.cpp"
T       963   609204  1530005506 "/root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/VdspAlu__Syms.h"
T      3122   609207  1530005506 "/root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/VdspAlu__Trace.cpp"
T     26927   609206  1530005506 "/root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/VdspAlu__Trace__Slow.cpp"
T       856   609212  1530005506 "/root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/VdspAlu__ver.d"
T         0        0  1530005506 "/root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/VdspAlu__verFiles.dat"
T      1149   609210  1530005506 "/root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/VdspAlu_classes.mk"
S     23340   609202  1530005506 "/root/ChiselProject/code/test_run_dir/riscv.dspAluTest2144494297/dspAlu.v"
S   3870008   292400  1433741523 "/usr/bin/verilator_bin"
