---

#-
# SPDX-License-Identifier: BSD-2-Clause
#
# Copyright (c) 2021 Franz Fuchs
# All rights reserved.
#
# This software was developed by SRI International and the University of
# Cambridge Computer Laboratory (Department of Computer Science and
# Technology) under DARPA contract HR0011-18-C-0016 ("ECATS"), as part of the
# DARPA SSITH research programme.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
# 1. Redistributions of source code must retain the above copyright
#    notice, this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright
#    notice, this list of conditions and the following disclaimer in the
#    documentation and/or other materials provided with the distribution.
#
# THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
# ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
# ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
# OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
# HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
# OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
# SUCH DAMAGE.

  core_events:
    vec_name: "core_evts_vec"
    struct_name: "EventsCore"
    start_off: 0x00
    end_off: 0x1e
    events:
      no_ev:    0x00
      redirect: 0x01
      trap:    0x02
      branch:   0x03
      jal:      0x04
      jalr:     0x05
      auipc:    0x06
      load:     0x07
      store:    0x08
      lr:       0x09
      sc:       0x0a
      amo:      0x0b
      serial_shift: 0x0c
      int_mul_divi_rem:  0x0d
      fp:       0x0e
      sc_success:  0x0f
      lodd_wait:  0x10
      store_wait:  0x11
      fence:    0x12
      mem_cap_load: 0x1a
      mem_cap_store: 0x1b
      mem_cap_lodd_tag_set: 0x1c
      mem_cap_store_tag_set: 0x1d


  i_l1_events:
    vec_name: "imem_evts_vec"
    struct_name: "EventsL1I"
    start_off: 0x20
    end_off: 0x2d
    events:
      ld:       0x0
      ld_miss:  0x1
      ld_miss_lat: 0x02
      tlb:      0x09
      tlb_miss: 0x0a
      tlb_miss_lat: 0x0b
      tlb_flush: 0x0c

  d_l1_events:
    vec_name: "dmem_evts_vec"
    struct_name: "EventsL1D"
    start_off: 0x30
    end_off: 0x3d
    events:
      ld:       0x0
      ld_miss:  0x1
      ld_miss_lat: 0x02
      st:       0x03
      amo:      0x06
      amo_miss: 0x07
      amo_miss_lat: 0x08
      tlb:      0x09
      tlb_miss: 0x0a
      tlb_miss_lat: 0x0b
      tlb_flush: 0x0c

  ll_events:
    vec_name: "llc_evts_vec"
    struct_name: "EventsLL"
    start_off: 0x60
    end_off: 0x6d
    events:
      ld_miss:  0x1
      ld_miss_lat: 0x02
      tlb:      0x09
      tlb_miss: 0x0a
      tlb_flush: 0x0c

  tgc_events:
    vec_name: "tgc_evts_vec"
    struct_name: "EventsTGC"
    start_off: 0x40
    end_off: 0x47
    events:
      write:      0x00
      write_miss: 0x01
      read:       0x02
      read_miss:  0x03
      evict:      0x04
      set_tag_write:  0x05
      set_tag_read:  0x06
