<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en-us" lang="en-us"><head><meta xmlns="http://www.w3.org/1999/xhtml" name="description" content="Interface Name Start Address End Address stm STM Module 0xFC000000 0xFEFFFFFF dap DAP Module 0xFF000000 0xFF1FFFFF lwfpgaslaves FPGA Slaves Accessed Via Lightweight HPS2FPGA AXI Bridge 0xFF200000 ..."><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"><meta name="copyright" content="(C) Copyright 2005"><meta name="DC.rights.owner" content="(C) Copyright 2005"><meta name="DC.Type" content="reference"><meta name="DC.Title" content="Address Map for hps"><meta name="DC.Relation" scheme="URI" content="../reg_default_component/memorymap_hps_registerdesc.html"><meta name="DC.Relation" scheme="URI" content="../reg_default_component/addressblock_hps.html"><meta name="DC.Format" content="XHTML"><meta name="DC.Identifier" content="memorymap_default_component_hps"><meta name="DC.Language" content="en-US"><link rel="stylesheet" type="text/css" href="hps-Dateien/commonltr.css"><!----><title>Address Map for hps</title><meta xmlns="http://www.w3.org/1999/xhtml" http-equiv="Content-Type" content="text/html; charset=UTF-8"><!----><link xmlns="http://www.w3.org/1999/xhtml" rel="stylesheet" type="text/css" href="hps-Dateien/commonltr.css"><!----><link xmlns="http://www.w3.org/1999/xhtml" rel="stylesheet" type="text/css" href="hps-Dateien/webhelp_topic.css"><!----><link rel="stylesheet" type="text/css" href="hps-Dateien/hps.css"><script xmlns="http://www.w3.org/1999/xhtml" type="text/javascript"><!--
          
          var prefix = "../index.html";
          
          --></script><script xmlns="http://www.w3.org/1999/xhtml" type="text/javascript" src="hps-Dateien/jquery-1.js"><!----></script><script xmlns="http://www.w3.org/1999/xhtml" type="text/javascript" src="hps-Dateien/jquery.js"><!----></script><script xmlns="http://www.w3.org/1999/xhtml" type="text/javascript" src="hps-Dateien/jquery-ui.js"><!----></script><script xmlns="http://www.w3.org/1999/xhtml" type="text/javascript" charset="utf-8" src="memorymap_hps_data/webhelp_topic.js"><!----></script></head>
<body onload="highlightSearchTerm()" id="memorymap_default_component_hps">
<table style="display: none;" class="nav"><tbody><tr><td colspan="2"><div id="permalink"><a target="_blank" href="http://www.altera.com/literature/hb/cyclone-v/hps.html?q=/literature/hb/cyclone-v/reg_default_component/memorymap_hps.html">Link to this page</a></div><div id="printlink"><a href="javascript:window.print();">Print this page</a></div></td></tr><tr><td><div style="display: none;" class="navheader"></div></td><td width="75%"></td></tr></tbody></table>
<h1 class="title topictitle1">Address Map for hps</h1>
<div class="body refbody">
<div class="tablenoborder"><table summary="" class="table" frame="border" rules="all" border="1" cellpadding="4" cellspacing="0"><thead class="thead" align="left"><tr class="row"><th class="entry" id="d1105210e16" align="center" valign="top" width="25%">Interface</th>
<th class="entry" id="d1105210e18" align="center" valign="top" width="25%">Name</th>
<th class="entry" id="d1105210e20" align="center" valign="top" width="25%">Start Address</th>
<th class="entry" id="d1105210e22" align="center" valign="top" width="25%">End Address</th>
</tr>
</thead>
<tbody class="tbody"><tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_stm_summary.html#reference_addressblock_stm_summary">stm</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">STM Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFC000000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFEFFFFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_dap_summary.html#reference_addressblock_dap_summary">dap</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">DAP Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF000000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF1FFFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_lwfpgaslaves_summary.html#reference_addressblock_lwfpgaslaves_summary">lwfpgaslaves</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">FPGA Slaves Accessed Via Lightweight HPS2FPGA AXI Bridge</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF200000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF3FFFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_lwhps2fpgaregs_summary.html#reference_addressblock_lwhps2fpgaregs_summary" title="Registers in the LWHPS2FPGA AXI Bridge Module.">lwhps2fpgaregs</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">LWHPS2FPGA AXI Bridge Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF400000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF47FFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_hps2fpgaregs_summary.html#reference_addressblock_hps2fpgaregs_summary" title="Registers in the HPS2FPGA AXI Bridge Module.">hps2fpgaregs</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">HPS2FPGA AXI Bridge Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF500000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF507FFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_fpga2hpsregs_summary.html#reference_addressblock_fpga2hpsregs_summary" title="Registers in the FPGA2HPS AXI Bridge Module.">fpga2hpsregs</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">FPGA2HPS AXI Bridge Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF600000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF67FFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_emac_summary.html#reference_addressblock_emac_summary" title="Registers in the EMAC module.">emac</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">EMAC Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF700000</samp></p>
<p class="p"><samp class="ph codeph">0xFF702000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF701FFF</samp></p>
<p class="p"><samp class="ph codeph">0xFF703FFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_sdmmc_summary.html#reference_addressblock_sdmmc_summary" title="Registers in the SD/MMC module">sdmmc</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">SDMMC Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF704000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF7043FF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_qspiregs_summary.html#reference_addressblock_qspiregs_summary" title="Registers in the QSPI Flash Controller module accessible via its APB slave">qspiregs</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">QSPI Flash Controller Module Registers</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF705000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF7050FF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_fpgamgrregs_summary.html#reference_addressblock_fpgamgrregs_summary" title="Registers in the FPGA Manager module accessible via its APB slave">fpgamgrregs</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">FPGA Manager Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF706000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF706FFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_acpidmap_summary.html#reference_addressblock_acpidmap_summary" title="Registers in the ACP ID Mapper module">acpidmap</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">ACP ID Mapper Registers</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF707000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF707FFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_gpio_summary.html#reference_addressblock_gpio_summary" title="Registers in the GPIO module">gpio</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">GPIO Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF708000</samp></p>
<p class="p"><samp class="ph codeph">0xFF709000</samp></p>
<p class="p"><samp class="ph codeph">0xFF70A000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF70807F</samp></p>
<p class="p"><samp class="ph codeph">0xFF70907F</samp></p>
<p class="p"><samp class="ph codeph">0xFF70A07F</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_l3regs_summary.html#reference_addressblock_l3regs_summary" title="Registers to control L3 interconnect settings">l3regs</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">L3 (NIC-301) GPV Registers</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF800000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF87FFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_nanddata_summary.html#reference_addressblock_nanddata_summary">nanddata</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">NAND Controller Module Data (AXI Slave)</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF900000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFF9FFFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_qspidata_summary.html#reference_addressblock_qspidata_summary">qspidata</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">QSPI Flash Module Data (AHB Slave)</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFA00000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFAFFFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_usb_summary.html#reference_addressblock_usb_summary" title="Registers in the USB OTG Controller Module. Only the Core Global, Power and Clock Gating, Data FIFO Access, and Host Port registers can be accessedin both Host and Device modes. When the USB OTG Controller is operating in one mode, either Device or Host, the application must not access registers from the other mode. If an illegal access occurs, a Mode Mismatch interrupt is generated and reflected in the Core Interrupt register (GINTSTS.ModeMis). When the core switches from one mode to another, the registers in the new mode must be reprogrammed as they would be after a power-on reset. The register address map is fixed and does not depend on the module configuration (for example, how many endpoints are implemented). Host and Device mode registers occupy different addresses.">usb</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">USB OTG Controller Module Registers</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFB00000</samp></p>
<p class="p"><samp class="ph codeph">0xFFB40000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFB3FFFF</samp></p>
<p class="p"><samp class="ph codeph">0xFFB7FFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_nandregs_summary.html#reference_addressblock_nandregs_summary" title="Registers in the NAND Flash Controller module accessible via its register AXI slave">nandregs</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">NAND Flash Controller Module Registers (AXI Slave)</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFB80000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFB807FF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_fpgamgrdata_summary.html#reference_addressblock_fpgamgrdata_summary" title="Registers in the FPGA Manager module accessible via its AXI slave">fpgamgrdata</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">FPGA Manager Module Configuration Data</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFB90000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFB90003</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_can_summary.html#reference_addressblock_can_summary" title="Registers in the CAN Controller module NOTE: These descriptions apply only to SoC devices that support the CAN module.">can</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">CAN Controller Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFC00000</samp></p>
<p class="p"><samp class="ph codeph">0xFFC01000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFC001FF</samp></p>
<p class="p"><samp class="ph codeph">0xFFC011FF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_uart_summary.html#reference_addressblock_uart_summary" title="Registers in the UART module">uart</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">UART Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFC02000</samp></p>
<p class="p"><samp class="ph codeph">0xFFC03000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFC020FF</samp></p>
<p class="p"><samp class="ph codeph">0xFFC030FF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_i2c_summary.html#reference_addressblock_i2c_summary" title="Registers in the I2C module">i2c</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">I2C Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFC04000</samp></p>
<p class="p"><samp class="ph codeph">0xFFC05000</samp></p>
<p class="p"><samp class="ph codeph">0xFFC06000</samp></p>
<p class="p"><samp class="ph codeph">0xFFC07000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFC040FF</samp></p>
<p class="p"><samp class="ph codeph">0xFFC050FF</samp></p>
<p class="p"><samp class="ph codeph">0xFFC060FF</samp></p>
<p class="p"><samp class="ph codeph">0xFFC070FF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_timer_summary.html#reference_addressblock_timer_summary" title="Registers in the timer module. The timer IP core supports multiple timers but it is configured for just one timer. The term Timer1 refers to this one timer in the IP core and not the module instance.">timer</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">Timer Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFC08000</samp></p>
<p class="p"><samp class="ph codeph">0xFFC09000</samp></p>
<p class="p"><samp class="ph codeph">0xFFD00000</samp></p>
<p class="p"><samp class="ph codeph">0xFFD01000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFC080FF</samp></p>
<p class="p"><samp class="ph codeph">0xFFC090FF</samp></p>
<p class="p"><samp class="ph codeph">0xFFD000FF</samp></p>
<p class="p"><samp class="ph codeph">0xFFD010FF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_sdr_summary.html#reference_addressblock_sdr_summary" title="Address map for the SDRAM Interface registers">sdr</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">SDRAM Controller</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFC20000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFC3FFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_l4wd_summary.html#reference_addressblock_l4wd_summary" title="Registers in the L4 Watchdog module">l4wd</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">L4 Watchdog Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFD02000</samp></p>
<p class="p"><samp class="ph codeph">0xFFD03000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFD020FF</samp></p>
<p class="p"><samp class="ph codeph">0xFFD030FF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_clkmgr_summary.html#reference_addressblock_clkmgr_summary" title="Registers in the Clock Manager module">clkmgr</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">Clock Manager Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFD04000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFD041FF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_rstmgr_summary.html#reference_addressblock_rstmgr_summary" title="Registers in the Reset Manager module">rstmgr</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">Reset Manager Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFD05000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFD050FF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_sysmgr_summary.html#reference_addressblock_sysmgr_summary" title="Registers in the System Manager module">sysmgr</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">System Manager Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFD08000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFD0BFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_dmanonsecure_summary.html#reference_addressblock_dmanonsecure_summary">dmanonsecure</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">nonsecure DMA Module Address Space</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFE00000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFE00FFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_dmasecure_summary.html#reference_addressblock_dmasecure_summary">dmasecure</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">secure DMA Module Address Space</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFE01000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFE01FFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_spis_summary.html#reference_addressblock_spis_summary" title="Registers in the SPI Slave module">spis</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">SPI Slave Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFE02000</samp></p>
<p class="p"><samp class="ph codeph">0xFFE03000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFE0207F</samp></p>
<p class="p"><samp class="ph codeph">0xFFE0307F</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_spim_summary.html#reference_addressblock_spim_summary" title="Registers in the SPI Master module">spim</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">SPI Master Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFF00000</samp></p>
<p class="p"><samp class="ph codeph">0xFFF01000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFF000FF</samp></p>
<p class="p"><samp class="ph codeph">0xFFF010FF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_scanmgr_summary.html#reference_addressblock_scanmgr_summary" title="Registers in the Scan Manager module. These registers are implemented by an ARM JTAG-AP module from the ARM DAP. Some register and field names have been changed to match the usage in the Scan Manager. If modified, the corresponding names from the ARM documentation are provided. Only registers and fields that are relevant to the JTAG-AP use in the Scan Manager are listed.">scanmgr</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">Scan Manager Module Registers</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFF02000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFF0201F</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_rom_summary.html#reference_addressblock_rom_summary">rom</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">Boot ROM Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFFD0000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFFDFFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_mpuscu_summary.html#reference_addressblock_mpuscu_summary">mpu</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">MPU Module Address Space</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFFEC000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFFEDFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_mpul2_summary.html#reference_addressblock_mpul2_summary">mpul2</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">MPU L2 cache controller Module Address Space</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFFEF000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFFEFFFF</samp></p>
</td>
</tr>
<tr class="row"><td class="entry" headers="d1105210e16 " align="center" valign="top" width="25%"><a class="xref" href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_ocram_summary.html#reference_addressblock_ocram_summary">ocram</a></td>
<td class="entry" headers="d1105210e18 " align="center" valign="top" width="25%">On-chip RAM Module</td>
<td class="entry" headers="d1105210e20 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFFF0000</samp></p>
</td>
<td class="entry" headers="d1105210e22 " align="center" valign="top" width="25%"><p class="p"><samp class="ph codeph">0xFFFFFFFF</samp></p>
</td>
</tr>
</tbody>
</table>
</div>
</div>
<div class="related-links">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/memorymap_hps_registerdesc.html">Register Summaries for hps</a></strong><br>
</li>
<li class="link ulchildlink"><strong><a href="http://www.altera.com/literature/hb/cyclone-v/reg_default_component/addressblock_hps.html">hps</a></strong><br>
<span class="ph">Address map for the HHP HPS system-domain</span></li>
</ul>
</div>
<div style="border-top: 1px solid #EEE;"><!-- --></div><div style="display: none;" class="navfooter"><!----></div>

</body></html>