#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Oct 17 16:26:37 2018
# Process ID: 385116
# Current directory: C:/Users/Tayo/Documents/Digital Design/Adder/Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent384064 C:\Users\Tayo\Documents\Digital Design\Adder\Adder\Adder.xpr
# Log file: C:/Users/Tayo/Documents/Digital Design/Adder/Adder/vivado.log
# Journal file: C:/Users/Tayo/Documents/Digital Design/Adder/Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 745.992 ; gain = 23.195
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'two_bit_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj two_bit_testbench_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 776.676 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 2f9ee84419824e45b51f6ecf43e51079 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot two_bit_testbench_behav xil_defaultlib.two_bit_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 776.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tayo/Documents/Digital Design/Adder/Adder/Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "two_bit_testbench_behav -key {Behavioral:sim_1:Functional:two_bit_testbench} -tclbatch {two_bit_testbench.tcl} -view {{C:/Users/Tayo/Documents/Digital Design/Adder/Adder/two_bit_testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
open_wave_config {C:/Users/Tayo/Documents/Digital Design/Adder/Adder/two_bit_testbench_behav.wcfg}
source two_bit_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 791.543 ; gain = 14.867
INFO: [USF-XSim-96] XSim completed. Design snapshot 'two_bit_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 791.543 ; gain = 14.867
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 802.516 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 17 16:34:15 2018...
