// Seed: 3176512497
module module_0 (
    output tri1 id_0,
    input  wand id_1,
    input  wor  id_2,
    input  wand id_3
);
  wire id_5;
endmodule
module module_1 (
    output tri   id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  uwire id_6,
    input  tri   id_7,
    input  tri0  id_8,
    input  wand  id_9,
    output tri0  id_10,
    output tri1  id_11,
    output wand  id_12,
    input  tri0  id_13,
    input  wire  id_14,
    input  wand  id_15,
    input  wire  id_16,
    output tri0  id_17
);
  assign id_17 = 1'b0;
  tri1 id_19 = 1;
  always_latch @(|1) id_3 = id_13;
  module_0(
      id_0, id_13, id_6, id_5
  );
endmodule
