# Simulation-of-radix-2-fast-fourier-transform-using-Verilog
Dumping some screen shots here. Implementing a basic 32-bit radix-2 butterfly system.

Actual Idea:

![radix-2_butterfly_system](https://user-images.githubusercontent.com/39982386/47691136-dba39480-dbbe-11e8-889d-d4d9adc4b17c.png)

Flow Chart:

![flow_chart](https://user-images.githubusercontent.com/39982386/47691205-2b825b80-dbbf-11e8-9014-daf075bf8f5a.png)

Note: I'll update the description soon. Main file is butterfly.v
