<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Wishbone I2C in SoC</title>
  <link rel="stylesheet" href="styles.css" />
  <style>
    body {
      font-family: 'Poppins', sans-serif;
      margin: 0;
      padding: 0;
      background-color: #f9f9f9;
      color: #222;
      line-height: 1.6;
    }

    .project-detail {
      padding: 3rem 1.5rem;
    }

    .container {
      max-width: 900px;
      margin: auto;
    }

    h1 {
      font-size: 2.5rem;
      margin-bottom: 1rem;
      color: #0b1120;
    }

    h3 {
      margin-top: 2rem;
      color: #007bff;
    }

    img {
      border-radius: 8px;
      margin-top: 1rem;
      margin-bottom: 1.5rem;
      box-shadow: 0 4px 10px rgba(0,0,0,0.1);
    }

    ul {
      list-style: disc;
      padding-left: 1.5rem;
    }

    .btn {
      display: inline-block;
      margin-top: 2rem;
      padding: 0.6rem 1.2rem;
      background-color: #007bff;
      color: #fff;
      text-decoration: none;
      border-radius: 5px;
      transition: background 0.3s ease;
    }

    .btn:hover {
      background-color: #0056b3;
    }

    @media (max-width: 600px) {
      h1 {
        font-size: 2rem;
      }

      .btn {
        padding: 0.5rem 1rem;
      }
    }
  </style>
</head>
<body>
  <section class="project-detail">
    <div class="container">
      <h1>Wishbone I2C in SoC</h1>
      <img src="images/Wishbone I2C.jpg" alt="Wishbone I2C in SoC" style="width: 100%; max-width: 700px; margin: 20px 0;" />

      <p>
        In this project, Verilog HDL is used to implement this design both in core and pad. Physical verification and other result is determined by providing command in encounter. After optimizing the CTS we got the desired value of max_cap & max_trans of real Nr nets. But after postRoute optimization we got some undesired value of TNS in Setup mode, WNS & TNS in Hold mode and max_trans in DRVs. All Physical Verification has found okay except some Connectivity, Geometry and PG Short Violations. After all, it was a very successful implementation of SoC system except some undesired datas. Advantages of this system is that it is completely reusable and it can be used on any FPGA without changing the design more. The same concept can be used to verify different IP‚Äôs. Therefore a cost effective device can be easily developed by using this WISHBONE. Further improvement can be carried out by modifying a little bit of this device.
      </p>

      <h3>üîß Tools Used</h3>
      <ul>
        <li>WISHBONE I2C Master Core</li>
        <li>Encounter</li>
        <li>Genus</li>   
      </ul>

      <h3>üì∏ Screenshots</h3>
      <img src="images/esp32-circuit.jpg" alt="Circuit Diagram" style="max-width: 500px;" />
      <img src="images/esp32-dashboard.jpg" alt="Dashboard" style="max-width: 500px;" />

      <h3>üí° Key Features</h3>
      <ul>
        <li>Real-time sensor monitoring</li>
        <li>Cloud connectivity (Firebase)</li>
        <li>Energy efficient setup</li>
      </ul>

      <a href="index.html" class="btn">‚Üê Back to Projects</a>
    </div>
  </section>
</body>
</html>
