/********************************************************************
 * *
 * * SOC memory map header file
 * *
 * * Copyright (C) 2023 Texas Instruments Incorporated.
 * *
 * *  Redistribution and use in source and binary forms, with or without
 * *  modification, are permitted provided that the following conditions
 * *  are met:
 * *
 * *    Redistributions of source code must retain the above copyright
 * *    notice, this list of conditions and the following disclaimer.
 * *
 * *    Redistributions in binary form must reproduce the above copyright
 * *    notice, this list of conditions and the following disclaimer in the
 * *    documentation and/or other materials provided with the
 * *    distribution.
 * *
 * *    Neither the name of Texas Instruments Incorporated nor the names of
 * *    its contributors may be used to endorse or promote products derived
 * *    from this software without specific prior written permission.
 * *
 * *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 * *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 * *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 * *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 * *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 * *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 * *
 * */
#ifndef MCAL_HW_SOC_BASEADDRESS_H
#define MCAL_HW_SOC_BASEADDRESS_H

#ifdef __cplusplus

extern "C"
{
#endif

/* Global addresses in unified address space */
 
#define MCAL_CSL_R5SS0_CORE0_TCMA_ROM_U_BASE								(0x00000000UL)
#define MCAL_CSL_HSM_M4_SEC_ROM_U_BASE	    							(0x00010000UL)
#define MCAL_CSL_R5SS0_CORE0_TCMA_RAM_U_BASE								(0x00020000UL)
#define MCAL_CSL_R5SS0_CORE0_TMU_U_BASE	    							(0x00060000UL)
#define MCAL_CSL_R5SS0_CORE0_TCMB_RAM_U_BASE								(0x00080000UL)
#define MCAL_CSL_HSM_ROM_U_BASE	            							(0x20000000UL)
#define MCAL_CSL_HSM_SEC_ROM_U_BASE	        							(0x20010000UL)
#define MCAL_CSL_HSM_RAM_U_BASE	            							(0x20020000UL)
#define MCAL_CSL_MCRC0_U_BASE	            							(0x35000000UL)
#define MCAL_CSL_STM_STIM_U_BASE	            							(0x39000000UL)
#define MCAL_CSL_HSM_SOC_CTRL_U_BASE	        							(0x40000000UL)
#define MCAL_CSL_MPU_L2OCRAM_BANK0_U_BASE								(0x40020000UL)
#define MCAL_CSL_MPU_L2OCRAM_BANK1_U_BASE								(0x40040000UL)
#define MCAL_CSL_MPU_L2OCRAM_BANK2_U_BASE								(0x40060000UL)
#define MCAL_CSL_MPU_R5SS0_CORE0_AXIS_U_BASE								(0x400A0000UL)
#define MCAL_CSL_MPU_R5SS0_CORE1_AXIS_U_BASE								(0x400C0000UL)
#define MCAL_CSL_MPU_HSM_DTHE_U_BASE	        							(0x40120000UL)
#define MCAL_CSL_MPU_MBOX_SRAM_U_BASE	    							(0x40140000UL)
#define MCAL_CSL_MPU_OSPI0_U_BASE	        							(0x40160000UL)
#define MCAL_CSL_MPU_SCRM2SCRP0_U_BASE	    							(0x40180000UL)
#define MCAL_CSL_MPU_SCRM2SCRP1_U_BASE	    							(0x401A0000UL)
#define MCAL_CSL_MPU_R5SS0_CORE0_AHB_U_BASE								(0x401C0000UL)
#define MCAL_CSL_MPU_R5SS0_CORE1_AHB_U_BASE								(0x401E0000UL)
#define MCAL_CSL_MPU_HSM_U_BASE	            							(0x40240000UL)
#define MCAL_CSL_MPU_FLASH_U_BASE	        							(0x40260000UL)
#define MCAL_CSL_MPU_R5SS0_U_BASE	        							(0x40280000UL)
#define MCAL_CSL_HSM_SOC_PCR_U_BASE	        							(0x40F78000UL)
#define MCAL_CSL_HSM_STC_U_BASE	            							(0x40F78C00UL)
#define MCAL_CSL_HSM_PBIST_U_BASE	        							(0x40F79000UL)
#define MCAL_CSL_HSM_ECC_AGGR_U_BASE	        							(0x40F79400UL)
#define MCAL_CSL_HSM_MBOX_SRAM_U_BASE	    							(0x44000000UL)
#define MCAL_CSL_HSM_SEC_MGR_U_BASE	        							(0x46000000UL)
#define MCAL_CSL_HSM_SEC_RAM_U_BASE	        						    (0x46050000UL)
#define MCAL_CSL_HSM_CTRL_U_BASE	            							(0x47000000UL)
#define MCAL_CSL_HSM_TPCC0_U_BASE	        							(0x47020000UL)
#define MCAL_CSL_HSM_TPTC00_U_BASE	        							(0x47040000UL)
#define MCAL_CSL_HSM_TPTC01_U_BASE	        							(0x47060000UL)
#define MCAL_CSL_HSM_PCR_U_BASE	            							(0x47F78000UL)
#define MCAL_CSL_HSM_RTI0_U_BASE	            							(0x47F78C00UL)
#define MCAL_CSL_HSM_WDT0_U_BASE	            							(0x47F78D00UL)
#define MCAL_CSL_HSM_DCC0_U_BASE	            							(0x47F79000UL)
#define MCAL_CSL_HSM_ESM_U_BASE	            							(0x47F79400UL)
#define MCAL_CSL_HSM_DMT0_U_BASE	            							(0x47F79800UL)
#define MCAL_CSL_HSM_DMT1_U_BASE	            							(0x47F79900UL)
#define MCAL_CSL_ICSSM0_INTERNAL_U_BASE	            					(0x48000000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_DRAM1_SLV_RAM_U_BASE	            		(0x48002000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_RAT_SLICE0_CFG_U_BASE	            	(0x48008000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_RAT_SLICE1_CFG_U_BASE	            	(0x48009000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_RAM_SLV_RAM_U_BASE	            		(0x48010000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_ICSS_INTC_INTC_SLV_U_BASE	        (0x48020000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_PDSP0_IRAM_U_BASE	            	(0x48022000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_PDSP0_IRAM_DEBUG_U_BASE	            (0x48022400UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_PDSP1_IRAM_U_BASE	            	(0x48024000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_PDSP1_IRAM_DEBUG_U_BASE	            (0x48024400UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_PROT_SLV_U_BASE	            		(0x48024C00UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_CFG_SLV_U_BASE	            		(0x48026000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_ICSS_UART_UART_SLV_U_BASE	        (0x48028000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_IEP0_U_BASE	            				(0x4802E000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_ICSS_ECAP0_ECAP_SLV_U_BASE	        (0x48030000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_MII_RT_PR1_MII_RT_CFG_U_BASE	        (0x48032000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_MDIO_V1P7_MDIO_U_BASE	            (0x48032400UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_U_BAS	            (0x48033000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_PDSP0_IRAM_RAM_U_BASE	            (0x48034000UL)
#define MCAL_CSL_ICSS_M_ICSSM_0_PR1_PDSP1_IRAM_RAM_U_BASE	            (0x48038000UL)
#define MCAL_CSL_ICSSM0_ECC_U_BASE	            						(0x48100000UL)
#define MCAL_CSL_MMC0_U_BASE	            								(0x48300000UL)
#define MCAL_CSL_GPMC0_CFG	            								(0x48400000UL)
#define MCAL_CSL_ICSSM1_INTERNAL	        								(0x48600000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_DRAM1_SLV_RAM_U_BASE	            		(0x48602000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_RAT_SLICE0_CFG_U_BASE	            	(0x48608000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_RAT_SLICE1_CFG_U_BASE	            	(0x48609000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_RAM_SLV_RAM_U_BASE	            		(0x48610000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_ICSS_INTC_INTC_SLV_U_BASE	        (0x48620000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_PDSP0_IRAM_U_BASE	            	(0x48622000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_PDSP0_IRAM_DEBUG_U_BASE	            (0x48622400UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_PDSP1_IRAM_U_BASE	            	(0x48624000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_PDSP1_IRAM_DEBUG_U_BASE	            (0x48624400UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_PROT_SLV_U_BASE	            		(0x48624C00UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_CFG_SLV_U_BASE	            		(0x48626000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_ICSS_UART_UART_SLV_U_BASE	        (0x48628000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_IEP0_U_BASE	            				(0x4862E000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_ICSS_ECAP0_ECAP_SLV_U_BASE	        (0x48630000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_MII_RT_PR1_MII_RT_CFG_U_BASE	        (0x48632000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_MDIO_V1P7_MDIO_U_BASE	            (0x48632400UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_MII_RT_PR1_MII_RT_G_CFG_REGS_G_U_BAS	(0x48633000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_PDSP0_IRAM_RAM_U_BASE	            (0x48634000UL)
#define MCAL_CSL_ICSS_M_ICSSM_1_PR1_PDSP1_IRAM_RAM_U_BASE	            (0x48638000UL)
#define MCAL_CSL_ICSSM1_ECC	            								(0x48700000UL)
#define MCAL_CSL_CONTROLSS_G0_EPWM0_U_BASE	            				(0x50000000UL)
#define MCAL_CSL_CONTROLSS_G0_EPWM1_U_BASE	            				(0x50001000UL)
#define MCAL_CSL_CONTROLSS_G0_EPWM2_U_BASE	            				(0x50002000UL)
#define MCAL_CSL_CONTROLSS_G0_EPWM3_U_BASE	            				(0x50003000UL)
#define MCAL_CSL_CONTROLSS_G0_EPWM4_U_BASE	            				(0x50004000UL)
#define MCAL_CSL_CONTROLSS_G0_EPWM5_U_BASE	            				(0x50005000UL)
#define MCAL_CSL_CONTROLSS_G0_EPWM6_U_BASE	            				(0x50006000UL)
#define MCAL_CSL_CONTROLSS_G0_EPWM7_U_BASE	            				(0x50007000UL)
#define MCAL_CSL_CONTROLSS_G0_EPWM8_U_BASE	            				(0x50008000UL)
#define MCAL_CSL_CONTROLSS_G0_EPWM9_U_BASE	            				(0x50009000UL)
#define MCAL_CSL_CONTROLSS_G0_EPWM_WLINK_U_BASE	        				(0x50020000UL)
#define MCAL_CSL_CONTROLSS_G1_EPWM0_U_BASE	            				(0x50040000UL)
#define MCAL_CSL_CONTROLSS_G1_EPWM1_U_BASE	            				(0x50041000UL)
#define MCAL_CSL_CONTROLSS_G1_EPWM2_U_BASE	            				(0x50042000UL)
#define MCAL_CSL_CONTROLSS_G1_EPWM3_U_BASE	            				(0x50043000UL)
#define MCAL_CSL_CONTROLSS_G1_EPWM4_U_BASE	            				(0x50044000UL)
#define MCAL_CSL_CONTROLSS_G1_EPWM5_U_BASE	            				(0x50045000UL)
#define MCAL_CSL_CONTROLSS_G1_EPWM6_U_BASE	            				(0x50046000UL)
#define MCAL_CSL_CONTROLSS_G1_EPWM7_U_BASE	            				(0x50047000UL)
#define MCAL_CSL_CONTROLSS_G1_EPWM8_U_BASE	            				(0x50048000UL)
#define MCAL_CSL_CONTROLSS_G1_EPWM9_U_BASE	            				(0x50049000UL)
#define MCAL_CSL_CONTROLSS_G1_EPWM_WLINK_U_BASE	        				(0x50060000UL)
#define MCAL_CSL_CONTROLSS_G2_EPWM0_U_BASE	            				(0x50080000UL)
#define MCAL_CSL_CONTROLSS_G2_EPWM1_U_BASE	            				(0x50081000UL)
#define MCAL_CSL_CONTROLSS_G2_EPWM2_U_BASE	            				(0x50082000UL)
#define MCAL_CSL_CONTROLSS_G2_EPWM3_U_BASE	            				(0x50083000UL)
#define MCAL_CSL_CONTROLSS_G2_EPWM4_U_BASE	            				(0x50084000UL)
#define MCAL_CSL_CONTROLSS_G2_EPWM5_U_BASE	            				(0x50085000UL)
#define MCAL_CSL_CONTROLSS_G2_EPWM6_U_BASE	            				(0x50086000UL)
#define MCAL_CSL_CONTROLSS_G2_EPWM7_U_BASE	            				(0x50087000UL)
#define MCAL_CSL_CONTROLSS_G2_EPWM8_U_BASE	            				(0x50088000UL)
#define MCAL_CSL_CONTROLSS_G2_EPWM9_U_BASE	            				(0x50089000UL)
#define MCAL_CSL_CONTROLSS_G2_EPWM_WLINK_U_BASE	        				(0x500A0000UL)
#define MCAL_CSL_CONTROLSS_G3_EPWM0_U_BASE	            				(0x500C0000UL)
#define MCAL_CSL_CONTROLSS_G3_EPWM1_U_BASE	            				(0x500C1000UL)
#define MCAL_CSL_CONTROLSS_G3_EPWM2_U_BASE	            				(0x500C2000UL)
#define MCAL_CSL_CONTROLSS_G3_EPWM3_U_BASE	            				(0x500C3000UL)
#define MCAL_CSL_CONTROLSS_G3_EPWM4_U_BASE	            				(0x500C4000UL)
#define MCAL_CSL_CONTROLSS_G3_EPWM5_U_BASE	            				(0x500C5000UL)
#define MCAL_CSL_CONTROLSS_G3_EPWM6_U_BASE	            				(0x500C6000UL)
#define MCAL_CSL_CONTROLSS_G3_EPWM7_U_BASE	            				(0x500C7000UL)
#define MCAL_CSL_CONTROLSS_G3_EPWM8_U_BASE	            				(0x500C8000UL)
#define MCAL_CSL_CONTROLSS_G3_EPWM9_U_BASE	            				(0x500C9000UL)
#define MCAL_CSL_CONTROLSS_G3_EPWM_WLINK_U_BASE	        				(0x500E0000UL)
#define MCAL_CSL_CONTROLSS_ADC0_RESULT_U_BASE	        				(0x50100000UL)
#define MCAL_CSL_CONTROLSS_ADC1_RESULT_U_BASE	        				(0x50101000UL)
#define MCAL_CSL_CONTROLSS_ADC2_RESULT_U_BASE	        				(0x50102000UL)
#define MCAL_CSL_CONTROLSS_CMPSSA0_U_BASE	            				(0x50200000UL)
#define MCAL_CSL_CONTROLSS_CMPSSA1_U_BASE	            				(0x50201000UL)
#define MCAL_CSL_CONTROLSS_CMPSSA2_U_BASE	            				(0x50202000UL)
#define MCAL_CSL_CONTROLSS_CMPSSA3_U_BASE	            				(0x50203000UL)
#define MCAL_CSL_CONTROLSS_CMPSSA4_U_BASE	            				(0x50204000UL)
#define MCAL_CSL_CONTROLSS_CMPSSA5_U_BASE	            				(0x50205000UL)
#define MCAL_CSL_CONTROLSS_CMPSSA6_U_BASE	            				(0x50206000UL)
#define MCAL_CSL_CONTROLSS_CMPSSA7_U_BASE	            				(0x50207000UL)
#define MCAL_CSL_CONTROLSS_CMPSSA8_U_BASE	            				(0x50208000UL)
#define MCAL_CSL_CONTROLSS_ECAP0_U_BASE	                				(0x50240000UL)
#define MCAL_CSL_CONTROLSS_ECAP1_U_BASE	                				(0x50241000UL)
#define MCAL_CSL_CONTROLSS_ECAP2_U_BASE	                				(0x50242000UL)
#define MCAL_CSL_CONTROLSS_ECAP3_U_BASE	                				(0x50243000UL)
#define MCAL_CSL_CONTROLSS_ECAP4_U_BASE	                				(0x50244000UL)
#define MCAL_CSL_CONTROLSS_ECAP5_U_BASE	                				(0x50245000UL)
#define MCAL_CSL_CONTROLSS_ECAP6_U_BASE	                				(0x50246000UL)
#define MCAL_CSL_CONTROLSS_ECAP7_U_BASE	                				(0x50247000UL)
#define MCAL_CSL_CONTROLSS_DAC0_U_BASE	                				(0x50260000UL)
#define MCAL_CSL_CONTROLSS_SDFM0_U_BASE	                				(0x50268000UL)
#define MCAL_CSL_CONTROLSS_SDFM1_U_BASE	                				(0x50269000UL)
#define MCAL_CSL_CONTROLSS_EQEP0_U_BASE	                				(0x50270000UL)
#define MCAL_CSL_CONTROLSS_EQEP1_U_BASE	                				(0x50271000UL)
#define MCAL_CSL_CONTROLSS_FSI_TX0_U_BASE	            				(0x50280000UL)
#define MCAL_CSL_CONTROLSS_FSI_RX0_U_BASE	            				(0x50290000UL)
#define MCAL_CSL_CONTROLSS_ADC0_U_BASE	                				(0x502C0000UL)
#define MCAL_CSL_CONTROLSS_ADC1_U_BASE	                				(0x502C1000UL)
#define MCAL_CSL_CONTROLSS_ADC2_U_BASE	                				(0x502C2000UL)
#define MCAL_CSL_CONTROLSS_ADCSAFE0_U_BASE	            				(0x502CB400UL)
#define MCAL_CSL_CONTROLSS_ADCSAFE1_U_BASE	            				(0x502CB800UL)
#define MCAL_CSL_CONTROLSS_ADCSAFE2_U_BASE	            				(0x502CBC00UL)
#define MCAL_CSL_CONTROLSS_ADCSAFE3_U_BASE	            				(0x502CC000UL)
#define MCAL_CSL_CONTROLSS_ADCSAFE4_U_BASE	            				(0x502CC400UL)
#define MCAL_CSL_CONTROLSS_ADCSAFE5_U_BASE	            				(0x502CC800UL)
#define MCAL_CSL_CONTROLSS_ADCSAFE_EVENT_AGG_U_BASE	    				(0x502CEC00UL)
#define MCAL_CSL_CONTROLSS_INPUTXBAR_U_BASE	            				(0x502D0000UL)
#define MCAL_CSL_CONTROLSS_PWMXBAR_U_BASE	            				(0x502D1000UL)
#define MCAL_CSL_CONTROLSS_PWMSYNCOUTXBAR_U_BASE	        				(0x502D2000UL)
#define MCAL_CSL_CONTROLSS_MDLXBAR_U_BASE	            				(0x502D3000UL)
#define MCAL_CSL_CONTROLSS_ICLXBAR_U_BASE	            				(0x502D4000UL)
#define MCAL_CSL_CONTROLSS_INTXBAR_U_BASE	            				(0x502D5000UL)
#define MCAL_CSL_CONTROLSS_DMAXBAR_U_BASE	            				(0x502D6000UL)
#define MCAL_CSL_CONTROLSS_OUTPUTXBAR_U_BASE	            				(0x502D8000UL)
#define MCAL_CSL_CONTROLSS_OTTOCAL0_U_BASE	            				(0x502E0000UL)
#define MCAL_CSL_CONTROLSS_OTTOCAL1_U_BASE	            				(0x502E1000UL)
#define MCAL_CSL_CONTROLSS_CTRL_U_BASE	            					(0x502F0000UL)
#define MCAL_CSL_MSS_CTRL_U_BASE	            							(0x50D00000UL)
#define MCAL_CSL_TOP_CTRL_U_BASE	            							(0x50D80000UL)
#define MCAL_CSL_SPINLOCK0_BASE	            							(0x50E00000UL)
#define MCAL_CSL_VIM_U_BASE	            								(0x50F00000UL)
#define MCAL_CSL_GPIO0_U_BASE	            							(0x52000000UL)
#define MCAL_CSL_GPIO1_U_BASE	            							(0x52001000UL)
#define MCAL_CSL_WDT0_U_BASE	            								(0x52100000UL)
#define MCAL_CSL_WDT1_U_BASE	            								(0x52101000UL)
#define MCAL_CSL_RTI0_U_BASE	            								(0x52180000UL)
#define MCAL_CSL_RTI1_U_BASE	            								(0x52181000UL)
#define MCAL_CSL_RTI2_U_BASE	            								(0x52182000UL)
#define MCAL_CSL_RTI3_U_BASE	            								(0x52183000UL)
#define MCAL_CSL_MCSPI0_U_BASE	            							(0x52200000UL)
#define MCAL_CSL_MCSPI1_U_BASE	            							(0x52201000UL)
#define MCAL_CSL_MCSPI2_U_BASE	            							(0x52202000UL)
#define MCAL_CSL_MCSPI3_U_BASE	            							(0x52203000UL)
#define MCAL_CSL_UART0_U_BASE	            							(0x52300000UL)
#define MCAL_CSL_UART1_U_BASE	            							(0x52301000UL)
#define MCAL_CSL_UART2_U_BASE	            							(0x52302000UL)
#define MCAL_CSL_UART3_U_BASE	            							(0x52303000UL)
#define MCAL_CSL_LIN0_U_BASE	            								(0x52400000UL)
#define MCAL_CSL_LIN1_U_BASE	            								(0x52401000UL)
#define MCAL_CSL_LIN_LIN_2_U_BASE	            						(0x52402000UL)
#define MCAL_CSL_I2C0_U_BASE	            								(0x52500000UL)
#define MCAL_CSL_I2C1_U_BASE	            								(0x52501000UL)
#define MCAL_CSL_I2C2_U_BASE	            								(0x52502000UL)
#define MCAL_CSL_MCAN0_MSG_RAM_U_BASE	            					(0x52600000UL)
#define MCAL_CSL_MCAN0_CFG_U_BASE	            						(0x52608000UL)
#define MCAL_CSL_MCAN1_MSG_RAM_U_BASE	            					(0x52610000UL)
#define MCAL_CSL_MCAN1_CFG_U_BASE	            						(0x52618000UL)
#define MCAL_CSL_MCAN0_ECC_U_BASE	            						(0x52700000UL)
#define MCAL_CSL_MCAN1_ECC_U_BASE	            						(0x52701000UL)
#define MCAL_CSL_ELM_ELM_0_ELM_U_BASE	            					(0x527F0000UL)
#define MCAL_CSL_CPSW0_U_BASE	            							(0x52800000UL)
#define MCAL_CSL_TPCC0_U_BASE	            							(0x52A00000UL)
#define MCAL_CSL_TPTC00_U_BASE	            							(0x52A40000UL)
#define MCAL_CSL_TPTC01_U_BASE	            							(0x52A60000UL)
#define MCAL_CSL_DCC0_U_BASE	            								(0x52B00000UL)
#define MCAL_CSL_DCC1_U_BASE	            								(0x52B01000UL)
#define MCAL_CSL_DCC2_U_BASE	            								(0x52B02000UL)
#define MCAL_CSL_DCC3_U_BASE	            								(0x52B03000UL)
#define MCAL_CSL_TOP_ESM_U_BASE	        								(0x52D00000UL)
#define MCAL_CSL_SOC_TIMESYNC_XBAR0_U_BASE	            				(0x52E00000UL)
#define MCAL_CSL_EDMA_TRIG_XBAR_U_BASE	            					(0x52E01000UL)
#define MCAL_CSL_GPIO_INTR_XBAR_U_BASE	            					(0x52E02000UL)
#define MCAL_CSL_ICSSM_INTR_XBAR_U_BASE	            					(0x52E03000UL)
#define MCAL_CSL_SOC_TIMESYNC_XBAR1_U_BASE	            				(0x52E04000UL)
#define MCAL_CSL_ECC_AGG_R5SS0_CORE0_U_BASE	            				(0x53000000UL)
#define MCAL_CSL_ECC_AGG_R5SS0_CORE1_U_BASE	            				(0x53003000UL)
#define MCAL_CSL_ECC_AGG_TOP_U_BASE	            						(0x53010000UL)
#define MCAL_CSL_TMU_ROM_R5SS0_CORE0_U_BASE	            				(0x53020000UL)
#define MCAL_CSL_TMU_ROM_R5SS0_CORE1_U_BASE	            				(0x53024000UL)
#define MCAL_CSL_IOMUX_U_BASE	            							(0x53100000UL)
#define MCAL_CSL_TOP_RCM_U_BASE	            							(0x53200000UL)
#define MCAL_CSL_MSS_RCM_U_BASE	            							(0x53208000UL)
#define MSS_RCM_MSS_WDT0_RST_CTRL                                       (0x53208BC0U)
#define MSS_RCM_MSS_WDT1_RST_CTRL                                       (0x53208BC4U)
#define MCAL_CSL_R5SS0_CCMR_U_BASE	            						(0x53210000UL)
#define MCAL_CSL_RL2_REGS_R5SS0_CORE0_U_BASE	            				(0x53212000UL)
#define MCAL_CSL_RL2_REGS_R5SS0_CORE1_U_BASE	            				(0x53213000UL)
#define MCAL_CSL_PBIST_PBIST_0_U_BASE	            					(0x53300200UL)
#define MCAL_CSL_FSS_VBUSM_TO_CFG_U_BASE	            					(0x53400000UL)
#define MCAL_CSL_R5SS0_STC_U_BASE	            						(0x53500000UL)
#define MCAL_CSL_TOP_EFUSE_FARM_U_BASE	            					(0x53600000UL)
#define MCAL_CSL_FLASH_CONFIG_REG0_U_BASE	            				(0x53800000UL)
#define MCAL_CSL_FLASH_CONFIG_REG1_U_BASE	            				(0x53801000UL)
#define MCAL_CSL_FLASH_CONFIG_REG2_U_BASE	            				(0x53802000UL)
#define MCAL_CSL_FLASH_CONFIG_REG6_U_BASE	            				(0x53806000UL)
#define MCAL_CSL_FLASH_CONFIG_REG7_U_BASE	            				(0x53807000UL)
#define MCAL_CSL_FLASH_CONFIG_REG8_U_BASE	            				(0x53808000UL)
#define MCAL_CSL_FLASH_CONFIG_REG11_U_BASE	            				(0x5380B000UL)
#define MCAL_CSL_FLASH_CONFIG_REG12_U_BASE	            				(0x5380C000UL)
#define MCAL_CSL_FLASH_CONFIG_REG13_U_BASE	            				(0x5380D000UL)
#define MCAL_CSL_FLASH_CONFIG_REG14_U_BASE	            				(0x5380E000UL)
#define MCAL_CSL_FLASH_CONFIG_REG15_U_BASE	            				(0x5380F000UL)
#define MCAL_CSL_USB_OTGSS_C2_U_BASE	            						(0x53900000UL)
#define MCAL_CSL_USB_TRBB_U_BASE	            							(0x53904000UL)
#define MCAL_CSL_USB_RAM0_U_BASE	            							(0x53908000UL)
#define MCAL_CSL_USB_DWC_3_U_BASE	            						(0x53910000UL)
#define MCAL_CSL_USB_OCP2SCP_REG_U_BASE	            					(0x53940000UL)
#define MCAL_CSL_USB2PHY_U_BASE	            							(0x53944000UL)
#define MCAL_CSL_FSS_UL_128_FSS_OF_UL_OSPI0_OSPI_CFG_VBUSP_VBP_U_BASE	            (0x53A00000UL)
#define MCAL_CSL_FSS_UL_128_FSS_OF_UL_OSPI0_OSPI_CFG_VBUSP_OSPI_WRAP_ECC_AGG_VBP_U_BASE	            (0x53A01000UL)
#define MCAL_CSL_FSS_UL_128_FSS_OF_UL_OSPI0_OSPI_CFG_VBUSP_VBP2APB_WRAP_OSPI_CFG_VBP_OSPI_FLASH_APB_U_BASE			(0x53A02000UL)
#define MCAL_CSL_FLASH_DATA_REG0_U_BASE	            					(0x60000000UL)
#define MCAL_CSL_L2OCRAM_U_BASE	            							(0x70000000UL)
#define MCAL_CSL_MSRAM_MSRAM_BANK_1_U_BASE	            				(0x70080000UL)
#define MCAL_CSL_MSRAM_MSRAM_BANK_2_U_BASE	            				(0x70100000UL)
#define MCAL_CSL_MBOX_SRAM_U_BASE	            						(0x72000000UL)
#define MCAL_CSL_R5SS0_CORE0_ICACHE_U_BASE	            				(0x74000000UL)
#define MCAL_CSL_R5SS0_CORE0_DCACHE_U_BASE	            				(0x74800000UL)
#define MCAL_CSL_R5SS0_CORE1_ICACHE_U_BASE	            				(0x75000000UL)
#define MCAL_CSL_R5SS0_CORE1_DCACHE_U_BASE	            				(0x75800000UL)
#define MCAL_CSL_R5SS0_CORE0_TCMA_U_BASE	            					(0x78000000UL)
#define MCAL_CSL_R5SS0_CORE0_TMU_EXT_U_BASE	            				(0x78060000UL)
#define MCAL_CSL_R5SS0_CORE0_TCMB_U_BASE	            					(0x78100000UL)
#define MCAL_CSL_R5SS0_CORE1_TCMA_U_BASE	            					(0x78200000UL)
#define MCAL_CSL_R5SS0_CORE1_TMU_EXT_U_BASE	            				(0x78260000UL)
#define MCAL_CSL_R5SS0_CORE1_TCMB_U_BASE	            					(0x78300000UL)
#define MCAL_CSL_FLASH_DATA_REG1_U_BASE	            					(0x80000000UL)
#define MCAL_CSL_FLASH_DATA_REG3_U_BASE	            					(0x88000000UL)
#define MCAL_CSL_GPMC0_MEM_U_BASE	            						(0x90000000UL)
#define MCAL_CSL_FSS_UL_128_FSS_OF_UL_DAT_REG0_U_BASE					(0xA0000000UL)
#define MCAL_CSL_HSM_DTHE_U_BASE	            							(0xCE000000UL)
#define MCAL_CSL_HSM_SHA_U_BASE	            							(0xCE004000UL)
#define MCAL_CSL_HSM_AES_U_BASE	            							(0xCE006000UL)
#define MCAL_CSL_HSM_TRNG_U_BASE	            							(0xCE00A000UL)
#define MCAL_CSL_HSM_PKE_U_BASE	            							(0xCE010000UL)
#define MCAL_CSL_HSM_PKA_U_BASE	            							(0xCE012000UL)
#define MCAL_CSL_HSM_CM4_ICFG_U_BASE	            						(0xE0000000UL)
#define MCAL_CSL_MPU_R5SS1_U_BASE	            						(0x402A0000UL)
#define MCAL_CSL_MPU_L2OCRAM_BANK4_U_BASE	            				(0x402C0000UL)
#define MCAL_CSL_MPU_L2OCRAM_BANK5_U_BASE	            				(0x402E0000UL)
#define MCAL_CSL_CONTROLSS_CMPSSA9_U_BASE	            				(0x50209000UL)
#define MCAL_CSL_DEBUGSS_U_BASE	            							(0x50800000UL)
#define MCAL_CSL_GPIO2_U_BASE	            							(0x52002000UL)
#define MCAL_CSL_GPIO3_U_BASE	            							(0x52003000UL)
#define MCAL_CSL_TOP_PBIST_U_BASE	            						(0x53300000UL)
#define MCAL_CSL_HSM_PKE_RAM_U_BASE	            						(0xCE014000UL)

// FIXME : ADD EXT FLASH ADDRESSES
#define CSL_EXT_FLASH0_U_BASE                  (0x60000000UL)
#define CSL_EXT_FLASH1_U_BASE                  (0x62000000UL)
#ifdef __cplusplus
}
#endif
#endif /* CSLR_SOC_BASEADDRESS_H_ */