<!-- ë°°ë„ˆ/ì†Œê°œ -->
<h1 align="left">ğŸ‘‹ ì•ˆë…•í•˜ì„¸ìš”, ì¤€ë¹„ëœ ë””ì§€í„¸ ì„¤ê³„ ì—”ì§€ë‹ˆì–´ ê¹€ì¤€íšŒì…ë‹ˆë‹¤!</h1>

<p>
- <b>SystemVerilog</b> ê¸°ë°˜ UVMì„ í†µí•´ ë””ìì¸ì„ ê²€ì¦í–ˆìŠµë‹ˆë‹¤.<br>
- <b>Verilog</b> ê¸°ë°˜ RTL ì„¤ê³„ë¥¼ í†µí•´ ë””ì§€í„¸ ì‹œìŠ¤í…œì„ ì„¤ê³„í•˜ê³  í•©ì„±í•´ë³´ì•˜ìŠµë‹ˆë‹¤<br>
- <b>FPGA</b>ë¥¼ ì„¤ê³„í•´ ë³´ì•˜ìŠµë‹ˆë‹¤.<br>
- <b>ê¸°ë¡ì€ ê¸°ì–µì„ ì´ê¸´ë‹¤.<br>
</p>


<!-- ë°°ì§€: tech stack -->
### ğŸ§° Tech Stack
<p>
  <img src="https://img.shields.io/badge/SystemVerilog-8A2BE2" />
  <img src="https://img.shields.io/badge/Verilog-8A2BE2" />
  <img src="https://img.shields.io/badge/Python-3776AB?logo=python&logoColor=white" />
  <img src="https://img.shields.io/badge/C-00599C?logo=c&logoColor=white" /> 
  <img src="https://img.shields.io/badge/Linux-000000?logo=linux&logoColor=white" />
  <img src="https://img.shields.io/badge/Vivado-FFCC00" />
</p>

<!-- ì£¼ìš” í”„ë¡œì íŠ¸: ë§í¬ + í•œì¤„ ì„¤ëª… -->
### ğŸ“Œ ì£¼ìš” í”„ë¡œì íŠ¸
- [UVM_UART](https://github.com/junhoe99/UVM_UART) â€“ UVM ê¸°ë°˜ UART TB (factory/sequence/driver/monitor/scoreboard)
- [design-resources](https://github.com/junhoe99/design-resources) â€“ Opal Kelly ê¸°ë°˜ ë””ìì¸ ìë£Œ ì •ë¦¬
- [final_project2](https://github.com/junhoe99/final_project2) â€“ Python ë„êµ¬ ëª¨ìŒ

<!-- ì—°ë½ -->
### âœ‰ï¸ Contact
- Mail: yourname@domain.com  
- Blog/Velog: https://velog.io/@yourid

<!-- í†µê³„ ìœ„ì ¯ -->
### ğŸ“ˆ Stats
<p>
  <img height="160" src="https://github-readme-stats.vercel.app/api?username=junhoe99&show_icons=true&rank_icon=github" />
  <img height="160" src="https://github-readme-stats.vercel.app/api/top-langs/?username=junhoe99&layout=compact" />
</p>

<!-- ë°©ë¬¸ì/íŠ¸ë¡œí”¼(ì„ íƒ) -->
<p>
  <img src="https://komarev.com/ghpvc/?username=junhoe99&label=Profile%20Views" />
  <img src="https://github-profile-trophy.vercel.app/?username=junhoe99&theme=flat&column=6" />
</p>
