<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Inc/stm32l4xx_hal_nand.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32l4xx__hal__nand_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">stm32l4xx_hal_nand.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of NAND HAL module.  
<a href="#details">More...</a></p>

<p><a href="stm32l4xx__hal__nand_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structNAND__IDTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__IDTypeDef">NAND_IDTypeDef</a></td></tr>
<tr class="memdesc:structNAND__IDTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Memory electronic signature Structure definition.  <a href="stm32l4xx__hal__nand_8h.html#structNAND__IDTypeDef">More...</a><br /></td></tr>
<tr class="separator:structNAND__IDTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structNAND__AddressTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a></td></tr>
<tr class="memdesc:structNAND__AddressTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Memory address Structure definition.  <a href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">More...</a><br /></td></tr>
<tr class="separator:structNAND__AddressTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structNAND__DeviceConfigTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__DeviceConfigTypeDef">NAND_DeviceConfigTypeDef</a></td></tr>
<tr class="memdesc:structNAND__DeviceConfigTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND Memory info Structure definition.  <a href="stm32l4xx__hal__nand_8h.html#structNAND__DeviceConfigTypeDef">More...</a><br /></td></tr>
<tr class="separator:structNAND__DeviceConfigTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structNAND__HandleTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a></td></tr>
<tr class="memdesc:structNAND__HandleTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND handle Structure definition.  <a href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">More...</a><br /></td></tr>
<tr class="separator:structNAND__HandleTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0df41a0a8daae436832cd465b7b422b3"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group1.html#ga0df41a0a8daae436832cd465b7b422b3">HAL_NAND_Init</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="group__FMC__LL__Exported__typedef.html#structFMC__NAND__PCC__TimingTypeDef">FMC_NAND_PCC_TimingTypeDef</a> *ComSpace_Timing, <a class="el" href="group__FMC__LL__Exported__typedef.html#structFMC__NAND__PCC__TimingTypeDef">FMC_NAND_PCC_TimingTypeDef</a> *AttSpace_Timing)</td></tr>
<tr class="memdesc:ga0df41a0a8daae436832cd465b7b422b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform NAND memory Initialization sequence.  <a href="group__NAND__Exported__Functions__Group1.html#ga0df41a0a8daae436832cd465b7b422b3">More...</a><br /></td></tr>
<tr class="separator:ga0df41a0a8daae436832cd465b7b422b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa112425b9194b40f519e9fb6118c70fa"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group1.html#gaa112425b9194b40f519e9fb6118c70fa">HAL_NAND_DeInit</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand)</td></tr>
<tr class="memdesc:gaa112425b9194b40f519e9fb6118c70fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform NAND memory De-Initialization sequence.  <a href="group__NAND__Exported__Functions__Group1.html#gaa112425b9194b40f519e9fb6118c70fa">More...</a><br /></td></tr>
<tr class="separator:gaa112425b9194b40f519e9fb6118c70fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd8a6bb2d4cd752611d4fbcdceb1aa4"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group1.html#ga6bd8a6bb2d4cd752611d4fbcdceb1aa4">HAL_NAND_ConfigDevice</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__DeviceConfigTypeDef">NAND_DeviceConfigTypeDef</a> *pDeviceConfig)</td></tr>
<tr class="memdesc:ga6bd8a6bb2d4cd752611d4fbcdceb1aa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the device: Enter the physical parameters of the device.  <a href="group__NAND__Exported__Functions__Group1.html#ga6bd8a6bb2d4cd752611d4fbcdceb1aa4">More...</a><br /></td></tr>
<tr class="separator:ga6bd8a6bb2d4cd752611d4fbcdceb1aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9899354ee96eac1da4197075f6c2f774"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group1.html#ga9899354ee96eac1da4197075f6c2f774">HAL_NAND_Read_ID</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__IDTypeDef">NAND_IDTypeDef</a> *pNAND_ID)</td></tr>
<tr class="memdesc:ga9899354ee96eac1da4197075f6c2f774"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the NAND memory electronic signature.  <a href="group__NAND__Exported__Functions__Group1.html#ga9899354ee96eac1da4197075f6c2f774">More...</a><br /></td></tr>
<tr class="separator:ga9899354ee96eac1da4197075f6c2f774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ef3814180cf717dabf240a2b396404"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group1.html#ga57ef3814180cf717dabf240a2b396404">HAL_NAND_MspInit</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand)</td></tr>
<tr class="memdesc:ga57ef3814180cf717dabf240a2b396404"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the NAND MSP.  <a href="group__NAND__Exported__Functions__Group1.html#ga57ef3814180cf717dabf240a2b396404">More...</a><br /></td></tr>
<tr class="separator:ga57ef3814180cf717dabf240a2b396404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182939bc00bdda782830b706f5a7c763"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group1.html#ga182939bc00bdda782830b706f5a7c763">HAL_NAND_MspDeInit</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand)</td></tr>
<tr class="memdesc:ga182939bc00bdda782830b706f5a7c763"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeInitialize the NAND MSP.  <a href="group__NAND__Exported__Functions__Group1.html#ga182939bc00bdda782830b706f5a7c763">More...</a><br /></td></tr>
<tr class="separator:ga182939bc00bdda782830b706f5a7c763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93151bf1a6e4f193327afb2881a4efdd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group1.html#ga93151bf1a6e4f193327afb2881a4efdd">HAL_NAND_IRQHandler</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand)</td></tr>
<tr class="memdesc:ga93151bf1a6e4f193327afb2881a4efdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function handles NAND device interrupt request.  <a href="group__NAND__Exported__Functions__Group1.html#ga93151bf1a6e4f193327afb2881a4efdd">More...</a><br /></td></tr>
<tr class="separator:ga93151bf1a6e4f193327afb2881a4efdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376a6982016a02dea68e76e2a2fb8cc4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group1.html#ga376a6982016a02dea68e76e2a2fb8cc4">HAL_NAND_ITCallback</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand)</td></tr>
<tr class="memdesc:ga376a6982016a02dea68e76e2a2fb8cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND interrupt feature callback.  <a href="group__NAND__Exported__Functions__Group1.html#ga376a6982016a02dea68e76e2a2fb8cc4">More...</a><br /></td></tr>
<tr class="separator:ga376a6982016a02dea68e76e2a2fb8cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab137d707e4b3ee23d32cc49fbe45ed5b"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group2.html#gab137d707e4b3ee23d32cc49fbe45ed5b">HAL_NAND_Reset</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand)</td></tr>
<tr class="memdesc:gab137d707e4b3ee23d32cc49fbe45ed5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND memory reset.  <a href="group__NAND__Exported__Functions__Group2.html#gab137d707e4b3ee23d32cc49fbe45ed5b">More...</a><br /></td></tr>
<tr class="separator:gab137d707e4b3ee23d32cc49fbe45ed5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f64880b8435ffde88f8e43e9b6eb43"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group2.html#ga88f64880b8435ffde88f8e43e9b6eb43">HAL_NAND_Read_Page_8b</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint8_t *pBuffer, uint32_t NumPageToRead)</td></tr>
<tr class="memdesc:ga88f64880b8435ffde88f8e43e9b6eb43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Page(s) from NAND memory block (8-bits addressing)  <a href="group__NAND__Exported__Functions__Group2.html#ga88f64880b8435ffde88f8e43e9b6eb43">More...</a><br /></td></tr>
<tr class="separator:ga88f64880b8435ffde88f8e43e9b6eb43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba01cc60ac7b85e5dcd64dc74bf5115e"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group2.html#gaba01cc60ac7b85e5dcd64dc74bf5115e">HAL_NAND_Write_Page_8b</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint8_t *pBuffer, uint32_t NumPageToWrite)</td></tr>
<tr class="memdesc:gaba01cc60ac7b85e5dcd64dc74bf5115e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Page(s) to NAND memory block (8-bits addressing)  <a href="group__NAND__Exported__Functions__Group2.html#gaba01cc60ac7b85e5dcd64dc74bf5115e">More...</a><br /></td></tr>
<tr class="separator:gaba01cc60ac7b85e5dcd64dc74bf5115e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ccdb17336cafb6188a33a9ab1b03719"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group2.html#ga7ccdb17336cafb6188a33a9ab1b03719">HAL_NAND_Read_SpareArea_8b</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint8_t *pBuffer, uint32_t NumSpareAreaToRead)</td></tr>
<tr class="memdesc:ga7ccdb17336cafb6188a33a9ab1b03719"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Spare area(s) from NAND memory (8-bits addressing)  <a href="group__NAND__Exported__Functions__Group2.html#ga7ccdb17336cafb6188a33a9ab1b03719">More...</a><br /></td></tr>
<tr class="separator:ga7ccdb17336cafb6188a33a9ab1b03719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3b1c56821926e5ec0f6cbf703eb07d"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group2.html#gafa3b1c56821926e5ec0f6cbf703eb07d">HAL_NAND_Write_SpareArea_8b</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint8_t *pBuffer, uint32_t NumSpareAreaTowrite)</td></tr>
<tr class="memdesc:gafa3b1c56821926e5ec0f6cbf703eb07d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Spare area(s) to NAND memory (8-bits addressing)  <a href="group__NAND__Exported__Functions__Group2.html#gafa3b1c56821926e5ec0f6cbf703eb07d">More...</a><br /></td></tr>
<tr class="separator:gafa3b1c56821926e5ec0f6cbf703eb07d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fd96e1602e7ec56237d90f5bd16c84"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group2.html#ga12fd96e1602e7ec56237d90f5bd16c84">HAL_NAND_Read_Page_16b</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint16_t *pBuffer, uint32_t NumPageToRead)</td></tr>
<tr class="memdesc:ga12fd96e1602e7ec56237d90f5bd16c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Page(s) from NAND memory block (16-bits addressing)  <a href="group__NAND__Exported__Functions__Group2.html#ga12fd96e1602e7ec56237d90f5bd16c84">More...</a><br /></td></tr>
<tr class="separator:ga12fd96e1602e7ec56237d90f5bd16c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a997ea7f5390d992ac6b2621afc32d"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group2.html#ga39a997ea7f5390d992ac6b2621afc32d">HAL_NAND_Write_Page_16b</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint16_t *pBuffer, uint32_t NumPageToWrite)</td></tr>
<tr class="memdesc:ga39a997ea7f5390d992ac6b2621afc32d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Page(s) to NAND memory block (16-bits addressing)  <a href="group__NAND__Exported__Functions__Group2.html#ga39a997ea7f5390d992ac6b2621afc32d">More...</a><br /></td></tr>
<tr class="separator:ga39a997ea7f5390d992ac6b2621afc32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270713c9a3630fb532981ef1014fa392"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group2.html#ga270713c9a3630fb532981ef1014fa392">HAL_NAND_Read_SpareArea_16b</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint16_t *pBuffer, uint32_t NumSpareAreaToRead)</td></tr>
<tr class="memdesc:ga270713c9a3630fb532981ef1014fa392"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Spare area(s) from NAND memory (16-bits addressing)  <a href="group__NAND__Exported__Functions__Group2.html#ga270713c9a3630fb532981ef1014fa392">More...</a><br /></td></tr>
<tr class="separator:ga270713c9a3630fb532981ef1014fa392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8542d4140f3ac2e6f30f31261844746"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group2.html#gad8542d4140f3ac2e6f30f31261844746">HAL_NAND_Write_SpareArea_16b</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress, uint16_t *pBuffer, uint32_t NumSpareAreaTowrite)</td></tr>
<tr class="memdesc:gad8542d4140f3ac2e6f30f31261844746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write Spare area(s) to NAND memory (16-bits addressing)  <a href="group__NAND__Exported__Functions__Group2.html#gad8542d4140f3ac2e6f30f31261844746">More...</a><br /></td></tr>
<tr class="separator:gad8542d4140f3ac2e6f30f31261844746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59a9ca3f34e9154b67595db1471b33c"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group2.html#gab59a9ca3f34e9154b67595db1471b33c">HAL_NAND_Erase_Block</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress)</td></tr>
<tr class="memdesc:gab59a9ca3f34e9154b67595db1471b33c"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND memory Block erase.  <a href="group__NAND__Exported__Functions__Group2.html#gab59a9ca3f34e9154b67595db1471b33c">More...</a><br /></td></tr>
<tr class="separator:gab59a9ca3f34e9154b67595db1471b33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a8dd61d92a8f108e9708f39e3e1aac"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group2.html#gae2a8dd61d92a8f108e9708f39e3e1aac">HAL_NAND_Address_Inc</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, <a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__AddressTypeDef">NAND_AddressTypeDef</a> *pAddress)</td></tr>
<tr class="memdesc:gae2a8dd61d92a8f108e9708f39e3e1aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment the NAND memory address.  <a href="group__NAND__Exported__Functions__Group2.html#gae2a8dd61d92a8f108e9708f39e3e1aac">More...</a><br /></td></tr>
<tr class="separator:gae2a8dd61d92a8f108e9708f39e3e1aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91316bfd4f3ad4770bbb06e02071ce35"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group3.html#ga91316bfd4f3ad4770bbb06e02071ce35">HAL_NAND_ECC_Enable</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand)</td></tr>
<tr class="memdesc:ga91316bfd4f3ad4770bbb06e02071ce35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable dynamically NAND ECC feature.  <a href="group__NAND__Exported__Functions__Group3.html#ga91316bfd4f3ad4770bbb06e02071ce35">More...</a><br /></td></tr>
<tr class="separator:ga91316bfd4f3ad4770bbb06e02071ce35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29344a7cb80d2713e5f0d0738abcff51"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group3.html#ga29344a7cb80d2713e5f0d0738abcff51">HAL_NAND_ECC_Disable</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand)</td></tr>
<tr class="memdesc:ga29344a7cb80d2713e5f0d0738abcff51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable dynamically NAND ECC feature.  <a href="group__NAND__Exported__Functions__Group3.html#ga29344a7cb80d2713e5f0d0738abcff51">More...</a><br /></td></tr>
<tr class="separator:ga29344a7cb80d2713e5f0d0738abcff51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a44e9d310ac35802936c8427055daf"><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group3.html#gaa7a44e9d310ac35802936c8427055daf">HAL_NAND_GetECC</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand, uint32_t *ECCval, uint32_t Timeout)</td></tr>
<tr class="memdesc:gaa7a44e9d310ac35802936c8427055daf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get NAND ECC value.  <a href="group__NAND__Exported__Functions__Group3.html#gaa7a44e9d310ac35802936c8427055daf">More...</a><br /></td></tr>
<tr class="separator:gaa7a44e9d310ac35802936c8427055daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a9b2dd282dcdf6e0670952e1bf57af"><td class="memItemLeft" align="right" valign="top">HAL_NAND_StateTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group4.html#ga49a9b2dd282dcdf6e0670952e1bf57af">HAL_NAND_GetState</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand)</td></tr>
<tr class="memdesc:ga49a9b2dd282dcdf6e0670952e1bf57af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the NAND state.  <a href="group__NAND__Exported__Functions__Group4.html#ga49a9b2dd282dcdf6e0670952e1bf57af">More...</a><br /></td></tr>
<tr class="separator:ga49a9b2dd282dcdf6e0670952e1bf57af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf19dc1c0c665d8ba9589dbf5e751cd9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__NAND__Exported__Functions__Group4.html#gabf19dc1c0c665d8ba9589dbf5e751cd9">HAL_NAND_Read_Status</a> (<a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__HandleTypeDef">NAND_HandleTypeDef</a> *hnand)</td></tr>
<tr class="memdesc:gabf19dc1c0c665d8ba9589dbf5e751cd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">NAND memory read status.  <a href="group__NAND__Exported__Functions__Group4.html#gabf19dc1c0c665d8ba9589dbf5e751cd9">More...</a><br /></td></tr>
<tr class="separator:gabf19dc1c0c665d8ba9589dbf5e751cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:aaa53ca0b650dfd85c4f59fa156f7a2cc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32l4xx__hal__nand_8h.html#aaa53ca0b650dfd85c4f59fa156f7a2cc">C</a></td></tr>
<tr class="separator:aaa53ca0b650dfd85c4f59fa156f7a2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of NAND HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p class="definition">Definition in file <a class="el" href="stm32l4xx__hal__nand_8h_source.html">stm32l4xx_hal_nand.h</a>.</p>
</div><hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structNAND__IDTypeDef" id="structNAND__IDTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structNAND__IDTypeDef">&#9670;&nbsp;</a></span>NAND_IDTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct NAND_IDTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>NAND Memory electronic signature Structure definition. </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__nand_8h_source.html#l00061">61</a> of file <a class="el" href="stm32l4xx__hal__nand_8h_source.html">stm32l4xx_hal_nand.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ac88e9bd63c93e0302ec29ea907cf170b"></a>uint8_t</td>
<td class="fieldname">
Device_Id</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a80e1ade2cdd2a26829f4d147145d35de"></a>uint8_t</td>
<td class="fieldname">
Fourth_Id</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a9a1270cc7f7e022d33b1939cb8be2c02"></a>uint8_t</td>
<td class="fieldname">
Maker_Id</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="af7f3d4bcf95c4f768348a7c791f853a2"></a>uint8_t</td>
<td class="fieldname">
Third_Id</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structNAND__AddressTypeDef" id="structNAND__AddressTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structNAND__AddressTypeDef">&#9670;&nbsp;</a></span>NAND_AddressTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct NAND_AddressTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>NAND Memory address Structure definition. </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__nand_8h_source.html#l00076">76</a> of file <a class="el" href="stm32l4xx__hal__nand_8h_source.html">stm32l4xx_hal_nand.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ace8d69c1a2ebda7f8ab981b1eb9a1186"></a>uint16_t</td>
<td class="fieldname">
Block</td>
<td class="fielddoc">
<p>NAND memory Block address </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a76bd3814966f573a4eb35111b61c80fa"></a>uint16_t</td>
<td class="fieldname">
Page</td>
<td class="fielddoc">
<p>NAND memory Page address <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6bb11309d59c3fbe976cd35d3bf5e0e8"></a>uint16_t</td>
<td class="fieldname">
Plane</td>
<td class="fielddoc">
<p>NAND memory Zone address <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a name="structNAND__DeviceConfigTypeDef" id="structNAND__DeviceConfigTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structNAND__DeviceConfigTypeDef">&#9670;&nbsp;</a></span>NAND_DeviceConfigTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct NAND_DeviceConfigTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>NAND Memory info Structure definition. </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__nand_8h_source.html#l00088">88</a> of file <a class="el" href="stm32l4xx__hal__nand_8h_source.html">stm32l4xx_hal_nand.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a1bbe031ea60b814a4e9ca422380f8266"></a>uint32_t</td>
<td class="fieldname">
BlockNbr</td>
<td class="fielddoc">
<p>NAND memory number of total blocks <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6bad4ac2ae7b06264a6214d97fa37334"></a>uint32_t</td>
<td class="fieldname">
BlockSize</td>
<td class="fielddoc">
<p>NAND memory block size measured in number of pages <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a4cbde56fea4668b64488a327b83d4e83"></a>FunctionalState</td>
<td class="fieldname">
ExtraCommandEnable</td>
<td class="fielddoc">
<p>NAND extra command needed for Page reading mode. This parameter is mandatory for some NAND parts after the read command (NAND_CMD_AREA_TRUE1) and before DATA reading sequence. Example: Toshiba THTH58BYG3S0HBAI6. This parameter could be ENABLE or DISABLE Please check the Read Mode sequnece in the NAND device datasheet </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a962ae46e153f8864627565455922794d"></a>uint32_t</td>
<td class="fieldname">
PageSize</td>
<td class="fielddoc">
<p>NAND memory page (without spare area) size measured in bytes for 8 bits adressing or words for 16 bits addressing <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="aa7df5ba30ec67be1c9ad8570c8e7e9a8"></a>uint32_t</td>
<td class="fieldname">
PlaneNbr</td>
<td class="fielddoc">
<p>NAND memory number of planes <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="ac27339383e247c07902b19205faa4eb1"></a>uint32_t</td>
<td class="fieldname">
PlaneSize</td>
<td class="fielddoc">
<p>NAND memory zone size measured in number of blocks <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a6cbe5de301ff40bec088857c7d3b11e7"></a>uint32_t</td>
<td class="fieldname">
SpareAreaSize</td>
<td class="fielddoc">
<p>NAND memory spare area size measured in bytes for 8 bits adressing or words for 16 bits addressing <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<a name="structNAND__HandleTypeDef" id="structNAND__HandleTypeDef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structNAND__HandleTypeDef">&#9670;&nbsp;</a></span>NAND_HandleTypeDef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct NAND_HandleTypeDef</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>NAND handle Structure definition. </p>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__hal__nand_8h_source.html#l00115">115</a> of file <a class="el" href="stm32l4xx__hal__nand_8h_source.html">stm32l4xx_hal_nand.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="aa1acc3126daec8a360e2fa6f580e3561"></a><a class="el" href="stm32l4xx__hal__nand_8h.html#structNAND__DeviceConfigTypeDef">NAND_DeviceConfigTypeDef</a></td>
<td class="fieldname">
Config</td>
<td class="fielddoc">
<p>NAND phusical characteristic information structure <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a02c45ccf809efb0a2259705f8d03606a"></a><a class="el" href="group__FMC__LL__Exported__typedef.html#structFMC__NAND__InitTypeDef">FMC_NAND_InitTypeDef</a></td>
<td class="fieldname">
Init</td>
<td class="fielddoc">
<p>NAND device control configuration parameters </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a34f9fc5fe7833f85c8c3b1ddb5082cfd"></a>FMC_NAND_TypeDef *</td>
<td class="fieldname">
Instance</td>
<td class="fielddoc">
<p>Register base address <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="a5713caecf00ecc61599747399590282c"></a><a class="el" href="stm32l4xx__hal__def_8h.html#ab367482e943333a1299294eadaad284b">HAL_LockTypeDef</a></td>
<td class="fieldname">
Lock</td>
<td class="fielddoc">
<p>NAND locking object <br  />
 </p>
</td></tr>
<tr><td class="fieldtype">
<a id="abb48919ca9a9d368fd8c5d5a15823ce5"></a>__IO HAL_NAND_StateTypeDef</td>
<td class="fieldname">
State</td>
<td class="fielddoc">
<p>NAND device access state <br  />
 </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="aaa53ca0b650dfd85c4f59fa156f7a2cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa53ca0b650dfd85c4f59fa156f7a2cc">&#9670;&nbsp;</a></span>C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">C</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line"><span class="preprocessor">#endif</span></div>
<div class="line"> </div>
<div class="line"><span class="preprocessor">#if defined(FMC_BANK3)</span></div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line"><span class="preprocessor">#include &quot;<a class="code" href="stm32l4xx__ll__fmc_8h.html">stm32l4xx_ll_fmc.h</a>&quot;</span></div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line"> </div>
<div class="line"><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line">{</div>
<div class="line">  HAL_NAND_STATE_RESET     = 0x00U,  </div>
<div class="line">  HAL_NAND_STATE_READY     = 0x01U,  </div>
<div class="line">  HAL_NAND_STATE_BUSY      = 0x02U,  </div>
<div class="line">  HAL_NAND_STATE_ERROR     = 0x03U   </div>
<div class="line">}HAL_NAND_StateTypeDef</div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astm32l4xx__ll__fmc_8h_html"><div class="ttname"><a href="stm32l4xx__ll__fmc_8h.html">stm32l4xx_ll_fmc.h</a></div><div class="ttdoc">Header file of FMC HAL module.</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l4xx__hal__nand_8h.html">stm32l4xx_hal_nand.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
