Classic Timing Analyzer report for add_three_numbers
Thu Oct 08 17:52:10 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.445 ns                         ; C[3]       ; reg_C[3]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.527 ns                        ; reg_sum[6] ; sum[6]     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.098 ns                        ; A[7]       ; reg_A[7]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 244.20 MHz ( period = 4.095 ns ) ; reg_A[0]   ; reg_sum[9] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------+------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 244.20 MHz ( period = 4.095 ns )               ; reg_A[0] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.856 ns                ;
; N/A   ; 249.07 MHz ( period = 4.015 ns )               ; reg_A[0] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.776 ns                ;
; N/A   ; 252.33 MHz ( period = 3.963 ns )               ; reg_B[5] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.724 ns                ;
; N/A   ; 254.13 MHz ( period = 3.935 ns )               ; reg_A[0] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 3.696 ns                ;
; N/A   ; 257.60 MHz ( period = 3.882 ns )               ; reg_A[2] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.643 ns                ;
; N/A   ; 259.40 MHz ( period = 3.855 ns )               ; reg_A[0] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 3.616 ns                ;
; N/A   ; 261.64 MHz ( period = 3.822 ns )               ; reg_B[0] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.583 ns                ;
; N/A   ; 262.61 MHz ( period = 3.808 ns )               ; reg_A[3] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.569 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns )               ; reg_A[2] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.563 ns                ;
; N/A   ; 264.27 MHz ( period = 3.784 ns )               ; reg_A[1] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.545 ns                ;
; N/A   ; 265.04 MHz ( period = 3.773 ns )               ; reg_A[4] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A   ; 266.81 MHz ( period = 3.748 ns )               ; reg_B[5] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.509 ns                ;
; N/A   ; 267.09 MHz ( period = 3.744 ns )               ; reg_B[1] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.505 ns                ;
; N/A   ; 267.24 MHz ( period = 3.742 ns )               ; reg_B[0] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.503 ns                ;
; N/A   ; 268.67 MHz ( period = 3.722 ns )               ; reg_A[2] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 3.483 ns                ;
; N/A   ; 269.98 MHz ( period = 3.704 ns )               ; reg_A[1] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.465 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns )               ; reg_A[3] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.461 ns                ;
; N/A   ; 271.67 MHz ( period = 3.681 ns )               ; reg_A[0] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 3.442 ns                ;
; N/A   ; 272.63 MHz ( period = 3.668 ns )               ; reg_B[5] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 3.429 ns                ;
; N/A   ; 272.70 MHz ( period = 3.667 ns )               ; reg_B[2] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.428 ns                ;
; N/A   ; 272.85 MHz ( period = 3.665 ns )               ; reg_A[4] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.426 ns                ;
; N/A   ; 272.93 MHz ( period = 3.664 ns )               ; reg_B[1] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.425 ns                ;
; N/A   ; 273.07 MHz ( period = 3.662 ns )               ; reg_B[0] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 3.423 ns                ;
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; reg_A[2] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 3.403 ns                ;
; N/A   ; 275.94 MHz ( period = 3.624 ns )               ; reg_A[1] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 3.385 ns                ;
; N/A   ; 276.24 MHz ( period = 3.620 ns )               ; reg_A[3] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 3.381 ns                ;
; N/A   ; 276.47 MHz ( period = 3.617 ns )               ; reg_B[3] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.378 ns                ;
; N/A   ; 277.70 MHz ( period = 3.601 ns )               ; reg_A[0] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 3.362 ns                ;
; N/A   ; 278.78 MHz ( period = 3.587 ns )               ; reg_B[2] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.348 ns                ;
; N/A   ; 278.94 MHz ( period = 3.585 ns )               ; reg_A[4] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 3.346 ns                ;
; N/A   ; 279.02 MHz ( period = 3.584 ns )               ; reg_B[1] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 3.345 ns                ;
; N/A   ; 279.17 MHz ( period = 3.582 ns )               ; reg_B[0] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 3.343 ns                ;
; N/A   ; 282.17 MHz ( period = 3.544 ns )               ; reg_A[1] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 3.305 ns                ;
; N/A   ; 282.49 MHz ( period = 3.540 ns )               ; reg_A[3] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 3.301 ns                ;
; N/A   ; 283.13 MHz ( period = 3.532 ns )               ; reg_A[7] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.292 ns                ;
; N/A   ; 284.01 MHz ( period = 3.521 ns )               ; reg_A[0] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 3.282 ns                ;
; N/A   ; 284.98 MHz ( period = 3.509 ns )               ; reg_B[3] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.270 ns                ;
; N/A   ; 285.14 MHz ( period = 3.507 ns )               ; reg_B[2] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 3.268 ns                ;
; N/A   ; 285.31 MHz ( period = 3.505 ns )               ; reg_A[4] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 3.266 ns                ;
; N/A   ; 285.39 MHz ( period = 3.504 ns )               ; reg_B[1] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 3.265 ns                ;
; N/A   ; 285.55 MHz ( period = 3.502 ns )               ; reg_B[4] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.263 ns                ;
; N/A   ; 288.35 MHz ( period = 3.468 ns )               ; reg_A[2] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 3.229 ns                ;
; N/A   ; 290.61 MHz ( period = 3.441 ns )               ; reg_A[0] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 3.202 ns                ;
; N/A   ; 291.63 MHz ( period = 3.429 ns )               ; reg_B[3] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 3.190 ns                ;
; N/A   ; 291.80 MHz ( period = 3.427 ns )               ; reg_B[2] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 3.188 ns                ;
; N/A   ; 292.91 MHz ( period = 3.414 ns )               ; reg_A[5] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.175 ns                ;
; N/A   ; 293.43 MHz ( period = 3.408 ns )               ; reg_B[0] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 3.169 ns                ;
; N/A   ; 294.64 MHz ( period = 3.394 ns )               ; reg_B[4] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 3.155 ns                ;
; N/A   ; 295.16 MHz ( period = 3.388 ns )               ; reg_A[2] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 3.149 ns                ;
; N/A   ; 296.03 MHz ( period = 3.378 ns )               ; reg_B[6] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.139 ns                ;
; N/A   ; 296.74 MHz ( period = 3.370 ns )               ; reg_A[1] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 3.131 ns                ;
; N/A   ; 297.71 MHz ( period = 3.359 ns )               ; reg_A[3] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 3.120 ns                ;
; N/A   ; 298.60 MHz ( period = 3.349 ns )               ; reg_B[3] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 3.110 ns                ;
; N/A   ; 299.22 MHz ( period = 3.342 ns )               ; reg_B[5] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 3.103 ns                ;
; N/A   ; 299.49 MHz ( period = 3.339 ns )               ; reg_A[6] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.100 ns                ;
; N/A   ; 300.30 MHz ( period = 3.330 ns )               ; reg_B[1] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 3.091 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns )               ; reg_B[0] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 3.089 ns                ;
; N/A   ; 301.75 MHz ( period = 3.314 ns )               ; reg_B[4] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 3.075 ns                ;
; N/A   ; 303.95 MHz ( period = 3.290 ns )               ; reg_A[1] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 3.051 ns                ;
; N/A   ; 305.90 MHz ( period = 3.269 ns )               ; reg_B[7] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 3.030 ns                ;
; N/A   ; 307.41 MHz ( period = 3.253 ns )               ; reg_B[2] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 3.014 ns                ;
; N/A   ; 307.69 MHz ( period = 3.250 ns )               ; reg_B[1] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 3.011 ns                ;
; N/A   ; 307.88 MHz ( period = 3.248 ns )               ; reg_B[0] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 3.009 ns                ;
; N/A   ; 309.21 MHz ( period = 3.234 ns )               ; reg_B[4] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.995 ns                ;
; N/A   ; 311.53 MHz ( period = 3.210 ns )               ; reg_A[1] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 2.971 ns                ;
; N/A   ; 312.60 MHz ( period = 3.199 ns )               ; reg_A[5] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.960 ns                ;
; N/A   ; 315.16 MHz ( period = 3.173 ns )               ; reg_B[2] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.934 ns                ;
; N/A   ; 315.46 MHz ( period = 3.170 ns )               ; reg_B[1] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 2.931 ns                ;
; N/A   ; 315.66 MHz ( period = 3.168 ns )               ; reg_B[0] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 315.66 MHz ( period = 3.168 ns )               ; reg_B[3] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.929 ns                ;
; N/A   ; 320.62 MHz ( period = 3.119 ns )               ; reg_A[5] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.880 ns                ;
; N/A   ; 321.34 MHz ( period = 3.112 ns )               ; reg_B[6] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.873 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; reg_A[7] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.859 ns                ;
; N/A   ; 325.41 MHz ( period = 3.073 ns )               ; reg_A[6] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.834 ns                ;
; N/A   ; 332.45 MHz ( period = 3.008 ns )               ; reg_A[0] ; reg_sum[1] ; clock      ; clock    ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 336.36 MHz ( period = 2.973 ns )               ; reg_A[4] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.734 ns                ;
; N/A   ; 337.50 MHz ( period = 2.963 ns )               ; reg_A[3] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.724 ns                ;
; N/A   ; 338.07 MHz ( period = 2.958 ns )               ; reg_A[2] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 2.719 ns                ;
; N/A   ; 352.61 MHz ( period = 2.836 ns )               ; reg_B[7] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.597 ns                ;
; N/A   ; 356.63 MHz ( period = 2.804 ns )               ; reg_B[5] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.565 ns                ;
; N/A   ; 358.55 MHz ( period = 2.789 ns )               ; reg_A[5] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.550 ns                ;
; N/A   ; 359.84 MHz ( period = 2.779 ns )               ; reg_A[1] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 2.540 ns                ;
; N/A   ; 360.23 MHz ( period = 2.776 ns )               ; reg_B[3] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 364.70 MHz ( period = 2.742 ns )               ; reg_B[2] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 2.503 ns                ;
; N/A   ; 365.10 MHz ( period = 2.739 ns )               ; reg_B[1] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 2.500 ns                ;
; N/A   ; 365.63 MHz ( period = 2.735 ns )               ; reg_B[0] ; reg_sum[1] ; clock      ; clock    ; None                        ; None                      ; 2.496 ns                ;
; N/A   ; 366.03 MHz ( period = 2.732 ns )               ; reg_B[6] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.493 ns                ;
; N/A   ; 370.23 MHz ( period = 2.701 ns )               ; reg_B[4] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; 371.47 MHz ( period = 2.692 ns )               ; reg_A[6] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.453 ns                ;
; N/A   ; 374.11 MHz ( period = 2.673 ns )               ; reg_C[4] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.434 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[4] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.354 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_A[4] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.302 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_A[0] ; reg_sum[0] ; clock      ; clock    ; None                        ; None                      ; 2.296 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_A[3] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 2.291 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_A[2] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 2.288 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[4] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.274 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_A[7] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.227 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[4] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.194 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[0] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.178 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[6] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_A[1] ; reg_sum[1] ; clock      ; clock    ; None                        ; None                      ; 2.107 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_B[3] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 2.104 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[0] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.098 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_B[2] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_B[1] ; reg_sum[1] ; clock      ; clock    ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_B[6] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.061 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[1] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.057 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[6] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_B[4] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 2.030 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[7] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 2.032 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_B[0] ; reg_sum[0] ; clock      ; clock    ; None                        ; None                      ; 2.022 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_A[6] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 2.021 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[4] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.020 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[0] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 2.018 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_A[5] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 2.012 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[1] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.977 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[2] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_B[7] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[5] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 1.960 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[6] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[7] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[0] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.938 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[1] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[2] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[3] ; reg_sum[9] ; clock      ; clock    ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[5] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[1] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.817 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[2] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.816 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[3] ; reg_sum[8] ; clock      ; clock    ; None                        ; None                      ; 1.816 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[5] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.800 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[0] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 1.764 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[2] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[3] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[5] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[0] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[3] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.656 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[1] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[0] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 1.604 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[4] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 1.589 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[1] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 1.563 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[2] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 1.562 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[0] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[6] ; reg_sum[6] ; clock      ; clock    ; None                        ; None                      ; 1.522 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[7] ; reg_sum[7] ; clock      ; clock    ; None                        ; None                      ; 1.519 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[1] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[2] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[3] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[0] ; reg_sum[1] ; clock      ; clock    ; None                        ; None                      ; 1.444 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[1] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 1.403 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[2] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[3] ; reg_sum[4] ; clock      ; clock    ; None                        ; None                      ; 1.402 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[5] ; reg_sum[5] ; clock      ; clock    ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[0] ; reg_sum[0] ; clock      ; clock    ; None                        ; None                      ; 1.013 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[2] ; reg_sum[2] ; clock      ; clock    ; None                        ; None                      ; 0.970 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[1] ; reg_sum[1] ; clock      ; clock    ; None                        ; None                      ; 0.966 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reg_C[3] ; reg_sum[3] ; clock      ; clock    ; None                        ; None                      ; 0.965 ns                ;
+-------+------------------------------------------------+----------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To       ; To Clock ;
+-------+--------------+------------+------+----------+----------+
; N/A   ; None         ; 4.445 ns   ; C[3] ; reg_C[3] ; clock    ;
; N/A   ; None         ; 4.228 ns   ; A[4] ; reg_A[4] ; clock    ;
; N/A   ; None         ; 4.203 ns   ; C[2] ; reg_C[2] ; clock    ;
; N/A   ; None         ; 4.182 ns   ; B[1] ; reg_B[1] ; clock    ;
; N/A   ; None         ; 4.157 ns   ; B[7] ; reg_B[7] ; clock    ;
; N/A   ; None         ; 4.124 ns   ; B[2] ; reg_B[2] ; clock    ;
; N/A   ; None         ; 4.065 ns   ; A[1] ; reg_A[1] ; clock    ;
; N/A   ; None         ; 4.062 ns   ; A[6] ; reg_A[6] ; clock    ;
; N/A   ; None         ; 4.060 ns   ; A[5] ; reg_A[5] ; clock    ;
; N/A   ; None         ; 4.008 ns   ; C[7] ; reg_C[7] ; clock    ;
; N/A   ; None         ; 3.991 ns   ; C[4] ; reg_C[4] ; clock    ;
; N/A   ; None         ; 3.900 ns   ; A[0] ; reg_A[0] ; clock    ;
; N/A   ; None         ; 3.846 ns   ; B[3] ; reg_B[3] ; clock    ;
; N/A   ; None         ; 3.833 ns   ; B[5] ; reg_B[5] ; clock    ;
; N/A   ; None         ; 3.829 ns   ; B[6] ; reg_B[6] ; clock    ;
; N/A   ; None         ; 3.822 ns   ; B[0] ; reg_B[0] ; clock    ;
; N/A   ; None         ; 3.819 ns   ; B[4] ; reg_B[4] ; clock    ;
; N/A   ; None         ; 3.703 ns   ; A[3] ; reg_A[3] ; clock    ;
; N/A   ; None         ; 3.692 ns   ; C[0] ; reg_C[0] ; clock    ;
; N/A   ; None         ; 3.679 ns   ; C[5] ; reg_C[5] ; clock    ;
; N/A   ; None         ; 3.673 ns   ; A[2] ; reg_A[2] ; clock    ;
; N/A   ; None         ; 3.609 ns   ; C[1] ; reg_C[1] ; clock    ;
; N/A   ; None         ; 3.604 ns   ; C[6] ; reg_C[6] ; clock    ;
; N/A   ; None         ; 3.346 ns   ; A[7] ; reg_A[7] ; clock    ;
+-------+--------------+------------+------+----------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To     ; From Clock ;
+-------+--------------+------------+------------+--------+------------+
; N/A   ; None         ; 11.527 ns  ; reg_sum[6] ; sum[6] ; clock      ;
; N/A   ; None         ; 9.881 ns   ; reg_sum[8] ; sum[8] ; clock      ;
; N/A   ; None         ; 9.842 ns   ; reg_sum[0] ; sum[0] ; clock      ;
; N/A   ; None         ; 9.247 ns   ; reg_sum[5] ; sum[5] ; clock      ;
; N/A   ; None         ; 9.008 ns   ; reg_sum[4] ; sum[4] ; clock      ;
; N/A   ; None         ; 8.474 ns   ; reg_sum[7] ; sum[7] ; clock      ;
; N/A   ; None         ; 8.398 ns   ; reg_sum[1] ; sum[1] ; clock      ;
; N/A   ; None         ; 8.333 ns   ; reg_sum[9] ; sum[9] ; clock      ;
; N/A   ; None         ; 8.232 ns   ; reg_sum[2] ; sum[2] ; clock      ;
; N/A   ; None         ; 7.007 ns   ; reg_sum[3] ; sum[3] ; clock      ;
+-------+--------------+------------+------------+--------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To       ; To Clock ;
+---------------+-------------+-----------+------+----------+----------+
; N/A           ; None        ; -3.098 ns ; A[7] ; reg_A[7] ; clock    ;
; N/A           ; None        ; -3.356 ns ; C[6] ; reg_C[6] ; clock    ;
; N/A           ; None        ; -3.361 ns ; C[1] ; reg_C[1] ; clock    ;
; N/A           ; None        ; -3.425 ns ; A[2] ; reg_A[2] ; clock    ;
; N/A           ; None        ; -3.431 ns ; C[5] ; reg_C[5] ; clock    ;
; N/A           ; None        ; -3.444 ns ; C[0] ; reg_C[0] ; clock    ;
; N/A           ; None        ; -3.455 ns ; A[3] ; reg_A[3] ; clock    ;
; N/A           ; None        ; -3.571 ns ; B[4] ; reg_B[4] ; clock    ;
; N/A           ; None        ; -3.574 ns ; B[0] ; reg_B[0] ; clock    ;
; N/A           ; None        ; -3.581 ns ; B[6] ; reg_B[6] ; clock    ;
; N/A           ; None        ; -3.585 ns ; B[5] ; reg_B[5] ; clock    ;
; N/A           ; None        ; -3.598 ns ; B[3] ; reg_B[3] ; clock    ;
; N/A           ; None        ; -3.652 ns ; A[0] ; reg_A[0] ; clock    ;
; N/A           ; None        ; -3.743 ns ; C[4] ; reg_C[4] ; clock    ;
; N/A           ; None        ; -3.760 ns ; C[7] ; reg_C[7] ; clock    ;
; N/A           ; None        ; -3.812 ns ; A[5] ; reg_A[5] ; clock    ;
; N/A           ; None        ; -3.814 ns ; A[6] ; reg_A[6] ; clock    ;
; N/A           ; None        ; -3.817 ns ; A[1] ; reg_A[1] ; clock    ;
; N/A           ; None        ; -3.876 ns ; B[2] ; reg_B[2] ; clock    ;
; N/A           ; None        ; -3.909 ns ; B[7] ; reg_B[7] ; clock    ;
; N/A           ; None        ; -3.934 ns ; B[1] ; reg_B[1] ; clock    ;
; N/A           ; None        ; -3.955 ns ; C[2] ; reg_C[2] ; clock    ;
; N/A           ; None        ; -3.980 ns ; A[4] ; reg_A[4] ; clock    ;
; N/A           ; None        ; -4.197 ns ; C[3] ; reg_C[3] ; clock    ;
+---------------+-------------+-----------+------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Oct 08 17:52:10 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off add_three_numbers -c add_three_numbers --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 244.2 MHz between source register "reg_A[0]" and destination register "reg_sum[9]" (period= 4.095 ns)
    Info: + Longest register to register delay is 3.856 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y10_N27; Fanout = 2; REG Node = 'reg_A[0]'
        Info: 2: + IC(0.603 ns) + CELL(0.517 ns) = 1.120 ns; Loc. = LCCOMB_X46_Y10_N0; Fanout = 2; COMB Node = 'Add0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 1.578 ns; Loc. = LCCOMB_X46_Y10_N2; Fanout = 2; COMB Node = 'Add0~2'
        Info: 4: + IC(0.553 ns) + CELL(0.517 ns) = 2.648 ns; Loc. = LCCOMB_X45_Y10_N6; Fanout = 2; COMB Node = 'reg_sum[1]~13'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.728 ns; Loc. = LCCOMB_X45_Y10_N8; Fanout = 2; COMB Node = 'reg_sum[2]~15'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.808 ns; Loc. = LCCOMB_X45_Y10_N10; Fanout = 2; COMB Node = 'reg_sum[3]~17'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.888 ns; Loc. = LCCOMB_X45_Y10_N12; Fanout = 2; COMB Node = 'reg_sum[4]~19'
        Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 3.062 ns; Loc. = LCCOMB_X45_Y10_N14; Fanout = 2; COMB Node = 'reg_sum[5]~21'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.142 ns; Loc. = LCCOMB_X45_Y10_N16; Fanout = 2; COMB Node = 'reg_sum[6]~23'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 3.222 ns; Loc. = LCCOMB_X45_Y10_N18; Fanout = 2; COMB Node = 'reg_sum[7]~25'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.302 ns; Loc. = LCCOMB_X45_Y10_N20; Fanout = 1; COMB Node = 'reg_sum[8]~27'
        Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 3.760 ns; Loc. = LCCOMB_X45_Y10_N22; Fanout = 1; COMB Node = 'reg_sum[9]~28'
        Info: 13: + IC(0.000 ns) + CELL(0.096 ns) = 3.856 ns; Loc. = LCFF_X45_Y10_N23; Fanout = 1; REG Node = 'reg_sum[9]'
        Info: Total cell delay = 2.700 ns ( 70.02 % )
        Info: Total interconnect delay = 1.156 ns ( 29.98 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.862 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X45_Y10_N23; Fanout = 1; REG Node = 'reg_sum[9]'
            Info: Total cell delay = 1.628 ns ( 56.88 % )
            Info: Total interconnect delay = 1.234 ns ( 43.12 % )
        Info: - Longest clock path from clock "clock" to source register is 2.862 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X46_Y10_N27; Fanout = 2; REG Node = 'reg_A[0]'
            Info: Total cell delay = 1.628 ns ( 56.88 % )
            Info: Total interconnect delay = 1.234 ns ( 43.12 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "reg_C[3]" (data pin = "C[3]", clock pin = "clock") is 4.445 ns
    Info: + Longest pin to register delay is 7.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_R14; Fanout = 1; PIN Node = 'C[3]'
        Info: 2: + IC(6.079 ns) + CELL(0.413 ns) = 7.345 ns; Loc. = LCFF_X45_Y10_N3; Fanout = 2; REG Node = 'reg_C[3]'
        Info: Total cell delay = 1.266 ns ( 17.24 % )
        Info: Total interconnect delay = 6.079 ns ( 82.76 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.862 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X45_Y10_N3; Fanout = 2; REG Node = 'reg_C[3]'
        Info: Total cell delay = 1.628 ns ( 56.88 % )
        Info: Total interconnect delay = 1.234 ns ( 43.12 % )
Info: tco from clock "clock" to destination pin "sum[6]" through register "reg_sum[6]" is 11.527 ns
    Info: + Longest clock path from clock "clock" to source register is 2.862 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.862 ns; Loc. = LCFF_X45_Y10_N17; Fanout = 1; REG Node = 'reg_sum[6]'
        Info: Total cell delay = 1.628 ns ( 56.88 % )
        Info: Total interconnect delay = 1.234 ns ( 43.12 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.388 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y10_N17; Fanout = 1; REG Node = 'reg_sum[6]'
        Info: 2: + IC(5.528 ns) + CELL(2.860 ns) = 8.388 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'sum[6]'
        Info: Total cell delay = 2.860 ns ( 34.10 % )
        Info: Total interconnect delay = 5.528 ns ( 65.90 % )
Info: th for register "reg_A[7]" (data pin = "A[7]", clock pin = "clock") is -3.098 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.863 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 34; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X47_Y10_N17; Fanout = 2; REG Node = 'reg_A[7]'
        Info: Total cell delay = 1.628 ns ( 56.86 % )
        Info: Total interconnect delay = 1.235 ns ( 43.14 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.247 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 1; PIN Node = 'A[7]'
        Info: 2: + IC(5.109 ns) + CELL(0.178 ns) = 6.151 ns; Loc. = LCCOMB_X47_Y10_N16; Fanout = 1; COMB Node = 'reg_A[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.247 ns; Loc. = LCFF_X47_Y10_N17; Fanout = 2; REG Node = 'reg_A[7]'
        Info: Total cell delay = 1.138 ns ( 18.22 % )
        Info: Total interconnect delay = 5.109 ns ( 81.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Thu Oct 08 17:52:10 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


