digraph "CFG for '_Z19vector_cdf_norm_inviPKfiiPfii' function" {
	label="CFG for '_Z19vector_cdf_norm_inviPKfiiPfii' function";

	Node0x4ddee00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !4, !invariant.load !5\l  %13 = zext i16 %12 to i32\l  %14 = mul i32 %8, %13\l  %15 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %16 = add i32 %14, %15\l  %17 = icmp slt i32 %16, %0\l  br i1 %17, label %18, label %186\l|{<s0>T|<s1>F}}"];
	Node0x4ddee00:s0 -> Node0x4de0d70;
	Node0x4ddee00:s1 -> Node0x4de0e00;
	Node0x4de0d70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%18:\l18:                                               \l  %19 = mul nsw i32 %16, %3\l  %20 = add nsw i32 %19, %2\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %1, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = fadd float %23, %23\l  %25 = fcmp ogt float %24, 6.250000e-01\l  br i1 %25, label %26, label %105\l|{<s0>T|<s1>F}}"];
	Node0x4de0d70:s0 -> Node0x4de24e0;
	Node0x4de0d70:s1 -> Node0x4de2570;
	Node0x4de24e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%26:\l26:                                               \l  %27 = fsub float 1.000000e+00, %24\l  %28 = tail call float @llvm.fabs.f32(float %27)\l  %29 = fcmp olt float %28, 3.750000e-01\l  br i1 %29, label %30, label %38\l|{<s0>T|<s1>F}}"];
	Node0x4de24e0:s0 -> Node0x4de29d0;
	Node0x4de24e0:s1 -> Node0x4de2a60;
	Node0x4de29d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%30:\l30:                                               \l  %31 = fmul float %27, %27\l  %32 = tail call float @llvm.fmuladd.f32(float %31, float 0x3FC48B6CA0000000,\l... float 0xBF9A2930A0000000)\l  %33 = tail call float @llvm.fmuladd.f32(float %31, float %32, float\l... 0x3FB65B0B40000000)\l  %34 = tail call float @llvm.fmuladd.f32(float %31, float %33, float\l... 0x3FB5581AE0000000)\l  %35 = tail call float @llvm.fmuladd.f32(float %31, float %34, float\l... 0x3FC05AA560000000)\l  %36 = tail call float @llvm.fmuladd.f32(float %31, float %35, float\l... 0x3FCDB27480000000)\l  %37 = tail call float @llvm.fmuladd.f32(float %31, float %36, float\l... 0x3FEC5BF8A0000000)\l  br label %97\l}"];
	Node0x4de29d0 -> Node0x4de37e0;
	Node0x4de2a60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%38:\l38:                                               \l  %39 = fneg float %28\l  %40 = tail call float @llvm.fma.f32(float %39, float %28, float 1.000000e+00)\l  %41 = tail call i1 @llvm.amdgcn.class.f32(float %40, i32 144)\l  %42 = select i1 %41, float 0x41F0000000000000, float 1.000000e+00\l  %43 = fmul float %40, %42\l  %44 = tail call float @llvm.log2.f32(float %43)\l  %45 = fmul float %44, 0x3FE62E42E0000000\l  %46 = tail call i1 @llvm.amdgcn.class.f32(float %44, i32 519)\l  %47 = fneg float %45\l  %48 = tail call float @llvm.fma.f32(float %44, float 0x3FE62E42E0000000,\l... float %47)\l  %49 = tail call float @llvm.fma.f32(float %44, float 0x3E6EFA39E0000000,\l... float %48)\l  %50 = fadd float %45, %49\l  %51 = select i1 %46, float %44, float %50\l  %52 = select i1 %41, float 0x40362E4300000000, float 0.000000e+00\l  %53 = fsub float %51, %52\l  %54 = fcmp ogt float %53, -5.000000e+00\l  br i1 %54, label %55, label %65\l|{<s0>T|<s1>F}}"];
	Node0x4de2a60:s0 -> Node0x4de4a60;
	Node0x4de2a60:s1 -> Node0x4de4af0;
	Node0x4de4a60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%55:\l55:                                               \l  %56 = fsub float -2.500000e+00, %53\l  %57 = tail call float @llvm.fmuladd.f32(float %56, float 0x3E5E2CB100000000,\l... float 0x3E970966C0000000)\l  %58 = tail call float @llvm.fmuladd.f32(float %56, float %57, float\l... 0xBECD8E6AE0000000)\l  %59 = tail call float @llvm.fmuladd.f32(float %56, float %58, float\l... 0xBED26B5820000000)\l  %60 = tail call float @llvm.fmuladd.f32(float %56, float %59, float\l... 0x3F2CA65B60000000)\l  %61 = tail call float @llvm.fmuladd.f32(float %56, float %60, float\l... 0xBF548A8100000000)\l  %62 = tail call float @llvm.fmuladd.f32(float %56, float %61, float\l... 0xBF711C9DE0000000)\l  %63 = tail call float @llvm.fmuladd.f32(float %56, float %62, float\l... 0x3FCF91EC60000000)\l  %64 = tail call float @llvm.fmuladd.f32(float %56, float %63, float\l... 0x3FF805C5E0000000)\l  br label %97\l}"];
	Node0x4de4a60 -> Node0x4de37e0;
	Node0x4de4af0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%65:\l65:                                               \l  %66 = fneg float %53\l  %67 = fcmp ogt float %53, 0xB9F0000000000000\l  %68 = select i1 %67, float 0x41F0000000000000, float 1.000000e+00\l  %69 = fmul float %68, %66\l  %70 = tail call float @llvm.sqrt.f32(float %69)\l  %71 = bitcast float %70 to i32\l  %72 = add nsw i32 %71, -1\l  %73 = bitcast i32 %72 to float\l  %74 = add nsw i32 %71, 1\l  %75 = bitcast i32 %74 to float\l  %76 = fneg float %75\l  %77 = tail call float @llvm.fma.f32(float %76, float %70, float %69)\l  %78 = fcmp ogt float %77, 0.000000e+00\l  %79 = fneg float %73\l  %80 = tail call float @llvm.fma.f32(float %79, float %70, float %69)\l  %81 = fcmp ole float %80, 0.000000e+00\l  %82 = select i1 %81, float %73, float %70\l  %83 = select i1 %78, float %75, float %82\l  %84 = select i1 %67, float 0x3EF0000000000000, float 1.000000e+00\l  %85 = fmul float %84, %83\l  %86 = tail call i1 @llvm.amdgcn.class.f32(float %69, i32 608)\l  %87 = select i1 %86, float %69, float %85\l  %88 = fadd float %87, -3.000000e+00\l  %89 = tail call float @llvm.fmuladd.f32(float %88, float 0xBF2A3E1360000000,\l... float 0x3F1A76AD60000000)\l  %90 = tail call float @llvm.fmuladd.f32(float %88, float %89, float\l... 0x3F561B8E40000000)\l  %91 = tail call float @llvm.fmuladd.f32(float %88, float %90, float\l... 0xBF6E17BCE0000000)\l  %92 = tail call float @llvm.fmuladd.f32(float %88, float %91, float\l... 0x3F77824F60000000)\l  %93 = tail call float @llvm.fmuladd.f32(float %88, float %92, float\l... 0xBF7F38BAE0000000)\l  %94 = tail call float @llvm.fmuladd.f32(float %88, float %93, float\l... 0x3F8354AFC0000000)\l  %95 = tail call float @llvm.fmuladd.f32(float %88, float %94, float\l... 0x3FF006DB60000000)\l  %96 = tail call float @llvm.fmuladd.f32(float %88, float %95, float\l... 0x4006A9EFC0000000)\l  br label %97\l}"];
	Node0x4de4af0 -> Node0x4de37e0;
	Node0x4de37e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%97:\l97:                                               \l  %98 = phi float [ %37, %30 ], [ %64, %55 ], [ %96, %65 ]\l  %99 = fmul float %28, %98\l  %100 = fcmp ogt float %28, 1.000000e+00\l  %101 = select i1 %100, float 0x7FF8000000000000, float %99\l  %102 = fcmp oeq float %28, 1.000000e+00\l  %103 = select i1 %102, float 0x7FF0000000000000, float %101\l  %104 = tail call float @llvm.copysign.f32(float %103, float %27)\l  br label %171\l}"];
	Node0x4de37e0 -> Node0x4de7e70;
	Node0x4de2570 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7a88970",label="{%105:\l105:                                              \l  %106 = fcmp ogt float %24, 0x3F50000000000000\l  br i1 %106, label %107, label %136\l|{<s0>T|<s1>F}}"];
	Node0x4de2570:s0 -> Node0x4de8000;
	Node0x4de2570:s1 -> Node0x4de8090;
	Node0x4de8000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%107:\l107:                                              \l  %108 = fsub float 2.000000e+00, %24\l  %109 = fmul float %24, %108\l  %110 = tail call i1 @llvm.amdgcn.class.f32(float %109, i32 144)\l  %111 = select i1 %110, float 0x41F0000000000000, float 1.000000e+00\l  %112 = fmul float %109, %111\l  %113 = tail call float @llvm.log2.f32(float %112)\l  %114 = fmul float %113, 0x3FE62E42E0000000\l  %115 = tail call i1 @llvm.amdgcn.class.f32(float %113, i32 519)\l  %116 = fneg float %114\l  %117 = tail call float @llvm.fma.f32(float %113, float 0x3FE62E42E0000000,\l... float %116)\l  %118 = tail call float @llvm.fma.f32(float %113, float 0x3E6EFA39E0000000,\l... float %117)\l  %119 = fadd float %114, %118\l  %120 = select i1 %115, float %113, float %119\l  %121 = select i1 %110, float 0x40362E4300000000, float 0.000000e+00\l  %122 = fsub float %121, %120\l  %123 = fadd float %122, -3.125000e+00\l  %124 = tail call float @llvm.fmuladd.f32(float %123, float\l... 0x3E07EE6620000000, float 0xBE33F5A800000000)\l  %125 = tail call float @llvm.fmuladd.f32(float %123, float %124, float\l... 0xBE5B638F00000000)\l  %126 = tail call float @llvm.fmuladd.f32(float %123, float %125, float\l... 0x3E9C9CCC60000000)\l  %127 = tail call float @llvm.fmuladd.f32(float %123, float %126, float\l... 0xBEB72F8AE0000000)\l  %128 = tail call float @llvm.fmuladd.f32(float %123, float %127, float\l... 0xBEED21AA60000000)\l  %129 = tail call float @llvm.fmuladd.f32(float %123, float %128, float\l... 0x3F287AEBC0000000)\l  %130 = tail call float @llvm.fmuladd.f32(float %123, float %129, float\l... 0xBF48455D40000000)\l  %131 = tail call float @llvm.fmuladd.f32(float %123, float %130, float\l... 0xBF78B6CA40000000)\l  %132 = tail call float @llvm.fmuladd.f32(float %123, float %131, float\l... 0x3FCEBD80C0000000)\l  %133 = tail call float @llvm.fmuladd.f32(float %123, float %132, float\l... 0x3FFA755E80000000)\l  %134 = fneg float %24\l  %135 = tail call float @llvm.fmuladd.f32(float %134, float %133, float %133)\l  br label %171\l}"];
	Node0x4de8000 -> Node0x4de7e70;
	Node0x4de8090 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%136:\l136:                                              \l  %137 = tail call i1 @llvm.amdgcn.class.f32(float %24, i32 144)\l  %138 = select i1 %137, float 0x41F0000000000000, float 1.000000e+00\l  %139 = fmul float %24, %138\l  %140 = tail call float @llvm.log2.f32(float %139)\l  %141 = fmul float %140, 0x3FE62E42E0000000\l  %142 = tail call i1 @llvm.amdgcn.class.f32(float %140, i32 519)\l  %143 = fneg float %141\l  %144 = tail call float @llvm.fma.f32(float %140, float 0x3FE62E42E0000000,\l... float %143)\l  %145 = tail call float @llvm.fma.f32(float %140, float 0x3E6EFA39E0000000,\l... float %144)\l  %146 = fadd float %141, %145\l  %147 = select i1 %142, float %140, float %146\l  %148 = select i1 %137, float 0x40362E4300000000, float 0.000000e+00\l  %149 = fsub float %147, %148\l  %150 = fneg float %149\l  %151 = tail call float @llvm.sqrt.f32(float %150)\l  %152 = tail call float @llvm.amdgcn.rcp.f32(float %151)\l  %153 = fcmp ogt float %24, 0x3D50000000000000\l  br i1 %153, label %154, label %161\l|{<s0>T|<s1>F}}"];
	Node0x4de8090:s0 -> Node0x4debb30;
	Node0x4de8090:s1 -> Node0x4debbc0;
	Node0x4debb30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%154:\l154:                                              \l  %155 = tail call float @llvm.fmuladd.f32(float %152, float\l... 0xBFF57221E0000000, float 0x4007F61440000000)\l  %156 = tail call float @llvm.fmuladd.f32(float %152, float %155, float\l... 0xC0098DD400000000)\l  %157 = tail call float @llvm.fmuladd.f32(float %152, float %156, float\l... 0x4002C90660000000)\l  %158 = tail call float @llvm.fmuladd.f32(float %152, float %157, float\l... 0xBFF3A07EA0000000)\l  %159 = tail call float @llvm.fmuladd.f32(float %152, float %158, float\l... 0xBFABA546C0000000)\l  %160 = tail call float @llvm.fmuladd.f32(float %152, float %159, float\l... 0x3FF004E660000000)\l  br label %168\l}"];
	Node0x4debb30 -> Node0x4dec620;
	Node0x4debbc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c7d7f070",label="{%161:\l161:                                              \l  %162 = tail call float @llvm.fmuladd.f32(float %152, float\l... 0xC03649C6A0000000, float 0x4038FA8FA0000000)\l  %163 = tail call float @llvm.fmuladd.f32(float %152, float %162, float\l... 0xC02A112D80000000)\l  %164 = tail call float @llvm.fmuladd.f32(float %152, float %163, float\l... 0x401309D980000000)\l  %165 = tail call float @llvm.fmuladd.f32(float %152, float %164, float\l... 0xBFF9194880000000)\l  %166 = tail call float @llvm.fmuladd.f32(float %152, float %165, float\l... 0xBF9C084EC0000000)\l  %167 = tail call float @llvm.fmuladd.f32(float %152, float %166, float\l... 0x3FF00143E0000000)\l  br label %168\l}"];
	Node0x4debbc0 -> Node0x4dec620;
	Node0x4dec620 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#eed0c070",label="{%168:\l168:                                              \l  %169 = phi float [ %160, %154 ], [ %167, %161 ]\l  %170 = fmul float %151, %169\l  br label %171\l}"];
	Node0x4dec620 -> Node0x4de7e70;
	Node0x4de7e70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%171:\l171:                                              \l  %172 = phi float [ %104, %97 ], [ %135, %107 ], [ %170, %168 ]\l  %173 = fcmp oeq float %24, 2.000000e+00\l  %174 = fcmp oeq float %24, 0.000000e+00\l  %175 = fcmp olt float %24, 0.000000e+00\l  %176 = fcmp ogt float %24, 2.000000e+00\l  %177 = or i1 %175, %176\l  %178 = fmul float %172, 0xBFF6A09E60000000\l  %179 = select i1 %177, float 0x7FF8000000000000, float %178\l  %180 = select i1 %174, float 0xFFF0000000000000, float %179\l  %181 = select i1 %173, float 0x7FF0000000000000, float %180\l  %182 = mul nsw i32 %16, %6\l  %183 = add nsw i32 %182, %5\l  %184 = sext i32 %183 to i64\l  %185 = getelementptr inbounds float, float addrspace(1)* %4, i64 %184\l  store float %181, float addrspace(1)* %185, align 4, !tbaa !7\l  br label %186\l}"];
	Node0x4de7e70 -> Node0x4de0e00;
	Node0x4de0e00 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%186:\l186:                                              \l  ret void\l}"];
}
