(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(2'h3):(1'h0)] wire1;
  input wire [(3'h5):(1'h0)] wire0;
  wire signed [(4'ha):(1'h0)] wire9;
  wire [(4'hb):(1'h0)] wire8;
  wire [(3'h5):(1'h0)] wire7;
  wire signed [(4'h9):(1'h0)] wire6;
  wire signed [(3'h6):(1'h0)] wire5;
  wire [(3'h5):(1'h0)] wire4;
  assign y = {wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = $unsigned($unsigned(wire1));
  assign wire5 = $unsigned($unsigned(((wire1 == (8'h9e)) ?
                     wire4[(1'h0):(1'h0)] : (wire2 ^ wire3))));
  assign wire6 = wire4[(3'h5):(2'h3)];
  assign wire7 = (|(((!(8'ha8)) ? wire3 : $signed(wire2)) == {wire3}));
  assign wire8 = $signed(wire1);
  assign wire9 = ({((wire2 >> wire6) <<< $signed(wire3))} ^~ ($unsigned(wire0[(1'h1):(1'h1)]) << $unsigned(wire0[(3'h5):(2'h3)])));
endmodule