[%General]
%3Csource%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocess/Chongpai.vhd
%3Cfilename%3E=D:/course/singalreceive/VHDLtoVerilog/singalprocessverilog/chongpai.v
%3Cclass%3E=100
%3Cbasename%3E=Chongpai
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=rst, clk_40, prf_in, data_i_in, data_q_in, data_i_out, data_q_out, prf_out
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
%3Clabel2%3E\category=113
%3Clabel2%3E\port=0
%3Clabel2%3E\alias=<label2>
%3Clabel3%3E\category=113
%3Clabel3%3E\port=0
%3Clabel3%3E\alias=<label3>
chongpai\category=100
chongpai\port=0
chongpai\alias=Chongpai
chongpai_arc\category=101
chongpai_arc\port=0
chongpai_arc\alias=Chongpai_arc
clk_40\category=117
clk_40\port=1
clk_40\alias=Clk_40
clk_40\type\Subtype\mark1=ieee::std_logic
clk_40\type\Subtype\mark2=ieee::std_logic
data_i_in\category=117
data_i_in\port=1
data_i_in\alias=Data_I_in
data_i_in\type\Subtype\mark1=ieee::std_logic_vector
data_i_in\type\Subtype\mark2=ieee::std_logic_vector
data_i_in\type\Subtype\constraint\0\Range\dir=false
data_i_in\type\Subtype\constraint\0\Range\left\Constant\value=32
data_i_in\type\Subtype\constraint\0\Range\left\Constant\units=
data_i_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_i_in\type\Subtype\constraint\0\Range\right\Constant\value=0
data_i_in\type\Subtype\constraint\0\Range\right\Constant\units=
data_i_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_i_in_temp\category=117
data_i_in_temp\port=0
data_i_in_temp\alias=Data_I_in_temp
data_i_in_temp\type\Subtype\mark1=ieee::std_logic_vector
data_i_in_temp\type\Subtype\mark2=ieee::std_logic_vector
data_i_in_temp\type\Subtype\constraint\0\Range\dir=false
data_i_in_temp\type\Subtype\constraint\0\Range\left\Constant\value=35
data_i_in_temp\type\Subtype\constraint\0\Range\left\Constant\units=
data_i_in_temp\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_i_in_temp\type\Subtype\constraint\0\Range\right\Constant\value=0
data_i_in_temp\type\Subtype\constraint\0\Range\right\Constant\units=
data_i_in_temp\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_i_out\category=117
data_i_out\port=2
data_i_out\alias=Data_I_out
data_i_out\type\Subtype\mark1=ieee::std_logic_vector
data_i_out\type\Subtype\mark2=ieee::std_logic_vector
data_i_out\type\Subtype\constraint\0\Range\dir=false
data_i_out\type\Subtype\constraint\0\Range\left\Constant\value=32
data_i_out\type\Subtype\constraint\0\Range\left\Constant\units=
data_i_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_i_out\type\Subtype\constraint\0\Range\right\Constant\value=0
data_i_out\type\Subtype\constraint\0\Range\right\Constant\units=
data_i_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_q_in\category=117
data_q_in\port=1
data_q_in\alias=Data_Q_in
data_q_in\type\Subtype\mark1=ieee::std_logic_vector
data_q_in\type\Subtype\mark2=ieee::std_logic_vector
data_q_in\type\Subtype\constraint\0\Range\dir=false
data_q_in\type\Subtype\constraint\0\Range\left\Constant\value=32
data_q_in\type\Subtype\constraint\0\Range\left\Constant\units=
data_q_in\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_q_in\type\Subtype\constraint\0\Range\right\Constant\value=0
data_q_in\type\Subtype\constraint\0\Range\right\Constant\units=
data_q_in\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_q_in_temp\category=117
data_q_in_temp\port=0
data_q_in_temp\alias=Data_Q_in_temp
data_q_in_temp\type\Subtype\mark1=ieee::std_logic_vector
data_q_in_temp\type\Subtype\mark2=ieee::std_logic_vector
data_q_in_temp\type\Subtype\constraint\0\Range\dir=false
data_q_in_temp\type\Subtype\constraint\0\Range\left\Constant\value=35
data_q_in_temp\type\Subtype\constraint\0\Range\left\Constant\units=
data_q_in_temp\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_q_in_temp\type\Subtype\constraint\0\Range\right\Constant\value=0
data_q_in_temp\type\Subtype\constraint\0\Range\right\Constant\units=
data_q_in_temp\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
data_q_out\category=117
data_q_out\port=2
data_q_out\alias=Data_Q_out
data_q_out\type\Subtype\mark1=ieee::std_logic_vector
data_q_out\type\Subtype\mark2=ieee::std_logic_vector
data_q_out\type\Subtype\constraint\0\Range\dir=false
data_q_out\type\Subtype\constraint\0\Range\left\Constant\value=32
data_q_out\type\Subtype\constraint\0\Range\left\Constant\units=
data_q_out\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
data_q_out\type\Subtype\constraint\0\Range\right\Constant\value=0
data_q_out\type\Subtype\constraint\0\Range\right\Constant\units=
data_q_out\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
prf_in\category=117
prf_in\port=1
prf_in\alias=Prf_in
prf_in\type\Subtype\mark1=ieee::std_logic
prf_in\type\Subtype\mark2=ieee::std_logic
prf_in_flag\category=117
prf_in_flag\port=0
prf_in_flag\alias=Prf_in_flag
prf_in_flag\type\Subtype\mark1=ieee::std_logic
prf_in_flag\type\Subtype\mark2=ieee::std_logic
prf_in_flag_cont\category=117
prf_in_flag_cont\port=0
prf_in_flag_cont\alias=Prf_in_flag_cont
prf_in_flag_cont\type\Subtype\mark1=ieee::std_logic_vector
prf_in_flag_cont\type\Subtype\mark2=ieee::std_logic_vector
prf_in_flag_cont\type\Subtype\constraint\0\Range\dir=false
prf_in_flag_cont\type\Subtype\constraint\0\Range\left\Constant\value=1
prf_in_flag_cont\type\Subtype\constraint\0\Range\left\Constant\units=
prf_in_flag_cont\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
prf_in_flag_cont\type\Subtype\constraint\0\Range\right\Constant\value=0
prf_in_flag_cont\type\Subtype\constraint\0\Range\right\Constant\units=
prf_in_flag_cont\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
prf_out\category=117
prf_out\port=2
prf_out\alias=Prf_out
prf_out\type\Subtype\mark1=ieee::std_logic
prf_out\type\Subtype\mark2=ieee::std_logic
q0_i\category=117
q0_i\port=0
q0_i\alias=q0_I
q0_i\type\Subtype\mark1=ieee::std_logic_vector
q0_i\type\Subtype\mark2=ieee::std_logic_vector
q0_i\type\Subtype\constraint\0\Range\dir=false
q0_i\type\Subtype\constraint\0\Range\left\Constant\value=35
q0_i\type\Subtype\constraint\0\Range\left\Constant\units=
q0_i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q0_i\type\Subtype\constraint\0\Range\right\Constant\value=0
q0_i\type\Subtype\constraint\0\Range\right\Constant\units=
q0_i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
q0_q\category=117
q0_q\port=0
q0_q\alias=q0_Q
q0_q\type\Subtype\mark1=ieee::std_logic_vector
q0_q\type\Subtype\mark2=ieee::std_logic_vector
q0_q\type\Subtype\constraint\0\Range\dir=false
q0_q\type\Subtype\constraint\0\Range\left\Constant\value=35
q0_q\type\Subtype\constraint\0\Range\left\Constant\units=
q0_q\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q0_q\type\Subtype\constraint\0\Range\right\Constant\value=0
q0_q\type\Subtype\constraint\0\Range\right\Constant\units=
q0_q\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
q1_i\category=117
q1_i\port=0
q1_i\alias=q1_I
q1_i\type\Subtype\mark1=ieee::std_logic_vector
q1_i\type\Subtype\mark2=ieee::std_logic_vector
q1_i\type\Subtype\constraint\0\Range\dir=false
q1_i\type\Subtype\constraint\0\Range\left\Constant\value=35
q1_i\type\Subtype\constraint\0\Range\left\Constant\units=
q1_i\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q1_i\type\Subtype\constraint\0\Range\right\Constant\value=0
q1_i\type\Subtype\constraint\0\Range\right\Constant\units=
q1_i\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
q1_q\category=117
q1_q\port=0
q1_q\alias=q1_Q
q1_q\type\Subtype\mark1=ieee::std_logic_vector
q1_q\type\Subtype\mark2=ieee::std_logic_vector
q1_q\type\Subtype\constraint\0\Range\dir=false
q1_q\type\Subtype\constraint\0\Range\left\Constant\value=35
q1_q\type\Subtype\constraint\0\Range\left\Constant\units=
q1_q\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
q1_q\type\Subtype\constraint\0\Range\right\Constant\value=0
q1_q\type\Subtype\constraint\0\Range\right\Constant\units=
q1_q\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ram0_i\category=105
ram0_i\port=0
ram0_i\alias=Ram0_I
ram0_i_u\category=105
ram0_i_u\port=0
ram0_i_u\alias=Ram0_I_u
ram0_q\category=105
ram0_q\port=0
ram0_q\alias=Ram0_Q
ram0_q_u\category=105
ram0_q_u\port=0
ram0_q_u\alias=Ram0_Q_u
ram1_i\category=105
ram1_i\port=0
ram1_i\alias=Ram1_I
ram1_i_u\category=105
ram1_i_u\port=0
ram1_i_u\alias=Ram1_I_u
ram1_q\category=105
ram1_q\port=0
ram1_q\alias=Ram1_Q
ram1_q_u\category=105
ram1_q_u\port=0
ram1_q_u\alias=Ram1_Q_u
rdadd\category=117
rdadd\port=0
rdadd\alias=rdadd
rdadd\type\Subtype\mark1=ieee::std_logic_vector
rdadd\type\Subtype\mark2=ieee::std_logic_vector
rdadd\type\Subtype\constraint\0\Range\dir=false
rdadd\type\Subtype\constraint\0\Range\left\Constant\value=12
rdadd\type\Subtype\constraint\0\Range\left\Constant\units=
rdadd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rdadd\type\Subtype\constraint\0\Range\right\Constant\value=0
rdadd\type\Subtype\constraint\0\Range\right\Constant\units=
rdadd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rdadd_base\category=117
rdadd_base\port=0
rdadd_base\alias=rdadd_base
rdadd_base\type\Subtype\mark1=ieee::std_logic_vector
rdadd_base\type\Subtype\mark2=ieee::std_logic_vector
rdadd_base\type\Subtype\constraint\0\Range\dir=false
rdadd_base\type\Subtype\constraint\0\Range\left\Constant\value=12
rdadd_base\type\Subtype\constraint\0\Range\left\Constant\units=
rdadd_base\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
rdadd_base\type\Subtype\constraint\0\Range\right\Constant\value=0
rdadd_base\type\Subtype\constraint\0\Range\right\Constant\units=
rdadd_base\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
rden0\category=117
rden0\port=0
rden0\alias=rden0
rden0\type\Subtype\mark1=ieee::std_logic
rden0\type\Subtype\mark2=ieee::std_logic
rden0_delay\category=117
rden0_delay\port=0
rden0_delay\alias=rden0_delay
rden0_delay\type\Subtype\mark1=ieee::std_logic
rden0_delay\type\Subtype\mark2=ieee::std_logic
rden1\category=117
rden1\port=0
rden1\alias=rden1
rden1\type\Subtype\mark1=ieee::std_logic
rden1\type\Subtype\mark2=ieee::std_logic
rst\category=117
rst\port=1
rst\alias=Rst
rst\type\Subtype\mark1=ieee::std_logic
rst\type\Subtype\mark2=ieee::std_logic
rst_flag\category=117
rst_flag\port=0
rst_flag\alias=Rst_flag
rst_flag\type\Subtype\mark1=ieee::std_logic
rst_flag\type\Subtype\mark2=ieee::std_logic
wradd\category=117
wradd\port=0
wradd\alias=wradd
wradd\type\Subtype\mark1=ieee::std_logic_vector
wradd\type\Subtype\mark2=ieee::std_logic_vector
wradd\type\Subtype\constraint\0\Range\dir=false
wradd\type\Subtype\constraint\0\Range\left\Constant\value=12
wradd\type\Subtype\constraint\0\Range\left\Constant\units=
wradd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
wradd\type\Subtype\constraint\0\Range\right\Constant\value=0
wradd\type\Subtype\constraint\0\Range\right\Constant\units=
wradd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
wren0\category=117
wren0\port=0
wren0\alias=wren0
wren0\type\Subtype\mark1=ieee::std_logic
wren0\type\Subtype\mark2=ieee::std_logic
wren1\category=117
wren1\port=0
wren1\alias=wren1
wren1\type\Subtype\mark1=ieee::std_logic
wren1\type\Subtype\mark2=ieee::std_logic
%3ChasCode%3E=true
