<def f='llvm/llvm/lib/Target/X86/X86InstrInfo.h' l='149' type='const llvm::X86RegisterInfo &amp; llvm::X86InstrInfo::getRegisterInfo() const'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='557' u='c' c='_ZNK4llvm12X86Subtarget15getRegisterInfoEv'/>
<doc f='llvm/llvm/lib/Target/X86/X86InstrInfo.h' l='145'>/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As
  /// such, whenever a client has an instance of instruction info, it should
  /// always be able to get register info as well (through this method).
  ///</doc>
<use f='llvm/llvm/lib/Target/X86/X86FixupBWInsts.cpp' l='170' u='c' c='_ZN12_GLOBAL__N_115FixupBWInstPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupBWInsts.cpp' l='190' u='c' c='_ZNK12_GLOBAL__N_115FixupBWInstPass21getSuperRegDestIfDeadEPN4llvm12MachineInstrERNS1_8RegisterE'/>
<use f='llvm/llvm/lib/Target/X86/X86FixupBWInsts.cpp' l='322' u='c' c='_ZNK12_GLOBAL__N_115FixupBWInstPass14tryReplaceCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='33631' u='c' c='_ZNK4llvm17X86TargetLowering21EmitSjLjDispatchBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='2946' u='c' c='_ZNK4llvm12X86InstrInfo25replaceBranchWithTailCallERNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3173' u='c' c='_ZNK4llvm12X86InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3478' u='c' c='_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3493' u='c' c='_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4233' u='c' c='_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4687' u='c' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4701' u='c' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4715' u='c' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4768' u='c' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4771' u='c' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4774' u='c' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4777' u='c' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4780' u='c' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4783' u='c' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4786' u='c' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4789' u='c' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='8406' u='c' c='_ZNK4llvm12X86InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='847' u='c' c='_ZL26getRegClassForUnfoldedLoadRN4llvm15MachineFunctionERKNS_12X86InstrInfoEj'/>
