[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamBitSelect/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 142
LIB: work
FILE: ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv
n<> u<141> t<Top_level_rule> c<1> l<1:1> el<22:1>
  n<> u<1> t<Null_rule> p<141> s<140> l<1:1>
  n<> u<140> t<Source_text> p<141> c<8> l<1:1> el<21:10>
    n<> u<8> t<Description> p<140> c<7> s<139> l<1:1> el<3:10>
      n<> u<7> t<Module_declaration> p<8> c<5> l<1:1> el<3:10>
        n<> u<5> t<Module_nonansi_header> p<7> c<2> s<6> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:12>
          n<> u<4> t<List_of_ports> p<5> l<1:12> el<1:14>
        n<> u<6> t<ENDMODULE> p<7> l<3:1> el<3:10>
    n<> u<139> t<Description> p<140> c<138> l<5:1> el<21:10>
      n<> u<138> t<Module_declaration> p<139> c<12> l<5:1> el<21:10>
        n<> u<12> t<Module_nonansi_header> p<138> c<9> s<29> l<5:1> el<5:14>
          n<module> u<9> t<Module_keyword> p<12> s<10> l<5:1> el<5:7>
          n<dut> u<10> t<STRING_CONST> p<12> s<11> l<5:8> el<5:11>
          n<> u<11> t<List_of_ports> p<12> l<5:11> el<5:13>
        n<> u<29> t<Module_item> p<138> c<28> s<136> l<7:1> el<7:26>
          n<> u<28> t<Non_port_module_item> p<29> c<27> l<7:1> el<7:26>
            n<> u<27> t<Module_or_generate_item> p<28> c<26> l<7:1> el<7:26>
              n<> u<26> t<Module_common_item> p<27> c<25> l<7:1> el<7:26>
                n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<7:1> el<7:26>
                  n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<7:1> el<7:26>
                    n<> u<23> t<Parameter_declaration> p<24> c<13> l<7:1> el<7:25>
                      n<> u<13> t<Data_type_or_implicit> p<23> s<22> l<7:11> el<7:11>
                      n<> u<22> t<List_of_param_assignments> p<23> c<21> l<7:11> el<7:25>
                        n<> u<21> t<Param_assignment> p<22> c<14> l<7:11> el<7:25>
                          n<test> u<14> t<STRING_CONST> p<21> s<20> l<7:11> el<7:15>
                          n<> u<20> t<Constant_param_expression> p<21> c<19> l<7:18> el<7:25>
                            n<> u<19> t<Constant_mintypmax_expression> p<20> c<18> l<7:18> el<7:25>
                              n<> u<18> t<Constant_expression> p<19> c<17> l<7:18> el<7:25>
                                n<> u<17> t<Constant_primary> p<18> c<16> l<7:18> el<7:25>
                                  n<> u<16> t<Primary_literal> p<17> c<15> l<7:18> el<7:25>
                                    n<4'b0011> u<15> t<INT_CONST> p<16> l<7:18> el<7:25>
        n<> u<136> t<Module_item> p<138> c<135> s<137> l<9:1> el<19:4>
          n<> u<135> t<Non_port_module_item> p<136> c<134> l<9:1> el<19:4>
            n<> u<134> t<Module_or_generate_item> p<135> c<133> l<9:1> el<19:4>
              n<> u<133> t<Module_common_item> p<134> c<132> l<9:1> el<19:4>
                n<> u<132> t<Loop_generate_construct> p<133> c<35> l<9:1> el<19:4>
                  n<> u<35> t<Genvar_initialization> p<132> c<30> s<45> l<9:6> el<9:18>
                    n<k> u<30> t<STRING_CONST> p<35> s<34> l<9:13> el<9:14>
                    n<> u<34> t<Constant_expression> p<35> c<33> l<9:17> el<9:18>
                      n<> u<33> t<Constant_primary> p<34> c<32> l<9:17> el<9:18>
                        n<> u<32> t<Primary_literal> p<33> c<31> l<9:17> el<9:18>
                          n<0> u<31> t<INT_CONST> p<32> l<9:17> el<9:18>
                  n<> u<45> t<Constant_expression> p<132> c<39> s<48> l<9:20> el<9:25>
                    n<> u<39> t<Constant_expression> p<45> c<38> s<44> l<9:20> el<9:21>
                      n<> u<38> t<Constant_primary> p<39> c<37> l<9:20> el<9:21>
                        n<> u<37> t<Primary_literal> p<38> c<36> l<9:20> el<9:21>
                          n<k> u<36> t<STRING_CONST> p<37> l<9:20> el<9:21>
                    n<> u<44> t<BinOp_Less> p<45> s<43> l<9:22> el<9:23>
                    n<> u<43> t<Constant_expression> p<45> c<42> l<9:24> el<9:25>
                      n<> u<42> t<Constant_primary> p<43> c<41> l<9:24> el<9:25>
                        n<> u<41> t<Primary_literal> p<42> c<40> l<9:24> el<9:25>
                          n<4> u<40> t<INT_CONST> p<41> l<9:24> el<9:25>
                  n<> u<48> t<Genvar_iteration> p<132> c<46> s<131> l<9:27> el<9:30>
                    n<k> u<46> t<STRING_CONST> p<48> s<47> l<9:27> el<9:28>
                    n<> u<47> t<IncDec_PlusPlus> p<48> l<9:28> el<9:30>
                  n<> u<131> t<Generate_item> p<132> c<130> l<9:32> el<19:4>
                    n<> u<130> t<Generate_begin_end_block> p<131> c<128> l<9:32> el<19:4>
                      n<> u<128> t<Generate_item> p<130> c<127> s<129> l<10:3> el<18:6>
                        n<> u<127> t<Module_or_generate_item> p<128> c<126> l<10:3> el<18:6>
                          n<> u<126> t<Module_common_item> p<127> c<125> l<10:3> el<18:6>
                            n<> u<125> t<Conditional_generate_construct> p<126> c<124> l<10:3> el<18:6>
                              n<> u<124> t<If_generate_construct> p<125> c<123> l<10:3> el<18:6>
                                n<> u<123> t<IF> p<124> s<57> l<10:3> el<10:5>
                                n<> u<57> t<Constant_expression> p<124> c<56> s<122> l<10:7> el<10:14>
                                  n<> u<56> t<Constant_primary> p<57> c<49> l<10:7> el<10:14>
                                    n<test> u<49> t<STRING_CONST> p<56> s<55> l<10:7> el<10:11>
                                    n<> u<55> t<Constant_select> p<56> c<54> l<10:11> el<10:14>
                                      n<> u<54> t<Constant_bit_select> p<55> c<53> l<10:11> el<10:14>
                                        n<> u<53> t<Constant_expression> p<54> c<52> l<10:12> el<10:13>
                                          n<> u<52> t<Constant_primary> p<53> c<51> l<10:12> el<10:13>
                                            n<> u<51> t<Primary_literal> p<52> c<50> l<10:12> el<10:13>
                                              n<k> u<50> t<STRING_CONST> p<51> l<10:12> el<10:13>
                                n<> u<122> t<Generate_item> p<124> c<121> l<10:16> el<18:6>
                                  n<> u<121> t<Generate_begin_end_block> p<122> c<66> l<10:16> el<18:6>
                                    n<> u<66> t<Generate_item> p<121> c<65> s<119> l<11:5> el<11:14>
                                      n<> u<65> t<Module_or_generate_item> p<66> c<64> l<11:5> el<11:14>
                                        n<> u<64> t<Module_instantiation> p<65> c<58> l<11:5> el<11:14>
                                          n<MOD> u<58> t<STRING_CONST> p<64> s<63> l<11:5> el<11:8>
                                          n<> u<63> t<Hierarchical_instance> p<64> c<60> l<11:9> el<11:13>
                                            n<> u<60> t<Name_of_instance> p<63> c<59> s<62> l<11:9> el<11:10>
                                              n<m> u<59> t<STRING_CONST> p<60> l<11:9> el<11:10>
                                            n<> u<62> t<List_of_port_connections> p<63> c<61> l<11:12> el<11:12>
                                              n<> u<61> t<Ordered_port_connection> p<62> l<11:12> el<11:12>
                                    n<> u<119> t<Generate_item> p<121> c<118> s<120> l<12:5> el<16:8>
                                      n<> u<118> t<Module_or_generate_item> p<119> c<117> l<12:5> el<16:8>
                                        n<> u<117> t<Module_common_item> p<118> c<116> l<12:5> el<16:8>
                                          n<> u<116> t<Conditional_generate_construct> p<117> c<115> l<12:5> el<16:8>
                                            n<> u<115> t<If_generate_construct> p<116> c<113> l<12:5> el<16:8>
                                              n<> u<113> t<IF> p<115> s<88> l<12:5> el<12:7>
                                              n<> u<88> t<Constant_expression> p<115> c<76> s<100> l<12:9> el<12:25>
                                                n<> u<76> t<Constant_expression> p<88> c<70> s<87> l<12:9> el<12:15>
                                                  n<> u<70> t<Constant_expression> p<76> c<69> s<75> l<12:9> el<12:10>
                                                    n<> u<69> t<Constant_primary> p<70> c<68> l<12:9> el<12:10>
                                                      n<> u<68> t<Primary_literal> p<69> c<67> l<12:9> el<12:10>
                                                        n<k> u<67> t<STRING_CONST> p<68> l<12:9> el<12:10>
                                                  n<> u<75> t<BinOp_Equiv> p<76> s<74> l<12:11> el<12:13>
                                                  n<> u<74> t<Constant_expression> p<76> c<73> l<12:14> el<12:15>
                                                    n<> u<73> t<Constant_primary> p<74> c<72> l<12:14> el<12:15>
                                                      n<> u<72> t<Primary_literal> p<73> c<71> l<12:14> el<12:15>
                                                        n<0> u<71> t<INT_CONST> p<72> l<12:14> el<12:15>
                                                n<> u<87> t<BinOp_LogicOr> p<88> s<86> l<12:16> el<12:18>
                                                n<> u<86> t<Constant_expression> p<88> c<80> l<12:19> el<12:25>
                                                  n<> u<80> t<Constant_expression> p<86> c<79> s<85> l<12:19> el<12:20>
                                                    n<> u<79> t<Constant_primary> p<80> c<78> l<12:19> el<12:20>
                                                      n<> u<78> t<Primary_literal> p<79> c<77> l<12:19> el<12:20>
                                                        n<k> u<77> t<STRING_CONST> p<78> l<12:19> el<12:20>
                                                  n<> u<85> t<BinOp_Equiv> p<86> s<84> l<12:21> el<12:23>
                                                  n<> u<84> t<Constant_expression> p<86> c<83> l<12:24> el<12:25>
                                                    n<> u<83> t<Constant_primary> p<84> c<82> l<12:24> el<12:25>
                                                      n<> u<82> t<Primary_literal> p<83> c<81> l<12:24> el<12:25>
                                                        n<1> u<81> t<INT_CONST> p<82> l<12:24> el<12:25>
                                              n<> u<100> t<Generate_item> p<115> c<99> s<114> l<12:27> el<14:8>
                                                n<> u<99> t<Generate_begin_end_block> p<100> c<97> l<12:27> el<14:8>
                                                  n<> u<97> t<Generate_item> p<99> c<96> s<98> l<13:8> el<13:20>
                                                    n<> u<96> t<Module_or_generate_item> p<97> c<95> l<13:8> el<13:20>
                                                      n<> u<95> t<Module_instantiation> p<96> c<89> l<13:8> el<13:20>
                                                        n<GOOD> u<89> t<STRING_CONST> p<95> s<94> l<13:8> el<13:12>
                                                        n<> u<94> t<Hierarchical_instance> p<95> c<91> l<13:13> el<13:19>
                                                          n<> u<91> t<Name_of_instance> p<94> c<90> s<93> l<13:13> el<13:17>
                                                            n<good> u<90> t<STRING_CONST> p<91> l<13:13> el<13:17>
                                                          n<> u<93> t<List_of_port_connections> p<94> c<92> l<13:18> el<13:18>
                                                            n<> u<92> t<Ordered_port_connection> p<93> l<13:18> el<13:18>
                                                  n<> u<98> t<END> p<99> l<14:5> el<14:8>
                                              n<> u<114> t<ELSE> p<115> s<112> l<14:9> el<14:13>
                                              n<> u<112> t<Generate_item> p<115> c<111> l<14:14> el<16:8>
                                                n<> u<111> t<Generate_begin_end_block> p<112> c<109> l<14:14> el<16:8>
                                                  n<> u<109> t<Generate_item> p<111> c<108> s<110> l<15:8> el<15:18>
                                                    n<> u<108> t<Module_or_generate_item> p<109> c<107> l<15:8> el<15:18>
                                                      n<> u<107> t<Module_instantiation> p<108> c<101> l<15:8> el<15:18>
                                                        n<BAD> u<101> t<STRING_CONST> p<107> s<106> l<15:8> el<15:11>
                                                        n<> u<106> t<Hierarchical_instance> p<107> c<103> l<15:12> el<15:17>
                                                          n<> u<103> t<Name_of_instance> p<106> c<102> s<105> l<15:12> el<15:15>
                                                            n<bad> u<102> t<STRING_CONST> p<103> l<15:12> el<15:15>
                                                          n<> u<105> t<List_of_port_connections> p<106> c<104> l<15:16> el<15:16>
                                                            n<> u<104> t<Ordered_port_connection> p<105> l<15:16> el<15:16>
                                                  n<> u<110> t<END> p<111> l<16:5> el<16:8>
                                    n<> u<120> t<END> p<121> l<18:3> el<18:6>
                      n<> u<129> t<END> p<130> l<19:1> el<19:4>
        n<> u<137> t<ENDMODULE> p<138> l<21:1> el<21:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:5:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:5:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             1
Begin                                                  4
BitSelect                                              1
Constant                                               5
Design                                                 1
GenFor                                                 1
GenIf                                                  1
GenIfElse                                              1
Module                                                 2
ModuleTypespec                                         3
Operation                                              5
ParamAssign                                            1
Parameter                                              1
RefModule                                              3
RefObj                                                 5
RefVar                                                 1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamBitSelect/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiParameter:
  \_Parameter: (work@dut.test), line:7:11, endln:7:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |BIN:0011
    |vpiName:test
    |vpiFullName:work@dut.test
  |vpiParamAssign:
  \_ParamAssign: , line:7:11, endln:7:25
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |vpiRhs:
    \_Constant: , line:7:18, endln:7:25
      |vpiParent:
      \_ParamAssign: , line:7:11, endln:7:25
      |vpiDecompile:4'b0011
      |vpiSize:4
      |BIN:0011
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@dut.test), line:7:11, endln:7:25
  |vpiInternalScope:
  \_GenFor: (work@dut), line:9:1, endln:19:4
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |vpiFullName:work@dut
    |vpiVariables:
    \_RefVar: (work@dut.k), line:9:13, endln:9:14
      |vpiParent:
      \_GenFor: (work@dut), line:9:1, endln:19:4
      |vpiName:k
      |vpiFullName:work@dut.k
    |vpiInternalScope:
    \_Begin: (work@dut), line:9:32, endln:19:4
      |vpiParent:
      \_GenFor: (work@dut), line:9:1, endln:19:4
      |vpiFullName:work@dut
      |vpiInternalScope:
      \_Begin: (work@dut), line:10:16, endln:18:6
        |vpiParent:
        \_Begin: (work@dut), line:9:32, endln:19:4
        |vpiFullName:work@dut
        |vpiInternalScope:
        \_Begin: (work@dut), line:12:27, endln:14:8
          |vpiParent:
          \_Begin: (work@dut), line:10:16, endln:18:6
          |vpiFullName:work@dut
          |vpiTypedef:
          \_ModuleTypespec: (GOOD), line:13:8, endln:13:12
            |vpiParent:
            \_Begin: (work@dut), line:12:27, endln:14:8
            |vpiName:GOOD
          |vpiImportTypespec:
          \_ModuleTypespec: (GOOD), line:13:8, endln:13:12
          |vpiStmt:
          \_RefModule: work@GOOD (good), line:13:8, endln:13:12
            |vpiParent:
            \_Begin: (work@dut), line:12:27, endln:14:8
            |vpiName:good
            |vpiDefName:work@GOOD
            |vpiActual:
            \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:1:1, endln:3:10
        |vpiInternalScope:
        \_Begin: (work@dut), line:14:14, endln:16:8
          |vpiParent:
          \_Begin: (work@dut), line:10:16, endln:18:6
          |vpiFullName:work@dut
          |vpiTypedef:
          \_ModuleTypespec: (BAD), line:15:8, endln:15:11
            |vpiParent:
            \_Begin: (work@dut), line:14:14, endln:16:8
            |vpiName:BAD
          |vpiImportTypespec:
          \_ModuleTypespec: (BAD), line:15:8, endln:15:11
          |vpiStmt:
          \_RefModule: work@BAD (bad), line:15:8, endln:15:11
            |vpiParent:
            \_Begin: (work@dut), line:14:14, endln:16:8
            |vpiName:bad
            |vpiDefName:work@BAD
        |vpiTypedef:
        \_ModuleTypespec: (MOD), line:11:5, endln:11:8
          |vpiParent:
          \_Begin: (work@dut), line:10:16, endln:18:6
          |vpiName:MOD
        |vpiImportTypespec:
        \_ModuleTypespec: (MOD), line:11:5, endln:11:8
        |vpiImportTypespec:
        \_LogicNet: (work@dut.k), line:12:9, endln:12:10
          |vpiParent:
          \_Begin: (work@dut), line:10:16, endln:18:6
          |vpiName:k
          |vpiFullName:work@dut.k
          |vpiNetType:1
        |vpiStmt:
        \_RefModule: work@MOD (m), line:11:5, endln:11:8
          |vpiParent:
          \_Begin: (work@dut), line:10:16, endln:18:6
          |vpiName:m
          |vpiDefName:work@MOD
        |vpiStmt:
        \_GenIfElse: , line:12:5, endln:16:8
          |vpiParent:
          \_Begin: (work@dut), line:10:16, endln:18:6
          |vpiCondition:
          \_Operation: , line:12:9, endln:12:25
            |vpiParent:
            \_GenIfElse: , line:12:5, endln:16:8
            |vpiOpType:27
            |vpiOperand:
            \_Operation: , line:12:9, endln:12:15
              |vpiParent:
              \_Operation: , line:12:9, endln:12:25
              |vpiOpType:14
              |vpiOperand:
              \_RefObj: (work@dut.k), line:12:9, endln:12:10
                |vpiParent:
                \_Operation: , line:12:9, endln:12:15
                |vpiName:k
                |vpiFullName:work@dut.k
                |vpiActual:
                \_LogicNet: (work@dut.k), line:12:9, endln:12:10
              |vpiOperand:
              \_Constant: , line:12:14, endln:12:15
                |vpiParent:
                \_Operation: , line:12:9, endln:12:15
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiOperand:
            \_Operation: , line:12:19, endln:12:25
              |vpiParent:
              \_Operation: , line:12:9, endln:12:25
              |vpiOpType:14
              |vpiOperand:
              \_RefObj: (work@dut.k), line:12:19, endln:12:20
                |vpiParent:
                \_Operation: , line:12:19, endln:12:25
                |vpiName:k
                |vpiFullName:work@dut.k
                |vpiActual:
                \_LogicNet: (work@dut.k), line:12:9, endln:12:10
              |vpiOperand:
              \_Constant: , line:12:24, endln:12:25
                |vpiParent:
                \_Operation: , line:12:19, endln:12:25
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
          |vpiStmt:
          \_Begin: (work@dut), line:12:27, endln:14:8
          |vpiElseStmt:
          \_Begin: (work@dut), line:14:14, endln:16:8
      |vpiImportTypespec:
      \_LogicNet: (work@dut.k), line:10:12, endln:10:13
        |vpiParent:
        \_Begin: (work@dut), line:9:32, endln:19:4
        |vpiName:k
        |vpiFullName:work@dut.k
        |vpiNetType:1
      |vpiStmt:
      \_GenIf: , line:10:3, endln:18:6
        |vpiParent:
        \_Begin: (work@dut), line:9:32, endln:19:4
        |vpiCondition:
        \_BitSelect: (work@dut.test), line:10:11, endln:10:14
          |vpiParent:
          \_GenIf: , line:10:3, endln:18:6
          |vpiName:test
          |vpiFullName:work@dut.test
          |vpiActual:
          \_Parameter: (work@dut.test), line:7:11, endln:7:25
          |vpiIndex:
          \_RefObj: (work@dut.k), line:10:12, endln:10:13
            |vpiParent:
            \_BitSelect: (work@dut.test), line:10:11, endln:10:14
            |vpiName:k
            |vpiFullName:work@dut.k
            |vpiActual:
            \_LogicNet: (work@dut.k), line:10:12, endln:10:13
        |vpiStmt:
        \_Begin: (work@dut), line:10:16, endln:18:6
    |vpiImportTypespec:
    \_RefVar: (work@dut.k), line:9:13, endln:9:14
    |vpiImportTypespec:
    \_LogicNet: (work@dut.k), line:9:20, endln:9:21
      |vpiParent:
      \_GenFor: (work@dut), line:9:1, endln:19:4
      |vpiName:k
      |vpiFullName:work@dut.k
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@dut.k), line:9:27, endln:9:28
      |vpiParent:
      \_GenFor: (work@dut), line:9:1, endln:19:4
      |vpiName:k
      |vpiFullName:work@dut.k
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:9:6, endln:9:18
      |vpiParent:
      \_GenFor: (work@dut), line:9:1, endln:19:4
      |vpiRhs:
      \_Constant: , line:9:17, endln:9:18
        |vpiParent:
        \_Assignment: , line:9:6, endln:9:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@dut.k), line:9:13, endln:9:14
    |vpiCondition:
    \_Operation: , line:9:20, endln:9:25
      |vpiParent:
      \_GenFor: (work@dut), line:9:1, endln:19:4
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@dut.k), line:9:20, endln:9:21
        |vpiParent:
        \_Operation: , line:9:20, endln:9:25
        |vpiName:k
        |vpiFullName:work@dut.k
        |vpiActual:
        \_LogicNet: (work@dut.k), line:9:20, endln:9:21
      |vpiOperand:
      \_Constant: , line:9:24, endln:9:25
        |vpiParent:
        \_Operation: , line:9:20, endln:9:25
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiForIncStmt:
    \_Operation: , line:9:27, endln:9:30
      |vpiParent:
      \_GenFor: (work@dut), line:9:1, endln:19:4
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@dut.k), line:9:27, endln:9:28
        |vpiParent:
        \_Operation: , line:9:27, endln:9:30
        |vpiName:k
        |vpiFullName:work@dut.k
        |vpiActual:
        \_LogicNet: (work@dut.k), line:9:27, endln:9:28
    |vpiStmt:
    \_Begin: (work@dut), line:9:32, endln:19:4
  |vpiDefName:work@dut
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
