Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sun Jun 23 11:53:19 2024
| Host              : LAPTOP-UQD20HRI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Channel_wrapper_timing_summary_routed.rpt -pb Channel_wrapper_timing_summary_routed.pb -rpx Channel_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Channel_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  244         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (244)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (760)
5. checking no_input_delay (24)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (244)
--------------------------
 There are 244 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (760)
--------------------------------------------------
 There are 760 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  805          inf        0.000                      0                  805           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           805 Endpoints
Min Delay           805 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.804ns  (logic 0.672ns (17.666%)  route 3.132ns (82.334%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    rd_en_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          1.209     1.731    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X23Y167        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.150     1.881 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.923     3.804    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X24Y187        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.804ns  (logic 0.672ns (17.666%)  route 3.132ns (82.334%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    rd_en_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          1.209     1.731    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X23Y167        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.150     1.881 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.923     3.804    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X24Y187        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.804ns  (logic 0.672ns (17.666%)  route 3.132ns (82.334%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    rd_en_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          1.209     1.731    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X23Y167        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.150     1.881 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.923     3.804    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X24Y187        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.804ns  (logic 0.672ns (17.666%)  route 3.132ns (82.334%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    rd_en_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          1.209     1.731    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X23Y167        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.150     1.881 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.923     3.804    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X24Y187        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.803ns  (logic 0.672ns (17.671%)  route 3.131ns (82.329%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    rd_en_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          1.209     1.731    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X23Y167        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.150     1.881 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.922     3.803    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X24Y187        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.803ns  (logic 0.672ns (17.671%)  route 3.131ns (82.329%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    rd_en_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          1.209     1.731    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X23Y167        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.150     1.881 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.922     3.803    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X24Y187        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.803ns  (logic 0.672ns (17.671%)  route 3.131ns (82.329%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    rd_en_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          1.209     1.731    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X23Y167        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.150     1.881 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.922     3.803    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X24Y187        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_en
                            (input port)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.803ns  (logic 0.672ns (17.671%)  route 3.131ns (82.329%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  rd_en (IN)
                         net (fo=0)                   0.000     0.000    rd_en_IBUF_inst/I
    K4                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.522     0.522 r  rd_en_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.522    rd_en_IBUF_inst/OUT
    K4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.522 r  rd_en_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          1.209     1.731    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X23Y167        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.150     1.881 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i[31]_i_1/O
                         net (fo=32, routed)          1.922     3.803    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]_0[0]
    SLICE_X24Y187        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.439ns  (logic 1.045ns (30.390%)  route 2.394ns (69.610%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE                         0.000     0.000 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
    SLICE_X23Y189        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/Q
                         net (fo=1, routed)           2.394     2.507    dout_OBUF[18]
    A2                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.932     3.439 r  dout_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.439    dout[18]
    A2                                                                r  dout[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 1.015ns (29.705%)  route 2.401ns (70.295%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y189        FDRE                         0.000     0.000 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
    SLICE_X23Y189        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=1, routed)           2.401     2.515    dout_OBUF[6]
    E5                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.901     3.416 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.416    dout[6]
    E5                                                                r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Channel_i/Main_Counter_0/U0/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Channel_i/Eliminator_0/U0/registered_data_buf_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.084ns (71.186%)  route 0.034ns (28.814%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y186        FDRE                         0.000     0.000 r  Channel_i/Main_Counter_0/U0/counter_reg[10]/C
    SLICE_X23Y186        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  Channel_i/Main_Counter_0/U0/counter_reg[10]/Q
                         net (fo=1, routed)           0.034     0.118    Channel_i/Eliminator_0/U0/D[10]
    SLICE_X23Y186        FDRE                                         r  Channel_i/Eliminator_0/U0/registered_data_buf_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Channel_i/Main_Counter_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Channel_i/Eliminator_0/U0/registered_data_buf_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.083ns (68.033%)  route 0.039ns (31.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y185        FDRE                         0.000     0.000 r  Channel_i/Main_Counter_0/U0/counter_reg[0]/C
    SLICE_X24Y185        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.083 r  Channel_i/Main_Counter_0/U0/counter_reg[0]/Q
                         net (fo=1, routed)           0.039     0.122    Channel_i/Eliminator_0/U0/D[0]
    SLICE_X24Y185        FDRE                                         r  Channel_i/Eliminator_0/U0/registered_data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Channel_i/Main_Counter_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Channel_i/Eliminator_0/U0/registered_data_buf_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.083ns (68.033%)  route 0.039ns (31.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y184        FDRE                         0.000     0.000 r  Channel_i/Main_Counter_0/U0/counter_reg[4]/C
    SLICE_X24Y184        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     0.083 r  Channel_i/Main_Counter_0/U0/counter_reg[4]/Q
                         net (fo=1, routed)           0.039     0.122    Channel_i/Eliminator_0/U0/D[4]
    SLICE_X24Y184        FDRE                                         r  Channel_i/Eliminator_0/U0/registered_data_buf_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.127ns  (logic 0.118ns (92.913%)  route 0.009ns (7.087%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y187        RAMD32                       0.000     0.000 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
    SLICE_X24Y187        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.118     0.118 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.009     0.127    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X24Y187        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27/RAMG/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.127ns  (logic 0.118ns (92.913%)  route 0.009ns (7.087%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y189        RAMD32                       0.000     0.000 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27/RAMG/CLK
    SLICE_X24Y189        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.118     0.118 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27/RAMG/O
                         net (fo=1, routed)           0.009     0.127    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[26]
    SLICE_X24Y189        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.127ns  (logic 0.083ns (65.354%)  route 0.044ns (34.646%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y181        FDRE                         0.000     0.000 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
    SLICE_X24Y181        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.083 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.044     0.127    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[1]
    SLICE_X24Y181        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27/RAME/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.121ns (93.077%)  route 0.009ns (6.923%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y189        RAMD32                       0.000     0.000 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27/RAME/CLK
    SLICE_X24Y189        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.121     0.121 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_27/RAME/O
                         net (fo=1, routed)           0.009     0.130    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[22]
    SLICE_X24Y189        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_28_31/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.121ns (93.077%)  route 0.009ns (6.923%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y183        RAMD32                       0.000     0.000 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_28_31/RAMA/CLK
    SLICE_X24Y183        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.121     0.121 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_28_31/RAMA/O
                         net (fo=1, routed)           0.009     0.130    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[28]
    SLICE_X24Y183        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.121ns (93.077%)  route 0.009ns (6.923%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y187        RAMD32                       0.000     0.000 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
    SLICE_X24Y187        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.121     0.121 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.009     0.130    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X24Y187        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.123ns (93.182%)  route 0.009ns (6.818%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y187        RAMD32                       0.000     0.000 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
    SLICE_X24Y187        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.123     0.123 r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.009     0.132    Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X24Y187        FDRE                                         r  Channel_i/Pipe_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------





