{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1464890698146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1464890698154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  2 13:04:57 2016 " "Processing started: Thu Jun  2 13:04:57 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1464890698154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1464890698154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3Step1 -c lab3Step1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3Step1 -c lab3Step1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1464890698157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1464890698750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3step1.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3step1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3Step1 " "Found entity 1: lab3Step1" {  } { { "lab3step1.v" "" { Text "/home/drewu/CPRE281/Lab03/lab3step1/lab3step1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1464890698844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1464890698844 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a lab3step1.v(5) " "Verilog HDL Implicit Net warning at lab3step1.v(5): created implicit net for \"a\"" {  } { { "lab3step1.v" "" { Text "/home/drewu/CPRE281/Lab03/lab3step1/lab3step1.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1464890698844 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b lab3step1.v(6) " "Verilog HDL Implicit Net warning at lab3step1.v(6): created implicit net for \"b\"" {  } { { "lab3step1.v" "" { Text "/home/drewu/CPRE281/Lab03/lab3step1/lab3step1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1464890698845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c lab3step1.v(7) " "Verilog HDL Implicit Net warning at lab3step1.v(7): created implicit net for \"c\"" {  } { { "lab3step1.v" "" { Text "/home/drewu/CPRE281/Lab03/lab3step1/lab3step1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1464890698845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x lab3step1.v(8) " "Verilog HDL Implicit Net warning at lab3step1.v(8): created implicit net for \"x\"" {  } { { "lab3step1.v" "" { Text "/home/drewu/CPRE281/Lab03/lab3step1/lab3step1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1464890698845 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y lab3step1.v(9) " "Verilog HDL Implicit Net warning at lab3step1.v(9): created implicit net for \"y\"" {  } { { "lab3step1.v" "" { Text "/home/drewu/CPRE281/Lab03/lab3step1/lab3step1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1464890698845 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3Step1 " "Elaborating entity \"lab3Step1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1464890698932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1464890699824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1464890699824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1464890699967 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1464890699967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1464890699967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1464890699967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1464890700061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  2 13:05:00 2016 " "Processing ended: Thu Jun  2 13:05:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1464890700061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1464890700061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1464890700061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1464890700061 ""}
