Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct  7 04:46:51 2022
| Host         : LAPTOP-H9ETBF9K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    31 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            6 |
|      4 |            5 |
|      6 |            1 |
|      8 |            1 |
|    16+ |           18 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             112 |           23 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             592 |           84 |
| Yes          | No                    | No                     |             156 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+--------------------------------+-----------------------------+------------------+----------------+
|      Clock Signal      |          Enable Signal         |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------+--------------------------------+-----------------------------+------------------+----------------+
|  JB0_OBUF_BUFG         | vl/led[0]_i_2_n_0              | vl/led[0]_i_1_n_0           |                1 |              2 |
|  JB0_OBUF_BUFG         | vl/led[1]_i_2_n_0              | vl/led[1]_i_1_n_0           |                1 |              2 |
|  JB0_OBUF_BUFG         | vl/led[4]_i_2_n_0              | vl/led[4]_i_1_n_0           |                1 |              2 |
|  JB0_OBUF_BUFG         | vl/led[2]_i_2_n_0              | vl/led[2]_i_1_n_0           |                1 |              2 |
|  JB0_OBUF_BUFG         | vl/led[3]_i_2_n_0              | vl/led[3]_i_1_n_0           |                1 |              2 |
|  CLK_IBUF_BUFG         | db1/d2/p_0_in                  |                             |                1 |              2 |
|  db1/fourthz/slow_clk  |                                |                             |                1 |              4 |
|  db2/fourthz/slow_clk  |                                |                             |                1 |              4 |
|  db3/fourthz/slow_clk  |                                |                             |                1 |              4 |
|  db4/fourthz/slow_clk  |                                |                             |                1 |              4 |
| ~clk6p25m_BUFG         |                                |                             |                2 |              4 |
|  db1/d1/debounced_btnU |                                |                             |                1 |              6 |
|  mm/button             |                                |                             |                1 |              8 |
|  CLK_IBUF_BUFG         |                                |                             |                9 |             22 |
| ~A/JB3_OBUF            |                                |                             |                2 |             24 |
|  JB0_OBUF_BUFG         | vl/max[11]_i_1_n_0             |                             |                3 |             24 |
|  CLK_IBUF_BUFG         |                                | JB0_OBUF_BUFG               |                3 |             24 |
|  JB0_OBUF_BUFG         | mm/E[0]                        |                             |                4 |             26 |
|  JB0_OBUF_BUFG         |                                |                             |                4 |             32 |
| ~clk6p25m_BUFG         |                                | B/frame_counter[16]_i_1_n_0 |                4 |             32 |
| ~clk6p25m_BUFG         | B/delay[0]_i_1_n_0             |                             |                5 |             40 |
|  JB0_OBUF_BUFG         |                                | vl/count2000[31]_i_1_n_0    |                8 |             62 |
| ~clk6p25m_BUFG         | B/FSM_onehot_state[31]_i_1_n_0 |                             |                9 |             64 |
|  CLK_IBUF_BUFG         |                                | db1/fourthz/clear           |                8 |             64 |
|  CLK_IBUF_BUFG         |                                | db2/fourthz/clear           |                8 |             64 |
|  CLK_IBUF_BUFG         |                                | six25mhz/clear              |                8 |             64 |
|  CLK_IBUF_BUFG         |                                | twentykhz/clear             |                8 |             64 |
|  CLK_IBUF_BUFG         |                                | db3/fourthz/clear           |                8 |             64 |
|  CLK_IBUF_BUFG         |                                | db4/fourthz/clear           |                8 |             64 |
|  CLK_IBUF_BUFG         | oledtaskA/counter01_out        | db1/d2/counter0             |                8 |             64 |
| ~clk6p25m_BUFG         |                                | B/spi_word[39]_i_1_n_0      |               21 |             90 |
+------------------------+--------------------------------+-----------------------------+------------------+----------------+


