// Seed: 3718964310
module module_0 ();
  uwire id_2 = id_1 == 1;
  wire  id_3;
  module_2 modCall_1 (
      id_3,
      id_2
  );
  wire id_4;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
  wire id_2;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  id_5 :
  assert property (@(posedge 1 ^ id_2 ^ 1 ^ id_2 ^ 1) 1)
  else $display;
  assign module_0.type_5 = 0;
endmodule
module module_3 (
    input  wand  id_0,
    output tri   id_1,
    output uwire id_2,
    input  wire  id_3,
    output uwire id_4,
    output uwire id_5
);
  wire id_7;
  module_2 modCall_1 (
      id_7,
      id_7
  );
  assign id_4 = id_0;
endmodule
