// Seed: 2837082151
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input tri0 id_2
);
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wor id_3,
    input wire id_4,
    output supply1 id_5,
    output wor id_6,
    input tri0 id_7,
    input supply0 id_8
    , id_15,
    output wire id_9,
    output uwire id_10,
    input uwire id_11,
    output tri id_12,
    input tri id_13
);
  wire id_16;
  wire id_17;
  module_0(
      id_6, id_11, id_13
  );
endmodule
