

================================================================
== Vivado HLS Report for 'sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s'
================================================================
* Date:           Wed Feb 28 00:41:26 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.146 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.14>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_V_read)" [firmware/nnet_utils/nnet_activation.h:95]   --->   Operation 3 'read' 'data_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%r_V = call i28 @_ssdm_op_BitConcatenate.i28.i18.i10(i18 %data_V_read_1, i10 0)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 4 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i14 @_ssdm_op_PartSelect.i14.i18.i32.i32(i18 %data_V_read_1, i32 4, i32 17)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 5 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln835 = sext i14 %tmp to i15" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 6 'sext' 'sext_ln835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.81ns)   --->   "%p_Result_s = icmp slt i28 %r_V, -15" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 7 'icmp' 'p_Result_s' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i18 %data_V_read_1 to i4" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 8 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_4 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %trunc_ln851, i6 0)" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 9 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.60ns)   --->   "%icmp_ln851 = icmp eq i10 %p_Result_4, 0" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 10 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.55ns)   --->   "%ret_V = add i15 1, %sext_ln835" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 11 'add' 'ret_V' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i15 %sext_ln835, i15 %ret_V" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 12 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i15 %select_ln851, i15 %sext_ln835" [firmware/nnet_utils/nnet_activation.h:115]   --->   Operation 13 'select' 'select_ln850' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i15 %select_ln850 to i14" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 14 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.58ns)   --->   "%index = add i15 512, %select_ln850" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 15 'add' 'index' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.55ns)   --->   "%add_ln116_1 = add i14 512, %trunc_ln116" [firmware/nnet_utils/nnet_activation.h:116]   --->   Operation 16 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %index, i32 14)" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 17 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.34ns)   --->   "%select_ln117 = select i1 %tmp_59, i14 0, i14 %add_ln116_1" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 18 'select' 'select_ln117' <Predicate = true> <Delay = 0.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln117 = trunc i14 %select_ln117 to i10" [firmware/nnet_utils/nnet_activation.h:117]   --->   Operation 19 'trunc' 'trunc_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_60 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %select_ln117, i32 10, i32 13)" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 20 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "%icmp_ln119 = icmp ne i4 %tmp_60, 0" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 21 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.30ns)   --->   "%select_ln119 = select i1 %icmp_ln119, i10 -1, i10 %trunc_ln117" [firmware/nnet_utils/nnet_activation.h:119]   --->   Operation 22 'select' 'select_ln119' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i10 %select_ln119 to i64" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 23 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sigmoid_table1_addr = getelementptr [1024 x i10]* @sigmoid_table1, i64 0, i64 %zext_ln121" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 24 'getelementptr' 'sigmoid_table1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.15ns)   --->   "%sigmoid_table1_load = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 25 'load' 'sigmoid_table1_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:109]   --->   Operation 26 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.15ns)   --->   "%sigmoid_table1_load = load i10* %sigmoid_table1_addr, align 2" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 27 'load' 'sigmoid_table1_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1024> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i10 %sigmoid_table1_load to i18" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 28 'zext' 'zext_ln121_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i18P(i18* %res_V, i18 %zext_ln121_1)" [firmware/nnet_utils/nnet_activation.h:121]   --->   Operation 29 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:123]   --->   Operation 30 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.15ns
The critical path consists of the following:
	wire read on port 'data_V_read' (firmware/nnet_utils/nnet_activation.h:95) [5]  (0 ns)
	'icmp' operation ('__Result__', firmware/nnet_utils/nnet_activation.h:115) [10]  (0.813 ns)
	'select' operation ('select_ln850', firmware/nnet_utils/nnet_activation.h:115) [16]  (0.292 ns)
	'add' operation ('index', firmware/nnet_utils/nnet_activation.h:116) [18]  (0.582 ns)
	'select' operation ('select_ln117', firmware/nnet_utils/nnet_activation.h:117) [21]  (0.342 ns)
	'icmp' operation ('icmp_ln119', firmware/nnet_utils/nnet_activation.h:119) [24]  (0.656 ns)
	'select' operation ('select_ln119', firmware/nnet_utils/nnet_activation.h:119) [25]  (0.303 ns)
	'getelementptr' operation ('sigmoid_table1_addr', firmware/nnet_utils/nnet_activation.h:121) [27]  (0 ns)
	'load' operation ('sigmoid_table1_load', firmware/nnet_utils/nnet_activation.h:121) on array 'sigmoid_table1' [28]  (1.16 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'load' operation ('sigmoid_table1_load', firmware/nnet_utils/nnet_activation.h:121) on array 'sigmoid_table1' [28]  (1.16 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
