$date
	Wed Oct 17 20:49:06 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module simple_tb $end
$scope module s $end
$var wire 1 ! RESET $end
$var wire 1 " SR_ECHO $end
$var wire 1 # partial $end
$var wire 1 $ p5 $end
$var wire 1 % p4 $end
$var wire 1 & p3 $end
$var wire 1 ' p2 $end
$var wire 1 ( p1 $end
$var wire 1 ) MEAS_EN $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
x'
x&
x%
x$
x#
0"
0!
$end
#1000
0#
#2000
1(
#3000
0'
#4000
1&
#5000
0%
#6000
1$
#7000
0)
#500000
1"
#501000
1#
#502000
0(
#503000
1'
#504000
0&
#530000
0"
#531000
0#
#532000
1%
1(
#533000
0$
0'
#534000
1)
1&
#535000
0%
#536000
1$
#537000
0)
#1025000
