<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="vga-000\vga\TopDesign">
<ExpandedNodeIds>
<v>vga-000</v>
<v>vga-000\vga</v>
<v>vga-000\vga\TopDesign</v>
<v>vga-000\vga\vga.cydwr</v>
<v>vga-000\vga\Header Files</v>
<v>vga-000\vga\Header Files\device.h</v>
<v>vga-000\vga\Source Files</v>
<v>vga-000\vga\Source Files\draw.c</v>
<v>vga-000\vga\Source Files\main.c</v>
<v>vga-000\vga\custom.ld</v>
<v>vga-000\vga\Generated_Source</v>
<v>vga-000\vga\Generated_Source\PSoC5</v>
<v>vga-000\vga\Generated_Source\PSoC5\Clock_1</v>
<v>vga-000\vga\Generated_Source\PSoC5\Clock_1\Clock_1.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\Clock_1\Clock_1.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\cm3gcc.ld</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\Cm3Iar.icf</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\Cm3RealView.scat</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\Cm3Start.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\core_cm3.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\core_cm3_psoc5.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\core_cmFunc.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\core_cmInstr.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyBootAsmGnu.s</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyBootAsmIar.s</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyBootAsmRv.s</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyDmac.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyDmac.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyFlash.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyFlash.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyLib.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyLib.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\cypins.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\cyPm.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\cyPm.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CySpc.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CySpc.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\cytypes.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\cyutils.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\DMA</v>
<v>vga-000\vga\Generated_Source\PSoC5\DMA\DMA_dma.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\DMA\DMA_dma.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\HORIZ</v>
<v>vga-000\vga\Generated_Source\PSoC5\HORIZ\HORIZ.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\HORIZ\HORIZ.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\HORIZ\HORIZ_PM.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\HSYNC</v>
<v>vga-000\vga\Generated_Source\PSoC5\HSYNC\HSYNC.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\HSYNC\HSYNC.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\HSYNC\HSYNC_PM.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\HSYNC_OUT</v>
<v>vga-000\vga\Generated_Source\PSoC5\HSYNC_OUT\HSYNC_OUT.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\HSYNC_OUT\HSYNC_OUT.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\HSYNC_OUT\HSYNC_OUT_aliases.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\ISR_1</v>
<v>vga-000\vga\Generated_Source\PSoC5\ISR_1\ISR_1.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\ISR_1\ISR_1.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\NEWLINE</v>
<v>vga-000\vga\Generated_Source\PSoC5\NEWLINE\NEWLINE.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\NEWLINE\NEWLINE.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\PIXEL</v>
<v>vga-000\vga\Generated_Source\PSoC5\PIXEL\PIXEL.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\PIXEL\PIXEL.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\Timer_1</v>
<v>vga-000\vga\Generated_Source\PSoC5\Timer_1\Timer_1.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\Timer_1\Timer_1.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\Timer_1\Timer_1_PM.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\UART_1</v>
<v>vga-000\vga\Generated_Source\PSoC5\UART_1\UART_1.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\UART_1\UART_1.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\UART_1\UART_1_BOOT.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\UART_1\UART_1_INT.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\UART_1\UART_1_PM.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\UART_1_IntClock</v>
<v>vga-000\vga\Generated_Source\PSoC5\UART_1_IntClock\UART_1_IntClock.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\UART_1_IntClock\UART_1_IntClock.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\VERT</v>
<v>vga-000\vga\Generated_Source\PSoC5\VERT\VERT.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\VERT\VERT.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\VERT\VERT_PM.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\VGA</v>
<v>vga-000\vga\Generated_Source\PSoC5\VGA\VGA.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\VGA\VGA.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\VGA\VGA_aliases.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\VGA_CLK</v>
<v>vga-000\vga\Generated_Source\PSoC5\VGA_CLK\VGA_CLK.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\VGA_CLK\VGA_CLK.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\VSYNC</v>
<v>vga-000\vga\Generated_Source\PSoC5\VSYNC\VSYNC.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\VSYNC\VSYNC.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\VSYNC\VSYNC_PM.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\VSYNC_OUT</v>
<v>vga-000\vga\Generated_Source\PSoC5\VSYNC_OUT\VSYNC_OUT.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\VSYNC_OUT\VSYNC_OUT.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\VSYNC_OUT\VSYNC_OUT_aliases.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cycodeshareexport.ld</v>
<v>vga-000\vga\Generated_Source\PSoC5\cycodeshareimport.ld</v>
<v>vga-000\vga\Generated_Source\PSoC5\cycodeshareimport.scat</v>
<v>vga-000\vga\Generated_Source\PSoC5\cydevice.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cydevice_trm.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cydevicegnu.inc</v>
<v>vga-000\vga\Generated_Source\PSoC5\cydevicegnu_trm.inc</v>
<v>vga-000\vga\Generated_Source\PSoC5\cydeviceiar.inc</v>
<v>vga-000\vga\Generated_Source\PSoC5\cydeviceiar_trm.inc</v>
<v>vga-000\vga\Generated_Source\PSoC5\cydevicerv.inc</v>
<v>vga-000\vga\Generated_Source\PSoC5\cydevicerv_trm.inc</v>
<v>vga-000\vga\Generated_Source\PSoC5\cydisabledsheets.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cyfitter.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cyfitter_cfg.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cyfitter_cfg.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cyfittergnu.inc</v>
<v>vga-000\vga\Generated_Source\PSoC5\cyfitteriar.inc</v>
<v>vga-000\vga\Generated_Source\PSoC5\cyfitterrv.inc</v>
<v>vga-000\vga\Generated_Source\PSoC5\cymetadata.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\project.h</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>vga-000\vga\vga.cydwr</v>
<v>vga-000\vga\Header Files</v>
<v>vga-000\vga\Header Files\device.h</v>
<v>vga-000\vga\Source Files</v>
<v>vga-000\vga\Source Files\draw.c</v>
<v>vga-000\vga\Source Files\main.c</v>
<v>vga-000\vga\custom.ld</v>
<v>vga-000\vga\Generated_Source</v>
<v>vga-000\vga\Generated_Source\PSoC5</v>
<v>vga-000\vga\Generated_Source\PSoC5\Clock_1</v>
<v>vga-000\vga\Generated_Source\PSoC5\Clock_1\Clock_1.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\Clock_1\Clock_1.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\cm3gcc.ld</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\Cm3Iar.icf</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\Cm3RealView.scat</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\Cm3Start.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\core_cm3.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\core_cm3_psoc5.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\core_cmFunc.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\core_cmInstr.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyBootAsmGnu.s</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyBootAsmIar.s</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyBootAsmRv.s</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyDmac.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyDmac.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyFlash.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyFlash.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyLib.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CyLib.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\cypins.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\cyPm.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\cyPm.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CySpc.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\CySpc.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\cytypes.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\cy_boot\cyutils.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\DMA</v>
<v>vga-000\vga\Generated_Source\PSoC5\DMA\DMA_dma.c</v>
<v>vga-000\vga\Generated_Source\PSoC5\DMA\DMA_dma.h</v>
<v>vga-000\vga\Generated_Source\PSoC5\HORIZ</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>vga-000</v>
<v>vga-000\vga</v>
<v>vga-000\vga\TopDesign</v>
<v>vga-000\vga\TopDesign\TopDesign.cysch</v>
<v>vga-000\vga\TopDesign\TopDesign.cysym</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>vga-000</v>
<v>vga-000\vga</v>
<v>vga-000\vga\TopDesign</v>
<v>vga-000\vga\TopDesign\TopDesign.cysch</v>
<v>vga-000\vga\TopDesign\TopDesign.cysym</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>vga-000</v>
<v>vga-000\vga</v>
<v>vga-000\vga\CortexM3</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\Clock_1.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\Cm3Start.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\CyDmac.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\CyFlash.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\CyLib.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\cymetadata.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\cyPm.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\CySpc.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\cyutils.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\DMA_dma.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\draw.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\HORIZ.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\HORIZ_PM.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\HSYNC.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\HSYNC_OUT.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\HSYNC_PM.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\ISR_1.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\main.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\NEWLINE.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\PIXEL.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\Timer_1.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\Timer_1_PM.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1_BOOT.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1_INT.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1_IntClock.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1_PM.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VERT.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VERT_PM.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VGA.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VGA_CLK.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VSYNC.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VSYNC_OUT.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VSYNC_PM.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\vga.elf</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\vga.hex</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\vga.map</v>
<v>vga-000\vga\vga.gpdsc</v>
<v>vga-000\vga\vga.rpt</v>
<v>vga-000\vga\vga_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>vga-000</v>
<v>vga-000\vga</v>
<v>vga-000\vga\CortexM3</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\Clock_1.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\Cm3Start.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\CyDmac.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\CyFlash.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\CyLib.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\cymetadata.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\cyPm.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\CySpc.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\cyutils.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\DMA_dma.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\draw.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\HORIZ.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\HORIZ_PM.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\HSYNC.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\HSYNC_OUT.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\HSYNC_PM.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\ISR_1.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\main.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\NEWLINE.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\PIXEL.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\Timer_1.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\Timer_1_PM.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1_BOOT.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1_INT.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1_IntClock.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\UART_1_PM.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VERT.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VERT_PM.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VGA.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VGA_CLK.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VSYNC.lst</v>
<v>vga-000\vga\CortexM3\ARM_GCC_493\Debug\Listing Files\VSYNC_OUT.lst</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>vga-000</v>
<v>vga-000\vga</v>
<v>vga-000\vga\PSoC 5 Architecture TRM</v>
<v>vga-000\vga\CY8C58LP Family Datasheet</v>
<v>vga-000\vga\System Reference Guides</v>
<v>vga-000\vga\System Reference Guides\cy_boot_v4_0</v>
<v>vga-000\vga\cy_clock_v2_10.pdf</v>
<v>vga-000\vga\cy_clock_v2_20.pdf</v>
<v>vga-000\vga\cy_constant_v1_0.pdf</v>
<v>vga-000\vga\cy_dma_v1_70.pdf</v>
<v>vga-000\vga\cy_isr_v1_70</v>
<v>vga-000\vga\cy_isr_v1_70\cy_isr_v1_70.pdf</v>
<v>vga-000\vga\cy_pins_v1_90</v>
<v>vga-000\vga\cy_pins_v1_90\cy_pins_v1_90.pdf</v>
<v>vga-000\vga\cy_pins_v2_20</v>
<v>vga-000\vga\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>vga-000\vga\CyControlReg_v1_70.pdf</v>
<v>vga-000\vga\cydff_v1_30.pdf</v>
<v>vga-000\vga\mux_v1_10.pdf</v>
<v>vga-000\vga\or_v1_0.pdf</v>
<v>vga-000\vga\PWM_v3_0</v>
<v>vga-000\vga\PWM_v3_0\PWM_v3_0.pdf</v>
<v>vga-000\vga\Timer_v2_70.pdf</v>
<v>vga-000\vga\UART_v2_50.pdf</v>
<v>vga-000\vga\ZeroTerminal.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>vga-000</v>
<v>vga-000\vga</v>
<v>vga-000\vga\PSoC 5 Architecture TRM</v>
<v>vga-000\vga\CY8C58LP Family Datasheet</v>
<v>vga-000\vga\System Reference Guides</v>
<v>vga-000\vga\System Reference Guides\cy_boot_v4_0</v>
<v>vga-000\vga\cy_clock_v2_10.pdf</v>
<v>vga-000\vga\cy_clock_v2_20.pdf</v>
<v>vga-000\vga\cy_constant_v1_0.pdf</v>
<v>vga-000\vga\cy_dma_v1_70.pdf</v>
<v>vga-000\vga\cy_isr_v1_70</v>
<v>vga-000\vga\cy_isr_v1_70\cy_isr_v1_70.pdf</v>
<v>vga-000\vga\cy_pins_v1_90</v>
<v>vga-000\vga\cy_pins_v1_90\cy_pins_v1_90.pdf</v>
<v>vga-000\vga\cy_pins_v2_20</v>
<v>vga-000\vga\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>vga-000\vga\CyControlReg_v1_70.pdf</v>
<v>vga-000\vga\cydff_v1_30.pdf</v>
<v>vga-000\vga\mux_v1_10.pdf</v>
<v>vga-000\vga\or_v1_0.pdf</v>
<v>vga-000\vga\PWM_v3_0</v>
<v>vga-000\vga\PWM_v3_0\PWM_v3_0.pdf</v>
<v>vga-000\vga\Timer_v2_70.pdf</v>
<v>vga-000\vga\UART_v2_50.pdf</v>
<v>vga-000\vga\ZeroTerminal.pdf</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
<dataGuid v="5f2be1a5-0687-4501-bb8c-cf21cb8211bf">
<CyGuid_5f2be1a5-0687-4501-bb8c-cf21cb8211bf type_name="CyDesigner.Common.ProjMgmt.GUI.CyBookmarkData" version="1">
<indicators />
</CyGuid_5f2be1a5-0687-4501-bb8c-cf21cb8211bf>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs>
<name v=".\vga.cydwr" />
<name v=".\main.c" />
<name v=".\TopDesign\TopDesign.cysch" />
</OpenDocs>
<config v="" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>