
ada_main3.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006974  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08006c0c  08006c0c  00016c0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c90  08006c90  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  08006c90  08006c90  00016c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c98  08006c98  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c98  08006c98  00016c98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c9c  08006c9c  00016c9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  24000000  08006ca0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  24000018  08006cb8  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000438  08006cb8  00020438  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b397  00000000  00000000  00020046  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000028f2  00000000  00000000  0003b3dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fc0  00000000  00000000  0003dcd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ec8  00000000  00000000  0003ec90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00037073  00000000  00000000  0003fb58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d621  00000000  00000000  00076bcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00162e74  00000000  00000000  000841ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001e7060  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000437c  00000000  00000000  001e70dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000018 	.word	0x24000018
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08006bf4 	.word	0x08006bf4

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400001c 	.word	0x2400001c
 80002d4:	08006bf4 	.word	0x08006bf4

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b972 	b.w	80005d4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9e08      	ldr	r6, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	4688      	mov	r8, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14b      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000316:	428a      	cmp	r2, r1
 8000318:	4615      	mov	r5, r2
 800031a:	d967      	bls.n	80003ec <__udivmoddi4+0xe4>
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0720 	rsb	r7, r2, #32
 8000326:	fa01 f302 	lsl.w	r3, r1, r2
 800032a:	fa20 f707 	lsr.w	r7, r0, r7
 800032e:	4095      	lsls	r5, r2
 8000330:	ea47 0803 	orr.w	r8, r7, r3
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000340:	fa1f fc85 	uxth.w	ip, r5
 8000344:	fb0e 8817 	mls	r8, lr, r7, r8
 8000348:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034c:	fb07 f10c 	mul.w	r1, r7, ip
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18eb      	adds	r3, r5, r3
 8000356:	f107 30ff 	add.w	r0, r7, #4294967295
 800035a:	f080 811b 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8118 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000364:	3f02      	subs	r7, #2
 8000366:	442b      	add	r3, r5
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000370:	fb0e 3310 	mls	r3, lr, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fc0c 	mul.w	ip, r0, ip
 800037c:	45a4      	cmp	ip, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	192c      	adds	r4, r5, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	f080 8107 	bcs.w	8000598 <__udivmoddi4+0x290>
 800038a:	45a4      	cmp	ip, r4
 800038c:	f240 8104 	bls.w	8000598 <__udivmoddi4+0x290>
 8000390:	3802      	subs	r0, #2
 8000392:	442c      	add	r4, r5
 8000394:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000398:	eba4 040c 	sub.w	r4, r4, ip
 800039c:	2700      	movs	r7, #0
 800039e:	b11e      	cbz	r6, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c6 4300 	strd	r4, r3, [r6]
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d909      	bls.n	80003c6 <__udivmoddi4+0xbe>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	f000 80eb 	beq.w	800058e <__udivmoddi4+0x286>
 80003b8:	2700      	movs	r7, #0
 80003ba:	e9c6 0100 	strd	r0, r1, [r6]
 80003be:	4638      	mov	r0, r7
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	fab3 f783 	clz	r7, r3
 80003ca:	2f00      	cmp	r7, #0
 80003cc:	d147      	bne.n	800045e <__udivmoddi4+0x156>
 80003ce:	428b      	cmp	r3, r1
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xd0>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 80fa 	bhi.w	80005cc <__udivmoddi4+0x2c4>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb61 0303 	sbc.w	r3, r1, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4698      	mov	r8, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d0e0      	beq.n	80003a8 <__udivmoddi4+0xa0>
 80003e6:	e9c6 4800 	strd	r4, r8, [r6]
 80003ea:	e7dd      	b.n	80003a8 <__udivmoddi4+0xa0>
 80003ec:	b902      	cbnz	r2, 80003f0 <__udivmoddi4+0xe8>
 80003ee:	deff      	udf	#255	; 0xff
 80003f0:	fab2 f282 	clz	r2, r2
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	f040 808f 	bne.w	8000518 <__udivmoddi4+0x210>
 80003fa:	1b49      	subs	r1, r1, r5
 80003fc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000400:	fa1f f885 	uxth.w	r8, r5
 8000404:	2701      	movs	r7, #1
 8000406:	fbb1 fcfe 	udiv	ip, r1, lr
 800040a:	0c23      	lsrs	r3, r4, #16
 800040c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000410:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000414:	fb08 f10c 	mul.w	r1, r8, ip
 8000418:	4299      	cmp	r1, r3
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x124>
 800041c:	18eb      	adds	r3, r5, r3
 800041e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x122>
 8000424:	4299      	cmp	r1, r3
 8000426:	f200 80cd 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 800042a:	4684      	mov	ip, r0
 800042c:	1a59      	subs	r1, r3, r1
 800042e:	b2a3      	uxth	r3, r4
 8000430:	fbb1 f0fe 	udiv	r0, r1, lr
 8000434:	fb0e 1410 	mls	r4, lr, r0, r1
 8000438:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800043c:	fb08 f800 	mul.w	r8, r8, r0
 8000440:	45a0      	cmp	r8, r4
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x14c>
 8000444:	192c      	adds	r4, r5, r4
 8000446:	f100 33ff 	add.w	r3, r0, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x14a>
 800044c:	45a0      	cmp	r8, r4
 800044e:	f200 80b6 	bhi.w	80005be <__udivmoddi4+0x2b6>
 8000452:	4618      	mov	r0, r3
 8000454:	eba4 0408 	sub.w	r4, r4, r8
 8000458:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800045c:	e79f      	b.n	800039e <__udivmoddi4+0x96>
 800045e:	f1c7 0c20 	rsb	ip, r7, #32
 8000462:	40bb      	lsls	r3, r7
 8000464:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000468:	ea4e 0e03 	orr.w	lr, lr, r3
 800046c:	fa01 f407 	lsl.w	r4, r1, r7
 8000470:	fa20 f50c 	lsr.w	r5, r0, ip
 8000474:	fa21 f30c 	lsr.w	r3, r1, ip
 8000478:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800047c:	4325      	orrs	r5, r4
 800047e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000482:	0c2c      	lsrs	r4, r5, #16
 8000484:	fb08 3319 	mls	r3, r8, r9, r3
 8000488:	fa1f fa8e 	uxth.w	sl, lr
 800048c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000490:	fb09 f40a 	mul.w	r4, r9, sl
 8000494:	429c      	cmp	r4, r3
 8000496:	fa02 f207 	lsl.w	r2, r2, r7
 800049a:	fa00 f107 	lsl.w	r1, r0, r7
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b0>
 80004a0:	eb1e 0303 	adds.w	r3, lr, r3
 80004a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004a8:	f080 8087 	bcs.w	80005ba <__udivmoddi4+0x2b2>
 80004ac:	429c      	cmp	r4, r3
 80004ae:	f240 8084 	bls.w	80005ba <__udivmoddi4+0x2b2>
 80004b2:	f1a9 0902 	sub.w	r9, r9, #2
 80004b6:	4473      	add	r3, lr
 80004b8:	1b1b      	subs	r3, r3, r4
 80004ba:	b2ad      	uxth	r5, r5
 80004bc:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c0:	fb08 3310 	mls	r3, r8, r0, r3
 80004c4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004c8:	fb00 fa0a 	mul.w	sl, r0, sl
 80004cc:	45a2      	cmp	sl, r4
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1da>
 80004d0:	eb1e 0404 	adds.w	r4, lr, r4
 80004d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80004d8:	d26b      	bcs.n	80005b2 <__udivmoddi4+0x2aa>
 80004da:	45a2      	cmp	sl, r4
 80004dc:	d969      	bls.n	80005b2 <__udivmoddi4+0x2aa>
 80004de:	3802      	subs	r0, #2
 80004e0:	4474      	add	r4, lr
 80004e2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004e6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ea:	eba4 040a 	sub.w	r4, r4, sl
 80004ee:	454c      	cmp	r4, r9
 80004f0:	46c2      	mov	sl, r8
 80004f2:	464b      	mov	r3, r9
 80004f4:	d354      	bcc.n	80005a0 <__udivmoddi4+0x298>
 80004f6:	d051      	beq.n	800059c <__udivmoddi4+0x294>
 80004f8:	2e00      	cmp	r6, #0
 80004fa:	d069      	beq.n	80005d0 <__udivmoddi4+0x2c8>
 80004fc:	ebb1 050a 	subs.w	r5, r1, sl
 8000500:	eb64 0403 	sbc.w	r4, r4, r3
 8000504:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000508:	40fd      	lsrs	r5, r7
 800050a:	40fc      	lsrs	r4, r7
 800050c:	ea4c 0505 	orr.w	r5, ip, r5
 8000510:	e9c6 5400 	strd	r5, r4, [r6]
 8000514:	2700      	movs	r7, #0
 8000516:	e747      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000518:	f1c2 0320 	rsb	r3, r2, #32
 800051c:	fa20 f703 	lsr.w	r7, r0, r3
 8000520:	4095      	lsls	r5, r2
 8000522:	fa01 f002 	lsl.w	r0, r1, r2
 8000526:	fa21 f303 	lsr.w	r3, r1, r3
 800052a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800052e:	4338      	orrs	r0, r7
 8000530:	0c01      	lsrs	r1, r0, #16
 8000532:	fbb3 f7fe 	udiv	r7, r3, lr
 8000536:	fa1f f885 	uxth.w	r8, r5
 800053a:	fb0e 3317 	mls	r3, lr, r7, r3
 800053e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000542:	fb07 f308 	mul.w	r3, r7, r8
 8000546:	428b      	cmp	r3, r1
 8000548:	fa04 f402 	lsl.w	r4, r4, r2
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x256>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f107 3cff 	add.w	ip, r7, #4294967295
 8000554:	d22f      	bcs.n	80005b6 <__udivmoddi4+0x2ae>
 8000556:	428b      	cmp	r3, r1
 8000558:	d92d      	bls.n	80005b6 <__udivmoddi4+0x2ae>
 800055a:	3f02      	subs	r7, #2
 800055c:	4429      	add	r1, r5
 800055e:	1acb      	subs	r3, r1, r3
 8000560:	b281      	uxth	r1, r0
 8000562:	fbb3 f0fe 	udiv	r0, r3, lr
 8000566:	fb0e 3310 	mls	r3, lr, r0, r3
 800056a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056e:	fb00 f308 	mul.w	r3, r0, r8
 8000572:	428b      	cmp	r3, r1
 8000574:	d907      	bls.n	8000586 <__udivmoddi4+0x27e>
 8000576:	1869      	adds	r1, r5, r1
 8000578:	f100 3cff 	add.w	ip, r0, #4294967295
 800057c:	d217      	bcs.n	80005ae <__udivmoddi4+0x2a6>
 800057e:	428b      	cmp	r3, r1
 8000580:	d915      	bls.n	80005ae <__udivmoddi4+0x2a6>
 8000582:	3802      	subs	r0, #2
 8000584:	4429      	add	r1, r5
 8000586:	1ac9      	subs	r1, r1, r3
 8000588:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800058c:	e73b      	b.n	8000406 <__udivmoddi4+0xfe>
 800058e:	4637      	mov	r7, r6
 8000590:	4630      	mov	r0, r6
 8000592:	e709      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000594:	4607      	mov	r7, r0
 8000596:	e6e7      	b.n	8000368 <__udivmoddi4+0x60>
 8000598:	4618      	mov	r0, r3
 800059a:	e6fb      	b.n	8000394 <__udivmoddi4+0x8c>
 800059c:	4541      	cmp	r1, r8
 800059e:	d2ab      	bcs.n	80004f8 <__udivmoddi4+0x1f0>
 80005a0:	ebb8 0a02 	subs.w	sl, r8, r2
 80005a4:	eb69 020e 	sbc.w	r2, r9, lr
 80005a8:	3801      	subs	r0, #1
 80005aa:	4613      	mov	r3, r2
 80005ac:	e7a4      	b.n	80004f8 <__udivmoddi4+0x1f0>
 80005ae:	4660      	mov	r0, ip
 80005b0:	e7e9      	b.n	8000586 <__udivmoddi4+0x27e>
 80005b2:	4618      	mov	r0, r3
 80005b4:	e795      	b.n	80004e2 <__udivmoddi4+0x1da>
 80005b6:	4667      	mov	r7, ip
 80005b8:	e7d1      	b.n	800055e <__udivmoddi4+0x256>
 80005ba:	4681      	mov	r9, r0
 80005bc:	e77c      	b.n	80004b8 <__udivmoddi4+0x1b0>
 80005be:	3802      	subs	r0, #2
 80005c0:	442c      	add	r4, r5
 80005c2:	e747      	b.n	8000454 <__udivmoddi4+0x14c>
 80005c4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c8:	442b      	add	r3, r5
 80005ca:	e72f      	b.n	800042c <__udivmoddi4+0x124>
 80005cc:	4638      	mov	r0, r7
 80005ce:	e708      	b.n	80003e2 <__udivmoddi4+0xda>
 80005d0:	4637      	mov	r7, r6
 80005d2:	e6e9      	b.n	80003a8 <__udivmoddi4+0xa0>

080005d4 <__aeabi_idiv0>:
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop

080005d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005dc:	f000 ff92 	bl	8001504 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e0:	f000 f848 	bl	8000674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e4:	f000 fb52 	bl	8000c8c <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80005e8:	f000 f904 	bl	80007f4 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 80005ec:	f000 f966 	bl	80008bc <MX_FDCAN2_Init>
  MX_SPI4_Init();
 80005f0:	f000 f9c8 	bl	8000984 <MX_SPI4_Init>
  MX_UART4_Init();
 80005f4:	f000 fa16 	bl	8000a24 <MX_UART4_Init>
  MX_UART5_Init();
 80005f8:	f000 fa60 	bl	8000abc <MX_UART5_Init>
  MX_USART1_UART_Init();
 80005fc:	f000 faaa 	bl	8000b54 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000600:	f000 faf8 	bl	8000bf4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2,&U2RX,1);
 8000604:	2201      	movs	r2, #1
 8000606:	4915      	ldr	r1, [pc, #84]	; (800065c <main+0x84>)
 8000608:	4815      	ldr	r0, [pc, #84]	; (8000660 <main+0x88>)
 800060a:	f004 fd89 	bl	8005120 <HAL_UART_Receive_IT>

  HAL_GPIO_WritePin(CM4_EN_GPIO_Port, CM4_EN_Pin, 1);//0->1:restart
 800060e:	2201      	movs	r2, #1
 8000610:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000614:	4813      	ldr	r0, [pc, #76]	; (8000664 <main+0x8c>)
 8000616:	f002 f8a1 	bl	800275c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 800061a:	2201      	movs	r2, #1
 800061c:	2104      	movs	r1, #4
 800061e:	4812      	ldr	r0, [pc, #72]	; (8000668 <main+0x90>)
 8000620:	f002 f89c 	bl	800275c <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 8000624:	2200      	movs	r2, #0
 8000626:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800062a:	4810      	ldr	r0, [pc, #64]	; (800066c <main+0x94>)
 800062c:	f002 f896 	bl	800275c <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000630:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000634:	f000 fff8 	bl	8001628 <HAL_Delay>
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 1);
 8000638:	2201      	movs	r2, #1
 800063a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800063e:	480b      	ldr	r0, [pc, #44]	; (800066c <main+0x94>)
 8000640:	f002 f88c 	bl	800275c <HAL_GPIO_WritePin>
	  HAL_Delay(500);
 8000644:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000648:	f000 ffee 	bl	8001628 <HAL_Delay>

	  //printf("abc:%d\n",123);
	  HAL_UART_Transmit(&huart2, (uint8_t *)&U2RxBuff, 1,0xFFFF);
 800064c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000650:	2201      	movs	r2, #1
 8000652:	4907      	ldr	r1, [pc, #28]	; (8000670 <main+0x98>)
 8000654:	4802      	ldr	r0, [pc, #8]	; (8000660 <main+0x88>)
 8000656:	f004 fccc 	bl	8004ff2 <HAL_UART_Transmit>
	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, 0);
 800065a:	e7e3      	b.n	8000624 <main+0x4c>
 800065c:	24000034 	.word	0x24000034
 8000660:	24000308 	.word	0x24000308
 8000664:	58020400 	.word	0x58020400
 8000668:	58021000 	.word	0x58021000
 800066c:	58020800 	.word	0x58020800
 8000670:	24000000 	.word	0x24000000

08000674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b0cc      	sub	sp, #304	; 0x130
 8000678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800067e:	224c      	movs	r2, #76	; 0x4c
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f006 faad 	bl	8006be2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000688:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800068c:	2220      	movs	r2, #32
 800068e:	2100      	movs	r1, #0
 8000690:	4618      	mov	r0, r3
 8000692:	f006 faa6 	bl	8006be2 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000696:	f107 0308 	add.w	r3, r7, #8
 800069a:	4618      	mov	r0, r3
 800069c:	23bc      	movs	r3, #188	; 0xbc
 800069e:	461a      	mov	r2, r3
 80006a0:	2100      	movs	r1, #0
 80006a2:	f006 fa9e 	bl	8006be2 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006a6:	2002      	movs	r0, #2
 80006a8:	f002 f872 	bl	8002790 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006ac:	1d3b      	adds	r3, r7, #4
 80006ae:	2200      	movs	r2, #0
 80006b0:	601a      	str	r2, [r3, #0]
 80006b2:	4b4e      	ldr	r3, [pc, #312]	; (80007ec <SystemClock_Config+0x178>)
 80006b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006b6:	4a4d      	ldr	r2, [pc, #308]	; (80007ec <SystemClock_Config+0x178>)
 80006b8:	f023 0301 	bic.w	r3, r3, #1
 80006bc:	62d3      	str	r3, [r2, #44]	; 0x2c
 80006be:	4b4b      	ldr	r3, [pc, #300]	; (80007ec <SystemClock_Config+0x178>)
 80006c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006c2:	f003 0201 	and.w	r2, r3, #1
 80006c6:	1d3b      	adds	r3, r7, #4
 80006c8:	601a      	str	r2, [r3, #0]
 80006ca:	4b49      	ldr	r3, [pc, #292]	; (80007f0 <SystemClock_Config+0x17c>)
 80006cc:	699b      	ldr	r3, [r3, #24]
 80006ce:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80006d2:	4a47      	ldr	r2, [pc, #284]	; (80007f0 <SystemClock_Config+0x17c>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006d8:	6193      	str	r3, [r2, #24]
 80006da:	4b45      	ldr	r3, [pc, #276]	; (80007f0 <SystemClock_Config+0x17c>)
 80006dc:	699b      	ldr	r3, [r3, #24]
 80006de:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 80006e2:	1d3b      	adds	r3, r7, #4
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	1d3b      	adds	r3, r7, #4
 80006e8:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006ea:	bf00      	nop
 80006ec:	4b40      	ldr	r3, [pc, #256]	; (80007f0 <SystemClock_Config+0x17c>)
 80006ee:	699b      	ldr	r3, [r3, #24]
 80006f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80006f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80006f8:	d1f8      	bne.n	80006ec <SystemClock_Config+0x78>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006fa:	2301      	movs	r3, #1
 80006fc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000700:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000704:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000708:	2302      	movs	r3, #2
 800070a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800070e:	2302      	movs	r3, #2
 8000710:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000714:	2319      	movs	r3, #25
 8000716:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 400;
 800071a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800071e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000722:	2302      	movs	r3, #2
 8000724:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000728:	2308      	movs	r3, #8
 800072a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 4;
 800072e:	2304      	movs	r3, #4
 8000730:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_0;
 8000734:	2300      	movs	r3, #0
 8000736:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800073a:	2300      	movs	r3, #0
 800073c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000740:	2300      	movs	r3, #0
 8000742:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000746:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800074a:	4618      	mov	r0, r3
 800074c:	f002 f85a 	bl	8002804 <HAL_RCC_OscConfig>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000756:	f000 fbd5 	bl	8000f04 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800075a:	233f      	movs	r3, #63	; 0x3f
 800075c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000760:	2303      	movs	r3, #3
 8000762:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000766:	2300      	movs	r3, #0
 8000768:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800076c:	2308      	movs	r3, #8
 800076e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000772:	2300      	movs	r3, #0
 8000774:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000778:	2300      	movs	r3, #0
 800077a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800077e:	2300      	movs	r3, #0
 8000780:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000784:	2300      	movs	r3, #0
 8000786:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800078a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800078e:	2101      	movs	r1, #1
 8000790:	4618      	mov	r0, r3
 8000792:	f002 fc47 	bl	8003024 <HAL_RCC_ClockConfig>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <SystemClock_Config+0x12c>
  {
    Error_Handler();
 800079c:	f000 fbb2 	bl	8000f04 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_UART4
 80007a0:	f107 0308 	add.w	r3, r7, #8
 80007a4:	f24a 0203 	movw	r2, #40963	; 0xa003
 80007a8:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_FDCAN|RCC_PERIPHCLK_USART1
                              |RCC_PERIPHCLK_UART5|RCC_PERIPHCLK_SPI4;
  PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80007aa:	f107 0308 	add.w	r3, r7, #8
 80007ae:	2200      	movs	r2, #0
 80007b0:	661a      	str	r2, [r3, #96]	; 0x60
  PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80007b2:	f107 0308 	add.w	r3, r7, #8
 80007b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80007ba:	66da      	str	r2, [r3, #108]	; 0x6c
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80007bc:	f107 0308 	add.w	r3, r7, #8
 80007c0:	2200      	movs	r2, #0
 80007c2:	675a      	str	r2, [r3, #116]	; 0x74
  PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80007c4:	f107 0308 	add.w	r3, r7, #8
 80007c8:	2200      	movs	r2, #0
 80007ca:	679a      	str	r2, [r3, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007cc:	f107 0308 	add.w	r3, r7, #8
 80007d0:	4618      	mov	r0, r3
 80007d2:	f002 ffab 	bl	800372c <HAL_RCCEx_PeriphCLKConfig>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <SystemClock_Config+0x16c>
  {
    Error_Handler();
 80007dc:	f000 fb92 	bl	8000f04 <Error_Handler>
  }
}
 80007e0:	bf00      	nop
 80007e2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	58000400 	.word	0x58000400
 80007f0:	58024800 	.word	0x58024800

080007f4 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80007f8:	4b2e      	ldr	r3, [pc, #184]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 80007fa:	4a2f      	ldr	r2, [pc, #188]	; (80008b8 <MX_FDCAN1_Init+0xc4>)
 80007fc:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80007fe:	4b2d      	ldr	r3, [pc, #180]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000800:	2200      	movs	r2, #0
 8000802:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000804:	4b2b      	ldr	r3, [pc, #172]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000806:	2200      	movs	r2, #0
 8000808:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800080a:	4b2a      	ldr	r3, [pc, #168]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 800080c:	2200      	movs	r2, #0
 800080e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000810:	4b28      	ldr	r3, [pc, #160]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000812:	2200      	movs	r2, #0
 8000814:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000816:	4b27      	ldr	r3, [pc, #156]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000818:	2200      	movs	r2, #0
 800081a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 800081c:	4b25      	ldr	r3, [pc, #148]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 800081e:	2201      	movs	r2, #1
 8000820:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000822:	4b24      	ldr	r3, [pc, #144]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000824:	2201      	movs	r2, #1
 8000826:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000828:	4b22      	ldr	r3, [pc, #136]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 800082a:	2202      	movs	r2, #2
 800082c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 800082e:	4b21      	ldr	r3, [pc, #132]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000830:	2202      	movs	r2, #2
 8000832:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000834:	4b1f      	ldr	r3, [pc, #124]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000836:	2201      	movs	r2, #1
 8000838:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800083a:	4b1e      	ldr	r3, [pc, #120]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 800083c:	2201      	movs	r2, #1
 800083e:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000840:	4b1c      	ldr	r3, [pc, #112]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000842:	2201      	movs	r2, #1
 8000844:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000846:	4b1b      	ldr	r3, [pc, #108]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000848:	2201      	movs	r2, #1
 800084a:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 800084c:	4b19      	ldr	r3, [pc, #100]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 800084e:	2200      	movs	r2, #0
 8000850:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000852:	4b18      	ldr	r3, [pc, #96]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000854:	2200      	movs	r2, #0
 8000856:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000858:	4b16      	ldr	r3, [pc, #88]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 800085a:	2200      	movs	r2, #0
 800085c:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 800085e:	4b15      	ldr	r3, [pc, #84]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000860:	2200      	movs	r2, #0
 8000862:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000864:	4b13      	ldr	r3, [pc, #76]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000866:	2204      	movs	r2, #4
 8000868:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 800086a:	4b12      	ldr	r3, [pc, #72]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 800086c:	2200      	movs	r2, #0
 800086e:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000870:	4b10      	ldr	r3, [pc, #64]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000872:	2204      	movs	r2, #4
 8000874:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000876:	4b0f      	ldr	r3, [pc, #60]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000878:	2200      	movs	r2, #0
 800087a:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800087c:	4b0d      	ldr	r3, [pc, #52]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 800087e:	2204      	movs	r2, #4
 8000880:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000882:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000884:	2200      	movs	r2, #0
 8000886:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000888:	4b0a      	ldr	r3, [pc, #40]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 800088a:	2200      	movs	r2, #0
 800088c:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 800088e:	4b09      	ldr	r3, [pc, #36]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000890:	2200      	movs	r2, #0
 8000892:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000894:	4b07      	ldr	r3, [pc, #28]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 8000896:	2200      	movs	r2, #0
 8000898:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800089a:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 800089c:	2204      	movs	r2, #4
 800089e:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80008a0:	4804      	ldr	r0, [pc, #16]	; (80008b4 <MX_FDCAN1_Init+0xc0>)
 80008a2:	f001 fa43 	bl	8001d2c <HAL_FDCAN_Init>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 80008ac:	f000 fb2a 	bl	8000f04 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80008b0:	bf00      	nop
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	240001dc 	.word	0x240001dc
 80008b8:	4000a000 	.word	0x4000a000

080008bc <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80008c0:	4b2e      	ldr	r3, [pc, #184]	; (800097c <MX_FDCAN2_Init+0xc0>)
 80008c2:	4a2f      	ldr	r2, [pc, #188]	; (8000980 <MX_FDCAN2_Init+0xc4>)
 80008c4:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80008c6:	4b2d      	ldr	r3, [pc, #180]	; (800097c <MX_FDCAN2_Init+0xc0>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80008cc:	4b2b      	ldr	r3, [pc, #172]	; (800097c <MX_FDCAN2_Init+0xc0>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80008d2:	4b2a      	ldr	r3, [pc, #168]	; (800097c <MX_FDCAN2_Init+0xc0>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80008d8:	4b28      	ldr	r3, [pc, #160]	; (800097c <MX_FDCAN2_Init+0xc0>)
 80008da:	2200      	movs	r2, #0
 80008dc:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80008de:	4b27      	ldr	r3, [pc, #156]	; (800097c <MX_FDCAN2_Init+0xc0>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 1;
 80008e4:	4b25      	ldr	r3, [pc, #148]	; (800097c <MX_FDCAN2_Init+0xc0>)
 80008e6:	2201      	movs	r2, #1
 80008e8:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80008ea:	4b24      	ldr	r3, [pc, #144]	; (800097c <MX_FDCAN2_Init+0xc0>)
 80008ec:	2201      	movs	r2, #1
 80008ee:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 80008f0:	4b22      	ldr	r3, [pc, #136]	; (800097c <MX_FDCAN2_Init+0xc0>)
 80008f2:	2202      	movs	r2, #2
 80008f4:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 80008f6:	4b21      	ldr	r3, [pc, #132]	; (800097c <MX_FDCAN2_Init+0xc0>)
 80008f8:	2202      	movs	r2, #2
 80008fa:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 80008fc:	4b1f      	ldr	r3, [pc, #124]	; (800097c <MX_FDCAN2_Init+0xc0>)
 80008fe:	2201      	movs	r2, #1
 8000900:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000902:	4b1e      	ldr	r3, [pc, #120]	; (800097c <MX_FDCAN2_Init+0xc0>)
 8000904:	2201      	movs	r2, #1
 8000906:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000908:	4b1c      	ldr	r3, [pc, #112]	; (800097c <MX_FDCAN2_Init+0xc0>)
 800090a:	2201      	movs	r2, #1
 800090c:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800090e:	4b1b      	ldr	r3, [pc, #108]	; (800097c <MX_FDCAN2_Init+0xc0>)
 8000910:	2201      	movs	r2, #1
 8000912:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8000914:	4b19      	ldr	r3, [pc, #100]	; (800097c <MX_FDCAN2_Init+0xc0>)
 8000916:	2200      	movs	r2, #0
 8000918:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 800091a:	4b18      	ldr	r3, [pc, #96]	; (800097c <MX_FDCAN2_Init+0xc0>)
 800091c:	2200      	movs	r2, #0
 800091e:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8000920:	4b16      	ldr	r3, [pc, #88]	; (800097c <MX_FDCAN2_Init+0xc0>)
 8000922:	2200      	movs	r2, #0
 8000924:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 8000926:	4b15      	ldr	r3, [pc, #84]	; (800097c <MX_FDCAN2_Init+0xc0>)
 8000928:	2200      	movs	r2, #0
 800092a:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800092c:	4b13      	ldr	r3, [pc, #76]	; (800097c <MX_FDCAN2_Init+0xc0>)
 800092e:	2204      	movs	r2, #4
 8000930:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 8000932:	4b12      	ldr	r3, [pc, #72]	; (800097c <MX_FDCAN2_Init+0xc0>)
 8000934:	2200      	movs	r2, #0
 8000936:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000938:	4b10      	ldr	r3, [pc, #64]	; (800097c <MX_FDCAN2_Init+0xc0>)
 800093a:	2204      	movs	r2, #4
 800093c:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 800093e:	4b0f      	ldr	r3, [pc, #60]	; (800097c <MX_FDCAN2_Init+0xc0>)
 8000940:	2200      	movs	r2, #0
 8000942:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000944:	4b0d      	ldr	r3, [pc, #52]	; (800097c <MX_FDCAN2_Init+0xc0>)
 8000946:	2204      	movs	r2, #4
 8000948:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 800094a:	4b0c      	ldr	r3, [pc, #48]	; (800097c <MX_FDCAN2_Init+0xc0>)
 800094c:	2200      	movs	r2, #0
 800094e:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8000950:	4b0a      	ldr	r3, [pc, #40]	; (800097c <MX_FDCAN2_Init+0xc0>)
 8000952:	2200      	movs	r2, #0
 8000954:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 8000956:	4b09      	ldr	r3, [pc, #36]	; (800097c <MX_FDCAN2_Init+0xc0>)
 8000958:	2200      	movs	r2, #0
 800095a:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800095c:	4b07      	ldr	r3, [pc, #28]	; (800097c <MX_FDCAN2_Init+0xc0>)
 800095e:	2200      	movs	r2, #0
 8000960:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000962:	4b06      	ldr	r3, [pc, #24]	; (800097c <MX_FDCAN2_Init+0xc0>)
 8000964:	2204      	movs	r2, #4
 8000966:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000968:	4804      	ldr	r0, [pc, #16]	; (800097c <MX_FDCAN2_Init+0xc0>)
 800096a:	f001 f9df 	bl	8001d2c <HAL_FDCAN_Init>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8000974:	f000 fac6 	bl	8000f04 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000978:	bf00      	nop
 800097a:	bd80      	pop	{r7, pc}
 800097c:	24000394 	.word	0x24000394
 8000980:	4000a400 	.word	0x4000a400

08000984 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8000988:	4b24      	ldr	r3, [pc, #144]	; (8000a1c <MX_SPI4_Init+0x98>)
 800098a:	4a25      	ldr	r2, [pc, #148]	; (8000a20 <MX_SPI4_Init+0x9c>)
 800098c:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_SLAVE;
 800098e:	4b23      	ldr	r3, [pc, #140]	; (8000a1c <MX_SPI4_Init+0x98>)
 8000990:	2200      	movs	r2, #0
 8000992:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000994:	4b21      	ldr	r3, [pc, #132]	; (8000a1c <MX_SPI4_Init+0x98>)
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 800099a:	4b20      	ldr	r3, [pc, #128]	; (8000a1c <MX_SPI4_Init+0x98>)
 800099c:	2203      	movs	r2, #3
 800099e:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009a0:	4b1e      	ldr	r3, [pc, #120]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009a6:	4b1d      	ldr	r3, [pc, #116]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_HARD_INPUT;
 80009ac:	4b1b      	ldr	r3, [pc, #108]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	619a      	str	r2, [r3, #24]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009b2:	4b1a      	ldr	r3, [pc, #104]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 80009b8:	4b18      	ldr	r3, [pc, #96]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009be:	4b17      	ldr	r3, [pc, #92]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 80009c4:	4b15      	ldr	r3, [pc, #84]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80009ca:	4b14      	ldr	r3, [pc, #80]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	635a      	str	r2, [r3, #52]	; 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80009d0:	4b12      	ldr	r3, [pc, #72]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80009d6:	4b11      	ldr	r3, [pc, #68]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009d8:	2200      	movs	r2, #0
 80009da:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009dc:	4b0f      	ldr	r3, [pc, #60]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009de:	2200      	movs	r2, #0
 80009e0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80009e2:	4b0e      	ldr	r3, [pc, #56]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80009e8:	4b0c      	ldr	r3, [pc, #48]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	649a      	str	r2, [r3, #72]	; 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80009ee:	4b0b      	ldr	r3, [pc, #44]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80009f4:	4b09      	ldr	r3, [pc, #36]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	651a      	str	r2, [r3, #80]	; 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80009fa:	4b08      	ldr	r3, [pc, #32]	; (8000a1c <MX_SPI4_Init+0x98>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000a00:	4b06      	ldr	r3, [pc, #24]	; (8000a1c <MX_SPI4_Init+0x98>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000a06:	4805      	ldr	r0, [pc, #20]	; (8000a1c <MX_SPI4_Init+0x98>)
 8000a08:	f004 f990 	bl	8004d2c <HAL_SPI_Init>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_SPI4_Init+0x92>
  {
    Error_Handler();
 8000a12:	f000 fa77 	bl	8000f04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000a16:	bf00      	nop
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	24000154 	.word	0x24000154
 8000a20:	40013400 	.word	0x40013400

08000a24 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000a28:	4b22      	ldr	r3, [pc, #136]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a2a:	4a23      	ldr	r2, [pc, #140]	; (8000ab8 <MX_UART4_Init+0x94>)
 8000a2c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000a2e:	4b21      	ldr	r3, [pc, #132]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a30:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a34:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000a36:	4b1f      	ldr	r3, [pc, #124]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000a3c:	4b1d      	ldr	r3, [pc, #116]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000a42:	4b1c      	ldr	r3, [pc, #112]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000a48:	4b1a      	ldr	r3, [pc, #104]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a4a:	220c      	movs	r2, #12
 8000a4c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a4e:	4b19      	ldr	r3, [pc, #100]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a54:	4b17      	ldr	r3, [pc, #92]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a5a:	4b16      	ldr	r3, [pc, #88]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a60:	4b14      	ldr	r3, [pc, #80]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a66:	4b13      	ldr	r3, [pc, #76]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000a6c:	4811      	ldr	r0, [pc, #68]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a6e:	f004 fa70 	bl	8004f52 <HAL_UART_Init>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d001      	beq.n	8000a7c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000a78:	f000 fa44 	bl	8000f04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	480d      	ldr	r0, [pc, #52]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a80:	f005 ff9b 	bl	80069ba <HAL_UARTEx_SetTxFifoThreshold>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8000a8a:	f000 fa3b 	bl	8000f04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a8e:	2100      	movs	r1, #0
 8000a90:	4808      	ldr	r0, [pc, #32]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000a92:	f005 ffd0 	bl	8006a36 <HAL_UARTEx_SetRxFifoThreshold>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8000a9c:	f000 fa32 	bl	8000f04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8000aa0:	4804      	ldr	r0, [pc, #16]	; (8000ab4 <MX_UART4_Init+0x90>)
 8000aa2:	f005 ff51 	bl	8006948 <HAL_UARTEx_DisableFifoMode>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8000aac:	f000 fa2a 	bl	8000f04 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000ab0:	bf00      	nop
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	2400027c 	.word	0x2400027c
 8000ab8:	40004c00 	.word	0x40004c00

08000abc <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000ac0:	4b22      	ldr	r3, [pc, #136]	; (8000b4c <MX_UART5_Init+0x90>)
 8000ac2:	4a23      	ldr	r2, [pc, #140]	; (8000b50 <MX_UART5_Init+0x94>)
 8000ac4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8000ac6:	4b21      	ldr	r3, [pc, #132]	; (8000b4c <MX_UART5_Init+0x90>)
 8000ac8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000acc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000ace:	4b1f      	ldr	r3, [pc, #124]	; (8000b4c <MX_UART5_Init+0x90>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000ad4:	4b1d      	ldr	r3, [pc, #116]	; (8000b4c <MX_UART5_Init+0x90>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000ada:	4b1c      	ldr	r3, [pc, #112]	; (8000b4c <MX_UART5_Init+0x90>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000ae0:	4b1a      	ldr	r3, [pc, #104]	; (8000b4c <MX_UART5_Init+0x90>)
 8000ae2:	220c      	movs	r2, #12
 8000ae4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ae6:	4b19      	ldr	r3, [pc, #100]	; (8000b4c <MX_UART5_Init+0x90>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000aec:	4b17      	ldr	r3, [pc, #92]	; (8000b4c <MX_UART5_Init+0x90>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000af2:	4b16      	ldr	r3, [pc, #88]	; (8000b4c <MX_UART5_Init+0x90>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000af8:	4b14      	ldr	r3, [pc, #80]	; (8000b4c <MX_UART5_Init+0x90>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	625a      	str	r2, [r3, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000afe:	4b13      	ldr	r3, [pc, #76]	; (8000b4c <MX_UART5_Init+0x90>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000b04:	4811      	ldr	r0, [pc, #68]	; (8000b4c <MX_UART5_Init+0x90>)
 8000b06:	f004 fa24 	bl	8004f52 <HAL_UART_Init>
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d001      	beq.n	8000b14 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8000b10:	f000 f9f8 	bl	8000f04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b14:	2100      	movs	r1, #0
 8000b16:	480d      	ldr	r0, [pc, #52]	; (8000b4c <MX_UART5_Init+0x90>)
 8000b18:	f005 ff4f 	bl	80069ba <HAL_UARTEx_SetTxFifoThreshold>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8000b22:	f000 f9ef 	bl	8000f04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b26:	2100      	movs	r1, #0
 8000b28:	4808      	ldr	r0, [pc, #32]	; (8000b4c <MX_UART5_Init+0x90>)
 8000b2a:	f005 ff84 	bl	8006a36 <HAL_UARTEx_SetRxFifoThreshold>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8000b34:	f000 f9e6 	bl	8000f04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8000b38:	4804      	ldr	r0, [pc, #16]	; (8000b4c <MX_UART5_Init+0x90>)
 8000b3a:	f005 ff05 	bl	8006948 <HAL_UARTEx_DisableFifoMode>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d001      	beq.n	8000b48 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8000b44:	f000 f9de 	bl	8000f04 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000b48:	bf00      	nop
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	2400003c 	.word	0x2400003c
 8000b50:	40005000 	.word	0x40005000

08000b54 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000b58:	4b24      	ldr	r3, [pc, #144]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000b5a:	4a25      	ldr	r2, [pc, #148]	; (8000bf0 <MX_USART1_UART_Init+0x9c>)
 8000b5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000b5e:	4b23      	ldr	r3, [pc, #140]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000b60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b66:	4b21      	ldr	r3, [pc, #132]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b6c:	4b1f      	ldr	r3, [pc, #124]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b72:	4b1e      	ldr	r3, [pc, #120]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b78:	4b1c      	ldr	r3, [pc, #112]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000b7a:	220c      	movs	r2, #12
 8000b7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b7e:	4b1b      	ldr	r3, [pc, #108]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b84:	4b19      	ldr	r3, [pc, #100]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b8a:	4b18      	ldr	r3, [pc, #96]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b90:	4b16      	ldr	r3, [pc, #88]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b96:	4b15      	ldr	r3, [pc, #84]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RS485Ex_Init(&huart1, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4812      	ldr	r0, [pc, #72]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000ba4:	f005 fe48 	bl	8006838 <HAL_RS485Ex_Init>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_USART1_UART_Init+0x5e>
  {
    Error_Handler();
 8000bae:	f000 f9a9 	bl	8000f04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	480d      	ldr	r0, [pc, #52]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000bb6:	f005 ff00 	bl	80069ba <HAL_UARTEx_SetTxFifoThreshold>
 8000bba:	4603      	mov	r3, r0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d001      	beq.n	8000bc4 <MX_USART1_UART_Init+0x70>
  {
    Error_Handler();
 8000bc0:	f000 f9a0 	bl	8000f04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	4809      	ldr	r0, [pc, #36]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000bc8:	f005 ff35 	bl	8006a36 <HAL_UARTEx_SetRxFifoThreshold>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_USART1_UART_Init+0x82>
  {
    Error_Handler();
 8000bd2:	f000 f997 	bl	8000f04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000bd6:	4805      	ldr	r0, [pc, #20]	; (8000bec <MX_USART1_UART_Init+0x98>)
 8000bd8:	f005 feb6 	bl	8006948 <HAL_UARTEx_DisableFifoMode>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <MX_USART1_UART_Init+0x92>
  {
    Error_Handler();
 8000be2:	f000 f98f 	bl	8000f04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	240000c8 	.word	0x240000c8
 8000bf0:	40011000 	.word	0x40011000

08000bf4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000bf8:	4b22      	ldr	r3, [pc, #136]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000bfa:	4a23      	ldr	r2, [pc, #140]	; (8000c88 <MX_USART2_UART_Init+0x94>)
 8000bfc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000bfe:	4b21      	ldr	r3, [pc, #132]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c06:	4b1f      	ldr	r3, [pc, #124]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c0c:	4b1d      	ldr	r3, [pc, #116]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c12:	4b1c      	ldr	r3, [pc, #112]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c18:	4b1a      	ldr	r3, [pc, #104]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c1a:	220c      	movs	r2, #12
 8000c1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c1e:	4b19      	ldr	r3, [pc, #100]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c24:	4b17      	ldr	r3, [pc, #92]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c2a:	4b16      	ldr	r3, [pc, #88]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c30:	4b14      	ldr	r3, [pc, #80]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c36:	4b13      	ldr	r3, [pc, #76]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c3c:	4811      	ldr	r0, [pc, #68]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c3e:	f004 f988 	bl	8004f52 <HAL_UART_Init>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000c48:	f000 f95c 	bl	8000f04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	480d      	ldr	r0, [pc, #52]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c50:	f005 feb3 	bl	80069ba <HAL_UARTEx_SetTxFifoThreshold>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000c5a:	f000 f953 	bl	8000f04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4808      	ldr	r0, [pc, #32]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c62:	f005 fee8 	bl	8006a36 <HAL_UARTEx_SetRxFifoThreshold>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000c6c:	f000 f94a 	bl	8000f04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000c70:	4804      	ldr	r0, [pc, #16]	; (8000c84 <MX_USART2_UART_Init+0x90>)
 8000c72:	f005 fe69 	bl	8006948 <HAL_UARTEx_DisableFifoMode>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000c7c:	f000 f942 	bl	8000f04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c80:	bf00      	nop
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	24000308 	.word	0x24000308
 8000c88:	40004400 	.word	0x40004400

08000c8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b08c      	sub	sp, #48	; 0x30
 8000c90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c92:	f107 031c 	add.w	r3, r7, #28
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	605a      	str	r2, [r3, #4]
 8000c9c:	609a      	str	r2, [r3, #8]
 8000c9e:	60da      	str	r2, [r3, #12]
 8000ca0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca2:	4b7c      	ldr	r3, [pc, #496]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ca8:	4a7a      	ldr	r2, [pc, #488]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000caa:	f043 0304 	orr.w	r3, r3, #4
 8000cae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cb2:	4b78      	ldr	r3, [pc, #480]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000cb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cb8:	f003 0304 	and.w	r3, r3, #4
 8000cbc:	61bb      	str	r3, [r7, #24]
 8000cbe:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cc0:	4b74      	ldr	r3, [pc, #464]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000cc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cc6:	4a73      	ldr	r2, [pc, #460]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000cc8:	f043 0310 	orr.w	r3, r3, #16
 8000ccc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cd0:	4b70      	ldr	r3, [pc, #448]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000cd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cd6:	f003 0310 	and.w	r3, r3, #16
 8000cda:	617b      	str	r3, [r7, #20]
 8000cdc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cde:	4b6d      	ldr	r3, [pc, #436]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000ce0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ce4:	4a6b      	ldr	r2, [pc, #428]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000ce6:	f043 0302 	orr.w	r3, r3, #2
 8000cea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cee:	4b69      	ldr	r3, [pc, #420]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000cf0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cf4:	f003 0302 	and.w	r3, r3, #2
 8000cf8:	613b      	str	r3, [r7, #16]
 8000cfa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfc:	4b65      	ldr	r3, [pc, #404]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000cfe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d02:	4a64      	ldr	r2, [pc, #400]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d0c:	4b61      	ldr	r3, [pc, #388]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000d0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d12:	f003 0301 	and.w	r3, r3, #1
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d1a:	4b5e      	ldr	r3, [pc, #376]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d20:	4a5c      	ldr	r2, [pc, #368]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000d22:	f043 0308 	orr.w	r3, r3, #8
 8000d26:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d2a:	4b5a      	ldr	r3, [pc, #360]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000d2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d30:	f003 0308 	and.w	r3, r3, #8
 8000d34:	60bb      	str	r3, [r7, #8]
 8000d36:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d38:	4b56      	ldr	r3, [pc, #344]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000d3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d3e:	4a55      	ldr	r2, [pc, #340]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000d40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d44:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d48:	4b52      	ldr	r3, [pc, #328]	; (8000e94 <MX_GPIO_Init+0x208>)
 8000d4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d52:	607b      	str	r3, [r7, #4]
 8000d54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000d56:	2200      	movs	r2, #0
 8000d58:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d5c:	484e      	ldr	r0, [pc, #312]	; (8000e98 <MX_GPIO_Init+0x20c>)
 8000d5e:	f001 fcfd 	bl	800275c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000d62:	2200      	movs	r2, #0
 8000d64:	2104      	movs	r1, #4
 8000d66:	484d      	ldr	r0, [pc, #308]	; (8000e9c <MX_GPIO_Init+0x210>)
 8000d68:	f001 fcf8 	bl	800275c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DO2_Pin|DO3_Pin|DO_POW_Pin|CM4_EN_Pin, GPIO_PIN_RESET);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	f640 4118 	movw	r1, #3096	; 0xc18
 8000d72:	484b      	ldr	r0, [pc, #300]	; (8000ea0 <MX_GPIO_Init+0x214>)
 8000d74:	f001 fcf2 	bl	800275c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DO4_Pin|DO1_Pin, GPIO_PIN_RESET);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	f44f 4108 	mov.w	r1, #34816	; 0x8800
 8000d7e:	4849      	ldr	r0, [pc, #292]	; (8000ea4 <MX_GPIO_Init+0x218>)
 8000d80:	f001 fcec 	bl	800275c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DO_IPC_GPIO_Port, DO_IPC_Pin, GPIO_PIN_RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d8a:	4847      	ldr	r0, [pc, #284]	; (8000ea8 <MX_GPIO_Init+0x21c>)
 8000d8c:	f001 fce6 	bl	800275c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000d90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d96:	2301      	movs	r3, #1
 8000d98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000da2:	f107 031c 	add.w	r3, r7, #28
 8000da6:	4619      	mov	r1, r3
 8000da8:	483b      	ldr	r0, [pc, #236]	; (8000e98 <MX_GPIO_Init+0x20c>)
 8000daa:	f001 fb27 	bl	80023fc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000dae:	2304      	movs	r3, #4
 8000db0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000db2:	2301      	movs	r3, #1
 8000db4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000dbe:	f107 031c 	add.w	r3, r7, #28
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4835      	ldr	r0, [pc, #212]	; (8000e9c <MX_GPIO_Init+0x210>)
 8000dc6:	f001 fb19 	bl	80023fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DO2_Pin DO3_Pin DO_POW_Pin CM4_EN_Pin */
  GPIO_InitStruct.Pin = DO2_Pin|DO3_Pin|DO_POW_Pin|CM4_EN_Pin;
 8000dca:	f640 4318 	movw	r3, #3096	; 0xc18
 8000dce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ddc:	f107 031c 	add.w	r3, r7, #28
 8000de0:	4619      	mov	r1, r3
 8000de2:	482f      	ldr	r0, [pc, #188]	; (8000ea0 <MX_GPIO_Init+0x214>)
 8000de4:	f001 fb0a 	bl	80023fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DO4_Pin DO1_Pin */
  GPIO_InitStruct.Pin = DO4_Pin|DO1_Pin;
 8000de8:	f44f 4308 	mov.w	r3, #34816	; 0x8800
 8000dec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dee:	2301      	movs	r3, #1
 8000df0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	2300      	movs	r3, #0
 8000df4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df6:	2300      	movs	r3, #0
 8000df8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dfa:	f107 031c 	add.w	r3, r7, #28
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4828      	ldr	r0, [pc, #160]	; (8000ea4 <MX_GPIO_Init+0x218>)
 8000e02:	f001 fafb 	bl	80023fc <HAL_GPIO_Init>

  /*Configure GPIO pins : DI1_Pin DI2_Pin DI3_Pin DI_IPC_Pin
                           DI_ES_Pin */
  GPIO_InitStruct.Pin = DI1_Pin|DI2_Pin|DI3_Pin|DI_IPC_Pin
 8000e06:	f241 2391 	movw	r3, #4753	; 0x1291
 8000e0a:	61fb      	str	r3, [r7, #28]
                          |DI_ES_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e14:	f107 031c 	add.w	r3, r7, #28
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4823      	ldr	r0, [pc, #140]	; (8000ea8 <MX_GPIO_Init+0x21c>)
 8000e1c:	f001 faee 	bl	80023fc <HAL_GPIO_Init>

  /*Configure GPIO pin : DI4_Pin */
  GPIO_InitStruct.Pin = DI4_Pin;
 8000e20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e26:	2300      	movs	r3, #0
 8000e28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DI4_GPIO_Port, &GPIO_InitStruct);
 8000e2e:	f107 031c 	add.w	r3, r7, #28
 8000e32:	4619      	mov	r1, r3
 8000e34:	481b      	ldr	r0, [pc, #108]	; (8000ea4 <MX_GPIO_Init+0x218>)
 8000e36:	f001 fae1 	bl	80023fc <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_Pin */
  GPIO_InitStruct.Pin = VBUS_Pin;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e42:	2300      	movs	r3, #0
 8000e44:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_GPIO_Port, &GPIO_InitStruct);
 8000e46:	f107 031c 	add.w	r3, r7, #28
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4812      	ldr	r0, [pc, #72]	; (8000e98 <MX_GPIO_Init+0x20c>)
 8000e4e:	f001 fad5 	bl	80023fc <HAL_GPIO_Init>

  /*Configure GPIO pin : DI_POW_Pin */
  GPIO_InitStruct.Pin = DI_POW_Pin;
 8000e52:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DI_POW_GPIO_Port, &GPIO_InitStruct);
 8000e60:	f107 031c 	add.w	r3, r7, #28
 8000e64:	4619      	mov	r1, r3
 8000e66:	480e      	ldr	r0, [pc, #56]	; (8000ea0 <MX_GPIO_Init+0x214>)
 8000e68:	f001 fac8 	bl	80023fc <HAL_GPIO_Init>

  /*Configure GPIO pin : DO_IPC_Pin */
  GPIO_InitStruct.Pin = DO_IPC_Pin;
 8000e6c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e72:	2301      	movs	r3, #1
 8000e74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e76:	2300      	movs	r3, #0
 8000e78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(DO_IPC_GPIO_Port, &GPIO_InitStruct);
 8000e7e:	f107 031c 	add.w	r3, r7, #28
 8000e82:	4619      	mov	r1, r3
 8000e84:	4808      	ldr	r0, [pc, #32]	; (8000ea8 <MX_GPIO_Init+0x21c>)
 8000e86:	f001 fab9 	bl	80023fc <HAL_GPIO_Init>

}
 8000e8a:	bf00      	nop
 8000e8c:	3730      	adds	r7, #48	; 0x30
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	58024400 	.word	0x58024400
 8000e98:	58020800 	.word	0x58020800
 8000e9c:	58021000 	.word	0x58021000
 8000ea0:	58020400 	.word	0x58020400
 8000ea4:	58020000 	.word	0x58020000
 8000ea8:	58020c00 	.word	0x58020c00

08000eac <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	if(huart->Instance == huart2.Instance)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	4b0e      	ldr	r3, [pc, #56]	; (8000ef4 <HAL_UART_RxCpltCallback+0x48>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	d10f      	bne.n	8000ee0 <HAL_UART_RxCpltCallback+0x34>
	{
		U2RxBuff[rx2Cnt] = U2RX;
 8000ec0:	4b0d      	ldr	r3, [pc, #52]	; (8000ef8 <HAL_UART_RxCpltCallback+0x4c>)
 8000ec2:	781b      	ldrb	r3, [r3, #0]
 8000ec4:	461a      	mov	r2, r3
 8000ec6:	4b0d      	ldr	r3, [pc, #52]	; (8000efc <HAL_UART_RxCpltCallback+0x50>)
 8000ec8:	7819      	ldrb	r1, [r3, #0]
 8000eca:	4b0d      	ldr	r3, [pc, #52]	; (8000f00 <HAL_UART_RxCpltCallback+0x54>)
 8000ecc:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart2, (uint8_t *)&U2RxBuff, rx2Cnt,0xFFFF);
 8000ece:	4b0a      	ldr	r3, [pc, #40]	; (8000ef8 <HAL_UART_RxCpltCallback+0x4c>)
 8000ed0:	781b      	ldrb	r3, [r3, #0]
 8000ed2:	b29a      	uxth	r2, r3
 8000ed4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ed8:	4909      	ldr	r1, [pc, #36]	; (8000f00 <HAL_UART_RxCpltCallback+0x54>)
 8000eda:	4806      	ldr	r0, [pc, #24]	; (8000ef4 <HAL_UART_RxCpltCallback+0x48>)
 8000edc:	f004 f889 	bl	8004ff2 <HAL_UART_Transmit>
	}
	HAL_UART_Receive_IT(&huart2, &U2RX, 1);
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	4906      	ldr	r1, [pc, #24]	; (8000efc <HAL_UART_RxCpltCallback+0x50>)
 8000ee4:	4803      	ldr	r0, [pc, #12]	; (8000ef4 <HAL_UART_RxCpltCallback+0x48>)
 8000ee6:	f004 f91b 	bl	8005120 <HAL_UART_Receive_IT>
}
 8000eea:	bf00      	nop
 8000eec:	3708      	adds	r7, #8
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	24000308 	.word	0x24000308
 8000ef8:	24000035 	.word	0x24000035
 8000efc:	24000034 	.word	0x24000034
 8000f00:	24000000 	.word	0x24000000

08000f04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f08:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f0a:	e7fe      	b.n	8000f0a <Error_Handler+0x6>

08000f0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f12:	4b0a      	ldr	r3, [pc, #40]	; (8000f3c <HAL_MspInit+0x30>)
 8000f14:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f18:	4a08      	ldr	r2, [pc, #32]	; (8000f3c <HAL_MspInit+0x30>)
 8000f1a:	f043 0302 	orr.w	r3, r3, #2
 8000f1e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000f22:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <HAL_MspInit+0x30>)
 8000f24:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f28:	f003 0302 	and.w	r3, r3, #2
 8000f2c:	607b      	str	r3, [r7, #4]
 8000f2e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f30:	bf00      	nop
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	58024400 	.word	0x58024400

08000f40 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b08c      	sub	sp, #48	; 0x30
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f48:	f107 031c 	add.w	r3, r7, #28
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	60da      	str	r2, [r3, #12]
 8000f56:	611a      	str	r2, [r3, #16]
  if(hfdcan->Instance==FDCAN1)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a3d      	ldr	r2, [pc, #244]	; (8001054 <HAL_FDCAN_MspInit+0x114>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d138      	bne.n	8000fd4 <HAL_FDCAN_MspInit+0x94>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000f62:	4b3d      	ldr	r3, [pc, #244]	; (8001058 <HAL_FDCAN_MspInit+0x118>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	3301      	adds	r3, #1
 8000f68:	4a3b      	ldr	r2, [pc, #236]	; (8001058 <HAL_FDCAN_MspInit+0x118>)
 8000f6a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000f6c:	4b3a      	ldr	r3, [pc, #232]	; (8001058 <HAL_FDCAN_MspInit+0x118>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d10e      	bne.n	8000f92 <HAL_FDCAN_MspInit+0x52>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000f74:	4b39      	ldr	r3, [pc, #228]	; (800105c <HAL_FDCAN_MspInit+0x11c>)
 8000f76:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8000f7a:	4a38      	ldr	r2, [pc, #224]	; (800105c <HAL_FDCAN_MspInit+0x11c>)
 8000f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f80:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8000f84:	4b35      	ldr	r3, [pc, #212]	; (800105c <HAL_FDCAN_MspInit+0x11c>)
 8000f86:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8000f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f8e:	61bb      	str	r3, [r7, #24]
 8000f90:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f92:	4b32      	ldr	r3, [pc, #200]	; (800105c <HAL_FDCAN_MspInit+0x11c>)
 8000f94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f98:	4a30      	ldr	r2, [pc, #192]	; (800105c <HAL_FDCAN_MspInit+0x11c>)
 8000f9a:	f043 0302 	orr.w	r3, r3, #2
 8000f9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000fa2:	4b2e      	ldr	r3, [pc, #184]	; (800105c <HAL_FDCAN_MspInit+0x11c>)
 8000fa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000fa8:	f003 0302 	and.w	r3, r3, #2
 8000fac:	617b      	str	r3, [r7, #20]
 8000fae:	697b      	ldr	r3, [r7, #20]
    /**FDCAN1 GPIO Configuration
    PB9     ------> FDCAN1_TX
    PB8     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8000fb0:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000fb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000fc2:	2309      	movs	r3, #9
 8000fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc6:	f107 031c 	add.w	r3, r7, #28
 8000fca:	4619      	mov	r1, r3
 8000fcc:	4824      	ldr	r0, [pc, #144]	; (8001060 <HAL_FDCAN_MspInit+0x120>)
 8000fce:	f001 fa15 	bl	80023fc <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8000fd2:	e03b      	b.n	800104c <HAL_FDCAN_MspInit+0x10c>
  else if(hfdcan->Instance==FDCAN2)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a22      	ldr	r2, [pc, #136]	; (8001064 <HAL_FDCAN_MspInit+0x124>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d136      	bne.n	800104c <HAL_FDCAN_MspInit+0x10c>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8000fde:	4b1e      	ldr	r3, [pc, #120]	; (8001058 <HAL_FDCAN_MspInit+0x118>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	4a1c      	ldr	r2, [pc, #112]	; (8001058 <HAL_FDCAN_MspInit+0x118>)
 8000fe6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000fe8:	4b1b      	ldr	r3, [pc, #108]	; (8001058 <HAL_FDCAN_MspInit+0x118>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d10e      	bne.n	800100e <HAL_FDCAN_MspInit+0xce>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8000ff0:	4b1a      	ldr	r3, [pc, #104]	; (800105c <HAL_FDCAN_MspInit+0x11c>)
 8000ff2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8000ff6:	4a19      	ldr	r2, [pc, #100]	; (800105c <HAL_FDCAN_MspInit+0x11c>)
 8000ff8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ffc:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8001000:	4b16      	ldr	r3, [pc, #88]	; (800105c <HAL_FDCAN_MspInit+0x11c>)
 8001002:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8001006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800100a:	613b      	str	r3, [r7, #16]
 800100c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800100e:	4b13      	ldr	r3, [pc, #76]	; (800105c <HAL_FDCAN_MspInit+0x11c>)
 8001010:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001014:	4a11      	ldr	r2, [pc, #68]	; (800105c <HAL_FDCAN_MspInit+0x11c>)
 8001016:	f043 0302 	orr.w	r3, r3, #2
 800101a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800101e:	4b0f      	ldr	r3, [pc, #60]	; (800105c <HAL_FDCAN_MspInit+0x11c>)
 8001020:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001024:	f003 0302 	and.w	r3, r3, #2
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 800102c:	2360      	movs	r3, #96	; 0x60
 800102e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001030:	2302      	movs	r3, #2
 8001032:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001038:	2300      	movs	r3, #0
 800103a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800103c:	2309      	movs	r3, #9
 800103e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001040:	f107 031c 	add.w	r3, r7, #28
 8001044:	4619      	mov	r1, r3
 8001046:	4806      	ldr	r0, [pc, #24]	; (8001060 <HAL_FDCAN_MspInit+0x120>)
 8001048:	f001 f9d8 	bl	80023fc <HAL_GPIO_Init>
}
 800104c:	bf00      	nop
 800104e:	3730      	adds	r7, #48	; 0x30
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	4000a000 	.word	0x4000a000
 8001058:	24000038 	.word	0x24000038
 800105c:	58024400 	.word	0x58024400
 8001060:	58020400 	.word	0x58020400
 8001064:	4000a400 	.word	0x4000a400

08001068 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b08a      	sub	sp, #40	; 0x28
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001070:	f107 0314 	add.w	r3, r7, #20
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	60da      	str	r2, [r3, #12]
 800107e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a1a      	ldr	r2, [pc, #104]	; (80010f0 <HAL_SPI_MspInit+0x88>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d12e      	bne.n	80010e8 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 800108a:	4b1a      	ldr	r3, [pc, #104]	; (80010f4 <HAL_SPI_MspInit+0x8c>)
 800108c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001090:	4a18      	ldr	r2, [pc, #96]	; (80010f4 <HAL_SPI_MspInit+0x8c>)
 8001092:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001096:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800109a:	4b16      	ldr	r3, [pc, #88]	; (80010f4 <HAL_SPI_MspInit+0x8c>)
 800109c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80010a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010a4:	613b      	str	r3, [r7, #16]
 80010a6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80010a8:	4b12      	ldr	r3, [pc, #72]	; (80010f4 <HAL_SPI_MspInit+0x8c>)
 80010aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010ae:	4a11      	ldr	r2, [pc, #68]	; (80010f4 <HAL_SPI_MspInit+0x8c>)
 80010b0:	f043 0310 	orr.w	r3, r3, #16
 80010b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010b8:	4b0e      	ldr	r3, [pc, #56]	; (80010f4 <HAL_SPI_MspInit+0x8c>)
 80010ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010be:	f003 0310 	and.w	r3, r3, #16
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	68fb      	ldr	r3, [r7, #12]
    PE14     ------> SPI4_MOSI
    PE11     ------> SPI4_NSS
    PE12     ------> SPI4_SCK
    PE13     ------> SPI4_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 80010c6:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 80010ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010cc:	2302      	movs	r3, #2
 80010ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d0:	2300      	movs	r3, #0
 80010d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d4:	2300      	movs	r3, #0
 80010d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80010d8:	2305      	movs	r3, #5
 80010da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80010dc:	f107 0314 	add.w	r3, r7, #20
 80010e0:	4619      	mov	r1, r3
 80010e2:	4805      	ldr	r0, [pc, #20]	; (80010f8 <HAL_SPI_MspInit+0x90>)
 80010e4:	f001 f98a 	bl	80023fc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 80010e8:	bf00      	nop
 80010ea:	3728      	adds	r7, #40	; 0x28
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40013400 	.word	0x40013400
 80010f4:	58024400 	.word	0x58024400
 80010f8:	58021000 	.word	0x58021000

080010fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b090      	sub	sp, #64	; 0x40
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001104:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a7d      	ldr	r2, [pc, #500]	; (8001310 <HAL_UART_MspInit+0x214>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d12f      	bne.n	800117e <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800111e:	4b7d      	ldr	r3, [pc, #500]	; (8001314 <HAL_UART_MspInit+0x218>)
 8001120:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001124:	4a7b      	ldr	r2, [pc, #492]	; (8001314 <HAL_UART_MspInit+0x218>)
 8001126:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800112a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800112e:	4b79      	ldr	r3, [pc, #484]	; (8001314 <HAL_UART_MspInit+0x218>)
 8001130:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001134:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001138:	62bb      	str	r3, [r7, #40]	; 0x28
 800113a:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800113c:	4b75      	ldr	r3, [pc, #468]	; (8001314 <HAL_UART_MspInit+0x218>)
 800113e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001142:	4a74      	ldr	r2, [pc, #464]	; (8001314 <HAL_UART_MspInit+0x218>)
 8001144:	f043 0304 	orr.w	r3, r3, #4
 8001148:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800114c:	4b71      	ldr	r3, [pc, #452]	; (8001314 <HAL_UART_MspInit+0x218>)
 800114e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001152:	f003 0304 	and.w	r3, r3, #4
 8001156:	627b      	str	r3, [r7, #36]	; 0x24
 8001158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART4 GPIO Configuration
    PC11     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 800115a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800115e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001160:	2302      	movs	r3, #2
 8001162:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	2300      	movs	r3, #0
 8001166:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001168:	2300      	movs	r3, #0
 800116a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800116c:	2308      	movs	r3, #8
 800116e:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001170:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001174:	4619      	mov	r1, r3
 8001176:	4868      	ldr	r0, [pc, #416]	; (8001318 <HAL_UART_MspInit+0x21c>)
 8001178:	f001 f940 	bl	80023fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800117c:	e0c3      	b.n	8001306 <HAL_UART_MspInit+0x20a>
  else if(huart->Instance==UART5)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	4a66      	ldr	r2, [pc, #408]	; (800131c <HAL_UART_MspInit+0x220>)
 8001184:	4293      	cmp	r3, r2
 8001186:	d14e      	bne.n	8001226 <HAL_UART_MspInit+0x12a>
    __HAL_RCC_UART5_CLK_ENABLE();
 8001188:	4b62      	ldr	r3, [pc, #392]	; (8001314 <HAL_UART_MspInit+0x218>)
 800118a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800118e:	4a61      	ldr	r2, [pc, #388]	; (8001314 <HAL_UART_MspInit+0x218>)
 8001190:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001194:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001198:	4b5e      	ldr	r3, [pc, #376]	; (8001314 <HAL_UART_MspInit+0x218>)
 800119a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800119e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011a2:	623b      	str	r3, [r7, #32]
 80011a4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80011a6:	4b5b      	ldr	r3, [pc, #364]	; (8001314 <HAL_UART_MspInit+0x218>)
 80011a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011ac:	4a59      	ldr	r2, [pc, #356]	; (8001314 <HAL_UART_MspInit+0x218>)
 80011ae:	f043 0308 	orr.w	r3, r3, #8
 80011b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011b6:	4b57      	ldr	r3, [pc, #348]	; (8001314 <HAL_UART_MspInit+0x218>)
 80011b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011bc:	f003 0308 	and.w	r3, r3, #8
 80011c0:	61fb      	str	r3, [r7, #28]
 80011c2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c4:	4b53      	ldr	r3, [pc, #332]	; (8001314 <HAL_UART_MspInit+0x218>)
 80011c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011ca:	4a52      	ldr	r2, [pc, #328]	; (8001314 <HAL_UART_MspInit+0x218>)
 80011cc:	f043 0304 	orr.w	r3, r3, #4
 80011d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80011d4:	4b4f      	ldr	r3, [pc, #316]	; (8001314 <HAL_UART_MspInit+0x218>)
 80011d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011da:	f003 0304 	and.w	r3, r3, #4
 80011de:	61bb      	str	r3, [r7, #24]
 80011e0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80011e2:	2304      	movs	r3, #4
 80011e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e6:	2302      	movs	r3, #2
 80011e8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ee:	2300      	movs	r3, #0
 80011f0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80011f2:	2308      	movs	r3, #8
 80011f4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011fa:	4619      	mov	r1, r3
 80011fc:	4848      	ldr	r0, [pc, #288]	; (8001320 <HAL_UART_MspInit+0x224>)
 80011fe:	f001 f8fd 	bl	80023fc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001202:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001206:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001208:	2302      	movs	r3, #2
 800120a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001210:	2300      	movs	r3, #0
 8001212:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001214:	2308      	movs	r3, #8
 8001216:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001218:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800121c:	4619      	mov	r1, r3
 800121e:	483e      	ldr	r0, [pc, #248]	; (8001318 <HAL_UART_MspInit+0x21c>)
 8001220:	f001 f8ec 	bl	80023fc <HAL_GPIO_Init>
}
 8001224:	e06f      	b.n	8001306 <HAL_UART_MspInit+0x20a>
  else if(huart->Instance==USART1)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a3e      	ldr	r2, [pc, #248]	; (8001324 <HAL_UART_MspInit+0x228>)
 800122c:	4293      	cmp	r3, r2
 800122e:	d12f      	bne.n	8001290 <HAL_UART_MspInit+0x194>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001230:	4b38      	ldr	r3, [pc, #224]	; (8001314 <HAL_UART_MspInit+0x218>)
 8001232:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001236:	4a37      	ldr	r2, [pc, #220]	; (8001314 <HAL_UART_MspInit+0x218>)
 8001238:	f043 0310 	orr.w	r3, r3, #16
 800123c:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001240:	4b34      	ldr	r3, [pc, #208]	; (8001314 <HAL_UART_MspInit+0x218>)
 8001242:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001246:	f003 0310 	and.w	r3, r3, #16
 800124a:	617b      	str	r3, [r7, #20]
 800124c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800124e:	4b31      	ldr	r3, [pc, #196]	; (8001314 <HAL_UART_MspInit+0x218>)
 8001250:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001254:	4a2f      	ldr	r2, [pc, #188]	; (8001314 <HAL_UART_MspInit+0x218>)
 8001256:	f043 0301 	orr.w	r3, r3, #1
 800125a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800125e:	4b2d      	ldr	r3, [pc, #180]	; (8001314 <HAL_UART_MspInit+0x218>)
 8001260:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001264:	f003 0301 	and.w	r3, r3, #1
 8001268:	613b      	str	r3, [r7, #16]
 800126a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_10;
 800126c:	f44f 53b0 	mov.w	r3, #5632	; 0x1600
 8001270:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001272:	2302      	movs	r3, #2
 8001274:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127a:	2300      	movs	r3, #0
 800127c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800127e:	2307      	movs	r3, #7
 8001280:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001282:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001286:	4619      	mov	r1, r3
 8001288:	4827      	ldr	r0, [pc, #156]	; (8001328 <HAL_UART_MspInit+0x22c>)
 800128a:	f001 f8b7 	bl	80023fc <HAL_GPIO_Init>
}
 800128e:	e03a      	b.n	8001306 <HAL_UART_MspInit+0x20a>
  else if(huart->Instance==USART2)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a25      	ldr	r2, [pc, #148]	; (800132c <HAL_UART_MspInit+0x230>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d135      	bne.n	8001306 <HAL_UART_MspInit+0x20a>
    __HAL_RCC_USART2_CLK_ENABLE();
 800129a:	4b1e      	ldr	r3, [pc, #120]	; (8001314 <HAL_UART_MspInit+0x218>)
 800129c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80012a0:	4a1c      	ldr	r2, [pc, #112]	; (8001314 <HAL_UART_MspInit+0x218>)
 80012a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012a6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80012aa:	4b1a      	ldr	r3, [pc, #104]	; (8001314 <HAL_UART_MspInit+0x218>)
 80012ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80012b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012b4:	60fb      	str	r3, [r7, #12]
 80012b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012b8:	4b16      	ldr	r3, [pc, #88]	; (8001314 <HAL_UART_MspInit+0x218>)
 80012ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012be:	4a15      	ldr	r2, [pc, #84]	; (8001314 <HAL_UART_MspInit+0x218>)
 80012c0:	f043 0308 	orr.w	r3, r3, #8
 80012c4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012c8:	4b12      	ldr	r3, [pc, #72]	; (8001314 <HAL_UART_MspInit+0x218>)
 80012ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012ce:	f003 0308 	and.w	r3, r3, #8
 80012d2:	60bb      	str	r3, [r7, #8]
 80012d4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80012d6:	2360      	movs	r3, #96	; 0x60
 80012d8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012da:	2302      	movs	r3, #2
 80012dc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e2:	2300      	movs	r3, #0
 80012e4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80012e6:	2307      	movs	r3, #7
 80012e8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012ee:	4619      	mov	r1, r3
 80012f0:	480b      	ldr	r0, [pc, #44]	; (8001320 <HAL_UART_MspInit+0x224>)
 80012f2:	f001 f883 	bl	80023fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2100      	movs	r1, #0
 80012fa:	2026      	movs	r0, #38	; 0x26
 80012fc:	f000 fa9d 	bl	800183a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001300:	2026      	movs	r0, #38	; 0x26
 8001302:	f000 fab4 	bl	800186e <HAL_NVIC_EnableIRQ>
}
 8001306:	bf00      	nop
 8001308:	3740      	adds	r7, #64	; 0x40
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40004c00 	.word	0x40004c00
 8001314:	58024400 	.word	0x58024400
 8001318:	58020800 	.word	0x58020800
 800131c:	40005000 	.word	0x40005000
 8001320:	58020c00 	.word	0x58020c00
 8001324:	40011000 	.word	0x40011000
 8001328:	58020000 	.word	0x58020000
 800132c:	40004400 	.word	0x40004400

08001330 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001334:	e7fe      	b.n	8001334 <NMI_Handler+0x4>

08001336 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001336:	b480      	push	{r7}
 8001338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800133a:	e7fe      	b.n	800133a <HardFault_Handler+0x4>

0800133c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001340:	e7fe      	b.n	8001340 <MemManage_Handler+0x4>

08001342 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001342:	b480      	push	{r7}
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001346:	e7fe      	b.n	8001346 <BusFault_Handler+0x4>

08001348 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800134c:	e7fe      	b.n	800134c <UsageFault_Handler+0x4>

0800134e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800134e:	b480      	push	{r7}
 8001350:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001360:	bf00      	nop
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr

0800136a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800136a:	b480      	push	{r7}
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800137c:	f000 f934 	bl	80015e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001380:	bf00      	nop
 8001382:	bd80      	pop	{r7, pc}

08001384 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001388:	4802      	ldr	r0, [pc, #8]	; (8001394 <USART2_IRQHandler+0x10>)
 800138a:	f003 ffa1 	bl	80052d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	24000308 	.word	0x24000308

08001398 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800139c:	4b39      	ldr	r3, [pc, #228]	; (8001484 <SystemInit+0xec>)
 800139e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013a2:	4a38      	ldr	r2, [pc, #224]	; (8001484 <SystemInit+0xec>)
 80013a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80013ac:	4b36      	ldr	r3, [pc, #216]	; (8001488 <SystemInit+0xf0>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f003 030f 	and.w	r3, r3, #15
 80013b4:	2b06      	cmp	r3, #6
 80013b6:	d807      	bhi.n	80013c8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80013b8:	4b33      	ldr	r3, [pc, #204]	; (8001488 <SystemInit+0xf0>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f023 030f 	bic.w	r3, r3, #15
 80013c0:	4a31      	ldr	r2, [pc, #196]	; (8001488 <SystemInit+0xf0>)
 80013c2:	f043 0307 	orr.w	r3, r3, #7
 80013c6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80013c8:	4b30      	ldr	r3, [pc, #192]	; (800148c <SystemInit+0xf4>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a2f      	ldr	r2, [pc, #188]	; (800148c <SystemInit+0xf4>)
 80013ce:	f043 0301 	orr.w	r3, r3, #1
 80013d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80013d4:	4b2d      	ldr	r3, [pc, #180]	; (800148c <SystemInit+0xf4>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80013da:	4b2c      	ldr	r3, [pc, #176]	; (800148c <SystemInit+0xf4>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	492b      	ldr	r1, [pc, #172]	; (800148c <SystemInit+0xf4>)
 80013e0:	4b2b      	ldr	r3, [pc, #172]	; (8001490 <SystemInit+0xf8>)
 80013e2:	4013      	ands	r3, r2
 80013e4:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80013e6:	4b28      	ldr	r3, [pc, #160]	; (8001488 <SystemInit+0xf0>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 030f 	and.w	r3, r3, #15
 80013ee:	2b07      	cmp	r3, #7
 80013f0:	d907      	bls.n	8001402 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80013f2:	4b25      	ldr	r3, [pc, #148]	; (8001488 <SystemInit+0xf0>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f023 030f 	bic.w	r3, r3, #15
 80013fa:	4a23      	ldr	r2, [pc, #140]	; (8001488 <SystemInit+0xf0>)
 80013fc:	f043 0307 	orr.w	r3, r3, #7
 8001400:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001402:	4b22      	ldr	r3, [pc, #136]	; (800148c <SystemInit+0xf4>)
 8001404:	2200      	movs	r2, #0
 8001406:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001408:	4b20      	ldr	r3, [pc, #128]	; (800148c <SystemInit+0xf4>)
 800140a:	2200      	movs	r2, #0
 800140c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800140e:	4b1f      	ldr	r3, [pc, #124]	; (800148c <SystemInit+0xf4>)
 8001410:	2200      	movs	r2, #0
 8001412:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001414:	4b1d      	ldr	r3, [pc, #116]	; (800148c <SystemInit+0xf4>)
 8001416:	4a1f      	ldr	r2, [pc, #124]	; (8001494 <SystemInit+0xfc>)
 8001418:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800141a:	4b1c      	ldr	r3, [pc, #112]	; (800148c <SystemInit+0xf4>)
 800141c:	4a1e      	ldr	r2, [pc, #120]	; (8001498 <SystemInit+0x100>)
 800141e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001420:	4b1a      	ldr	r3, [pc, #104]	; (800148c <SystemInit+0xf4>)
 8001422:	4a1e      	ldr	r2, [pc, #120]	; (800149c <SystemInit+0x104>)
 8001424:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001426:	4b19      	ldr	r3, [pc, #100]	; (800148c <SystemInit+0xf4>)
 8001428:	2200      	movs	r2, #0
 800142a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800142c:	4b17      	ldr	r3, [pc, #92]	; (800148c <SystemInit+0xf4>)
 800142e:	4a1b      	ldr	r2, [pc, #108]	; (800149c <SystemInit+0x104>)
 8001430:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001432:	4b16      	ldr	r3, [pc, #88]	; (800148c <SystemInit+0xf4>)
 8001434:	2200      	movs	r2, #0
 8001436:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001438:	4b14      	ldr	r3, [pc, #80]	; (800148c <SystemInit+0xf4>)
 800143a:	4a18      	ldr	r2, [pc, #96]	; (800149c <SystemInit+0x104>)
 800143c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800143e:	4b13      	ldr	r3, [pc, #76]	; (800148c <SystemInit+0xf4>)
 8001440:	2200      	movs	r2, #0
 8001442:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001444:	4b11      	ldr	r3, [pc, #68]	; (800148c <SystemInit+0xf4>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a10      	ldr	r2, [pc, #64]	; (800148c <SystemInit+0xf4>)
 800144a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800144e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001450:	4b0e      	ldr	r3, [pc, #56]	; (800148c <SystemInit+0xf4>)
 8001452:	2200      	movs	r2, #0
 8001454:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001456:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <SystemInit+0x108>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <SystemInit+0x10c>)
 800145c:	4013      	ands	r3, r2
 800145e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001462:	d202      	bcs.n	800146a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001464:	4b10      	ldr	r3, [pc, #64]	; (80014a8 <SystemInit+0x110>)
 8001466:	2201      	movs	r2, #1
 8001468:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800146a:	4b10      	ldr	r3, [pc, #64]	; (80014ac <SystemInit+0x114>)
 800146c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8001470:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001472:	4b04      	ldr	r3, [pc, #16]	; (8001484 <SystemInit+0xec>)
 8001474:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001478:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800147a:	bf00      	nop
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr
 8001484:	e000ed00 	.word	0xe000ed00
 8001488:	52002000 	.word	0x52002000
 800148c:	58024400 	.word	0x58024400
 8001490:	eaf6ed7f 	.word	0xeaf6ed7f
 8001494:	02020200 	.word	0x02020200
 8001498:	01ff0000 	.word	0x01ff0000
 800149c:	01010280 	.word	0x01010280
 80014a0:	5c001000 	.word	0x5c001000
 80014a4:	ffff0000 	.word	0xffff0000
 80014a8:	51008108 	.word	0x51008108
 80014ac:	52004000 	.word	0x52004000

080014b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80014b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014e8 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80014b4:	f7ff ff70 	bl	8001398 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80014b8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80014ba:	e003      	b.n	80014c4 <LoopCopyDataInit>

080014bc <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80014bc:	4b0b      	ldr	r3, [pc, #44]	; (80014ec <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 80014be:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80014c0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80014c2:	3104      	adds	r1, #4

080014c4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80014c4:	480a      	ldr	r0, [pc, #40]	; (80014f0 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 80014c6:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80014c8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80014ca:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80014cc:	d3f6      	bcc.n	80014bc <CopyDataInit>
  ldr  r2, =_sbss
 80014ce:	4a0a      	ldr	r2, [pc, #40]	; (80014f8 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80014d0:	e002      	b.n	80014d8 <LoopFillZerobss>

080014d2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80014d2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80014d4:	f842 3b04 	str.w	r3, [r2], #4

080014d8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80014d8:	4b08      	ldr	r3, [pc, #32]	; (80014fc <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80014da:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80014dc:	d3f9      	bcc.n	80014d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014de:	f005 fb51 	bl	8006b84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014e2:	f7ff f879 	bl	80005d8 <main>
  bx  lr    
 80014e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014e8:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80014ec:	08006ca0 	.word	0x08006ca0
  ldr  r0, =_sdata
 80014f0:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80014f4:	24000018 	.word	0x24000018
  ldr  r2, =_sbss
 80014f8:	24000018 	.word	0x24000018
  ldr  r3, = _ebss
 80014fc:	24000438 	.word	0x24000438

08001500 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001500:	e7fe      	b.n	8001500 <ADC3_IRQHandler>
	...

08001504 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b082      	sub	sp, #8
 8001508:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800150a:	2003      	movs	r0, #3
 800150c:	f000 f98a 	bl	8001824 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001510:	f001 ff3e 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 8001514:	4601      	mov	r1, r0
 8001516:	4b15      	ldr	r3, [pc, #84]	; (800156c <HAL_Init+0x68>)
 8001518:	699b      	ldr	r3, [r3, #24]
 800151a:	0a1b      	lsrs	r3, r3, #8
 800151c:	f003 030f 	and.w	r3, r3, #15
 8001520:	4a13      	ldr	r2, [pc, #76]	; (8001570 <HAL_Init+0x6c>)
 8001522:	5cd3      	ldrb	r3, [r2, r3]
 8001524:	f003 031f 	and.w	r3, r3, #31
 8001528:	fa21 f303 	lsr.w	r3, r1, r3
 800152c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800152e:	4b0f      	ldr	r3, [pc, #60]	; (800156c <HAL_Init+0x68>)
 8001530:	699b      	ldr	r3, [r3, #24]
 8001532:	f003 030f 	and.w	r3, r3, #15
 8001536:	4a0e      	ldr	r2, [pc, #56]	; (8001570 <HAL_Init+0x6c>)
 8001538:	5cd3      	ldrb	r3, [r2, r3]
 800153a:	f003 031f 	and.w	r3, r3, #31
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	fa22 f303 	lsr.w	r3, r2, r3
 8001544:	4a0b      	ldr	r2, [pc, #44]	; (8001574 <HAL_Init+0x70>)
 8001546:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001548:	4a0b      	ldr	r2, [pc, #44]	; (8001578 <HAL_Init+0x74>)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800154e:	2000      	movs	r0, #0
 8001550:	f000 f814 	bl	800157c <HAL_InitTick>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e002      	b.n	8001564 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800155e:	f7ff fcd5 	bl	8000f0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001562:	2300      	movs	r3, #0
}
 8001564:	4618      	mov	r0, r3
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	58024400 	.word	0x58024400
 8001570:	08006c68 	.word	0x08006c68
 8001574:	2400000c 	.word	0x2400000c
 8001578:	24000008 	.word	0x24000008

0800157c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001584:	4b15      	ldr	r3, [pc, #84]	; (80015dc <HAL_InitTick+0x60>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d101      	bne.n	8001590 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e021      	b.n	80015d4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001590:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <HAL_InitTick+0x64>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b11      	ldr	r3, [pc, #68]	; (80015dc <HAL_InitTick+0x60>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	4619      	mov	r1, r3
 800159a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800159e:	fbb3 f3f1 	udiv	r3, r3, r1
 80015a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a6:	4618      	mov	r0, r3
 80015a8:	f000 f96f 	bl	800188a <HAL_SYSTICK_Config>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e00e      	b.n	80015d4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2b0f      	cmp	r3, #15
 80015ba:	d80a      	bhi.n	80015d2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015bc:	2200      	movs	r2, #0
 80015be:	6879      	ldr	r1, [r7, #4]
 80015c0:	f04f 30ff 	mov.w	r0, #4294967295
 80015c4:	f000 f939 	bl	800183a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015c8:	4a06      	ldr	r2, [pc, #24]	; (80015e4 <HAL_InitTick+0x68>)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ce:	2300      	movs	r3, #0
 80015d0:	e000      	b.n	80015d4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80015d2:	2301      	movs	r3, #1
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	24000014 	.word	0x24000014
 80015e0:	24000008 	.word	0x24000008
 80015e4:	24000010 	.word	0x24000010

080015e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80015ec:	4b06      	ldr	r3, [pc, #24]	; (8001608 <HAL_IncTick+0x20>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	461a      	mov	r2, r3
 80015f2:	4b06      	ldr	r3, [pc, #24]	; (800160c <HAL_IncTick+0x24>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4413      	add	r3, r2
 80015f8:	4a04      	ldr	r2, [pc, #16]	; (800160c <HAL_IncTick+0x24>)
 80015fa:	6013      	str	r3, [r2, #0]
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	24000014 	.word	0x24000014
 800160c:	24000434 	.word	0x24000434

08001610 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
  return uwTick;
 8001614:	4b03      	ldr	r3, [pc, #12]	; (8001624 <HAL_GetTick+0x14>)
 8001616:	681b      	ldr	r3, [r3, #0]
}
 8001618:	4618      	mov	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	24000434 	.word	0x24000434

08001628 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001630:	f7ff ffee 	bl	8001610 <HAL_GetTick>
 8001634:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001640:	d005      	beq.n	800164e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001642:	4b09      	ldr	r3, [pc, #36]	; (8001668 <HAL_Delay+0x40>)
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	461a      	mov	r2, r3
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	4413      	add	r3, r2
 800164c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800164e:	bf00      	nop
 8001650:	f7ff ffde 	bl	8001610 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	68fa      	ldr	r2, [r7, #12]
 800165c:	429a      	cmp	r2, r3
 800165e:	d8f7      	bhi.n	8001650 <HAL_Delay+0x28>
  {
  }
}
 8001660:	bf00      	nop
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	24000014 	.word	0x24000014

0800166c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001670:	4b03      	ldr	r3, [pc, #12]	; (8001680 <HAL_GetREVID+0x14>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	0c1b      	lsrs	r3, r3, #16
}
 8001676:	4618      	mov	r0, r3
 8001678:	46bd      	mov	sp, r7
 800167a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167e:	4770      	bx	lr
 8001680:	5c001000 	.word	0x5c001000

08001684 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001694:	4b0b      	ldr	r3, [pc, #44]	; (80016c4 <__NVIC_SetPriorityGrouping+0x40>)
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800169a:	68ba      	ldr	r2, [r7, #8]
 800169c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016a0:	4013      	ands	r3, r2
 80016a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80016ac:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <__NVIC_SetPriorityGrouping+0x44>)
 80016ae:	4313      	orrs	r3, r2
 80016b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016b2:	4a04      	ldr	r2, [pc, #16]	; (80016c4 <__NVIC_SetPriorityGrouping+0x40>)
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	60d3      	str	r3, [r2, #12]
}
 80016b8:	bf00      	nop
 80016ba:	3714      	adds	r7, #20
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	e000ed00 	.word	0xe000ed00
 80016c8:	05fa0000 	.word	0x05fa0000

080016cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016d0:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <__NVIC_GetPriorityGrouping+0x18>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	0a1b      	lsrs	r3, r3, #8
 80016d6:	f003 0307 	and.w	r3, r3, #7
}
 80016da:	4618      	mov	r0, r3
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80016f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	db0b      	blt.n	8001712 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016fa:	88fb      	ldrh	r3, [r7, #6]
 80016fc:	f003 021f 	and.w	r2, r3, #31
 8001700:	4907      	ldr	r1, [pc, #28]	; (8001720 <__NVIC_EnableIRQ+0x38>)
 8001702:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001706:	095b      	lsrs	r3, r3, #5
 8001708:	2001      	movs	r0, #1
 800170a:	fa00 f202 	lsl.w	r2, r0, r2
 800170e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	e000e100 	.word	0xe000e100

08001724 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	6039      	str	r1, [r7, #0]
 800172e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001730:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001734:	2b00      	cmp	r3, #0
 8001736:	db0a      	blt.n	800174e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	b2da      	uxtb	r2, r3
 800173c:	490c      	ldr	r1, [pc, #48]	; (8001770 <__NVIC_SetPriority+0x4c>)
 800173e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001742:	0112      	lsls	r2, r2, #4
 8001744:	b2d2      	uxtb	r2, r2
 8001746:	440b      	add	r3, r1
 8001748:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800174c:	e00a      	b.n	8001764 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	b2da      	uxtb	r2, r3
 8001752:	4908      	ldr	r1, [pc, #32]	; (8001774 <__NVIC_SetPriority+0x50>)
 8001754:	88fb      	ldrh	r3, [r7, #6]
 8001756:	f003 030f 	and.w	r3, r3, #15
 800175a:	3b04      	subs	r3, #4
 800175c:	0112      	lsls	r2, r2, #4
 800175e:	b2d2      	uxtb	r2, r2
 8001760:	440b      	add	r3, r1
 8001762:	761a      	strb	r2, [r3, #24]
}
 8001764:	bf00      	nop
 8001766:	370c      	adds	r7, #12
 8001768:	46bd      	mov	sp, r7
 800176a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176e:	4770      	bx	lr
 8001770:	e000e100 	.word	0xe000e100
 8001774:	e000ed00 	.word	0xe000ed00

08001778 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001778:	b480      	push	{r7}
 800177a:	b089      	sub	sp, #36	; 0x24
 800177c:	af00      	add	r7, sp, #0
 800177e:	60f8      	str	r0, [r7, #12]
 8001780:	60b9      	str	r1, [r7, #8]
 8001782:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	f003 0307 	and.w	r3, r3, #7
 800178a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	f1c3 0307 	rsb	r3, r3, #7
 8001792:	2b04      	cmp	r3, #4
 8001794:	bf28      	it	cs
 8001796:	2304      	movcs	r3, #4
 8001798:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	3304      	adds	r3, #4
 800179e:	2b06      	cmp	r3, #6
 80017a0:	d902      	bls.n	80017a8 <NVIC_EncodePriority+0x30>
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	3b03      	subs	r3, #3
 80017a6:	e000      	b.n	80017aa <NVIC_EncodePriority+0x32>
 80017a8:	2300      	movs	r3, #0
 80017aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017ac:	f04f 32ff 	mov.w	r2, #4294967295
 80017b0:	69bb      	ldr	r3, [r7, #24]
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	43da      	mvns	r2, r3
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	401a      	ands	r2, r3
 80017bc:	697b      	ldr	r3, [r7, #20]
 80017be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017c0:	f04f 31ff 	mov.w	r1, #4294967295
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	fa01 f303 	lsl.w	r3, r1, r3
 80017ca:	43d9      	mvns	r1, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d0:	4313      	orrs	r3, r2
         );
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3724      	adds	r7, #36	; 0x24
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr
	...

080017e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	3b01      	subs	r3, #1
 80017ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80017f0:	d301      	bcc.n	80017f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017f2:	2301      	movs	r3, #1
 80017f4:	e00f      	b.n	8001816 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017f6:	4a0a      	ldr	r2, [pc, #40]	; (8001820 <SysTick_Config+0x40>)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	3b01      	subs	r3, #1
 80017fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017fe:	210f      	movs	r1, #15
 8001800:	f04f 30ff 	mov.w	r0, #4294967295
 8001804:	f7ff ff8e 	bl	8001724 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001808:	4b05      	ldr	r3, [pc, #20]	; (8001820 <SysTick_Config+0x40>)
 800180a:	2200      	movs	r2, #0
 800180c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800180e:	4b04      	ldr	r3, [pc, #16]	; (8001820 <SysTick_Config+0x40>)
 8001810:	2207      	movs	r2, #7
 8001812:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	e000e010 	.word	0xe000e010

08001824 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	f7ff ff29 	bl	8001684 <__NVIC_SetPriorityGrouping>
}
 8001832:	bf00      	nop
 8001834:	3708      	adds	r7, #8
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}

0800183a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800183a:	b580      	push	{r7, lr}
 800183c:	b086      	sub	sp, #24
 800183e:	af00      	add	r7, sp, #0
 8001840:	4603      	mov	r3, r0
 8001842:	60b9      	str	r1, [r7, #8]
 8001844:	607a      	str	r2, [r7, #4]
 8001846:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001848:	f7ff ff40 	bl	80016cc <__NVIC_GetPriorityGrouping>
 800184c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800184e:	687a      	ldr	r2, [r7, #4]
 8001850:	68b9      	ldr	r1, [r7, #8]
 8001852:	6978      	ldr	r0, [r7, #20]
 8001854:	f7ff ff90 	bl	8001778 <NVIC_EncodePriority>
 8001858:	4602      	mov	r2, r0
 800185a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800185e:	4611      	mov	r1, r2
 8001860:	4618      	mov	r0, r3
 8001862:	f7ff ff5f 	bl	8001724 <__NVIC_SetPriority>
}
 8001866:	bf00      	nop
 8001868:	3718      	adds	r7, #24
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b082      	sub	sp, #8
 8001872:	af00      	add	r7, sp, #0
 8001874:	4603      	mov	r3, r0
 8001876:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001878:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800187c:	4618      	mov	r0, r3
 800187e:	f7ff ff33 	bl	80016e8 <__NVIC_EnableIRQ>
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b082      	sub	sp, #8
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001892:	6878      	ldr	r0, [r7, #4]
 8001894:	f7ff ffa4 	bl	80017e0 <SysTick_Config>
 8001898:	4603      	mov	r3, r0
}
 800189a:	4618      	mov	r0, r3
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}
	...

080018a4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d101      	bne.n	80018b6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e205      	b.n	8001cc2 <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b02      	cmp	r3, #2
 80018c0:	d004      	beq.n	80018cc <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2280      	movs	r2, #128	; 0x80
 80018c6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e1fa      	b.n	8001cc2 <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4a8c      	ldr	r2, [pc, #560]	; (8001b04 <HAL_DMA_Abort_IT+0x260>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d04a      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a8b      	ldr	r2, [pc, #556]	; (8001b08 <HAL_DMA_Abort_IT+0x264>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d045      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a89      	ldr	r2, [pc, #548]	; (8001b0c <HAL_DMA_Abort_IT+0x268>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d040      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4a88      	ldr	r2, [pc, #544]	; (8001b10 <HAL_DMA_Abort_IT+0x26c>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d03b      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a86      	ldr	r2, [pc, #536]	; (8001b14 <HAL_DMA_Abort_IT+0x270>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d036      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4a85      	ldr	r2, [pc, #532]	; (8001b18 <HAL_DMA_Abort_IT+0x274>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d031      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	4a83      	ldr	r2, [pc, #524]	; (8001b1c <HAL_DMA_Abort_IT+0x278>)
 800190e:	4293      	cmp	r3, r2
 8001910:	d02c      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a82      	ldr	r2, [pc, #520]	; (8001b20 <HAL_DMA_Abort_IT+0x27c>)
 8001918:	4293      	cmp	r3, r2
 800191a:	d027      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a80      	ldr	r2, [pc, #512]	; (8001b24 <HAL_DMA_Abort_IT+0x280>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d022      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a7f      	ldr	r2, [pc, #508]	; (8001b28 <HAL_DMA_Abort_IT+0x284>)
 800192c:	4293      	cmp	r3, r2
 800192e:	d01d      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4a7d      	ldr	r2, [pc, #500]	; (8001b2c <HAL_DMA_Abort_IT+0x288>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d018      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4a7c      	ldr	r2, [pc, #496]	; (8001b30 <HAL_DMA_Abort_IT+0x28c>)
 8001940:	4293      	cmp	r3, r2
 8001942:	d013      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a7a      	ldr	r2, [pc, #488]	; (8001b34 <HAL_DMA_Abort_IT+0x290>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d00e      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a79      	ldr	r2, [pc, #484]	; (8001b38 <HAL_DMA_Abort_IT+0x294>)
 8001954:	4293      	cmp	r3, r2
 8001956:	d009      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a77      	ldr	r2, [pc, #476]	; (8001b3c <HAL_DMA_Abort_IT+0x298>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d004      	beq.n	800196c <HAL_DMA_Abort_IT+0xc8>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a76      	ldr	r2, [pc, #472]	; (8001b40 <HAL_DMA_Abort_IT+0x29c>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d101      	bne.n	8001970 <HAL_DMA_Abort_IT+0xcc>
 800196c:	2301      	movs	r3, #1
 800196e:	e000      	b.n	8001972 <HAL_DMA_Abort_IT+0xce>
 8001970:	2300      	movs	r3, #0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d065      	beq.n	8001a42 <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2204      	movs	r2, #4
 800197a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a60      	ldr	r2, [pc, #384]	; (8001b04 <HAL_DMA_Abort_IT+0x260>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d04a      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4a5e      	ldr	r2, [pc, #376]	; (8001b08 <HAL_DMA_Abort_IT+0x264>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d045      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a5d      	ldr	r2, [pc, #372]	; (8001b0c <HAL_DMA_Abort_IT+0x268>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d040      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a5b      	ldr	r2, [pc, #364]	; (8001b10 <HAL_DMA_Abort_IT+0x26c>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d03b      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a5a      	ldr	r2, [pc, #360]	; (8001b14 <HAL_DMA_Abort_IT+0x270>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d036      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a58      	ldr	r2, [pc, #352]	; (8001b18 <HAL_DMA_Abort_IT+0x274>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d031      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a57      	ldr	r2, [pc, #348]	; (8001b1c <HAL_DMA_Abort_IT+0x278>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d02c      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a55      	ldr	r2, [pc, #340]	; (8001b20 <HAL_DMA_Abort_IT+0x27c>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d027      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4a54      	ldr	r2, [pc, #336]	; (8001b24 <HAL_DMA_Abort_IT+0x280>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d022      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a52      	ldr	r2, [pc, #328]	; (8001b28 <HAL_DMA_Abort_IT+0x284>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d01d      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a51      	ldr	r2, [pc, #324]	; (8001b2c <HAL_DMA_Abort_IT+0x288>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d018      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a4f      	ldr	r2, [pc, #316]	; (8001b30 <HAL_DMA_Abort_IT+0x28c>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d013      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a4e      	ldr	r2, [pc, #312]	; (8001b34 <HAL_DMA_Abort_IT+0x290>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d00e      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4a4c      	ldr	r2, [pc, #304]	; (8001b38 <HAL_DMA_Abort_IT+0x294>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d009      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4a4b      	ldr	r2, [pc, #300]	; (8001b3c <HAL_DMA_Abort_IT+0x298>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d004      	beq.n	8001a1e <HAL_DMA_Abort_IT+0x17a>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a49      	ldr	r2, [pc, #292]	; (8001b40 <HAL_DMA_Abort_IT+0x29c>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d108      	bne.n	8001a30 <HAL_DMA_Abort_IT+0x18c>
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f022 0201 	bic.w	r2, r2, #1
 8001a2c:	601a      	str	r2, [r3, #0]
 8001a2e:	e147      	b.n	8001cc0 <HAL_DMA_Abort_IT+0x41c>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f022 0201 	bic.w	r2, r2, #1
 8001a3e:	601a      	str	r2, [r3, #0]
 8001a40:	e13e      	b.n	8001cc0 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f022 020e 	bic.w	r2, r2, #14
 8001a50:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a2b      	ldr	r2, [pc, #172]	; (8001b04 <HAL_DMA_Abort_IT+0x260>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d04a      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a29      	ldr	r2, [pc, #164]	; (8001b08 <HAL_DMA_Abort_IT+0x264>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d045      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a28      	ldr	r2, [pc, #160]	; (8001b0c <HAL_DMA_Abort_IT+0x268>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d040      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a26      	ldr	r2, [pc, #152]	; (8001b10 <HAL_DMA_Abort_IT+0x26c>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d03b      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a25      	ldr	r2, [pc, #148]	; (8001b14 <HAL_DMA_Abort_IT+0x270>)
 8001a80:	4293      	cmp	r3, r2
 8001a82:	d036      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a23      	ldr	r2, [pc, #140]	; (8001b18 <HAL_DMA_Abort_IT+0x274>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d031      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a22      	ldr	r2, [pc, #136]	; (8001b1c <HAL_DMA_Abort_IT+0x278>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d02c      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a20      	ldr	r2, [pc, #128]	; (8001b20 <HAL_DMA_Abort_IT+0x27c>)
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d027      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a1f      	ldr	r2, [pc, #124]	; (8001b24 <HAL_DMA_Abort_IT+0x280>)
 8001aa8:	4293      	cmp	r3, r2
 8001aaa:	d022      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a1d      	ldr	r2, [pc, #116]	; (8001b28 <HAL_DMA_Abort_IT+0x284>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d01d      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a1c      	ldr	r2, [pc, #112]	; (8001b2c <HAL_DMA_Abort_IT+0x288>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d018      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a1a      	ldr	r2, [pc, #104]	; (8001b30 <HAL_DMA_Abort_IT+0x28c>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d013      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a19      	ldr	r2, [pc, #100]	; (8001b34 <HAL_DMA_Abort_IT+0x290>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d00e      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a17      	ldr	r2, [pc, #92]	; (8001b38 <HAL_DMA_Abort_IT+0x294>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d009      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4a16      	ldr	r2, [pc, #88]	; (8001b3c <HAL_DMA_Abort_IT+0x298>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d004      	beq.n	8001af2 <HAL_DMA_Abort_IT+0x24e>
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a14      	ldr	r2, [pc, #80]	; (8001b40 <HAL_DMA_Abort_IT+0x29c>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d128      	bne.n	8001b44 <HAL_DMA_Abort_IT+0x2a0>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f022 0201 	bic.w	r2, r2, #1
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	e027      	b.n	8001b54 <HAL_DMA_Abort_IT+0x2b0>
 8001b04:	40020010 	.word	0x40020010
 8001b08:	40020028 	.word	0x40020028
 8001b0c:	40020040 	.word	0x40020040
 8001b10:	40020058 	.word	0x40020058
 8001b14:	40020070 	.word	0x40020070
 8001b18:	40020088 	.word	0x40020088
 8001b1c:	400200a0 	.word	0x400200a0
 8001b20:	400200b8 	.word	0x400200b8
 8001b24:	40020410 	.word	0x40020410
 8001b28:	40020428 	.word	0x40020428
 8001b2c:	40020440 	.word	0x40020440
 8001b30:	40020458 	.word	0x40020458
 8001b34:	40020470 	.word	0x40020470
 8001b38:	40020488 	.word	0x40020488
 8001b3c:	400204a0 	.word	0x400204a0
 8001b40:	400204b8 	.word	0x400204b8
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	681a      	ldr	r2, [r3, #0]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f022 0201 	bic.w	r2, r2, #1
 8001b52:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a5c      	ldr	r2, [pc, #368]	; (8001ccc <HAL_DMA_Abort_IT+0x428>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d072      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	4a5b      	ldr	r2, [pc, #364]	; (8001cd0 <HAL_DMA_Abort_IT+0x42c>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d06d      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a59      	ldr	r2, [pc, #356]	; (8001cd4 <HAL_DMA_Abort_IT+0x430>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d068      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4a58      	ldr	r2, [pc, #352]	; (8001cd8 <HAL_DMA_Abort_IT+0x434>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d063      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a56      	ldr	r2, [pc, #344]	; (8001cdc <HAL_DMA_Abort_IT+0x438>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d05e      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a55      	ldr	r2, [pc, #340]	; (8001ce0 <HAL_DMA_Abort_IT+0x43c>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d059      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a53      	ldr	r2, [pc, #332]	; (8001ce4 <HAL_DMA_Abort_IT+0x440>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d054      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a52      	ldr	r2, [pc, #328]	; (8001ce8 <HAL_DMA_Abort_IT+0x444>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d04f      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a50      	ldr	r2, [pc, #320]	; (8001cec <HAL_DMA_Abort_IT+0x448>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d04a      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a4f      	ldr	r2, [pc, #316]	; (8001cf0 <HAL_DMA_Abort_IT+0x44c>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d045      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a4d      	ldr	r2, [pc, #308]	; (8001cf4 <HAL_DMA_Abort_IT+0x450>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d040      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a4c      	ldr	r2, [pc, #304]	; (8001cf8 <HAL_DMA_Abort_IT+0x454>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d03b      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a4a      	ldr	r2, [pc, #296]	; (8001cfc <HAL_DMA_Abort_IT+0x458>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d036      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a49      	ldr	r2, [pc, #292]	; (8001d00 <HAL_DMA_Abort_IT+0x45c>)
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d031      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a47      	ldr	r2, [pc, #284]	; (8001d04 <HAL_DMA_Abort_IT+0x460>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d02c      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4a46      	ldr	r2, [pc, #280]	; (8001d08 <HAL_DMA_Abort_IT+0x464>)
 8001bf0:	4293      	cmp	r3, r2
 8001bf2:	d027      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a44      	ldr	r2, [pc, #272]	; (8001d0c <HAL_DMA_Abort_IT+0x468>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d022      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a43      	ldr	r2, [pc, #268]	; (8001d10 <HAL_DMA_Abort_IT+0x46c>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d01d      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4a41      	ldr	r2, [pc, #260]	; (8001d14 <HAL_DMA_Abort_IT+0x470>)
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d018      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a40      	ldr	r2, [pc, #256]	; (8001d18 <HAL_DMA_Abort_IT+0x474>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d013      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a3e      	ldr	r2, [pc, #248]	; (8001d1c <HAL_DMA_Abort_IT+0x478>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d00e      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4a3d      	ldr	r2, [pc, #244]	; (8001d20 <HAL_DMA_Abort_IT+0x47c>)
 8001c2c:	4293      	cmp	r3, r2
 8001c2e:	d009      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a3b      	ldr	r2, [pc, #236]	; (8001d24 <HAL_DMA_Abort_IT+0x480>)
 8001c36:	4293      	cmp	r3, r2
 8001c38:	d004      	beq.n	8001c44 <HAL_DMA_Abort_IT+0x3a0>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a3a      	ldr	r2, [pc, #232]	; (8001d28 <HAL_DMA_Abort_IT+0x484>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d101      	bne.n	8001c48 <HAL_DMA_Abort_IT+0x3a4>
 8001c44:	2301      	movs	r3, #1
 8001c46:	e000      	b.n	8001c4a <HAL_DMA_Abort_IT+0x3a6>
 8001c48:	2300      	movs	r3, #0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d028      	beq.n	8001ca0 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c52:	681a      	ldr	r2, [r3, #0]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c58:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c5c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c62:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c68:	f003 031f 	and.w	r3, r3, #31
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	409a      	lsls	r2, r3
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001c78:	687a      	ldr	r2, [r7, #4]
 8001c7a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8001c7c:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d00c      	beq.n	8001ca0 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001c90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001c94:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8001c9e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2201      	movs	r2, #1
 8001cac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d003      	beq.n	8001cc0 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8001cc0:	2300      	movs	r3, #0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40020010 	.word	0x40020010
 8001cd0:	40020028 	.word	0x40020028
 8001cd4:	40020040 	.word	0x40020040
 8001cd8:	40020058 	.word	0x40020058
 8001cdc:	40020070 	.word	0x40020070
 8001ce0:	40020088 	.word	0x40020088
 8001ce4:	400200a0 	.word	0x400200a0
 8001ce8:	400200b8 	.word	0x400200b8
 8001cec:	40020410 	.word	0x40020410
 8001cf0:	40020428 	.word	0x40020428
 8001cf4:	40020440 	.word	0x40020440
 8001cf8:	40020458 	.word	0x40020458
 8001cfc:	40020470 	.word	0x40020470
 8001d00:	40020488 	.word	0x40020488
 8001d04:	400204a0 	.word	0x400204a0
 8001d08:	400204b8 	.word	0x400204b8
 8001d0c:	58025408 	.word	0x58025408
 8001d10:	5802541c 	.word	0x5802541c
 8001d14:	58025430 	.word	0x58025430
 8001d18:	58025444 	.word	0x58025444
 8001d1c:	58025458 	.word	0x58025458
 8001d20:	5802546c 	.word	0x5802546c
 8001d24:	58025480 	.word	0x58025480
 8001d28:	58025494 	.word	0x58025494

08001d2c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b098      	sub	sp, #96	; 0x60
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001d34:	4a84      	ldr	r2, [pc, #528]	; (8001f48 <HAL_FDCAN_Init+0x21c>)
 8001d36:	f107 030c 	add.w	r3, r7, #12
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	224c      	movs	r2, #76	; 0x4c
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f004 ff44 	bl	8006bcc <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d101      	bne.n	8001d4e <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e1ca      	b.n	80020e4 <HAL_FDCAN_Init+0x3b8>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4a7e      	ldr	r2, [pc, #504]	; (8001f4c <HAL_FDCAN_Init+0x220>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d106      	bne.n	8001d66 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001d60:	461a      	mov	r2, r3
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8001d6c:	b2db      	uxtb	r3, r3
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d106      	bne.n	8001d80 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2200      	movs	r2, #0
 8001d76:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001d7a:	6878      	ldr	r0, [r7, #4]
 8001d7c:	f7ff f8e0 	bl	8000f40 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	699a      	ldr	r2, [r3, #24]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f022 0210 	bic.w	r2, r2, #16
 8001d8e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d90:	f7ff fc3e 	bl	8001610 <HAL_GetTick>
 8001d94:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001d96:	e014      	b.n	8001dc2 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001d98:	f7ff fc3a 	bl	8001610 <HAL_GetTick>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	2b0a      	cmp	r3, #10
 8001da4:	d90d      	bls.n	8001dc2 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001dac:	f043 0201 	orr.w	r2, r3, #1
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	2203      	movs	r2, #3
 8001dba:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e190      	b.n	80020e4 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	2b08      	cmp	r3, #8
 8001dce:	d0e3      	beq.n	8001d98 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	699a      	ldr	r2, [r3, #24]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f042 0201 	orr.w	r2, r2, #1
 8001dde:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001de0:	f7ff fc16 	bl	8001610 <HAL_GetTick>
 8001de4:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001de6:	e014      	b.n	8001e12 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001de8:	f7ff fc12 	bl	8001610 <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	2b0a      	cmp	r3, #10
 8001df4:	d90d      	bls.n	8001e12 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8001dfc:	f043 0201 	orr.w	r2, r3, #1
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2203      	movs	r2, #3
 8001e0a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e168      	b.n	80020e4 <HAL_FDCAN_Init+0x3b8>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	f003 0301 	and.w	r3, r3, #1
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d0e3      	beq.n	8001de8 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	699a      	ldr	r2, [r3, #24]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f042 0202 	orr.w	r2, r2, #2
 8001e2e:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	7c1b      	ldrb	r3, [r3, #16]
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d108      	bne.n	8001e4a <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	699a      	ldr	r2, [r3, #24]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001e46:	619a      	str	r2, [r3, #24]
 8001e48:	e007      	b.n	8001e5a <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	699a      	ldr	r2, [r3, #24]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e58:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	7c5b      	ldrb	r3, [r3, #17]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d108      	bne.n	8001e74 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	699a      	ldr	r2, [r3, #24]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001e70:	619a      	str	r2, [r3, #24]
 8001e72:	e007      	b.n	8001e84 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	699a      	ldr	r2, [r3, #24]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001e82:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	7c9b      	ldrb	r3, [r3, #18]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d108      	bne.n	8001e9e <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	699a      	ldr	r2, [r3, #24]
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001e9a:	619a      	str	r2, [r3, #24]
 8001e9c:	e007      	b.n	8001eae <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	699a      	ldr	r2, [r3, #24]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001eac:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	689a      	ldr	r2, [r3, #8]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	430a      	orrs	r2, r1
 8001ec2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	699a      	ldr	r2, [r3, #24]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8001ed2:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	691a      	ldr	r2, [r3, #16]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 0210 	bic.w	r2, r2, #16
 8001ee2:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d108      	bne.n	8001efe <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	699a      	ldr	r2, [r3, #24]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f042 0204 	orr.w	r2, r2, #4
 8001efa:	619a      	str	r2, [r3, #24]
 8001efc:	e030      	b.n	8001f60 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d02c      	beq.n	8001f60 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d020      	beq.n	8001f50 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	699a      	ldr	r2, [r3, #24]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001f1c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	691a      	ldr	r2, [r3, #16]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f042 0210 	orr.w	r2, r2, #16
 8001f2c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	68db      	ldr	r3, [r3, #12]
 8001f32:	2b03      	cmp	r3, #3
 8001f34:	d114      	bne.n	8001f60 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	699a      	ldr	r2, [r3, #24]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f042 0220 	orr.w	r2, r2, #32
 8001f44:	619a      	str	r2, [r3, #24]
 8001f46:	e00b      	b.n	8001f60 <HAL_FDCAN_Init+0x234>
 8001f48:	08006c0c 	.word	0x08006c0c
 8001f4c:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	699a      	ldr	r2, [r3, #24]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f042 0220 	orr.w	r2, r2, #32
 8001f5e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	3b01      	subs	r3, #1
 8001f66:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	69db      	ldr	r3, [r3, #28]
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001f70:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a1b      	ldr	r3, [r3, #32]
 8001f76:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001f78:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	695b      	ldr	r3, [r3, #20]
 8001f80:	3b01      	subs	r3, #1
 8001f82:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001f88:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001f8a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001f94:	d115      	bne.n	8001fc2 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fa0:	3b01      	subs	r3, #1
 8001fa2:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001fa4:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001faa:	3b01      	subs	r3, #1
 8001fac:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8001fae:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8001fbe:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8001fc0:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d00a      	beq.n	8001fe0 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	430a      	orrs	r2, r1
 8001fdc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fe8:	4413      	add	r3, r2
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d012      	beq.n	8002014 <HAL_FDCAN_Init+0x2e8>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001ff6:	f023 0107 	bic.w	r1, r3, #7
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002004:	4413      	add	r3, r2
 8002006:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	430a      	orrs	r2, r1
 8002010:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002018:	2b00      	cmp	r3, #0
 800201a:	d012      	beq.n	8002042 <HAL_FDCAN_Init+0x316>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002024:	f023 0107 	bic.w	r1, r3, #7
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002032:	4413      	add	r3, r2
 8002034:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	430a      	orrs	r2, r1
 800203e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002046:	2b00      	cmp	r3, #0
 8002048:	d013      	beq.n	8002072 <HAL_FDCAN_Init+0x346>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002052:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002060:	4413      	add	r3, r2
 8002062:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002066:	011a      	lsls	r2, r3, #4
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	430a      	orrs	r2, r1
 800206e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002076:	2b00      	cmp	r3, #0
 8002078:	d013      	beq.n	80020a2 <HAL_FDCAN_Init+0x376>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002082:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002090:	4413      	add	r3, r2
 8002092:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8002096:	021a      	lsls	r2, r3, #8
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	430a      	orrs	r2, r1
 800209e:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a11      	ldr	r2, [pc, #68]	; (80020ec <HAL_FDCAN_Init+0x3c0>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d107      	bne.n	80020bc <HAL_FDCAN_Init+0x390>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f022 0203 	bic.w	r2, r2, #3
 80020ba:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2201      	movs	r2, #1
 80020d0:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 f80b 	bl	80020f0 <FDCAN_CalcultateRamBlockAddresses>
 80020da:	4603      	mov	r3, r0
 80020dc:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 80020e0:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	3760      	adds	r7, #96	; 0x60
 80020e8:	46bd      	mov	sp, r7
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	4000a000 	.word	0x4000a000

080020f0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020fc:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002106:	4ba7      	ldr	r3, [pc, #668]	; (80023a4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002108:	4013      	ands	r3, r2
 800210a:	68ba      	ldr	r2, [r7, #8]
 800210c:	0091      	lsls	r1, r2, #2
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	6812      	ldr	r2, [r2, #0]
 8002112:	430b      	orrs	r3, r1
 8002114:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002120:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002128:	041a      	lsls	r2, r3, #16
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	430a      	orrs	r2, r1
 8002130:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002138:	68ba      	ldr	r2, [r7, #8]
 800213a:	4413      	add	r3, r2
 800213c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002146:	4b97      	ldr	r3, [pc, #604]	; (80023a4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002148:	4013      	ands	r3, r2
 800214a:	68ba      	ldr	r2, [r7, #8]
 800214c:	0091      	lsls	r1, r2, #2
 800214e:	687a      	ldr	r2, [r7, #4]
 8002150:	6812      	ldr	r2, [r2, #0]
 8002152:	430b      	orrs	r3, r1
 8002154:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002160:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002168:	041a      	lsls	r2, r3, #16
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	430a      	orrs	r2, r1
 8002170:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	68ba      	ldr	r2, [r7, #8]
 800217c:	4413      	add	r3, r2
 800217e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002188:	4b86      	ldr	r3, [pc, #536]	; (80023a4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800218a:	4013      	ands	r3, r2
 800218c:	68ba      	ldr	r2, [r7, #8]
 800218e:	0091      	lsls	r1, r2, #2
 8002190:	687a      	ldr	r2, [r7, #4]
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	430b      	orrs	r3, r1
 8002196:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80021a2:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021aa:	041a      	lsls	r2, r3, #16
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	430a      	orrs	r2, r1
 80021b2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80021be:	fb02 f303 	mul.w	r3, r2, r3
 80021c2:	68ba      	ldr	r2, [r7, #8]
 80021c4:	4413      	add	r3, r2
 80021c6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80021d0:	4b74      	ldr	r3, [pc, #464]	; (80023a4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80021d2:	4013      	ands	r3, r2
 80021d4:	68ba      	ldr	r2, [r7, #8]
 80021d6:	0091      	lsls	r1, r2, #2
 80021d8:	687a      	ldr	r2, [r7, #4]
 80021da:	6812      	ldr	r2, [r2, #0]
 80021dc:	430b      	orrs	r3, r1
 80021de:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80021ea:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021f2:	041a      	lsls	r2, r3, #16
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	430a      	orrs	r2, r1
 80021fa:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002206:	fb02 f303 	mul.w	r3, r2, r3
 800220a:	68ba      	ldr	r2, [r7, #8]
 800220c:	4413      	add	r3, r2
 800220e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8002218:	4b62      	ldr	r3, [pc, #392]	; (80023a4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800221a:	4013      	ands	r3, r2
 800221c:	68ba      	ldr	r2, [r7, #8]
 800221e:	0091      	lsls	r1, r2, #2
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	6812      	ldr	r2, [r2, #0]
 8002224:	430b      	orrs	r3, r1
 8002226:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8002232:	fb02 f303 	mul.w	r3, r2, r3
 8002236:	68ba      	ldr	r2, [r7, #8]
 8002238:	4413      	add	r3, r2
 800223a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8002244:	4b57      	ldr	r3, [pc, #348]	; (80023a4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002246:	4013      	ands	r3, r2
 8002248:	68ba      	ldr	r2, [r7, #8]
 800224a:	0091      	lsls	r1, r2, #2
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	6812      	ldr	r2, [r2, #0]
 8002250:	430b      	orrs	r3, r1
 8002252:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800225e:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002266:	041a      	lsls	r2, r3, #16
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	430a      	orrs	r2, r1
 800226e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	68ba      	ldr	r2, [r7, #8]
 800227a:	4413      	add	r3, r2
 800227c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8002286:	4b47      	ldr	r3, [pc, #284]	; (80023a4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002288:	4013      	ands	r3, r2
 800228a:	68ba      	ldr	r2, [r7, #8]
 800228c:	0091      	lsls	r1, r2, #2
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	6812      	ldr	r2, [r2, #0]
 8002292:	430b      	orrs	r3, r1
 8002294:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80022a0:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022a8:	041a      	lsls	r2, r3, #16
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	430a      	orrs	r2, r1
 80022b0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80022bc:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022c4:	061a      	lsls	r2, r3, #24
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80022d4:	4b34      	ldr	r3, [pc, #208]	; (80023a8 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 80022d6:	4413      	add	r3, r2
 80022d8:	009a      	lsls	r2, r3, #2
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	441a      	add	r2, r3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	441a      	add	r2, r3
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002306:	6879      	ldr	r1, [r7, #4]
 8002308:	6c49      	ldr	r1, [r1, #68]	; 0x44
 800230a:	fb01 f303 	mul.w	r3, r1, r3
 800230e:	009b      	lsls	r3, r3, #2
 8002310:	441a      	add	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800231e:	6879      	ldr	r1, [r7, #4]
 8002320:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8002322:	fb01 f303 	mul.w	r3, r1, r3
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	441a      	add	r2, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002336:	6879      	ldr	r1, [r7, #4]
 8002338:	6d49      	ldr	r1, [r1, #84]	; 0x54
 800233a:	fb01 f303 	mul.w	r3, r1, r3
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	441a      	add	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	441a      	add	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002366:	6879      	ldr	r1, [r7, #4]
 8002368:	6e89      	ldr	r1, [r1, #104]	; 0x68
 800236a:	fb01 f303 	mul.w	r3, r1, r3
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	441a      	add	r2, r3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8002386:	fb01 f303 	mul.w	r3, r1, r3
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	441a      	add	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800239a:	4a04      	ldr	r2, [pc, #16]	; (80023ac <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d915      	bls.n	80023cc <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80023a0:	e006      	b.n	80023b0 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80023a2:	bf00      	nop
 80023a4:	ffff0003 	.word	0xffff0003
 80023a8:	10002b00 	.word	0x10002b00
 80023ac:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80023b6:	f043 0220 	orr.w	r2, r3, #32
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2203      	movs	r2, #3
 80023c4:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e010      	b.n	80023ee <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	e005      	b.n	80023e0 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	2200      	movs	r2, #0
 80023d8:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	3304      	adds	r3, #4
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d3f3      	bcc.n	80023d4 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3714      	adds	r7, #20
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop

080023fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b089      	sub	sp, #36	; 0x24
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
 8002404:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002406:	2300      	movs	r3, #0
 8002408:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800240a:	4b89      	ldr	r3, [pc, #548]	; (8002630 <HAL_GPIO_Init+0x234>)
 800240c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800240e:	e194      	b.n	800273a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	2101      	movs	r1, #1
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	fa01 f303 	lsl.w	r3, r1, r3
 800241c:	4013      	ands	r3, r2
 800241e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	2b00      	cmp	r3, #0
 8002424:	f000 8186 	beq.w	8002734 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	2b01      	cmp	r3, #1
 800242e:	d00b      	beq.n	8002448 <HAL_GPIO_Init+0x4c>
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	2b02      	cmp	r3, #2
 8002436:	d007      	beq.n	8002448 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800243c:	2b11      	cmp	r3, #17
 800243e:	d003      	beq.n	8002448 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	2b12      	cmp	r3, #18
 8002446:	d130      	bne.n	80024aa <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	2203      	movs	r2, #3
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	43db      	mvns	r3, r3
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	4013      	ands	r3, r2
 800245e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	69fb      	ldr	r3, [r7, #28]
 8002466:	005b      	lsls	r3, r3, #1
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	4313      	orrs	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800247e:	2201      	movs	r2, #1
 8002480:	69fb      	ldr	r3, [r7, #28]
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	43db      	mvns	r3, r3
 8002488:	69ba      	ldr	r2, [r7, #24]
 800248a:	4013      	ands	r3, r2
 800248c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	091b      	lsrs	r3, r3, #4
 8002494:	f003 0201 	and.w	r2, r3, #1
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	69ba      	ldr	r2, [r7, #24]
 80024a8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	2203      	movs	r2, #3
 80024b6:	fa02 f303 	lsl.w	r3, r2, r3
 80024ba:	43db      	mvns	r3, r3
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	4013      	ands	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	689a      	ldr	r2, [r3, #8]
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	fa02 f303 	lsl.w	r3, r2, r3
 80024ce:	69ba      	ldr	r2, [r7, #24]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	69ba      	ldr	r2, [r7, #24]
 80024d8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d003      	beq.n	80024ea <HAL_GPIO_Init+0xee>
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2b12      	cmp	r3, #18
 80024e8:	d123      	bne.n	8002532 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024ea:	69fb      	ldr	r3, [r7, #28]
 80024ec:	08da      	lsrs	r2, r3, #3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	3208      	adds	r2, #8
 80024f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	f003 0307 	and.w	r3, r3, #7
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	220f      	movs	r2, #15
 8002502:	fa02 f303 	lsl.w	r3, r2, r3
 8002506:	43db      	mvns	r3, r3
 8002508:	69ba      	ldr	r2, [r7, #24]
 800250a:	4013      	ands	r3, r2
 800250c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	691a      	ldr	r2, [r3, #16]
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	f003 0307 	and.w	r3, r3, #7
 8002518:	009b      	lsls	r3, r3, #2
 800251a:	fa02 f303 	lsl.w	r3, r2, r3
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	4313      	orrs	r3, r2
 8002522:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	08da      	lsrs	r2, r3, #3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3208      	adds	r2, #8
 800252c:	69b9      	ldr	r1, [r7, #24]
 800252e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	2203      	movs	r2, #3
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43db      	mvns	r3, r3
 8002544:	69ba      	ldr	r2, [r7, #24]
 8002546:	4013      	ands	r3, r2
 8002548:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f003 0203 	and.w	r2, r3, #3
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	69ba      	ldr	r2, [r7, #24]
 800255c:	4313      	orrs	r3, r2
 800255e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	69ba      	ldr	r2, [r7, #24]
 8002564:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800256e:	2b00      	cmp	r3, #0
 8002570:	f000 80e0 	beq.w	8002734 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002574:	4b2f      	ldr	r3, [pc, #188]	; (8002634 <HAL_GPIO_Init+0x238>)
 8002576:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800257a:	4a2e      	ldr	r2, [pc, #184]	; (8002634 <HAL_GPIO_Init+0x238>)
 800257c:	f043 0302 	orr.w	r3, r3, #2
 8002580:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002584:	4b2b      	ldr	r3, [pc, #172]	; (8002634 <HAL_GPIO_Init+0x238>)
 8002586:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800258a:	f003 0302 	and.w	r3, r3, #2
 800258e:	60fb      	str	r3, [r7, #12]
 8002590:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002592:	4a29      	ldr	r2, [pc, #164]	; (8002638 <HAL_GPIO_Init+0x23c>)
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	089b      	lsrs	r3, r3, #2
 8002598:	3302      	adds	r3, #2
 800259a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800259e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	f003 0303 	and.w	r3, r3, #3
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	220f      	movs	r2, #15
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	43db      	mvns	r3, r3
 80025b0:	69ba      	ldr	r2, [r7, #24]
 80025b2:	4013      	ands	r3, r2
 80025b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a20      	ldr	r2, [pc, #128]	; (800263c <HAL_GPIO_Init+0x240>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d052      	beq.n	8002664 <HAL_GPIO_Init+0x268>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a1f      	ldr	r2, [pc, #124]	; (8002640 <HAL_GPIO_Init+0x244>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d031      	beq.n	800262a <HAL_GPIO_Init+0x22e>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a1e      	ldr	r2, [pc, #120]	; (8002644 <HAL_GPIO_Init+0x248>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d02b      	beq.n	8002626 <HAL_GPIO_Init+0x22a>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a1d      	ldr	r2, [pc, #116]	; (8002648 <HAL_GPIO_Init+0x24c>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d025      	beq.n	8002622 <HAL_GPIO_Init+0x226>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a1c      	ldr	r2, [pc, #112]	; (800264c <HAL_GPIO_Init+0x250>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d01f      	beq.n	800261e <HAL_GPIO_Init+0x222>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a1b      	ldr	r2, [pc, #108]	; (8002650 <HAL_GPIO_Init+0x254>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d019      	beq.n	800261a <HAL_GPIO_Init+0x21e>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a1a      	ldr	r2, [pc, #104]	; (8002654 <HAL_GPIO_Init+0x258>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d013      	beq.n	8002616 <HAL_GPIO_Init+0x21a>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a19      	ldr	r2, [pc, #100]	; (8002658 <HAL_GPIO_Init+0x25c>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d00d      	beq.n	8002612 <HAL_GPIO_Init+0x216>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a18      	ldr	r2, [pc, #96]	; (800265c <HAL_GPIO_Init+0x260>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d007      	beq.n	800260e <HAL_GPIO_Init+0x212>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a17      	ldr	r2, [pc, #92]	; (8002660 <HAL_GPIO_Init+0x264>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d101      	bne.n	800260a <HAL_GPIO_Init+0x20e>
 8002606:	2309      	movs	r3, #9
 8002608:	e02d      	b.n	8002666 <HAL_GPIO_Init+0x26a>
 800260a:	230a      	movs	r3, #10
 800260c:	e02b      	b.n	8002666 <HAL_GPIO_Init+0x26a>
 800260e:	2308      	movs	r3, #8
 8002610:	e029      	b.n	8002666 <HAL_GPIO_Init+0x26a>
 8002612:	2307      	movs	r3, #7
 8002614:	e027      	b.n	8002666 <HAL_GPIO_Init+0x26a>
 8002616:	2306      	movs	r3, #6
 8002618:	e025      	b.n	8002666 <HAL_GPIO_Init+0x26a>
 800261a:	2305      	movs	r3, #5
 800261c:	e023      	b.n	8002666 <HAL_GPIO_Init+0x26a>
 800261e:	2304      	movs	r3, #4
 8002620:	e021      	b.n	8002666 <HAL_GPIO_Init+0x26a>
 8002622:	2303      	movs	r3, #3
 8002624:	e01f      	b.n	8002666 <HAL_GPIO_Init+0x26a>
 8002626:	2302      	movs	r3, #2
 8002628:	e01d      	b.n	8002666 <HAL_GPIO_Init+0x26a>
 800262a:	2301      	movs	r3, #1
 800262c:	e01b      	b.n	8002666 <HAL_GPIO_Init+0x26a>
 800262e:	bf00      	nop
 8002630:	58000080 	.word	0x58000080
 8002634:	58024400 	.word	0x58024400
 8002638:	58000400 	.word	0x58000400
 800263c:	58020000 	.word	0x58020000
 8002640:	58020400 	.word	0x58020400
 8002644:	58020800 	.word	0x58020800
 8002648:	58020c00 	.word	0x58020c00
 800264c:	58021000 	.word	0x58021000
 8002650:	58021400 	.word	0x58021400
 8002654:	58021800 	.word	0x58021800
 8002658:	58021c00 	.word	0x58021c00
 800265c:	58022000 	.word	0x58022000
 8002660:	58022400 	.word	0x58022400
 8002664:	2300      	movs	r3, #0
 8002666:	69fa      	ldr	r2, [r7, #28]
 8002668:	f002 0203 	and.w	r2, r2, #3
 800266c:	0092      	lsls	r2, r2, #2
 800266e:	4093      	lsls	r3, r2
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	4313      	orrs	r3, r2
 8002674:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002676:	4938      	ldr	r1, [pc, #224]	; (8002758 <HAL_GPIO_Init+0x35c>)
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	089b      	lsrs	r3, r3, #2
 800267c:	3302      	adds	r3, #2
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	43db      	mvns	r3, r3
 800268e:	69ba      	ldr	r2, [r7, #24]
 8002690:	4013      	ands	r3, r2
 8002692:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d003      	beq.n	80026a8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	69ba      	ldr	r2, [r7, #24]
 80026ac:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	43db      	mvns	r3, r3
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	4013      	ands	r3, r2
 80026bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80026ca:	69ba      	ldr	r2, [r7, #24]
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	43db      	mvns	r3, r3
 80026e4:	69ba      	ldr	r2, [r7, #24]
 80026e6:	4013      	ands	r3, r2
 80026e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d003      	beq.n	80026fe <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80026f6:	69ba      	ldr	r2, [r7, #24]
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80026fe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002706:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	43db      	mvns	r3, r3
 8002712:	69ba      	ldr	r2, [r7, #24]
 8002714:	4013      	ands	r3, r2
 8002716:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	685b      	ldr	r3, [r3, #4]
 800271c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d003      	beq.n	800272c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8002724:	69ba      	ldr	r2, [r7, #24]
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	4313      	orrs	r3, r2
 800272a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800272c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	3301      	adds	r3, #1
 8002738:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	fa22 f303 	lsr.w	r3, r2, r3
 8002744:	2b00      	cmp	r3, #0
 8002746:	f47f ae63 	bne.w	8002410 <HAL_GPIO_Init+0x14>
  }
}
 800274a:	bf00      	nop
 800274c:	3724      	adds	r7, #36	; 0x24
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	58000400 	.word	0x58000400

0800275c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
 8002764:	460b      	mov	r3, r1
 8002766:	807b      	strh	r3, [r7, #2]
 8002768:	4613      	mov	r3, r2
 800276a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800276c:	787b      	ldrb	r3, [r7, #1]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d003      	beq.n	800277a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002772:	887a      	ldrh	r2, [r7, #2]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002778:	e003      	b.n	8002782 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800277a:	887b      	ldrh	r3, [r7, #2]
 800277c:	041a      	lsls	r2, r3, #16
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	619a      	str	r2, [r3, #24]
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
	...

08002790 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002798:	4b19      	ldr	r3, [pc, #100]	; (8002800 <HAL_PWREx_ConfigSupply+0x70>)
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	f003 0304 	and.w	r3, r3, #4
 80027a0:	2b04      	cmp	r3, #4
 80027a2:	d00a      	beq.n	80027ba <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80027a4:	4b16      	ldr	r3, [pc, #88]	; (8002800 <HAL_PWREx_ConfigSupply+0x70>)
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f003 0307 	and.w	r3, r3, #7
 80027ac:	687a      	ldr	r2, [r7, #4]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d001      	beq.n	80027b6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e01f      	b.n	80027f6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80027b6:	2300      	movs	r3, #0
 80027b8:	e01d      	b.n	80027f6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80027ba:	4b11      	ldr	r3, [pc, #68]	; (8002800 <HAL_PWREx_ConfigSupply+0x70>)
 80027bc:	68db      	ldr	r3, [r3, #12]
 80027be:	f023 0207 	bic.w	r2, r3, #7
 80027c2:	490f      	ldr	r1, [pc, #60]	; (8002800 <HAL_PWREx_ConfigSupply+0x70>)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	4313      	orrs	r3, r2
 80027c8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80027ca:	f7fe ff21 	bl	8001610 <HAL_GetTick>
 80027ce:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80027d0:	e009      	b.n	80027e6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80027d2:	f7fe ff1d 	bl	8001610 <HAL_GetTick>
 80027d6:	4602      	mov	r2, r0
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	1ad3      	subs	r3, r2, r3
 80027dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80027e0:	d901      	bls.n	80027e6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e007      	b.n	80027f6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80027e6:	4b06      	ldr	r3, [pc, #24]	; (8002800 <HAL_PWREx_ConfigSupply+0x70>)
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80027f2:	d1ee      	bne.n	80027d2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3710      	adds	r7, #16
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	58024800 	.word	0x58024800

08002804 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b08c      	sub	sp, #48	; 0x30
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d101      	bne.n	8002816 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e3ff      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0301 	and.w	r3, r3, #1
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 8087 	beq.w	8002932 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002824:	4b99      	ldr	r3, [pc, #612]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002826:	691b      	ldr	r3, [r3, #16]
 8002828:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800282c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800282e:	4b97      	ldr	r3, [pc, #604]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002832:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002836:	2b10      	cmp	r3, #16
 8002838:	d007      	beq.n	800284a <HAL_RCC_OscConfig+0x46>
 800283a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800283c:	2b18      	cmp	r3, #24
 800283e:	d110      	bne.n	8002862 <HAL_RCC_OscConfig+0x5e>
 8002840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002842:	f003 0303 	and.w	r3, r3, #3
 8002846:	2b02      	cmp	r3, #2
 8002848:	d10b      	bne.n	8002862 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800284a:	4b90      	ldr	r3, [pc, #576]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d06c      	beq.n	8002930 <HAL_RCC_OscConfig+0x12c>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d168      	bne.n	8002930 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	e3d9      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800286a:	d106      	bne.n	800287a <HAL_RCC_OscConfig+0x76>
 800286c:	4b87      	ldr	r3, [pc, #540]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a86      	ldr	r2, [pc, #536]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002872:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002876:	6013      	str	r3, [r2, #0]
 8002878:	e02e      	b.n	80028d8 <HAL_RCC_OscConfig+0xd4>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d10c      	bne.n	800289c <HAL_RCC_OscConfig+0x98>
 8002882:	4b82      	ldr	r3, [pc, #520]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a81      	ldr	r2, [pc, #516]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002888:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800288c:	6013      	str	r3, [r2, #0]
 800288e:	4b7f      	ldr	r3, [pc, #508]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a7e      	ldr	r2, [pc, #504]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002894:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002898:	6013      	str	r3, [r2, #0]
 800289a:	e01d      	b.n	80028d8 <HAL_RCC_OscConfig+0xd4>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028a4:	d10c      	bne.n	80028c0 <HAL_RCC_OscConfig+0xbc>
 80028a6:	4b79      	ldr	r3, [pc, #484]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a78      	ldr	r2, [pc, #480]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80028ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028b0:	6013      	str	r3, [r2, #0]
 80028b2:	4b76      	ldr	r3, [pc, #472]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a75      	ldr	r2, [pc, #468]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80028b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028bc:	6013      	str	r3, [r2, #0]
 80028be:	e00b      	b.n	80028d8 <HAL_RCC_OscConfig+0xd4>
 80028c0:	4b72      	ldr	r3, [pc, #456]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a71      	ldr	r2, [pc, #452]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80028c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ca:	6013      	str	r3, [r2, #0]
 80028cc:	4b6f      	ldr	r3, [pc, #444]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a6e      	ldr	r2, [pc, #440]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80028d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d013      	beq.n	8002908 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e0:	f7fe fe96 	bl	8001610 <HAL_GetTick>
 80028e4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028e8:	f7fe fe92 	bl	8001610 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b64      	cmp	r3, #100	; 0x64
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e38d      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028fa:	4b64      	ldr	r3, [pc, #400]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d0f0      	beq.n	80028e8 <HAL_RCC_OscConfig+0xe4>
 8002906:	e014      	b.n	8002932 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002908:	f7fe fe82 	bl	8001610 <HAL_GetTick>
 800290c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800290e:	e008      	b.n	8002922 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002910:	f7fe fe7e 	bl	8001610 <HAL_GetTick>
 8002914:	4602      	mov	r2, r0
 8002916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002918:	1ad3      	subs	r3, r2, r3
 800291a:	2b64      	cmp	r3, #100	; 0x64
 800291c:	d901      	bls.n	8002922 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800291e:	2303      	movs	r3, #3
 8002920:	e379      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002922:	4b5a      	ldr	r3, [pc, #360]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d1f0      	bne.n	8002910 <HAL_RCC_OscConfig+0x10c>
 800292e:	e000      	b.n	8002932 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002930:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0302 	and.w	r3, r3, #2
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 80ae 	beq.w	8002a9c <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002940:	4b52      	ldr	r3, [pc, #328]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002942:	691b      	ldr	r3, [r3, #16]
 8002944:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002948:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800294a:	4b50      	ldr	r3, [pc, #320]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 800294c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800294e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002950:	6a3b      	ldr	r3, [r7, #32]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d007      	beq.n	8002966 <HAL_RCC_OscConfig+0x162>
 8002956:	6a3b      	ldr	r3, [r7, #32]
 8002958:	2b18      	cmp	r3, #24
 800295a:	d13a      	bne.n	80029d2 <HAL_RCC_OscConfig+0x1ce>
 800295c:	69fb      	ldr	r3, [r7, #28]
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	2b00      	cmp	r3, #0
 8002964:	d135      	bne.n	80029d2 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002966:	4b49      	ldr	r3, [pc, #292]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	2b00      	cmp	r3, #0
 8002970:	d005      	beq.n	800297e <HAL_RCC_OscConfig+0x17a>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e34b      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800297e:	f7fe fe75 	bl	800166c <HAL_GetREVID>
 8002982:	4602      	mov	r2, r0
 8002984:	f241 0303 	movw	r3, #4099	; 0x1003
 8002988:	429a      	cmp	r2, r3
 800298a:	d817      	bhi.n	80029bc <HAL_RCC_OscConfig+0x1b8>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	2b40      	cmp	r3, #64	; 0x40
 8002992:	d108      	bne.n	80029a6 <HAL_RCC_OscConfig+0x1a2>
 8002994:	4b3d      	ldr	r3, [pc, #244]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800299c:	4a3b      	ldr	r2, [pc, #236]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 800299e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029a2:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029a4:	e07a      	b.n	8002a9c <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a6:	4b39      	ldr	r3, [pc, #228]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	691b      	ldr	r3, [r3, #16]
 80029b2:	031b      	lsls	r3, r3, #12
 80029b4:	4935      	ldr	r1, [pc, #212]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029ba:	e06f      	b.n	8002a9c <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029bc:	4b33      	ldr	r3, [pc, #204]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	061b      	lsls	r3, r3, #24
 80029ca:	4930      	ldr	r1, [pc, #192]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029d0:	e064      	b.n	8002a9c <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d045      	beq.n	8002a66 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80029da:	4b2c      	ldr	r3, [pc, #176]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f023 0219 	bic.w	r2, r3, #25
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	4929      	ldr	r1, [pc, #164]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ec:	f7fe fe10 	bl	8001610 <HAL_GetTick>
 80029f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80029f2:	e008      	b.n	8002a06 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029f4:	f7fe fe0c 	bl	8001610 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d901      	bls.n	8002a06 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e307      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a06:	4b21      	ldr	r3, [pc, #132]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0304 	and.w	r3, r3, #4
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d0f0      	beq.n	80029f4 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a12:	f7fe fe2b 	bl	800166c <HAL_GetREVID>
 8002a16:	4602      	mov	r2, r0
 8002a18:	f241 0303 	movw	r3, #4099	; 0x1003
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d817      	bhi.n	8002a50 <HAL_RCC_OscConfig+0x24c>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	691b      	ldr	r3, [r3, #16]
 8002a24:	2b40      	cmp	r3, #64	; 0x40
 8002a26:	d108      	bne.n	8002a3a <HAL_RCC_OscConfig+0x236>
 8002a28:	4b18      	ldr	r3, [pc, #96]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002a30:	4a16      	ldr	r2, [pc, #88]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002a32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a36:	6053      	str	r3, [r2, #4]
 8002a38:	e030      	b.n	8002a9c <HAL_RCC_OscConfig+0x298>
 8002a3a:	4b14      	ldr	r3, [pc, #80]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	031b      	lsls	r3, r3, #12
 8002a48:	4910      	ldr	r1, [pc, #64]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	604b      	str	r3, [r1, #4]
 8002a4e:	e025      	b.n	8002a9c <HAL_RCC_OscConfig+0x298>
 8002a50:	4b0e      	ldr	r3, [pc, #56]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	691b      	ldr	r3, [r3, #16]
 8002a5c:	061b      	lsls	r3, r3, #24
 8002a5e:	490b      	ldr	r1, [pc, #44]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	604b      	str	r3, [r1, #4]
 8002a64:	e01a      	b.n	8002a9c <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a66:	4b09      	ldr	r3, [pc, #36]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a08      	ldr	r2, [pc, #32]	; (8002a8c <HAL_RCC_OscConfig+0x288>)
 8002a6c:	f023 0301 	bic.w	r3, r3, #1
 8002a70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a72:	f7fe fdcd 	bl	8001610 <HAL_GetTick>
 8002a76:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a78:	e00a      	b.n	8002a90 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a7a:	f7fe fdc9 	bl	8001610 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d903      	bls.n	8002a90 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	e2c4      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
 8002a8c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002a90:	4ba4      	ldr	r3, [pc, #656]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0304 	and.w	r3, r3, #4
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d1ee      	bne.n	8002a7a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0310 	and.w	r3, r3, #16
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f000 80a9 	beq.w	8002bfc <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002aaa:	4b9e      	ldr	r3, [pc, #632]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ab2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002ab4:	4b9b      	ldr	r3, [pc, #620]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ab8:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	2b08      	cmp	r3, #8
 8002abe:	d007      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x2cc>
 8002ac0:	69bb      	ldr	r3, [r7, #24]
 8002ac2:	2b18      	cmp	r3, #24
 8002ac4:	d13a      	bne.n	8002b3c <HAL_RCC_OscConfig+0x338>
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	f003 0303 	and.w	r3, r3, #3
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d135      	bne.n	8002b3c <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002ad0:	4b94      	ldr	r3, [pc, #592]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d005      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x2e4>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	69db      	ldr	r3, [r3, #28]
 8002ae0:	2b80      	cmp	r3, #128	; 0x80
 8002ae2:	d001      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e296      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ae8:	f7fe fdc0 	bl	800166c <HAL_GetREVID>
 8002aec:	4602      	mov	r2, r0
 8002aee:	f241 0303 	movw	r3, #4099	; 0x1003
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d817      	bhi.n	8002b26 <HAL_RCC_OscConfig+0x322>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	2b20      	cmp	r3, #32
 8002afc:	d108      	bne.n	8002b10 <HAL_RCC_OscConfig+0x30c>
 8002afe:	4b89      	ldr	r3, [pc, #548]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002b06:	4a87      	ldr	r2, [pc, #540]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002b08:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002b0c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b0e:	e075      	b.n	8002bfc <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b10:	4b84      	ldr	r3, [pc, #528]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	069b      	lsls	r3, r3, #26
 8002b1e:	4981      	ldr	r1, [pc, #516]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b24:	e06a      	b.n	8002bfc <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b26:	4b7f      	ldr	r3, [pc, #508]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a1b      	ldr	r3, [r3, #32]
 8002b32:	061b      	lsls	r3, r3, #24
 8002b34:	497b      	ldr	r1, [pc, #492]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002b36:	4313      	orrs	r3, r2
 8002b38:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b3a:	e05f      	b.n	8002bfc <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	69db      	ldr	r3, [r3, #28]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d042      	beq.n	8002bca <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002b44:	4b77      	ldr	r3, [pc, #476]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a76      	ldr	r2, [pc, #472]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002b4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b50:	f7fe fd5e 	bl	8001610 <HAL_GetTick>
 8002b54:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b56:	e008      	b.n	8002b6a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002b58:	f7fe fd5a 	bl	8001610 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d901      	bls.n	8002b6a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8002b66:	2303      	movs	r3, #3
 8002b68:	e255      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b6a:	4b6e      	ldr	r3, [pc, #440]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d0f0      	beq.n	8002b58 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b76:	f7fe fd79 	bl	800166c <HAL_GetREVID>
 8002b7a:	4602      	mov	r2, r0
 8002b7c:	f241 0303 	movw	r3, #4099	; 0x1003
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d817      	bhi.n	8002bb4 <HAL_RCC_OscConfig+0x3b0>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	2b20      	cmp	r3, #32
 8002b8a:	d108      	bne.n	8002b9e <HAL_RCC_OscConfig+0x39a>
 8002b8c:	4b65      	ldr	r3, [pc, #404]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002b94:	4a63      	ldr	r2, [pc, #396]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002b96:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002b9a:	6053      	str	r3, [r2, #4]
 8002b9c:	e02e      	b.n	8002bfc <HAL_RCC_OscConfig+0x3f8>
 8002b9e:	4b61      	ldr	r3, [pc, #388]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a1b      	ldr	r3, [r3, #32]
 8002baa:	069b      	lsls	r3, r3, #26
 8002bac:	495d      	ldr	r1, [pc, #372]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	604b      	str	r3, [r1, #4]
 8002bb2:	e023      	b.n	8002bfc <HAL_RCC_OscConfig+0x3f8>
 8002bb4:	4b5b      	ldr	r3, [pc, #364]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
 8002bc0:	061b      	lsls	r3, r3, #24
 8002bc2:	4958      	ldr	r1, [pc, #352]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	60cb      	str	r3, [r1, #12]
 8002bc8:	e018      	b.n	8002bfc <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002bca:	4b56      	ldr	r3, [pc, #344]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a55      	ldr	r2, [pc, #340]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002bd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bd4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd6:	f7fe fd1b 	bl	8001610 <HAL_GetTick>
 8002bda:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002bdc:	e008      	b.n	8002bf0 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002bde:	f7fe fd17 	bl	8001610 <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d901      	bls.n	8002bf0 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e212      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002bf0:	4b4c      	ldr	r3, [pc, #304]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d1f0      	bne.n	8002bde <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0308 	and.w	r3, r3, #8
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d036      	beq.n	8002c76 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	695b      	ldr	r3, [r3, #20]
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d019      	beq.n	8002c44 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c10:	4b44      	ldr	r3, [pc, #272]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002c12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c14:	4a43      	ldr	r2, [pc, #268]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002c16:	f043 0301 	orr.w	r3, r3, #1
 8002c1a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c1c:	f7fe fcf8 	bl	8001610 <HAL_GetTick>
 8002c20:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c22:	e008      	b.n	8002c36 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c24:	f7fe fcf4 	bl	8001610 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d901      	bls.n	8002c36 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8002c32:	2303      	movs	r3, #3
 8002c34:	e1ef      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c36:	4b3b      	ldr	r3, [pc, #236]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002c38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c3a:	f003 0302 	and.w	r3, r3, #2
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d0f0      	beq.n	8002c24 <HAL_RCC_OscConfig+0x420>
 8002c42:	e018      	b.n	8002c76 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c44:	4b37      	ldr	r3, [pc, #220]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002c46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c48:	4a36      	ldr	r2, [pc, #216]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002c4a:	f023 0301 	bic.w	r3, r3, #1
 8002c4e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c50:	f7fe fcde 	bl	8001610 <HAL_GetTick>
 8002c54:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c56:	e008      	b.n	8002c6a <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c58:	f7fe fcda 	bl	8001610 <HAL_GetTick>
 8002c5c:	4602      	mov	r2, r0
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c60:	1ad3      	subs	r3, r2, r3
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d901      	bls.n	8002c6a <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8002c66:	2303      	movs	r3, #3
 8002c68:	e1d5      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c6a:	4b2e      	ldr	r3, [pc, #184]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002c6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1f0      	bne.n	8002c58 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0320 	and.w	r3, r3, #32
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d036      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d019      	beq.n	8002cbe <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002c8a:	4b26      	ldr	r3, [pc, #152]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a25      	ldr	r2, [pc, #148]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002c90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c94:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002c96:	f7fe fcbb 	bl	8001610 <HAL_GetTick>
 8002c9a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002c9c:	e008      	b.n	8002cb0 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002c9e:	f7fe fcb7 	bl	8001610 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d901      	bls.n	8002cb0 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002cac:	2303      	movs	r3, #3
 8002cae:	e1b2      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002cb0:	4b1c      	ldr	r3, [pc, #112]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d0f0      	beq.n	8002c9e <HAL_RCC_OscConfig+0x49a>
 8002cbc:	e018      	b.n	8002cf0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002cbe:	4b19      	ldr	r3, [pc, #100]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a18      	ldr	r2, [pc, #96]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002cc4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002cc8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002cca:	f7fe fca1 	bl	8001610 <HAL_GetTick>
 8002cce:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002cd0:	e008      	b.n	8002ce4 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002cd2:	f7fe fc9d 	bl	8001610 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e198      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ce4:	4b0f      	ldr	r3, [pc, #60]	; (8002d24 <HAL_RCC_OscConfig+0x520>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d1f0      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0304 	and.w	r3, r3, #4
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f000 8085 	beq.w	8002e08 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002cfe:	4b0a      	ldr	r3, [pc, #40]	; (8002d28 <HAL_RCC_OscConfig+0x524>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a09      	ldr	r2, [pc, #36]	; (8002d28 <HAL_RCC_OscConfig+0x524>)
 8002d04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d08:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d0a:	f7fe fc81 	bl	8001610 <HAL_GetTick>
 8002d0e:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d10:	e00c      	b.n	8002d2c <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002d12:	f7fe fc7d 	bl	8001610 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	2b64      	cmp	r3, #100	; 0x64
 8002d1e:	d905      	bls.n	8002d2c <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e178      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
 8002d24:	58024400 	.word	0x58024400
 8002d28:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d2c:	4b96      	ldr	r3, [pc, #600]	; (8002f88 <HAL_RCC_OscConfig+0x784>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d0ec      	beq.n	8002d12 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d106      	bne.n	8002d4e <HAL_RCC_OscConfig+0x54a>
 8002d40:	4b92      	ldr	r3, [pc, #584]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d44:	4a91      	ldr	r2, [pc, #580]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002d46:	f043 0301 	orr.w	r3, r3, #1
 8002d4a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d4c:	e02d      	b.n	8002daa <HAL_RCC_OscConfig+0x5a6>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10c      	bne.n	8002d70 <HAL_RCC_OscConfig+0x56c>
 8002d56:	4b8d      	ldr	r3, [pc, #564]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d5a:	4a8c      	ldr	r2, [pc, #560]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002d5c:	f023 0301 	bic.w	r3, r3, #1
 8002d60:	6713      	str	r3, [r2, #112]	; 0x70
 8002d62:	4b8a      	ldr	r3, [pc, #552]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002d64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d66:	4a89      	ldr	r2, [pc, #548]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002d68:	f023 0304 	bic.w	r3, r3, #4
 8002d6c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d6e:	e01c      	b.n	8002daa <HAL_RCC_OscConfig+0x5a6>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	2b05      	cmp	r3, #5
 8002d76:	d10c      	bne.n	8002d92 <HAL_RCC_OscConfig+0x58e>
 8002d78:	4b84      	ldr	r3, [pc, #528]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d7c:	4a83      	ldr	r2, [pc, #524]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002d7e:	f043 0304 	orr.w	r3, r3, #4
 8002d82:	6713      	str	r3, [r2, #112]	; 0x70
 8002d84:	4b81      	ldr	r3, [pc, #516]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002d86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d88:	4a80      	ldr	r2, [pc, #512]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002d8a:	f043 0301 	orr.w	r3, r3, #1
 8002d8e:	6713      	str	r3, [r2, #112]	; 0x70
 8002d90:	e00b      	b.n	8002daa <HAL_RCC_OscConfig+0x5a6>
 8002d92:	4b7e      	ldr	r3, [pc, #504]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d96:	4a7d      	ldr	r2, [pc, #500]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002d98:	f023 0301 	bic.w	r3, r3, #1
 8002d9c:	6713      	str	r3, [r2, #112]	; 0x70
 8002d9e:	4b7b      	ldr	r3, [pc, #492]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002da2:	4a7a      	ldr	r2, [pc, #488]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002da4:	f023 0304 	bic.w	r3, r3, #4
 8002da8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d015      	beq.n	8002dde <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002db2:	f7fe fc2d 	bl	8001610 <HAL_GetTick>
 8002db6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002db8:	e00a      	b.n	8002dd0 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dba:	f7fe fc29 	bl	8001610 <HAL_GetTick>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc2:	1ad3      	subs	r3, r2, r3
 8002dc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d901      	bls.n	8002dd0 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e122      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dd0:	4b6e      	ldr	r3, [pc, #440]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0ee      	beq.n	8002dba <HAL_RCC_OscConfig+0x5b6>
 8002ddc:	e014      	b.n	8002e08 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dde:	f7fe fc17 	bl	8001610 <HAL_GetTick>
 8002de2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002de4:	e00a      	b.n	8002dfc <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002de6:	f7fe fc13 	bl	8001610 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d901      	bls.n	8002dfc <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8002df8:	2303      	movs	r3, #3
 8002dfa:	e10c      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002dfc:	4b63      	ldr	r3, [pc, #396]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002e00:	f003 0302 	and.w	r3, r3, #2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d1ee      	bne.n	8002de6 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	f000 8101 	beq.w	8003014 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002e12:	4b5e      	ldr	r3, [pc, #376]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002e14:	691b      	ldr	r3, [r3, #16]
 8002e16:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e1a:	2b18      	cmp	r3, #24
 8002e1c:	f000 80bc 	beq.w	8002f98 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	f040 8095 	bne.w	8002f54 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e2a:	4b58      	ldr	r3, [pc, #352]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a57      	ldr	r2, [pc, #348]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002e30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e36:	f7fe fbeb 	bl	8001610 <HAL_GetTick>
 8002e3a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e3c:	e008      	b.n	8002e50 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e3e:	f7fe fbe7 	bl	8001610 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e0e2      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e50:	4b4e      	ldr	r3, [pc, #312]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d1f0      	bne.n	8002e3e <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e5c:	4b4b      	ldr	r3, [pc, #300]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002e5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e60:	4b4b      	ldr	r3, [pc, #300]	; (8002f90 <HAL_RCC_OscConfig+0x78c>)
 8002e62:	4013      	ands	r3, r2
 8002e64:	687a      	ldr	r2, [r7, #4]
 8002e66:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e6c:	0112      	lsls	r2, r2, #4
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	4946      	ldr	r1, [pc, #280]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	628b      	str	r3, [r1, #40]	; 0x28
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7a:	3b01      	subs	r3, #1
 8002e7c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e84:	3b01      	subs	r3, #1
 8002e86:	025b      	lsls	r3, r3, #9
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e90:	3b01      	subs	r3, #1
 8002e92:	041b      	lsls	r3, r3, #16
 8002e94:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002e98:	431a      	orrs	r2, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	061b      	lsls	r3, r3, #24
 8002ea2:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002ea6:	4939      	ldr	r1, [pc, #228]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002eac:	4b37      	ldr	r3, [pc, #220]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eb0:	4a36      	ldr	r2, [pc, #216]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002eb2:	f023 0301 	bic.w	r3, r3, #1
 8002eb6:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002eb8:	4b34      	ldr	r3, [pc, #208]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002eba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ebc:	4b35      	ldr	r3, [pc, #212]	; (8002f94 <HAL_RCC_OscConfig+0x790>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002ec4:	00d2      	lsls	r2, r2, #3
 8002ec6:	4931      	ldr	r1, [pc, #196]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002ecc:	4b2f      	ldr	r3, [pc, #188]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed0:	f023 020c 	bic.w	r2, r3, #12
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed8:	492c      	ldr	r1, [pc, #176]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002ede:	4b2b      	ldr	r3, [pc, #172]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee2:	f023 0202 	bic.w	r2, r3, #2
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eea:	4928      	ldr	r1, [pc, #160]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002ef0:	4b26      	ldr	r3, [pc, #152]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ef4:	4a25      	ldr	r2, [pc, #148]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002ef6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002efa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002efc:	4b23      	ldr	r3, [pc, #140]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f00:	4a22      	ldr	r2, [pc, #136]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002f02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f06:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002f08:	4b20      	ldr	r3, [pc, #128]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f0c:	4a1f      	ldr	r2, [pc, #124]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002f0e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f12:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002f14:	4b1d      	ldr	r3, [pc, #116]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f18:	4a1c      	ldr	r2, [pc, #112]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002f1a:	f043 0301 	orr.w	r3, r3, #1
 8002f1e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f20:	4b1a      	ldr	r3, [pc, #104]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a19      	ldr	r2, [pc, #100]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002f26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f2c:	f7fe fb70 	bl	8001610 <HAL_GetTick>
 8002f30:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f34:	f7fe fb6c 	bl	8001610 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e067      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f46:	4b11      	ldr	r3, [pc, #68]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d0f0      	beq.n	8002f34 <HAL_RCC_OscConfig+0x730>
 8002f52:	e05f      	b.n	8003014 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f54:	4b0d      	ldr	r3, [pc, #52]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a0c      	ldr	r2, [pc, #48]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002f5a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002f5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f60:	f7fe fb56 	bl	8001610 <HAL_GetTick>
 8002f64:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f66:	e008      	b.n	8002f7a <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f68:	f7fe fb52 	bl	8001610 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d901      	bls.n	8002f7a <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e04d      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f7a:	4b04      	ldr	r3, [pc, #16]	; (8002f8c <HAL_RCC_OscConfig+0x788>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d1f0      	bne.n	8002f68 <HAL_RCC_OscConfig+0x764>
 8002f86:	e045      	b.n	8003014 <HAL_RCC_OscConfig+0x810>
 8002f88:	58024800 	.word	0x58024800
 8002f8c:	58024400 	.word	0x58024400
 8002f90:	fffffc0c 	.word	0xfffffc0c
 8002f94:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002f98:	4b21      	ldr	r3, [pc, #132]	; (8003020 <HAL_RCC_OscConfig+0x81c>)
 8002f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f9c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002f9e:	4b20      	ldr	r3, [pc, #128]	; (8003020 <HAL_RCC_OscConfig+0x81c>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d031      	beq.n	8003010 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	f003 0203 	and.w	r2, r3, #3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d12a      	bne.n	8003010 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	091b      	lsrs	r3, r3, #4
 8002fbe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fc6:	429a      	cmp	r2, r3
 8002fc8:	d122      	bne.n	8003010 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd4:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d11a      	bne.n	8003010 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	0a5b      	lsrs	r3, r3, #9
 8002fde:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fe6:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d111      	bne.n	8003010 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	0c1b      	lsrs	r3, r3, #16
 8002ff0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ff8:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d108      	bne.n	8003010 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	0e1b      	lsrs	r3, r3, #24
 8003002:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800300a:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800300c:	429a      	cmp	r2, r3
 800300e:	d001      	beq.n	8003014 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e000      	b.n	8003016 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8003014:	2300      	movs	r3, #0
}
 8003016:	4618      	mov	r0, r3
 8003018:	3730      	adds	r7, #48	; 0x30
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	58024400 	.word	0x58024400

08003024 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e19c      	b.n	8003372 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003038:	4b8a      	ldr	r3, [pc, #552]	; (8003264 <HAL_RCC_ClockConfig+0x240>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f003 030f 	and.w	r3, r3, #15
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	429a      	cmp	r2, r3
 8003044:	d910      	bls.n	8003068 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003046:	4b87      	ldr	r3, [pc, #540]	; (8003264 <HAL_RCC_ClockConfig+0x240>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f023 020f 	bic.w	r2, r3, #15
 800304e:	4985      	ldr	r1, [pc, #532]	; (8003264 <HAL_RCC_ClockConfig+0x240>)
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	4313      	orrs	r3, r2
 8003054:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003056:	4b83      	ldr	r3, [pc, #524]	; (8003264 <HAL_RCC_ClockConfig+0x240>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 030f 	and.w	r3, r3, #15
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	429a      	cmp	r2, r3
 8003062:	d001      	beq.n	8003068 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e184      	b.n	8003372 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0304 	and.w	r3, r3, #4
 8003070:	2b00      	cmp	r3, #0
 8003072:	d010      	beq.n	8003096 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691a      	ldr	r2, [r3, #16]
 8003078:	4b7b      	ldr	r3, [pc, #492]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003080:	429a      	cmp	r2, r3
 8003082:	d908      	bls.n	8003096 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003084:	4b78      	ldr	r3, [pc, #480]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	691b      	ldr	r3, [r3, #16]
 8003090:	4975      	ldr	r1, [pc, #468]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 8003092:	4313      	orrs	r3, r2
 8003094:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0308 	and.w	r3, r3, #8
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d010      	beq.n	80030c4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	695a      	ldr	r2, [r3, #20]
 80030a6:	4b70      	ldr	r3, [pc, #448]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 80030a8:	69db      	ldr	r3, [r3, #28]
 80030aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80030ae:	429a      	cmp	r2, r3
 80030b0:	d908      	bls.n	80030c4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80030b2:	4b6d      	ldr	r3, [pc, #436]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 80030b4:	69db      	ldr	r3, [r3, #28]
 80030b6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	695b      	ldr	r3, [r3, #20]
 80030be:	496a      	ldr	r1, [pc, #424]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0310 	and.w	r3, r3, #16
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d010      	beq.n	80030f2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	699a      	ldr	r2, [r3, #24]
 80030d4:	4b64      	ldr	r3, [pc, #400]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 80030d6:	69db      	ldr	r3, [r3, #28]
 80030d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80030dc:	429a      	cmp	r2, r3
 80030de:	d908      	bls.n	80030f2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80030e0:	4b61      	ldr	r3, [pc, #388]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 80030e2:	69db      	ldr	r3, [r3, #28]
 80030e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	699b      	ldr	r3, [r3, #24]
 80030ec:	495e      	ldr	r1, [pc, #376]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0320 	and.w	r3, r3, #32
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d010      	beq.n	8003120 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	69da      	ldr	r2, [r3, #28]
 8003102:	4b59      	ldr	r3, [pc, #356]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 8003104:	6a1b      	ldr	r3, [r3, #32]
 8003106:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800310a:	429a      	cmp	r2, r3
 800310c:	d908      	bls.n	8003120 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800310e:	4b56      	ldr	r3, [pc, #344]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 8003110:	6a1b      	ldr	r3, [r3, #32]
 8003112:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	69db      	ldr	r3, [r3, #28]
 800311a:	4953      	ldr	r1, [pc, #332]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 800311c:	4313      	orrs	r3, r2
 800311e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 0302 	and.w	r3, r3, #2
 8003128:	2b00      	cmp	r3, #0
 800312a:	d010      	beq.n	800314e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	68da      	ldr	r2, [r3, #12]
 8003130:	4b4d      	ldr	r3, [pc, #308]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 8003132:	699b      	ldr	r3, [r3, #24]
 8003134:	f003 030f 	and.w	r3, r3, #15
 8003138:	429a      	cmp	r2, r3
 800313a:	d908      	bls.n	800314e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800313c:	4b4a      	ldr	r3, [pc, #296]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	f023 020f 	bic.w	r2, r3, #15
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	4947      	ldr	r1, [pc, #284]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 800314a:	4313      	orrs	r3, r2
 800314c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0301 	and.w	r3, r3, #1
 8003156:	2b00      	cmp	r3, #0
 8003158:	d055      	beq.n	8003206 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800315a:	4b43      	ldr	r3, [pc, #268]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	4940      	ldr	r1, [pc, #256]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 8003168:	4313      	orrs	r3, r2
 800316a:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	2b02      	cmp	r3, #2
 8003172:	d107      	bne.n	8003184 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003174:	4b3c      	ldr	r3, [pc, #240]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d121      	bne.n	80031c4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e0f6      	b.n	8003372 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	2b03      	cmp	r3, #3
 800318a:	d107      	bne.n	800319c <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800318c:	4b36      	ldr	r3, [pc, #216]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d115      	bne.n	80031c4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8003198:	2301      	movs	r3, #1
 800319a:	e0ea      	b.n	8003372 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	d107      	bne.n	80031b4 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80031a4:	4b30      	ldr	r3, [pc, #192]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d109      	bne.n	80031c4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e0de      	b.n	8003372 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80031b4:	4b2c      	ldr	r3, [pc, #176]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0304 	and.w	r3, r3, #4
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d101      	bne.n	80031c4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e0d6      	b.n	8003372 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031c4:	4b28      	ldr	r3, [pc, #160]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 80031c6:	691b      	ldr	r3, [r3, #16]
 80031c8:	f023 0207 	bic.w	r2, r3, #7
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	4925      	ldr	r1, [pc, #148]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d6:	f7fe fa1b 	bl	8001610 <HAL_GetTick>
 80031da:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031dc:	e00a      	b.n	80031f4 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031de:	f7fe fa17 	bl	8001610 <HAL_GetTick>
 80031e2:	4602      	mov	r2, r0
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	1ad3      	subs	r3, r2, r3
 80031e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e0be      	b.n	8003372 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031f4:	4b1c      	ldr	r3, [pc, #112]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	00db      	lsls	r3, r3, #3
 8003202:	429a      	cmp	r2, r3
 8003204:	d1eb      	bne.n	80031de <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0302 	and.w	r3, r3, #2
 800320e:	2b00      	cmp	r3, #0
 8003210:	d010      	beq.n	8003234 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	68da      	ldr	r2, [r3, #12]
 8003216:	4b14      	ldr	r3, [pc, #80]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	f003 030f 	and.w	r3, r3, #15
 800321e:	429a      	cmp	r2, r3
 8003220:	d208      	bcs.n	8003234 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003222:	4b11      	ldr	r3, [pc, #68]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 8003224:	699b      	ldr	r3, [r3, #24]
 8003226:	f023 020f 	bic.w	r2, r3, #15
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	490e      	ldr	r1, [pc, #56]	; (8003268 <HAL_RCC_ClockConfig+0x244>)
 8003230:	4313      	orrs	r3, r2
 8003232:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003234:	4b0b      	ldr	r3, [pc, #44]	; (8003264 <HAL_RCC_ClockConfig+0x240>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 030f 	and.w	r3, r3, #15
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	429a      	cmp	r2, r3
 8003240:	d214      	bcs.n	800326c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003242:	4b08      	ldr	r3, [pc, #32]	; (8003264 <HAL_RCC_ClockConfig+0x240>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f023 020f 	bic.w	r2, r3, #15
 800324a:	4906      	ldr	r1, [pc, #24]	; (8003264 <HAL_RCC_ClockConfig+0x240>)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	4313      	orrs	r3, r2
 8003250:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003252:	4b04      	ldr	r3, [pc, #16]	; (8003264 <HAL_RCC_ClockConfig+0x240>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f003 030f 	and.w	r3, r3, #15
 800325a:	683a      	ldr	r2, [r7, #0]
 800325c:	429a      	cmp	r2, r3
 800325e:	d005      	beq.n	800326c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e086      	b.n	8003372 <HAL_RCC_ClockConfig+0x34e>
 8003264:	52002000 	.word	0x52002000
 8003268:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 0304 	and.w	r3, r3, #4
 8003274:	2b00      	cmp	r3, #0
 8003276:	d010      	beq.n	800329a <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	691a      	ldr	r2, [r3, #16]
 800327c:	4b3f      	ldr	r3, [pc, #252]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 800327e:	699b      	ldr	r3, [r3, #24]
 8003280:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003284:	429a      	cmp	r2, r3
 8003286:	d208      	bcs.n	800329a <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003288:	4b3c      	ldr	r3, [pc, #240]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 800328a:	699b      	ldr	r3, [r3, #24]
 800328c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	691b      	ldr	r3, [r3, #16]
 8003294:	4939      	ldr	r1, [pc, #228]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 8003296:	4313      	orrs	r3, r2
 8003298:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0308 	and.w	r3, r3, #8
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d010      	beq.n	80032c8 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	695a      	ldr	r2, [r3, #20]
 80032aa:	4b34      	ldr	r3, [pc, #208]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 80032ac:	69db      	ldr	r3, [r3, #28]
 80032ae:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d208      	bcs.n	80032c8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80032b6:	4b31      	ldr	r3, [pc, #196]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 80032b8:	69db      	ldr	r3, [r3, #28]
 80032ba:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	492e      	ldr	r1, [pc, #184]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 80032c4:	4313      	orrs	r3, r2
 80032c6:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 0310 	and.w	r3, r3, #16
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d010      	beq.n	80032f6 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	699a      	ldr	r2, [r3, #24]
 80032d8:	4b28      	ldr	r3, [pc, #160]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 80032da:	69db      	ldr	r3, [r3, #28]
 80032dc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80032e0:	429a      	cmp	r2, r3
 80032e2:	d208      	bcs.n	80032f6 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80032e4:	4b25      	ldr	r3, [pc, #148]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 80032e6:	69db      	ldr	r3, [r3, #28]
 80032e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	699b      	ldr	r3, [r3, #24]
 80032f0:	4922      	ldr	r1, [pc, #136]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0320 	and.w	r3, r3, #32
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d010      	beq.n	8003324 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	69da      	ldr	r2, [r3, #28]
 8003306:	4b1d      	ldr	r3, [pc, #116]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800330e:	429a      	cmp	r2, r3
 8003310:	d208      	bcs.n	8003324 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8003312:	4b1a      	ldr	r3, [pc, #104]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69db      	ldr	r3, [r3, #28]
 800331e:	4917      	ldr	r1, [pc, #92]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 8003320:	4313      	orrs	r3, r2
 8003322:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003324:	f000 f834 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 8003328:	4601      	mov	r1, r0
 800332a:	4b14      	ldr	r3, [pc, #80]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	0a1b      	lsrs	r3, r3, #8
 8003330:	f003 030f 	and.w	r3, r3, #15
 8003334:	4a12      	ldr	r2, [pc, #72]	; (8003380 <HAL_RCC_ClockConfig+0x35c>)
 8003336:	5cd3      	ldrb	r3, [r2, r3]
 8003338:	f003 031f 	and.w	r3, r3, #31
 800333c:	fa21 f303 	lsr.w	r3, r1, r3
 8003340:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003342:	4b0e      	ldr	r3, [pc, #56]	; (800337c <HAL_RCC_ClockConfig+0x358>)
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	f003 030f 	and.w	r3, r3, #15
 800334a:	4a0d      	ldr	r2, [pc, #52]	; (8003380 <HAL_RCC_ClockConfig+0x35c>)
 800334c:	5cd3      	ldrb	r3, [r2, r3]
 800334e:	f003 031f 	and.w	r3, r3, #31
 8003352:	693a      	ldr	r2, [r7, #16]
 8003354:	fa22 f303 	lsr.w	r3, r2, r3
 8003358:	4a0a      	ldr	r2, [pc, #40]	; (8003384 <HAL_RCC_ClockConfig+0x360>)
 800335a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800335c:	4a0a      	ldr	r2, [pc, #40]	; (8003388 <HAL_RCC_ClockConfig+0x364>)
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8003362:	4b0a      	ldr	r3, [pc, #40]	; (800338c <HAL_RCC_ClockConfig+0x368>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f7fe f908 	bl	800157c <HAL_InitTick>
 800336c:	4603      	mov	r3, r0
 800336e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003370:	7bfb      	ldrb	r3, [r7, #15]
}
 8003372:	4618      	mov	r0, r3
 8003374:	3718      	adds	r7, #24
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	58024400 	.word	0x58024400
 8003380:	08006c68 	.word	0x08006c68
 8003384:	2400000c 	.word	0x2400000c
 8003388:	24000008 	.word	0x24000008
 800338c:	24000010 	.word	0x24000010

08003390 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003390:	b480      	push	{r7}
 8003392:	b089      	sub	sp, #36	; 0x24
 8003394:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003396:	4baf      	ldr	r3, [pc, #700]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800339e:	2b18      	cmp	r3, #24
 80033a0:	f200 814e 	bhi.w	8003640 <HAL_RCC_GetSysClockFreq+0x2b0>
 80033a4:	a201      	add	r2, pc, #4	; (adr r2, 80033ac <HAL_RCC_GetSysClockFreq+0x1c>)
 80033a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033aa:	bf00      	nop
 80033ac:	08003411 	.word	0x08003411
 80033b0:	08003641 	.word	0x08003641
 80033b4:	08003641 	.word	0x08003641
 80033b8:	08003641 	.word	0x08003641
 80033bc:	08003641 	.word	0x08003641
 80033c0:	08003641 	.word	0x08003641
 80033c4:	08003641 	.word	0x08003641
 80033c8:	08003641 	.word	0x08003641
 80033cc:	08003437 	.word	0x08003437
 80033d0:	08003641 	.word	0x08003641
 80033d4:	08003641 	.word	0x08003641
 80033d8:	08003641 	.word	0x08003641
 80033dc:	08003641 	.word	0x08003641
 80033e0:	08003641 	.word	0x08003641
 80033e4:	08003641 	.word	0x08003641
 80033e8:	08003641 	.word	0x08003641
 80033ec:	0800343d 	.word	0x0800343d
 80033f0:	08003641 	.word	0x08003641
 80033f4:	08003641 	.word	0x08003641
 80033f8:	08003641 	.word	0x08003641
 80033fc:	08003641 	.word	0x08003641
 8003400:	08003641 	.word	0x08003641
 8003404:	08003641 	.word	0x08003641
 8003408:	08003641 	.word	0x08003641
 800340c:	08003443 	.word	0x08003443
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003410:	4b90      	ldr	r3, [pc, #576]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0320 	and.w	r3, r3, #32
 8003418:	2b00      	cmp	r3, #0
 800341a:	d009      	beq.n	8003430 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800341c:	4b8d      	ldr	r3, [pc, #564]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	08db      	lsrs	r3, r3, #3
 8003422:	f003 0303 	and.w	r3, r3, #3
 8003426:	4a8c      	ldr	r2, [pc, #560]	; (8003658 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8003428:	fa22 f303 	lsr.w	r3, r2, r3
 800342c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800342e:	e10a      	b.n	8003646 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003430:	4b89      	ldr	r3, [pc, #548]	; (8003658 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8003432:	61bb      	str	r3, [r7, #24]
    break;
 8003434:	e107      	b.n	8003646 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8003436:	4b89      	ldr	r3, [pc, #548]	; (800365c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8003438:	61bb      	str	r3, [r7, #24]
    break;
 800343a:	e104      	b.n	8003646 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800343c:	4b88      	ldr	r3, [pc, #544]	; (8003660 <HAL_RCC_GetSysClockFreq+0x2d0>)
 800343e:	61bb      	str	r3, [r7, #24]
    break;
 8003440:	e101      	b.n	8003646 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003442:	4b84      	ldr	r3, [pc, #528]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003444:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003446:	f003 0303 	and.w	r3, r3, #3
 800344a:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800344c:	4b81      	ldr	r3, [pc, #516]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800344e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003450:	091b      	lsrs	r3, r3, #4
 8003452:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003456:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003458:	4b7e      	ldr	r3, [pc, #504]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800345a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800345c:	f003 0301 	and.w	r3, r3, #1
 8003460:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003462:	4b7c      	ldr	r3, [pc, #496]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003464:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003466:	08db      	lsrs	r3, r3, #3
 8003468:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800346c:	68fa      	ldr	r2, [r7, #12]
 800346e:	fb02 f303 	mul.w	r3, r2, r3
 8003472:	ee07 3a90 	vmov	s15, r3
 8003476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800347a:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	2b00      	cmp	r3, #0
 8003482:	f000 80da 	beq.w	800363a <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8003486:	697b      	ldr	r3, [r7, #20]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d05a      	beq.n	8003542 <HAL_RCC_GetSysClockFreq+0x1b2>
 800348c:	2b01      	cmp	r3, #1
 800348e:	d302      	bcc.n	8003496 <HAL_RCC_GetSysClockFreq+0x106>
 8003490:	2b02      	cmp	r3, #2
 8003492:	d078      	beq.n	8003586 <HAL_RCC_GetSysClockFreq+0x1f6>
 8003494:	e099      	b.n	80035ca <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003496:	4b6f      	ldr	r3, [pc, #444]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0320 	and.w	r3, r3, #32
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d02d      	beq.n	80034fe <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80034a2:	4b6c      	ldr	r3, [pc, #432]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	08db      	lsrs	r3, r3, #3
 80034a8:	f003 0303 	and.w	r3, r3, #3
 80034ac:	4a6a      	ldr	r2, [pc, #424]	; (8003658 <HAL_RCC_GetSysClockFreq+0x2c8>)
 80034ae:	fa22 f303 	lsr.w	r3, r2, r3
 80034b2:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	ee07 3a90 	vmov	s15, r3
 80034ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	ee07 3a90 	vmov	s15, r3
 80034c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034cc:	4b61      	ldr	r3, [pc, #388]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80034ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034d4:	ee07 3a90 	vmov	s15, r3
 80034d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034dc:	ed97 6a02 	vldr	s12, [r7, #8]
 80034e0:	eddf 5a60 	vldr	s11, [pc, #384]	; 8003664 <HAL_RCC_GetSysClockFreq+0x2d4>
 80034e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80034e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80034ec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80034f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80034f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034f8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80034fc:	e087      	b.n	800360e <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	ee07 3a90 	vmov	s15, r3
 8003504:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003508:	eddf 6a57 	vldr	s13, [pc, #348]	; 8003668 <HAL_RCC_GetSysClockFreq+0x2d8>
 800350c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003510:	4b50      	ldr	r3, [pc, #320]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003514:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003518:	ee07 3a90 	vmov	s15, r3
 800351c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003520:	ed97 6a02 	vldr	s12, [r7, #8]
 8003524:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8003664 <HAL_RCC_GetSysClockFreq+0x2d4>
 8003528:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800352c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003530:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003534:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003538:	ee67 7a27 	vmul.f32	s15, s14, s15
 800353c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003540:	e065      	b.n	800360e <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	ee07 3a90 	vmov	s15, r3
 8003548:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800354c:	eddf 6a47 	vldr	s13, [pc, #284]	; 800366c <HAL_RCC_GetSysClockFreq+0x2dc>
 8003550:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003554:	4b3f      	ldr	r3, [pc, #252]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003558:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800355c:	ee07 3a90 	vmov	s15, r3
 8003560:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003564:	ed97 6a02 	vldr	s12, [r7, #8]
 8003568:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8003664 <HAL_RCC_GetSysClockFreq+0x2d4>
 800356c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003570:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003574:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003578:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800357c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003580:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003584:	e043      	b.n	800360e <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	ee07 3a90 	vmov	s15, r3
 800358c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003590:	eddf 6a37 	vldr	s13, [pc, #220]	; 8003670 <HAL_RCC_GetSysClockFreq+0x2e0>
 8003594:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003598:	4b2e      	ldr	r3, [pc, #184]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800359a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800359c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035a0:	ee07 3a90 	vmov	s15, r3
 80035a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035a8:	ed97 6a02 	vldr	s12, [r7, #8]
 80035ac:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8003664 <HAL_RCC_GetSysClockFreq+0x2d4>
 80035b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035b8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80035c8:	e021      	b.n	800360e <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	ee07 3a90 	vmov	s15, r3
 80035d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035d4:	eddf 6a25 	vldr	s13, [pc, #148]	; 800366c <HAL_RCC_GetSysClockFreq+0x2dc>
 80035d8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035dc:	4b1d      	ldr	r3, [pc, #116]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80035de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035e4:	ee07 3a90 	vmov	s15, r3
 80035e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ec:	ed97 6a02 	vldr	s12, [r7, #8]
 80035f0:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8003664 <HAL_RCC_GetSysClockFreq+0x2d4>
 80035f4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035f8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003600:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003604:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003608:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800360c:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800360e:	4b11      	ldr	r3, [pc, #68]	; (8003654 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003612:	0a5b      	lsrs	r3, r3, #9
 8003614:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003618:	3301      	adds	r3, #1
 800361a:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	ee07 3a90 	vmov	s15, r3
 8003622:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003626:	edd7 6a07 	vldr	s13, [r7, #28]
 800362a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800362e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003632:	ee17 3a90 	vmov	r3, s15
 8003636:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003638:	e005      	b.n	8003646 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 800363a:	2300      	movs	r3, #0
 800363c:	61bb      	str	r3, [r7, #24]
    break;
 800363e:	e002      	b.n	8003646 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8003640:	4b06      	ldr	r3, [pc, #24]	; (800365c <HAL_RCC_GetSysClockFreq+0x2cc>)
 8003642:	61bb      	str	r3, [r7, #24]
    break;
 8003644:	bf00      	nop
  }

  return sysclockfreq;
 8003646:	69bb      	ldr	r3, [r7, #24]
}
 8003648:	4618      	mov	r0, r3
 800364a:	3724      	adds	r7, #36	; 0x24
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr
 8003654:	58024400 	.word	0x58024400
 8003658:	03d09000 	.word	0x03d09000
 800365c:	003d0900 	.word	0x003d0900
 8003660:	017d7840 	.word	0x017d7840
 8003664:	46000000 	.word	0x46000000
 8003668:	4c742400 	.word	0x4c742400
 800366c:	4a742400 	.word	0x4a742400
 8003670:	4bbebc20 	.word	0x4bbebc20

08003674 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b082      	sub	sp, #8
 8003678:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800367a:	f7ff fe89 	bl	8003390 <HAL_RCC_GetSysClockFreq>
 800367e:	4601      	mov	r1, r0
 8003680:	4b10      	ldr	r3, [pc, #64]	; (80036c4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003682:	699b      	ldr	r3, [r3, #24]
 8003684:	0a1b      	lsrs	r3, r3, #8
 8003686:	f003 030f 	and.w	r3, r3, #15
 800368a:	4a0f      	ldr	r2, [pc, #60]	; (80036c8 <HAL_RCC_GetHCLKFreq+0x54>)
 800368c:	5cd3      	ldrb	r3, [r2, r3]
 800368e:	f003 031f 	and.w	r3, r3, #31
 8003692:	fa21 f303 	lsr.w	r3, r1, r3
 8003696:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003698:	4b0a      	ldr	r3, [pc, #40]	; (80036c4 <HAL_RCC_GetHCLKFreq+0x50>)
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	f003 030f 	and.w	r3, r3, #15
 80036a0:	4a09      	ldr	r2, [pc, #36]	; (80036c8 <HAL_RCC_GetHCLKFreq+0x54>)
 80036a2:	5cd3      	ldrb	r3, [r2, r3]
 80036a4:	f003 031f 	and.w	r3, r3, #31
 80036a8:	687a      	ldr	r2, [r7, #4]
 80036aa:	fa22 f303 	lsr.w	r3, r2, r3
 80036ae:	4a07      	ldr	r2, [pc, #28]	; (80036cc <HAL_RCC_GetHCLKFreq+0x58>)
 80036b0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80036b2:	4a07      	ldr	r2, [pc, #28]	; (80036d0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80036b8:	4b04      	ldr	r3, [pc, #16]	; (80036cc <HAL_RCC_GetHCLKFreq+0x58>)
 80036ba:	681b      	ldr	r3, [r3, #0]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3708      	adds	r7, #8
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	58024400 	.word	0x58024400
 80036c8:	08006c68 	.word	0x08006c68
 80036cc:	2400000c 	.word	0x2400000c
 80036d0:	24000008 	.word	0x24000008

080036d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80036d8:	f7ff ffcc 	bl	8003674 <HAL_RCC_GetHCLKFreq>
 80036dc:	4601      	mov	r1, r0
 80036de:	4b06      	ldr	r3, [pc, #24]	; (80036f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036e0:	69db      	ldr	r3, [r3, #28]
 80036e2:	091b      	lsrs	r3, r3, #4
 80036e4:	f003 0307 	and.w	r3, r3, #7
 80036e8:	4a04      	ldr	r2, [pc, #16]	; (80036fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80036ea:	5cd3      	ldrb	r3, [r2, r3]
 80036ec:	f003 031f 	and.w	r3, r3, #31
 80036f0:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	58024400 	.word	0x58024400
 80036fc:	08006c68 	.word	0x08006c68

08003700 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003704:	f7ff ffb6 	bl	8003674 <HAL_RCC_GetHCLKFreq>
 8003708:	4601      	mov	r1, r0
 800370a:	4b06      	ldr	r3, [pc, #24]	; (8003724 <HAL_RCC_GetPCLK2Freq+0x24>)
 800370c:	69db      	ldr	r3, [r3, #28]
 800370e:	0a1b      	lsrs	r3, r3, #8
 8003710:	f003 0307 	and.w	r3, r3, #7
 8003714:	4a04      	ldr	r2, [pc, #16]	; (8003728 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003716:	5cd3      	ldrb	r3, [r2, r3]
 8003718:	f003 031f 	and.w	r3, r3, #31
 800371c:	fa21 f303 	lsr.w	r3, r1, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003720:	4618      	mov	r0, r3
 8003722:	bd80      	pop	{r7, pc}
 8003724:	58024400 	.word	0x58024400
 8003728:	08006c68 	.word	0x08006c68

0800372c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003734:	2300      	movs	r3, #0
 8003736:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003738:	2300      	movs	r3, #0
 800373a:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d03d      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800374c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003750:	d013      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8003752:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003756:	d802      	bhi.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003758:	2b00      	cmp	r3, #0
 800375a:	d007      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x40>
 800375c:	e01f      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x72>
 800375e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003762:	d013      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x60>
 8003764:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003768:	d01c      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x78>
 800376a:	e018      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800376c:	4baf      	ldr	r3, [pc, #700]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800376e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003770:	4aae      	ldr	r2, [pc, #696]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003772:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003776:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003778:	e015      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	3304      	adds	r3, #4
 800377e:	2102      	movs	r1, #2
 8003780:	4618      	mov	r0, r3
 8003782:	f001 f96f 	bl	8004a64 <RCCEx_PLL2_Config>
 8003786:	4603      	mov	r3, r0
 8003788:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800378a:	e00c      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	3324      	adds	r3, #36	; 0x24
 8003790:	2102      	movs	r1, #2
 8003792:	4618      	mov	r0, r3
 8003794:	f001 fa18 	bl	8004bc8 <RCCEx_PLL3_Config>
 8003798:	4603      	mov	r3, r0
 800379a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800379c:	e003      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	75fb      	strb	r3, [r7, #23]
      break;
 80037a2:	e000      	b.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80037a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037a6:	7dfb      	ldrb	r3, [r7, #23]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d109      	bne.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80037ac:	4b9f      	ldr	r3, [pc, #636]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80037ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037b0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037b8:	499c      	ldr	r1, [pc, #624]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	650b      	str	r3, [r1, #80]	; 0x50
 80037be:	e001      	b.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037c0:	7dfb      	ldrb	r3, [r7, #23]
 80037c2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d03d      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037d4:	2b04      	cmp	r3, #4
 80037d6:	d826      	bhi.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 80037d8:	a201      	add	r2, pc, #4	; (adr r2, 80037e0 <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 80037da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037de:	bf00      	nop
 80037e0:	080037f5 	.word	0x080037f5
 80037e4:	08003803 	.word	0x08003803
 80037e8:	08003815 	.word	0x08003815
 80037ec:	0800382d 	.word	0x0800382d
 80037f0:	0800382d 	.word	0x0800382d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037f4:	4b8d      	ldr	r3, [pc, #564]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80037f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f8:	4a8c      	ldr	r2, [pc, #560]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80037fa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037fe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003800:	e015      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	3304      	adds	r3, #4
 8003806:	2100      	movs	r1, #0
 8003808:	4618      	mov	r0, r3
 800380a:	f001 f92b 	bl	8004a64 <RCCEx_PLL2_Config>
 800380e:	4603      	mov	r3, r0
 8003810:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003812:	e00c      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	3324      	adds	r3, #36	; 0x24
 8003818:	2100      	movs	r1, #0
 800381a:	4618      	mov	r0, r3
 800381c:	f001 f9d4 	bl	8004bc8 <RCCEx_PLL3_Config>
 8003820:	4603      	mov	r3, r0
 8003822:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003824:	e003      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003826:	2301      	movs	r3, #1
 8003828:	75fb      	strb	r3, [r7, #23]
      break;
 800382a:	e000      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 800382c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800382e:	7dfb      	ldrb	r3, [r7, #23]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d109      	bne.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003834:	4b7d      	ldr	r3, [pc, #500]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003836:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003838:	f023 0207 	bic.w	r2, r3, #7
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003840:	497a      	ldr	r1, [pc, #488]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003842:	4313      	orrs	r3, r2
 8003844:	650b      	str	r3, [r1, #80]	; 0x50
 8003846:	e001      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003848:	7dfb      	ldrb	r3, [r7, #23]
 800384a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003854:	2b00      	cmp	r3, #0
 8003856:	d03e      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800385c:	2b80      	cmp	r3, #128	; 0x80
 800385e:	d01c      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003860:	2b80      	cmp	r3, #128	; 0x80
 8003862:	d804      	bhi.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x142>
 8003864:	2b00      	cmp	r3, #0
 8003866:	d008      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003868:	2b40      	cmp	r3, #64	; 0x40
 800386a:	d00d      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800386c:	e01e      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x180>
 800386e:	2bc0      	cmp	r3, #192	; 0xc0
 8003870:	d01f      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8003872:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003876:	d01e      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8003878:	e018      	b.n	80038ac <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800387a:	4b6c      	ldr	r3, [pc, #432]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800387c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800387e:	4a6b      	ldr	r2, [pc, #428]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003880:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003884:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003886:	e017      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	3304      	adds	r3, #4
 800388c:	2100      	movs	r1, #0
 800388e:	4618      	mov	r0, r3
 8003890:	f001 f8e8 	bl	8004a64 <RCCEx_PLL2_Config>
 8003894:	4603      	mov	r3, r0
 8003896:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003898:	e00e      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	3324      	adds	r3, #36	; 0x24
 800389e:	2100      	movs	r1, #0
 80038a0:	4618      	mov	r0, r3
 80038a2:	f001 f991 	bl	8004bc8 <RCCEx_PLL3_Config>
 80038a6:	4603      	mov	r3, r0
 80038a8:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80038aa:	e005      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	75fb      	strb	r3, [r7, #23]
      break;
 80038b0:	e002      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 80038b2:	bf00      	nop
 80038b4:	e000      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 80038b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038b8:	7dfb      	ldrb	r3, [r7, #23]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d109      	bne.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80038be:	4b5b      	ldr	r3, [pc, #364]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80038c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038c2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ca:	4958      	ldr	r1, [pc, #352]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	650b      	str	r3, [r1, #80]	; 0x50
 80038d0:	e001      	b.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d2:	7dfb      	ldrb	r3, [r7, #23]
 80038d4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d044      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80038e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038ec:	d01f      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x202>
 80038ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038f2:	d805      	bhi.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00a      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80038f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80038fc:	d00e      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 80038fe:	e01f      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x214>
 8003900:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003904:	d01f      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8003906:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800390a:	d01e      	beq.n	800394a <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800390c:	e018      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800390e:	4b47      	ldr	r3, [pc, #284]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003912:	4a46      	ldr	r2, [pc, #280]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003914:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003918:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800391a:	e017      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	3304      	adds	r3, #4
 8003920:	2100      	movs	r1, #0
 8003922:	4618      	mov	r0, r3
 8003924:	f001 f89e 	bl	8004a64 <RCCEx_PLL2_Config>
 8003928:	4603      	mov	r3, r0
 800392a:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800392c:	e00e      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	3324      	adds	r3, #36	; 0x24
 8003932:	2100      	movs	r1, #0
 8003934:	4618      	mov	r0, r3
 8003936:	f001 f947 	bl	8004bc8 <RCCEx_PLL3_Config>
 800393a:	4603      	mov	r3, r0
 800393c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800393e:	e005      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	75fb      	strb	r3, [r7, #23]
      break;
 8003944:	e002      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8003946:	bf00      	nop
 8003948:	e000      	b.n	800394c <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 800394a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800394c:	7dfb      	ldrb	r3, [r7, #23]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d10a      	bne.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003952:	4b36      	ldr	r3, [pc, #216]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003956:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003960:	4932      	ldr	r1, [pc, #200]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003962:	4313      	orrs	r3, r2
 8003964:	658b      	str	r3, [r1, #88]	; 0x58
 8003966:	e001      	b.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003968:	7dfb      	ldrb	r3, [r7, #23]
 800396a:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003974:	2b00      	cmp	r3, #0
 8003976:	d044      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800397e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003982:	d01f      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003984:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003988:	d805      	bhi.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 800398a:	2b00      	cmp	r3, #0
 800398c:	d00a      	beq.n	80039a4 <HAL_RCCEx_PeriphCLKConfig+0x278>
 800398e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003992:	d00e      	beq.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003994:	e01f      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8003996:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800399a:	d01f      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800399c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80039a0:	d01e      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80039a2:	e018      	b.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039a4:	4b21      	ldr	r3, [pc, #132]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80039a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039a8:	4a20      	ldr	r2, [pc, #128]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80039aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039ae:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80039b0:	e017      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	3304      	adds	r3, #4
 80039b6:	2100      	movs	r1, #0
 80039b8:	4618      	mov	r0, r3
 80039ba:	f001 f853 	bl	8004a64 <RCCEx_PLL2_Config>
 80039be:	4603      	mov	r3, r0
 80039c0:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80039c2:	e00e      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	3324      	adds	r3, #36	; 0x24
 80039c8:	2100      	movs	r1, #0
 80039ca:	4618      	mov	r0, r3
 80039cc:	f001 f8fc 	bl	8004bc8 <RCCEx_PLL3_Config>
 80039d0:	4603      	mov	r3, r0
 80039d2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80039d4:	e005      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	75fb      	strb	r3, [r7, #23]
      break;
 80039da:	e002      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80039dc:	bf00      	nop
 80039de:	e000      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80039e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039e2:	7dfb      	ldrb	r3, [r7, #23]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d10a      	bne.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80039e8:	4b10      	ldr	r3, [pc, #64]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80039ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ec:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80039f6:	490d      	ldr	r1, [pc, #52]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80039f8:	4313      	orrs	r3, r2
 80039fa:	658b      	str	r3, [r1, #88]	; 0x58
 80039fc:	e001      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039fe:	7dfb      	ldrb	r3, [r7, #23]
 8003a00:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d035      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a12:	2b10      	cmp	r3, #16
 8003a14:	d00c      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x304>
 8003a16:	2b10      	cmp	r3, #16
 8003a18:	d802      	bhi.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d01b      	beq.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8003a1e:	e017      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8003a20:	2b20      	cmp	r3, #32
 8003a22:	d00c      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x312>
 8003a24:	2b30      	cmp	r3, #48	; 0x30
 8003a26:	d018      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8003a28:	e012      	b.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x324>
 8003a2a:	bf00      	nop
 8003a2c:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a30:	4baf      	ldr	r3, [pc, #700]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a34:	4aae      	ldr	r2, [pc, #696]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a3a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003a3c:	e00e      	b.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	3304      	adds	r3, #4
 8003a42:	2102      	movs	r1, #2
 8003a44:	4618      	mov	r0, r3
 8003a46:	f001 f80d 	bl	8004a64 <RCCEx_PLL2_Config>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003a4e:	e005      	b.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	75fb      	strb	r3, [r7, #23]
      break;
 8003a54:	e002      	b.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8003a56:	bf00      	nop
 8003a58:	e000      	b.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8003a5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a5c:	7dfb      	ldrb	r3, [r7, #23]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d109      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003a62:	4ba3      	ldr	r3, [pc, #652]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a66:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a6e:	49a0      	ldr	r1, [pc, #640]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003a74:	e001      	b.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a76:	7dfb      	ldrb	r3, [r7, #23]
 8003a78:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d042      	beq.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a8e:	d01f      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8003a90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a94:	d805      	bhi.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00a      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x384>
 8003a9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a9e:	d00e      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x392>
 8003aa0:	e01f      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 8003aa2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003aa6:	d01f      	beq.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8003aa8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003aac:	d01e      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8003aae:	e018      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ab0:	4b8f      	ldr	r3, [pc, #572]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab4:	4a8e      	ldr	r2, [pc, #568]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003ab6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003aba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003abc:	e017      	b.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	3304      	adds	r3, #4
 8003ac2:	2100      	movs	r1, #0
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f000 ffcd 	bl	8004a64 <RCCEx_PLL2_Config>
 8003aca:	4603      	mov	r3, r0
 8003acc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003ace:	e00e      	b.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	3324      	adds	r3, #36	; 0x24
 8003ad4:	2100      	movs	r1, #0
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f001 f876 	bl	8004bc8 <RCCEx_PLL3_Config>
 8003adc:	4603      	mov	r3, r0
 8003ade:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003ae0:	e005      	b.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	75fb      	strb	r3, [r7, #23]
      break;
 8003ae6:	e002      	b.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8003ae8:	bf00      	nop
 8003aea:	e000      	b.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8003aec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003aee:	7dfb      	ldrb	r3, [r7, #23]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d109      	bne.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003af4:	4b7e      	ldr	r3, [pc, #504]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003af6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003af8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b00:	497b      	ldr	r1, [pc, #492]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	650b      	str	r3, [r1, #80]	; 0x50
 8003b06:	e001      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b08:	7dfb      	ldrb	r3, [r7, #23]
 8003b0a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d042      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b1c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b20:	d01b      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003b22:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b26:	d805      	bhi.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d022      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x446>
 8003b2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b30:	d00a      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8003b32:	e01b      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x440>
 8003b34:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b38:	d01d      	beq.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x44a>
 8003b3a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b3e:	d01c      	beq.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8003b40:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003b44:	d01b      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x452>
 8003b46:	e011      	b.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	3304      	adds	r3, #4
 8003b4c:	2101      	movs	r1, #1
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 ff88 	bl	8004a64 <RCCEx_PLL2_Config>
 8003b54:	4603      	mov	r3, r0
 8003b56:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003b58:	e012      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	3324      	adds	r3, #36	; 0x24
 8003b5e:	2101      	movs	r1, #1
 8003b60:	4618      	mov	r0, r3
 8003b62:	f001 f831 	bl	8004bc8 <RCCEx_PLL3_Config>
 8003b66:	4603      	mov	r3, r0
 8003b68:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8003b6a:	e009      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	75fb      	strb	r3, [r7, #23]
      break;
 8003b70:	e006      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8003b72:	bf00      	nop
 8003b74:	e004      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8003b76:	bf00      	nop
 8003b78:	e002      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8003b7a:	bf00      	nop
 8003b7c:	e000      	b.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8003b7e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b80:	7dfb      	ldrb	r3, [r7, #23]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d109      	bne.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003b86:	4b5a      	ldr	r3, [pc, #360]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003b88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b8a:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b92:	4957      	ldr	r1, [pc, #348]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	650b      	str	r3, [r1, #80]	; 0x50
 8003b98:	e001      	b.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b9a:	7dfb      	ldrb	r3, [r7, #23]
 8003b9c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d044      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003bb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bb4:	d01b      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8003bb6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bba:	d805      	bhi.n	8003bc8 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d022      	beq.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003bc0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003bc4:	d00a      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003bc6:	e01b      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8003bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bcc:	d01d      	beq.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003bce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003bd2:	d01c      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 8003bd4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003bd8:	d01b      	beq.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003bda:	e011      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	3304      	adds	r3, #4
 8003be0:	2101      	movs	r1, #1
 8003be2:	4618      	mov	r0, r3
 8003be4:	f000 ff3e 	bl	8004a64 <RCCEx_PLL2_Config>
 8003be8:	4603      	mov	r3, r0
 8003bea:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003bec:	e012      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	3324      	adds	r3, #36	; 0x24
 8003bf2:	2101      	movs	r1, #1
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f000 ffe7 	bl	8004bc8 <RCCEx_PLL3_Config>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003bfe:	e009      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	75fb      	strb	r3, [r7, #23]
      break;
 8003c04:	e006      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8003c06:	bf00      	nop
 8003c08:	e004      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8003c0a:	bf00      	nop
 8003c0c:	e002      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8003c0e:	bf00      	nop
 8003c10:	e000      	b.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8003c12:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c14:	7dfb      	ldrb	r3, [r7, #23]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d10a      	bne.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003c1a:	4b35      	ldr	r3, [pc, #212]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c1e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003c28:	4931      	ldr	r1, [pc, #196]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	658b      	str	r3, [r1, #88]	; 0x58
 8003c2e:	e001      	b.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c30:	7dfb      	ldrb	r3, [r7, #23]
 8003c32:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d02d      	beq.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c44:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c48:	d005      	beq.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8003c4a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c4e:	d009      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d013      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x550>
 8003c54:	e00f      	b.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c56:	4b26      	ldr	r3, [pc, #152]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c5a:	4a25      	ldr	r2, [pc, #148]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003c5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c60:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003c62:	e00c      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	3304      	adds	r3, #4
 8003c68:	2101      	movs	r1, #1
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f000 fefa 	bl	8004a64 <RCCEx_PLL2_Config>
 8003c70:	4603      	mov	r3, r0
 8003c72:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003c74:	e003      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	75fb      	strb	r3, [r7, #23]
      break;
 8003c7a:	e000      	b.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8003c7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c7e:	7dfb      	ldrb	r3, [r7, #23]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d109      	bne.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003c84:	4b1a      	ldr	r3, [pc, #104]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003c86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c88:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c90:	4917      	ldr	r1, [pc, #92]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	650b      	str	r3, [r1, #80]	; 0x50
 8003c96:	e001      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c98:	7dfb      	ldrb	r3, [r7, #23]
 8003c9a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d035      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cac:	2b03      	cmp	r3, #3
 8003cae:	d81b      	bhi.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003cb0:	a201      	add	r2, pc, #4	; (adr r2, 8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 8003cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb6:	bf00      	nop
 8003cb8:	08003cf5 	.word	0x08003cf5
 8003cbc:	08003cc9 	.word	0x08003cc9
 8003cc0:	08003cd7 	.word	0x08003cd7
 8003cc4:	08003cf5 	.word	0x08003cf5
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cc8:	4b09      	ldr	r3, [pc, #36]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ccc:	4a08      	ldr	r2, [pc, #32]	; (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003cce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cd2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003cd4:	e00f      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	3304      	adds	r3, #4
 8003cda:	2102      	movs	r1, #2
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f000 fec1 	bl	8004a64 <RCCEx_PLL2_Config>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003ce6:	e006      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	75fb      	strb	r3, [r7, #23]
      break;
 8003cec:	e003      	b.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8003cee:	bf00      	nop
 8003cf0:	58024400 	.word	0x58024400
      break;
 8003cf4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003cf6:	7dfb      	ldrb	r3, [r7, #23]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d109      	bne.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003cfc:	4bba      	ldr	r3, [pc, #744]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d00:	f023 0203 	bic.w	r2, r3, #3
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d08:	49b7      	ldr	r1, [pc, #732]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003d0e:	e001      	b.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d10:	7dfb      	ldrb	r3, [r7, #23]
 8003d12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	f000 8086 	beq.w	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d22:	4bb2      	ldr	r3, [pc, #712]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4ab1      	ldr	r2, [pc, #708]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8003d28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d2c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d2e:	f7fd fc6f 	bl	8001610 <HAL_GetTick>
 8003d32:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d34:	e009      	b.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d36:	f7fd fc6b 	bl	8001610 <HAL_GetTick>
 8003d3a:	4602      	mov	r2, r0
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	2b64      	cmp	r3, #100	; 0x64
 8003d42:	d902      	bls.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	75fb      	strb	r3, [r7, #23]
        break;
 8003d48:	e005      	b.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d4a:	4ba8      	ldr	r3, [pc, #672]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d0ef      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 8003d56:	7dfb      	ldrb	r3, [r7, #23]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d166      	bne.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003d5c:	4ba2      	ldr	r3, [pc, #648]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003d5e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d66:	4053      	eors	r3, r2
 8003d68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d013      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d70:	4b9d      	ldr	r3, [pc, #628]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003d72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d78:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d7a:	4b9b      	ldr	r3, [pc, #620]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003d7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d7e:	4a9a      	ldr	r2, [pc, #616]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003d80:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d84:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d86:	4b98      	ldr	r3, [pc, #608]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d8a:	4a97      	ldr	r2, [pc, #604]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003d8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d90:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003d92:	4a95      	ldr	r2, [pc, #596]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003d9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003da2:	d115      	bne.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da4:	f7fd fc34 	bl	8001610 <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003daa:	e00b      	b.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dac:	f7fd fc30 	bl	8001610 <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d902      	bls.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	75fb      	strb	r3, [r7, #23]
            break;
 8003dc2:	e005      	b.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003dc4:	4b88      	ldr	r3, [pc, #544]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d0ed      	beq.n	8003dac <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8003dd0:	7dfb      	ldrb	r3, [r7, #23]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d126      	bne.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003ddc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003de0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003de4:	d10d      	bne.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8003de6:	4b80      	ldr	r3, [pc, #512]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003de8:	691b      	ldr	r3, [r3, #16]
 8003dea:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003df4:	0919      	lsrs	r1, r3, #4
 8003df6:	4b7e      	ldr	r3, [pc, #504]	; (8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8003df8:	400b      	ands	r3, r1
 8003dfa:	497b      	ldr	r1, [pc, #492]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	610b      	str	r3, [r1, #16]
 8003e00:	e005      	b.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8003e02:	4b79      	ldr	r3, [pc, #484]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	4a78      	ldr	r2, [pc, #480]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003e08:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003e0c:	6113      	str	r3, [r2, #16]
 8003e0e:	4b76      	ldr	r3, [pc, #472]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003e10:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003e18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e1c:	4972      	ldr	r1, [pc, #456]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	670b      	str	r3, [r1, #112]	; 0x70
 8003e22:	e004      	b.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e24:	7dfb      	ldrb	r3, [r7, #23]
 8003e26:	75bb      	strb	r3, [r7, #22]
 8003e28:	e001      	b.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e2a:	7dfb      	ldrb	r3, [r7, #23]
 8003e2c:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d07d      	beq.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e3e:	2b28      	cmp	r3, #40	; 0x28
 8003e40:	d866      	bhi.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8003e42:	a201      	add	r2, pc, #4	; (adr r2, 8003e48 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e48:	08003f17 	.word	0x08003f17
 8003e4c:	08003f11 	.word	0x08003f11
 8003e50:	08003f11 	.word	0x08003f11
 8003e54:	08003f11 	.word	0x08003f11
 8003e58:	08003f11 	.word	0x08003f11
 8003e5c:	08003f11 	.word	0x08003f11
 8003e60:	08003f11 	.word	0x08003f11
 8003e64:	08003f11 	.word	0x08003f11
 8003e68:	08003eed 	.word	0x08003eed
 8003e6c:	08003f11 	.word	0x08003f11
 8003e70:	08003f11 	.word	0x08003f11
 8003e74:	08003f11 	.word	0x08003f11
 8003e78:	08003f11 	.word	0x08003f11
 8003e7c:	08003f11 	.word	0x08003f11
 8003e80:	08003f11 	.word	0x08003f11
 8003e84:	08003f11 	.word	0x08003f11
 8003e88:	08003eff 	.word	0x08003eff
 8003e8c:	08003f11 	.word	0x08003f11
 8003e90:	08003f11 	.word	0x08003f11
 8003e94:	08003f11 	.word	0x08003f11
 8003e98:	08003f11 	.word	0x08003f11
 8003e9c:	08003f11 	.word	0x08003f11
 8003ea0:	08003f11 	.word	0x08003f11
 8003ea4:	08003f11 	.word	0x08003f11
 8003ea8:	08003f17 	.word	0x08003f17
 8003eac:	08003f11 	.word	0x08003f11
 8003eb0:	08003f11 	.word	0x08003f11
 8003eb4:	08003f11 	.word	0x08003f11
 8003eb8:	08003f11 	.word	0x08003f11
 8003ebc:	08003f11 	.word	0x08003f11
 8003ec0:	08003f11 	.word	0x08003f11
 8003ec4:	08003f11 	.word	0x08003f11
 8003ec8:	08003f17 	.word	0x08003f17
 8003ecc:	08003f11 	.word	0x08003f11
 8003ed0:	08003f11 	.word	0x08003f11
 8003ed4:	08003f11 	.word	0x08003f11
 8003ed8:	08003f11 	.word	0x08003f11
 8003edc:	08003f11 	.word	0x08003f11
 8003ee0:	08003f11 	.word	0x08003f11
 8003ee4:	08003f11 	.word	0x08003f11
 8003ee8:	08003f17 	.word	0x08003f17
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	3304      	adds	r3, #4
 8003ef0:	2101      	movs	r1, #1
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 fdb6 	bl	8004a64 <RCCEx_PLL2_Config>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003efc:	e00c      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	3324      	adds	r3, #36	; 0x24
 8003f02:	2101      	movs	r1, #1
 8003f04:	4618      	mov	r0, r3
 8003f06:	f000 fe5f 	bl	8004bc8 <RCCEx_PLL3_Config>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003f0e:	e003      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	75fb      	strb	r3, [r7, #23]
      break;
 8003f14:	e000      	b.n	8003f18 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8003f16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f18:	7dfb      	ldrb	r3, [r7, #23]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d109      	bne.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003f1e:	4b32      	ldr	r3, [pc, #200]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f22:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003f2a:	492f      	ldr	r1, [pc, #188]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	654b      	str	r3, [r1, #84]	; 0x54
 8003f30:	e001      	b.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f32:	7dfb      	ldrb	r3, [r7, #23]
 8003f34:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d037      	beq.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f46:	2b05      	cmp	r3, #5
 8003f48:	d820      	bhi.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x860>
 8003f4a:	a201      	add	r2, pc, #4	; (adr r2, 8003f50 <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8003f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f50:	08003f93 	.word	0x08003f93
 8003f54:	08003f69 	.word	0x08003f69
 8003f58:	08003f7b 	.word	0x08003f7b
 8003f5c:	08003f93 	.word	0x08003f93
 8003f60:	08003f93 	.word	0x08003f93
 8003f64:	08003f93 	.word	0x08003f93
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	3304      	adds	r3, #4
 8003f6c:	2101      	movs	r1, #1
 8003f6e:	4618      	mov	r0, r3
 8003f70:	f000 fd78 	bl	8004a64 <RCCEx_PLL2_Config>
 8003f74:	4603      	mov	r3, r0
 8003f76:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003f78:	e00c      	b.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	3324      	adds	r3, #36	; 0x24
 8003f7e:	2101      	movs	r1, #1
 8003f80:	4618      	mov	r0, r3
 8003f82:	f000 fe21 	bl	8004bc8 <RCCEx_PLL3_Config>
 8003f86:	4603      	mov	r3, r0
 8003f88:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003f8a:	e003      	b.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	75fb      	strb	r3, [r7, #23]
      break;
 8003f90:	e000      	b.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 8003f92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f94:	7dfb      	ldrb	r3, [r7, #23]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d109      	bne.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003f9a:	4b13      	ldr	r3, [pc, #76]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f9e:	f023 0207 	bic.w	r2, r3, #7
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fa6:	4910      	ldr	r1, [pc, #64]	; (8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	654b      	str	r3, [r1, #84]	; 0x54
 8003fac:	e001      	b.n	8003fb2 <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fae:	7dfb      	ldrb	r3, [r7, #23]
 8003fb0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0304 	and.w	r3, r3, #4
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d040      	beq.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fc4:	2b05      	cmp	r3, #5
 8003fc6:	d827      	bhi.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8003fc8:	a201      	add	r2, pc, #4	; (adr r2, 8003fd0 <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8003fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fce:	bf00      	nop
 8003fd0:	0800401f 	.word	0x0800401f
 8003fd4:	08003ff5 	.word	0x08003ff5
 8003fd8:	08004007 	.word	0x08004007
 8003fdc:	0800401f 	.word	0x0800401f
 8003fe0:	0800401f 	.word	0x0800401f
 8003fe4:	0800401f 	.word	0x0800401f
 8003fe8:	58024400 	.word	0x58024400
 8003fec:	58024800 	.word	0x58024800
 8003ff0:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	3304      	adds	r3, #4
 8003ff8:	2101      	movs	r1, #1
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f000 fd32 	bl	8004a64 <RCCEx_PLL2_Config>
 8004000:	4603      	mov	r3, r0
 8004002:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8004004:	e00c      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	3324      	adds	r3, #36	; 0x24
 800400a:	2101      	movs	r1, #1
 800400c:	4618      	mov	r0, r3
 800400e:	f000 fddb 	bl	8004bc8 <RCCEx_PLL3_Config>
 8004012:	4603      	mov	r3, r0
 8004014:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8004016:	e003      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	75fb      	strb	r3, [r7, #23]
      break;
 800401c:	e000      	b.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 800401e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004020:	7dfb      	ldrb	r3, [r7, #23]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10a      	bne.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004026:	4bb2      	ldr	r3, [pc, #712]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004028:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800402a:	f023 0207 	bic.w	r2, r3, #7
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004034:	49ae      	ldr	r1, [pc, #696]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004036:	4313      	orrs	r3, r2
 8004038:	658b      	str	r3, [r1, #88]	; 0x58
 800403a:	e001      	b.n	8004040 <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800403c:	7dfb      	ldrb	r3, [r7, #23]
 800403e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0320 	and.w	r3, r3, #32
 8004048:	2b00      	cmp	r3, #0
 800404a:	d044      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004052:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004056:	d01b      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x964>
 8004058:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800405c:	d805      	bhi.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x93e>
 800405e:	2b00      	cmp	r3, #0
 8004060:	d022      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8004062:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004066:	d00a      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x952>
 8004068:	e01b      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x976>
 800406a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800406e:	d01d      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x980>
 8004070:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004074:	d01c      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8004076:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800407a:	d01b      	beq.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x988>
 800407c:	e011      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	3304      	adds	r3, #4
 8004082:	2100      	movs	r1, #0
 8004084:	4618      	mov	r0, r3
 8004086:	f000 fced 	bl	8004a64 <RCCEx_PLL2_Config>
 800408a:	4603      	mov	r3, r0
 800408c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800408e:	e012      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	3324      	adds	r3, #36	; 0x24
 8004094:	2102      	movs	r1, #2
 8004096:	4618      	mov	r0, r3
 8004098:	f000 fd96 	bl	8004bc8 <RCCEx_PLL3_Config>
 800409c:	4603      	mov	r3, r0
 800409e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80040a0:	e009      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	75fb      	strb	r3, [r7, #23]
      break;
 80040a6:	e006      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80040a8:	bf00      	nop
 80040aa:	e004      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80040ac:	bf00      	nop
 80040ae:	e002      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80040b0:	bf00      	nop
 80040b2:	e000      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80040b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040b6:	7dfb      	ldrb	r3, [r7, #23]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d10a      	bne.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80040bc:	4b8c      	ldr	r3, [pc, #560]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80040be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c0:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040ca:	4989      	ldr	r1, [pc, #548]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80040cc:	4313      	orrs	r3, r2
 80040ce:	654b      	str	r3, [r1, #84]	; 0x54
 80040d0:	e001      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040d2:	7dfb      	ldrb	r3, [r7, #23]
 80040d4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d044      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040e8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040ec:	d01b      	beq.n	8004126 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 80040ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040f2:	d805      	bhi.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d022      	beq.n	800413e <HAL_RCCEx_PeriphCLKConfig+0xa12>
 80040f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040fc:	d00a      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 80040fe:	e01b      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8004100:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004104:	d01d      	beq.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8004106:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800410a:	d01c      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 800410c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004110:	d01b      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8004112:	e011      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	3304      	adds	r3, #4
 8004118:	2100      	movs	r1, #0
 800411a:	4618      	mov	r0, r3
 800411c:	f000 fca2 	bl	8004a64 <RCCEx_PLL2_Config>
 8004120:	4603      	mov	r3, r0
 8004122:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8004124:	e012      	b.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	3324      	adds	r3, #36	; 0x24
 800412a:	2102      	movs	r1, #2
 800412c:	4618      	mov	r0, r3
 800412e:	f000 fd4b 	bl	8004bc8 <RCCEx_PLL3_Config>
 8004132:	4603      	mov	r3, r0
 8004134:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8004136:	e009      	b.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	75fb      	strb	r3, [r7, #23]
      break;
 800413c:	e006      	b.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800413e:	bf00      	nop
 8004140:	e004      	b.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8004142:	bf00      	nop
 8004144:	e002      	b.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8004146:	bf00      	nop
 8004148:	e000      	b.n	800414c <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 800414a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800414c:	7dfb      	ldrb	r3, [r7, #23]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10a      	bne.n	8004168 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004152:	4b67      	ldr	r3, [pc, #412]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004156:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004160:	4963      	ldr	r1, [pc, #396]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004162:	4313      	orrs	r3, r2
 8004164:	658b      	str	r3, [r1, #88]	; 0x58
 8004166:	e001      	b.n	800416c <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004168:	7dfb      	ldrb	r3, [r7, #23]
 800416a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004174:	2b00      	cmp	r3, #0
 8004176:	d044      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800417e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004182:	d01b      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xa90>
 8004184:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004188:	d805      	bhi.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 800418a:	2b00      	cmp	r3, #0
 800418c:	d022      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 800418e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004192:	d00a      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8004194:	e01b      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8004196:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800419a:	d01d      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 800419c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80041a0:	d01c      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0xab0>
 80041a2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80041a6:	d01b      	beq.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 80041a8:	e011      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	3304      	adds	r3, #4
 80041ae:	2100      	movs	r1, #0
 80041b0:	4618      	mov	r0, r3
 80041b2:	f000 fc57 	bl	8004a64 <RCCEx_PLL2_Config>
 80041b6:	4603      	mov	r3, r0
 80041b8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80041ba:	e012      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	3324      	adds	r3, #36	; 0x24
 80041c0:	2102      	movs	r1, #2
 80041c2:	4618      	mov	r0, r3
 80041c4:	f000 fd00 	bl	8004bc8 <RCCEx_PLL3_Config>
 80041c8:	4603      	mov	r3, r0
 80041ca:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 80041cc:	e009      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	75fb      	strb	r3, [r7, #23]
      break;
 80041d2:	e006      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80041d4:	bf00      	nop
 80041d6:	e004      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80041d8:	bf00      	nop
 80041da:	e002      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80041dc:	bf00      	nop
 80041de:	e000      	b.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 80041e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041e2:	7dfb      	ldrb	r3, [r7, #23]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d10a      	bne.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80041e8:	4b41      	ldr	r3, [pc, #260]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80041ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ec:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80041f6:	493e      	ldr	r1, [pc, #248]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80041f8:	4313      	orrs	r3, r2
 80041fa:	658b      	str	r3, [r1, #88]	; 0x58
 80041fc:	e001      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041fe:	7dfb      	ldrb	r3, [r7, #23]
 8004200:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0308 	and.w	r3, r3, #8
 800420a:	2b00      	cmp	r3, #0
 800420c:	d01a      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004214:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004218:	d10a      	bne.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	3324      	adds	r3, #36	; 0x24
 800421e:	2102      	movs	r1, #2
 8004220:	4618      	mov	r0, r3
 8004222:	f000 fcd1 	bl	8004bc8 <RCCEx_PLL3_Config>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d001      	beq.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004230:	4b2f      	ldr	r3, [pc, #188]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004232:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004234:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800423e:	492c      	ldr	r1, [pc, #176]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004240:	4313      	orrs	r3, r2
 8004242:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0310 	and.w	r3, r3, #16
 800424c:	2b00      	cmp	r3, #0
 800424e:	d01a      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004256:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800425a:	d10a      	bne.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	3324      	adds	r3, #36	; 0x24
 8004260:	2102      	movs	r1, #2
 8004262:	4618      	mov	r0, r3
 8004264:	f000 fcb0 	bl	8004bc8 <RCCEx_PLL3_Config>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d001      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004272:	4b1f      	ldr	r3, [pc, #124]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004276:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004280:	491b      	ldr	r1, [pc, #108]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004282:	4313      	orrs	r3, r2
 8004284:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d032      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004298:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800429c:	d00d      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 800429e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80042a2:	d016      	beq.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d111      	bne.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	3304      	adds	r3, #4
 80042ac:	2100      	movs	r1, #0
 80042ae:	4618      	mov	r0, r3
 80042b0:	f000 fbd8 	bl	8004a64 <RCCEx_PLL2_Config>
 80042b4:	4603      	mov	r3, r0
 80042b6:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80042b8:	e00c      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	3324      	adds	r3, #36	; 0x24
 80042be:	2102      	movs	r1, #2
 80042c0:	4618      	mov	r0, r3
 80042c2:	f000 fc81 	bl	8004bc8 <RCCEx_PLL3_Config>
 80042c6:	4603      	mov	r3, r0
 80042c8:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 80042ca:	e003      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	75fb      	strb	r3, [r7, #23]
      break;
 80042d0:	e000      	b.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 80042d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80042d4:	7dfb      	ldrb	r3, [r7, #23]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d10c      	bne.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042da:	4b05      	ldr	r3, [pc, #20]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80042dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80042e8:	4901      	ldr	r1, [pc, #4]	; (80042f0 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80042ea:	4313      	orrs	r3, r2
 80042ec:	658b      	str	r3, [r1, #88]	; 0x58
 80042ee:	e003      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 80042f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042f4:	7dfb      	ldrb	r3, [r7, #23]
 80042f6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004300:	2b00      	cmp	r3, #0
 8004302:	d02f      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800430a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800430e:	d00c      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8004310:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004314:	d015      	beq.n	8004342 <HAL_RCCEx_PeriphCLKConfig+0xc16>
 8004316:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800431a:	d10f      	bne.n	800433c <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800431c:	4b79      	ldr	r3, [pc, #484]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800431e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004320:	4a78      	ldr	r2, [pc, #480]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004322:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004326:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8004328:	e00c      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	3324      	adds	r3, #36	; 0x24
 800432e:	2101      	movs	r1, #1
 8004330:	4618      	mov	r0, r3
 8004332:	f000 fc49 	bl	8004bc8 <RCCEx_PLL3_Config>
 8004336:	4603      	mov	r3, r0
 8004338:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800433a:	e003      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	75fb      	strb	r3, [r7, #23]
      break;
 8004340:	e000      	b.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 8004342:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004344:	7dfb      	ldrb	r3, [r7, #23]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d10a      	bne.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800434a:	4b6e      	ldr	r3, [pc, #440]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800434c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800434e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004358:	496a      	ldr	r1, [pc, #424]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800435a:	4313      	orrs	r3, r2
 800435c:	654b      	str	r3, [r1, #84]	; 0x54
 800435e:	e001      	b.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004360:	7dfb      	ldrb	r3, [r7, #23]
 8004362:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800436c:	2b00      	cmp	r3, #0
 800436e:	d029      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004374:	2b00      	cmp	r3, #0
 8004376:	d003      	beq.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8004378:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800437c:	d007      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0xc62>
 800437e:	e00f      	b.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004380:	4b60      	ldr	r3, [pc, #384]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004384:	4a5f      	ldr	r2, [pc, #380]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004386:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800438a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800438c:	e00b      	b.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	3304      	adds	r3, #4
 8004392:	2102      	movs	r1, #2
 8004394:	4618      	mov	r0, r3
 8004396:	f000 fb65 	bl	8004a64 <RCCEx_PLL2_Config>
 800439a:	4603      	mov	r3, r0
 800439c:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800439e:	e002      	b.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	75fb      	strb	r3, [r7, #23]
      break;
 80043a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043a6:	7dfb      	ldrb	r3, [r7, #23]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d109      	bne.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80043ac:	4b55      	ldr	r3, [pc, #340]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80043ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043b0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043b8:	4952      	ldr	r1, [pc, #328]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	64cb      	str	r3, [r1, #76]	; 0x4c
 80043be:	e001      	b.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043c0:	7dfb      	ldrb	r3, [r7, #23]
 80043c2:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00a      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	3324      	adds	r3, #36	; 0x24
 80043d4:	2102      	movs	r1, #2
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 fbf6 	bl	8004bc8 <RCCEx_PLL3_Config>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d001      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d02f      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80043f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043fa:	d00c      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80043fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004400:	d802      	bhi.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8004402:	2b00      	cmp	r3, #0
 8004404:	d011      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 8004406:	e00d      	b.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8004408:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800440c:	d00f      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xd02>
 800440e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004412:	d00e      	beq.n	8004432 <HAL_RCCEx_PeriphCLKConfig+0xd06>
 8004414:	e006      	b.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004416:	4b3b      	ldr	r3, [pc, #236]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800441a:	4a3a      	ldr	r2, [pc, #232]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800441c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004420:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8004422:	e007      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	75fb      	strb	r3, [r7, #23]
      break;
 8004428:	e004      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 800442a:	bf00      	nop
 800442c:	e002      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 800442e:	bf00      	nop
 8004430:	e000      	b.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8004432:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004434:	7dfb      	ldrb	r3, [r7, #23]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d109      	bne.n	800444e <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800443a:	4b32      	ldr	r3, [pc, #200]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800443c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800443e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004446:	492f      	ldr	r1, [pc, #188]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004448:	4313      	orrs	r3, r2
 800444a:	654b      	str	r3, [r1, #84]	; 0x54
 800444c:	e001      	b.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800444e:	7dfb      	ldrb	r3, [r7, #23]
 8004450:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800445a:	2b00      	cmp	r3, #0
 800445c:	d008      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800445e:	4b29      	ldr	r3, [pc, #164]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004462:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800446a:	4926      	ldr	r1, [pc, #152]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800446c:	4313      	orrs	r3, r2
 800446e:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d009      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800447c:	4b21      	ldr	r3, [pc, #132]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800447e:	691b      	ldr	r3, [r3, #16]
 8004480:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800448a:	491e      	ldr	r1, [pc, #120]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800448c:	4313      	orrs	r3, r2
 800448e:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004498:	2b00      	cmp	r3, #0
 800449a:	d008      	beq.n	80044ae <HAL_RCCEx_PeriphCLKConfig+0xd82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800449c:	4b19      	ldr	r3, [pc, #100]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800449e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044a0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80044a8:	4916      	ldr	r1, [pc, #88]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d00d      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80044ba:	4b12      	ldr	r3, [pc, #72]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	4a11      	ldr	r2, [pc, #68]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80044c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80044c4:	6113      	str	r3, [r2, #16]
 80044c6:	4b0f      	ldr	r3, [pc, #60]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80044c8:	691a      	ldr	r2, [r3, #16]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80044d0:	490c      	ldr	r1, [pc, #48]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	da08      	bge.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80044de:	4b09      	ldr	r3, [pc, #36]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80044e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044e2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044ea:	4906      	ldr	r1, [pc, #24]	; (8004504 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 80044f0:	7dbb      	ldrb	r3, [r7, #22]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d101      	bne.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0xdce>
  {
    return HAL_OK;
 80044f6:	2300      	movs	r3, #0
 80044f8:	e000      	b.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  }
  return HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3718      	adds	r7, #24
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}
 8004504:	58024400 	.word	0x58024400

08004508 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800450c:	f7ff f8b2 	bl	8003674 <HAL_RCC_GetHCLKFreq>
 8004510:	4601      	mov	r1, r0
 8004512:	4b06      	ldr	r3, [pc, #24]	; (800452c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004514:	6a1b      	ldr	r3, [r3, #32]
 8004516:	091b      	lsrs	r3, r3, #4
 8004518:	f003 0307 	and.w	r3, r3, #7
 800451c:	4a04      	ldr	r2, [pc, #16]	; (8004530 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800451e:	5cd3      	ldrb	r3, [r2, r3]
 8004520:	f003 031f 	and.w	r3, r3, #31
 8004524:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004528:	4618      	mov	r0, r3
 800452a:	bd80      	pop	{r7, pc}
 800452c:	58024400 	.word	0x58024400
 8004530:	08006c68 	.word	0x08006c68

08004534 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8004534:	b480      	push	{r7}
 8004536:	b089      	sub	sp, #36	; 0x24
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800453c:	4b9d      	ldr	r3, [pc, #628]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800453e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004540:	f003 0303 	and.w	r3, r3, #3
 8004544:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8004546:	4b9b      	ldr	r3, [pc, #620]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800454a:	0b1b      	lsrs	r3, r3, #12
 800454c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004550:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004552:	4b98      	ldr	r3, [pc, #608]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004554:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004556:	091b      	lsrs	r3, r3, #4
 8004558:	f003 0301 	and.w	r3, r3, #1
 800455c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800455e:	4b95      	ldr	r3, [pc, #596]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004560:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004562:	08db      	lsrs	r3, r3, #3
 8004564:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004568:	693a      	ldr	r2, [r7, #16]
 800456a:	fb02 f303 	mul.w	r3, r2, r3
 800456e:	ee07 3a90 	vmov	s15, r3
 8004572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004576:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	2b00      	cmp	r3, #0
 800457e:	f000 810a 	beq.w	8004796 <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 8004582:	69bb      	ldr	r3, [r7, #24]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d05a      	beq.n	800463e <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 8004588:	2b01      	cmp	r3, #1
 800458a:	d302      	bcc.n	8004592 <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 800458c:	2b02      	cmp	r3, #2
 800458e:	d078      	beq.n	8004682 <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 8004590:	e099      	b.n	80046c6 <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004592:	4b88      	ldr	r3, [pc, #544]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0320 	and.w	r3, r3, #32
 800459a:	2b00      	cmp	r3, #0
 800459c:	d02d      	beq.n	80045fa <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800459e:	4b85      	ldr	r3, [pc, #532]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	08db      	lsrs	r3, r3, #3
 80045a4:	f003 0303 	and.w	r3, r3, #3
 80045a8:	4a83      	ldr	r2, [pc, #524]	; (80047b8 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 80045aa:	fa22 f303 	lsr.w	r3, r2, r3
 80045ae:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	ee07 3a90 	vmov	s15, r3
 80045b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	ee07 3a90 	vmov	s15, r3
 80045c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045c8:	4b7a      	ldr	r3, [pc, #488]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80045ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045d0:	ee07 3a90 	vmov	s15, r3
 80045d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045d8:	ed97 6a03 	vldr	s12, [r7, #12]
 80045dc:	eddf 5a77 	vldr	s11, [pc, #476]	; 80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80045e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80045ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045f4:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80045f8:	e087      	b.n	800470a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	ee07 3a90 	vmov	s15, r3
 8004600:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004604:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80047c0 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8004608:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800460c:	4b69      	ldr	r3, [pc, #420]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800460e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004610:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004614:	ee07 3a90 	vmov	s15, r3
 8004618:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800461c:	ed97 6a03 	vldr	s12, [r7, #12]
 8004620:	eddf 5a66 	vldr	s11, [pc, #408]	; 80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8004624:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004628:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800462c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004630:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004638:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800463c:	e065      	b.n	800470a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	ee07 3a90 	vmov	s15, r3
 8004644:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004648:	eddf 6a5e 	vldr	s13, [pc, #376]	; 80047c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 800464c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004650:	4b58      	ldr	r3, [pc, #352]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004654:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004658:	ee07 3a90 	vmov	s15, r3
 800465c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004660:	ed97 6a03 	vldr	s12, [r7, #12]
 8004664:	eddf 5a55 	vldr	s11, [pc, #340]	; 80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8004668:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800466c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004670:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004674:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800467c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004680:	e043      	b.n	800470a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	ee07 3a90 	vmov	s15, r3
 8004688:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800468c:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80047c8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8004690:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004694:	4b47      	ldr	r3, [pc, #284]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004696:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004698:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800469c:	ee07 3a90 	vmov	s15, r3
 80046a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046a4:	ed97 6a03 	vldr	s12, [r7, #12]
 80046a8:	eddf 5a44 	vldr	s11, [pc, #272]	; 80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80046ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046b4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80046b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046c0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80046c4:	e021      	b.n	800470a <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	ee07 3a90 	vmov	s15, r3
 80046cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046d0:	eddf 6a3c 	vldr	s13, [pc, #240]	; 80047c4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 80046d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046d8:	4b36      	ldr	r3, [pc, #216]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80046da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046e0:	ee07 3a90 	vmov	s15, r3
 80046e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046e8:	ed97 6a03 	vldr	s12, [r7, #12]
 80046ec:	eddf 5a33 	vldr	s11, [pc, #204]	; 80047bc <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80046f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046f8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80046fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004700:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004704:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004708:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800470a:	4b2a      	ldr	r3, [pc, #168]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800470c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800470e:	0a5b      	lsrs	r3, r3, #9
 8004710:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004714:	ee07 3a90 	vmov	s15, r3
 8004718:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800471c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004720:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004724:	edd7 6a07 	vldr	s13, [r7, #28]
 8004728:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800472c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004730:	ee17 2a90 	vmov	r2, s15
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8004738:	4b1e      	ldr	r3, [pc, #120]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800473a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800473c:	0c1b      	lsrs	r3, r3, #16
 800473e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004742:	ee07 3a90 	vmov	s15, r3
 8004746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800474a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800474e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004752:	edd7 6a07 	vldr	s13, [r7, #28]
 8004756:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800475a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800475e:	ee17 2a90 	vmov	r2, s15
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004766:	4b13      	ldr	r3, [pc, #76]	; (80047b4 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800476a:	0e1b      	lsrs	r3, r3, #24
 800476c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004770:	ee07 3a90 	vmov	s15, r3
 8004774:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004778:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800477c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004780:	edd7 6a07 	vldr	s13, [r7, #28]
 8004784:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004788:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800478c:	ee17 2a90 	vmov	r2, s15
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004794:	e008      	b.n	80047a8 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2200      	movs	r2, #0
 800479a:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2200      	movs	r2, #0
 80047a0:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2200      	movs	r2, #0
 80047a6:	609a      	str	r2, [r3, #8]
}
 80047a8:	bf00      	nop
 80047aa:	3724      	adds	r7, #36	; 0x24
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr
 80047b4:	58024400 	.word	0x58024400
 80047b8:	03d09000 	.word	0x03d09000
 80047bc:	46000000 	.word	0x46000000
 80047c0:	4c742400 	.word	0x4c742400
 80047c4:	4a742400 	.word	0x4a742400
 80047c8:	4bbebc20 	.word	0x4bbebc20

080047cc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b089      	sub	sp, #36	; 0x24
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80047d4:	4b9d      	ldr	r3, [pc, #628]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80047d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d8:	f003 0303 	and.w	r3, r3, #3
 80047dc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80047de:	4b9b      	ldr	r3, [pc, #620]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80047e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e2:	0d1b      	lsrs	r3, r3, #20
 80047e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047e8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80047ea:	4b98      	ldr	r3, [pc, #608]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80047ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ee:	0a1b      	lsrs	r3, r3, #8
 80047f0:	f003 0301 	and.w	r3, r3, #1
 80047f4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80047f6:	4b95      	ldr	r3, [pc, #596]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80047f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047fa:	08db      	lsrs	r3, r3, #3
 80047fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004800:	693a      	ldr	r2, [r7, #16]
 8004802:	fb02 f303 	mul.w	r3, r2, r3
 8004806:	ee07 3a90 	vmov	s15, r3
 800480a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800480e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	2b00      	cmp	r3, #0
 8004816:	f000 810a 	beq.w	8004a2e <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	2b01      	cmp	r3, #1
 800481e:	d05a      	beq.n	80048d6 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8004820:	2b01      	cmp	r3, #1
 8004822:	d302      	bcc.n	800482a <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8004824:	2b02      	cmp	r3, #2
 8004826:	d078      	beq.n	800491a <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8004828:	e099      	b.n	800495e <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800482a:	4b88      	ldr	r3, [pc, #544]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f003 0320 	and.w	r3, r3, #32
 8004832:	2b00      	cmp	r3, #0
 8004834:	d02d      	beq.n	8004892 <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004836:	4b85      	ldr	r3, [pc, #532]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	08db      	lsrs	r3, r3, #3
 800483c:	f003 0303 	and.w	r3, r3, #3
 8004840:	4a83      	ldr	r2, [pc, #524]	; (8004a50 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8004842:	fa22 f303 	lsr.w	r3, r2, r3
 8004846:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	ee07 3a90 	vmov	s15, r3
 800484e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	ee07 3a90 	vmov	s15, r3
 8004858:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800485c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004860:	4b7a      	ldr	r3, [pc, #488]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004864:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004868:	ee07 3a90 	vmov	s15, r3
 800486c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004870:	ed97 6a03 	vldr	s12, [r7, #12]
 8004874:	eddf 5a77 	vldr	s11, [pc, #476]	; 8004a54 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004878:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800487c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004880:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004884:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004888:	ee67 7a27 	vmul.f32	s15, s14, s15
 800488c:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004890:	e087      	b.n	80049a2 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	ee07 3a90 	vmov	s15, r3
 8004898:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800489c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8004a58 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 80048a0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048a4:	4b69      	ldr	r3, [pc, #420]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80048a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048ac:	ee07 3a90 	vmov	s15, r3
 80048b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048b4:	ed97 6a03 	vldr	s12, [r7, #12]
 80048b8:	eddf 5a66 	vldr	s11, [pc, #408]	; 8004a54 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 80048bc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048c0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048c4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80048c8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048d0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80048d4:	e065      	b.n	80049a2 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	ee07 3a90 	vmov	s15, r3
 80048dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048e0:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8004a5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 80048e4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048e8:	4b58      	ldr	r3, [pc, #352]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80048ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048f0:	ee07 3a90 	vmov	s15, r3
 80048f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048f8:	ed97 6a03 	vldr	s12, [r7, #12]
 80048fc:	eddf 5a55 	vldr	s11, [pc, #340]	; 8004a54 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004900:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004904:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004908:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800490c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004910:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004914:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004918:	e043      	b.n	80049a2 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	ee07 3a90 	vmov	s15, r3
 8004920:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004924:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8004a60 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8004928:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800492c:	4b47      	ldr	r3, [pc, #284]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 800492e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004930:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004934:	ee07 3a90 	vmov	s15, r3
 8004938:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800493c:	ed97 6a03 	vldr	s12, [r7, #12]
 8004940:	eddf 5a44 	vldr	s11, [pc, #272]	; 8004a54 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004944:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004948:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800494c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004950:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004954:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004958:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800495c:	e021      	b.n	80049a2 <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	ee07 3a90 	vmov	s15, r3
 8004964:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004968:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8004a5c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 800496c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004970:	4b36      	ldr	r3, [pc, #216]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004978:	ee07 3a90 	vmov	s15, r3
 800497c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004980:	ed97 6a03 	vldr	s12, [r7, #12]
 8004984:	eddf 5a33 	vldr	s11, [pc, #204]	; 8004a54 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004988:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800498c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004990:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004994:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004998:	ee67 7a27 	vmul.f32	s15, s14, s15
 800499c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80049a0:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80049a2:	4b2a      	ldr	r3, [pc, #168]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80049a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a6:	0a5b      	lsrs	r3, r3, #9
 80049a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049ac:	ee07 3a90 	vmov	s15, r3
 80049b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80049b8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049bc:	edd7 6a07 	vldr	s13, [r7, #28]
 80049c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049c8:	ee17 2a90 	vmov	r2, s15
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80049d0:	4b1e      	ldr	r3, [pc, #120]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 80049d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d4:	0c1b      	lsrs	r3, r3, #16
 80049d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049da:	ee07 3a90 	vmov	s15, r3
 80049de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049e2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80049e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80049ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049f6:	ee17 2a90 	vmov	r2, s15
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80049fe:	4b13      	ldr	r3, [pc, #76]	; (8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a02:	0e1b      	lsrs	r3, r3, #24
 8004a04:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a08:	ee07 3a90 	vmov	s15, r3
 8004a0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a10:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004a14:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004a18:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a1c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a24:	ee17 2a90 	vmov	r2, s15
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004a2c:	e008      	b.n	8004a40 <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	609a      	str	r2, [r3, #8]
}
 8004a40:	bf00      	nop
 8004a42:	3724      	adds	r7, #36	; 0x24
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	58024400 	.word	0x58024400
 8004a50:	03d09000 	.word	0x03d09000
 8004a54:	46000000 	.word	0x46000000
 8004a58:	4c742400 	.word	0x4c742400
 8004a5c:	4a742400 	.word	0x4a742400
 8004a60:	4bbebc20 	.word	0x4bbebc20

08004a64 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004a72:	4b53      	ldr	r3, [pc, #332]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a76:	f003 0303 	and.w	r3, r3, #3
 8004a7a:	2b03      	cmp	r3, #3
 8004a7c:	d101      	bne.n	8004a82 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e099      	b.n	8004bb6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004a82:	4b4f      	ldr	r3, [pc, #316]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a4e      	ldr	r2, [pc, #312]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004a88:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004a8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a8e:	f7fc fdbf 	bl	8001610 <HAL_GetTick>
 8004a92:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004a94:	e008      	b.n	8004aa8 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004a96:	f7fc fdbb 	bl	8001610 <HAL_GetTick>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	1ad3      	subs	r3, r2, r3
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d901      	bls.n	8004aa8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e086      	b.n	8004bb6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004aa8:	4b45      	ldr	r3, [pc, #276]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d1f0      	bne.n	8004a96 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004ab4:	4b42      	ldr	r3, [pc, #264]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004ab6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	031b      	lsls	r3, r3, #12
 8004ac2:	493f      	ldr	r1, [pc, #252]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	628b      	str	r3, [r1, #40]	; 0x28
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685b      	ldr	r3, [r3, #4]
 8004acc:	3b01      	subs	r3, #1
 8004ace:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	025b      	lsls	r3, r3, #9
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	431a      	orrs	r2, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	68db      	ldr	r3, [r3, #12]
 8004ae2:	3b01      	subs	r3, #1
 8004ae4:	041b      	lsls	r3, r3, #16
 8004ae6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004aea:	431a      	orrs	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	3b01      	subs	r3, #1
 8004af2:	061b      	lsls	r3, r3, #24
 8004af4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004af8:	4931      	ldr	r1, [pc, #196]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004afa:	4313      	orrs	r3, r2
 8004afc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004afe:	4b30      	ldr	r3, [pc, #192]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b02:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	492d      	ldr	r1, [pc, #180]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004b10:	4b2b      	ldr	r3, [pc, #172]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b14:	f023 0220 	bic.w	r2, r3, #32
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	699b      	ldr	r3, [r3, #24]
 8004b1c:	4928      	ldr	r1, [pc, #160]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004b22:	4b27      	ldr	r3, [pc, #156]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b26:	4a26      	ldr	r2, [pc, #152]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b28:	f023 0310 	bic.w	r3, r3, #16
 8004b2c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004b2e:	4b24      	ldr	r3, [pc, #144]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b30:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b32:	4b24      	ldr	r3, [pc, #144]	; (8004bc4 <RCCEx_PLL2_Config+0x160>)
 8004b34:	4013      	ands	r3, r2
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	69d2      	ldr	r2, [r2, #28]
 8004b3a:	00d2      	lsls	r2, r2, #3
 8004b3c:	4920      	ldr	r1, [pc, #128]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b3e:	4313      	orrs	r3, r2
 8004b40:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004b42:	4b1f      	ldr	r3, [pc, #124]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b46:	4a1e      	ldr	r2, [pc, #120]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b48:	f043 0310 	orr.w	r3, r3, #16
 8004b4c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d106      	bne.n	8004b62 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004b54:	4b1a      	ldr	r3, [pc, #104]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b58:	4a19      	ldr	r2, [pc, #100]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b5a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004b5e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004b60:	e00f      	b.n	8004b82 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d106      	bne.n	8004b76 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004b68:	4b15      	ldr	r3, [pc, #84]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b6c:	4a14      	ldr	r2, [pc, #80]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b72:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004b74:	e005      	b.n	8004b82 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004b76:	4b12      	ldr	r3, [pc, #72]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7a:	4a11      	ldr	r2, [pc, #68]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004b80:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004b82:	4b0f      	ldr	r3, [pc, #60]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a0e      	ldr	r2, [pc, #56]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004b88:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004b8c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b8e:	f7fc fd3f 	bl	8001610 <HAL_GetTick>
 8004b92:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004b94:	e008      	b.n	8004ba8 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004b96:	f7fc fd3b 	bl	8001610 <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d901      	bls.n	8004ba8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	e006      	b.n	8004bb6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004ba8:	4b05      	ldr	r3, [pc, #20]	; (8004bc0 <RCCEx_PLL2_Config+0x15c>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d0f0      	beq.n	8004b96 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004bb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	58024400 	.word	0x58024400
 8004bc4:	ffff0007 	.word	0xffff0007

08004bc8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004bd6:	4b53      	ldr	r3, [pc, #332]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004bd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bda:	f003 0303 	and.w	r3, r3, #3
 8004bde:	2b03      	cmp	r3, #3
 8004be0:	d101      	bne.n	8004be6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e099      	b.n	8004d1a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004be6:	4b4f      	ldr	r3, [pc, #316]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a4e      	ldr	r2, [pc, #312]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004bec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bf0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bf2:	f7fc fd0d 	bl	8001610 <HAL_GetTick>
 8004bf6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004bf8:	e008      	b.n	8004c0c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004bfa:	f7fc fd09 	bl	8001610 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d901      	bls.n	8004c0c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e086      	b.n	8004d1a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004c0c:	4b45      	ldr	r3, [pc, #276]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1f0      	bne.n	8004bfa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004c18:	4b42      	ldr	r3, [pc, #264]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c1c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	051b      	lsls	r3, r3, #20
 8004c26:	493f      	ldr	r1, [pc, #252]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	628b      	str	r3, [r1, #40]	; 0x28
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	3b01      	subs	r3, #1
 8004c32:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	025b      	lsls	r3, r3, #9
 8004c3e:	b29b      	uxth	r3, r3
 8004c40:	431a      	orrs	r2, r3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	3b01      	subs	r3, #1
 8004c48:	041b      	lsls	r3, r3, #16
 8004c4a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004c4e:	431a      	orrs	r2, r3
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	691b      	ldr	r3, [r3, #16]
 8004c54:	3b01      	subs	r3, #1
 8004c56:	061b      	lsls	r3, r3, #24
 8004c58:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004c5c:	4931      	ldr	r1, [pc, #196]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004c62:	4b30      	ldr	r3, [pc, #192]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c66:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	492d      	ldr	r1, [pc, #180]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004c70:	4313      	orrs	r3, r2
 8004c72:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004c74:	4b2b      	ldr	r3, [pc, #172]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c78:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	4928      	ldr	r1, [pc, #160]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004c86:	4b27      	ldr	r3, [pc, #156]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c8a:	4a26      	ldr	r2, [pc, #152]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004c8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c90:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004c92:	4b24      	ldr	r3, [pc, #144]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004c94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c96:	4b24      	ldr	r3, [pc, #144]	; (8004d28 <RCCEx_PLL3_Config+0x160>)
 8004c98:	4013      	ands	r3, r2
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	69d2      	ldr	r2, [r2, #28]
 8004c9e:	00d2      	lsls	r2, r2, #3
 8004ca0:	4920      	ldr	r1, [pc, #128]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004ca6:	4b1f      	ldr	r3, [pc, #124]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004caa:	4a1e      	ldr	r2, [pc, #120]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004cac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cb0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d106      	bne.n	8004cc6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004cb8:	4b1a      	ldr	r3, [pc, #104]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cbc:	4a19      	ldr	r2, [pc, #100]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004cbe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004cc2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004cc4:	e00f      	b.n	8004ce6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d106      	bne.n	8004cda <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004ccc:	4b15      	ldr	r3, [pc, #84]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd0:	4a14      	ldr	r2, [pc, #80]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004cd2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004cd6:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004cd8:	e005      	b.n	8004ce6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004cda:	4b12      	ldr	r3, [pc, #72]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cde:	4a11      	ldr	r2, [pc, #68]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004ce0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ce4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004ce6:	4b0f      	ldr	r3, [pc, #60]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a0e      	ldr	r2, [pc, #56]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004cec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004cf0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cf2:	f7fc fc8d 	bl	8001610 <HAL_GetTick>
 8004cf6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004cf8:	e008      	b.n	8004d0c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004cfa:	f7fc fc89 	bl	8001610 <HAL_GetTick>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d901      	bls.n	8004d0c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e006      	b.n	8004d1a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004d0c:	4b05      	ldr	r3, [pc, #20]	; (8004d24 <RCCEx_PLL3_Config+0x15c>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d0f0      	beq.n	8004cfa <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3710      	adds	r7, #16
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	58024400 	.word	0x58024400
 8004d28:	ffff0007 	.word	0xffff0007

08004d2c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  uint32_t crc_length = 0UL;
 8004d34:	2300      	movs	r3, #0
 8004d36:	60fb      	str	r3, [r7, #12]
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d101      	bne.n	8004d42 <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	e0e2      	b.n	8004f08 <HAL_SPI_Init+0x1dc>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a70      	ldr	r2, [pc, #448]	; (8004f10 <HAL_SPI_Init+0x1e4>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d00f      	beq.n	8004d72 <HAL_SPI_Init+0x46>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4a6f      	ldr	r2, [pc, #444]	; (8004f14 <HAL_SPI_Init+0x1e8>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d00a      	beq.n	8004d72 <HAL_SPI_Init+0x46>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	4a6d      	ldr	r2, [pc, #436]	; (8004f18 <HAL_SPI_Init+0x1ec>)
 8004d62:	4293      	cmp	r3, r2
 8004d64:	d005      	beq.n	8004d72 <HAL_SPI_Init+0x46>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	68db      	ldr	r3, [r3, #12]
 8004d6a:	2b0f      	cmp	r3, #15
 8004d6c:	d901      	bls.n	8004d72 <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e0ca      	b.n	8004f08 <HAL_SPI_Init+0x1dc>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 f8d2 	bl	8004f1c <SPI_GetPacketSize>
 8004d78:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a64      	ldr	r2, [pc, #400]	; (8004f10 <HAL_SPI_Init+0x1e4>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d00c      	beq.n	8004d9e <HAL_SPI_Init+0x72>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a62      	ldr	r2, [pc, #392]	; (8004f14 <HAL_SPI_Init+0x1e8>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d007      	beq.n	8004d9e <HAL_SPI_Init+0x72>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a61      	ldr	r2, [pc, #388]	; (8004f18 <HAL_SPI_Init+0x1ec>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d002      	beq.n	8004d9e <HAL_SPI_Init+0x72>
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	2b08      	cmp	r3, #8
 8004d9c:	d811      	bhi.n	8004dc2 <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004da2:	4a5b      	ldr	r2, [pc, #364]	; (8004f10 <HAL_SPI_Init+0x1e4>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d009      	beq.n	8004dbc <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a59      	ldr	r2, [pc, #356]	; (8004f14 <HAL_SPI_Init+0x1e8>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d004      	beq.n	8004dbc <HAL_SPI_Init+0x90>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a58      	ldr	r2, [pc, #352]	; (8004f18 <HAL_SPI_Init+0x1ec>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d104      	bne.n	8004dc6 <HAL_SPI_Init+0x9a>
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	2b10      	cmp	r3, #16
 8004dc0:	d901      	bls.n	8004dc6 <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e0a0      	b.n	8004f08 <HAL_SPI_Init+0x1dc>
      return HAL_ERROR;
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d106      	bne.n	8004de0 <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f7fc f944 	bl	8001068 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2202      	movs	r2, #2
 8004de4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f022 0201 	bic.w	r2, r2, #1
 8004df6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e00:	d110      	bne.n	8004e24 <HAL_SPI_Init+0xf8>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e0a:	d10b      	bne.n	8004e24 <HAL_SPI_Init+0xf8>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d107      	bne.n	8004e24 <HAL_SPI_Init+0xf8>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004e22:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	69da      	ldr	r2, [r3, #28]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e2c:	431a      	orrs	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	431a      	orrs	r2, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e36:	ea42 0103 	orr.w	r1, r2, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	68da      	ldr	r2, [r3, #12]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	430a      	orrs	r2, r1
 8004e44:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e4e:	431a      	orrs	r2, r3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e54:	431a      	orrs	r2, r3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	699b      	ldr	r3, [r3, #24]
 8004e5a:	431a      	orrs	r2, r3
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	431a      	orrs	r2, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	431a      	orrs	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a1b      	ldr	r3, [r3, #32]
 8004e6c:	431a      	orrs	r2, r3
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	431a      	orrs	r2, r3
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e78:	431a      	orrs	r2, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	431a      	orrs	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e84:	ea42 0103 	orr.w	r1, r2, r3
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	430a      	orrs	r2, r1
 8004e92:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d113      	bne.n	8004ec4 <HAL_SPI_Init+0x198>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004eae:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	689b      	ldr	r3, [r3, #8]
 8004eb6:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ec2:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f022 0201 	bic.w	r2, r2, #1
 8004ed2:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d00a      	beq.n	8004ef6 <HAL_SPI_Init+0x1ca>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8004f06:	2300      	movs	r3, #0
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3710      	adds	r7, #16
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}
 8004f10:	40013000 	.word	0x40013000
 8004f14:	40003800 	.word	0x40003800
 8004f18:	40003c00 	.word	0x40003c00

08004f1c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b085      	sub	sp, #20
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f28:	095b      	lsrs	r3, r3, #5
 8004f2a:	3301      	adds	r3, #1
 8004f2c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	3301      	adds	r3, #1
 8004f34:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	3307      	adds	r3, #7
 8004f3a:	08db      	lsrs	r3, r3, #3
 8004f3c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	68fa      	ldr	r2, [r7, #12]
 8004f42:	fb02 f303 	mul.w	r3, r2, r3
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3714      	adds	r7, #20
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr

08004f52 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b082      	sub	sp, #8
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d101      	bne.n	8004f64 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e042      	b.n	8004fea <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d106      	bne.n	8004f7c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f7fc f8c0 	bl	80010fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2224      	movs	r2, #36	; 0x24
 8004f80:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f022 0201 	bic.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 fb2f 	bl	80055f8 <UART_SetConfig>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d101      	bne.n	8004fa4 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e022      	b.n	8004fea <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d002      	beq.n	8004fb2 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f001 f8d3 	bl	8006158 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004fc0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	689a      	ldr	r2, [r3, #8]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004fd0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f042 0201 	orr.w	r2, r2, #1
 8004fe0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f001 f95a 	bl	800629c <UART_CheckIdleState>
 8004fe8:	4603      	mov	r3, r0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3708      	adds	r7, #8
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}

08004ff2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ff2:	b580      	push	{r7, lr}
 8004ff4:	b08a      	sub	sp, #40	; 0x28
 8004ff6:	af02      	add	r7, sp, #8
 8004ff8:	60f8      	str	r0, [r7, #12]
 8004ffa:	60b9      	str	r1, [r7, #8]
 8004ffc:	603b      	str	r3, [r7, #0]
 8004ffe:	4613      	mov	r3, r2
 8005000:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005008:	2b20      	cmp	r3, #32
 800500a:	f040 8083 	bne.w	8005114 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800500e:	68bb      	ldr	r3, [r7, #8]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d002      	beq.n	800501a <HAL_UART_Transmit+0x28>
 8005014:	88fb      	ldrh	r3, [r7, #6]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d101      	bne.n	800501e <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800501a:	2301      	movs	r3, #1
 800501c:	e07b      	b.n	8005116 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005024:	2b01      	cmp	r3, #1
 8005026:	d101      	bne.n	800502c <HAL_UART_Transmit+0x3a>
 8005028:	2302      	movs	r3, #2
 800502a:	e074      	b.n	8005116 <HAL_UART_Transmit+0x124>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2221      	movs	r2, #33	; 0x21
 8005040:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8005044:	f7fc fae4 	bl	8001610 <HAL_GetTick>
 8005048:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	88fa      	ldrh	r2, [r7, #6]
 800504e:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	88fa      	ldrh	r2, [r7, #6]
 8005056:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005062:	d108      	bne.n	8005076 <HAL_UART_Transmit+0x84>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	691b      	ldr	r3, [r3, #16]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d104      	bne.n	8005076 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800506c:	2300      	movs	r3, #0
 800506e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	61bb      	str	r3, [r7, #24]
 8005074:	e003      	b.n	800507e <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800507a:	2300      	movs	r3, #0
 800507c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8005086:	e02c      	b.n	80050e2 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	9300      	str	r3, [sp, #0]
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	2200      	movs	r2, #0
 8005090:	2180      	movs	r1, #128	; 0x80
 8005092:	68f8      	ldr	r0, [r7, #12]
 8005094:	f001 f94a 	bl	800632c <UART_WaitOnFlagUntilTimeout>
 8005098:	4603      	mov	r3, r0
 800509a:	2b00      	cmp	r3, #0
 800509c:	d001      	beq.n	80050a2 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800509e:	2303      	movs	r3, #3
 80050a0:	e039      	b.n	8005116 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80050a2:	69fb      	ldr	r3, [r7, #28]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10b      	bne.n	80050c0 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	881b      	ldrh	r3, [r3, #0]
 80050ac:	461a      	mov	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050b6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	3302      	adds	r3, #2
 80050bc:	61bb      	str	r3, [r7, #24]
 80050be:	e007      	b.n	80050d0 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050c0:	69fb      	ldr	r3, [r7, #28]
 80050c2:	781a      	ldrb	r2, [r3, #0]
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	3301      	adds	r3, #1
 80050ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	3b01      	subs	r3, #1
 80050da:	b29a      	uxth	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d1cc      	bne.n	8005088 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	9300      	str	r3, [sp, #0]
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	2200      	movs	r2, #0
 80050f6:	2140      	movs	r1, #64	; 0x40
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f001 f917 	bl	800632c <UART_WaitOnFlagUntilTimeout>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d001      	beq.n	8005108 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005104:	2303      	movs	r3, #3
 8005106:	e006      	b.n	8005116 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	2220      	movs	r2, #32
 800510c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8005110:	2300      	movs	r3, #0
 8005112:	e000      	b.n	8005116 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005114:	2302      	movs	r3, #2
  }
}
 8005116:	4618      	mov	r0, r3
 8005118:	3720      	adds	r7, #32
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
	...

08005120 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005120:	b480      	push	{r7}
 8005122:	b085      	sub	sp, #20
 8005124:	af00      	add	r7, sp, #0
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	4613      	mov	r3, r2
 800512c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005134:	2b20      	cmp	r3, #32
 8005136:	f040 80bc 	bne.w	80052b2 <HAL_UART_Receive_IT+0x192>
  {
    if ((pData == NULL) || (Size == 0U))
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <HAL_UART_Receive_IT+0x26>
 8005140:	88fb      	ldrh	r3, [r7, #6]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d101      	bne.n	800514a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e0b4      	b.n	80052b4 <HAL_UART_Receive_IT+0x194>
    }

    __HAL_LOCK(huart);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005150:	2b01      	cmp	r3, #1
 8005152:	d101      	bne.n	8005158 <HAL_UART_Receive_IT+0x38>
 8005154:	2302      	movs	r3, #2
 8005156:	e0ad      	b.n	80052b4 <HAL_UART_Receive_IT+0x194>
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr  = pData;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	88fa      	ldrh	r2, [r7, #6]
 800516a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	88fa      	ldrh	r2, [r7, #6]
 8005172:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    huart->RxISR       = NULL;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2200      	movs	r2, #0
 800517a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005184:	d10e      	bne.n	80051a4 <HAL_UART_Receive_IT+0x84>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	691b      	ldr	r3, [r3, #16]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d105      	bne.n	800519a <HAL_UART_Receive_IT+0x7a>
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f240 12ff 	movw	r2, #511	; 0x1ff
 8005194:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8005198:	e02d      	b.n	80051f6 <HAL_UART_Receive_IT+0xd6>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	22ff      	movs	r2, #255	; 0xff
 800519e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80051a2:	e028      	b.n	80051f6 <HAL_UART_Receive_IT+0xd6>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d10d      	bne.n	80051c8 <HAL_UART_Receive_IT+0xa8>
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	691b      	ldr	r3, [r3, #16]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d104      	bne.n	80051be <HAL_UART_Receive_IT+0x9e>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	22ff      	movs	r2, #255	; 0xff
 80051b8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80051bc:	e01b      	b.n	80051f6 <HAL_UART_Receive_IT+0xd6>
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	227f      	movs	r2, #127	; 0x7f
 80051c2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80051c6:	e016      	b.n	80051f6 <HAL_UART_Receive_IT+0xd6>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80051d0:	d10d      	bne.n	80051ee <HAL_UART_Receive_IT+0xce>
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d104      	bne.n	80051e4 <HAL_UART_Receive_IT+0xc4>
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	227f      	movs	r2, #127	; 0x7f
 80051de:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80051e2:	e008      	b.n	80051f6 <HAL_UART_Receive_IT+0xd6>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	223f      	movs	r2, #63	; 0x3f
 80051e8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80051ec:	e003      	b.n	80051f6 <HAL_UART_Receive_IT+0xd6>
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2222      	movs	r2, #34	; 0x22
 8005202:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689a      	ldr	r2, [r3, #8]
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f042 0201 	orr.w	r2, r2, #1
 8005214:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800521a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800521e:	d12a      	bne.n	8005276 <HAL_UART_Receive_IT+0x156>
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005226:	88fa      	ldrh	r2, [r7, #6]
 8005228:	429a      	cmp	r2, r3
 800522a:	d324      	bcc.n	8005276 <HAL_UART_Receive_IT+0x156>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005234:	d107      	bne.n	8005246 <HAL_UART_Receive_IT+0x126>
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	691b      	ldr	r3, [r3, #16]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d103      	bne.n	8005246 <HAL_UART_Receive_IT+0x126>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	4a1f      	ldr	r2, [pc, #124]	; (80052c0 <HAL_UART_Receive_IT+0x1a0>)
 8005242:	66da      	str	r2, [r3, #108]	; 0x6c
 8005244:	e002      	b.n	800524c <HAL_UART_Receive_IT+0x12c>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	4a1e      	ldr	r2, [pc, #120]	; (80052c4 <HAL_UART_Receive_IT+0x1a4>)
 800524a:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2200      	movs	r2, #0
 8005250:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681a      	ldr	r2, [r3, #0]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005262:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	689a      	ldr	r2, [r3, #8]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005272:	609a      	str	r2, [r3, #8]
 8005274:	e01b      	b.n	80052ae <HAL_UART_Receive_IT+0x18e>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800527e:	d107      	bne.n	8005290 <HAL_UART_Receive_IT+0x170>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d103      	bne.n	8005290 <HAL_UART_Receive_IT+0x170>
      {
        huart->RxISR = UART_RxISR_16BIT;
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	4a0f      	ldr	r2, [pc, #60]	; (80052c8 <HAL_UART_Receive_IT+0x1a8>)
 800528c:	66da      	str	r2, [r3, #108]	; 0x6c
 800528e:	e002      	b.n	8005296 <HAL_UART_Receive_IT+0x176>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	4a0e      	ldr	r2, [pc, #56]	; (80052cc <HAL_UART_Receive_IT+0x1ac>)
 8005294:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80052ac:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 80052ae:	2300      	movs	r3, #0
 80052b0:	e000      	b.n	80052b4 <HAL_UART_Receive_IT+0x194>
  }
  else
  {
    return HAL_BUSY;
 80052b2:	2302      	movs	r3, #2
  }
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr
 80052c0:	08006731 	.word	0x08006731
 80052c4:	08006629 	.word	0x08006629
 80052c8:	0800657f 	.word	0x0800657f
 80052cc:	080064d5 	.word	0x080064d5

080052d0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b088      	sub	sp, #32
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	69db      	ldr	r3, [r3, #28]
 80052de:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80052f0:	69fa      	ldr	r2, [r7, #28]
 80052f2:	f640 030f 	movw	r3, #2063	; 0x80f
 80052f6:	4013      	ands	r3, r2
 80052f8:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d118      	bne.n	8005332 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	f003 0320 	and.w	r3, r3, #32
 8005306:	2b00      	cmp	r3, #0
 8005308:	d013      	beq.n	8005332 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800530a:	69bb      	ldr	r3, [r7, #24]
 800530c:	f003 0320 	and.w	r3, r3, #32
 8005310:	2b00      	cmp	r3, #0
 8005312:	d104      	bne.n	800531e <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800531a:	2b00      	cmp	r3, #0
 800531c:	d009      	beq.n	8005332 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005322:	2b00      	cmp	r3, #0
 8005324:	f000 8145 	beq.w	80055b2 <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	4798      	blx	r3
      }
      return;
 8005330:	e13f      	b.n	80055b2 <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	2b00      	cmp	r3, #0
 8005336:	f000 80e8 	beq.w	800550a <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800533a:	697a      	ldr	r2, [r7, #20]
 800533c:	4ba1      	ldr	r3, [pc, #644]	; (80055c4 <HAL_UART_IRQHandler+0x2f4>)
 800533e:	4013      	ands	r3, r2
 8005340:	2b00      	cmp	r3, #0
 8005342:	d105      	bne.n	8005350 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005344:	69ba      	ldr	r2, [r7, #24]
 8005346:	4ba0      	ldr	r3, [pc, #640]	; (80055c8 <HAL_UART_IRQHandler+0x2f8>)
 8005348:	4013      	ands	r3, r2
 800534a:	2b00      	cmp	r3, #0
 800534c:	f000 80dd 	beq.w	800550a <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005350:	69fb      	ldr	r3, [r7, #28]
 8005352:	f003 0301 	and.w	r3, r3, #1
 8005356:	2b00      	cmp	r3, #0
 8005358:	d010      	beq.n	800537c <HAL_UART_IRQHandler+0xac>
 800535a:	69bb      	ldr	r3, [r7, #24]
 800535c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005360:	2b00      	cmp	r3, #0
 8005362:	d00b      	beq.n	800537c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2201      	movs	r2, #1
 800536a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005372:	f043 0201 	orr.w	r2, r3, #1
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800537c:	69fb      	ldr	r3, [r7, #28]
 800537e:	f003 0302 	and.w	r3, r3, #2
 8005382:	2b00      	cmp	r3, #0
 8005384:	d010      	beq.n	80053a8 <HAL_UART_IRQHandler+0xd8>
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	f003 0301 	and.w	r3, r3, #1
 800538c:	2b00      	cmp	r3, #0
 800538e:	d00b      	beq.n	80053a8 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2202      	movs	r2, #2
 8005396:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800539e:	f043 0204 	orr.w	r2, r3, #4
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80053a8:	69fb      	ldr	r3, [r7, #28]
 80053aa:	f003 0304 	and.w	r3, r3, #4
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d010      	beq.n	80053d4 <HAL_UART_IRQHandler+0x104>
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	f003 0301 	and.w	r3, r3, #1
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d00b      	beq.n	80053d4 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	2204      	movs	r2, #4
 80053c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ca:	f043 0202 	orr.w	r2, r3, #2
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	f003 0308 	and.w	r3, r3, #8
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d015      	beq.n	800540a <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	f003 0320 	and.w	r3, r3, #32
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d104      	bne.n	80053f2 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80053e8:	697a      	ldr	r2, [r7, #20]
 80053ea:	4b76      	ldr	r3, [pc, #472]	; (80055c4 <HAL_UART_IRQHandler+0x2f4>)
 80053ec:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00b      	beq.n	800540a <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	2208      	movs	r2, #8
 80053f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005400:	f043 0208 	orr.w	r2, r3, #8
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800540a:	69fb      	ldr	r3, [r7, #28]
 800540c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005410:	2b00      	cmp	r3, #0
 8005412:	d011      	beq.n	8005438 <HAL_UART_IRQHandler+0x168>
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00c      	beq.n	8005438 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005426:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800542e:	f043 0220 	orr.w	r2, r3, #32
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800543e:	2b00      	cmp	r3, #0
 8005440:	f000 80b9 	beq.w	80055b6 <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005444:	69fb      	ldr	r3, [r7, #28]
 8005446:	f003 0320 	and.w	r3, r3, #32
 800544a:	2b00      	cmp	r3, #0
 800544c:	d011      	beq.n	8005472 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800544e:	69bb      	ldr	r3, [r7, #24]
 8005450:	f003 0320 	and.w	r3, r3, #32
 8005454:	2b00      	cmp	r3, #0
 8005456:	d104      	bne.n	8005462 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d007      	beq.n	8005472 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005466:	2b00      	cmp	r3, #0
 8005468:	d003      	beq.n	8005472 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005478:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005484:	2b40      	cmp	r3, #64	; 0x40
 8005486:	d004      	beq.n	8005492 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800548e:	2b00      	cmp	r3, #0
 8005490:	d031      	beq.n	80054f6 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 ffca 	bl	800642c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054a2:	2b40      	cmp	r3, #64	; 0x40
 80054a4:	d123      	bne.n	80054ee <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	689a      	ldr	r2, [r3, #8]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80054b4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d013      	beq.n	80054e6 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054c2:	4a42      	ldr	r2, [pc, #264]	; (80055cc <HAL_UART_IRQHandler+0x2fc>)
 80054c4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054ca:	4618      	mov	r0, r3
 80054cc:	f7fc f9ea 	bl	80018a4 <HAL_DMA_Abort_IT>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d017      	beq.n	8005506 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80054da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054dc:	687a      	ldr	r2, [r7, #4]
 80054de:	6f92      	ldr	r2, [r2, #120]	; 0x78
 80054e0:	4610      	mov	r0, r2
 80054e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054e4:	e00f      	b.n	8005506 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f000 f87c 	bl	80055e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054ec:	e00b      	b.n	8005506 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 f878 	bl	80055e4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054f4:	e007      	b.n	8005506 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	f000 f874 	bl	80055e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8005504:	e057      	b.n	80055b6 <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005506:	bf00      	nop
    return;
 8005508:	e055      	b.n	80055b6 <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800550a:	69fb      	ldr	r3, [r7, #28]
 800550c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d00d      	beq.n	8005530 <HAL_UART_IRQHandler+0x260>
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800551a:	2b00      	cmp	r3, #0
 800551c:	d008      	beq.n	8005530 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005526:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f001 f9ef 	bl	800690c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800552e:	e045      	b.n	80055bc <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005536:	2b00      	cmp	r3, #0
 8005538:	d012      	beq.n	8005560 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800553a:	69bb      	ldr	r3, [r7, #24]
 800553c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005540:	2b00      	cmp	r3, #0
 8005542:	d104      	bne.n	800554e <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d008      	beq.n	8005560 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005552:	2b00      	cmp	r3, #0
 8005554:	d031      	beq.n	80055ba <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	4798      	blx	r3
    }
    return;
 800555e:	e02c      	b.n	80055ba <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005560:	69fb      	ldr	r3, [r7, #28]
 8005562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005566:	2b00      	cmp	r3, #0
 8005568:	d008      	beq.n	800557c <HAL_UART_IRQHandler+0x2ac>
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005570:	2b00      	cmp	r3, #0
 8005572:	d003      	beq.n	800557c <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f000 ff93 	bl	80064a0 <UART_EndTransmit_IT>
    return;
 800557a:	e01f      	b.n	80055bc <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005582:	2b00      	cmp	r3, #0
 8005584:	d008      	beq.n	8005598 <HAL_UART_IRQHandler+0x2c8>
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800558c:	2b00      	cmp	r3, #0
 800558e:	d003      	beq.n	8005598 <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f001 f9cf 	bl	8006934 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005596:	e011      	b.n	80055bc <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d00c      	beq.n	80055bc <HAL_UART_IRQHandler+0x2ec>
 80055a2:	69bb      	ldr	r3, [r7, #24]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	da09      	bge.n	80055bc <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f001 f9b9 	bl	8006920 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80055ae:	bf00      	nop
 80055b0:	e004      	b.n	80055bc <HAL_UART_IRQHandler+0x2ec>
      return;
 80055b2:	bf00      	nop
 80055b4:	e002      	b.n	80055bc <HAL_UART_IRQHandler+0x2ec>
    return;
 80055b6:	bf00      	nop
 80055b8:	e000      	b.n	80055bc <HAL_UART_IRQHandler+0x2ec>
    return;
 80055ba:	bf00      	nop
  }
}
 80055bc:	3720      	adds	r7, #32
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	10000001 	.word	0x10000001
 80055c8:	04000120 	.word	0x04000120
 80055cc:	08006475 	.word	0x08006475

080055d0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80055d8:	bf00      	nop
 80055da:	370c      	adds	r7, #12
 80055dc:	46bd      	mov	sp, r7
 80055de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e2:	4770      	bx	lr

080055e4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80055ec:	bf00      	nop
 80055ee:	370c      	adds	r7, #12
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr

080055f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055f8:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80055fc:	b08e      	sub	sp, #56	; 0x38
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005602:	2300      	movs	r3, #0
 8005604:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	689a      	ldr	r2, [r3, #8]
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	691b      	ldr	r3, [r3, #16]
 8005610:	431a      	orrs	r2, r3
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	431a      	orrs	r2, r3
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	69db      	ldr	r3, [r3, #28]
 800561c:	4313      	orrs	r3, r2
 800561e:	637b      	str	r3, [r7, #52]	; 0x34
  tmpreg |= (uint32_t)huart->FifoMode;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005624:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005626:	4313      	orrs	r3, r2
 8005628:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	4bc1      	ldr	r3, [pc, #772]	; (8005938 <UART_SetConfig+0x340>)
 8005632:	4013      	ands	r3, r2
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	6812      	ldr	r2, [r2, #0]
 8005638:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800563a:	430b      	orrs	r3, r1
 800563c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	68da      	ldr	r2, [r3, #12]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	430a      	orrs	r2, r1
 8005652:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4ab7      	ldr	r2, [pc, #732]	; (800593c <UART_SetConfig+0x344>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d004      	beq.n	800566e <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6a1b      	ldr	r3, [r3, #32]
 8005668:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800566a:	4313      	orrs	r3, r2
 800566c:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	689a      	ldr	r2, [r3, #8]
 8005674:	4bb2      	ldr	r3, [pc, #712]	; (8005940 <UART_SetConfig+0x348>)
 8005676:	4013      	ands	r3, r2
 8005678:	687a      	ldr	r2, [r7, #4]
 800567a:	6812      	ldr	r2, [r2, #0]
 800567c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800567e:	430b      	orrs	r3, r1
 8005680:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005688:	f023 010f 	bic.w	r1, r3, #15
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	430a      	orrs	r2, r1
 8005696:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4aa9      	ldr	r2, [pc, #676]	; (8005944 <UART_SetConfig+0x34c>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d177      	bne.n	8005792 <UART_SetConfig+0x19a>
 80056a2:	4ba9      	ldr	r3, [pc, #676]	; (8005948 <UART_SetConfig+0x350>)
 80056a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80056aa:	2b28      	cmp	r3, #40	; 0x28
 80056ac:	d86c      	bhi.n	8005788 <UART_SetConfig+0x190>
 80056ae:	a201      	add	r2, pc, #4	; (adr r2, 80056b4 <UART_SetConfig+0xbc>)
 80056b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056b4:	08005759 	.word	0x08005759
 80056b8:	08005789 	.word	0x08005789
 80056bc:	08005789 	.word	0x08005789
 80056c0:	08005789 	.word	0x08005789
 80056c4:	08005789 	.word	0x08005789
 80056c8:	08005789 	.word	0x08005789
 80056cc:	08005789 	.word	0x08005789
 80056d0:	08005789 	.word	0x08005789
 80056d4:	08005761 	.word	0x08005761
 80056d8:	08005789 	.word	0x08005789
 80056dc:	08005789 	.word	0x08005789
 80056e0:	08005789 	.word	0x08005789
 80056e4:	08005789 	.word	0x08005789
 80056e8:	08005789 	.word	0x08005789
 80056ec:	08005789 	.word	0x08005789
 80056f0:	08005789 	.word	0x08005789
 80056f4:	08005769 	.word	0x08005769
 80056f8:	08005789 	.word	0x08005789
 80056fc:	08005789 	.word	0x08005789
 8005700:	08005789 	.word	0x08005789
 8005704:	08005789 	.word	0x08005789
 8005708:	08005789 	.word	0x08005789
 800570c:	08005789 	.word	0x08005789
 8005710:	08005789 	.word	0x08005789
 8005714:	08005771 	.word	0x08005771
 8005718:	08005789 	.word	0x08005789
 800571c:	08005789 	.word	0x08005789
 8005720:	08005789 	.word	0x08005789
 8005724:	08005789 	.word	0x08005789
 8005728:	08005789 	.word	0x08005789
 800572c:	08005789 	.word	0x08005789
 8005730:	08005789 	.word	0x08005789
 8005734:	08005779 	.word	0x08005779
 8005738:	08005789 	.word	0x08005789
 800573c:	08005789 	.word	0x08005789
 8005740:	08005789 	.word	0x08005789
 8005744:	08005789 	.word	0x08005789
 8005748:	08005789 	.word	0x08005789
 800574c:	08005789 	.word	0x08005789
 8005750:	08005789 	.word	0x08005789
 8005754:	08005781 	.word	0x08005781
 8005758:	2301      	movs	r3, #1
 800575a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800575e:	e233      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005760:	2304      	movs	r3, #4
 8005762:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005766:	e22f      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005768:	2308      	movs	r3, #8
 800576a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800576e:	e22b      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005770:	2310      	movs	r3, #16
 8005772:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005776:	e227      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005778:	2320      	movs	r3, #32
 800577a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800577e:	e223      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005780:	2340      	movs	r3, #64	; 0x40
 8005782:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005786:	e21f      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005788:	2380      	movs	r3, #128	; 0x80
 800578a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800578e:	bf00      	nop
 8005790:	e21a      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a6d      	ldr	r2, [pc, #436]	; (800594c <UART_SetConfig+0x354>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d132      	bne.n	8005802 <UART_SetConfig+0x20a>
 800579c:	4b6a      	ldr	r3, [pc, #424]	; (8005948 <UART_SetConfig+0x350>)
 800579e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057a0:	f003 0307 	and.w	r3, r3, #7
 80057a4:	2b05      	cmp	r3, #5
 80057a6:	d827      	bhi.n	80057f8 <UART_SetConfig+0x200>
 80057a8:	a201      	add	r2, pc, #4	; (adr r2, 80057b0 <UART_SetConfig+0x1b8>)
 80057aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057ae:	bf00      	nop
 80057b0:	080057c9 	.word	0x080057c9
 80057b4:	080057d1 	.word	0x080057d1
 80057b8:	080057d9 	.word	0x080057d9
 80057bc:	080057e1 	.word	0x080057e1
 80057c0:	080057e9 	.word	0x080057e9
 80057c4:	080057f1 	.word	0x080057f1
 80057c8:	2300      	movs	r3, #0
 80057ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057ce:	e1fb      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80057d0:	2304      	movs	r3, #4
 80057d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057d6:	e1f7      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80057d8:	2308      	movs	r3, #8
 80057da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057de:	e1f3      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80057e0:	2310      	movs	r3, #16
 80057e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057e6:	e1ef      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80057e8:	2320      	movs	r3, #32
 80057ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057ee:	e1eb      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80057f0:	2340      	movs	r3, #64	; 0x40
 80057f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057f6:	e1e7      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80057f8:	2380      	movs	r3, #128	; 0x80
 80057fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80057fe:	bf00      	nop
 8005800:	e1e2      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4a52      	ldr	r2, [pc, #328]	; (8005950 <UART_SetConfig+0x358>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d132      	bne.n	8005872 <UART_SetConfig+0x27a>
 800580c:	4b4e      	ldr	r3, [pc, #312]	; (8005948 <UART_SetConfig+0x350>)
 800580e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005810:	f003 0307 	and.w	r3, r3, #7
 8005814:	2b05      	cmp	r3, #5
 8005816:	d827      	bhi.n	8005868 <UART_SetConfig+0x270>
 8005818:	a201      	add	r2, pc, #4	; (adr r2, 8005820 <UART_SetConfig+0x228>)
 800581a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800581e:	bf00      	nop
 8005820:	08005839 	.word	0x08005839
 8005824:	08005841 	.word	0x08005841
 8005828:	08005849 	.word	0x08005849
 800582c:	08005851 	.word	0x08005851
 8005830:	08005859 	.word	0x08005859
 8005834:	08005861 	.word	0x08005861
 8005838:	2300      	movs	r3, #0
 800583a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800583e:	e1c3      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005840:	2304      	movs	r3, #4
 8005842:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005846:	e1bf      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005848:	2308      	movs	r3, #8
 800584a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800584e:	e1bb      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005850:	2310      	movs	r3, #16
 8005852:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005856:	e1b7      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005858:	2320      	movs	r3, #32
 800585a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800585e:	e1b3      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005860:	2340      	movs	r3, #64	; 0x40
 8005862:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005866:	e1af      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005868:	2380      	movs	r3, #128	; 0x80
 800586a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800586e:	bf00      	nop
 8005870:	e1aa      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a37      	ldr	r2, [pc, #220]	; (8005954 <UART_SetConfig+0x35c>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d132      	bne.n	80058e2 <UART_SetConfig+0x2ea>
 800587c:	4b32      	ldr	r3, [pc, #200]	; (8005948 <UART_SetConfig+0x350>)
 800587e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005880:	f003 0307 	and.w	r3, r3, #7
 8005884:	2b05      	cmp	r3, #5
 8005886:	d827      	bhi.n	80058d8 <UART_SetConfig+0x2e0>
 8005888:	a201      	add	r2, pc, #4	; (adr r2, 8005890 <UART_SetConfig+0x298>)
 800588a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800588e:	bf00      	nop
 8005890:	080058a9 	.word	0x080058a9
 8005894:	080058b1 	.word	0x080058b1
 8005898:	080058b9 	.word	0x080058b9
 800589c:	080058c1 	.word	0x080058c1
 80058a0:	080058c9 	.word	0x080058c9
 80058a4:	080058d1 	.word	0x080058d1
 80058a8:	2300      	movs	r3, #0
 80058aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058ae:	e18b      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80058b0:	2304      	movs	r3, #4
 80058b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058b6:	e187      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80058b8:	2308      	movs	r3, #8
 80058ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058be:	e183      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80058c0:	2310      	movs	r3, #16
 80058c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058c6:	e17f      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80058c8:	2320      	movs	r3, #32
 80058ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058ce:	e17b      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80058d0:	2340      	movs	r3, #64	; 0x40
 80058d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058d6:	e177      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80058d8:	2380      	movs	r3, #128	; 0x80
 80058da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80058de:	bf00      	nop
 80058e0:	e172      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a1c      	ldr	r2, [pc, #112]	; (8005958 <UART_SetConfig+0x360>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d144      	bne.n	8005976 <UART_SetConfig+0x37e>
 80058ec:	4b16      	ldr	r3, [pc, #88]	; (8005948 <UART_SetConfig+0x350>)
 80058ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058f0:	f003 0307 	and.w	r3, r3, #7
 80058f4:	2b05      	cmp	r3, #5
 80058f6:	d839      	bhi.n	800596c <UART_SetConfig+0x374>
 80058f8:	a201      	add	r2, pc, #4	; (adr r2, 8005900 <UART_SetConfig+0x308>)
 80058fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058fe:	bf00      	nop
 8005900:	08005919 	.word	0x08005919
 8005904:	08005921 	.word	0x08005921
 8005908:	08005929 	.word	0x08005929
 800590c:	08005931 	.word	0x08005931
 8005910:	0800595d 	.word	0x0800595d
 8005914:	08005965 	.word	0x08005965
 8005918:	2300      	movs	r3, #0
 800591a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800591e:	e153      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005920:	2304      	movs	r3, #4
 8005922:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005926:	e14f      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005928:	2308      	movs	r3, #8
 800592a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800592e:	e14b      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005930:	2310      	movs	r3, #16
 8005932:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005936:	e147      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005938:	cfff69f3 	.word	0xcfff69f3
 800593c:	58000c00 	.word	0x58000c00
 8005940:	11fff4ff 	.word	0x11fff4ff
 8005944:	40011000 	.word	0x40011000
 8005948:	58024400 	.word	0x58024400
 800594c:	40004400 	.word	0x40004400
 8005950:	40004800 	.word	0x40004800
 8005954:	40004c00 	.word	0x40004c00
 8005958:	40005000 	.word	0x40005000
 800595c:	2320      	movs	r3, #32
 800595e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005962:	e131      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005964:	2340      	movs	r3, #64	; 0x40
 8005966:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800596a:	e12d      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 800596c:	2380      	movs	r3, #128	; 0x80
 800596e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005972:	bf00      	nop
 8005974:	e128      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4ab6      	ldr	r2, [pc, #728]	; (8005c54 <UART_SetConfig+0x65c>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d178      	bne.n	8005a72 <UART_SetConfig+0x47a>
 8005980:	4bb5      	ldr	r3, [pc, #724]	; (8005c58 <UART_SetConfig+0x660>)
 8005982:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005984:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005988:	2b28      	cmp	r3, #40	; 0x28
 800598a:	d86d      	bhi.n	8005a68 <UART_SetConfig+0x470>
 800598c:	a201      	add	r2, pc, #4	; (adr r2, 8005994 <UART_SetConfig+0x39c>)
 800598e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005992:	bf00      	nop
 8005994:	08005a39 	.word	0x08005a39
 8005998:	08005a69 	.word	0x08005a69
 800599c:	08005a69 	.word	0x08005a69
 80059a0:	08005a69 	.word	0x08005a69
 80059a4:	08005a69 	.word	0x08005a69
 80059a8:	08005a69 	.word	0x08005a69
 80059ac:	08005a69 	.word	0x08005a69
 80059b0:	08005a69 	.word	0x08005a69
 80059b4:	08005a41 	.word	0x08005a41
 80059b8:	08005a69 	.word	0x08005a69
 80059bc:	08005a69 	.word	0x08005a69
 80059c0:	08005a69 	.word	0x08005a69
 80059c4:	08005a69 	.word	0x08005a69
 80059c8:	08005a69 	.word	0x08005a69
 80059cc:	08005a69 	.word	0x08005a69
 80059d0:	08005a69 	.word	0x08005a69
 80059d4:	08005a49 	.word	0x08005a49
 80059d8:	08005a69 	.word	0x08005a69
 80059dc:	08005a69 	.word	0x08005a69
 80059e0:	08005a69 	.word	0x08005a69
 80059e4:	08005a69 	.word	0x08005a69
 80059e8:	08005a69 	.word	0x08005a69
 80059ec:	08005a69 	.word	0x08005a69
 80059f0:	08005a69 	.word	0x08005a69
 80059f4:	08005a51 	.word	0x08005a51
 80059f8:	08005a69 	.word	0x08005a69
 80059fc:	08005a69 	.word	0x08005a69
 8005a00:	08005a69 	.word	0x08005a69
 8005a04:	08005a69 	.word	0x08005a69
 8005a08:	08005a69 	.word	0x08005a69
 8005a0c:	08005a69 	.word	0x08005a69
 8005a10:	08005a69 	.word	0x08005a69
 8005a14:	08005a59 	.word	0x08005a59
 8005a18:	08005a69 	.word	0x08005a69
 8005a1c:	08005a69 	.word	0x08005a69
 8005a20:	08005a69 	.word	0x08005a69
 8005a24:	08005a69 	.word	0x08005a69
 8005a28:	08005a69 	.word	0x08005a69
 8005a2c:	08005a69 	.word	0x08005a69
 8005a30:	08005a69 	.word	0x08005a69
 8005a34:	08005a61 	.word	0x08005a61
 8005a38:	2301      	movs	r3, #1
 8005a3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a3e:	e0c3      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005a40:	2304      	movs	r3, #4
 8005a42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a46:	e0bf      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005a48:	2308      	movs	r3, #8
 8005a4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a4e:	e0bb      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005a50:	2310      	movs	r3, #16
 8005a52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a56:	e0b7      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005a58:	2320      	movs	r3, #32
 8005a5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a5e:	e0b3      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005a60:	2340      	movs	r3, #64	; 0x40
 8005a62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a66:	e0af      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005a68:	2380      	movs	r3, #128	; 0x80
 8005a6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005a6e:	bf00      	nop
 8005a70:	e0aa      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a79      	ldr	r2, [pc, #484]	; (8005c5c <UART_SetConfig+0x664>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d132      	bne.n	8005ae2 <UART_SetConfig+0x4ea>
 8005a7c:	4b76      	ldr	r3, [pc, #472]	; (8005c58 <UART_SetConfig+0x660>)
 8005a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a80:	f003 0307 	and.w	r3, r3, #7
 8005a84:	2b05      	cmp	r3, #5
 8005a86:	d827      	bhi.n	8005ad8 <UART_SetConfig+0x4e0>
 8005a88:	a201      	add	r2, pc, #4	; (adr r2, 8005a90 <UART_SetConfig+0x498>)
 8005a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a8e:	bf00      	nop
 8005a90:	08005aa9 	.word	0x08005aa9
 8005a94:	08005ab1 	.word	0x08005ab1
 8005a98:	08005ab9 	.word	0x08005ab9
 8005a9c:	08005ac1 	.word	0x08005ac1
 8005aa0:	08005ac9 	.word	0x08005ac9
 8005aa4:	08005ad1 	.word	0x08005ad1
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005aae:	e08b      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005ab0:	2304      	movs	r3, #4
 8005ab2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ab6:	e087      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005ab8:	2308      	movs	r3, #8
 8005aba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005abe:	e083      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005ac0:	2310      	movs	r3, #16
 8005ac2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ac6:	e07f      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005ac8:	2320      	movs	r3, #32
 8005aca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ace:	e07b      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005ad0:	2340      	movs	r3, #64	; 0x40
 8005ad2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ad6:	e077      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005ad8:	2380      	movs	r3, #128	; 0x80
 8005ada:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ade:	bf00      	nop
 8005ae0:	e072      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a5e      	ldr	r2, [pc, #376]	; (8005c60 <UART_SetConfig+0x668>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d132      	bne.n	8005b52 <UART_SetConfig+0x55a>
 8005aec:	4b5a      	ldr	r3, [pc, #360]	; (8005c58 <UART_SetConfig+0x660>)
 8005aee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005af0:	f003 0307 	and.w	r3, r3, #7
 8005af4:	2b05      	cmp	r3, #5
 8005af6:	d827      	bhi.n	8005b48 <UART_SetConfig+0x550>
 8005af8:	a201      	add	r2, pc, #4	; (adr r2, 8005b00 <UART_SetConfig+0x508>)
 8005afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005afe:	bf00      	nop
 8005b00:	08005b19 	.word	0x08005b19
 8005b04:	08005b21 	.word	0x08005b21
 8005b08:	08005b29 	.word	0x08005b29
 8005b0c:	08005b31 	.word	0x08005b31
 8005b10:	08005b39 	.word	0x08005b39
 8005b14:	08005b41 	.word	0x08005b41
 8005b18:	2300      	movs	r3, #0
 8005b1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b1e:	e053      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005b20:	2304      	movs	r3, #4
 8005b22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b26:	e04f      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005b28:	2308      	movs	r3, #8
 8005b2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b2e:	e04b      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005b30:	2310      	movs	r3, #16
 8005b32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b36:	e047      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005b38:	2320      	movs	r3, #32
 8005b3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b3e:	e043      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005b40:	2340      	movs	r3, #64	; 0x40
 8005b42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b46:	e03f      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005b48:	2380      	movs	r3, #128	; 0x80
 8005b4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b4e:	bf00      	nop
 8005b50:	e03a      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a43      	ldr	r2, [pc, #268]	; (8005c64 <UART_SetConfig+0x66c>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d132      	bne.n	8005bc2 <UART_SetConfig+0x5ca>
 8005b5c:	4b3e      	ldr	r3, [pc, #248]	; (8005c58 <UART_SetConfig+0x660>)
 8005b5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b60:	f003 0307 	and.w	r3, r3, #7
 8005b64:	2b05      	cmp	r3, #5
 8005b66:	d827      	bhi.n	8005bb8 <UART_SetConfig+0x5c0>
 8005b68:	a201      	add	r2, pc, #4	; (adr r2, 8005b70 <UART_SetConfig+0x578>)
 8005b6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b6e:	bf00      	nop
 8005b70:	08005b89 	.word	0x08005b89
 8005b74:	08005b91 	.word	0x08005b91
 8005b78:	08005b99 	.word	0x08005b99
 8005b7c:	08005ba1 	.word	0x08005ba1
 8005b80:	08005ba9 	.word	0x08005ba9
 8005b84:	08005bb1 	.word	0x08005bb1
 8005b88:	2302      	movs	r3, #2
 8005b8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b8e:	e01b      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005b90:	2304      	movs	r3, #4
 8005b92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b96:	e017      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005b98:	2308      	movs	r3, #8
 8005b9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005b9e:	e013      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005ba0:	2310      	movs	r3, #16
 8005ba2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005ba6:	e00f      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005ba8:	2320      	movs	r3, #32
 8005baa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005bae:	e00b      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005bb0:	2340      	movs	r3, #64	; 0x40
 8005bb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005bb6:	e007      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005bb8:	2380      	movs	r3, #128	; 0x80
 8005bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8005bbe:	bf00      	nop
 8005bc0:	e002      	b.n	8005bc8 <UART_SetConfig+0x5d0>
 8005bc2:	2380      	movs	r3, #128	; 0x80
 8005bc4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4a25      	ldr	r2, [pc, #148]	; (8005c64 <UART_SetConfig+0x66c>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	f040 80b8 	bne.w	8005d44 <UART_SetConfig+0x74c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005bd4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005bd8:	2b08      	cmp	r3, #8
 8005bda:	d019      	beq.n	8005c10 <UART_SetConfig+0x618>
 8005bdc:	2b08      	cmp	r3, #8
 8005bde:	dc04      	bgt.n	8005bea <UART_SetConfig+0x5f2>
 8005be0:	2b02      	cmp	r3, #2
 8005be2:	d009      	beq.n	8005bf8 <UART_SetConfig+0x600>
 8005be4:	2b04      	cmp	r3, #4
 8005be6:	d00b      	beq.n	8005c00 <UART_SetConfig+0x608>
 8005be8:	e042      	b.n	8005c70 <UART_SetConfig+0x678>
 8005bea:	2b20      	cmp	r3, #32
 8005bec:	d02b      	beq.n	8005c46 <UART_SetConfig+0x64e>
 8005bee:	2b40      	cmp	r3, #64	; 0x40
 8005bf0:	d02c      	beq.n	8005c4c <UART_SetConfig+0x654>
 8005bf2:	2b10      	cmp	r3, #16
 8005bf4:	d014      	beq.n	8005c20 <UART_SetConfig+0x628>
 8005bf6:	e03b      	b.n	8005c70 <UART_SetConfig+0x678>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005bf8:	f7fe fc86 	bl	8004508 <HAL_RCCEx_GetD3PCLK1Freq>
 8005bfc:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005bfe:	e03d      	b.n	8005c7c <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005c00:	f107 0314 	add.w	r3, r7, #20
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7fe fc95 	bl	8004534 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005c0e:	e035      	b.n	8005c7c <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005c10:	f107 0308 	add.w	r3, r7, #8
 8005c14:	4618      	mov	r0, r3
 8005c16:	f7fe fdd9 	bl	80047cc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005c1e:	e02d      	b.n	8005c7c <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c20:	4b0d      	ldr	r3, [pc, #52]	; (8005c58 <UART_SetConfig+0x660>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 0320 	and.w	r3, r3, #32
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d009      	beq.n	8005c40 <UART_SetConfig+0x648>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005c2c:	4b0a      	ldr	r3, [pc, #40]	; (8005c58 <UART_SetConfig+0x660>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	08db      	lsrs	r3, r3, #3
 8005c32:	f003 0303 	and.w	r3, r3, #3
 8005c36:	4a0c      	ldr	r2, [pc, #48]	; (8005c68 <UART_SetConfig+0x670>)
 8005c38:	fa22 f303 	lsr.w	r3, r2, r3
 8005c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005c3e:	e01d      	b.n	8005c7c <UART_SetConfig+0x684>
          pclk = (uint32_t) HSI_VALUE;
 8005c40:	4b09      	ldr	r3, [pc, #36]	; (8005c68 <UART_SetConfig+0x670>)
 8005c42:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005c44:	e01a      	b.n	8005c7c <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005c46:	4b09      	ldr	r3, [pc, #36]	; (8005c6c <UART_SetConfig+0x674>)
 8005c48:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005c4a:	e017      	b.n	8005c7c <UART_SetConfig+0x684>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c50:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005c52:	e013      	b.n	8005c7c <UART_SetConfig+0x684>
 8005c54:	40011400 	.word	0x40011400
 8005c58:	58024400 	.word	0x58024400
 8005c5c:	40007800 	.word	0x40007800
 8005c60:	40007c00 	.word	0x40007c00
 8005c64:	58000c00 	.word	0x58000c00
 8005c68:	03d09000 	.word	0x03d09000
 8005c6c:	003d0900 	.word	0x003d0900
      default:
        pclk = 0U;
 8005c70:	2300      	movs	r3, #0
 8005c72:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8005c7a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	f000 824d 	beq.w	800611e <UART_SetConfig+0xb26>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c88:	4aad      	ldr	r2, [pc, #692]	; (8005f40 <UART_SetConfig+0x948>)
 8005c8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c92:	fbb3 f3f2 	udiv	r3, r3, r2
 8005c96:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	685a      	ldr	r2, [r3, #4]
 8005c9c:	4613      	mov	r3, r2
 8005c9e:	005b      	lsls	r3, r3, #1
 8005ca0:	4413      	add	r3, r2
 8005ca2:	6a3a      	ldr	r2, [r7, #32]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d305      	bcc.n	8005cb4 <UART_SetConfig+0x6bc>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cae:	6a3a      	ldr	r2, [r7, #32]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d903      	bls.n	8005cbc <UART_SetConfig+0x6c4>
      {
        ret = HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005cba:	e230      	b.n	800611e <UART_SetConfig+0xb26>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005cbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f04f 0100 	mov.w	r1, #0
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc8:	4a9d      	ldr	r2, [pc, #628]	; (8005f40 <UART_SetConfig+0x948>)
 8005cca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	f04f 0400 	mov.w	r4, #0
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	4623      	mov	r3, r4
 8005cd8:	f7fa fafe 	bl	80002d8 <__aeabi_uldivmod>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	460c      	mov	r4, r1
 8005ce0:	4619      	mov	r1, r3
 8005ce2:	4622      	mov	r2, r4
 8005ce4:	f04f 0300 	mov.w	r3, #0
 8005ce8:	f04f 0400 	mov.w	r4, #0
 8005cec:	0214      	lsls	r4, r2, #8
 8005cee:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8005cf2:	020b      	lsls	r3, r1, #8
 8005cf4:	687a      	ldr	r2, [r7, #4]
 8005cf6:	6852      	ldr	r2, [r2, #4]
 8005cf8:	0852      	lsrs	r2, r2, #1
 8005cfa:	4611      	mov	r1, r2
 8005cfc:	f04f 0200 	mov.w	r2, #0
 8005d00:	eb13 0b01 	adds.w	fp, r3, r1
 8005d04:	eb44 0c02 	adc.w	ip, r4, r2
 8005d08:	4658      	mov	r0, fp
 8005d0a:	4661      	mov	r1, ip
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	685b      	ldr	r3, [r3, #4]
 8005d10:	f04f 0400 	mov.w	r4, #0
 8005d14:	461a      	mov	r2, r3
 8005d16:	4623      	mov	r3, r4
 8005d18:	f7fa fade 	bl	80002d8 <__aeabi_uldivmod>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	460c      	mov	r4, r1
 8005d20:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d24:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d28:	d308      	bcc.n	8005d3c <UART_SetConfig+0x744>
 8005d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d2c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d30:	d204      	bcs.n	8005d3c <UART_SetConfig+0x744>
        {
          huart->Instance->BRR = usartdiv;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005d38:	60da      	str	r2, [r3, #12]
 8005d3a:	e1f0      	b.n	800611e <UART_SetConfig+0xb26>
        }
        else
        {
          ret = HAL_ERROR;
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005d42:	e1ec      	b.n	800611e <UART_SetConfig+0xb26>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	69db      	ldr	r3, [r3, #28]
 8005d48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d4c:	f040 8100 	bne.w	8005f50 <UART_SetConfig+0x958>
  {
    switch (clocksource)
 8005d50:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005d54:	2b40      	cmp	r3, #64	; 0x40
 8005d56:	f200 80b7 	bhi.w	8005ec8 <UART_SetConfig+0x8d0>
 8005d5a:	a201      	add	r2, pc, #4	; (adr r2, 8005d60 <UART_SetConfig+0x768>)
 8005d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d60:	08005e65 	.word	0x08005e65
 8005d64:	08005e6d 	.word	0x08005e6d
 8005d68:	08005ec9 	.word	0x08005ec9
 8005d6c:	08005ec9 	.word	0x08005ec9
 8005d70:	08005e75 	.word	0x08005e75
 8005d74:	08005ec9 	.word	0x08005ec9
 8005d78:	08005ec9 	.word	0x08005ec9
 8005d7c:	08005ec9 	.word	0x08005ec9
 8005d80:	08005e85 	.word	0x08005e85
 8005d84:	08005ec9 	.word	0x08005ec9
 8005d88:	08005ec9 	.word	0x08005ec9
 8005d8c:	08005ec9 	.word	0x08005ec9
 8005d90:	08005ec9 	.word	0x08005ec9
 8005d94:	08005ec9 	.word	0x08005ec9
 8005d98:	08005ec9 	.word	0x08005ec9
 8005d9c:	08005ec9 	.word	0x08005ec9
 8005da0:	08005e95 	.word	0x08005e95
 8005da4:	08005ec9 	.word	0x08005ec9
 8005da8:	08005ec9 	.word	0x08005ec9
 8005dac:	08005ec9 	.word	0x08005ec9
 8005db0:	08005ec9 	.word	0x08005ec9
 8005db4:	08005ec9 	.word	0x08005ec9
 8005db8:	08005ec9 	.word	0x08005ec9
 8005dbc:	08005ec9 	.word	0x08005ec9
 8005dc0:	08005ec9 	.word	0x08005ec9
 8005dc4:	08005ec9 	.word	0x08005ec9
 8005dc8:	08005ec9 	.word	0x08005ec9
 8005dcc:	08005ec9 	.word	0x08005ec9
 8005dd0:	08005ec9 	.word	0x08005ec9
 8005dd4:	08005ec9 	.word	0x08005ec9
 8005dd8:	08005ec9 	.word	0x08005ec9
 8005ddc:	08005ec9 	.word	0x08005ec9
 8005de0:	08005ebb 	.word	0x08005ebb
 8005de4:	08005ec9 	.word	0x08005ec9
 8005de8:	08005ec9 	.word	0x08005ec9
 8005dec:	08005ec9 	.word	0x08005ec9
 8005df0:	08005ec9 	.word	0x08005ec9
 8005df4:	08005ec9 	.word	0x08005ec9
 8005df8:	08005ec9 	.word	0x08005ec9
 8005dfc:	08005ec9 	.word	0x08005ec9
 8005e00:	08005ec9 	.word	0x08005ec9
 8005e04:	08005ec9 	.word	0x08005ec9
 8005e08:	08005ec9 	.word	0x08005ec9
 8005e0c:	08005ec9 	.word	0x08005ec9
 8005e10:	08005ec9 	.word	0x08005ec9
 8005e14:	08005ec9 	.word	0x08005ec9
 8005e18:	08005ec9 	.word	0x08005ec9
 8005e1c:	08005ec9 	.word	0x08005ec9
 8005e20:	08005ec9 	.word	0x08005ec9
 8005e24:	08005ec9 	.word	0x08005ec9
 8005e28:	08005ec9 	.word	0x08005ec9
 8005e2c:	08005ec9 	.word	0x08005ec9
 8005e30:	08005ec9 	.word	0x08005ec9
 8005e34:	08005ec9 	.word	0x08005ec9
 8005e38:	08005ec9 	.word	0x08005ec9
 8005e3c:	08005ec9 	.word	0x08005ec9
 8005e40:	08005ec9 	.word	0x08005ec9
 8005e44:	08005ec9 	.word	0x08005ec9
 8005e48:	08005ec9 	.word	0x08005ec9
 8005e4c:	08005ec9 	.word	0x08005ec9
 8005e50:	08005ec9 	.word	0x08005ec9
 8005e54:	08005ec9 	.word	0x08005ec9
 8005e58:	08005ec9 	.word	0x08005ec9
 8005e5c:	08005ec9 	.word	0x08005ec9
 8005e60:	08005ec1 	.word	0x08005ec1
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e64:	f7fd fc36 	bl	80036d4 <HAL_RCC_GetPCLK1Freq>
 8005e68:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005e6a:	e033      	b.n	8005ed4 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e6c:	f7fd fc48 	bl	8003700 <HAL_RCC_GetPCLK2Freq>
 8005e70:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005e72:	e02f      	b.n	8005ed4 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005e74:	f107 0314 	add.w	r3, r7, #20
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7fe fb5b 	bl	8004534 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005e7e:	69bb      	ldr	r3, [r7, #24]
 8005e80:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005e82:	e027      	b.n	8005ed4 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e84:	f107 0308 	add.w	r3, r7, #8
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f7fe fc9f 	bl	80047cc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005e92:	e01f      	b.n	8005ed4 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005e94:	4b2b      	ldr	r3, [pc, #172]	; (8005f44 <UART_SetConfig+0x94c>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0320 	and.w	r3, r3, #32
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d009      	beq.n	8005eb4 <UART_SetConfig+0x8bc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005ea0:	4b28      	ldr	r3, [pc, #160]	; (8005f44 <UART_SetConfig+0x94c>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	08db      	lsrs	r3, r3, #3
 8005ea6:	f003 0303 	and.w	r3, r3, #3
 8005eaa:	4a27      	ldr	r2, [pc, #156]	; (8005f48 <UART_SetConfig+0x950>)
 8005eac:	fa22 f303 	lsr.w	r3, r2, r3
 8005eb0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005eb2:	e00f      	b.n	8005ed4 <UART_SetConfig+0x8dc>
          pclk = (uint32_t) HSI_VALUE;
 8005eb4:	4b24      	ldr	r3, [pc, #144]	; (8005f48 <UART_SetConfig+0x950>)
 8005eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005eb8:	e00c      	b.n	8005ed4 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005eba:	4b24      	ldr	r3, [pc, #144]	; (8005f4c <UART_SetConfig+0x954>)
 8005ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005ebe:	e009      	b.n	8005ed4 <UART_SetConfig+0x8dc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ec0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ec4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005ec6:	e005      	b.n	8005ed4 <UART_SetConfig+0x8dc>
      default:
        pclk = 0U;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8005ed2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f000 8121 	beq.w	800611e <UART_SetConfig+0xb26>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ee0:	4a17      	ldr	r2, [pc, #92]	; (8005f40 <UART_SetConfig+0x948>)
 8005ee2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005eea:	fbb3 f3f2 	udiv	r3, r3, r2
 8005eee:	005a      	lsls	r2, r3, #1
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	085b      	lsrs	r3, r3, #1
 8005ef6:	441a      	add	r2, r3
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f06:	2b0f      	cmp	r3, #15
 8005f08:	d916      	bls.n	8005f38 <UART_SetConfig+0x940>
 8005f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f10:	d212      	bcs.n	8005f38 <UART_SetConfig+0x940>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	f023 030f 	bic.w	r3, r3, #15
 8005f1a:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f1e:	085b      	lsrs	r3, r3, #1
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	f003 0307 	and.w	r3, r3, #7
 8005f26:	b29a      	uxth	r2, r3
 8005f28:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005f34:	60da      	str	r2, [r3, #12]
 8005f36:	e0f2      	b.n	800611e <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8005f38:	2301      	movs	r3, #1
 8005f3a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005f3e:	e0ee      	b.n	800611e <UART_SetConfig+0xb26>
 8005f40:	08006c78 	.word	0x08006c78
 8005f44:	58024400 	.word	0x58024400
 8005f48:	03d09000 	.word	0x03d09000
 8005f4c:	003d0900 	.word	0x003d0900
      }
    }
  }
  else
  {
    switch (clocksource)
 8005f50:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005f54:	2b40      	cmp	r3, #64	; 0x40
 8005f56:	f200 80b7 	bhi.w	80060c8 <UART_SetConfig+0xad0>
 8005f5a:	a201      	add	r2, pc, #4	; (adr r2, 8005f60 <UART_SetConfig+0x968>)
 8005f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f60:	08006065 	.word	0x08006065
 8005f64:	0800606d 	.word	0x0800606d
 8005f68:	080060c9 	.word	0x080060c9
 8005f6c:	080060c9 	.word	0x080060c9
 8005f70:	08006075 	.word	0x08006075
 8005f74:	080060c9 	.word	0x080060c9
 8005f78:	080060c9 	.word	0x080060c9
 8005f7c:	080060c9 	.word	0x080060c9
 8005f80:	08006085 	.word	0x08006085
 8005f84:	080060c9 	.word	0x080060c9
 8005f88:	080060c9 	.word	0x080060c9
 8005f8c:	080060c9 	.word	0x080060c9
 8005f90:	080060c9 	.word	0x080060c9
 8005f94:	080060c9 	.word	0x080060c9
 8005f98:	080060c9 	.word	0x080060c9
 8005f9c:	080060c9 	.word	0x080060c9
 8005fa0:	08006095 	.word	0x08006095
 8005fa4:	080060c9 	.word	0x080060c9
 8005fa8:	080060c9 	.word	0x080060c9
 8005fac:	080060c9 	.word	0x080060c9
 8005fb0:	080060c9 	.word	0x080060c9
 8005fb4:	080060c9 	.word	0x080060c9
 8005fb8:	080060c9 	.word	0x080060c9
 8005fbc:	080060c9 	.word	0x080060c9
 8005fc0:	080060c9 	.word	0x080060c9
 8005fc4:	080060c9 	.word	0x080060c9
 8005fc8:	080060c9 	.word	0x080060c9
 8005fcc:	080060c9 	.word	0x080060c9
 8005fd0:	080060c9 	.word	0x080060c9
 8005fd4:	080060c9 	.word	0x080060c9
 8005fd8:	080060c9 	.word	0x080060c9
 8005fdc:	080060c9 	.word	0x080060c9
 8005fe0:	080060bb 	.word	0x080060bb
 8005fe4:	080060c9 	.word	0x080060c9
 8005fe8:	080060c9 	.word	0x080060c9
 8005fec:	080060c9 	.word	0x080060c9
 8005ff0:	080060c9 	.word	0x080060c9
 8005ff4:	080060c9 	.word	0x080060c9
 8005ff8:	080060c9 	.word	0x080060c9
 8005ffc:	080060c9 	.word	0x080060c9
 8006000:	080060c9 	.word	0x080060c9
 8006004:	080060c9 	.word	0x080060c9
 8006008:	080060c9 	.word	0x080060c9
 800600c:	080060c9 	.word	0x080060c9
 8006010:	080060c9 	.word	0x080060c9
 8006014:	080060c9 	.word	0x080060c9
 8006018:	080060c9 	.word	0x080060c9
 800601c:	080060c9 	.word	0x080060c9
 8006020:	080060c9 	.word	0x080060c9
 8006024:	080060c9 	.word	0x080060c9
 8006028:	080060c9 	.word	0x080060c9
 800602c:	080060c9 	.word	0x080060c9
 8006030:	080060c9 	.word	0x080060c9
 8006034:	080060c9 	.word	0x080060c9
 8006038:	080060c9 	.word	0x080060c9
 800603c:	080060c9 	.word	0x080060c9
 8006040:	080060c9 	.word	0x080060c9
 8006044:	080060c9 	.word	0x080060c9
 8006048:	080060c9 	.word	0x080060c9
 800604c:	080060c9 	.word	0x080060c9
 8006050:	080060c9 	.word	0x080060c9
 8006054:	080060c9 	.word	0x080060c9
 8006058:	080060c9 	.word	0x080060c9
 800605c:	080060c9 	.word	0x080060c9
 8006060:	080060c1 	.word	0x080060c1
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006064:	f7fd fb36 	bl	80036d4 <HAL_RCC_GetPCLK1Freq>
 8006068:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800606a:	e033      	b.n	80060d4 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800606c:	f7fd fb48 	bl	8003700 <HAL_RCC_GetPCLK2Freq>
 8006070:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8006072:	e02f      	b.n	80060d4 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006074:	f107 0314 	add.w	r3, r7, #20
 8006078:	4618      	mov	r0, r3
 800607a:	f7fe fa5b 	bl	8004534 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800607e:	69bb      	ldr	r3, [r7, #24]
 8006080:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006082:	e027      	b.n	80060d4 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006084:	f107 0308 	add.w	r3, r7, #8
 8006088:	4618      	mov	r0, r3
 800608a:	f7fe fb9f 	bl	80047cc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8006092:	e01f      	b.n	80060d4 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006094:	4b2c      	ldr	r3, [pc, #176]	; (8006148 <UART_SetConfig+0xb50>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 0320 	and.w	r3, r3, #32
 800609c:	2b00      	cmp	r3, #0
 800609e:	d009      	beq.n	80060b4 <UART_SetConfig+0xabc>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80060a0:	4b29      	ldr	r3, [pc, #164]	; (8006148 <UART_SetConfig+0xb50>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	08db      	lsrs	r3, r3, #3
 80060a6:	f003 0303 	and.w	r3, r3, #3
 80060aa:	4a28      	ldr	r2, [pc, #160]	; (800614c <UART_SetConfig+0xb54>)
 80060ac:	fa22 f303 	lsr.w	r3, r2, r3
 80060b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80060b2:	e00f      	b.n	80060d4 <UART_SetConfig+0xadc>
          pclk = (uint32_t) HSI_VALUE;
 80060b4:	4b25      	ldr	r3, [pc, #148]	; (800614c <UART_SetConfig+0xb54>)
 80060b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80060b8:	e00c      	b.n	80060d4 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80060ba:	4b25      	ldr	r3, [pc, #148]	; (8006150 <UART_SetConfig+0xb58>)
 80060bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80060be:	e009      	b.n	80060d4 <UART_SetConfig+0xadc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80060c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80060c6:	e005      	b.n	80060d4 <UART_SetConfig+0xadc>
      default:
        pclk = 0U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80060d2:	bf00      	nop
    }

    if (pclk != 0U)
 80060d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d021      	beq.n	800611e <UART_SetConfig+0xb26>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060de:	4a1d      	ldr	r2, [pc, #116]	; (8006154 <UART_SetConfig+0xb5c>)
 80060e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060e4:	461a      	mov	r2, r3
 80060e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060e8:	fbb3 f2f2 	udiv	r2, r3, r2
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	085b      	lsrs	r3, r3, #1
 80060f2:	441a      	add	r2, r3
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	685b      	ldr	r3, [r3, #4]
 80060f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006102:	2b0f      	cmp	r3, #15
 8006104:	d908      	bls.n	8006118 <UART_SetConfig+0xb20>
 8006106:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800610c:	d204      	bcs.n	8006118 <UART_SetConfig+0xb20>
      {
        huart->Instance->BRR = usartdiv;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006114:	60da      	str	r2, [r3, #12]
 8006116:	e002      	b.n	800611e <UART_SetConfig+0xb26>
      }
      else
      {
        ret = HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2201      	movs	r2, #1
 8006122:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2201      	movs	r2, #1
 800612a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800613a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 800613e:	4618      	mov	r0, r3
 8006140:	3738      	adds	r7, #56	; 0x38
 8006142:	46bd      	mov	sp, r7
 8006144:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8006148:	58024400 	.word	0x58024400
 800614c:	03d09000 	.word	0x03d09000
 8006150:	003d0900 	.word	0x003d0900
 8006154:	08006c78 	.word	0x08006c78

08006158 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006164:	f003 0301 	and.w	r3, r3, #1
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00a      	beq.n	8006182 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	430a      	orrs	r2, r1
 8006180:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006186:	f003 0302 	and.w	r3, r3, #2
 800618a:	2b00      	cmp	r3, #0
 800618c:	d00a      	beq.n	80061a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	430a      	orrs	r2, r1
 80061a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061a8:	f003 0304 	and.w	r3, r3, #4
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d00a      	beq.n	80061c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	430a      	orrs	r2, r1
 80061c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ca:	f003 0308 	and.w	r3, r3, #8
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d00a      	beq.n	80061e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	430a      	orrs	r2, r1
 80061e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061ec:	f003 0310 	and.w	r3, r3, #16
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d00a      	beq.n	800620a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	689b      	ldr	r3, [r3, #8]
 80061fa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	430a      	orrs	r2, r1
 8006208:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800620e:	f003 0320 	and.w	r3, r3, #32
 8006212:	2b00      	cmp	r3, #0
 8006214:	d00a      	beq.n	800622c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	430a      	orrs	r2, r1
 800622a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006234:	2b00      	cmp	r3, #0
 8006236:	d01a      	beq.n	800626e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	430a      	orrs	r2, r1
 800624c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006252:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006256:	d10a      	bne.n	800626e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	430a      	orrs	r2, r1
 800626c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006276:	2b00      	cmp	r3, #0
 8006278:	d00a      	beq.n	8006290 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	430a      	orrs	r2, r1
 800628e:	605a      	str	r2, [r3, #4]
  }
}
 8006290:	bf00      	nop
 8006292:	370c      	adds	r7, #12
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr

0800629c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b086      	sub	sp, #24
 80062a0:	af02      	add	r7, sp, #8
 80062a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2200      	movs	r2, #0
 80062a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80062ac:	f7fb f9b0 	bl	8001610 <HAL_GetTick>
 80062b0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f003 0308 	and.w	r3, r3, #8
 80062bc:	2b08      	cmp	r3, #8
 80062be:	d10e      	bne.n	80062de <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80062c4:	9300      	str	r3, [sp, #0]
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2200      	movs	r2, #0
 80062ca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 f82c 	bl	800632c <UART_WaitOnFlagUntilTimeout>
 80062d4:	4603      	mov	r3, r0
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d001      	beq.n	80062de <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80062da:	2303      	movs	r3, #3
 80062dc:	e022      	b.n	8006324 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 0304 	and.w	r3, r3, #4
 80062e8:	2b04      	cmp	r3, #4
 80062ea:	d10e      	bne.n	800630a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80062ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2200      	movs	r2, #0
 80062f6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80062fa:	6878      	ldr	r0, [r7, #4]
 80062fc:	f000 f816 	bl	800632c <UART_WaitOnFlagUntilTimeout>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d001      	beq.n	800630a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	e00c      	b.n	8006324 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2220      	movs	r2, #32
 800630e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2220      	movs	r2, #32
 8006316:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006322:	2300      	movs	r3, #0
}
 8006324:	4618      	mov	r0, r3
 8006326:	3710      	adds	r7, #16
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	60b9      	str	r1, [r7, #8]
 8006336:	603b      	str	r3, [r7, #0]
 8006338:	4613      	mov	r3, r2
 800633a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800633c:	e062      	b.n	8006404 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800633e:	69bb      	ldr	r3, [r7, #24]
 8006340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006344:	d05e      	beq.n	8006404 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006346:	f7fb f963 	bl	8001610 <HAL_GetTick>
 800634a:	4602      	mov	r2, r0
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	1ad3      	subs	r3, r2, r3
 8006350:	69ba      	ldr	r2, [r7, #24]
 8006352:	429a      	cmp	r2, r3
 8006354:	d302      	bcc.n	800635c <UART_WaitOnFlagUntilTimeout+0x30>
 8006356:	69bb      	ldr	r3, [r7, #24]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d11d      	bne.n	8006398 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	681a      	ldr	r2, [r3, #0]
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800636a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	689a      	ldr	r2, [r3, #8]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f022 0201 	bic.w	r2, r2, #1
 800637a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	2220      	movs	r2, #32
 8006380:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2220      	movs	r2, #32
 8006388:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006394:	2303      	movs	r3, #3
 8006396:	e045      	b.n	8006424 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f003 0304 	and.w	r3, r3, #4
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d02e      	beq.n	8006404 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	69db      	ldr	r3, [r3, #28]
 80063ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063b0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80063b4:	d126      	bne.n	8006404 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80063be:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80063ce:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689a      	ldr	r2, [r3, #8]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f022 0201 	bic.w	r2, r2, #1
 80063de:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2220      	movs	r2, #32
 80063e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2220      	movs	r2, #32
 80063ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2220      	movs	r2, #32
 80063f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8006400:	2303      	movs	r3, #3
 8006402:	e00f      	b.n	8006424 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	69da      	ldr	r2, [r3, #28]
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	4013      	ands	r3, r2
 800640e:	68ba      	ldr	r2, [r7, #8]
 8006410:	429a      	cmp	r2, r3
 8006412:	bf0c      	ite	eq
 8006414:	2301      	moveq	r3, #1
 8006416:	2300      	movne	r3, #0
 8006418:	b2db      	uxtb	r3, r3
 800641a:	461a      	mov	r2, r3
 800641c:	79fb      	ldrb	r3, [r7, #7]
 800641e:	429a      	cmp	r2, r3
 8006420:	d08d      	beq.n	800633e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006422:	2300      	movs	r3, #0
}
 8006424:	4618      	mov	r0, r3
 8006426:	3710      	adds	r7, #16
 8006428:	46bd      	mov	sp, r7
 800642a:	bd80      	pop	{r7, pc}

0800642c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800642c:	b480      	push	{r7}
 800642e:	b083      	sub	sp, #12
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006442:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	6899      	ldr	r1, [r3, #8]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	4b08      	ldr	r3, [pc, #32]	; (8006470 <UART_EndRxTransfer+0x44>)
 8006450:	400b      	ands	r3, r1
 8006452:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2220      	movs	r2, #32
 8006458:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2200      	movs	r2, #0
 8006460:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8006462:	bf00      	nop
 8006464:	370c      	adds	r7, #12
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	effffffe 	.word	0xeffffffe

08006474 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b084      	sub	sp, #16
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006480:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2200      	movs	r2, #0
 8006486:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	2200      	movs	r2, #0
 800648e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f7ff f8a6 	bl	80055e4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006498:	bf00      	nop
 800649a:	3710      	adds	r7, #16
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}

080064a0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80064b6:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2220      	movs	r2, #32
 80064bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2200      	movs	r2, #0
 80064c4:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f7ff f882 	bl	80055d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064cc:	bf00      	nop
 80064ce:	3708      	adds	r7, #8
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b084      	sub	sp, #16
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80064e2:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80064ea:	2b22      	cmp	r3, #34	; 0x22
 80064ec:	d13b      	bne.n	8006566 <UART_RxISR_8BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f4:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80064f6:	89bb      	ldrh	r3, [r7, #12]
 80064f8:	b2d9      	uxtb	r1, r3
 80064fa:	89fb      	ldrh	r3, [r7, #14]
 80064fc:	b2da      	uxtb	r2, r3
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006502:	400a      	ands	r2, r1
 8006504:	b2d2      	uxtb	r2, r2
 8006506:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800650c:	1c5a      	adds	r2, r3, #1
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006518:	b29b      	uxth	r3, r3
 800651a:	3b01      	subs	r3, #1
 800651c:	b29a      	uxth	r2, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800652a:	b29b      	uxth	r3, r3
 800652c:	2b00      	cmp	r3, #0
 800652e:	d122      	bne.n	8006576 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800653e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	689a      	ldr	r2, [r3, #8]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f022 0201 	bic.w	r2, r2, #1
 800654e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2220      	movs	r2, #32
 8006554:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f7fa fca4 	bl	8000eac <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006564:	e007      	b.n	8006576 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	699a      	ldr	r2, [r3, #24]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f042 0208 	orr.w	r2, r2, #8
 8006574:	619a      	str	r2, [r3, #24]
}
 8006576:	bf00      	nop
 8006578:	3710      	adds	r7, #16
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}

0800657e <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800657e:	b580      	push	{r7, lr}
 8006580:	b084      	sub	sp, #16
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800658c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006594:	2b22      	cmp	r3, #34	; 0x22
 8006596:	d13b      	bne.n	8006610 <UART_RxISR_16BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800659e:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065a4:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80065a6:	89ba      	ldrh	r2, [r7, #12]
 80065a8:	89fb      	ldrh	r3, [r7, #14]
 80065aa:	4013      	ands	r3, r2
 80065ac:	b29a      	uxth	r2, r3
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065b6:	1c9a      	adds	r2, r3, #2
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	3b01      	subs	r3, #1
 80065c6:	b29a      	uxth	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d122      	bne.n	8006620 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80065e8:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	689a      	ldr	r2, [r3, #8]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f022 0201 	bic.w	r2, r2, #1
 80065f8:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2220      	movs	r2, #32
 80065fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2200      	movs	r2, #0
 8006606:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f7fa fc4f 	bl	8000eac <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800660e:	e007      	b.n	8006620 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	699a      	ldr	r2, [r3, #24]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f042 0208 	orr.w	r2, r2, #8
 800661e:	619a      	str	r2, [r3, #24]
}
 8006620:	bf00      	nop
 8006622:	3710      	adds	r7, #16
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}

08006628 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b084      	sub	sp, #16
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8006636:	81bb      	strh	r3, [r7, #12]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800663e:	2b22      	cmp	r3, #34	; 0x22
 8006640:	d166      	bne.n	8006710 <UART_RxISR_8BIT_FIFOEN+0xe8>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006648:	81fb      	strh	r3, [r7, #14]
 800664a:	e03d      	b.n	80066c8 <UART_RxISR_8BIT_FIFOEN+0xa0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006652:	813b      	strh	r3, [r7, #8]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006654:	893b      	ldrh	r3, [r7, #8]
 8006656:	b2d9      	uxtb	r1, r3
 8006658:	89bb      	ldrh	r3, [r7, #12]
 800665a:	b2da      	uxtb	r2, r3
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006660:	400a      	ands	r2, r1
 8006662:	b2d2      	uxtb	r2, r2
 8006664:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800666a:	1c5a      	adds	r2, r3, #1
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006676:	b29b      	uxth	r3, r3
 8006678:	3b01      	subs	r3, #1
 800667a:	b29a      	uxth	r2, r3
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006688:	b29b      	uxth	r3, r3
 800668a:	2b00      	cmp	r3, #0
 800668c:	d119      	bne.n	80066c2 <UART_RxISR_8BIT_FIFOEN+0x9a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800669c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	6899      	ldr	r1, [r3, #8]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	4b1f      	ldr	r3, [pc, #124]	; (8006728 <UART_RxISR_8BIT_FIFOEN+0x100>)
 80066aa:	400b      	ands	r3, r1
 80066ac:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2220      	movs	r2, #32
 80066b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80066bc:	6878      	ldr	r0, [r7, #4]
 80066be:	f7fa fbf5 	bl	8000eac <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80066c2:	89fb      	ldrh	r3, [r7, #14]
 80066c4:	3b01      	subs	r3, #1
 80066c6:	81fb      	strh	r3, [r7, #14]
 80066c8:	89fb      	ldrh	r3, [r7, #14]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d1be      	bne.n	800664c <UART_RxISR_8BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80066d4:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80066d6:	897b      	ldrh	r3, [r7, #10]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d021      	beq.n	8006720 <UART_RxISR_8BIT_FIFOEN+0xf8>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80066e2:	897a      	ldrh	r2, [r7, #10]
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d21b      	bcs.n	8006720 <UART_RxISR_8BIT_FIFOEN+0xf8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	689a      	ldr	r2, [r3, #8]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80066f6:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a0c      	ldr	r2, [pc, #48]	; (800672c <UART_RxISR_8BIT_FIFOEN+0x104>)
 80066fc:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	f042 0220 	orr.w	r2, r2, #32
 800670c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800670e:	e007      	b.n	8006720 <UART_RxISR_8BIT_FIFOEN+0xf8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	699a      	ldr	r2, [r3, #24]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f042 0208 	orr.w	r2, r2, #8
 800671e:	619a      	str	r2, [r3, #24]
}
 8006720:	bf00      	nop
 8006722:	3710      	adds	r7, #16
 8006724:	46bd      	mov	sp, r7
 8006726:	bd80      	pop	{r7, pc}
 8006728:	effffffe 	.word	0xeffffffe
 800672c:	080064d5 	.word	0x080064d5

08006730 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b086      	sub	sp, #24
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800673e:	82bb      	strh	r3, [r7, #20]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006746:	2b22      	cmp	r3, #34	; 0x22
 8006748:	d166      	bne.n	8006818 <UART_RxISR_16BIT_FIFOEN+0xe8>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006750:	82fb      	strh	r3, [r7, #22]
 8006752:	e03d      	b.n	80067d0 <UART_RxISR_16BIT_FIFOEN+0xa0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800675a:	823b      	strh	r3, [r7, #16]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006760:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 8006762:	8a3a      	ldrh	r2, [r7, #16]
 8006764:	8abb      	ldrh	r3, [r7, #20]
 8006766:	4013      	ands	r3, r2
 8006768:	b29a      	uxth	r2, r3
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006772:	1c9a      	adds	r2, r3, #2
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800677e:	b29b      	uxth	r3, r3
 8006780:	3b01      	subs	r3, #1
 8006782:	b29a      	uxth	r2, r3
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8006790:	b29b      	uxth	r3, r3
 8006792:	2b00      	cmp	r3, #0
 8006794:	d119      	bne.n	80067ca <UART_RxISR_16BIT_FIFOEN+0x9a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80067a4:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	6899      	ldr	r1, [r3, #8]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	4b1f      	ldr	r3, [pc, #124]	; (8006830 <UART_RxISR_16BIT_FIFOEN+0x100>)
 80067b2:	400b      	ands	r3, r1
 80067b4:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2220      	movs	r2, #32
 80067ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2200      	movs	r2, #0
 80067c2:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f7fa fb71 	bl	8000eac <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80067ca:	8afb      	ldrh	r3, [r7, #22]
 80067cc:	3b01      	subs	r3, #1
 80067ce:	82fb      	strh	r3, [r7, #22]
 80067d0:	8afb      	ldrh	r3, [r7, #22]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d1be      	bne.n	8006754 <UART_RxISR_16BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80067dc:	827b      	strh	r3, [r7, #18]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80067de:	8a7b      	ldrh	r3, [r7, #18]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d021      	beq.n	8006828 <UART_RxISR_16BIT_FIFOEN+0xf8>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80067ea:	8a7a      	ldrh	r2, [r7, #18]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d21b      	bcs.n	8006828 <UART_RxISR_16BIT_FIFOEN+0xf8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689a      	ldr	r2, [r3, #8]
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80067fe:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	4a0c      	ldr	r2, [pc, #48]	; (8006834 <UART_RxISR_16BIT_FIFOEN+0x104>)
 8006804:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f042 0220 	orr.w	r2, r2, #32
 8006814:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006816:	e007      	b.n	8006828 <UART_RxISR_16BIT_FIFOEN+0xf8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	699a      	ldr	r2, [r3, #24]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f042 0208 	orr.w	r2, r2, #8
 8006826:	619a      	str	r2, [r3, #24]
}
 8006828:	bf00      	nop
 800682a:	3718      	adds	r7, #24
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}
 8006830:	effffffe 	.word	0xeffffffe
 8006834:	0800657f 	.word	0x0800657f

08006838 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b086      	sub	sp, #24
 800683c:	af00      	add	r7, sp, #0
 800683e:	60f8      	str	r0, [r7, #12]
 8006840:	60b9      	str	r1, [r7, #8]
 8006842:	607a      	str	r2, [r7, #4]
 8006844:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d101      	bne.n	8006850 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 800684c:	2301      	movs	r3, #1
 800684e:	e056      	b.n	80068fe <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006856:	2b00      	cmp	r3, #0
 8006858:	d106      	bne.n	8006868 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8006862:	68f8      	ldr	r0, [r7, #12]
 8006864:	f7fa fc4a 	bl	80010fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	2224      	movs	r2, #36	; 0x24
 800686c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	681a      	ldr	r2, [r3, #0]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f022 0201 	bic.w	r2, r2, #1
 800687e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	f7fe feb9 	bl	80055f8 <UART_SetConfig>
 8006886:	4603      	mov	r3, r0
 8006888:	2b01      	cmp	r3, #1
 800688a:	d101      	bne.n	8006890 <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e036      	b.n	80068fe <HAL_RS485Ex_Init+0xc6>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006894:	2b00      	cmp	r3, #0
 8006896:	d002      	beq.n	800689e <HAL_RS485Ex_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8006898:	68f8      	ldr	r0, [r7, #12]
 800689a:	f7ff fc5d 	bl	8006158 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	689a      	ldr	r2, [r3, #8]
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80068ac:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68ba      	ldr	r2, [r7, #8]
 80068be:	430a      	orrs	r2, r1
 80068c0:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	055b      	lsls	r3, r3, #21
 80068c6:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 80068c8:	683b      	ldr	r3, [r7, #0]
 80068ca:	041b      	lsls	r3, r3, #16
 80068cc:	697a      	ldr	r2, [r7, #20]
 80068ce:	4313      	orrs	r3, r2
 80068d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	4b0b      	ldr	r3, [pc, #44]	; (8006908 <HAL_RS485Ex_Init+0xd0>)
 80068da:	4013      	ands	r3, r2
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	6812      	ldr	r2, [r2, #0]
 80068e0:	6979      	ldr	r1, [r7, #20]
 80068e2:	430b      	orrs	r3, r1
 80068e4:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	f042 0201 	orr.w	r2, r2, #1
 80068f4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80068f6:	68f8      	ldr	r0, [r7, #12]
 80068f8:	f7ff fcd0 	bl	800629c <UART_CheckIdleState>
 80068fc:	4603      	mov	r3, r0
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3718      	adds	r7, #24
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	fc00ffff 	.word	0xfc00ffff

0800690c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006914:	bf00      	nop
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006920:	b480      	push	{r7}
 8006922:	b083      	sub	sp, #12
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006928:	bf00      	nop
 800692a:	370c      	adds	r7, #12
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr

08006934 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006934:	b480      	push	{r7}
 8006936:	b083      	sub	sp, #12
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800693c:	bf00      	nop
 800693e:	370c      	adds	r7, #12
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr

08006948 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006948:	b480      	push	{r7}
 800694a:	b085      	sub	sp, #20
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006956:	2b01      	cmp	r3, #1
 8006958:	d101      	bne.n	800695e <HAL_UARTEx_DisableFifoMode+0x16>
 800695a:	2302      	movs	r3, #2
 800695c:	e027      	b.n	80069ae <HAL_UARTEx_DisableFifoMode+0x66>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2201      	movs	r2, #1
 8006962:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2224      	movs	r2, #36	; 0x24
 800696a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f022 0201 	bic.w	r2, r2, #1
 8006984:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800698c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2200      	movs	r2, #0
 8006992:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68fa      	ldr	r2, [r7, #12]
 800699a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2220      	movs	r2, #32
 80069a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80069ac:	2300      	movs	r3, #0
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3714      	adds	r7, #20
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr

080069ba <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80069ba:	b580      	push	{r7, lr}
 80069bc:	b084      	sub	sp, #16
 80069be:	af00      	add	r7, sp, #0
 80069c0:	6078      	str	r0, [r7, #4]
 80069c2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d101      	bne.n	80069d2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80069ce:	2302      	movs	r3, #2
 80069d0:	e02d      	b.n	8006a2e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2201      	movs	r2, #1
 80069d6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2224      	movs	r2, #36	; 0x24
 80069de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f022 0201 	bic.w	r2, r2, #1
 80069f8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	683a      	ldr	r2, [r7, #0]
 8006a0a:	430a      	orrs	r2, r1
 8006a0c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 f850 	bl	8006ab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	68fa      	ldr	r2, [r7, #12]
 8006a1a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2220      	movs	r2, #32
 8006a20:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2200      	movs	r2, #0
 8006a28:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3710      	adds	r7, #16
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}

08006a36 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a36:	b580      	push	{r7, lr}
 8006a38:	b084      	sub	sp, #16
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	6078      	str	r0, [r7, #4]
 8006a3e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d101      	bne.n	8006a4e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006a4a:	2302      	movs	r3, #2
 8006a4c:	e02d      	b.n	8006aaa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2201      	movs	r2, #1
 8006a52:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2224      	movs	r2, #36	; 0x24
 8006a5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f022 0201 	bic.w	r2, r2, #1
 8006a74:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	689b      	ldr	r3, [r3, #8]
 8006a7c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	683a      	ldr	r2, [r7, #0]
 8006a86:	430a      	orrs	r2, r1
 8006a88:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 f812 	bl	8006ab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68fa      	ldr	r2, [r7, #12]
 8006a96:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	2220      	movs	r2, #32
 8006a9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006aa8:	2300      	movs	r3, #0
}
 8006aaa:	4618      	mov	r0, r3
 8006aac:	3710      	adds	r7, #16
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
	...

08006ab4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b089      	sub	sp, #36	; 0x24
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8006abc:	4a2f      	ldr	r2, [pc, #188]	; (8006b7c <UARTEx_SetNbDataToProcess+0xc8>)
 8006abe:	f107 0314 	add.w	r3, r7, #20
 8006ac2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006ac6:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8006aca:	4a2d      	ldr	r2, [pc, #180]	; (8006b80 <UARTEx_SetNbDataToProcess+0xcc>)
 8006acc:	f107 030c 	add.w	r3, r7, #12
 8006ad0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006ad4:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d108      	bne.n	8006af2 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2201      	movs	r2, #1
 8006ae4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2201      	movs	r2, #1
 8006aec:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006af0:	e03d      	b.n	8006b6e <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006af2:	2310      	movs	r3, #16
 8006af4:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006af6:	2310      	movs	r3, #16
 8006af8:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	0e5b      	lsrs	r3, r3, #25
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	f003 0307 	and.w	r3, r3, #7
 8006b08:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	0f5b      	lsrs	r3, r3, #29
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	f003 0307 	and.w	r3, r3, #7
 8006b18:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8006b1a:	7fbb      	ldrb	r3, [r7, #30]
 8006b1c:	7f3a      	ldrb	r2, [r7, #28]
 8006b1e:	f107 0120 	add.w	r1, r7, #32
 8006b22:	440a      	add	r2, r1
 8006b24:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006b28:	fb02 f303 	mul.w	r3, r2, r3
 8006b2c:	7f3a      	ldrb	r2, [r7, #28]
 8006b2e:	f107 0120 	add.w	r1, r7, #32
 8006b32:	440a      	add	r2, r1
 8006b34:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8006b38:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b3c:	b29a      	uxth	r2, r3
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8006b44:	7ffb      	ldrb	r3, [r7, #31]
 8006b46:	7f7a      	ldrb	r2, [r7, #29]
 8006b48:	f107 0120 	add.w	r1, r7, #32
 8006b4c:	440a      	add	r2, r1
 8006b4e:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8006b52:	fb02 f303 	mul.w	r3, r2, r3
 8006b56:	7f7a      	ldrb	r2, [r7, #29]
 8006b58:	f107 0120 	add.w	r1, r7, #32
 8006b5c:	440a      	add	r2, r1
 8006b5e:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8006b62:	fb93 f3f2 	sdiv	r3, r3, r2
 8006b66:	b29a      	uxth	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006b6e:	bf00      	nop
 8006b70:	3724      	adds	r7, #36	; 0x24
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop
 8006b7c:	08006c58 	.word	0x08006c58
 8006b80:	08006c60 	.word	0x08006c60

08006b84 <__libc_init_array>:
 8006b84:	b570      	push	{r4, r5, r6, lr}
 8006b86:	4e0d      	ldr	r6, [pc, #52]	; (8006bbc <__libc_init_array+0x38>)
 8006b88:	4c0d      	ldr	r4, [pc, #52]	; (8006bc0 <__libc_init_array+0x3c>)
 8006b8a:	1ba4      	subs	r4, r4, r6
 8006b8c:	10a4      	asrs	r4, r4, #2
 8006b8e:	2500      	movs	r5, #0
 8006b90:	42a5      	cmp	r5, r4
 8006b92:	d109      	bne.n	8006ba8 <__libc_init_array+0x24>
 8006b94:	4e0b      	ldr	r6, [pc, #44]	; (8006bc4 <__libc_init_array+0x40>)
 8006b96:	4c0c      	ldr	r4, [pc, #48]	; (8006bc8 <__libc_init_array+0x44>)
 8006b98:	f000 f82c 	bl	8006bf4 <_init>
 8006b9c:	1ba4      	subs	r4, r4, r6
 8006b9e:	10a4      	asrs	r4, r4, #2
 8006ba0:	2500      	movs	r5, #0
 8006ba2:	42a5      	cmp	r5, r4
 8006ba4:	d105      	bne.n	8006bb2 <__libc_init_array+0x2e>
 8006ba6:	bd70      	pop	{r4, r5, r6, pc}
 8006ba8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006bac:	4798      	blx	r3
 8006bae:	3501      	adds	r5, #1
 8006bb0:	e7ee      	b.n	8006b90 <__libc_init_array+0xc>
 8006bb2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006bb6:	4798      	blx	r3
 8006bb8:	3501      	adds	r5, #1
 8006bba:	e7f2      	b.n	8006ba2 <__libc_init_array+0x1e>
 8006bbc:	08006c98 	.word	0x08006c98
 8006bc0:	08006c98 	.word	0x08006c98
 8006bc4:	08006c98 	.word	0x08006c98
 8006bc8:	08006c9c 	.word	0x08006c9c

08006bcc <memcpy>:
 8006bcc:	b510      	push	{r4, lr}
 8006bce:	1e43      	subs	r3, r0, #1
 8006bd0:	440a      	add	r2, r1
 8006bd2:	4291      	cmp	r1, r2
 8006bd4:	d100      	bne.n	8006bd8 <memcpy+0xc>
 8006bd6:	bd10      	pop	{r4, pc}
 8006bd8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bdc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006be0:	e7f7      	b.n	8006bd2 <memcpy+0x6>

08006be2 <memset>:
 8006be2:	4402      	add	r2, r0
 8006be4:	4603      	mov	r3, r0
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d100      	bne.n	8006bec <memset+0xa>
 8006bea:	4770      	bx	lr
 8006bec:	f803 1b01 	strb.w	r1, [r3], #1
 8006bf0:	e7f9      	b.n	8006be6 <memset+0x4>
	...

08006bf4 <_init>:
 8006bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bf6:	bf00      	nop
 8006bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006bfa:	bc08      	pop	{r3}
 8006bfc:	469e      	mov	lr, r3
 8006bfe:	4770      	bx	lr

08006c00 <_fini>:
 8006c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c02:	bf00      	nop
 8006c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c06:	bc08      	pop	{r3}
 8006c08:	469e      	mov	lr, r3
 8006c0a:	4770      	bx	lr
