# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

set axilite_register_dict [dict create]
# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 963 \
    name GDarray \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename GDarray \
    op interface \
    ports { GDarray_address0 { O 11 vector } GDarray_ce0 { O 1 bit } GDarray_q0 { I 192 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'GDarray'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 964 \
    name GDn_points \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename GDn_points \
    op interface \
    ports { GDn_points_address0 { O 3 vector } GDn_points_ce0 { O 1 bit } GDn_points_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'GDn_points'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 965 \
    name patches_superpoints_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_0 \
    op interface \
    ports { patches_superpoints_0_address0 { O 8 vector } patches_superpoints_0_ce0 { O 1 bit } patches_superpoints_0_we0 { O 1 bit } patches_superpoints_0_d0 { O 64 vector } patches_superpoints_0_q0 { I 64 vector } patches_superpoints_0_address1 { O 8 vector } patches_superpoints_0_ce1 { O 1 bit } patches_superpoints_0_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 966 \
    name patches_superpoints_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_1 \
    op interface \
    ports { patches_superpoints_1_address0 { O 8 vector } patches_superpoints_1_ce0 { O 1 bit } patches_superpoints_1_we0 { O 1 bit } patches_superpoints_1_d0 { O 64 vector } patches_superpoints_1_q0 { I 64 vector } patches_superpoints_1_address1 { O 8 vector } patches_superpoints_1_ce1 { O 1 bit } patches_superpoints_1_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 967 \
    name patches_superpoints_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_2 \
    op interface \
    ports { patches_superpoints_2_address0 { O 8 vector } patches_superpoints_2_ce0 { O 1 bit } patches_superpoints_2_we0 { O 1 bit } patches_superpoints_2_d0 { O 64 vector } patches_superpoints_2_q0 { I 64 vector } patches_superpoints_2_address1 { O 8 vector } patches_superpoints_2_ce1 { O 1 bit } patches_superpoints_2_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 968 \
    name patches_superpoints_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_3 \
    op interface \
    ports { patches_superpoints_3_address0 { O 8 vector } patches_superpoints_3_ce0 { O 1 bit } patches_superpoints_3_we0 { O 1 bit } patches_superpoints_3_d0 { O 64 vector } patches_superpoints_3_q0 { I 64 vector } patches_superpoints_3_address1 { O 8 vector } patches_superpoints_3_ce1 { O 1 bit } patches_superpoints_3_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 969 \
    name patches_superpoints_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_4 \
    op interface \
    ports { patches_superpoints_4_address0 { O 8 vector } patches_superpoints_4_ce0 { O 1 bit } patches_superpoints_4_we0 { O 1 bit } patches_superpoints_4_d0 { O 64 vector } patches_superpoints_4_q0 { I 64 vector } patches_superpoints_4_address1 { O 8 vector } patches_superpoints_4_ce1 { O 1 bit } patches_superpoints_4_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 970 \
    name patches_superpoints_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_5 \
    op interface \
    ports { patches_superpoints_5_address0 { O 8 vector } patches_superpoints_5_ce0 { O 1 bit } patches_superpoints_5_we0 { O 1 bit } patches_superpoints_5_d0 { O 64 vector } patches_superpoints_5_q0 { I 64 vector } patches_superpoints_5_address1 { O 8 vector } patches_superpoints_5_ce1 { O 1 bit } patches_superpoints_5_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 971 \
    name patches_superpoints_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_6 \
    op interface \
    ports { patches_superpoints_6_address0 { O 8 vector } patches_superpoints_6_ce0 { O 1 bit } patches_superpoints_6_we0 { O 1 bit } patches_superpoints_6_d0 { O 64 vector } patches_superpoints_6_q0 { I 64 vector } patches_superpoints_6_address1 { O 8 vector } patches_superpoints_6_ce1 { O 1 bit } patches_superpoints_6_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 972 \
    name patches_superpoints_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_7 \
    op interface \
    ports { patches_superpoints_7_address0 { O 8 vector } patches_superpoints_7_ce0 { O 1 bit } patches_superpoints_7_we0 { O 1 bit } patches_superpoints_7_d0 { O 64 vector } patches_superpoints_7_q0 { I 64 vector } patches_superpoints_7_address1 { O 8 vector } patches_superpoints_7_ce1 { O 1 bit } patches_superpoints_7_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 973 \
    name patches_superpoints_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_8 \
    op interface \
    ports { patches_superpoints_8_address0 { O 8 vector } patches_superpoints_8_ce0 { O 1 bit } patches_superpoints_8_we0 { O 1 bit } patches_superpoints_8_d0 { O 64 vector } patches_superpoints_8_q0 { I 64 vector } patches_superpoints_8_address1 { O 8 vector } patches_superpoints_8_ce1 { O 1 bit } patches_superpoints_8_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 974 \
    name patches_superpoints_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_9 \
    op interface \
    ports { patches_superpoints_9_address0 { O 8 vector } patches_superpoints_9_ce0 { O 1 bit } patches_superpoints_9_we0 { O 1 bit } patches_superpoints_9_d0 { O 64 vector } patches_superpoints_9_q0 { I 64 vector } patches_superpoints_9_address1 { O 8 vector } patches_superpoints_9_ce1 { O 1 bit } patches_superpoints_9_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 975 \
    name patches_superpoints_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_10 \
    op interface \
    ports { patches_superpoints_10_address0 { O 8 vector } patches_superpoints_10_ce0 { O 1 bit } patches_superpoints_10_we0 { O 1 bit } patches_superpoints_10_d0 { O 64 vector } patches_superpoints_10_q0 { I 64 vector } patches_superpoints_10_address1 { O 8 vector } patches_superpoints_10_ce1 { O 1 bit } patches_superpoints_10_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 976 \
    name patches_superpoints_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_11 \
    op interface \
    ports { patches_superpoints_11_address0 { O 8 vector } patches_superpoints_11_ce0 { O 1 bit } patches_superpoints_11_we0 { O 1 bit } patches_superpoints_11_d0 { O 64 vector } patches_superpoints_11_q0 { I 64 vector } patches_superpoints_11_address1 { O 8 vector } patches_superpoints_11_ce1 { O 1 bit } patches_superpoints_11_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 977 \
    name patches_superpoints_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_12 \
    op interface \
    ports { patches_superpoints_12_address0 { O 8 vector } patches_superpoints_12_ce0 { O 1 bit } patches_superpoints_12_we0 { O 1 bit } patches_superpoints_12_d0 { O 64 vector } patches_superpoints_12_q0 { I 64 vector } patches_superpoints_12_address1 { O 8 vector } patches_superpoints_12_ce1 { O 1 bit } patches_superpoints_12_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 978 \
    name patches_superpoints_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_13 \
    op interface \
    ports { patches_superpoints_13_address0 { O 8 vector } patches_superpoints_13_ce0 { O 1 bit } patches_superpoints_13_we0 { O 1 bit } patches_superpoints_13_d0 { O 64 vector } patches_superpoints_13_q0 { I 64 vector } patches_superpoints_13_address1 { O 8 vector } patches_superpoints_13_ce1 { O 1 bit } patches_superpoints_13_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 979 \
    name patches_superpoints_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_14 \
    op interface \
    ports { patches_superpoints_14_address0 { O 8 vector } patches_superpoints_14_ce0 { O 1 bit } patches_superpoints_14_we0 { O 1 bit } patches_superpoints_14_d0 { O 64 vector } patches_superpoints_14_q0 { I 64 vector } patches_superpoints_14_address1 { O 8 vector } patches_superpoints_14_ce1 { O 1 bit } patches_superpoints_14_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 980 \
    name patches_superpoints_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_15 \
    op interface \
    ports { patches_superpoints_15_address0 { O 8 vector } patches_superpoints_15_ce0 { O 1 bit } patches_superpoints_15_we0 { O 1 bit } patches_superpoints_15_d0 { O 64 vector } patches_superpoints_15_q0 { I 64 vector } patches_superpoints_15_address1 { O 8 vector } patches_superpoints_15_ce1 { O 1 bit } patches_superpoints_15_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 981 \
    name patches_superpoints_16 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_16 \
    op interface \
    ports { patches_superpoints_16_address0 { O 8 vector } patches_superpoints_16_ce0 { O 1 bit } patches_superpoints_16_we0 { O 1 bit } patches_superpoints_16_d0 { O 64 vector } patches_superpoints_16_q0 { I 64 vector } patches_superpoints_16_address1 { O 8 vector } patches_superpoints_16_ce1 { O 1 bit } patches_superpoints_16_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 982 \
    name patches_superpoints_17 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_17 \
    op interface \
    ports { patches_superpoints_17_address0 { O 8 vector } patches_superpoints_17_ce0 { O 1 bit } patches_superpoints_17_we0 { O 1 bit } patches_superpoints_17_d0 { O 64 vector } patches_superpoints_17_q0 { I 64 vector } patches_superpoints_17_address1 { O 8 vector } patches_superpoints_17_ce1 { O 1 bit } patches_superpoints_17_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 983 \
    name patches_superpoints_18 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_18 \
    op interface \
    ports { patches_superpoints_18_address0 { O 8 vector } patches_superpoints_18_ce0 { O 1 bit } patches_superpoints_18_we0 { O 1 bit } patches_superpoints_18_d0 { O 64 vector } patches_superpoints_18_q0 { I 64 vector } patches_superpoints_18_address1 { O 8 vector } patches_superpoints_18_ce1 { O 1 bit } patches_superpoints_18_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 984 \
    name patches_superpoints_19 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_19 \
    op interface \
    ports { patches_superpoints_19_address0 { O 8 vector } patches_superpoints_19_ce0 { O 1 bit } patches_superpoints_19_we0 { O 1 bit } patches_superpoints_19_d0 { O 64 vector } patches_superpoints_19_q0 { I 64 vector } patches_superpoints_19_address1 { O 8 vector } patches_superpoints_19_ce1 { O 1 bit } patches_superpoints_19_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 985 \
    name patches_superpoints_20 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_20 \
    op interface \
    ports { patches_superpoints_20_address0 { O 8 vector } patches_superpoints_20_ce0 { O 1 bit } patches_superpoints_20_we0 { O 1 bit } patches_superpoints_20_d0 { O 64 vector } patches_superpoints_20_q0 { I 64 vector } patches_superpoints_20_address1 { O 8 vector } patches_superpoints_20_ce1 { O 1 bit } patches_superpoints_20_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 986 \
    name patches_superpoints_21 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_21 \
    op interface \
    ports { patches_superpoints_21_address0 { O 8 vector } patches_superpoints_21_ce0 { O 1 bit } patches_superpoints_21_we0 { O 1 bit } patches_superpoints_21_d0 { O 64 vector } patches_superpoints_21_q0 { I 64 vector } patches_superpoints_21_address1 { O 8 vector } patches_superpoints_21_ce1 { O 1 bit } patches_superpoints_21_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 987 \
    name patches_superpoints_22 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_22 \
    op interface \
    ports { patches_superpoints_22_address0 { O 8 vector } patches_superpoints_22_ce0 { O 1 bit } patches_superpoints_22_we0 { O 1 bit } patches_superpoints_22_d0 { O 64 vector } patches_superpoints_22_q0 { I 64 vector } patches_superpoints_22_address1 { O 8 vector } patches_superpoints_22_ce1 { O 1 bit } patches_superpoints_22_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 988 \
    name patches_superpoints_23 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_23 \
    op interface \
    ports { patches_superpoints_23_address0 { O 8 vector } patches_superpoints_23_ce0 { O 1 bit } patches_superpoints_23_we0 { O 1 bit } patches_superpoints_23_d0 { O 64 vector } patches_superpoints_23_q0 { I 64 vector } patches_superpoints_23_address1 { O 8 vector } patches_superpoints_23_ce1 { O 1 bit } patches_superpoints_23_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 989 \
    name patches_superpoints_24 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_24 \
    op interface \
    ports { patches_superpoints_24_address0 { O 8 vector } patches_superpoints_24_ce0 { O 1 bit } patches_superpoints_24_we0 { O 1 bit } patches_superpoints_24_d0 { O 64 vector } patches_superpoints_24_q0 { I 64 vector } patches_superpoints_24_address1 { O 8 vector } patches_superpoints_24_ce1 { O 1 bit } patches_superpoints_24_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 990 \
    name patches_superpoints_25 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_25 \
    op interface \
    ports { patches_superpoints_25_address0 { O 8 vector } patches_superpoints_25_ce0 { O 1 bit } patches_superpoints_25_we0 { O 1 bit } patches_superpoints_25_d0 { O 64 vector } patches_superpoints_25_q0 { I 64 vector } patches_superpoints_25_address1 { O 8 vector } patches_superpoints_25_ce1 { O 1 bit } patches_superpoints_25_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 991 \
    name patches_superpoints_26 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_26 \
    op interface \
    ports { patches_superpoints_26_address0 { O 8 vector } patches_superpoints_26_ce0 { O 1 bit } patches_superpoints_26_we0 { O 1 bit } patches_superpoints_26_d0 { O 64 vector } patches_superpoints_26_q0 { I 64 vector } patches_superpoints_26_address1 { O 8 vector } patches_superpoints_26_ce1 { O 1 bit } patches_superpoints_26_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 992 \
    name patches_superpoints_27 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_27 \
    op interface \
    ports { patches_superpoints_27_address0 { O 8 vector } patches_superpoints_27_ce0 { O 1 bit } patches_superpoints_27_we0 { O 1 bit } patches_superpoints_27_d0 { O 64 vector } patches_superpoints_27_q0 { I 64 vector } patches_superpoints_27_address1 { O 8 vector } patches_superpoints_27_ce1 { O 1 bit } patches_superpoints_27_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 993 \
    name patches_superpoints_28 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_28 \
    op interface \
    ports { patches_superpoints_28_address0 { O 8 vector } patches_superpoints_28_ce0 { O 1 bit } patches_superpoints_28_we0 { O 1 bit } patches_superpoints_28_d0 { O 64 vector } patches_superpoints_28_q0 { I 64 vector } patches_superpoints_28_address1 { O 8 vector } patches_superpoints_28_ce1 { O 1 bit } patches_superpoints_28_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 994 \
    name patches_superpoints_29 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_29 \
    op interface \
    ports { patches_superpoints_29_address0 { O 8 vector } patches_superpoints_29_ce0 { O 1 bit } patches_superpoints_29_we0 { O 1 bit } patches_superpoints_29_d0 { O 64 vector } patches_superpoints_29_q0 { I 64 vector } patches_superpoints_29_address1 { O 8 vector } patches_superpoints_29_ce1 { O 1 bit } patches_superpoints_29_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 995 \
    name patches_superpoints_30 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_30 \
    op interface \
    ports { patches_superpoints_30_address0 { O 8 vector } patches_superpoints_30_ce0 { O 1 bit } patches_superpoints_30_we0 { O 1 bit } patches_superpoints_30_d0 { O 64 vector } patches_superpoints_30_q0 { I 64 vector } patches_superpoints_30_address1 { O 8 vector } patches_superpoints_30_ce1 { O 1 bit } patches_superpoints_30_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 996 \
    name patches_superpoints_31 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_superpoints_31 \
    op interface \
    ports { patches_superpoints_31_address0 { O 8 vector } patches_superpoints_31_ce0 { O 1 bit } patches_superpoints_31_we0 { O 1 bit } patches_superpoints_31_d0 { O 64 vector } patches_superpoints_31_q0 { I 64 vector } patches_superpoints_31_address1 { O 8 vector } patches_superpoints_31_ce1 { O 1 bit } patches_superpoints_31_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 997 \
    name patches_parameters_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_0 \
    op interface \
    ports { patches_parameters_0_address0 { O 7 vector } patches_parameters_0_ce0 { O 1 bit } patches_parameters_0_we0 { O 1 bit } patches_parameters_0_d0 { O 64 vector } patches_parameters_0_q0 { I 64 vector } patches_parameters_0_address1 { O 7 vector } patches_parameters_0_ce1 { O 1 bit } patches_parameters_0_we1 { O 1 bit } patches_parameters_0_d1 { O 64 vector } patches_parameters_0_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 998 \
    name patches_parameters_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_1 \
    op interface \
    ports { patches_parameters_1_address0 { O 7 vector } patches_parameters_1_ce0 { O 1 bit } patches_parameters_1_we0 { O 1 bit } patches_parameters_1_d0 { O 64 vector } patches_parameters_1_q0 { I 64 vector } patches_parameters_1_address1 { O 7 vector } patches_parameters_1_ce1 { O 1 bit } patches_parameters_1_we1 { O 1 bit } patches_parameters_1_d1 { O 64 vector } patches_parameters_1_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 999 \
    name patches_parameters_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_2 \
    op interface \
    ports { patches_parameters_2_address0 { O 7 vector } patches_parameters_2_ce0 { O 1 bit } patches_parameters_2_we0 { O 1 bit } patches_parameters_2_d0 { O 64 vector } patches_parameters_2_q0 { I 64 vector } patches_parameters_2_address1 { O 7 vector } patches_parameters_2_ce1 { O 1 bit } patches_parameters_2_we1 { O 1 bit } patches_parameters_2_d1 { O 64 vector } patches_parameters_2_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1000 \
    name patches_parameters_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_3 \
    op interface \
    ports { patches_parameters_3_address0 { O 7 vector } patches_parameters_3_ce0 { O 1 bit } patches_parameters_3_we0 { O 1 bit } patches_parameters_3_d0 { O 64 vector } patches_parameters_3_q0 { I 64 vector } patches_parameters_3_address1 { O 7 vector } patches_parameters_3_ce1 { O 1 bit } patches_parameters_3_we1 { O 1 bit } patches_parameters_3_d1 { O 64 vector } patches_parameters_3_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1001 \
    name patches_parameters_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_4 \
    op interface \
    ports { patches_parameters_4_address0 { O 7 vector } patches_parameters_4_ce0 { O 1 bit } patches_parameters_4_we0 { O 1 bit } patches_parameters_4_d0 { O 64 vector } patches_parameters_4_q0 { I 64 vector } patches_parameters_4_address1 { O 7 vector } patches_parameters_4_ce1 { O 1 bit } patches_parameters_4_we1 { O 1 bit } patches_parameters_4_d1 { O 64 vector } patches_parameters_4_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1002 \
    name patches_parameters_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_5 \
    op interface \
    ports { patches_parameters_5_address0 { O 7 vector } patches_parameters_5_ce0 { O 1 bit } patches_parameters_5_we0 { O 1 bit } patches_parameters_5_d0 { O 64 vector } patches_parameters_5_q0 { I 64 vector } patches_parameters_5_address1 { O 7 vector } patches_parameters_5_ce1 { O 1 bit } patches_parameters_5_we1 { O 1 bit } patches_parameters_5_d1 { O 64 vector } patches_parameters_5_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1003 \
    name patches_parameters_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_6 \
    op interface \
    ports { patches_parameters_6_address0 { O 7 vector } patches_parameters_6_ce0 { O 1 bit } patches_parameters_6_we0 { O 1 bit } patches_parameters_6_d0 { O 64 vector } patches_parameters_6_q0 { I 64 vector } patches_parameters_6_address1 { O 7 vector } patches_parameters_6_ce1 { O 1 bit } patches_parameters_6_we1 { O 1 bit } patches_parameters_6_d1 { O 64 vector } patches_parameters_6_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1004 \
    name patches_parameters_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_7 \
    op interface \
    ports { patches_parameters_7_address0 { O 7 vector } patches_parameters_7_ce0 { O 1 bit } patches_parameters_7_we0 { O 1 bit } patches_parameters_7_d0 { O 64 vector } patches_parameters_7_q0 { I 64 vector } patches_parameters_7_address1 { O 7 vector } patches_parameters_7_ce1 { O 1 bit } patches_parameters_7_we1 { O 1 bit } patches_parameters_7_d1 { O 64 vector } patches_parameters_7_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1005 \
    name patches_parameters_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_8 \
    op interface \
    ports { patches_parameters_8_address0 { O 7 vector } patches_parameters_8_ce0 { O 1 bit } patches_parameters_8_we0 { O 1 bit } patches_parameters_8_d0 { O 64 vector } patches_parameters_8_q0 { I 64 vector } patches_parameters_8_address1 { O 7 vector } patches_parameters_8_ce1 { O 1 bit } patches_parameters_8_we1 { O 1 bit } patches_parameters_8_d1 { O 64 vector } patches_parameters_8_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1006 \
    name patches_parameters_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_9 \
    op interface \
    ports { patches_parameters_9_address0 { O 7 vector } patches_parameters_9_ce0 { O 1 bit } patches_parameters_9_we0 { O 1 bit } patches_parameters_9_d0 { O 64 vector } patches_parameters_9_q0 { I 64 vector } patches_parameters_9_address1 { O 7 vector } patches_parameters_9_ce1 { O 1 bit } patches_parameters_9_we1 { O 1 bit } patches_parameters_9_d1 { O 64 vector } patches_parameters_9_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1007 \
    name patches_parameters_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_10 \
    op interface \
    ports { patches_parameters_10_address0 { O 7 vector } patches_parameters_10_ce0 { O 1 bit } patches_parameters_10_we0 { O 1 bit } patches_parameters_10_d0 { O 64 vector } patches_parameters_10_q0 { I 64 vector } patches_parameters_10_address1 { O 7 vector } patches_parameters_10_ce1 { O 1 bit } patches_parameters_10_we1 { O 1 bit } patches_parameters_10_d1 { O 64 vector } patches_parameters_10_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1008 \
    name patches_parameters_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_11 \
    op interface \
    ports { patches_parameters_11_address0 { O 7 vector } patches_parameters_11_ce0 { O 1 bit } patches_parameters_11_we0 { O 1 bit } patches_parameters_11_d0 { O 64 vector } patches_parameters_11_q0 { I 64 vector } patches_parameters_11_address1 { O 7 vector } patches_parameters_11_ce1 { O 1 bit } patches_parameters_11_we1 { O 1 bit } patches_parameters_11_d1 { O 64 vector } patches_parameters_11_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1009 \
    name patches_parameters_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_12 \
    op interface \
    ports { patches_parameters_12_address0 { O 7 vector } patches_parameters_12_ce0 { O 1 bit } patches_parameters_12_we0 { O 1 bit } patches_parameters_12_d0 { O 64 vector } patches_parameters_12_q0 { I 64 vector } patches_parameters_12_address1 { O 7 vector } patches_parameters_12_ce1 { O 1 bit } patches_parameters_12_we1 { O 1 bit } patches_parameters_12_d1 { O 64 vector } patches_parameters_12_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1010 \
    name patches_parameters_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_13 \
    op interface \
    ports { patches_parameters_13_address0 { O 7 vector } patches_parameters_13_ce0 { O 1 bit } patches_parameters_13_we0 { O 1 bit } patches_parameters_13_d0 { O 64 vector } patches_parameters_13_q0 { I 64 vector } patches_parameters_13_address1 { O 7 vector } patches_parameters_13_ce1 { O 1 bit } patches_parameters_13_we1 { O 1 bit } patches_parameters_13_d1 { O 64 vector } patches_parameters_13_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1011 \
    name patches_parameters_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_14 \
    op interface \
    ports { patches_parameters_14_address0 { O 7 vector } patches_parameters_14_ce0 { O 1 bit } patches_parameters_14_we0 { O 1 bit } patches_parameters_14_d0 { O 64 vector } patches_parameters_14_q0 { I 64 vector } patches_parameters_14_address1 { O 7 vector } patches_parameters_14_ce1 { O 1 bit } patches_parameters_14_we1 { O 1 bit } patches_parameters_14_d1 { O 64 vector } patches_parameters_14_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1012 \
    name patches_parameters_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_15 \
    op interface \
    ports { patches_parameters_15_address0 { O 7 vector } patches_parameters_15_ce0 { O 1 bit } patches_parameters_15_we0 { O 1 bit } patches_parameters_15_d0 { O 64 vector } patches_parameters_15_q0 { I 64 vector } patches_parameters_15_address1 { O 7 vector } patches_parameters_15_ce1 { O 1 bit } patches_parameters_15_we1 { O 1 bit } patches_parameters_15_d1 { O 64 vector } patches_parameters_15_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1013 \
    name patches_parameters_16 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_16 \
    op interface \
    ports { patches_parameters_16_address0 { O 7 vector } patches_parameters_16_ce0 { O 1 bit } patches_parameters_16_we0 { O 1 bit } patches_parameters_16_d0 { O 64 vector } patches_parameters_16_q0 { I 64 vector } patches_parameters_16_address1 { O 7 vector } patches_parameters_16_ce1 { O 1 bit } patches_parameters_16_we1 { O 1 bit } patches_parameters_16_d1 { O 64 vector } patches_parameters_16_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1014 \
    name patches_parameters_17 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_17 \
    op interface \
    ports { patches_parameters_17_address0 { O 7 vector } patches_parameters_17_ce0 { O 1 bit } patches_parameters_17_we0 { O 1 bit } patches_parameters_17_d0 { O 64 vector } patches_parameters_17_q0 { I 64 vector } patches_parameters_17_address1 { O 7 vector } patches_parameters_17_ce1 { O 1 bit } patches_parameters_17_we1 { O 1 bit } patches_parameters_17_d1 { O 64 vector } patches_parameters_17_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1015 \
    name patches_parameters_18 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_18 \
    op interface \
    ports { patches_parameters_18_address0 { O 7 vector } patches_parameters_18_ce0 { O 1 bit } patches_parameters_18_we0 { O 1 bit } patches_parameters_18_d0 { O 64 vector } patches_parameters_18_q0 { I 64 vector } patches_parameters_18_address1 { O 7 vector } patches_parameters_18_ce1 { O 1 bit } patches_parameters_18_we1 { O 1 bit } patches_parameters_18_d1 { O 64 vector } patches_parameters_18_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1016 \
    name patches_parameters_19 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_19 \
    op interface \
    ports { patches_parameters_19_address0 { O 7 vector } patches_parameters_19_ce0 { O 1 bit } patches_parameters_19_we0 { O 1 bit } patches_parameters_19_d0 { O 64 vector } patches_parameters_19_q0 { I 64 vector } patches_parameters_19_address1 { O 7 vector } patches_parameters_19_ce1 { O 1 bit } patches_parameters_19_we1 { O 1 bit } patches_parameters_19_d1 { O 64 vector } patches_parameters_19_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1017 \
    name patches_parameters_20 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_20 \
    op interface \
    ports { patches_parameters_20_address0 { O 7 vector } patches_parameters_20_ce0 { O 1 bit } patches_parameters_20_we0 { O 1 bit } patches_parameters_20_d0 { O 64 vector } patches_parameters_20_q0 { I 64 vector } patches_parameters_20_address1 { O 7 vector } patches_parameters_20_ce1 { O 1 bit } patches_parameters_20_we1 { O 1 bit } patches_parameters_20_d1 { O 64 vector } patches_parameters_20_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1018 \
    name patches_parameters_21 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_21 \
    op interface \
    ports { patches_parameters_21_address0 { O 7 vector } patches_parameters_21_ce0 { O 1 bit } patches_parameters_21_we0 { O 1 bit } patches_parameters_21_d0 { O 64 vector } patches_parameters_21_q0 { I 64 vector } patches_parameters_21_address1 { O 7 vector } patches_parameters_21_ce1 { O 1 bit } patches_parameters_21_we1 { O 1 bit } patches_parameters_21_d1 { O 64 vector } patches_parameters_21_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1019 \
    name patches_parameters_22 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_22 \
    op interface \
    ports { patches_parameters_22_address0 { O 7 vector } patches_parameters_22_ce0 { O 1 bit } patches_parameters_22_we0 { O 1 bit } patches_parameters_22_d0 { O 64 vector } patches_parameters_22_q0 { I 64 vector } patches_parameters_22_address1 { O 7 vector } patches_parameters_22_ce1 { O 1 bit } patches_parameters_22_we1 { O 1 bit } patches_parameters_22_d1 { O 64 vector } patches_parameters_22_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1020 \
    name patches_parameters_23 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_23 \
    op interface \
    ports { patches_parameters_23_address0 { O 7 vector } patches_parameters_23_ce0 { O 1 bit } patches_parameters_23_we0 { O 1 bit } patches_parameters_23_d0 { O 64 vector } patches_parameters_23_q0 { I 64 vector } patches_parameters_23_address1 { O 7 vector } patches_parameters_23_ce1 { O 1 bit } patches_parameters_23_we1 { O 1 bit } patches_parameters_23_d1 { O 64 vector } patches_parameters_23_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1021 \
    name patches_parameters_24 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_24 \
    op interface \
    ports { patches_parameters_24_address0 { O 7 vector } patches_parameters_24_ce0 { O 1 bit } patches_parameters_24_we0 { O 1 bit } patches_parameters_24_d0 { O 64 vector } patches_parameters_24_q0 { I 64 vector } patches_parameters_24_address1 { O 7 vector } patches_parameters_24_ce1 { O 1 bit } patches_parameters_24_we1 { O 1 bit } patches_parameters_24_d1 { O 64 vector } patches_parameters_24_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1022 \
    name patches_parameters_25 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_25 \
    op interface \
    ports { patches_parameters_25_address0 { O 7 vector } patches_parameters_25_ce0 { O 1 bit } patches_parameters_25_we0 { O 1 bit } patches_parameters_25_d0 { O 64 vector } patches_parameters_25_q0 { I 64 vector } patches_parameters_25_address1 { O 7 vector } patches_parameters_25_ce1 { O 1 bit } patches_parameters_25_we1 { O 1 bit } patches_parameters_25_d1 { O 64 vector } patches_parameters_25_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1023 \
    name patches_parameters_26 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_26 \
    op interface \
    ports { patches_parameters_26_address0 { O 7 vector } patches_parameters_26_ce0 { O 1 bit } patches_parameters_26_we0 { O 1 bit } patches_parameters_26_d0 { O 64 vector } patches_parameters_26_q0 { I 64 vector } patches_parameters_26_address1 { O 7 vector } patches_parameters_26_ce1 { O 1 bit } patches_parameters_26_we1 { O 1 bit } patches_parameters_26_d1 { O 64 vector } patches_parameters_26_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1024 \
    name patches_parameters_27 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_27 \
    op interface \
    ports { patches_parameters_27_address0 { O 7 vector } patches_parameters_27_ce0 { O 1 bit } patches_parameters_27_we0 { O 1 bit } patches_parameters_27_d0 { O 64 vector } patches_parameters_27_q0 { I 64 vector } patches_parameters_27_address1 { O 7 vector } patches_parameters_27_ce1 { O 1 bit } patches_parameters_27_we1 { O 1 bit } patches_parameters_27_d1 { O 64 vector } patches_parameters_27_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1025 \
    name patches_parameters_28 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_28 \
    op interface \
    ports { patches_parameters_28_address0 { O 7 vector } patches_parameters_28_ce0 { O 1 bit } patches_parameters_28_we0 { O 1 bit } patches_parameters_28_d0 { O 64 vector } patches_parameters_28_q0 { I 64 vector } patches_parameters_28_address1 { O 7 vector } patches_parameters_28_ce1 { O 1 bit } patches_parameters_28_we1 { O 1 bit } patches_parameters_28_d1 { O 64 vector } patches_parameters_28_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1026 \
    name patches_parameters_29 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_29 \
    op interface \
    ports { patches_parameters_29_address0 { O 7 vector } patches_parameters_29_ce0 { O 1 bit } patches_parameters_29_we0 { O 1 bit } patches_parameters_29_d0 { O 64 vector } patches_parameters_29_q0 { I 64 vector } patches_parameters_29_address1 { O 7 vector } patches_parameters_29_ce1 { O 1 bit } patches_parameters_29_we1 { O 1 bit } patches_parameters_29_d1 { O 64 vector } patches_parameters_29_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1027 \
    name patches_parameters_30 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_30 \
    op interface \
    ports { patches_parameters_30_address0 { O 7 vector } patches_parameters_30_ce0 { O 1 bit } patches_parameters_30_we0 { O 1 bit } patches_parameters_30_d0 { O 64 vector } patches_parameters_30_q0 { I 64 vector } patches_parameters_30_address1 { O 7 vector } patches_parameters_30_ce1 { O 1 bit } patches_parameters_30_we1 { O 1 bit } patches_parameters_30_d1 { O 64 vector } patches_parameters_30_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1028 \
    name patches_parameters_31 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename patches_parameters_31 \
    op interface \
    ports { patches_parameters_31_address0 { O 7 vector } patches_parameters_31_ce0 { O 1 bit } patches_parameters_31_we0 { O 1 bit } patches_parameters_31_d0 { O 64 vector } patches_parameters_31_q0 { I 64 vector } patches_parameters_31_address1 { O 7 vector } patches_parameters_31_ce1 { O 1 bit } patches_parameters_31_we1 { O 1 bit } patches_parameters_31_d1 { O 64 vector } patches_parameters_31_q1 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters_31'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 961 \
    name ppl \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ppl \
    op interface \
    ports { ppl { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 962 \
    name n_patches \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_n_patches \
    op interface \
    ports { n_patches_i { I 32 vector } n_patches_o { O 32 vector } n_patches_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


