--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Clock_one.twx Clock_one.ncd -o Clock_one.twr Clock_one.pcf
-ucf Clock_one.ucf

Design file:              Clock_one.ncd
Physical constraint file: Clock_one.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
OUTCR<0>    |         8.752(R)|      SLOW  |         4.655(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<1>    |         8.723(R)|      SLOW  |         4.588(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<2>    |         8.541(R)|      SLOW  |         4.467(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<3>    |         8.673(R)|      SLOW  |         4.497(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<4>    |        10.947(R)|      SLOW  |         4.779(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<5>    |        11.119(R)|      SLOW  |         4.802(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<6>    |        10.712(R)|      SLOW  |         4.638(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<7>    |        10.792(R)|      SLOW  |         4.688(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<8>    |        10.631(R)|      SLOW  |         4.598(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<9>    |        10.651(R)|      SLOW  |         4.425(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<10>   |        10.874(R)|      SLOW  |         4.650(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<11>   |         7.721(R)|      SLOW  |         4.065(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<12>   |         7.160(R)|      SLOW  |         3.664(R)|      FAST  |clk_BUFGP         |   0.000|
OUTCR<13>   |         7.372(R)|      SLOW  |         3.788(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.802|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 26 12:10:56 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



