<!DOCTYPE html>
<html>

<head>

<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes">
<title>fv1_assembler_guide</title>


<style type="text/css">
body {
  font-family: Helvetica, arial, sans-serif;
  font-size: 14px;
  line-height: 1.6;
  padding-top: 10px;
  padding-bottom: 10px;
  background-color: white;
  padding: 30px; }

body > *:first-child {
  margin-top: 0 !important; }
body > *:last-child {
  margin-bottom: 0 !important; }

a {
  color: #4183C4; }
a.absent {
  color: #cc0000; }
a.anchor {
  display: block;
  padding-left: 30px;
  margin-left: -30px;
  cursor: pointer;
  position: absolute;
  top: 0;
  left: 0;
  bottom: 0; }

h1, h2, h3, h4, h5, h6 {
  margin: 20px 0 10px;
  padding: 0;
  font-weight: bold;
  -webkit-font-smoothing: antialiased;
  cursor: text;
  position: relative; }

h1:hover a.anchor, h2:hover a.anchor, h3:hover a.anchor, h4:hover a.anchor, h5:hover a.anchor, h6:hover a.anchor {
  background: url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAABAAAAAQCAYAAAAf8/9hAAAAGXRFWHRTb2Z0d2FyZQBBZG9iZSBJbWFnZVJlYWR5ccllPAAAA09pVFh0WE1MOmNvbS5hZG9iZS54bXAAAAAAADw/eHBhY2tldCBiZWdpbj0i77u/IiBpZD0iVzVNME1wQ2VoaUh6cmVTek5UY3prYzlkIj8+IDx4OnhtcG1ldGEgeG1sbnM6eD0iYWRvYmU6bnM6bWV0YS8iIHg6eG1wdGs9IkFkb2JlIFhNUCBDb3JlIDUuMy1jMDExIDY2LjE0NTY2MSwgMjAxMi8wMi8wNi0xNDo1NjoyNyAgICAgICAgIj4gPHJkZjpSREYgeG1sbnM6cmRmPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5LzAyLzIyLXJkZi1zeW50YXgtbnMjIj4gPHJkZjpEZXNjcmlwdGlvbiByZGY6YWJvdXQ9IiIgeG1sbnM6eG1wPSJodHRwOi8vbnMuYWRvYmUuY29tL3hhcC8xLjAvIiB4bWxuczp4bXBNTT0iaHR0cDovL25zLmFkb2JlLmNvbS94YXAvMS4wL21tLyIgeG1sbnM6c3RSZWY9Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC9zVHlwZS9SZXNvdXJjZVJlZiMiIHhtcDpDcmVhdG9yVG9vbD0iQWRvYmUgUGhvdG9zaG9wIENTNiAoMTMuMCAyMDEyMDMwNS5tLjQxNSAyMDEyLzAzLzA1OjIxOjAwOjAwKSAgKE1hY2ludG9zaCkiIHhtcE1NOkluc3RhbmNlSUQ9InhtcC5paWQ6OUM2NjlDQjI4ODBGMTFFMTg1ODlEODNERDJBRjUwQTQiIHhtcE1NOkRvY3VtZW50SUQ9InhtcC5kaWQ6OUM2NjlDQjM4ODBGMTFFMTg1ODlEODNERDJBRjUwQTQiPiA8eG1wTU06RGVyaXZlZEZyb20gc3RSZWY6aW5zdGFuY2VJRD0ieG1wLmlpZDo5QzY2OUNCMDg4MEYxMUUxODU4OUQ4M0REMkFGNTBBNCIgc3RSZWY6ZG9jdW1lbnRJRD0ieG1wLmRpZDo5QzY2OUNCMTg4MEYxMUUxODU4OUQ4M0REMkFGNTBBNCIvPiA8L3JkZjpEZXNjcmlwdGlvbj4gPC9yZGY6UkRGPiA8L3g6eG1wbWV0YT4gPD94cGFja2V0IGVuZD0iciI/PsQhXeAAAABfSURBVHjaYvz//z8DJYCRUgMYQAbAMBQIAvEqkBQWXI6sHqwHiwG70TTBxGaiWwjCTGgOUgJiF1J8wMRAIUA34B4Q76HUBelAfJYSA0CuMIEaRP8wGIkGMA54bgQIMACAmkXJi0hKJQAAAABJRU5ErkJggg==) no-repeat 10px center;
  text-decoration: none; }

h1 tt, h1 code {
  font-size: inherit; }

h2 tt, h2 code {
  font-size: inherit; }

h3 tt, h3 code {
  font-size: inherit; }

h4 tt, h4 code {
  font-size: inherit; }

h5 tt, h5 code {
  font-size: inherit; }

h6 tt, h6 code {
  font-size: inherit; }

h1 {
  font-size: 28px;
  color: black; }

h2 {
  font-size: 24px;
  border-bottom: 1px solid #cccccc;
  color: black; }

h3 {
  font-size: 18px; }

h4 {
  font-size: 16px; }

h5 {
  font-size: 14px; }

h6 {
  color: #777777;
  font-size: 14px; }

p, blockquote, ul, ol, dl, li, table, pre {
  margin: 15px 0; }

hr {
  background: transparent url(data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAAYAAAAECAYAAACtBE5DAAAAGXRFWHRTb2Z0d2FyZQBBZG9iZSBJbWFnZVJlYWR5ccllPAAAAyJpVFh0WE1MOmNvbS5hZG9iZS54bXAAAAAAADw/eHBhY2tldCBiZWdpbj0i77u/IiBpZD0iVzVNME1wQ2VoaUh6cmVTek5UY3prYzlkIj8+IDx4OnhtcG1ldGEgeG1sbnM6eD0iYWRvYmU6bnM6bWV0YS8iIHg6eG1wdGs9IkFkb2JlIFhNUCBDb3JlIDUuMC1jMDYwIDYxLjEzNDc3NywgMjAxMC8wMi8xMi0xNzozMjowMCAgICAgICAgIj4gPHJkZjpSREYgeG1sbnM6cmRmPSJodHRwOi8vd3d3LnczLm9yZy8xOTk5LzAyLzIyLXJkZi1zeW50YXgtbnMjIj4gPHJkZjpEZXNjcmlwdGlvbiByZGY6YWJvdXQ9IiIgeG1sbnM6eG1wPSJodHRwOi8vbnMuYWRvYmUuY29tL3hhcC8xLjAvIiB4bWxuczp4bXBNTT0iaHR0cDovL25zLmFkb2JlLmNvbS94YXAvMS4wL21tLyIgeG1sbnM6c3RSZWY9Imh0dHA6Ly9ucy5hZG9iZS5jb20veGFwLzEuMC9zVHlwZS9SZXNvdXJjZVJlZiMiIHhtcDpDcmVhdG9yVG9vbD0iQWRvYmUgUGhvdG9zaG9wIENTNSBNYWNpbnRvc2giIHhtcE1NOkluc3RhbmNlSUQ9InhtcC5paWQ6OENDRjNBN0E2NTZBMTFFMEI3QjRBODM4NzJDMjlGNDgiIHhtcE1NOkRvY3VtZW50SUQ9InhtcC5kaWQ6OENDRjNBN0I2NTZBMTFFMEI3QjRBODM4NzJDMjlGNDgiPiA8eG1wTU06RGVyaXZlZEZyb20gc3RSZWY6aW5zdGFuY2VJRD0ieG1wLmlpZDo4Q0NGM0E3ODY1NkExMUUwQjdCNEE4Mzg3MkMyOUY0OCIgc3RSZWY6ZG9jdW1lbnRJRD0ieG1wLmRpZDo4Q0NGM0E3OTY1NkExMUUwQjdCNEE4Mzg3MkMyOUY0OCIvPiA8L3JkZjpEZXNjcmlwdGlvbj4gPC9yZGY6UkRGPiA8L3g6eG1wbWV0YT4gPD94cGFja2V0IGVuZD0iciI/PqqezsUAAAAfSURBVHjaYmRABcYwBiM2QSA4y4hNEKYDQxAEAAIMAHNGAzhkPOlYAAAAAElFTkSuQmCC) repeat-x 0 0;
  border: 0 none;
  color: #cccccc;
  height: 4px;
  padding: 0;
}

body > h2:first-child {
  margin-top: 0;
  padding-top: 0; }
body > h1:first-child {
  margin-top: 0;
  padding-top: 0; }
  body > h1:first-child + h2 {
    margin-top: 0;
    padding-top: 0; }
body > h3:first-child, body > h4:first-child, body > h5:first-child, body > h6:first-child {
  margin-top: 0;
  padding-top: 0; }

a:first-child h1, a:first-child h2, a:first-child h3, a:first-child h4, a:first-child h5, a:first-child h6 {
  margin-top: 0;
  padding-top: 0; }

h1 p, h2 p, h3 p, h4 p, h5 p, h6 p {
  margin-top: 0; }

li p.first {
  display: inline-block; }
li {
  margin: 0; }
ul, ol {
  padding-left: 30px; }

ul :first-child, ol :first-child {
  margin-top: 0; }

dl {
  padding: 0; }
  dl dt {
    font-size: 14px;
    font-weight: bold;
    font-style: italic;
    padding: 0;
    margin: 15px 0 5px; }
    dl dt:first-child {
      padding: 0; }
    dl dt > :first-child {
      margin-top: 0; }
    dl dt > :last-child {
      margin-bottom: 0; }
  dl dd {
    margin: 0 0 15px;
    padding: 0 15px; }
    dl dd > :first-child {
      margin-top: 0; }
    dl dd > :last-child {
      margin-bottom: 0; }

blockquote {
  border-left: 4px solid #dddddd;
  padding: 0 15px;
  color: #777777; }
  blockquote > :first-child {
    margin-top: 0; }
  blockquote > :last-child {
    margin-bottom: 0; }

table {
  padding: 0;border-collapse: collapse; }
  table tr {
    border-top: 1px solid #cccccc;
    background-color: white;
    margin: 0;
    padding: 0; }
    table tr:nth-child(2n) {
      background-color: #f8f8f8; }
    table tr th {
      font-weight: bold;
      border: 1px solid #cccccc;
      margin: 0;
      padding: 6px 13px; }
    table tr td {
      border: 1px solid #cccccc;
      margin: 0;
      padding: 6px 13px; }
    table tr th :first-child, table tr td :first-child {
      margin-top: 0; }
    table tr th :last-child, table tr td :last-child {
      margin-bottom: 0; }

img {
  max-width: 100%; }

span.frame {
  display: block;
  overflow: hidden; }
  span.frame > span {
    border: 1px solid #dddddd;
    display: block;
    float: left;
    overflow: hidden;
    margin: 13px 0 0;
    padding: 7px;
    width: auto; }
  span.frame span img {
    display: block;
    float: left; }
  span.frame span span {
    clear: both;
    color: #333333;
    display: block;
    padding: 5px 0 0; }
span.align-center {
  display: block;
  overflow: hidden;
  clear: both; }
  span.align-center > span {
    display: block;
    overflow: hidden;
    margin: 13px auto 0;
    text-align: center; }
  span.align-center span img {
    margin: 0 auto;
    text-align: center; }
span.align-right {
  display: block;
  overflow: hidden;
  clear: both; }
  span.align-right > span {
    display: block;
    overflow: hidden;
    margin: 13px 0 0;
    text-align: right; }
  span.align-right span img {
    margin: 0;
    text-align: right; }
span.float-left {
  display: block;
  margin-right: 13px;
  overflow: hidden;
  float: left; }
  span.float-left span {
    margin: 13px 0 0; }
span.float-right {
  display: block;
  margin-left: 13px;
  overflow: hidden;
  float: right; }
  span.float-right > span {
    display: block;
    overflow: hidden;
    margin: 13px auto 0;
    text-align: right; }

code, tt {
  margin: 0 2px;
  padding: 0 5px;
  white-space: nowrap;
  border: 1px solid #eaeaea;
  background-color: #f8f8f8;
  border-radius: 3px; }

pre code {
  margin: 0;
  padding: 0;
  white-space: pre;
  border: none;
  background: transparent; }

.highlight pre {
  background-color: #f8f8f8;
  border: 1px solid #cccccc;
  font-size: 13px;
  line-height: 19px;
  overflow: auto;
  padding: 6px 10px;
  border-radius: 3px; }

pre {
  background-color: #f8f8f8;
  border: 1px solid #cccccc;
  font-size: 13px;
  line-height: 19px;
  overflow: auto;
  padding: 6px 10px;
  border-radius: 3px; }
  pre code, pre tt {
    background-color: transparent;
    border: none; }

sup {
    font-size: 0.83em;
    vertical-align: super;
    line-height: 0;
}

kbd {
  display: inline-block;
  padding: 3px 5px;
  font-size: 11px;
  line-height: 10px;
  color: #555;
  vertical-align: middle;
  background-color: #fcfcfc;
  border: solid 1px #ccc;
  border-bottom-color: #bbb;
  border-radius: 3px;
  box-shadow: inset 0 -1px 0 #bbb
}

* {
	-webkit-print-color-adjust: exact;
}
@media screen and (min-width: 914px) {
    body {
        width: 854px;
        margin:0 auto;
    }
}
@media print {
	table, pre {
		page-break-inside: avoid;
	}
	pre {
		word-wrap: break-word;
	}
  body {
    padding: 2cm; 
  }
}
</style>


</head>

<body>

<h1 id="toc_0">FV-1 DSP Assembler Web App Guide</h1>

<h2 id="toc_1">Overview</h2>

<p>This web application is a JavaScript port of an assembler for the Spin Semiconductor FV-1 digital signal processor (DSP). The FV-1 is a specialized chip commonly used in guitar effects pedals and audio processing applications. This assembler converts human-readable assembly code into machine code that can run on the FV-1 chip.</p>

<h2 id="toc_2">Architecture</h2>

<p>The application consists of three main components:</p>

<h3 id="toc_3">1. User Interface (HTML/CSS)</h3>

<ul>
<li><strong>Code Editor</strong>: A textarea with line numbers for writing assembly code</li>
<li><strong>Options Panel</strong>: Checkboxes for assembly options (clamping, SpinASM compatibility)</li>
<li><strong>Control Buttons</strong>: Assemble, Clear, Load File, Download outputs</li>
<li><strong>Output Display</strong>: Shows assembled machine code in Intel HEX format</li>
<li><strong>Message Area</strong>: Displays warnings and errors</li>
</ul>

<h3 id="toc_4">2. FV1Assembler Class (JavaScript)</h3>

<p>The core assembler implemented as a JavaScript class that handles:
- <strong>Tokenization</strong>: Breaking source code into meaningful symbols
- <strong>Parsing</strong>: Converting tokens into an abstract syntax tree
- <strong>Code Generation</strong>: Converting parsed instructions into machine code
- <strong>Error Handling</strong>: Tracking and reporting syntax/semantic errors</p>

<h3 id="toc_5">3. File I/O System</h3>

<ul>
<li><strong>Input</strong>: Load assembly files (.asm, .txt)</li>
<li><strong>Output</strong>: Download as Intel HEX (.hex) or binary (.bin) files</li>
</ul>

<h2 id="toc_6">How the Assembler Works</h2>

<h3 id="toc_7">Phase 1: Tokenization</h3>

<p>The <code>tokenize()</code> method breaks source code into tokens:</p>

<div><pre><code class="language-javascript">// Example: &quot;LDAX ADCL&quot; becomes [&quot;LDAX&quot;, &quot;ADCL&quot;]
// &quot;SOF 0.5, -0.2&quot; becomes [&quot;SOF&quot;, &quot;0.5&quot;, &quot;,&quot;, &quot;-0.2&quot;]</code></pre></div>

<p><strong>Token Types:</strong>
- <code>MNEMONIC</code>: Instruction names (LDAX, WRAX, SOF, etc.)
- <code>ASSEMBLER</code>: Directives (EQU, MEM)
- <code>NAME</code>: Labels and symbols
- <code>INTEGER</code>: Whole numbers (decimal, hex with $, binary with %)
- <code>FLOAT</code>: Decimal numbers
- <code>OPERATOR</code>: Arithmetic and punctuation (+, -, *, /, ,, etc.)
- <code>LABEL</code>: Names followed by colons</p>

<h3 id="toc_8">Phase 2: Symbol Table Initialization</h3>

<p>The assembler pre-populates a symbol table with:
- <strong>Hardware registers</strong>: POT0-POT2, ADCL, ADCR, DACL, DACR
- <strong>General registers</strong>: REG0-REG31
- <strong>LFO references</strong>: SIN0, SIN1, RMP0, RMP1
- <strong>CHO operation types</strong>: RDA, SOF, RDAL
- <strong>Condition codes</strong>: RUN, ZRC, ZRO, GEZ, NEG</p>

<h3 id="toc_9">Phase 3: Parsing</h3>

<p>The parser uses recursive descent to handle:</p>

<h4 id="toc_10">Expression Parsing</h4>

<p>Supports full arithmetic with operator precedence:
- <strong>Bitwise</strong>: <code>|</code> (OR), <code>^</code> (XOR), <code>&amp;</code> (AND)
- <strong>Shift</strong>: <code>&lt;&lt;</code>, <code>&gt;&gt;</code>
- <strong>Arithmetic</strong>: <code>+</code>, <code>-</code>, <code>*</code>, <code>/</code>, <code>//</code> (integer division)
- <strong>Power</strong>: <code>**</code>
- <strong>Unary</strong>: <code>-</code>, <code>~</code>, <code>!</code></p>

<h4 id="toc_11">Fixed-Point Number Formats</h4>

<p>The FV-1 uses various fixed-point formats:</p>

<ul>
<li><strong>S.10</strong> (11-bit): 1 sign + 10 fractional bits, range -1.0 to ~0.999</li>
<li><strong>S.15</strong> (16-bit): 1 sign + 15 fractional bits, range -1.0 to ~0.999</li>
<li><strong>S.23</strong> (24-bit): 1 sign + 23 fractional bits, range -1.0 to ~0.999</li>
<li><strong>S1.9</strong> (11-bit): 1 sign + 1 integer + 9 fractional bits, range -2.0 to ~1.999</li>
<li><strong>S1.14</strong> (16-bit): 1 sign + 1 integer + 14 fractional bits, range -2.0 to ~1.999</li>
<li><strong>S4.6</strong> (11-bit): 1 sign + 4 integer + 6 fractional bits, range -16.0 to ~15.98</li>
</ul>

<h4 id="toc_12">Instruction Parsing</h4>

<p>Each instruction type has specific parsing rules:</p>

<p><strong>Memory Operations:</strong>
<code>assembly
RDA DELAY, 0.5     ; Read from delay memory with coefficient
WRA DELAY, 0.8     ; Write to delay memory with coefficient
</code></p>

<p><strong>Register Operations:</strong>
<code>assembly
RDAX POT0, 0.5     ; Read register with multiplication
WRAX DACL, 1.0     ; Write to register with multiplication
</code></p>

<p><strong>Mathematical Operations:</strong>
<code>assembly
SOF 0.5, 0.1       ; Scale and offset: ACC = ACC * 0.5 + 0.1
LOG 0.8, 0.2       ; Logarithm with scaling
EXP 1.0, 0.0       ; Exponential with scaling
</code></p>

<h3 id="toc_13">Phase 4: Memory Management</h3>

<h4 id="toc_14">Delay Memory Allocation</h4>

<p>The <code>MEM</code> directive allocates delay memory:
<code>assembly
MEM DELAY 1024     ; Allocate 1024 samples
; Creates symbols:
;   DELAY   = base address
;   DELAY#  = end address (base + size)
;   DELAY^  = middle address (base + size/2)
</code></p>

<h4 id="toc_15">Program Memory</h4>

<ul>
<li>Maximum 128 instructions (4 bytes each = 512 bytes total)</li>
<li>Instructions automatically padded to 128 with NOPs</li>
</ul>

<h3 id="toc_16">Phase 5: Code Generation</h3>

<p>Each instruction is converted to a 32-bit machine code word:</p>

<div><pre><code class="language-javascript">// Example: SOF 0.5, 0.1
// Opcode: 0b01101 (SOF)
// Multiplier: 0.5 * 2^14 = 8192 (S1.14 format)  
// Offset: 0.1 * 2^10 = 102 (S.10 format)
machineCode = 0b01101 | (8192 &lt;&lt; 16) | (102 &lt;&lt; 5);</code></pre></div>

<p><strong>Bit Field Layout varies by instruction:</strong>
- Bits 0-4: Opcode
- Bits 5-31: Operands (register addresses, coefficients, etc.)</p>

<h2 id="toc_17">Supported Instructions</h2>

<h3 id="toc_18">Core Instructions</h3>

<p><strong>Accumulator Operations:</strong>
- <code>LDAX reg</code> - Load register to accumulator (pseudo for RDFX reg, 0)
- <code>CLR</code> - Clear accumulator (pseudo for AND 0)</p>

<p><strong>Arithmetic:</strong>
- <code>SOF coeff, offset</code> - Scale and offset
- <code>MULX reg</code> - Multiply by register
- <code>LOG coeff, offset</code> - Logarithm
- <code>EXP coeff, offset</code> - Exponential</p>

<p><strong>Logic:</strong>
- <code>AND mask</code> - Bitwise AND
- <code>OR mask</code> - Bitwise OR<br>
- <code>XOR mask</code> - Bitwise XOR
- <code>NOT</code> - Bitwise NOT (pseudo for XOR 0xFFFFFF)</p>

<p><strong>Register I/O:</strong>
- <code>RDAX reg, coeff</code> - Read register with coefficient
- <code>WRAX reg, coeff</code> - Write to register with coefficient
- <code>RDFX reg, coeff</code> - Read register with coefficient (filtered)
- <code>WRLX reg, coeff</code> - Write to register (low shelf)
- <code>WRHX reg, coeff</code> - Write to register (high shelf)</p>

<p><strong>Memory I/O:</strong>
- <code>RDA addr, coeff</code> - Read delay memory
- <code>WRA addr, coeff</code> - Write delay memory
- <code>WRAP addr, coeff</code> - Write delay memory with wrap
- <code>RMPA coeff</code> - Ramp delay address</p>

<p><strong>Control Flow:</strong>
- <code>SKP condition, target</code> - Skip instructions conditionally
- <code>NOP</code> - No operation (pseudo for SKP 0, 0)</p>

<p><strong>LFO Control:</strong>
- <code>WLDS lfo, freq, amp</code> - Write LFO sine
- <code>WLDR lfo, freq, amp</code> - Write LFO ramp
- <code>CHO type, lfo, flags, coeff</code> - Chorus/LFO operations
- <code>JAM lfo</code> - Reset LFO</p>

<h3 id="toc_19">Pseudo-Instructions</h3>

<p>Some instructions are implemented as combinations of others:
- <code>LDAX reg</code> → <code>RDFX reg, 0</code>
- <code>CLR</code> → <code>AND 0</code><br>
- <code>NOT</code> → <code>XOR 0xFFFFFF</code>
- <code>NOP</code> → <code>SKP 0, 0</code>
- <code>ABSA</code> → <code>MAXX 0, 0</code></p>

<h2 id="toc_20">Assembly Options</h2>

<h3 id="toc_21">Clamp Out-of-Range Values</h3>

<p>When enabled, values exceeding format ranges are automatically clamped rather than causing errors:
<code>javascript
// S.10 range: -1.0 to 0.999
// Input: 1.5 → Clamped to 0.999
// Input: -2.0 → Clamped to -1.0
</code></p>

<h3 id="toc_22">SpinASM Reals Compatibility</h3>

<p>Makes integer literals 1 and 2 treated as floating-point (1.0, 2.0) for compatibility with the original SpinASM assembler.</p>

<h2 id="toc_23">Error Handling</h2>

<p>The assembler provides detailed error reporting:</p>

<h3 id="toc_24">Syntax Errors</h3>

<ul>
<li>Undefined symbols</li>
<li>Invalid instruction formats</li>
<li>Missing operands</li>
<li>Type mismatches</li>
</ul>

<h3 id="toc_25">Semantic Errors</h3>

<ul>
<li>Register numbers out of range (0-63)</li>
<li>Memory addresses exceeding chip limits</li>
<li>Skip offsets too large (max 63)</li>
<li>Delay memory exhaustion</li>
</ul>

<h3 id="toc_26">Warnings</h3>

<ul>
<li>Value clamping when enabled</li>
<li>Label redefinition</li>
<li>Invalid flag combinations</li>
</ul>

<h2 id="toc_27">Output Formats</h2>

<h3 id="toc_28">Intel HEX Format</h3>

<p>Standard format for programming microcontrollers:
<code>
:04000000018001000E2
:04000400028002000C4
:00000001FF
</code>
- Each line contains 4 bytes (1 instruction)
- Includes address and checksum
- Terminated with EOF record</p>

<h3 id="toc_29">Binary Format</h3>

<p>Raw 512-byte binary file containing machine code directly loadable to FV-1.</p>

<h2 id="toc_30">Example Programs</h2>

<h3 id="toc_31">Simple Pass-Through</h3>

<div><pre><code class="language-assembly">LDAX ADCL        ; Load left input
WRAX DACL, 0     ; Write to left output
LDAX ADCR        ; Load right input  
WRAX DACR, 0     ; Write to right output</code></pre></div>

<h3 id="toc_32">Basic Delay/Reverb</h3>

<div><pre><code class="language-assembly">MEM DELAY 8192   ; Allocate delay memory
LDAX ADCL        ; Load input
WRA DELAY, 0.5   ; Write to delay with feedback
RDA DELAY#, 0.6  ; Read from end of delay
WRAX DACL, 0     ; Output delayed signal</code></pre></div>

<h3 id="toc_33">Tremolo Effect</h3>

<div><pre><code class="language-assembly">WLDS SIN0, 10, 32767    ; Set up LFO
LDAX ADCL               ; Load input
MULX POT0               ; Scale by pot
CHO SOF, SIN0, SIN|REG|COMPC, 0  ; Apply tremolo
WRAX DACR, 0            ; Output</code></pre></div>

<h2 id="toc_34">Technical Details</h2>

<h3 id="toc_35">Memory Layout</h3>

<ul>
<li><strong>Program Memory</strong>: 128 × 32-bit instructions (512 bytes)</li>
<li><strong>Delay Memory</strong>: 32,767 samples maximum</li>
<li><strong>Registers</strong>: 32 general-purpose + special I/O registers</li>
</ul>

<h3 id="toc_36">Number Formats</h3>

<p>The assembler automatically converts between decimal and fixed-point:
<code>javascript
// Input: 0.5
// S1.14: 0.5 × 2^14 = 8192 = 0x2000
// S.10:  0.5 × 2^10 = 512  = 0x200
</code></p>

<h3 id="toc_37">Symbol Resolution</h3>

<p>Two-pass assembly resolves forward references:
1. <strong>First pass</strong>: Parse instructions, build symbol table
2. <strong>Second pass</strong>: Resolve labels, generate machine code</p>

<p>This web application provides a complete development environment for FV-1 programming, making it accessible to create custom audio effects without requiring specialized software installation.</p>




</body>

</html>
