/* Generated by Yosys 0.16+31 (git sha1 81edda473, clang 6.0.0-1ubuntu2 -fPIC -Os) */

(* top =  1  *)
(* src = "arm_core.v:3755.1-3830.10" *)
module a25_barrel_shift(i_clk, i_in, i_carry_in, i_shift_amount, i_shift_imm_zero, i_function, o_out, o_carry_out, o_stall);
  (* src = "arm_core.v:3799.1-3804.8" *)
  wire _000_;
  (* src = "arm_core.v:3799.1-3804.8" *)
  wire [31:0] _001_;
  (* src = "arm_core.v:3799.1-3804.8" *)
  wire _002_;
  (* src = "arm_core.v:3788.13-3788.36" *)
  wire _003_;
  (* src = "arm_core.v:3787.13-3787.37" *)
  wire [31:0] _004_;
  (* src = "arm_core.v:3789.13-3789.36" *)
  wire _005_;
  (* src = "arm_core.v:3792.23-3792.59" *)
  wire _006_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3581.22-3581.44" *)
  wire _007_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3582.22-3582.44" *)
  wire _008_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3583.22-3583.44" *)
  wire _009_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3584.22-3584.44" *)
  wire _010_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3585.22-3585.44" *)
  wire _011_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3586.22-3586.44" *)
  wire _012_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3587.22-3587.44" *)
  wire _013_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3588.22-3588.44" *)
  wire _014_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3589.22-3589.44" *)
  wire _015_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3590.22-3590.44" *)
  wire _016_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3591.22-3591.45" *)
  wire _017_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3592.22-3592.45" *)
  wire _018_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3594.22-3594.45" *)
  wire _019_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3595.22-3595.45" *)
  wire _020_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3596.22-3596.45" *)
  wire _021_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3597.22-3597.45" *)
  wire _022_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3598.22-3598.45" *)
  wire _023_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3599.22-3599.45" *)
  wire _024_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3600.22-3600.45" *)
  wire _025_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3601.22-3601.45" *)
  wire _026_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3602.22-3602.45" *)
  wire _027_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3603.22-3603.45" *)
  wire _028_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3605.22-3605.45" *)
  wire _029_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3606.22-3606.45" *)
  wire _030_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3607.22-3607.45" *)
  wire _031_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3608.22-3608.45" *)
  wire _032_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3609.22-3609.45" *)
  wire _033_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3610.22-3610.45" *)
  wire _034_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3611.22-3611.45" *)
  wire _035_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3612.22-3612.45" *)
  wire _036_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3613.22-3613.45" *)
  wire _037_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3614.22-3614.45" *)
  wire _038_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3615.22-3615.45" *)
  wire _039_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3624.22-3624.44" *)
  wire _040_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3625.22-3625.44" *)
  wire _041_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3626.22-3626.44" *)
  wire _042_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3627.22-3627.44" *)
  wire _043_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3628.22-3628.44" *)
  wire _044_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3629.22-3629.44" *)
  wire _045_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3630.22-3630.44" *)
  wire _046_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3631.22-3631.44" *)
  wire _047_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3632.22-3632.44" *)
  wire _048_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3633.22-3633.44" *)
  wire _049_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3635.22-3635.45" *)
  wire _050_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3636.22-3636.45" *)
  wire _051_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3637.22-3637.45" *)
  wire _052_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3638.22-3638.45" *)
  wire _053_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3639.22-3639.45" *)
  wire _054_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3640.22-3640.45" *)
  wire _055_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3641.22-3641.45" *)
  wire _056_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3642.22-3642.45" *)
  wire _057_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3643.22-3643.45" *)
  wire _058_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3644.22-3644.45" *)
  wire _059_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3646.22-3646.45" *)
  wire _060_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3647.22-3647.45" *)
  wire _061_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3648.22-3648.45" *)
  wire _062_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3649.22-3649.45" *)
  wire _063_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3650.22-3650.45" *)
  wire _064_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3651.22-3651.45" *)
  wire _065_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3652.22-3652.45" *)
  wire _066_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3653.22-3653.45" *)
  wire _067_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3654.22-3654.45" *)
  wire _068_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3655.22-3655.45" *)
  wire _069_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3657.22-3657.45" *)
  wire _070_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3658.22-3658.45" *)
  wire _071_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3659.22-3659.45" *)
  wire _072_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3669.22-3669.44" *)
  wire _073_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3670.22-3670.44" *)
  wire _074_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3671.22-3671.44" *)
  wire _075_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3672.22-3672.44" *)
  wire _076_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3673.22-3673.44" *)
  wire _077_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3674.22-3674.44" *)
  wire _078_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3675.22-3675.44" *)
  wire _079_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3676.22-3676.44" *)
  wire _080_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3677.22-3677.44" *)
  wire _081_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3678.22-3678.44" *)
  wire _082_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3680.22-3680.45" *)
  wire _083_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3681.22-3681.45" *)
  wire _084_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3682.22-3682.45" *)
  wire _085_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3683.22-3683.45" *)
  wire _086_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3684.22-3684.45" *)
  wire _087_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3685.22-3685.45" *)
  wire _088_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3686.22-3686.45" *)
  wire _089_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3687.22-3687.45" *)
  wire _090_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3688.22-3688.45" *)
  wire _091_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3689.22-3689.45" *)
  wire _092_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3691.22-3691.45" *)
  wire _093_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3692.22-3692.45" *)
  wire _094_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3693.22-3693.45" *)
  wire _095_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3694.22-3694.45" *)
  wire _096_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3695.22-3695.45" *)
  wire _097_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3696.22-3696.45" *)
  wire _098_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3697.22-3697.45" *)
  wire _099_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3698.22-3698.45" *)
  wire _100_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3699.22-3699.45" *)
  wire _101_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3700.22-3700.45" *)
  wire _102_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3701.22-3701.45" *)
  wire _103_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3702.22-3702.45" *)
  wire _104_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3709.22-3709.49" *)
  wire _105_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3711.22-3711.49" *)
  wire _106_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3712.22-3712.49" *)
  wire _107_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3713.22-3713.49" *)
  wire _108_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3714.22-3714.49" *)
  wire _109_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3715.22-3715.49" *)
  wire _110_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3716.22-3716.49" *)
  wire _111_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3717.22-3717.49" *)
  wire _112_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3718.22-3718.49" *)
  wire _113_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3719.22-3719.49" *)
  wire _114_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3720.22-3720.49" *)
  wire _115_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3722.22-3722.50" *)
  wire _116_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3723.22-3723.50" *)
  wire _117_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3724.22-3724.50" *)
  wire _118_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3725.22-3725.50" *)
  wire _119_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3726.22-3726.50" *)
  wire _120_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3727.22-3727.50" *)
  wire _121_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3728.22-3728.50" *)
  wire _122_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3729.22-3729.50" *)
  wire _123_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3730.22-3730.50" *)
  wire _124_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3731.22-3731.50" *)
  wire _125_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3733.22-3733.50" *)
  wire _126_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3734.22-3734.50" *)
  wire _127_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3735.22-3735.50" *)
  wire _128_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3736.22-3736.50" *)
  wire _129_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3737.22-3737.50" *)
  wire _130_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3738.22-3738.50" *)
  wire _131_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3739.22-3739.50" *)
  wire _132_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3740.22-3740.50" *)
  wire _133_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3741.22-3741.50" *)
  wire _134_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3742.22-3742.50" *)
  wire _135_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3744.22-3744.50" *)
  wire _136_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3747.31-3747.48" *)
  wire _137_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3748.31-3748.48" *)
  wire _138_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3749.31-3749.48" *)
  wire _139_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3579.22-3616.81" *)
  wire [32:0] _140_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3581.22-3616.81" *)
  wire [32:0] _141_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3582.22-3616.81" *)
  wire [32:0] _142_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3583.22-3616.81" *)
  wire [32:0] _143_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3584.22-3616.81" *)
  wire [32:0] _144_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3585.22-3616.81" *)
  wire [32:0] _145_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3586.22-3616.81" *)
  wire [32:0] _146_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3587.22-3616.81" *)
  wire [32:0] _147_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3588.22-3616.81" *)
  wire [32:0] _148_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3589.22-3616.81" *)
  wire [32:0] _149_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3590.22-3616.81" *)
  wire [32:0] _150_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3591.22-3616.81" *)
  wire [32:0] _151_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3592.22-3616.81" *)
  wire [32:0] _152_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3594.22-3616.81" *)
  wire [32:0] _153_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3595.22-3616.81" *)
  wire [32:0] _154_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3596.22-3616.81" *)
  wire [32:0] _155_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3597.22-3616.81" *)
  wire [32:0] _156_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3598.22-3616.81" *)
  wire [32:0] _157_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3599.22-3616.81" *)
  wire [32:0] _158_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3600.22-3616.81" *)
  wire [32:0] _159_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3601.22-3616.81" *)
  wire [32:0] _160_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3602.22-3616.81" *)
  wire [32:0] _161_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3603.22-3616.81" *)
  wire [32:0] _162_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3605.22-3616.81" *)
  wire [32:0] _163_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3606.22-3616.81" *)
  wire [32:0] _164_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3607.22-3616.81" *)
  wire [32:0] _165_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3608.22-3616.81" *)
  wire [32:0] _166_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3609.22-3616.81" *)
  wire [32:0] _167_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3610.22-3616.81" *)
  wire [32:0] _168_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3611.22-3616.81" *)
  wire [32:0] _169_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3612.22-3616.81" *)
  wire [32:0] _170_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3613.22-3616.81" *)
  wire [32:0] _171_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3614.22-3616.81" *)
  wire [32:0] _172_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3615.22-3616.81" *)
  wire [32:0] _173_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3623.22-3660.79" *)
  wire [32:0] _174_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3624.22-3660.79" *)
  wire [32:0] _175_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3625.22-3660.79" *)
  wire [32:0] _176_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3626.22-3660.79" *)
  wire [32:0] _177_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3627.22-3660.79" *)
  wire [32:0] _178_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3628.22-3660.79" *)
  wire [32:0] _179_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3629.22-3660.79" *)
  wire [32:0] _180_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3630.22-3660.79" *)
  wire [32:0] _181_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3631.22-3660.79" *)
  wire [32:0] _182_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3632.22-3660.79" *)
  wire [32:0] _183_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3633.22-3660.79" *)
  wire [32:0] _184_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3635.22-3660.79" *)
  wire [32:0] _185_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3636.22-3660.79" *)
  wire [32:0] _186_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3637.22-3660.79" *)
  wire [32:0] _187_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3638.22-3660.79" *)
  wire [32:0] _188_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3639.22-3660.79" *)
  wire [32:0] _189_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3640.22-3660.79" *)
  wire [32:0] _190_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3641.22-3660.79" *)
  wire [32:0] _191_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3642.22-3660.79" *)
  wire [32:0] _192_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3643.22-3660.79" *)
  wire [32:0] _193_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3644.22-3660.79" *)
  wire [32:0] _194_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3646.22-3660.79" *)
  wire [32:0] _195_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3647.22-3660.79" *)
  wire [32:0] _196_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3648.22-3660.79" *)
  wire [32:0] _197_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3649.22-3660.79" *)
  wire [32:0] _198_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3650.22-3660.79" *)
  wire [32:0] _199_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3651.22-3660.79" *)
  wire [32:0] _200_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3652.22-3660.79" *)
  wire [32:0] _201_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3653.22-3660.79" *)
  wire [32:0] _202_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3654.22-3660.79" *)
  wire [32:0] _203_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3655.22-3660.79" *)
  wire [32:0] _204_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3657.22-3660.79" *)
  wire [32:0] _205_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3658.22-3660.79" *)
  wire [32:0] _206_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3659.22-3660.79" *)
  wire [32:0] _207_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3668.22-3703.88" *)
  wire [32:0] _208_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3669.22-3703.88" *)
  wire [32:0] _209_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3670.22-3703.88" *)
  wire [32:0] _210_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3671.22-3703.88" *)
  wire [32:0] _211_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3672.22-3703.88" *)
  wire [32:0] _212_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3673.22-3703.88" *)
  wire [32:0] _213_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3674.22-3703.88" *)
  wire [32:0] _214_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3675.22-3703.88" *)
  wire [32:0] _215_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3676.22-3703.88" *)
  wire [32:0] _216_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3677.22-3703.88" *)
  wire [32:0] _217_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3678.22-3703.88" *)
  wire [32:0] _218_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3680.22-3703.88" *)
  wire [32:0] _219_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3681.22-3703.88" *)
  wire [32:0] _220_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3682.22-3703.88" *)
  wire [32:0] _221_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3683.22-3703.88" *)
  wire [32:0] _222_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3684.22-3703.88" *)
  wire [32:0] _223_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3685.22-3703.88" *)
  wire [32:0] _224_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3686.22-3703.88" *)
  wire [32:0] _225_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3687.22-3703.88" *)
  wire [32:0] _226_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3688.22-3703.88" *)
  wire [32:0] _227_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3689.22-3703.88" *)
  wire [32:0] _228_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3691.22-3703.88" *)
  wire [32:0] _229_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3692.22-3703.88" *)
  wire [32:0] _230_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3693.22-3703.88" *)
  wire [32:0] _231_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3694.22-3703.88" *)
  wire [32:0] _232_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3695.22-3703.88" *)
  wire [32:0] _233_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3696.22-3703.88" *)
  wire [32:0] _234_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3697.22-3703.88" *)
  wire [32:0] _235_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3698.22-3703.88" *)
  wire [32:0] _236_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3699.22-3703.88" *)
  wire [32:0] _237_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3700.22-3703.88" *)
  wire [32:0] _238_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3701.22-3703.88" *)
  wire [32:0] _239_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3702.22-3703.88" *)
  wire [32:0] _240_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3707.22-3745.90" *)
  wire [32:0] _241_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3709.22-3745.90" *)
  wire [32:0] _242_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3711.22-3745.90" *)
  wire [32:0] _243_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3712.22-3745.90" *)
  wire [32:0] _244_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3713.22-3745.90" *)
  wire [32:0] _245_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3714.22-3745.90" *)
  wire [32:0] _246_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3715.22-3745.90" *)
  wire [32:0] _247_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3716.22-3745.90" *)
  wire [32:0] _248_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3717.22-3745.90" *)
  wire [32:0] _249_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3718.22-3745.90" *)
  wire [32:0] _250_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3719.22-3745.90" *)
  wire [32:0] _251_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3720.22-3745.90" *)
  wire [32:0] _252_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3722.22-3745.90" *)
  wire [32:0] _253_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3723.22-3745.90" *)
  wire [32:0] _254_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3724.22-3745.90" *)
  wire [32:0] _255_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3725.22-3745.90" *)
  wire [32:0] _256_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3726.22-3745.90" *)
  wire [32:0] _257_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3727.22-3745.90" *)
  wire [32:0] _258_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3728.22-3745.90" *)
  wire [32:0] _259_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3729.22-3745.90" *)
  wire [32:0] _260_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3730.22-3745.90" *)
  wire [32:0] _261_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3731.22-3745.90" *)
  wire [32:0] _262_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3733.22-3745.90" *)
  wire [32:0] _263_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3734.22-3745.90" *)
  wire [32:0] _264_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3735.22-3745.90" *)
  wire [32:0] _265_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3736.22-3745.90" *)
  wire [32:0] _266_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3737.22-3745.90" *)
  wire [32:0] _267_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3738.22-3745.90" *)
  wire [32:0] _268_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3739.22-3745.90" *)
  wire [32:0] _269_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3740.22-3745.90" *)
  wire [32:0] _270_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3741.22-3745.90" *)
  wire [32:0] _271_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3742.22-3745.90" *)
  wire [32:0] _272_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3744.22-3745.90" *)
  wire [32:0] _273_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3747.31-3750.58" *)
  wire [32:0] _274_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3748.31-3750.58" *)
  wire [32:0] _275_;
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3749.31-3750.58" *)
  wire [32:0] _276_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3381.22-3381.44" *)
  wire _277_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3382.22-3382.44" *)
  wire _278_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3383.22-3383.44" *)
  wire _279_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3391.22-3391.49" *)
  wire _280_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3392.22-3392.49" *)
  wire _281_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3393.22-3393.49" *)
  wire _282_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3403.22-3403.49" *)
  wire _283_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3404.22-3404.49" *)
  wire _284_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3405.22-3405.49" *)
  wire _285_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3410.22-3410.49" *)
  wire _286_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3411.22-3411.49" *)
  wire _287_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3412.22-3412.49" *)
  wire _288_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3415.31-3415.48" *)
  wire _289_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3416.31-3416.48" *)
  wire _290_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3417.31-3417.48" *)
  wire _291_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3380.22-3384.80" *)
  wire [32:0] _292_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3381.22-3384.80" *)
  wire [32:0] _293_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3382.22-3384.80" *)
  wire [32:0] _294_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3383.22-3384.80" *)
  wire [32:0] _295_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3390.22-3394.83" *)
  wire [32:0] _296_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3391.22-3394.83" *)
  wire [32:0] _297_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3392.22-3394.83" *)
  wire [32:0] _298_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3393.22-3394.83" *)
  wire [32:0] _299_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3402.22-3406.92" *)
  wire [32:0] _300_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3403.22-3406.92" *)
  wire [32:0] _301_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3404.22-3406.92" *)
  wire [32:0] _302_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3405.22-3406.92" *)
  wire [32:0] _303_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3409.22-3413.89" *)
  wire [32:0] _304_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3410.22-3413.89" *)
  wire [32:0] _305_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3411.22-3413.89" *)
  wire [32:0] _306_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3412.22-3413.89" *)
  wire [32:0] _307_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3415.31-3418.58" *)
  wire [32:0] _308_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3416.31-3418.58" *)
  wire [32:0] _309_;
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3417.31-3418.58" *)
  wire [32:0] _310_;
  (* src = "arm_core.v:3803.25-3803.33" *)
  wire _311_;
  (* src = "arm_core.v:3792.24-3792.44" *)
  wire _312_;
  (* src = "arm_core.v:3793.23-3793.59" *)
  wire [31:0] _313_;
  (* src = "arm_core.v:3794.23-3794.71" *)
  wire _314_;
  (* src = "arm_core.v:3786.13-3786.27" *)
  wire full_carry_out;
  (* src = "arm_core.v:3788.13-3788.29" *)
  reg full_carry_out_r = 1'h0;
  (* src = "arm_core.v:3785.13-3785.21" *)
  wire [31:0] full_out;
  (* src = "arm_core.v:3787.13-3787.23" *)
  reg [31:0] full_out_r = 32'd0;
  (* src = "arm_core.v:3773.29-3773.39" *)
  input i_carry_in;
  wire i_carry_in;
  (* src = "arm_core.v:3771.29-3771.34" *)
  input i_clk;
  wire i_clk;
  (* src = "arm_core.v:3776.29-3776.39" *)
  input [1:0] i_function;
  wire [1:0] i_function;
  (* src = "arm_core.v:3772.29-3772.33" *)
  input [31:0] i_in;
  wire [31:0] i_in;
  (* src = "arm_core.v:3774.29-3774.43" *)
  input [7:0] i_shift_amount;
  wire [7:0] i_shift_amount;
  (* src = "arm_core.v:3775.29-3775.45" *)
  input i_shift_imm_zero;
  wire i_shift_imm_zero;
  (* src = "arm_core.v:3779.29-3779.40" *)
  output o_carry_out;
  wire o_carry_out;
  (* src = "arm_core.v:3778.29-3778.34" *)
  output [31:0] o_out;
  wire [31:0] o_out;
  (* src = "arm_core.v:3780.29-3780.36" *)
  output o_stall;
  wire o_stall;
  (* src = "arm_core.v:3784.13-3784.28" *)
  wire quick_carry_out;
  (* src = "arm_core.v:3783.13-3783.22" *)
  wire [31:0] quick_out;
  (* hdlname = "u_shifter_full asr_out" *)
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3568.13-3568.20" *)
  wire [32:0] \u_shifter_full.asr_out ;
  (* hdlname = "u_shifter_full i_carry_in" *)
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3439.29-3439.39" *)
  wire \u_shifter_full.i_carry_in ;
  (* hdlname = "u_shifter_full i_function" *)
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3442.29-3442.39" *)
  wire [1:0] \u_shifter_full.i_function ;
  (* hdlname = "u_shifter_full i_in" *)
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3438.29-3438.33" *)
  wire [31:0] \u_shifter_full.i_in ;
  (* hdlname = "u_shifter_full i_shift_amount" *)
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3440.29-3440.43" *)
  wire [7:0] \u_shifter_full.i_shift_amount ;
  (* hdlname = "u_shifter_full i_shift_imm_zero" *)
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3441.29-3441.45" *)
  wire \u_shifter_full.i_shift_imm_zero ;
  (* hdlname = "u_shifter_full lsl_out" *)
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3566.13-3566.20" *)
  wire [32:0] \u_shifter_full.lsl_out ;
  (* hdlname = "u_shifter_full lsr_out" *)
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3567.13-3567.20" *)
  wire [32:0] \u_shifter_full.lsr_out ;
  (* hdlname = "u_shifter_full o_carry_out" *)
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3445.29-3445.40" *)
  wire \u_shifter_full.o_carry_out ;
  (* hdlname = "u_shifter_full o_out" *)
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3444.29-3444.34" *)
  wire [31:0] \u_shifter_full.o_out ;
  (* hdlname = "u_shifter_full ror_out" *)
  (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3569.13-3569.20" *)
  wire [32:0] \u_shifter_full.ror_out ;
  (* hdlname = "u_shifter_quick asr_out" *)
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3368.13-3368.20" *)
  wire [32:0] \u_shifter_quick.asr_out ;
  (* hdlname = "u_shifter_quick i_carry_in" *)
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3239.29-3239.39" *)
  wire \u_shifter_quick.i_carry_in ;
  (* hdlname = "u_shifter_quick i_function" *)
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3242.29-3242.39" *)
  wire [1:0] \u_shifter_quick.i_function ;
  (* hdlname = "u_shifter_quick i_in" *)
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3238.29-3238.33" *)
  wire [31:0] \u_shifter_quick.i_in ;
  (* hdlname = "u_shifter_quick i_shift_amount" *)
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3240.29-3240.43" *)
  wire [7:0] \u_shifter_quick.i_shift_amount ;
  (* hdlname = "u_shifter_quick i_shift_imm_zero" *)
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3241.29-3241.45" *)
  wire \u_shifter_quick.i_shift_imm_zero ;
  (* hdlname = "u_shifter_quick lsl_out" *)
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3366.13-3366.20" *)
  wire [32:0] \u_shifter_quick.lsl_out ;
  (* hdlname = "u_shifter_quick lsr_out" *)
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3367.13-3367.20" *)
  wire [32:0] \u_shifter_quick.lsr_out ;
  (* hdlname = "u_shifter_quick o_carry_out" *)
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3245.29-3245.40" *)
  wire \u_shifter_quick.o_carry_out ;
  (* hdlname = "u_shifter_quick o_out" *)
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3244.29-3244.34" *)
  wire [31:0] \u_shifter_quick.o_out ;
  (* hdlname = "u_shifter_quick ror_out" *)
  (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3369.13-3369.20" *)
  wire [32:0] \u_shifter_quick.ror_out ;
  (* src = "arm_core.v:3789.13-3789.24" *)
  reg use_quick_r = 1'h1;
  assign _006_ = _312_ & (* src = "arm_core.v:3792.23-3792.59" *) use_quick_r;
  assign _007_ = ! (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3581.22-3581.44" *) \u_shifter_full.i_shift_amount ;
  assign _008_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3582.22-3582.44" *) 8'h01;
  assign _009_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3583.22-3583.44" *) 8'h02;
  assign _010_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3584.22-3584.44" *) 8'h03;
  assign _011_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3585.22-3585.44" *) 8'h04;
  assign _012_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3586.22-3586.44" *) 8'h05;
  assign _013_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3587.22-3587.44" *) 8'h06;
  assign _014_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3588.22-3588.44" *) 8'h07;
  assign _015_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3589.22-3589.44" *) 8'h08;
  assign _016_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3590.22-3590.44" *) 8'h09;
  assign _017_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3591.22-3591.45" *) 8'h0a;
  assign _018_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3592.22-3592.45" *) 8'h0b;
  assign _019_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3594.22-3594.45" *) 8'h0c;
  assign _020_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3595.22-3595.45" *) 8'h0d;
  assign _021_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3596.22-3596.45" *) 8'h0e;
  assign _022_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3597.22-3597.45" *) 8'h0f;
  assign _023_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3598.22-3598.45" *) 8'h10;
  assign _024_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3599.22-3599.45" *) 8'h11;
  assign _025_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3600.22-3600.45" *) 8'h12;
  assign _026_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3601.22-3601.45" *) 8'h13;
  assign _027_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3602.22-3602.45" *) 8'h14;
  assign _028_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3603.22-3603.45" *) 8'h15;
  assign _029_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3605.22-3605.45" *) 8'h16;
  assign _030_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3606.22-3606.45" *) 8'h17;
  assign _031_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3607.22-3607.45" *) 8'h18;
  assign _032_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3608.22-3608.45" *) 8'h19;
  assign _033_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3609.22-3609.45" *) 8'h1a;
  assign _034_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3610.22-3610.45" *) 8'h1b;
  assign _035_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3611.22-3611.45" *) 8'h1c;
  assign _036_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3612.22-3612.45" *) 8'h1d;
  assign _037_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3613.22-3613.45" *) 8'h1e;
  assign _038_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3614.22-3614.45" *) 8'h1f;
  assign _039_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3615.22-3615.45" *) 8'h20;
  assign _040_ = ! (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3624.22-3624.44" *) \u_shifter_full.i_shift_amount ;
  assign _041_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3625.22-3625.44" *) 8'h01;
  assign _042_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3626.22-3626.44" *) 8'h02;
  assign _043_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3627.22-3627.44" *) 8'h03;
  assign _044_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3628.22-3628.44" *) 8'h04;
  assign _045_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3629.22-3629.44" *) 8'h05;
  assign _046_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3630.22-3630.44" *) 8'h06;
  assign _047_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3631.22-3631.44" *) 8'h07;
  assign _048_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3632.22-3632.44" *) 8'h08;
  assign _049_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3633.22-3633.44" *) 8'h09;
  assign _050_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3635.22-3635.45" *) 8'h0a;
  assign _051_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3636.22-3636.45" *) 8'h0b;
  assign _052_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3637.22-3637.45" *) 8'h0c;
  assign _053_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3638.22-3638.45" *) 8'h0d;
  assign _054_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3639.22-3639.45" *) 8'h0e;
  assign _055_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3640.22-3640.45" *) 8'h0f;
  assign _056_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3641.22-3641.45" *) 8'h10;
  assign _057_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3642.22-3642.45" *) 8'h11;
  assign _058_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3643.22-3643.45" *) 8'h12;
  assign _059_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3644.22-3644.45" *) 8'h13;
  assign _060_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3646.22-3646.45" *) 8'h14;
  assign _061_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3647.22-3647.45" *) 8'h15;
  assign _062_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3648.22-3648.45" *) 8'h16;
  assign _063_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3649.22-3649.45" *) 8'h17;
  assign _064_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3650.22-3650.45" *) 8'h18;
  assign _065_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3651.22-3651.45" *) 8'h19;
  assign _066_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3652.22-3652.45" *) 8'h1a;
  assign _067_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3653.22-3653.45" *) 8'h1b;
  assign _068_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3654.22-3654.45" *) 8'h1c;
  assign _069_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3655.22-3655.45" *) 8'h1d;
  assign _070_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3657.22-3657.45" *) 8'h1e;
  assign _071_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3658.22-3658.45" *) 8'h1f;
  assign _072_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3659.22-3659.45" *) 8'h20;
  assign _073_ = ! (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3669.22-3669.44" *) \u_shifter_full.i_shift_amount ;
  assign _074_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3670.22-3670.44" *) 8'h01;
  assign _075_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3671.22-3671.44" *) 8'h02;
  assign _076_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3672.22-3672.44" *) 8'h03;
  assign _077_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3673.22-3673.44" *) 8'h04;
  assign _078_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3674.22-3674.44" *) 8'h05;
  assign _079_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3675.22-3675.44" *) 8'h06;
  assign _080_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3676.22-3676.44" *) 8'h07;
  assign _081_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3677.22-3677.44" *) 8'h08;
  assign _082_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3678.22-3678.44" *) 8'h09;
  assign _083_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3680.22-3680.45" *) 8'h0a;
  assign _084_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3681.22-3681.45" *) 8'h0b;
  assign _085_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3682.22-3682.45" *) 8'h0c;
  assign _086_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3683.22-3683.45" *) 8'h0d;
  assign _087_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3684.22-3684.45" *) 8'h0e;
  assign _088_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3685.22-3685.45" *) 8'h0f;
  assign _089_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3686.22-3686.45" *) 8'h10;
  assign _090_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3687.22-3687.45" *) 8'h11;
  assign _091_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3688.22-3688.45" *) 8'h12;
  assign _092_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3689.22-3689.45" *) 8'h13;
  assign _093_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3691.22-3691.45" *) 8'h14;
  assign _094_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3692.22-3692.45" *) 8'h15;
  assign _095_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3693.22-3693.45" *) 8'h16;
  assign _096_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3694.22-3694.45" *) 8'h17;
  assign _097_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3695.22-3695.45" *) 8'h18;
  assign _098_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3696.22-3696.45" *) 8'h19;
  assign _099_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3697.22-3697.45" *) 8'h1a;
  assign _100_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3698.22-3698.45" *) 8'h1b;
  assign _101_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3699.22-3699.45" *) 8'h1c;
  assign _102_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3700.22-3700.45" *) 8'h1d;
  assign _103_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3701.22-3701.45" *) 8'h1e;
  assign _104_ = \u_shifter_full.i_shift_amount  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3702.22-3702.45" *) 8'h1f;
  assign _105_ = ! (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3709.22-3709.49" *) \u_shifter_full.i_shift_amount ;
  assign _106_ = ! (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3711.22-3711.49" *) \u_shifter_full.i_shift_amount [4:0];
  assign _107_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3712.22-3712.49" *) 5'h01;
  assign _108_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3713.22-3713.49" *) 5'h02;
  assign _109_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3714.22-3714.49" *) 5'h03;
  assign _110_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3715.22-3715.49" *) 5'h04;
  assign _111_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3716.22-3716.49" *) 5'h05;
  assign _112_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3717.22-3717.49" *) 5'h06;
  assign _113_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3718.22-3718.49" *) 5'h07;
  assign _114_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3719.22-3719.49" *) 5'h08;
  assign _115_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3720.22-3720.49" *) 5'h09;
  assign _116_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3722.22-3722.50" *) 5'h0a;
  assign _117_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3723.22-3723.50" *) 5'h0b;
  assign _118_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3724.22-3724.50" *) 5'h0c;
  assign _119_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3725.22-3725.50" *) 5'h0d;
  assign _120_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3726.22-3726.50" *) 5'h0e;
  assign _121_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3727.22-3727.50" *) 5'h0f;
  assign _122_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3728.22-3728.50" *) 5'h10;
  assign _123_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3729.22-3729.50" *) 5'h11;
  assign _124_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3730.22-3730.50" *) 5'h12;
  assign _125_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3731.22-3731.50" *) 5'h13;
  assign _126_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3733.22-3733.50" *) 5'h14;
  assign _127_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3734.22-3734.50" *) 5'h15;
  assign _128_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3735.22-3735.50" *) 5'h16;
  assign _129_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3736.22-3736.50" *) 5'h17;
  assign _130_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3737.22-3737.50" *) 5'h18;
  assign _131_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3738.22-3738.50" *) 5'h19;
  assign _132_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3739.22-3739.50" *) 5'h1a;
  assign _133_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3740.22-3740.50" *) 5'h1b;
  assign _134_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3741.22-3741.50" *) 5'h1c;
  assign _135_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3742.22-3742.50" *) 5'h1d;
  assign _136_ = \u_shifter_full.i_shift_amount [4:0] == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3744.22-3744.50" *) 5'h1e;
  assign _137_ = ! (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3747.31-3747.48" *) \u_shifter_full.i_function ;
  assign _138_ = \u_shifter_full.i_function  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3748.31-3748.48" *) 2'h1;
  assign _139_ = \u_shifter_full.i_function  == (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3749.31-3749.48" *) 2'h2;
  assign _140_ = \u_shifter_full.i_shift_imm_zero  ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3579.22-3616.81" *) { \u_shifter_full.i_carry_in , \u_shifter_full.i_in  } : _141_;
  assign _141_ = _007_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3581.22-3616.81" *) { \u_shifter_full.i_carry_in , \u_shifter_full.i_in  } : _142_;
  assign _142_ = _008_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3582.22-3616.81" *) { \u_shifter_full.i_in , 1'h0 } : _143_;
  assign _143_ = _009_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3583.22-3616.81" *) { \u_shifter_full.i_in [30:0], 2'h0 } : _144_;
  assign _144_ = _010_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3584.22-3616.81" *) { \u_shifter_full.i_in [29:0], 3'h0 } : _145_;
  assign _145_ = _011_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3585.22-3616.81" *) { \u_shifter_full.i_in [28:0], 4'h0 } : _146_;
  assign _146_ = _012_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3586.22-3616.81" *) { \u_shifter_full.i_in [27:0], 5'h00 } : _147_;
  assign _147_ = _013_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3587.22-3616.81" *) { \u_shifter_full.i_in [26:0], 6'h00 } : _148_;
  assign _148_ = _014_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3588.22-3616.81" *) { \u_shifter_full.i_in [25:0], 7'h00 } : _149_;
  assign _149_ = _015_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3589.22-3616.81" *) { \u_shifter_full.i_in [24:0], 8'h00 } : _150_;
  assign _150_ = _016_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3590.22-3616.81" *) { \u_shifter_full.i_in [23:0], 9'h000 } : _151_;
  assign _151_ = _017_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3591.22-3616.81" *) { \u_shifter_full.i_in [22:0], 10'h000 } : _152_;
  assign _152_ = _018_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3592.22-3616.81" *) { \u_shifter_full.i_in [21:0], 11'h000 } : _153_;
  assign _153_ = _019_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3594.22-3616.81" *) { \u_shifter_full.i_in [20:0], 12'h000 } : _154_;
  assign _154_ = _020_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3595.22-3616.81" *) { \u_shifter_full.i_in [19:0], 13'h0000 } : _155_;
  assign _155_ = _021_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3596.22-3616.81" *) { \u_shifter_full.i_in [18:0], 14'h0000 } : _156_;
  assign _156_ = _022_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3597.22-3616.81" *) { \u_shifter_full.i_in [17:0], 15'h0000 } : _157_;
  assign _157_ = _023_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3598.22-3616.81" *) { \u_shifter_full.i_in [16:0], 16'h0000 } : _158_;
  assign _158_ = _024_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3599.22-3616.81" *) { \u_shifter_full.i_in [15:0], 17'h00000 } : _159_;
  assign _159_ = _025_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3600.22-3616.81" *) { \u_shifter_full.i_in [14:0], 18'h00000 } : _160_;
  assign _160_ = _026_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3601.22-3616.81" *) { \u_shifter_full.i_in [13:0], 19'h00000 } : _161_;
  assign _161_ = _027_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3602.22-3616.81" *) { \u_shifter_full.i_in [12:0], 20'h00000 } : _162_;
  assign _162_ = _028_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3603.22-3616.81" *) { \u_shifter_full.i_in [11:0], 21'h000000 } : _163_;
  assign _163_ = _029_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3605.22-3616.81" *) { \u_shifter_full.i_in [10:0], 22'h000000 } : _164_;
  assign _164_ = _030_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3606.22-3616.81" *) { \u_shifter_full.i_in [9:0], 23'h000000 } : _165_;
  assign _165_ = _031_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3607.22-3616.81" *) { \u_shifter_full.i_in [8:0], 24'h000000 } : _166_;
  assign _166_ = _032_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3608.22-3616.81" *) { \u_shifter_full.i_in [7:0], 25'h0000000 } : _167_;
  assign _167_ = _033_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3609.22-3616.81" *) { \u_shifter_full.i_in [6:0], 26'h0000000 } : _168_;
  assign _168_ = _034_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3610.22-3616.81" *) { \u_shifter_full.i_in [5:0], 27'h0000000 } : _169_;
  assign _169_ = _035_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3611.22-3616.81" *) { \u_shifter_full.i_in [4:0], 28'h0000000 } : _170_;
  assign _170_ = _036_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3612.22-3616.81" *) { \u_shifter_full.i_in [3:0], 29'h00000000 } : _171_;
  assign _171_ = _037_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3613.22-3616.81" *) { \u_shifter_full.i_in [2:0], 30'h00000000 } : _172_;
  assign _172_ = _038_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3614.22-3616.81" *) { \u_shifter_full.i_in [1:0], 31'h00000000 } : _173_;
  assign _173_ = _039_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3615.22-3616.81" *) { \u_shifter_full.i_in [0], 32'h00000000 } : 33'h000000000;
  assign _174_ = \u_shifter_full.i_shift_imm_zero  ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3623.22-3660.79" *) { \u_shifter_full.i_in [31], 32'h00000000 } : _175_;
  assign _175_ = _040_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3624.22-3660.79" *) { \u_shifter_full.i_carry_in , \u_shifter_full.i_in  } : _176_;
  assign _176_ = _041_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3625.22-3660.79" *) { \u_shifter_full.i_in [0], 1'h0, \u_shifter_full.i_in [31:1] } : _177_;
  assign _177_ = _042_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3626.22-3660.79" *) { \u_shifter_full.i_in [1], 2'h0, \u_shifter_full.i_in [31:2] } : _178_;
  assign _178_ = _043_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3627.22-3660.79" *) { \u_shifter_full.i_in [2], 3'h0, \u_shifter_full.i_in [31:3] } : _179_;
  assign _179_ = _044_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3628.22-3660.79" *) { \u_shifter_full.i_in [3], 4'h0, \u_shifter_full.i_in [31:4] } : _180_;
  assign _180_ = _045_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3629.22-3660.79" *) { \u_shifter_full.i_in [4], 5'h00, \u_shifter_full.i_in [31:5] } : _181_;
  assign _181_ = _046_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3630.22-3660.79" *) { \u_shifter_full.i_in [5], 6'h00, \u_shifter_full.i_in [31:6] } : _182_;
  assign _182_ = _047_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3631.22-3660.79" *) { \u_shifter_full.i_in [6], 7'h00, \u_shifter_full.i_in [31:7] } : _183_;
  assign _183_ = _048_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3632.22-3660.79" *) { \u_shifter_full.i_in [7], 8'h00, \u_shifter_full.i_in [31:8] } : _184_;
  assign _184_ = _049_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3633.22-3660.79" *) { \u_shifter_full.i_in [8], 9'h000, \u_shifter_full.i_in [31:9] } : _185_;
  assign _185_ = _050_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3635.22-3660.79" *) { \u_shifter_full.i_in [9], 10'h000, \u_shifter_full.i_in [31:10] } : _186_;
  assign _186_ = _051_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3636.22-3660.79" *) { \u_shifter_full.i_in [10], 11'h000, \u_shifter_full.i_in [31:11] } : _187_;
  assign _187_ = _052_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3637.22-3660.79" *) { \u_shifter_full.i_in [11], 12'h000, \u_shifter_full.i_in [31:12] } : _188_;
  assign _188_ = _053_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3638.22-3660.79" *) { \u_shifter_full.i_in [12], 13'h0000, \u_shifter_full.i_in [31:13] } : _189_;
  assign _189_ = _054_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3639.22-3660.79" *) { \u_shifter_full.i_in [13], 14'h0000, \u_shifter_full.i_in [31:14] } : _190_;
  assign _190_ = _055_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3640.22-3660.79" *) { \u_shifter_full.i_in [14], 15'h0000, \u_shifter_full.i_in [31:15] } : _191_;
  assign _191_ = _056_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3641.22-3660.79" *) { \u_shifter_full.i_in [15], 16'h0000, \u_shifter_full.i_in [31:16] } : _192_;
  assign _192_ = _057_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3642.22-3660.79" *) { \u_shifter_full.i_in [16], 17'h00000, \u_shifter_full.i_in [31:17] } : _193_;
  assign _193_ = _058_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3643.22-3660.79" *) { \u_shifter_full.i_in [17], 18'h00000, \u_shifter_full.i_in [31:18] } : _194_;
  assign _194_ = _059_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3644.22-3660.79" *) { \u_shifter_full.i_in [18], 19'h00000, \u_shifter_full.i_in [31:19] } : _195_;
  assign _195_ = _060_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3646.22-3660.79" *) { \u_shifter_full.i_in [19], 20'h00000, \u_shifter_full.i_in [31:20] } : _196_;
  assign _196_ = _061_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3647.22-3660.79" *) { \u_shifter_full.i_in [20], 21'h000000, \u_shifter_full.i_in [31:21] } : _197_;
  assign _197_ = _062_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3648.22-3660.79" *) { \u_shifter_full.i_in [21], 22'h000000, \u_shifter_full.i_in [31:22] } : _198_;
  assign _198_ = _063_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3649.22-3660.79" *) { \u_shifter_full.i_in [22], 23'h000000, \u_shifter_full.i_in [31:23] } : _199_;
  assign _199_ = _064_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3650.22-3660.79" *) { \u_shifter_full.i_in [23], 24'h000000, \u_shifter_full.i_in [31:24] } : _200_;
  assign _200_ = _065_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3651.22-3660.79" *) { \u_shifter_full.i_in [24], 25'h0000000, \u_shifter_full.i_in [31:25] } : _201_;
  assign _201_ = _066_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3652.22-3660.79" *) { \u_shifter_full.i_in [25], 26'h0000000, \u_shifter_full.i_in [31:26] } : _202_;
  assign _202_ = _067_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3653.22-3660.79" *) { \u_shifter_full.i_in [26], 27'h0000000, \u_shifter_full.i_in [31:27] } : _203_;
  assign _203_ = _068_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3654.22-3660.79" *) { \u_shifter_full.i_in [27], 28'h0000000, \u_shifter_full.i_in [31:28] } : _204_;
  assign _204_ = _069_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3655.22-3660.79" *) { \u_shifter_full.i_in [28], 29'h00000000, \u_shifter_full.i_in [31:29] } : _205_;
  assign _205_ = _070_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3657.22-3660.79" *) { \u_shifter_full.i_in [29], 30'h00000000, \u_shifter_full.i_in [31:30] } : _206_;
  assign _206_ = _071_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3658.22-3660.79" *) { \u_shifter_full.i_in [30], 31'h00000000, \u_shifter_full.i_in [31] } : _207_;
  assign _207_ = _072_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3659.22-3660.79" *) { \u_shifter_full.i_in [31], 32'h00000000 } : 33'h000000000;
  assign _208_ = \u_shifter_full.i_shift_imm_zero  ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3668.22-3703.88" *) { \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31] } : _209_;
  assign _209_ = _073_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3669.22-3703.88" *) { \u_shifter_full.i_carry_in , \u_shifter_full.i_in  } : _210_;
  assign _210_ = _074_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3670.22-3703.88" *) { \u_shifter_full.i_in [0], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:1] } : _211_;
  assign _211_ = _075_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3671.22-3703.88" *) { \u_shifter_full.i_in [1], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:2] } : _212_;
  assign _212_ = _076_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3672.22-3703.88" *) { \u_shifter_full.i_in [2], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:3] } : _213_;
  assign _213_ = _077_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3673.22-3703.88" *) { \u_shifter_full.i_in [3], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:4] } : _214_;
  assign _214_ = _078_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3674.22-3703.88" *) { \u_shifter_full.i_in [4], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:5] } : _215_;
  assign _215_ = _079_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3675.22-3703.88" *) { \u_shifter_full.i_in [5], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:6] } : _216_;
  assign _216_ = _080_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3676.22-3703.88" *) { \u_shifter_full.i_in [6], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:7] } : _217_;
  assign _217_ = _081_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3677.22-3703.88" *) { \u_shifter_full.i_in [7], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:8] } : _218_;
  assign _218_ = _082_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3678.22-3703.88" *) { \u_shifter_full.i_in [8], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:9] } : _219_;
  assign _219_ = _083_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3680.22-3703.88" *) { \u_shifter_full.i_in [9], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:10] } : _220_;
  assign _220_ = _084_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3681.22-3703.88" *) { \u_shifter_full.i_in [10], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:11] } : _221_;
  assign _221_ = _085_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3682.22-3703.88" *) { \u_shifter_full.i_in [11], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:12] } : _222_;
  assign _222_ = _086_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3683.22-3703.88" *) { \u_shifter_full.i_in [12], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:13] } : _223_;
  assign _223_ = _087_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3684.22-3703.88" *) { \u_shifter_full.i_in [13], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:14] } : _224_;
  assign _224_ = _088_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3685.22-3703.88" *) { \u_shifter_full.i_in [14], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:15] } : _225_;
  assign _225_ = _089_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3686.22-3703.88" *) { \u_shifter_full.i_in [15], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:16] } : _226_;
  assign _226_ = _090_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3687.22-3703.88" *) { \u_shifter_full.i_in [16], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:17] } : _227_;
  assign _227_ = _091_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3688.22-3703.88" *) { \u_shifter_full.i_in [17], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:18] } : _228_;
  assign _228_ = _092_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3689.22-3703.88" *) { \u_shifter_full.i_in [18], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:19] } : _229_;
  assign _229_ = _093_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3691.22-3703.88" *) { \u_shifter_full.i_in [19], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:20] } : _230_;
  assign _230_ = _094_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3692.22-3703.88" *) { \u_shifter_full.i_in [20], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:21] } : _231_;
  assign _231_ = _095_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3693.22-3703.88" *) { \u_shifter_full.i_in [21], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:22] } : _232_;
  assign _232_ = _096_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3694.22-3703.88" *) { \u_shifter_full.i_in [22], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:23] } : _233_;
  assign _233_ = _097_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3695.22-3703.88" *) { \u_shifter_full.i_in [23], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:24] } : _234_;
  assign _234_ = _098_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3696.22-3703.88" *) { \u_shifter_full.i_in [24], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:25] } : _235_;
  assign _235_ = _099_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3697.22-3703.88" *) { \u_shifter_full.i_in [25], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:26] } : _236_;
  assign _236_ = _100_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3698.22-3703.88" *) { \u_shifter_full.i_in [26], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:27] } : _237_;
  assign _237_ = _101_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3699.22-3703.88" *) { \u_shifter_full.i_in [27], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:28] } : _238_;
  assign _238_ = _102_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3700.22-3703.88" *) { \u_shifter_full.i_in [28], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:29] } : _239_;
  assign _239_ = _103_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3701.22-3703.88" *) { \u_shifter_full.i_in [29], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31:30] } : _240_;
  assign _240_ = _104_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3702.22-3703.88" *) { \u_shifter_full.i_in [30], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31] } : { \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31], \u_shifter_full.i_in [31] };
  assign _241_ = \u_shifter_full.i_shift_imm_zero  ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3707.22-3745.90" *) { \u_shifter_full.i_in [0], \u_shifter_full.i_carry_in , \u_shifter_full.i_in [31:1] } : _242_;
  assign _242_ = _105_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3709.22-3745.90" *) { \u_shifter_full.i_carry_in , \u_shifter_full.i_in  } : _243_;
  assign _243_ = _106_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3711.22-3745.90" *) { \u_shifter_full.i_in [31], \u_shifter_full.i_in  } : _244_;
  assign _244_ = _107_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3712.22-3745.90" *) { \u_shifter_full.i_in [0], \u_shifter_full.i_in [0], \u_shifter_full.i_in [31:1] } : _245_;
  assign _245_ = _108_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3713.22-3745.90" *) { \u_shifter_full.i_in [1], \u_shifter_full.i_in [1:0], \u_shifter_full.i_in [31:2] } : _246_;
  assign _246_ = _109_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3714.22-3745.90" *) { \u_shifter_full.i_in [2], \u_shifter_full.i_in [2:0], \u_shifter_full.i_in [31:3] } : _247_;
  assign _247_ = _110_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3715.22-3745.90" *) { \u_shifter_full.i_in [3], \u_shifter_full.i_in [3:0], \u_shifter_full.i_in [31:4] } : _248_;
  assign _248_ = _111_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3716.22-3745.90" *) { \u_shifter_full.i_in [4], \u_shifter_full.i_in [4:0], \u_shifter_full.i_in [31:5] } : _249_;
  assign _249_ = _112_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3717.22-3745.90" *) { \u_shifter_full.i_in [5], \u_shifter_full.i_in [5:0], \u_shifter_full.i_in [31:6] } : _250_;
  assign _250_ = _113_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3718.22-3745.90" *) { \u_shifter_full.i_in [6], \u_shifter_full.i_in [6:0], \u_shifter_full.i_in [31:7] } : _251_;
  assign _251_ = _114_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3719.22-3745.90" *) { \u_shifter_full.i_in [7], \u_shifter_full.i_in [7:0], \u_shifter_full.i_in [31:8] } : _252_;
  assign _252_ = _115_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3720.22-3745.90" *) { \u_shifter_full.i_in [8], \u_shifter_full.i_in [8:0], \u_shifter_full.i_in [31:9] } : _253_;
  assign _253_ = _116_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3722.22-3745.90" *) { \u_shifter_full.i_in [9], \u_shifter_full.i_in [9:0], \u_shifter_full.i_in [31:10] } : _254_;
  assign _254_ = _117_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3723.22-3745.90" *) { \u_shifter_full.i_in [10], \u_shifter_full.i_in [10:0], \u_shifter_full.i_in [31:11] } : _255_;
  assign _255_ = _118_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3724.22-3745.90" *) { \u_shifter_full.i_in [11], \u_shifter_full.i_in [11:0], \u_shifter_full.i_in [31:12] } : _256_;
  assign _256_ = _119_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3725.22-3745.90" *) { \u_shifter_full.i_in [12], \u_shifter_full.i_in [12:0], \u_shifter_full.i_in [31:13] } : _257_;
  assign _257_ = _120_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3726.22-3745.90" *) { \u_shifter_full.i_in [13], \u_shifter_full.i_in [13:0], \u_shifter_full.i_in [31:14] } : _258_;
  assign _258_ = _121_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3727.22-3745.90" *) { \u_shifter_full.i_in [14], \u_shifter_full.i_in [14:0], \u_shifter_full.i_in [31:15] } : _259_;
  assign _259_ = _122_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3728.22-3745.90" *) { \u_shifter_full.i_in [15], \u_shifter_full.i_in [15:0], \u_shifter_full.i_in [31:16] } : _260_;
  assign _260_ = _123_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3729.22-3745.90" *) { \u_shifter_full.i_in [16], \u_shifter_full.i_in [16:0], \u_shifter_full.i_in [31:17] } : _261_;
  assign _261_ = _124_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3730.22-3745.90" *) { \u_shifter_full.i_in [17], \u_shifter_full.i_in [17:0], \u_shifter_full.i_in [31:18] } : _262_;
  assign _262_ = _125_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3731.22-3745.90" *) { \u_shifter_full.i_in [18], \u_shifter_full.i_in [18:0], \u_shifter_full.i_in [31:19] } : _263_;
  assign _263_ = _126_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3733.22-3745.90" *) { \u_shifter_full.i_in [19], \u_shifter_full.i_in [19:0], \u_shifter_full.i_in [31:20] } : _264_;
  assign _264_ = _127_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3734.22-3745.90" *) { \u_shifter_full.i_in [20], \u_shifter_full.i_in [20:0], \u_shifter_full.i_in [31:21] } : _265_;
  assign _265_ = _128_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3735.22-3745.90" *) { \u_shifter_full.i_in [21], \u_shifter_full.i_in [21:0], \u_shifter_full.i_in [31:22] } : _266_;
  assign _266_ = _129_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3736.22-3745.90" *) { \u_shifter_full.i_in [22], \u_shifter_full.i_in [22:0], \u_shifter_full.i_in [31:23] } : _267_;
  assign _267_ = _130_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3737.22-3745.90" *) { \u_shifter_full.i_in [23], \u_shifter_full.i_in [23:0], \u_shifter_full.i_in [31:24] } : _268_;
  assign _268_ = _131_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3738.22-3745.90" *) { \u_shifter_full.i_in [24], \u_shifter_full.i_in [24:0], \u_shifter_full.i_in [31:25] } : _269_;
  assign _269_ = _132_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3739.22-3745.90" *) { \u_shifter_full.i_in [25], \u_shifter_full.i_in [25:0], \u_shifter_full.i_in [31:26] } : _270_;
  assign _270_ = _133_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3740.22-3745.90" *) { \u_shifter_full.i_in [26], \u_shifter_full.i_in [26:0], \u_shifter_full.i_in [31:27] } : _271_;
  assign _271_ = _134_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3741.22-3745.90" *) { \u_shifter_full.i_in [27], \u_shifter_full.i_in [27:0], \u_shifter_full.i_in [31:28] } : _272_;
  assign _272_ = _135_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3742.22-3745.90" *) { \u_shifter_full.i_in [28], \u_shifter_full.i_in [28:0], \u_shifter_full.i_in [31:29] } : _273_;
  assign _273_ = _136_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3744.22-3745.90" *) { \u_shifter_full.i_in [29], \u_shifter_full.i_in [29:0], \u_shifter_full.i_in [31:30] } : { \u_shifter_full.i_in [30], \u_shifter_full.i_in [30:0], \u_shifter_full.i_in [31] };
  assign _274_ = _137_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3747.31-3750.58" *) \u_shifter_full.lsl_out  : _275_;
  assign _275_ = _138_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3748.31-3750.58" *) \u_shifter_full.lsr_out  : _276_;
  assign _276_ = _139_ ? (* src = "arm_core.v:3807.18-3815.2|arm_core.v:3749.31-3750.58" *) \u_shifter_full.asr_out  : \u_shifter_full.ror_out ;
  assign _277_ = ! (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3381.22-3381.44" *) \u_shifter_quick.i_shift_amount ;
  assign _278_ = \u_shifter_quick.i_shift_amount  == (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3382.22-3382.44" *) 2'h1;
  assign _279_ = \u_shifter_quick.i_shift_amount  == (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3383.22-3383.44" *) 2'h2;
  assign _280_ = ! (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3391.22-3391.49" *) \u_shifter_quick.i_shift_amount [1:0];
  assign _281_ = \u_shifter_quick.i_shift_amount [1:0] == (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3392.22-3392.49" *) 2'h1;
  assign _282_ = \u_shifter_quick.i_shift_amount [1:0] == (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3393.22-3393.49" *) 2'h2;
  assign _283_ = ! (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3403.22-3403.49" *) \u_shifter_quick.i_shift_amount [1:0];
  assign _284_ = \u_shifter_quick.i_shift_amount [1:0] == (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3404.22-3404.49" *) 2'h1;
  assign _285_ = \u_shifter_quick.i_shift_amount [1:0] == (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3405.22-3405.49" *) 2'h2;
  assign _286_ = ! (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3410.22-3410.49" *) \u_shifter_quick.i_shift_amount [1:0];
  assign _287_ = \u_shifter_quick.i_shift_amount [1:0] == (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3411.22-3411.49" *) 2'h1;
  assign _288_ = \u_shifter_quick.i_shift_amount [1:0] == (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3412.22-3412.49" *) 2'h2;
  assign _289_ = ! (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3415.31-3415.48" *) \u_shifter_quick.i_function ;
  assign _290_ = \u_shifter_quick.i_function  == (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3416.31-3416.48" *) 2'h1;
  assign _291_ = \u_shifter_quick.i_function  == (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3417.31-3417.48" *) 2'h2;
  assign _292_ = \u_shifter_quick.i_shift_imm_zero  ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3380.22-3384.80" *) { \u_shifter_quick.i_carry_in , \u_shifter_quick.i_in  } : _293_;
  assign _293_ = _277_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3381.22-3384.80" *) { \u_shifter_quick.i_carry_in , \u_shifter_quick.i_in  } : _294_;
  assign _294_ = _278_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3382.22-3384.80" *) { \u_shifter_quick.i_in , 1'h0 } : _295_;
  assign _295_ = _279_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3383.22-3384.80" *) { \u_shifter_quick.i_in [30:0], 2'h0 } : { \u_shifter_quick.i_in [29:0], 3'h0 };
  assign _296_ = \u_shifter_quick.i_shift_imm_zero  ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3390.22-3394.83" *) { \u_shifter_quick.i_in [31], 32'h00000000 } : _297_;
  assign _297_ = _280_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3391.22-3394.83" *) { \u_shifter_quick.i_carry_in , \u_shifter_quick.i_in  } : _298_;
  assign _298_ = _281_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3392.22-3394.83" *) { \u_shifter_quick.i_in [0], 1'h0, \u_shifter_quick.i_in [31:1] } : _299_;
  assign _299_ = _282_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3393.22-3394.83" *) { \u_shifter_quick.i_in [1], 2'h0, \u_shifter_quick.i_in [31:2] } : { \u_shifter_quick.i_in [2], 3'h0, \u_shifter_quick.i_in [31:3] };
  assign _300_ = \u_shifter_quick.i_shift_imm_zero  ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3402.22-3406.92" *) { \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31] } : _301_;
  assign _301_ = _283_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3403.22-3406.92" *) { \u_shifter_quick.i_carry_in , \u_shifter_quick.i_in  } : _302_;
  assign _302_ = _284_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3404.22-3406.92" *) { \u_shifter_quick.i_in [0], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31:1] } : _303_;
  assign _303_ = _285_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3405.22-3406.92" *) { \u_shifter_quick.i_in [1], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31:2] } : { \u_shifter_quick.i_in [2], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31], \u_shifter_quick.i_in [31:3] };
  assign _304_ = \u_shifter_quick.i_shift_imm_zero  ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3409.22-3413.89" *) { \u_shifter_quick.i_in [0], \u_shifter_quick.i_carry_in , \u_shifter_quick.i_in [31:1] } : _305_;
  assign _305_ = _286_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3410.22-3413.89" *) { \u_shifter_quick.i_carry_in , \u_shifter_quick.i_in  } : _306_;
  assign _306_ = _287_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3411.22-3413.89" *) { \u_shifter_quick.i_in [0], \u_shifter_quick.i_in [0], \u_shifter_quick.i_in [31:1] } : _307_;
  assign _307_ = _288_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3412.22-3413.89" *) { \u_shifter_quick.i_in [1], \u_shifter_quick.i_in [1:0], \u_shifter_quick.i_in [31:2] } : { \u_shifter_quick.i_in [2], \u_shifter_quick.i_in [2:0], \u_shifter_quick.i_in [31:3] };
  assign _308_ = _289_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3415.31-3418.58" *) \u_shifter_quick.lsl_out  : _309_;
  assign _309_ = _290_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3416.31-3418.58" *) \u_shifter_quick.lsr_out  : _310_;
  assign _310_ = _291_ ? (* src = "arm_core.v:3820.19-3828.2|arm_core.v:3417.31-3418.58" *) \u_shifter_quick.asr_out  : \u_shifter_quick.ror_out ;
  assign _311_ = ! (* src = "arm_core.v:3803.25-3803.33" *) o_stall;
  (* src = "arm_core.v:3799.1-3804.8" *)
  always @(posedge i_clk)
    full_out_r <= _274_[31:0];
  (* src = "arm_core.v:3799.1-3804.8" *)
  always @(posedge i_clk)
    full_carry_out_r <= _274_[32];
  (* src = "arm_core.v:3799.1-3804.8" *)
  always @(posedge i_clk)
    use_quick_r <= _311_;
  assign _312_ = | (* src = "arm_core.v:3792.24-3792.44" *) i_shift_amount[7:2];
  assign _313_ = use_quick_r ? (* src = "arm_core.v:3793.23-3793.59" *) quick_out : full_out_r;
  assign _314_ = use_quick_r ? (* src = "arm_core.v:3794.23-3794.71" *) quick_carry_out : full_carry_out_r;
  assign o_stall = _006_;
  assign o_out = _313_;
  assign o_carry_out = _314_;
  assign \u_shifter_full.lsl_out  = _140_;
  assign \u_shifter_full.lsr_out  = _174_;
  assign \u_shifter_full.asr_out  = _208_;
  assign \u_shifter_full.ror_out  = _241_;
  assign { \u_shifter_full.o_carry_out , \u_shifter_full.o_out  } = _274_;
  assign full_carry_out = \u_shifter_full.o_carry_out ;
  assign full_out = \u_shifter_full.o_out ;
  assign \u_shifter_full.i_function  = i_function;
  assign \u_shifter_full.i_shift_imm_zero  = i_shift_imm_zero;
  assign \u_shifter_full.i_shift_amount  = i_shift_amount;
  assign \u_shifter_full.i_carry_in  = i_carry_in;
  assign \u_shifter_full.i_in  = i_in;
  assign \u_shifter_quick.lsl_out  = _292_;
  assign \u_shifter_quick.lsr_out  = _296_;
  assign \u_shifter_quick.asr_out  = _300_;
  assign \u_shifter_quick.ror_out  = _304_;
  assign { \u_shifter_quick.o_carry_out , \u_shifter_quick.o_out  } = _308_;
  assign quick_carry_out = \u_shifter_quick.o_carry_out ;
  assign quick_out = \u_shifter_quick.o_out ;
  assign \u_shifter_quick.i_function  = i_function;
  assign \u_shifter_quick.i_shift_imm_zero  = i_shift_imm_zero;
  assign \u_shifter_quick.i_shift_amount  = i_shift_amount;
  assign \u_shifter_quick.i_carry_in  = i_carry_in;
  assign \u_shifter_quick.i_in  = i_in;
  assign _005_ = 1'h1;
  assign _003_ = 1'h0;
  assign _004_ = 32'd0;
  assign _002_ = _311_;
  assign _000_ = _274_[32];
  assign _001_ = _274_[31:0];
endmodule
