

================================================================
== Vitis HLS Report for 'fn1_Pipeline_VITIS_LOOP_287_3'
================================================================
* Date:           Sun Jun 23 22:27:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rand1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.272 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_287_3  |        ?|        ?|        76|         76|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    218|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    9358|   7032|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    413|    -|
|Register         |        -|    -|     291|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    9649|   7663|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       9|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+----+------+------+-----+
    |           Instance          |          Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------+-------------------------+---------+----+------+------+-----+
    |udiv_64ns_18ns_56_68_1_U33   |udiv_64ns_18ns_56_68_1   |        0|   0|  8651|  6607|    0|
    |urem_1ns_58ns_1_5_seq_1_U34  |urem_1ns_58ns_1_5_seq_1  |        0|   0|   707|   425|    0|
    +-----------------------------+-------------------------+---------+----+------+------+-----+
    |Total                        |                         |        0|   0|  9358|  7032|    0|
    +-----------------------------+-------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln298_1_fu_157_p2   |         +|   0|  0|  65|          58|          58|
    |add_ln298_fu_145_p2     |         +|   0|  0|  63|          56|          10|
    |v_131_3_fu_178_p2       |       and|   0|  0|  17|          17|          17|
    |icmp_ln287_fu_126_p2    |      icmp|   0|  0|  71|          64|          64|
    |select_ln298_fu_170_p3  |    select|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 218|         196|         151|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  377|         77|    1|         77|
    |ap_done_int               |    9|          2|    1|          2|
    |ap_sig_allocacmp_v_131_2  |    9|          2|   17|         34|
    |v_131_fu_50               |    9|          2|   17|         34|
    |v_99_fu_54                |    9|          2|    8|         16|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  413|         85|   44|        163|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln298_1_reg_249        |  58|   0|   58|          0|
    |add_ln298_reg_244          |  56|   0|   56|          0|
    |ap_CS_fsm                  |  76|   0|   76|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |lnot709_cast_cast_reg_221  |   1|   0|   58|         57|
    |udiv_ln297_reg_239         |  56|   0|   56|          0|
    |urem_ln297_reg_254         |   1|   0|    1|          0|
    |v_131_2_reg_231            |  17|   0|   17|          0|
    |v_131_fu_50                |  17|   0|   17|          0|
    |v_99_fu_54                 |   8|   0|    8|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 291|   0|  348|         57|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_287_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_287_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_287_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_287_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_287_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_287_3|  return value|
|empty            |   in|    8|     ap_none|                          empty|        scalar|
|p                |   in|   64|     ap_none|                              p|        scalar|
|add711           |   in|   64|     ap_none|                         add711|        scalar|
|conv714          |   in|   18|     ap_none|                        conv714|        scalar|
|lnot709_cast     |   in|    1|     ap_none|                   lnot709_cast|        scalar|
|neg720           |   in|   17|     ap_none|                         neg720|        scalar|
|v_99_out         |  out|    8|      ap_vld|                       v_99_out|       pointer|
|v_99_out_ap_vld  |  out|    1|      ap_vld|                       v_99_out|       pointer|
+-----------------+-----+-----+------------+-------------------------------+--------------+

