{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/13may/Validation/RTL_testcases/GJC-IO-Testcases/GJC7/results_dir/.././rtl/GJC7.v"
  },
  "hierTree": [
      {
          "file": "2",
          "language": "SystemVerilog",
          "line": 3,
          "parameters": [
              {
                  "name": "ADDR_WIDTH",
                  "value": 0 
              },
              {
                  "name": "DATA_WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "CLKA",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "CLKB",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "WE",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "RE",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "DIN",
                  "range": {
                      "lsb": 0,
                      "msb": 35
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ADDRA",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ADDRB",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "DOUT",
                  "range": {
                      "lsb": 0,
                      "msb": 35
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "GJC7"
      }
  ],
  "modules": null
}
