
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000507    0.150166 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004240    0.023034    0.164647    0.314813 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023034    0.000315    0.315128 v fanout68/A (sg13g2_buf_1)
     4    0.030802    0.100844    0.124881    0.440010 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.100854    0.000817    0.440827 v fanout67/A (sg13g2_buf_1)
     5    0.024550    0.082507    0.144733    0.585560 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.082545    0.001647    0.587207 v _202_/A (sg13g2_xor2_1)
     2    0.010533    0.048564    0.111017    0.698224 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.048571    0.000605    0.698829 v _204_/A (sg13g2_xor2_1)
     1    0.001922    0.024756    0.059433    0.758262 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024756    0.000073    0.758335 v _297_/D (sg13g2_dfrbpq_1)
                                              0.758335   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000507    0.150166 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.400166   clock uncertainty
                                  0.000000    0.400166   clock reconvergence pessimism
                                 -0.035085    0.365081   library hold time
                                              0.365081   data required time
---------------------------------------------------------------------------------------------
                                              0.365081   data required time
                                             -0.758335   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393254   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000507    0.150166 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004240    0.023034    0.164647    0.314813 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023034    0.000315    0.315128 v fanout68/A (sg13g2_buf_1)
     4    0.030802    0.100844    0.124881    0.440010 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.100854    0.000817    0.440827 v fanout67/A (sg13g2_buf_1)
     5    0.024550    0.082507    0.144733    0.585560 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.082550    0.001741    0.587300 v _201_/A (sg13g2_and2_1)
     1    0.004156    0.024103    0.091878    0.679178 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.024103    0.000165    0.679343 v _207_/B1 (sg13g2_a21oi_1)
     2    0.014978    0.103373    0.091886    0.771230 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.103388    0.001008    0.772238 ^ _208_/B (sg13g2_xor2_1)
     1    0.002680    0.027059    0.078190    0.850427 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.027059    0.000195    0.850622 v _298_/D (sg13g2_dfrbpq_1)
                                              0.850622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000521    0.150181 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.400181   clock uncertainty
                                  0.000000    0.400181   clock reconvergence pessimism
                                 -0.035815    0.364365   library hold time
                                              0.364365   data required time
---------------------------------------------------------------------------------------------
                                              0.364365   data required time
                                             -0.850622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.486257   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000559    0.149729 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002050    0.021020    0.171680    0.321408 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.021021    0.000077    0.321485 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.019163    0.096516    0.408329    0.729813 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.096536    0.001351    0.731165 ^ fanout77/A (sg13g2_buf_8)
     6    0.035750    0.033358    0.106517    0.837682 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.033484    0.002133    0.839815 ^ _192_/A (sg13g2_xnor2_1)
     1    0.003041    0.033422    0.062704    0.902518 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.033423    0.000200    0.902718 v _294_/D (sg13g2_dfrbpq_1)
                                              0.902718   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399890   clock uncertainty
                                  0.000000    0.399890   clock reconvergence pessimism
                                 -0.037819    0.362071   library hold time
                                              0.362071   data required time
---------------------------------------------------------------------------------------------
                                              0.362071   data required time
                                             -0.902718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540647   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000559    0.149729 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.002050    0.021020    0.171680    0.321408 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.021021    0.000077    0.321485 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.019163    0.096516    0.408329    0.729813 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.096536    0.001351    0.731165 ^ fanout77/A (sg13g2_buf_8)
     6    0.035750    0.033358    0.106517    0.837682 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.033361    0.000850    0.838532 ^ _128_/A (sg13g2_inv_2)
     5    0.031287    0.056525    0.057266    0.895798 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.056617    0.001944    0.897742 v _293_/D (sg13g2_dfrbpq_2)
                                              0.897742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000559    0.149729 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399729   clock uncertainty
                                  0.000000    0.399729   clock reconvergence pessimism
                                 -0.045360    0.354368   library hold time
                                              0.354368   data required time
---------------------------------------------------------------------------------------------
                                              0.354368   data required time
                                             -0.897742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.543374   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000737    0.149906 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002742    0.023390    0.163925    0.313832 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023390    0.000157    0.313989 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012171    0.068200    0.386142    0.700131 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068202    0.000440    0.700571 ^ fanout55/A (sg13g2_buf_8)
     8    0.042776    0.035120    0.094970    0.795541 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035828    0.003719    0.799260 ^ _195_/B (sg13g2_xor2_1)
     2    0.010948    0.049225    0.088625    0.887885 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.049237    0.000740    0.888625 v _196_/B (sg13g2_xor2_1)
     1    0.002177    0.025777    0.055823    0.944448 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025777    0.000079    0.944527 v _295_/D (sg13g2_dfrbpq_2)
                                              0.944527   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023927    0.000676    0.149845 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399845   clock uncertainty
                                  0.000000    0.399845   clock reconvergence pessimism
                                 -0.035432    0.364413   library hold time
                                              0.364413   data required time
---------------------------------------------------------------------------------------------
                                              0.364413   data required time
                                             -0.944527   data arrival time
---------------------------------------------------------------------------------------------
                                              0.580114   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000737    0.149906 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002742    0.023390    0.163925    0.313832 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.023390    0.000157    0.313989 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.012171    0.068200    0.386142    0.700131 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.068202    0.000440    0.700571 ^ fanout55/A (sg13g2_buf_8)
     8    0.042776    0.035120    0.094970    0.795541 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.035212    0.001026    0.796567 ^ _199_/B (sg13g2_xnor2_1)
     2    0.012108    0.081193    0.095259    0.891826 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.081200    0.000631    0.892457 v _200_/B (sg13g2_xor2_1)
     1    0.003580    0.029240    0.074686    0.967143 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.029240    0.000232    0.967375 v _296_/D (sg13g2_dfrbpq_1)
                                              0.967375   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.400183   clock uncertainty
                                  0.000000    0.400183   clock reconvergence pessimism
                                 -0.036506    0.363677   library hold time
                                              0.363677   data required time
---------------------------------------------------------------------------------------------
                                              0.363677   data required time
                                             -0.967375   data arrival time
---------------------------------------------------------------------------------------------
                                              0.603698   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202165    0.352363 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051840    0.000873    0.353236 v fanout59/A (sg13g2_buf_8)
     8    0.043051    0.031526    0.091391    0.444627 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034040    0.006745    0.451372 v _182_/B (sg13g2_nand2_1)
     1    0.005128    0.035970    0.043876    0.495248 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.035971    0.000326    0.495574 ^ _217_/A (sg13g2_nor3_1)
     1    0.004588    0.031208    0.043380    0.538954 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.031209    0.000345    0.539300 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003369    0.044956    0.079997    0.619296 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.044957    0.000223    0.619520 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003779    0.037270    0.368406    0.987926 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.037270    0.000147    0.988073 ^ _219_/A (sg13g2_inv_1)
     1    0.001932    0.016329    0.027031    1.015104 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016329    0.000130    1.015234 v _301_/D (sg13g2_dfrbpq_1)
                                              1.015234   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000737    0.149906 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399906   clock uncertainty
                                  0.000000    0.399906   clock reconvergence pessimism
                                 -0.032401    0.367505   library hold time
                                              0.367505   data required time
---------------------------------------------------------------------------------------------
                                              0.367505   data required time
                                             -1.015234   data arrival time
---------------------------------------------------------------------------------------------
                                              0.647728   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023927    0.000676    0.149845 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013050    0.039989    0.188531    0.338375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040037    0.000956    0.339332 ^ fanout72/A (sg13g2_buf_8)
     7    0.034388    0.030103    0.078062    0.417393 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031011    0.004223    0.421617 ^ _140_/B (sg13g2_nor2_2)
     5    0.019862    0.039489    0.048246    0.469862 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039539    0.001035    0.470898 v _144_/A (sg13g2_nand2_1)
     2    0.008799    0.047557    0.052444    0.523342 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047566    0.000511    0.523853 ^ _212_/B (sg13g2_nor2_1)
     2    0.015113    0.057550    0.067361    0.591214 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.057597    0.001345    0.592559 v _213_/C (sg13g2_nand3_1)
     2    0.010934    0.057374    0.077772    0.670331 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.057393    0.000824    0.671155 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002258    0.030109    0.060179    0.731333 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030109    0.000147    0.731481 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001870    0.033835    0.368323    1.099804 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.033835    0.000069    1.099873 v _300_/D (sg13g2_dfrbpq_1)
                                              1.099873   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000509    0.149678 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399678   clock uncertainty
                                  0.000000    0.399678   clock reconvergence pessimism
                                 -0.037951    0.361727   library hold time
                                              0.361727   data required time
---------------------------------------------------------------------------------------------
                                              0.361727   data required time
                                             -1.099873   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738146   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066236    0.001268    1.098172 v _129_/A (sg13g2_inv_1)
     1    0.005925    0.039809    0.049483    1.147655 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.039810    0.000244    1.147900 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.147900   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000559    0.149729 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399729   clock uncertainty
                                  0.000000    0.399729   clock reconvergence pessimism
                                 -0.105827    0.293901   library removal time
                                              0.293901   data required time
---------------------------------------------------------------------------------------------
                                              0.293901   data required time
                                             -1.147900   data arrival time
---------------------------------------------------------------------------------------------
                                              0.853998   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000507    0.150166 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004240    0.023034    0.164647    0.314813 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023034    0.000315    0.315128 v fanout68/A (sg13g2_buf_1)
     4    0.030802    0.100844    0.124881    0.440010 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.100854    0.000817    0.440827 v fanout67/A (sg13g2_buf_1)
     5    0.024550    0.082507    0.144733    0.585560 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.082550    0.001741    0.587300 v _201_/A (sg13g2_and2_1)
     1    0.004156    0.024103    0.091878    0.679178 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.024103    0.000165    0.679343 v _207_/B1 (sg13g2_a21oi_1)
     2    0.014978    0.103373    0.091886    0.771230 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.103384    0.000865    0.772095 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.006242    0.049472    0.088632    0.860726 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.049479    0.000477    0.861203 v _211_/A (sg13g2_xnor2_1)
     1    0.001897    0.027888    0.063743    0.924947 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027888    0.000071    0.925018 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001530    0.032850    0.365908    1.290926 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.032850    0.000060    1.290986 v _299_/D (sg13g2_dfrbpq_2)
                                              1.290986   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.400198   clock uncertainty
                                  0.000000    0.400198   clock reconvergence pessimism
                                 -0.037721    0.362476   library hold time
                                              0.362476   data required time
---------------------------------------------------------------------------------------------
                                              0.362476   data required time
                                             -1.290986   data arrival time
---------------------------------------------------------------------------------------------
                                              0.928510   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029978    0.001846    1.197734 v _285_/A (sg13g2_inv_1)
     1    0.005623    0.031919    0.037149    1.234883 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031928    0.000432    1.235315 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.235315   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000721    0.149890 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399890   clock uncertainty
                                  0.000000    0.399890   clock reconvergence pessimism
                                 -0.103573    0.296318   library removal time
                                              0.296318   data required time
---------------------------------------------------------------------------------------------
                                              0.296318   data required time
                                             -1.235315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.938998   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030186    0.002858    1.198747 v _287_/A (sg13g2_inv_1)
     1    0.005569    0.031736    0.037144    1.235890 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031749    0.000225    1.236115 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.236115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000523    0.150183 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.400183   clock uncertainty
                                  0.000000    0.400183   clock reconvergence pessimism
                                 -0.103527    0.296656   library removal time
                                              0.296656   data required time
---------------------------------------------------------------------------------------------
                                              0.296656   data required time
                                             -1.236115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.939459   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030176    0.002814    1.198702 v _290_/A (sg13g2_inv_1)
     1    0.006072    0.033652    0.038651    1.237353 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033655    0.000249    1.237602 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.237602   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.400198   clock uncertainty
                                  0.000000    0.400198   clock reconvergence pessimism
                                 -0.104023    0.296175   library removal time
                                              0.296175   data required time
---------------------------------------------------------------------------------------------
                                              0.296175   data required time
                                             -1.237602   data arrival time
---------------------------------------------------------------------------------------------
                                              0.941427   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.029951    0.001682    1.197570 v _291_/A (sg13g2_inv_1)
     1    0.006219    0.034179    0.038935    1.236505 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.034189    0.000457    1.236962 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.236962   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000509    0.149678 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399678   clock uncertainty
                                  0.000000    0.399678   clock reconvergence pessimism
                                 -0.104250    0.295428   library removal time
                                              0.295428   data required time
---------------------------------------------------------------------------------------------
                                              0.295428   data required time
                                             -1.236962   data arrival time
---------------------------------------------------------------------------------------------
                                              0.941534   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030155    0.002727    1.198615 v _286_/A (sg13g2_inv_1)
     1    0.006349    0.034718    0.039368    1.237983 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.034729    0.000486    1.238469 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.238469   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023927    0.000676    0.149845 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.399845   clock uncertainty
                                  0.000000    0.399845   clock reconvergence pessimism
                                 -0.104331    0.295514   library removal time
                                              0.295514   data required time
---------------------------------------------------------------------------------------------
                                              0.295514   data required time
                                             -1.238469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.942955   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030100    0.002479    1.198368 v _292_/A (sg13g2_inv_1)
     1    0.006632    0.035790    0.040215    1.238583 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.035801    0.000493    1.239076 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.239076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023928    0.000737    0.149906 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.399906   clock uncertainty
                                  0.000000    0.399906   clock reconvergence pessimism
                                 -0.104732    0.295174   library removal time
                                              0.295174   data required time
---------------------------------------------------------------------------------------------
                                              0.295174   data required time
                                             -1.239076   data arrival time
---------------------------------------------------------------------------------------------
                                              0.943901   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030136    0.002644    1.198533 v _289_/A (sg13g2_inv_1)
     1    0.006744    0.036226    0.040565    1.239098 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.036236    0.000489    1.239587 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.239587   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000521    0.150181 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.400181   clock uncertainty
                                  0.000000    0.400181   clock reconvergence pessimism
                                 -0.104870    0.295310   library removal time
                                              0.295310   data required time
---------------------------------------------------------------------------------------------
                                              0.295310   data required time
                                             -1.239587   data arrival time
---------------------------------------------------------------------------------------------
                                              0.944277   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002966    0.017166    0.002198    1.002198 v rst (in)
                                                         rst (net)
                      0.017166    0.000000    1.002198 v input1/A (sg13g2_buf_1)
     2    0.018697    0.066208    0.094706    1.096904 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.066273    0.001459    1.098363 v fanout78/A (sg13g2_buf_8)
     8    0.036713    0.029810    0.097526    1.195889 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.030226    0.003020    1.198909 v _288_/A (sg13g2_inv_1)
     1    0.007252    0.038204    0.042087    1.240996 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.038217    0.000549    1.241545 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.241545   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000507    0.150166 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.400166   clock uncertainty
                                  0.000000    0.400166   clock reconvergence pessimism
                                 -0.105463    0.294703   library removal time
                                              0.294703   data required time
---------------------------------------------------------------------------------------------
                                              0.294703   data required time
                                             -1.241545   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946842   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000509    0.149678 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011550    0.043851    0.182252    0.331930 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.043870    0.000838    0.332768 v output2/A (sg13g2_buf_1)
     1    0.006723    0.030622    0.077350    0.410117 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.030628    0.000403    0.410520 v sign (out)
                                              0.410520   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.410520   data arrival time
---------------------------------------------------------------------------------------------
                                              1.160520   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023922    0.000509    0.149678 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011550    0.043851    0.182252    0.331930 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.043861    0.000631    0.332561 v _127_/A (sg13g2_inv_1)
     1    0.010742    0.054224    0.057800    0.390361 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.054234    0.000596    0.390957 ^ output3/A (sg13g2_buf_1)
     1    0.008468    0.043940    0.086586    0.477544 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.043948    0.000583    0.478127 ^ signB (out)
                                              0.478127   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.478127   data arrival time
---------------------------------------------------------------------------------------------
                                              1.228127   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202165    0.352363 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.353267 v fanout57/A (sg13g2_buf_8)
     8    0.034892    0.028770    0.090229    0.443496 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028922    0.001994    0.445490 v _180_/A (sg13g2_nand2_1)
     1    0.003063    0.024129    0.031611    0.477101 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.024130    0.000208    0.477310 ^ output24/A (sg13g2_buf_1)
     1    0.011587    0.055305    0.082619    0.559929 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.055356    0.000988    0.560917 ^ sine_out[28] (out)
                                              0.560917   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.560917   data arrival time
---------------------------------------------------------------------------------------------
                                              1.310917   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000929    0.360053 ^ fanout57/A (sg13g2_buf_8)
     8    0.035631    0.031937    0.091078    0.451131 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032074    0.001819    0.452950 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004798    0.024279    0.034906    0.487856 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.024283    0.000291    0.488148 v output17/A (sg13g2_buf_1)
     1    0.008461    0.035145    0.073237    0.561385 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.035153    0.000517    0.561902 v sine_out[21] (out)
                                              0.561902   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.561902   data arrival time
---------------------------------------------------------------------------------------------
                                              1.311902   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202165    0.352363 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.353267 v fanout57/A (sg13g2_buf_8)
     8    0.034892    0.028770    0.090229    0.443496 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028898    0.001838    0.445334 v _170_/A (sg13g2_nand2_1)
     1    0.003171    0.024519    0.031946    0.477280 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.024520    0.000124    0.477404 ^ output20/A (sg13g2_buf_1)
     1    0.012070    0.057216    0.084169    0.561573 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.057260    0.000908    0.562481 ^ sine_out[24] (out)
                                              0.562481   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.562481   data arrival time
---------------------------------------------------------------------------------------------
                                              1.312481   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000929    0.360053 ^ fanout57/A (sg13g2_buf_8)
     8    0.035631    0.031937    0.091078    0.451131 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032049    0.001631    0.452761 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006415    0.028846    0.038854    0.491616 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.028870    0.000466    0.492082 v output13/A (sg13g2_buf_1)
     1    0.007647    0.032909    0.073351    0.565433 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.032910    0.000200    0.565633 v sine_out[18] (out)
                                              0.565633   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.565633   data arrival time
---------------------------------------------------------------------------------------------
                                              1.315633   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064478    0.000929    0.360053 ^ fanout57/A (sg13g2_buf_8)
     8    0.035631    0.031937    0.091078    0.451131 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.032077    0.001841    0.452972 ^ _167_/A (sg13g2_nor2_1)
     1    0.006734    0.032714    0.043632    0.496605 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032720    0.000402    0.497006 v output19/A (sg13g2_buf_1)
     1    0.008811    0.036380    0.077693    0.574700 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.036388    0.000539    0.575238 v sine_out[23] (out)
                                              0.575238   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.575238   data arrival time
---------------------------------------------------------------------------------------------
                                              1.325238   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202165    0.352363 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.353267 v fanout57/A (sg13g2_buf_8)
     8    0.034892    0.028770    0.090229    0.443496 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028903    0.001872    0.445368 v _175_/A (sg13g2_nand2_1)
     1    0.006765    0.037799    0.042521    0.487889 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.037814    0.000586    0.488476 ^ output22/A (sg13g2_buf_1)
     1    0.012143    0.057802    0.090165    0.578641 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.057844    0.000851    0.579492 ^ sine_out[26] (out)
                                              0.579492   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.579492   data arrival time
---------------------------------------------------------------------------------------------
                                              1.329491   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202165    0.352363 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.353267 v fanout57/A (sg13g2_buf_8)
     8    0.034892    0.028770    0.090229    0.443496 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028897    0.001829    0.445325 v _172_/A (sg13g2_nand2_1)
     1    0.010328    0.051624    0.052801    0.498126 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.051669    0.001227    0.499353 ^ output21/A (sg13g2_buf_1)
     1    0.011267    0.054687    0.093469    0.592822 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.054745    0.001087    0.593909 ^ sine_out[25] (out)
                                              0.593909   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.593909   data arrival time
---------------------------------------------------------------------------------------------
                                              1.343909   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202165    0.352363 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051841    0.000904    0.353267 v fanout57/A (sg13g2_buf_8)
     8    0.034892    0.028770    0.090229    0.443496 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.028901    0.001856    0.445352 v _176_/B1 (sg13g2_o21ai_1)
     1    0.007845    0.049284    0.053574    0.498926 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.049300    0.000697    0.499623 ^ output23/A (sg13g2_buf_1)
     1    0.011721    0.056400    0.093791    0.593414 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.056459    0.001114    0.594528 ^ sine_out[27] (out)
                                              0.594528   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.594528   data arrival time
---------------------------------------------------------------------------------------------
                                              1.344528   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202165    0.352363 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.353287 v fanout58/A (sg13g2_buf_2)
     8    0.033271    0.064014    0.118376    0.471663 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064161    0.002666    0.474329 v _148_/B1 (sg13g2_a21oi_1)
     1    0.002702    0.039668    0.050107    0.524437 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.039668    0.000105    0.524542 ^ output11/A (sg13g2_buf_1)
     1    0.007645    0.040417    0.078110    0.602652 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.040417    0.000200    0.602851 ^ sine_out[16] (out)
                                              0.602851   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.602851   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352851   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202165    0.352363 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.353287 v fanout58/A (sg13g2_buf_2)
     8    0.033271    0.064014    0.118376    0.471663 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064151    0.002588    0.474251 v _162_/B1 (sg13g2_a21oi_1)
     1    0.002883    0.040614    0.050973    0.525225 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.040614    0.000113    0.525338 ^ output16/A (sg13g2_buf_1)
     1    0.007677    0.040568    0.078609    0.603947 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.040569    0.000201    0.604148 ^ sine_out[20] (out)
                                              0.604148   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.604148   data arrival time
---------------------------------------------------------------------------------------------
                                              1.354148   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000949    0.360073 ^ fanout58/A (sg13g2_buf_2)
     8    0.033948    0.079183    0.127322    0.487395 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.079348    0.002666    0.490061 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005152    0.033934    0.051473    0.541534 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.033937    0.000327    0.541861 v output18/A (sg13g2_buf_1)
     1    0.008209    0.034646    0.076758    0.618619 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.034654    0.000495    0.619113 v sine_out[22] (out)
                                              0.619113   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.619113   data arrival time
---------------------------------------------------------------------------------------------
                                              1.369113   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000949    0.360073 ^ fanout58/A (sg13g2_buf_2)
     8    0.033948    0.079183    0.127322    0.487395 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.079362    0.002799    0.490194 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.004069    0.034709    0.053246    0.543440 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.034710    0.000286    0.543726 v output12/A (sg13g2_buf_1)
     1    0.007645    0.033053    0.075833    0.619559 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033053    0.000200    0.619759 v sine_out[17] (out)
                                              0.619759   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.619759   data arrival time
---------------------------------------------------------------------------------------------
                                              1.369759   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000949    0.360073 ^ fanout58/A (sg13g2_buf_2)
     8    0.033948    0.079183    0.127322    0.487395 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.079382    0.002982    0.490377 ^ _160_/A (sg13g2_nor2_1)
     1    0.005257    0.028292    0.058327    0.548703 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.028297    0.000356    0.549060 v output14/A (sg13g2_buf_1)
     1    0.007632    0.032848    0.073069    0.622128 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.032849    0.000199    0.622328 v sine_out[19] (out)
                                              0.622328   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.622328   data arrival time
---------------------------------------------------------------------------------------------
                                              1.372328   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023927    0.000676    0.149845 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013050    0.039989    0.188531    0.338375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040037    0.000956    0.339332 ^ fanout72/A (sg13g2_buf_8)
     7    0.034388    0.030103    0.078062    0.417393 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.030739    0.003430    0.420824 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.011266    0.082461    0.094222    0.515045 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.082481    0.001036    0.516081 v output28/A (sg13g2_buf_1)
     1    0.014115    0.053248    0.112219    0.628300 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.053254    0.000572    0.628872 v sine_out[31] (out)
                                              0.628872   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.628872   data arrival time
---------------------------------------------------------------------------------------------
                                              1.378872   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.360021 ^ fanout59/A (sg13g2_buf_8)
     8    0.043443    0.035268    0.092382    0.452403 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036898    0.005536    0.457939 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.008353    0.063054    0.071696    0.529636 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.063072    0.000847    0.530482 v output15/A (sg13g2_buf_1)
     1    0.013749    0.051727    0.102624    0.633106 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.051754    0.001075    0.634181 v sine_out[1] (out)
                                              0.634181   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.634181   data arrival time
---------------------------------------------------------------------------------------------
                                              1.384181   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064479    0.000949    0.360073 ^ fanout58/A (sg13g2_buf_2)
     8    0.033948    0.079183    0.127322    0.487395 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.079263    0.001626    0.489021 ^ _281_/A (sg13g2_nor2_1)
     1    0.012915    0.054020    0.080753    0.569774 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.054065    0.001068    0.570842 v output35/A (sg13g2_buf_1)
     1    0.009411    0.038677    0.088454    0.659296 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.038678    0.000238    0.659534 v sine_out[8] (out)
                                              0.659534   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.659534   data arrival time
---------------------------------------------------------------------------------------------
                                              1.409534   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.360021 ^ fanout59/A (sg13g2_buf_8)
     8    0.043443    0.035268    0.092382    0.452403 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037580    0.006847    0.459250 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041290    0.050978    0.510229 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041310    0.000412    0.510641 v _284_/A (sg13g2_and2_1)
     1    0.005398    0.027175    0.077102    0.587743 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.027179    0.000328    0.588071 v output7/A (sg13g2_buf_1)
     1    0.008038    0.033999    0.073611    0.661682 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.033999    0.000167    0.661849 v sine_out[12] (out)
                                              0.661849   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.661849   data arrival time
---------------------------------------------------------------------------------------------
                                              1.411849   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023927    0.000676    0.149845 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013050    0.039989    0.188531    0.338375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040037    0.000956    0.339332 ^ fanout72/A (sg13g2_buf_8)
     7    0.034388    0.030103    0.078062    0.417393 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031011    0.004223    0.421617 ^ _140_/B (sg13g2_nor2_2)
     5    0.019862    0.039489    0.048246    0.469862 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039539    0.001035    0.470898 v _144_/A (sg13g2_nand2_1)
     2    0.008799    0.047557    0.052444    0.523342 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047566    0.000521    0.523863 ^ _145_/B (sg13g2_nand2_1)
     1    0.005764    0.045671    0.064835    0.588699 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.045673    0.000368    0.589067 v output9/A (sg13g2_buf_1)
     1    0.007647    0.033342    0.080508    0.669575 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033343    0.000200    0.669775 v sine_out[14] (out)
                                              0.669775   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.669775   data arrival time
---------------------------------------------------------------------------------------------
                                              1.419775   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.360021 ^ fanout59/A (sg13g2_buf_8)
     8    0.043443    0.035268    0.092382    0.452403 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037580    0.006847    0.459250 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041290    0.050978    0.510229 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041308    0.000359    0.510587 v _136_/B (sg13g2_nand2b_2)
     4    0.015536    0.043522    0.048601    0.559188 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043536    0.000614    0.559802 ^ _278_/A (sg13g2_nor2_1)
     1    0.002944    0.024760    0.038543    0.598345 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024760    0.000205    0.598550 v output33/A (sg13g2_buf_1)
     1    0.009493    0.038205    0.075941    0.674491 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.038215    0.000612    0.675104 v sine_out[6] (out)
                                              0.675104   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.675104   data arrival time
---------------------------------------------------------------------------------------------
                                              1.425104   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.360021 ^ fanout59/A (sg13g2_buf_8)
     8    0.043443    0.035268    0.092382    0.452403 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036615    0.004918    0.457321 ^ _143_/A (sg13g2_nor2_1)
     2    0.006867    0.033924    0.045820    0.503141 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033925    0.000206    0.503347 v _147_/A (sg13g2_nand2_1)
     2    0.008676    0.046072    0.049972    0.553318 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.046084    0.000606    0.553925 ^ _275_/B (sg13g2_nor2_1)
     1    0.006382    0.031135    0.043754    0.597678 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.031166    0.000562    0.598241 v output30/A (sg13g2_buf_1)
     1    0.011554    0.044529    0.083412    0.681653 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.044568    0.001186    0.682839 v sine_out[3] (out)
                                              0.682839   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.682839   data arrival time
---------------------------------------------------------------------------------------------
                                              1.432839   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024605    0.000423    0.082604 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021308    0.023921    0.066565    0.149169 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023927    0.000676    0.149845 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.013050    0.039989    0.188531    0.338375 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.040037    0.000956    0.339332 ^ fanout72/A (sg13g2_buf_8)
     7    0.034388    0.030103    0.078062    0.417393 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.031011    0.004223    0.421617 ^ _140_/B (sg13g2_nor2_2)
     5    0.019862    0.039489    0.048246    0.469862 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.039539    0.001035    0.470898 v _144_/A (sg13g2_nand2_1)
     2    0.008799    0.047557    0.052444    0.523342 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.047566    0.000511    0.523853 ^ _212_/B (sg13g2_nor2_1)
     2    0.015113    0.057550    0.067361    0.591214 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.057591    0.001268    0.592482 v output26/A (sg13g2_buf_1)
     1    0.009612    0.039353    0.090064    0.682546 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.039383    0.000990    0.683537 v sine_out[2] (out)
                                              0.683537   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.683537   data arrival time
---------------------------------------------------------------------------------------------
                                              1.433537   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.360021 ^ fanout59/A (sg13g2_buf_8)
     8    0.043443    0.035268    0.092382    0.452403 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037580    0.006847    0.459250 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041290    0.050978    0.510229 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041308    0.000359    0.510587 v _136_/B (sg13g2_nand2b_2)
     4    0.015536    0.043522    0.048601    0.559188 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043527    0.000393    0.559581 ^ _277_/A (sg13g2_nor2_1)
     1    0.004429    0.028682    0.042348    0.601930 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.028682    0.000297    0.602226 v output32/A (sg13g2_buf_1)
     1    0.011182    0.043331    0.081670    0.683897 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.043347    0.000787    0.684684 v sine_out[5] (out)
                                              0.684684   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.684684   data arrival time
---------------------------------------------------------------------------------------------
                                              1.434684   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.360021 ^ fanout59/A (sg13g2_buf_8)
     8    0.043443    0.035268    0.092382    0.452403 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037580    0.006847    0.459250 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041290    0.050978    0.510229 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041308    0.000359    0.510587 v _136_/B (sg13g2_nand2b_2)
     4    0.015536    0.043522    0.048601    0.559188 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043528    0.000397    0.559586 ^ _279_/A (sg13g2_nor2_1)
     1    0.005199    0.030711    0.044329    0.603915 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.030712    0.000315    0.604229 v output34/A (sg13g2_buf_1)
     1    0.010740    0.042077    0.081302    0.685531 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.042108    0.001055    0.686586 v sine_out[7] (out)
                                              0.686586   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.686586   data arrival time
---------------------------------------------------------------------------------------------
                                              1.436586   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.360021 ^ fanout59/A (sg13g2_buf_8)
     8    0.043443    0.035268    0.092382    0.452403 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037376    0.006477    0.458880 ^ _255_/A (sg13g2_nor4_1)
     1    0.003603    0.033916    0.044457    0.503337 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.033916    0.000266    0.503603 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007091    0.082231    0.081203    0.584806 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.082232    0.000473    0.585279 ^ output4/A (sg13g2_buf_1)
     1    0.011210    0.055279    0.106798    0.692076 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.055280    0.000423    0.692499 ^ sine_out[0] (out)
                                              0.692499   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.692499   data arrival time
---------------------------------------------------------------------------------------------
                                              1.442499   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.360021 ^ fanout59/A (sg13g2_buf_8)
     8    0.043443    0.035268    0.092382    0.452403 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037580    0.006847    0.459250 ^ _130_/B (sg13g2_nor2_1)
     2    0.010335    0.041290    0.050978    0.510229 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041308    0.000359    0.510587 v _136_/B (sg13g2_nand2b_2)
     4    0.015536    0.043522    0.048601    0.559188 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043538    0.000668    0.559857 ^ _276_/A (sg13g2_nor2_1)
     1    0.006706    0.034750    0.048164    0.608021 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.034757    0.000470    0.608491 v output31/A (sg13g2_buf_1)
     1    0.011552    0.044568    0.085156    0.693647 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.044585    0.000822    0.694468 v sine_out[4] (out)
                                              0.694468   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.694468   data arrival time
---------------------------------------------------------------------------------------------
                                              1.444468   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.360021 ^ fanout59/A (sg13g2_buf_8)
     8    0.043443    0.035268    0.092382    0.452403 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.036615    0.004918    0.457321 ^ _143_/A (sg13g2_nor2_1)
     2    0.006867    0.033924    0.045820    0.503141 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033925    0.000206    0.503347 v _147_/A (sg13g2_nand2_1)
     2    0.008676    0.046072    0.049972    0.553318 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.046083    0.000584    0.553903 ^ _149_/B (sg13g2_nand2_1)
     1    0.005184    0.042498    0.061819    0.615721 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.042500    0.000326    0.616047 v output10/A (sg13g2_buf_1)
     1    0.007645    0.033254    0.079151    0.695198 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.033254    0.000200    0.695397 v sine_out[15] (out)
                                              0.695397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.695397   data arrival time
---------------------------------------------------------------------------------------------
                                              1.445397   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000507    0.150166 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004240    0.023034    0.164647    0.314813 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023034    0.000315    0.315128 v fanout68/A (sg13g2_buf_1)
     4    0.030802    0.100844    0.124881    0.440010 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.100915    0.002219    0.442229 v fanout65/A (sg13g2_buf_8)
     8    0.046179    0.034066    0.116412    0.558641 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.035139    0.004709    0.563350 v _282_/A1 (sg13g2_a21oi_1)
     1    0.003013    0.044604    0.064268    0.627617 ^ _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.044605    0.000229    0.627847 ^ output5/A (sg13g2_buf_1)
     1    0.008007    0.041953    0.081297    0.709143 ^ output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.041953    0.000187    0.709330 ^ sine_out[10] (out)
                                              0.709330   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.709330   data arrival time
---------------------------------------------------------------------------------------------
                                              1.459330   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.360021 ^ fanout59/A (sg13g2_buf_8)
     8    0.043443    0.035268    0.092382    0.452403 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037584    0.006855    0.459258 ^ _131_/B (sg13g2_or2_1)
     6    0.022727    0.098737    0.123156    0.582414 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098795    0.001972    0.584386 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003603    0.033594    0.052346    0.636732 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.033595    0.000233    0.636964 v output6/A (sg13g2_buf_1)
     1    0.007988    0.033994    0.076057    0.713021 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.034001    0.000485    0.713507 v sine_out[11] (out)
                                              0.713507   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.713507   data arrival time
---------------------------------------------------------------------------------------------
                                              1.463506   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.360021 ^ fanout59/A (sg13g2_buf_8)
     8    0.043443    0.035268    0.092382    0.452403 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037584    0.006855    0.459258 ^ _131_/B (sg13g2_or2_1)
     6    0.022727    0.098737    0.123156    0.582414 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098768    0.001451    0.583865 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003953    0.034461    0.053545    0.637410 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.034462    0.000244    0.637654 v output36/A (sg13g2_buf_1)
     1    0.008562    0.035691    0.077835    0.715489 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.035699    0.000524    0.716013 v sine_out[9] (out)
                                              0.716013   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.716013   data arrival time
---------------------------------------------------------------------------------------------
                                              1.466013   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.026175    0.064464    0.208926    0.359124 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064477    0.000897    0.360021 ^ fanout59/A (sg13g2_buf_8)
     8    0.043443    0.035268    0.092382    0.452403 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.037584    0.006855    0.459258 ^ _131_/B (sg13g2_or2_1)
     6    0.022727    0.098737    0.123156    0.582414 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.098786    0.001810    0.584224 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.006378    0.040793    0.061856    0.646080 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.040796    0.000372    0.646451 v output8/A (sg13g2_buf_1)
     1    0.007645    0.033210    0.078425    0.724877 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.033210    0.000200    0.725076 v sine_out[13] (out)
                                              0.725076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.725076   data arrival time
---------------------------------------------------------------------------------------------
                                              1.475076   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202165    0.352363 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.353287 v fanout58/A (sg13g2_buf_2)
     8    0.033271    0.064014    0.118376    0.471663 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064099    0.002074    0.473737 v _181_/B (sg13g2_and2_1)
     4    0.015538    0.056713    0.118749    0.592486 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056733    0.000992    0.593478 v _184_/B1 (sg13g2_a21oi_1)
     1    0.005150    0.051079    0.059401    0.652879 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.051082    0.000210    0.653089 ^ output25/A (sg13g2_buf_1)
     1    0.012265    0.058568    0.096243    0.749332 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.058582    0.000880    0.750212 ^ sine_out[29] (out)
                                              0.750212   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.750212   data arrival time
---------------------------------------------------------------------------------------------
                                              1.500212   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202165    0.352363 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.353287 v fanout58/A (sg13g2_buf_2)
     8    0.033271    0.064014    0.118376    0.471663 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064099    0.002074    0.473737 v _181_/B (sg13g2_and2_1)
     4    0.015538    0.056713    0.118749    0.592486 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056734    0.001014    0.593500 v _186_/B1 (sg13g2_a21oi_1)
     1    0.010675    0.082370    0.085357    0.678857 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.082382    0.000815    0.679672 ^ output27/A (sg13g2_buf_1)
     1    0.010968    0.054265    0.105826    0.785497 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.054290    0.001086    0.786583 ^ sine_out[30] (out)
                                              0.786583   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.786583   data arrival time
---------------------------------------------------------------------------------------------
                                              1.536583   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014402    0.030362    0.012459    0.012459 ^ clk (in)
                                                         clk (net)
                      0.030374    0.000000    0.012459 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022245    0.024605    0.069722    0.082181 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.024617    0.000951    0.083132 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021176    0.023863    0.066527    0.149659 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.023864    0.000538    0.150198 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.025553    0.051823    0.202165    0.352363 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.051842    0.000924    0.353287 v fanout58/A (sg13g2_buf_2)
     8    0.033271    0.064014    0.118376    0.471663 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.064099    0.002074    0.473737 v _181_/B (sg13g2_and2_1)
     4    0.015538    0.056713    0.118749    0.592486 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.056734    0.001013    0.593500 v _189_/B1 (sg13g2_o21ai_1)
     1    0.013177    0.078801    0.084605    0.678105 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.078829    0.001220    0.679325 ^ output29/A (sg13g2_buf_1)
     1    0.013991    0.065851    0.113191    0.792516 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.065870    0.001069    0.793586 ^ sine_out[32] (out)
                                              0.793586   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.793586   data arrival time
---------------------------------------------------------------------------------------------
                                              1.543586   slack (MET)



