<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='202' ll='220'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='224'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='427' c='_ZNK4llvm18TargetLoweringBase24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='894'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='902' c='_ZNK4llvm18TargetLoweringBase19ValueTypeActionImpl13getTypeActionENS_3MVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='906' c='_ZN4llvm18TargetLoweringBase19ValueTypeActionImpl13setTypeActionENS_3MVTENS0_18LegalizeTypeActionE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='919' c='_ZNK4llvm18TargetLoweringBase13getTypeActionERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='922' c='_ZNK4llvm18TargetLoweringBase13getTypeActionENS_3MVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2033' c='_ZNK4llvm18TargetLoweringBase31shouldNormalizeToSelectSequenceERNS_11LLVMContextENS_3EVTE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='200'>/// This enum indicates whether a types are legal for a target, and if not,
  /// what action should be used to make them valid.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h' l='62' c='_ZNK4llvm16DAGTypeLegalizer13getTypeActionENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='945' c='_ZNK4llvm18TargetLoweringBase17getTypeConversionERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1379' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1520' c='_ZNK4llvm18TargetLoweringBase22getVectorTypeBreakdownERNS_11LLVMContextENS_3EVTERS3_RjRNS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='639' c='_ZNK4llvm21AArch64TargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16302' c='_ZNK4llvm21AArch64TargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='300' c='_ZNK4llvm16SITargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1536' c='_ZNK4llvm16SITargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.h' l='155' c='_ZNK4llvm21HexagonTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2073' c='_ZNK4llvm21HexagonTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2084' c='_ZNK4llvm21HexagonTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.h' l='513' c='_ZNK4llvm19NVPTXTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1176' c='_ZNK4llvm19NVPTXTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='691' c='_ZNK4llvm17PPCTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.h' l='408' c='_ZNK4llvm21SystemZTargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1366' c='_ZNK4llvm17X86TargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2099' c='_ZNK4llvm17X86TargetLowering24getPreferredVectorActionENS_3MVTE'/>
<use f='llvm/llvm/unittests/CodeGen/AArch64SelectionDAGTest.cpp' l='71' c='_ZN4llvm23AArch64SelectionDAGTest13getTypeActionENS_3EVTE'/>
<use f='llvm/llvm/unittests/CodeGen/SelectionDAGAddressAnalysisTest.cpp' l='79' c='_ZN4llvm31SelectionDAGAddressAnalysisTest13getTypeActionENS_3EVTE'/>
