// Seed: 435220007
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5#(
        .id_6(1),
        .id_7(1 - 1),
        .id_8(1)
    ),
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_15;
  if (1) id_16 : assert property (@(posedge (id_7)) id_16) @(posedge ~1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign id_1 = 1'b0;
  module_0(
      id_5, id_4, id_5, id_5, id_5, id_2, id_3, id_5, id_4, id_5, id_3
  );
  if (1) begin
    integer id_6 = 1;
  end else
    initial begin
      $display;
      id_3 = id_5;
    end
  wand id_7 = id_2 ? 1 * 1 : id_5 - 1 | 1 - 1'b0;
  assign id_2 = 1;
  wire id_8;
  wire id_9;
  assign id_7 = id_3;
endmodule
