# SJTU-CS145-Arch-labs
This repo is for SJTU CS145's course work. To be specific, I'll use verilog to implement a single circle CPU and a pipeline CPU.
