IP Generator (Version 2016.4B2 build 17944)
IP Generator (Version 2016.4B2 build 17944)
Start generating at 2017-01-05 14:29
Instance: tsmac_phy
Path: E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy
Model: 10/100/1000M Ethernet MAC, Version 1.1
Family: Titan
Device: PGT30G
Package: FFBG484
Speed Grade: -6
Interface:
    rx_clki, input
    rx_rst, input
    tx_clki, input
    tx_rst, input
    tsmac_tdata[7:0], input
    tsmac_tstart, input
    tsmac_tlast, input
    tsmac_tpnd, output
    tsmac_tcrq, input
    tsmac_cfpt, input
    tsmac_thdf, input
    tsmac_tprt, output
    tsmac_tpar, output
    tsmac_txcf, output
    tsmac_tcdr, output
    tx_en, output
    txd[3:0], output
    tsmac_tsvp, output
    tsmac_tsv[51:0], output
    tsmac_rdata[7:0], output
    tsmac_rvalid, output
    tsmac_rlast, output
    tsmac_rsv[32:0], output
    tsmac_rsvp, output
    rx_dv, input
    rxd[3:0], input
    mdi, input
    mdc, output
    mdo, output
    mdoen, output
    hstrst, input
    hstclk, input
    hstcsn, input
    hstwrn, input
    hstable, input
    hstadx[7:0], input
    hstidat[31:0], input
    hstodat[31:0], output
    speed, output
Create directory 'rtl' ...
Create directory 'rtl\synplify' ...
Create directory 'sim_lib' ...
Create directory 'sim_lib\modelsim' ...
Create directory 'sim' ...
Create directory 'sim\modelsim' ...
Create directory 'example_design' ...
Create directory 'pnr' ...
Create directory 'pnr\example_design' ...
Create directory 'pnr\core_only' ...
Copy 'rtl\gtp_drm18k_wrapper.v' to 'rtl' ...
Copy 'rtl\pgm_sdpram_v1_1.v' to 'rtl' ...
Copy 'rtl\pgs_tsmac_apb_modify_v1_0.v' to 'rtl' ...
Copy 'rtl\pgs_tsmac_apb_port_v1_0.v' to 'rtl' ...
Copy 'rtl\pgs_tsmac_core_v1_1.v' to 'rtl' ...
Copy 'rtl\pgs_tsmac_gmii_to_rgmii_v1_0.v' to 'rtl' ...
Copy 'rtl\pgs_tsmac_rgmii_gmii_convert_v1_0.v' to 'rtl' ...
Copy 'rtl\pgs_tsmac_rgmii_to_gmii_v1_0.v' to 'rtl' ...
Copy 'rtl\pgs_tsmac_rx_sm_v1_1.v' to 'rtl' ...
Copy 'rtl\synplify\pe_mcxmac.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\pe_mcxmac_core.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\pecar.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\pecrc.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\pehst.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\pemgt.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\perfn_top.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\permc_top.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\petfn_top.vp' to 'rtl\synplify' ...
Copy 'rtl\synplify\petmc_top.vp' to 'rtl\synplify' ...
Copy 'sim_lib\modelsim\pe_mcxmac_core_sim.vp' to 'sim_lib\modelsim' ...
Copy 'sim_lib\modelsim\pe_mcxmac_sim.vp' to 'sim_lib\modelsim' ...
Copy 'sim_lib\modelsim\pecar_sim.vp' to 'sim_lib\modelsim' ...
Copy 'sim_lib\modelsim\pecrc_sim.vp' to 'sim_lib\modelsim' ...
Copy 'sim_lib\modelsim\pehst_sim.vp' to 'sim_lib\modelsim' ...
Copy 'sim_lib\modelsim\pemgt_sim.vp' to 'sim_lib\modelsim' ...
Copy 'sim_lib\modelsim\perfn_top_sim.vp' to 'sim_lib\modelsim' ...
Copy 'sim_lib\modelsim\permc_top_sim.vp' to 'sim_lib\modelsim' ...
Copy 'sim_lib\modelsim\petfn_top_sim.vp' to 'sim_lib\modelsim' ...
Copy 'sim_lib\modelsim\petmc_top_sim.vp' to 'sim_lib\modelsim' ...
Copy 'pnr\example_design\exmpnrfilelist.f' to 'pnr\example_design' ...
Copy 'pnr\core_only\corepnrfilelist.f' to 'pnr\core_only' ...
Copy 'example_design\config_reg.v' to 'example_design' ...
Copy 'example_design\gtp_pll_wrapper.v' to 'example_design' ...
Copy 'example_design\pgm_fifo_ctrl_v1_0.v' to 'example_design' ...
Copy 'example_design\pgm_fifo_v1_1.v' to 'example_design' ...
Copy 'example_design\pll_125.v' to 'example_design' ...
Copy 'example_design\prefetch_fifo.v' to 'example_design' ...
Copy 'example_design\reg_fifo2.v' to 'example_design' ...
Copy 'example_design\tx_sm.v' to 'example_design' ...
Copy 'rtl\tsmac_data_ram_v1_1.v.xml' to 'rtl\tsmac_data_ram_v1_1.v.xml' ...
Compile file 'rtl\tsmac_data_ram_v1_1.v.xml' to 'rtl\tsmac_data_ram_v1_1.v' ...
Copy 'pgs_tsmac_wrapper_v1_1.v.xml' to 'pgs_tsmac_wrapper_v1_1.v.xml' ...
Compile file 'pgs_tsmac_wrapper_v1_1.v.xml' to 'tsmac_phy.v' ...
Found module 'tsmac_phy' in file 'tsmac_phy.v'.
Copy 'example_design\tsmac_exam_top.v.xml' to 'example_design\tsmac_exam_top.v.xml' ...
Compile file 'example_design\tsmac_exam_top.v.xml' to 'example_design\tsmac_exam_top.v' ...
Copy 'example_design\tsmac_exam_top_tb.v.xml' to 'example_design\tsmac_exam_top_tb.v.xml' ...
Compile file 'example_design\tsmac_exam_top_tb.v.xml' to 'example_design\tsmac_exam_top_tb.v' ...
Run file 'createFiles.tcl' ...
Generate template file 'tsmac_phy_tmpl.v' ...
Synthesize ...
Invoke 'synplify_pro.exe'
NOTE:  This version of the software is not a production release. No warranty is made as to the general availability of features and functionality included in this version or described in the accompanying documentation. The final contents of a production release and its timing remain at the sole discretion of Synopsys.
Starting:    C:\pango\PDS_2016.4B2-patch1\syn\bin64\mbin\synbatch.exe
Install:     C:\pango\PDS_2016.4B2-patch1\syn
Hostname:    TC00523
Date:        Thu Jan 05 14:30:22 2017
Version:     L-2016.03P-SP1-4-beta
Arguments:   -product synplify_pro -licensetype synplifypro_pango -batch E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy\rev_1\ipc_synplify_pro.prj
ProductType: synplify_pro
License checkout: synplifypro_pango
License: synplifypro_pango node-locked 
Licensed Vendor: pango
Running in Vendor Mode
log file: "E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy\rev_1\tsmac_phy.srr"
Running: rev_1 in foreground
Running ipc_synplify_pro|rev_1
Running: compile (Compile) on ipc_synplify_pro|rev_1
Running: compile_flow (Compile Process) on ipc_synplify_pro|rev_1
Running: compiler (Compile Input) on ipc_synplify_pro|rev_1
Copied E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy\rev_1\synwork\tsmac_phy_comp.srs to E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy\rev_1\tsmac_phy.srs
compiler Completed
Return Code: 0
Run Time:00h:00m:05s
Running: multi_srs_gen (Multi-srs Generator) on ipc_synplify_pro|rev_1
multi_srs_gen Completed
Return Code: 0
Run Time:00h:00m:01s
Copied E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy\rev_1\synwork\tsmac_phy_mult.srs to E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy\rev_1\tsmac_phy.srs
Copied E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy\rev_1\tsmac_phy.srr to E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy\rev_1\ipc_synplify_pro.log
Complete: Compile Process on ipc_synplify_pro|rev_1
Running: premap (Pre-mapping) on ipc_synplify_pro|rev_1
premap Completed with warnings
Return Code: 1
Run Time:00h:00m:03s
Complete: Compile on ipc_synplify_pro|rev_1
Running: map (Map) on ipc_synplify_pro|rev_1
License granted for 4 parallel jobs
Running: fpga_mapper (Map & Optimize) on ipc_synplify_pro|rev_1
Copied E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy\rev_1\synwork\tsmac_phy_m.srm to E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy\rev_1\tsmac_phy.srm
fpga_mapper Completed with warnings
Return Code: 1
Run Time:00h:00m:18s
Complete: Map on ipc_synplify_pro|rev_1
Copied E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy\rev_1\tsmac_phy.srr to E:\zs\sichuang\sgmii_tsmac_4b2_patch1\demo_pgt180h_evb_ethernet_3b2_patch3_20161215\demo_pgt180h_evb_ethernet_3b2_patch3\ip\tsmac_phy\rev_1\ipc_synplify_pro.log
Complete: Logic Synthesis on ipc_synplify_pro|rev_1
exit status=0
exit status=0
License checkin: synplifypro_pango
Generate the result file list ...
Done: 0 error(s), 0 warning(s)
