// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="HLS_hmm,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.626000,HLS_SYN_LAT=71,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=22,HLS_SYN_FF=4589,HLS_SYN_LUT=8527}" *)

module HLS_hmm (
        ap_clk,
        ap_rst_n,
        INPUT_STREAM_TDATA,
        INPUT_STREAM_TVALID,
        INPUT_STREAM_TREADY,
        INPUT_STREAM_TKEEP,
        INPUT_STREAM_TSTRB,
        INPUT_STREAM_TUSER,
        INPUT_STREAM_TLAST,
        INPUT_STREAM_TID,
        INPUT_STREAM_TDEST,
        OUTPUT_STREAM_TDATA,
        OUTPUT_STREAM_TVALID,
        OUTPUT_STREAM_TREADY,
        OUTPUT_STREAM_TKEEP,
        OUTPUT_STREAM_TSTRB,
        OUTPUT_STREAM_TUSER,
        OUTPUT_STREAM_TLAST,
        OUTPUT_STREAM_TID,
        OUTPUT_STREAM_TDEST,
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        interrupt
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 24'b1;
parameter    ap_ST_st2_fsm_1 = 24'b10;
parameter    ap_ST_st3_fsm_2 = 24'b100;
parameter    ap_ST_pp2_stg0_fsm_3 = 24'b1000;
parameter    ap_ST_st6_fsm_4 = 24'b10000;
parameter    ap_ST_st7_fsm_5 = 24'b100000;
parameter    ap_ST_pp4_stg0_fsm_6 = 24'b1000000;
parameter    ap_ST_pp5_stg0_fsm_7 = 24'b10000000;
parameter    ap_ST_pp6_stg0_fsm_8 = 24'b100000000;
parameter    ap_ST_pp7_stg0_fsm_9 = 24'b1000000000;
parameter    ap_ST_pp7_stg1_fsm_10 = 24'b10000000000;
parameter    ap_ST_pp7_stg2_fsm_11 = 24'b100000000000;
parameter    ap_ST_pp7_stg3_fsm_12 = 24'b1000000000000;
parameter    ap_ST_pp7_stg4_fsm_13 = 24'b10000000000000;
parameter    ap_ST_pp8_stg0_fsm_14 = 24'b100000000000000;
parameter    ap_ST_st50_fsm_15 = 24'b1000000000000000;
parameter    ap_ST_st51_fsm_16 = 24'b10000000000000000;
parameter    ap_ST_pp9_stg0_fsm_17 = 24'b100000000000000000;
parameter    ap_ST_pp10_stg0_fsm_18 = 24'b1000000000000000000;
parameter    ap_ST_pp11_stg0_fsm_19 = 24'b10000000000000000000;
parameter    ap_ST_st89_fsm_20 = 24'b100000000000000000000;
parameter    ap_ST_pp13_stg0_fsm_21 = 24'b1000000000000000000000;
parameter    ap_ST_pp14_stg0_fsm_22 = 24'b10000000000000000000000;
parameter    ap_ST_st97_fsm_23 = 24'b100000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_true = 1'b1;
parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    ap_const_int64_8 = 8;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv64_5 = 64'b101;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (C_S_AXI_CONTROL_BUS_DATA_WIDTH / ap_const_int64_8);
parameter    C_S_AXI_WSTRB_WIDTH = (C_S_AXI_DATA_WIDTH / ap_const_int64_8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] INPUT_STREAM_TDATA;
input   INPUT_STREAM_TVALID;
output   INPUT_STREAM_TREADY;
input  [3:0] INPUT_STREAM_TKEEP;
input  [3:0] INPUT_STREAM_TSTRB;
input  [3:0] INPUT_STREAM_TUSER;
input  [0:0] INPUT_STREAM_TLAST;
input  [4:0] INPUT_STREAM_TID;
input  [4:0] INPUT_STREAM_TDEST;
output  [31:0] OUTPUT_STREAM_TDATA;
output   OUTPUT_STREAM_TVALID;
input   OUTPUT_STREAM_TREADY;
output  [3:0] OUTPUT_STREAM_TKEEP;
output  [3:0] OUTPUT_STREAM_TSTRB;
output  [3:0] OUTPUT_STREAM_TUSER;
output  [0:0] OUTPUT_STREAM_TLAST;
output  [4:0] OUTPUT_STREAM_TID;
output  [4:0] OUTPUT_STREAM_TDEST;
input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1 : 0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1 : 0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1 : 0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1 : 0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
output   interrupt;

reg INPUT_STREAM_TREADY;
reg OUTPUT_STREAM_TVALID;
reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm = 24'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_42;
reg    ap_ready;
wire    HLS_hmm_CONTROL_BUS_s_axi_U_ap_dummy_ce;
reg   [3:0] indvar_flatten_reg_369;
reg   [1:0] i_0_i_reg_380;
reg   [31:0] tran_mat_2_2_1_reg_391;
reg   [31:0] tran_mat_2_1_1_reg_403;
reg   [31:0] tran_mat_2_2_6_reg_415;
reg   [31:0] tran_mat_1_2_1_reg_427;
reg   [31:0] tran_mat_1_1_1_reg_439;
reg   [31:0] tran_mat_2_2_33_reg_451;
reg   [31:0] tran_mat_2_2_18_reg_463;
reg   [31:0] tran_mat_2_2_31_reg_475;
reg   [31:0] tran_mat_2_2_12_reg_487;
reg   [1:0] j3_0_i_reg_499;
reg   [31:0] prod_2_2_s_reg_593;
reg   [31:0] prod_2_1_s_reg_605;
reg   [31:0] prod_2_2_4_reg_617;
reg   [31:0] prod_1_2_s_reg_629;
reg   [31:0] prod_1_1_s_reg_641;
reg   [31:0] prod_1_2_4_reg_653;
reg   [31:0] prod_0_2_s_reg_665;
reg   [31:0] prod_0_1_s_reg_677;
reg   [31:0] prod_0_2_4_reg_689;
reg   [1:0] j_0_i2_i_i_reg_701;
reg   [31:0] sum_2_s_reg_712;
reg   [31:0] sum_1_s_reg_724;
reg   [31:0] sum_2_4_reg_736;
reg   [1:0] j_1_i10_i_i_reg_748;
reg   [1:0] ap_reg_ppstg_j_1_i10_i_i_reg_748_pp5_it1;
reg    ap_sig_cseq_ST_pp5_stg0_fsm_7;
reg    ap_sig_bdd_161;
reg    ap_reg_ppiten_pp5_it0 = 1'b0;
reg    ap_reg_ppiten_pp5_it1 = 1'b0;
reg    ap_reg_ppiten_pp5_it2 = 1'b0;
reg    ap_reg_ppiten_pp5_it3 = 1'b0;
reg    ap_reg_ppiten_pp5_it4 = 1'b0;
reg    ap_reg_ppiten_pp5_it5 = 1'b0;
reg    ap_reg_ppiten_pp5_it6 = 1'b0;
reg    ap_reg_ppiten_pp5_it7 = 1'b0;
reg    ap_reg_ppiten_pp5_it8 = 1'b0;
reg    ap_reg_ppiten_pp5_it9 = 1'b0;
reg    ap_reg_ppiten_pp5_it10 = 1'b0;
reg    ap_reg_ppiten_pp5_it11 = 1'b0;
reg   [31:0] temp_out_2_s_reg_760;
reg   [31:0] temp_out_1_s_reg_772;
reg   [31:0] temp_out_2_4_reg_784;
reg   [1:0] j_2_i15_i_i_reg_796;
reg   [1:0] j_3_i20_i_i_reg_807;
reg   [31:0] temp_0_i_i_i_reg_818;
reg   [1:0] j_4_i25_i_i_reg_831;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it1;
reg    ap_sig_cseq_ST_pp8_stg0_fsm_14;
reg    ap_sig_bdd_207;
reg    ap_reg_ppiten_pp8_it0 = 1'b0;
reg    ap_reg_ppiten_pp8_it1 = 1'b0;
reg    ap_reg_ppiten_pp8_it2 = 1'b0;
reg    ap_reg_ppiten_pp8_it3 = 1'b0;
reg    ap_reg_ppiten_pp8_it4 = 1'b0;
reg    ap_reg_ppiten_pp8_it5 = 1'b0;
reg    ap_reg_ppiten_pp8_it6 = 1'b0;
reg    ap_reg_ppiten_pp8_it7 = 1'b0;
reg    ap_reg_ppiten_pp8_it8 = 1'b0;
reg    ap_reg_ppiten_pp8_it9 = 1'b0;
reg    ap_reg_ppiten_pp8_it10 = 1'b0;
reg    ap_reg_ppiten_pp8_it11 = 1'b0;
reg    ap_reg_ppiten_pp8_it12 = 1'b0;
reg    ap_reg_ppiten_pp8_it13 = 1'b0;
reg    ap_reg_ppiten_pp8_it14 = 1'b0;
reg    ap_reg_ppiten_pp8_it15 = 1'b0;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it2;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it3;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it4;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it5;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it6;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it7;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it8;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it9;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it10;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it11;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it12;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it13;
reg   [1:0] ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it14;
reg   [31:0] prod1_2_2_s_reg_843;
reg   [31:0] prod1_2_1_s_reg_855;
reg   [31:0] prod1_2_2_4_reg_867;
reg   [31:0] prod1_1_2_s_reg_879;
reg   [31:0] prod1_1_1_s_reg_891;
reg   [31:0] prod1_1_2_4_reg_903;
reg   [31:0] prod1_0_2_s_reg_915;
reg   [31:0] prod1_0_1_s_reg_927;
reg   [31:0] prod1_0_2_4_reg_939;
reg   [1:0] j_0_i_i_i_reg_951;
reg   [31:0] sum1_2_s_reg_962;
reg   [31:0] sum1_1_s_reg_974;
reg   [31:0] sum1_2_4_reg_986;
reg   [1:0] j_1_i_i_i_reg_998;
reg   [1:0] ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it1;
reg    ap_sig_cseq_ST_pp10_stg0_fsm_18;
reg    ap_sig_bdd_288;
reg    ap_reg_ppiten_pp10_it0 = 1'b0;
reg    ap_reg_ppiten_pp10_it1 = 1'b0;
reg    ap_reg_ppiten_pp10_it2 = 1'b0;
reg    ap_reg_ppiten_pp10_it3 = 1'b0;
reg    ap_reg_ppiten_pp10_it4 = 1'b0;
reg    ap_reg_ppiten_pp10_it5 = 1'b0;
reg    ap_reg_ppiten_pp10_it6 = 1'b0;
reg    ap_reg_ppiten_pp10_it7 = 1'b0;
reg    ap_reg_ppiten_pp10_it8 = 1'b0;
reg    ap_reg_ppiten_pp10_it9 = 1'b0;
reg    ap_reg_ppiten_pp10_it10 = 1'b0;
reg    ap_reg_ppiten_pp10_it11 = 1'b0;
reg   [1:0] ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it2;
reg   [1:0] ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it3;
reg   [1:0] ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it4;
reg   [31:0] temp_out_2_1_s_reg_1010;
reg   [31:0] temp_out_1_1_s_reg_1022;
reg   [31:0] temp_out_2_6_reg_1034;
reg   [1:0] j_2_i_i_i_reg_1046;
reg   [1:0] j_4_i_i_i_reg_1068;
reg   [1:0] ap_reg_ppstg_j_4_i_i_i_reg_1068_pp13_it1;
reg    ap_sig_cseq_ST_pp13_stg0_fsm_21;
reg    ap_sig_bdd_333;
reg    ap_reg_ppiten_pp13_it0 = 1'b0;
reg    ap_reg_ppiten_pp13_it1 = 1'b0;
reg    ap_reg_ppiten_pp13_it2 = 1'b0;
reg    ap_reg_ppiten_pp13_it3 = 1'b0;
reg    ap_reg_ppiten_pp13_it4 = 1'b0;
reg   [1:0] ap_reg_ppstg_j_4_i_i_i_reg_1068_pp13_it2;
reg   [1:0] ap_reg_ppstg_j_4_i_i_i_reg_1068_pp13_it3;
reg   [2:0] j7_0_i_reg_1080;
wire   [31:0] grp_fu_1091_p2;
reg   [31:0] reg_1145;
reg   [0:0] exitcond3_i11_i_i_reg_2874;
reg   [0:0] ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it4;
reg    ap_sig_cseq_ST_pp7_stg0_fsm_9;
reg    ap_sig_bdd_370;
reg    ap_reg_ppiten_pp7_it1 = 1'b0;
reg    ap_reg_ppiten_pp7_it0 = 1'b0;
reg   [0:0] exitcond1_i21_i_i_reg_2973;
reg   [0:0] exitcond3_i_i_i_reg_3108;
reg   [0:0] ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it4;
wire   [31:0] grp_fu_1095_p2;
reg   [31:0] reg_1151;
reg   [0:0] ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it9;
reg   [0:0] ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it9;
reg   [31:0] ret_reg_2610;
reg    ap_sig_bdd_400;
wire   [0:0] exitcond5_i_fu_1155_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_410;
reg    ap_sig_bdd_414;
wire   [2:0] k_fu_1161_p2;
wire   [31:0] input1_3_2_fu_1209_p3;
wire   [31:0] input1_3_5_fu_1233_p3;
wire   [31:0] input1_3_8_fu_1249_p3;
wire   [31:0] input1_3_11_fu_1257_p3;
wire   [0:0] exitcond4_i_fu_1265_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_435;
reg    ap_sig_bdd_439;
wire   [1:0] j_1_fu_1271_p2;
wire   [31:0] input2_2_1_fu_1301_p3;
wire   [31:0] input2_2_3_fu_1317_p3;
wire   [31:0] input2_2_5_fu_1325_p3;
wire   [0:0] exitcond_flatten_fu_1333_p2;
reg   [0:0] exitcond_flatten_reg_2667;
reg    ap_sig_cseq_ST_pp2_stg0_fsm_3;
reg    ap_sig_bdd_458;
reg    ap_sig_bdd_462;
reg    ap_reg_ppiten_pp2_it0 = 1'b0;
reg    ap_reg_ppiten_pp2_it1 = 1'b0;
wire   [3:0] indvar_flatten_next_fu_1339_p2;
wire   [1:0] j3_0_i_mid2_fu_1351_p3;
reg   [1:0] j3_0_i_mid2_reg_2676;
wire   [1:0] i_0_i_mid2_fu_1365_p3;
reg   [1:0] i_0_i_mid2_reg_2682;
reg   [31:0] INPUT_STREAM_data_V_val1_reg_2689;
wire   [1:0] j_3_fu_1373_p2;
wire   [31:0] tran_mat_2_2_2_fu_1530_p3;
wire   [31:0] tran_mat_2_2_22_fu_1546_p3;
wire   [31:0] tran_mat_2_2_24_fu_1562_p3;
wire   [31:0] tran_mat_2_2_26_fu_1578_p3;
wire   [31:0] tran_mat_2_2_28_fu_1594_p3;
wire   [31:0] tran_mat_2_2_30_fu_1610_p3;
wire   [31:0] tran_mat_2_2_34_fu_1618_p3;
wire   [31:0] tran_mat_2_2_35_fu_1626_p3;
wire   [31:0] tran_mat_2_2_36_fu_1634_p3;
wire   [1:0] j_2_fu_1648_p2;
reg    ap_sig_cseq_ST_st6_fsm_4;
reg    ap_sig_bdd_512;
wire   [0:0] exitcond1_i_fu_1642_p2;
reg    ap_sig_bdd_517;
wire   [31:0] tem_2_1_fu_1678_p3;
wire   [31:0] tem_2_3_fu_1694_p3;
wire   [31:0] tem_2_5_fu_1702_p3;
wire   [31:0] tem_2_7_fu_1718_p3;
wire   [31:0] tem_2_9_fu_1734_p3;
wire   [31:0] tem_2_11_fu_1742_p3;
wire   [0:0] exitcond5_i3_i_i_fu_1750_p2;
reg   [0:0] exitcond5_i3_i_i_reg_2782;
reg    ap_sig_cseq_ST_pp4_stg0_fsm_6;
reg    ap_sig_bdd_540;
reg    ap_reg_ppiten_pp4_it0 = 1'b0;
reg    ap_reg_ppiten_pp4_it1 = 1'b0;
reg    ap_reg_ppiten_pp4_it2 = 1'b0;
reg    ap_reg_ppiten_pp4_it3 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond5_i3_i_i_reg_2782_pp4_it1;
reg   [0:0] ap_reg_ppstg_exitcond5_i3_i_i_reg_2782_pp4_it2;
wire   [1:0] j_7_fu_1756_p2;
wire   [31:0] tmp_fu_1762_p5;
wire   [0:0] sel_tmp13_fu_1775_p2;
reg   [0:0] sel_tmp13_reg_2796;
reg   [0:0] ap_reg_ppstg_sel_tmp13_reg_2796_pp4_it1;
reg   [0:0] ap_reg_ppstg_sel_tmp13_reg_2796_pp4_it2;
wire   [0:0] sel_tmp14_fu_1781_p2;
reg   [0:0] sel_tmp14_reg_2806;
reg   [0:0] ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it1;
reg   [0:0] ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it2;
wire   [31:0] tmp_3_fu_1787_p5;
wire   [31:0] tmp_9_fu_1800_p5;
wire   [31:0] prod_0_2_1_fu_1820_p3;
wire   [31:0] prod_0_2_3_fu_1834_p3;
wire   [31:0] prod_0_2_5_fu_1841_p3;
wire   [31:0] prod_1_2_1_fu_1855_p3;
wire   [31:0] prod_1_2_3_fu_1869_p3;
wire   [31:0] prod_1_2_5_fu_1876_p3;
wire   [31:0] prod_2_2_1_fu_1890_p3;
wire   [31:0] prod_2_2_3_fu_1904_p3;
wire   [31:0] prod_2_2_5_fu_1911_p3;
wire   [0:0] exitcond3_i11_i_i_fu_1918_p2;
reg   [0:0] ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it1;
reg   [0:0] ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it2;
reg   [0:0] ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it3;
reg   [0:0] ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it5;
reg   [0:0] ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it6;
reg   [0:0] ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it7;
reg   [0:0] ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it8;
reg   [0:0] ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it10;
wire   [1:0] j_6_fu_1924_p2;
reg   [1:0] j_6_reg_2878;
wire   [31:0] tmp_16_fu_1930_p5;
reg   [31:0] tmp_16_reg_2883;
wire   [31:0] tmp_17_fu_1942_p5;
reg   [31:0] tmp_17_reg_2888;
wire   [31:0] tmp_18_fu_1954_p5;
reg   [31:0] tmp_18_reg_2893;
reg   [31:0] ap_reg_ppstg_tmp_18_reg_2893_pp5_it3;
reg   [31:0] ap_reg_ppstg_tmp_18_reg_2893_pp5_it4;
reg   [31:0] ap_reg_ppstg_tmp_18_reg_2893_pp5_it5;
wire   [0:0] sel_tmp17_fu_1966_p2;
reg   [0:0] sel_tmp17_reg_2898;
reg   [0:0] ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it3;
reg   [0:0] ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it4;
reg   [0:0] ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it5;
reg   [0:0] ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it6;
reg   [0:0] ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it7;
reg   [0:0] ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it8;
reg   [0:0] ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it9;
reg   [0:0] ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it10;
wire   [0:0] sel_tmp18_fu_1972_p2;
reg   [0:0] sel_tmp18_reg_2904;
reg   [0:0] ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it3;
reg   [0:0] ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it4;
reg   [0:0] ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it5;
reg   [0:0] ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it6;
reg   [0:0] ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it7;
reg   [0:0] ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it8;
reg   [0:0] ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it9;
reg   [0:0] ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it10;
wire   [31:0] sum_2_5_fu_1978_p3;
reg   [31:0] sum_2_5_reg_2911;
wire   [31:0] sum_2_1_fu_1992_p3;
wire   [31:0] sum_2_3_fu_2006_p3;
wire   [0:0] exitcond2_i16_i_i_fu_2013_p2;
reg   [0:0] exitcond2_i16_i_i_reg_2926;
reg    ap_sig_cseq_ST_pp6_stg0_fsm_8;
reg    ap_sig_bdd_680;
reg    ap_reg_ppiten_pp6_it0 = 1'b0;
reg    ap_reg_ppiten_pp6_it1 = 1'b0;
reg    ap_reg_ppiten_pp6_it2 = 1'b0;
reg    ap_reg_ppiten_pp6_it3 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond2_i16_i_i_reg_2926_pp6_it1;
reg   [0:0] ap_reg_ppstg_exitcond2_i16_i_i_reg_2926_pp6_it2;
wire   [1:0] j_9_fu_2019_p2;
wire   [31:0] tmp_25_fu_2025_p5;
wire   [31:0] tmp_27_fu_2038_p5;
wire   [0:0] sel_tmp21_fu_2051_p2;
reg   [0:0] sel_tmp21_reg_2945;
reg   [0:0] ap_reg_ppstg_sel_tmp21_reg_2945_pp6_it1;
reg   [0:0] ap_reg_ppstg_sel_tmp21_reg_2945_pp6_it2;
wire   [0:0] sel_tmp22_fu_2057_p2;
reg   [0:0] sel_tmp22_reg_2951;
reg   [0:0] ap_reg_ppstg_sel_tmp22_reg_2951_pp6_it1;
reg   [0:0] ap_reg_ppstg_sel_tmp22_reg_2951_pp6_it2;
wire   [31:0] temp_out_2_1_fu_2070_p3;
wire   [31:0] temp_out_2_3_fu_2084_p3;
wire   [31:0] temp_out_2_5_fu_2091_p3;
wire   [0:0] exitcond1_i21_i_i_fu_2098_p2;
wire   [1:0] j_13_fu_2104_p2;
reg   [1:0] j_13_reg_2977;
wire   [31:0] tmp_36_fu_2110_p5;
reg   [31:0] tmp_36_reg_2982;
wire   [0:0] exitcond_i26_i_i_fu_2122_p2;
reg   [0:0] exitcond_i26_i_i_reg_2987;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it1;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it2;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it3;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it4;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it5;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it6;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it7;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it8;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it9;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it10;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it11;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it12;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it13;
reg   [0:0] ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it14;
wire   [1:0] j_11_fu_2128_p2;
reg   [1:0] j_11_reg_2991;
wire   [31:0] tmp_41_fu_2134_p5;
wire   [0:0] exitcond5_i_i_i_fu_2152_p2;
reg   [0:0] exitcond5_i_i_i_reg_3001;
reg    ap_sig_cseq_ST_pp9_stg0_fsm_17;
reg    ap_sig_bdd_780;
reg    ap_reg_ppiten_pp9_it0 = 1'b0;
reg    ap_reg_ppiten_pp9_it1 = 1'b0;
reg    ap_reg_ppiten_pp9_it2 = 1'b0;
reg    ap_reg_ppiten_pp9_it3 = 1'b0;
reg    ap_reg_ppiten_pp9_it4 = 1'b0;
reg    ap_reg_ppiten_pp9_it5 = 1'b0;
reg    ap_reg_ppiten_pp9_it6 = 1'b0;
reg    ap_reg_ppiten_pp9_it7 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it1;
reg   [0:0] ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it2;
reg   [0:0] ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it3;
reg   [0:0] ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it4;
reg   [0:0] ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it5;
reg   [0:0] ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it6;
wire   [1:0] j_5_fu_2158_p2;
wire   [31:0] tmp_11_fu_2164_p5;
wire   [0:0] sel_tmp11_fu_2177_p2;
reg   [0:0] sel_tmp11_reg_3015;
reg   [0:0] ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it1;
reg   [0:0] ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it2;
reg   [0:0] ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it3;
reg   [0:0] ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it4;
reg   [0:0] ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it5;
reg   [0:0] ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it6;
wire   [0:0] sel_tmp12_fu_2183_p2;
reg   [0:0] sel_tmp12_reg_3025;
reg   [0:0] ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it1;
reg   [0:0] ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it2;
reg   [0:0] ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it3;
reg   [0:0] ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it4;
reg   [0:0] ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it5;
reg   [0:0] ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it6;
wire   [31:0] tmp_12_fu_2189_p5;
wire   [31:0] tmp_14_fu_2202_p5;
wire   [31:0] grp_fu_1100_p2;
reg   [31:0] tmp_4_reg_3048;
wire   [31:0] grp_fu_1105_p2;
reg   [31:0] tmp_16_1_reg_3053;
wire   [31:0] grp_fu_1110_p2;
reg   [31:0] tmp_16_2_reg_3058;
wire   [31:0] prod1_0_2_1_fu_2222_p3;
wire   [31:0] prod1_0_2_3_fu_2236_p3;
wire   [31:0] prod1_0_2_5_fu_2243_p3;
wire   [31:0] prod1_1_2_1_fu_2257_p3;
wire   [31:0] prod1_1_2_3_fu_2271_p3;
wire   [31:0] prod1_1_2_5_fu_2278_p3;
wire   [31:0] prod1_2_2_1_fu_2292_p3;
wire   [31:0] prod1_2_2_3_fu_2306_p3;
wire   [31:0] prod1_2_2_5_fu_2313_p3;
wire   [0:0] exitcond3_i_i_i_fu_2320_p2;
reg   [0:0] ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it1;
reg   [0:0] ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it2;
reg   [0:0] ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it3;
reg   [0:0] ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it5;
reg   [0:0] ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it6;
reg   [0:0] ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it7;
reg   [0:0] ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it8;
reg   [0:0] ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it10;
wire   [1:0] j_4_fu_2326_p2;
reg   [1:0] j_4_reg_3112;
wire   [31:0] tmp_19_fu_2332_p5;
reg   [31:0] tmp_19_reg_3117;
wire   [31:0] tmp_20_fu_2344_p5;
reg   [31:0] tmp_20_reg_3122;
wire   [31:0] tmp_22_fu_2356_p5;
reg   [31:0] tmp_22_reg_3127;
wire   [0:0] sel_tmp15_fu_2368_p2;
reg   [0:0] sel_tmp15_reg_3132;
reg   [0:0] ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it6;
reg   [0:0] ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it7;
reg   [0:0] ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it8;
reg   [0:0] ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it9;
reg   [0:0] ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it10;
wire   [0:0] sel_tmp16_fu_2374_p2;
reg   [0:0] sel_tmp16_reg_3138;
reg   [0:0] ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it6;
reg   [0:0] ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it7;
reg   [0:0] ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it8;
reg   [0:0] ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it9;
reg   [0:0] ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it10;
wire   [31:0] sum1_2_5_fu_2380_p3;
reg   [31:0] sum1_2_5_reg_3145;
wire   [31:0] sum1_2_1_fu_2394_p3;
wire   [31:0] sum1_2_3_fu_2408_p3;
wire   [0:0] exitcond2_i_i_i_fu_2415_p2;
reg   [0:0] exitcond2_i_i_i_reg_3160;
reg    ap_sig_cseq_ST_pp11_stg0_fsm_19;
reg    ap_sig_bdd_950;
reg    ap_reg_ppiten_pp11_it0 = 1'b0;
reg    ap_reg_ppiten_pp11_it1 = 1'b0;
reg    ap_reg_ppiten_pp11_it2 = 1'b0;
reg    ap_reg_ppiten_pp11_it3 = 1'b0;
reg    ap_reg_ppiten_pp11_it4 = 1'b0;
reg    ap_reg_ppiten_pp11_it5 = 1'b0;
reg    ap_reg_ppiten_pp11_it6 = 1'b0;
reg    ap_reg_ppiten_pp11_it7 = 1'b0;
reg    ap_reg_ppiten_pp11_it8 = 1'b0;
reg    ap_reg_ppiten_pp11_it9 = 1'b0;
reg    ap_reg_ppiten_pp11_it10 = 1'b0;
reg    ap_reg_ppiten_pp11_it11 = 1'b0;
reg    ap_reg_ppiten_pp11_it12 = 1'b0;
reg    ap_reg_ppiten_pp11_it13 = 1'b0;
reg    ap_reg_ppiten_pp11_it14 = 1'b0;
reg    ap_reg_ppiten_pp11_it15 = 1'b0;
reg    ap_reg_ppiten_pp11_it16 = 1'b0;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it1;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it2;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it3;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it4;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it5;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it6;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it7;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it8;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it9;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it10;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it11;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it12;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it13;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it14;
reg   [0:0] ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it15;
wire   [1:0] j_8_fu_2421_p2;
wire   [31:0] tmp_28_fu_2427_p5;
wire   [0:0] sel_tmp19_fu_2440_p2;
reg   [0:0] sel_tmp19_reg_3174;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it1;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it2;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it3;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it4;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it5;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it6;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it7;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it8;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it9;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it10;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it11;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it12;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it13;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it14;
reg   [0:0] ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it15;
wire   [0:0] sel_tmp20_fu_2446_p2;
reg   [0:0] sel_tmp20_reg_3180;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it1;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it2;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it3;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it4;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it5;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it6;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it7;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it8;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it9;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it10;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it11;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it12;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it13;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it14;
reg   [0:0] ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it15;
wire   [31:0] grp_fu_1134_p2;
reg   [31:0] temp_out_2_14_reg_3187;
wire   [31:0] temp_out_2_12_fu_2452_p3;
reg   [31:0] temp_out_2_12_reg_3193;
wire   [31:0] temp_out_2_8_fu_2465_p3;
wire   [31:0] temp_out_2_10_fu_2478_p3;
wire   [0:0] exitcond1_i_i_i_fu_2485_p2;
reg    ap_sig_cseq_ST_st89_fsm_20;
reg    ap_sig_bdd_1079;
wire   [2:0] j_10_fu_2519_p2;
wire   [0:0] exitcond_i_i_i_fu_2525_p2;
reg   [0:0] exitcond_i_i_i_reg_3217;
reg   [0:0] ap_reg_ppstg_exitcond_i_i_i_reg_3217_pp13_it1;
reg   [0:0] ap_reg_ppstg_exitcond_i_i_i_reg_3217_pp13_it2;
reg   [0:0] ap_reg_ppstg_exitcond_i_i_i_reg_3217_pp13_it3;
wire   [1:0] j_15_fu_2531_p2;
reg   [1:0] j_15_reg_3221;
wire   [31:0] input1_3_13_fu_2557_p3;
reg   [31:0] input1_3_13_reg_3226;
wire   [31:0] tmp_39_fu_2565_p5;
reg   [31:0] tmp_39_reg_3231;
wire   [0:0] exitcond_i_fu_2582_p2;
reg   [0:0] exitcond_i_reg_3236;
reg    ap_sig_cseq_ST_pp14_stg0_fsm_22;
reg    ap_sig_bdd_1115;
reg    ap_reg_ppiten_pp14_it0 = 1'b0;
reg    ap_sig_ioackin_OUTPUT_STREAM_TREADY;
reg    ap_reg_ppiten_pp14_it1 = 1'b0;
wire   [2:0] j_16_fu_2588_p2;
wire   [0:0] last_assign_fu_2599_p2;
reg   [0:0] last_assign_reg_3250;
reg    ap_sig_cseq_ST_st7_fsm_5;
reg    ap_sig_bdd_1148;
reg    ap_sig_cseq_ST_pp7_stg4_fsm_13;
reg    ap_sig_bdd_1171;
reg    ap_sig_cseq_ST_st51_fsm_16;
reg    ap_sig_bdd_1204;
reg   [2:0] ou_address0;
reg    ou_ce0;
reg    ou_we0;
reg   [31:0] ou_d0;
reg   [2:0] ou_address1;
reg    ou_ce1;
reg    ou_we1;
reg   [31:0] ou_d1;
wire   [31:0] ou_q1;
reg   [31:0] scale_reg_263;
reg   [31:0] input1_2_s_reg_275;
reg   [31:0] input1_3_6_reg_287;
reg   [31:0] input1_3_9_reg_299;
reg   [2:0] j_0_i_reg_311;
reg   [31:0] input2_2_s_reg_322;
reg   [31:0] input2_1_s_reg_334;
reg   [31:0] input2_2_4_reg_346;
reg   [1:0] j1_0_i_reg_358;
reg   [1:0] i_0_i_phi_fu_384_p4;
reg   [31:0] tem_2_s_reg_510;
reg   [31:0] tem_1_s_reg_522;
reg   [31:0] tem_2_4_reg_534;
reg   [31:0] tem_load_s_reg_546;
reg   [31:0] tem_load_1_reg_558;
reg   [31:0] tem_2_10_reg_570;
reg   [1:0] j5_0_i_reg_582;
reg   [31:0] sum_2_4_phi_fu_740_p4;
reg   [1:0] j_1_i10_i_i_phi_fu_752_p4;
reg   [1:0] j_3_i20_i_i_phi_fu_811_p4;
reg   [1:0] j_4_i25_i_i_phi_fu_835_p4;
reg   [31:0] sum1_2_4_phi_fu_990_p4;
reg   [1:0] j_1_i_i_i_phi_fu_1002_p4;
reg   [31:0] temp_out_2_6_phi_fu_1038_p4;
reg   [2:0] j_3_i_i_i_reg_1057;
reg   [1:0] j_4_i_i_i_phi_fu_1072_p4;
wire   [2:0] ou_addr_gep_fu_194_p3;
wire   [63:0] tmp_26_fu_2147_p1;
reg    ap_sig_cseq_ST_st50_fsm_15;
reg    ap_sig_bdd_1353;
wire   [63:0] tmp_24_fu_2514_p1;
wire   [63:0] tmp_31_fu_2577_p1;
wire   [63:0] tmp_33_fu_2594_p1;
reg    ap_reg_ioackin_OUTPUT_STREAM_TREADY = 1'b0;
wire   [31:0] tmp_37_fu_2501_p5;
reg   [31:0] grp_fu_1091_p0;
reg   [31:0] grp_fu_1091_p1;
reg    ap_sig_cseq_ST_pp7_stg1_fsm_10;
reg    ap_sig_bdd_1417;
reg   [31:0] grp_fu_1095_p1;
reg   [31:0] grp_fu_1100_p0;
reg   [31:0] grp_fu_1100_p1;
reg   [31:0] grp_fu_1105_p0;
reg   [31:0] grp_fu_1105_p1;
reg   [31:0] grp_fu_1110_p0;
reg   [31:0] grp_fu_1110_p1;
reg   [31:0] grp_fu_1134_p0;
reg   [31:0] grp_fu_1134_p1;
wire   [1:0] tmp_35_fu_1171_p1;
wire   [0:0] sel_tmp_fu_1175_p2;
wire   [31:0] input1_0_fu_1167_p1;
wire   [0:0] sel_tmp2_fu_1189_p2;
wire   [31:0] input1_3_fu_1181_p3;
wire   [0:0] sel_tmp4_fu_1203_p2;
wire   [31:0] input1_3_1_fu_1195_p3;
wire   [31:0] input1_3_3_fu_1217_p3;
wire   [31:0] input1_3_4_fu_1225_p3;
wire   [31:0] input1_3_7_fu_1241_p3;
wire   [0:0] sel_tmp8_fu_1281_p2;
wire   [31:0] ret_1_fu_1277_p1;
wire   [0:0] sel_tmp1_fu_1295_p2;
wire   [31:0] input2_2_fu_1287_p3;
wire   [31:0] input2_2_2_fu_1309_p3;
wire   [0:0] exitcond2_i4_fu_1345_p2;
wire   [1:0] i2_fu_1359_p2;
wire   [0:0] sel_tmp3_fu_1379_p2;
wire   [31:0] ret_2_fu_1389_p1;
wire   [0:0] sel_tmp5_fu_1384_p2;
wire   [31:0] tran_mat_2_2_fu_1392_p3;
wire   [31:0] tran_mat_2_2_4_fu_1408_p3;
wire   [31:0] tran_mat_2_2_8_fu_1432_p3;
wire   [31:0] tran_mat_2_2_10_fu_1448_p3;
wire   [31:0] tran_mat_2_2_14_fu_1472_p3;
wire   [31:0] tran_mat_2_2_16_fu_1488_p3;
wire   [0:0] sel_tmp6_fu_1512_p2;
wire   [31:0] tran_mat_2_2_3_fu_1400_p3;
wire   [0:0] sel_tmp7_fu_1525_p2;
wire   [31:0] tran_mat_2_2_20_fu_1517_p3;
wire   [31:0] tran_mat_2_2_5_fu_1416_p3;
wire   [31:0] tran_mat_2_2_21_fu_1538_p3;
wire   [31:0] tran_mat_2_2_7_fu_1424_p3;
wire   [31:0] tran_mat_2_2_23_fu_1554_p3;
wire   [31:0] tran_mat_2_2_15_fu_1480_p3;
wire   [31:0] tran_mat_2_2_25_fu_1570_p3;
wire   [31:0] tran_mat_2_2_17_fu_1496_p3;
wire   [31:0] tran_mat_2_2_27_fu_1586_p3;
wire   [31:0] tran_mat_2_2_19_fu_1504_p3;
wire   [31:0] tran_mat_2_2_29_fu_1602_p3;
wire   [31:0] tran_mat_2_2_9_fu_1440_p3;
wire   [31:0] tran_mat_2_2_11_fu_1456_p3;
wire   [31:0] tran_mat_2_2_13_fu_1464_p3;
wire   [0:0] sel_tmp9_fu_1658_p2;
wire   [31:0] ret_3_fu_1654_p1;
wire   [0:0] sel_tmp10_fu_1672_p2;
wire   [31:0] tem_2_fu_1664_p3;
wire   [31:0] tem_2_2_fu_1686_p3;
wire   [31:0] tem_2_6_fu_1710_p3;
wire   [31:0] tem_2_8_fu_1726_p3;
wire   [31:0] prod_0_2_fu_1813_p3;
wire   [31:0] prod_0_2_2_fu_1827_p3;
wire   [31:0] prod_1_2_fu_1848_p3;
wire   [31:0] prod_1_2_2_fu_1862_p3;
wire   [31:0] prod_2_2_fu_1883_p3;
wire   [31:0] prod_2_2_2_fu_1897_p3;
wire   [31:0] sum_2_fu_1985_p3;
wire   [31:0] sum_2_2_fu_1999_p3;
wire   [31:0] temp_out_2_fu_2063_p3;
wire   [31:0] temp_out_2_2_fu_2077_p3;
wire   [31:0] grp_fu_1118_p2;
wire   [31:0] prod1_0_2_fu_2215_p3;
wire   [31:0] prod1_0_2_2_fu_2229_p3;
wire   [31:0] grp_fu_1123_p2;
wire   [31:0] prod1_1_2_fu_2250_p3;
wire   [31:0] prod1_1_2_2_fu_2264_p3;
wire   [31:0] grp_fu_1128_p2;
wire   [31:0] prod1_2_2_fu_2285_p3;
wire   [31:0] prod1_2_2_2_fu_2299_p3;
wire   [31:0] sum1_2_fu_2387_p3;
wire   [31:0] sum1_2_2_fu_2401_p3;
wire   [31:0] temp_out_2_7_fu_2459_p3;
wire   [31:0] temp_out_2_9_fu_2472_p3;
wire   [1:0] tmp_43_fu_2491_p1;
wire   [1:0] tmp_37_fu_2501_p4;
wire   [0:0] sel_tmp23_fu_2537_p2;
wire   [0:0] sel_tmp24_fu_2551_p2;
wire   [31:0] input1_3_12_fu_2543_p3;
wire    grp_fu_1091_ce;
wire    grp_fu_1095_ce;
wire    grp_fu_1100_ce;
wire    grp_fu_1105_ce;
wire    grp_fu_1110_ce;
wire    grp_fu_1118_ce;
wire    grp_fu_1123_ce;
wire    grp_fu_1128_ce;
wire    grp_fu_1134_ce;
reg    ap_sig_cseq_ST_st97_fsm_23;
reg    ap_sig_bdd_2294;
reg   [23:0] ap_NS_fsm;


HLS_hmm_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
HLS_hmm_CONTROL_BUS_s_axi_U(
    .AWVALID( s_axi_CONTROL_BUS_AWVALID ),
    .AWREADY( s_axi_CONTROL_BUS_AWREADY ),
    .AWADDR( s_axi_CONTROL_BUS_AWADDR ),
    .WVALID( s_axi_CONTROL_BUS_WVALID ),
    .WREADY( s_axi_CONTROL_BUS_WREADY ),
    .WDATA( s_axi_CONTROL_BUS_WDATA ),
    .WSTRB( s_axi_CONTROL_BUS_WSTRB ),
    .ARVALID( s_axi_CONTROL_BUS_ARVALID ),
    .ARREADY( s_axi_CONTROL_BUS_ARREADY ),
    .ARADDR( s_axi_CONTROL_BUS_ARADDR ),
    .RVALID( s_axi_CONTROL_BUS_RVALID ),
    .RREADY( s_axi_CONTROL_BUS_RREADY ),
    .RDATA( s_axi_CONTROL_BUS_RDATA ),
    .RRESP( s_axi_CONTROL_BUS_RRESP ),
    .BVALID( s_axi_CONTROL_BUS_BVALID ),
    .BREADY( s_axi_CONTROL_BUS_BREADY ),
    .BRESP( s_axi_CONTROL_BUS_BRESP ),
    .ACLK( ap_clk ),
    .ARESET( ap_rst_n_inv ),
    .ACLK_EN( HLS_hmm_CONTROL_BUS_s_axi_U_ap_dummy_ce ),
    .ap_start( ap_start ),
    .interrupt( interrupt ),
    .ap_ready( ap_ready ),
    .ap_done( ap_done ),
    .ap_idle( ap_idle )
);

HLS_hmm_ou #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
ou_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .address0( ou_address0 ),
    .ce0( ou_ce0 ),
    .we0( ou_we0 ),
    .d0( ou_d0 ),
    .address1( ou_address1 ),
    .ce1( ou_ce1 ),
    .we1( ou_we1 ),
    .d1( ou_d1 ),
    .q1( ou_q1 )
);

HLS_hmm_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U0(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1091_p0 ),
    .din1( grp_fu_1091_p1 ),
    .ce( grp_fu_1091_ce ),
    .dout( grp_fu_1091_p2 )
);

HLS_hmm_fadd_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
HLS_hmm_fadd_32ns_32ns_32_5_full_dsp_U1(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( reg_1145 ),
    .din1( grp_fu_1095_p1 ),
    .ce( grp_fu_1095_ce ),
    .dout( grp_fu_1095_p2 )
);

HLS_hmm_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1100_p0 ),
    .din1( grp_fu_1100_p1 ),
    .ce( grp_fu_1100_ce ),
    .dout( grp_fu_1100_p2 )
);

HLS_hmm_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1105_p0 ),
    .din1( grp_fu_1105_p1 ),
    .ce( grp_fu_1105_ce ),
    .dout( grp_fu_1105_p2 )
);

HLS_hmm_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1110_p0 ),
    .din1( grp_fu_1110_p1 ),
    .ce( grp_fu_1110_ce ),
    .dout( grp_fu_1110_p2 )
);

HLS_hmm_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U5(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( tmp_4_reg_3048 ),
    .din1( tem_2_10_reg_570 ),
    .ce( grp_fu_1118_ce ),
    .dout( grp_fu_1118_p2 )
);

HLS_hmm_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U6(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( tmp_16_1_reg_3053 ),
    .din1( tem_load_1_reg_558 ),
    .ce( grp_fu_1123_ce ),
    .dout( grp_fu_1123_p2 )
);

HLS_hmm_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
HLS_hmm_fmul_32ns_32ns_32_4_max_dsp_U7(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( tmp_16_2_reg_3058 ),
    .din1( tem_load_s_reg_546 ),
    .ce( grp_fu_1128_ce ),
    .dout( grp_fu_1128_p2 )
);

HLS_hmm_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
HLS_hmm_fdiv_32ns_32ns_32_16_U8(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .din0( grp_fu_1134_p0 ),
    .din1( grp_fu_1134_p1 ),
    .ce( grp_fu_1134_ce ),
    .dout( grp_fu_1134_p2 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U9(
    .din1( tran_mat_2_2_12_reg_487 ),
    .din2( tran_mat_2_2_33_reg_451 ),
    .din3( tran_mat_2_2_6_reg_415 ),
    .din4( j_0_i2_i_i_reg_701 ),
    .dout( tmp_fu_1762_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U10(
    .din1( tran_mat_2_2_31_reg_475 ),
    .din2( tran_mat_1_1_1_reg_439 ),
    .din3( tran_mat_2_1_1_reg_403 ),
    .din4( j_0_i2_i_i_reg_701 ),
    .dout( tmp_3_fu_1787_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U11(
    .din1( tran_mat_2_2_18_reg_463 ),
    .din2( tran_mat_1_2_1_reg_427 ),
    .din3( tran_mat_2_2_1_reg_391 ),
    .din4( j_0_i2_i_i_reg_701 ),
    .dout( tmp_9_fu_1800_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U12(
    .din1( prod_0_2_4_reg_689 ),
    .din2( prod_0_1_s_reg_677 ),
    .din3( prod_0_2_s_reg_665 ),
    .din4( j_1_i10_i_i_phi_fu_752_p4 ),
    .dout( tmp_16_fu_1930_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U13(
    .din1( prod_1_2_4_reg_653 ),
    .din2( prod_1_1_s_reg_641 ),
    .din3( prod_1_2_s_reg_629 ),
    .din4( j_1_i10_i_i_phi_fu_752_p4 ),
    .dout( tmp_17_fu_1942_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U14(
    .din1( prod_2_2_4_reg_617 ),
    .din2( prod_2_1_s_reg_605 ),
    .din3( prod_2_2_s_reg_593 ),
    .din4( ap_reg_ppstg_j_1_i10_i_i_reg_748_pp5_it1 ),
    .dout( tmp_18_fu_1954_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U15(
    .din1( sum_2_4_reg_736 ),
    .din2( sum_1_s_reg_724 ),
    .din3( sum_2_s_reg_712 ),
    .din4( j_2_i15_i_i_reg_796 ),
    .dout( tmp_25_fu_2025_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U16(
    .din1( tem_2_4_reg_534 ),
    .din2( tem_1_s_reg_522 ),
    .din3( tem_2_s_reg_510 ),
    .din4( j_2_i15_i_i_reg_796 ),
    .dout( tmp_27_fu_2038_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U17(
    .din1( temp_out_2_4_reg_784 ),
    .din2( temp_out_1_s_reg_772 ),
    .din3( temp_out_2_s_reg_760 ),
    .din4( j_3_i20_i_i_phi_fu_811_p4 ),
    .dout( tmp_36_fu_2110_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U18(
    .din1( temp_out_2_4_reg_784 ),
    .din2( temp_out_1_s_reg_772 ),
    .din3( temp_out_2_s_reg_760 ),
    .din4( j_4_i25_i_i_phi_fu_835_p4 ),
    .dout( tmp_41_fu_2134_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U19(
    .din1( tran_mat_2_2_12_reg_487 ),
    .din2( tran_mat_2_2_31_reg_475 ),
    .din3( tran_mat_2_2_18_reg_463 ),
    .din4( j_0_i_i_i_reg_951 ),
    .dout( tmp_11_fu_2164_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U20(
    .din1( tran_mat_2_2_33_reg_451 ),
    .din2( tran_mat_1_1_1_reg_439 ),
    .din3( tran_mat_1_2_1_reg_427 ),
    .din4( j_0_i_i_i_reg_951 ),
    .dout( tmp_12_fu_2189_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U21(
    .din1( tran_mat_2_2_6_reg_415 ),
    .din2( tran_mat_2_1_1_reg_403 ),
    .din3( tran_mat_2_2_1_reg_391 ),
    .din4( j_0_i_i_i_reg_951 ),
    .dout( tmp_14_fu_2202_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U22(
    .din1( prod1_0_2_4_reg_939 ),
    .din2( prod1_0_1_s_reg_927 ),
    .din3( prod1_0_2_s_reg_915 ),
    .din4( j_1_i_i_i_phi_fu_1002_p4 ),
    .dout( tmp_19_fu_2332_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U23(
    .din1( prod1_1_2_4_reg_903 ),
    .din2( prod1_1_1_s_reg_891 ),
    .din3( prod1_1_2_s_reg_879 ),
    .din4( j_1_i_i_i_phi_fu_1002_p4 ),
    .dout( tmp_20_fu_2344_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U24(
    .din1( prod1_2_2_4_reg_867 ),
    .din2( prod1_2_1_s_reg_855 ),
    .din3( prod1_2_2_s_reg_843 ),
    .din4( ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it4 ),
    .dout( tmp_22_fu_2356_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U25(
    .din1( sum1_2_4_reg_986 ),
    .din2( sum1_1_s_reg_974 ),
    .din3( sum1_2_s_reg_962 ),
    .din4( j_2_i_i_i_reg_1046 ),
    .dout( tmp_28_fu_2427_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U26(
    .din1( temp_out_2_6_reg_1034 ),
    .din2( temp_out_1_1_s_reg_1022 ),
    .din3( temp_out_2_1_s_reg_1010 ),
    .din4( tmp_37_fu_2501_p4 ),
    .dout( tmp_37_fu_2501_p5 )
);

HLS_hmm_mux_3to1_sel2_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
HLS_hmm_mux_3to1_sel2_32_1_U27(
    .din1( input2_2_4_reg_346 ),
    .din2( input2_1_s_reg_334 ),
    .din3( input2_2_s_reg_322 ),
    .din4( j_4_i_i_i_phi_fu_1072_p4 ),
    .dout( tmp_39_fu_2565_p5 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ioackin_OUTPUT_STREAM_TREADY
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_OUTPUT_STREAM_TREADY <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_22) & (ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1) & ~((ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_0 == ap_sig_ioackin_OUTPUT_STREAM_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1)))) begin
            ap_reg_ioackin_OUTPUT_STREAM_TREADY <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_22) & (ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1) & (ap_const_logic_1 == OUTPUT_STREAM_TREADY))) begin
            ap_reg_ioackin_OUTPUT_STREAM_TREADY <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp10_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18) & ~(ap_const_lv1_0 == exitcond3_i_i_i_fu_2320_p2))) begin
            ap_reg_ppiten_pp10_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~(ap_const_lv1_0 == exitcond5_i_i_i_fu_2152_p2))) begin
            ap_reg_ppiten_pp10_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp10_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18) & (ap_const_lv1_0 == exitcond3_i_i_i_fu_2320_p2))) begin
            ap_reg_ppiten_pp10_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~(ap_const_lv1_0 == exitcond5_i_i_i_fu_2152_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18) & ~(ap_const_lv1_0 == exitcond3_i_i_i_fu_2320_p2)))) begin
            ap_reg_ppiten_pp10_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it10
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp10_it10 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp10_it10 <= ap_reg_ppiten_pp10_it9;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it11
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp10_it11 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp10_it11 <= ap_reg_ppiten_pp10_it10;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp10_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp10_it2 <= ap_reg_ppiten_pp10_it1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp10_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp10_it3 <= ap_reg_ppiten_pp10_it2;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp10_it4 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp10_it4 <= ap_reg_ppiten_pp10_it3;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp10_it5 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp10_it5 <= ap_reg_ppiten_pp10_it4;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it6
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp10_it6 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp10_it6 <= ap_reg_ppiten_pp10_it5;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it7
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp10_it7 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp10_it7 <= ap_reg_ppiten_pp10_it6;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it8
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp10_it8 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp10_it8 <= ap_reg_ppiten_pp10_it7;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp10_it9
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp10_it9 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp10_it9 <= ap_reg_ppiten_pp10_it8;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_19) & ~(ap_const_lv1_0 == exitcond2_i_i_i_fu_2415_p2))) begin
            ap_reg_ppiten_pp11_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~(ap_const_lv1_0 == exitcond3_i_i_i_fu_2320_p2))) begin
            ap_reg_ppiten_pp11_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_19) & (ap_const_lv1_0 == exitcond2_i_i_i_fu_2415_p2))) begin
            ap_reg_ppiten_pp11_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~(ap_const_lv1_0 == exitcond3_i_i_i_fu_2320_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_19) & ~(ap_const_lv1_0 == exitcond2_i_i_i_fu_2415_p2)))) begin
            ap_reg_ppiten_pp11_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it10
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it10 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it10 <= ap_reg_ppiten_pp11_it9;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it11
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it11 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it11 <= ap_reg_ppiten_pp11_it10;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it12
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it12 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it12 <= ap_reg_ppiten_pp11_it11;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it13
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it13 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it13 <= ap_reg_ppiten_pp11_it12;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it14
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it14 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it14 <= ap_reg_ppiten_pp11_it13;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it15
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it15 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it15 <= ap_reg_ppiten_pp11_it14;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it16
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it16 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it16 <= ap_reg_ppiten_pp11_it15;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it2 <= ap_reg_ppiten_pp11_it1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it3 <= ap_reg_ppiten_pp11_it2;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it4 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it4 <= ap_reg_ppiten_pp11_it3;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it5 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it5 <= ap_reg_ppiten_pp11_it4;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it6
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it6 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it6 <= ap_reg_ppiten_pp11_it5;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it7
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it7 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it7 <= ap_reg_ppiten_pp11_it6;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it8
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it8 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it8 <= ap_reg_ppiten_pp11_it7;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp11_it9
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp11_it9 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp11_it9 <= ap_reg_ppiten_pp11_it8;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp13_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp13_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_21) & ~(ap_const_lv1_0 == exitcond_i_i_i_fu_2525_p2))) begin
            ap_reg_ppiten_pp13_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st89_fsm_20) & ~(ap_const_lv1_0 == exitcond1_i_i_i_fu_2485_p2))) begin
            ap_reg_ppiten_pp13_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp13_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp13_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_21) & (ap_const_lv1_0 == exitcond_i_i_i_fu_2525_p2))) begin
            ap_reg_ppiten_pp13_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st89_fsm_20) & ~(ap_const_lv1_0 == exitcond1_i_i_i_fu_2485_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_21) & ~(ap_const_lv1_0 == exitcond_i_i_i_fu_2525_p2)))) begin
            ap_reg_ppiten_pp13_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp13_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp13_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp13_it2 <= ap_reg_ppiten_pp13_it1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp13_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp13_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp13_it3 <= ap_reg_ppiten_pp13_it2;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp13_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp13_it4 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp13_it4 <= ap_reg_ppiten_pp13_it3;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp14_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp14_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_22) & ~((ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_0 == ap_sig_ioackin_OUTPUT_STREAM_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_2582_p2))) begin
            ap_reg_ppiten_pp14_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_16) & ((ret_reg_2610 == ap_const_lv32_1) | ~(ap_const_lv32_0 == ret_reg_2610) | ~(ap_const_lv1_0 == exitcond_i_i_i_reg_3217)))) begin
            ap_reg_ppiten_pp14_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp14_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp14_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_22) & ~((ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_0 == ap_sig_ioackin_OUTPUT_STREAM_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1)) & (ap_const_lv1_0 == exitcond_i_fu_2582_p2))) begin
            ap_reg_ppiten_pp14_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_16) & ((ret_reg_2610 == ap_const_lv32_1) | ~(ap_const_lv32_0 == ret_reg_2610) | ~(ap_const_lv1_0 == exitcond_i_i_i_reg_3217))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_22) & ~((ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_0 == ap_sig_ioackin_OUTPUT_STREAM_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_2582_p2)))) begin
            ap_reg_ppiten_pp14_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == exitcond_flatten_fu_1333_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~ap_sig_bdd_439 & ~(ap_const_lv1_0 == exitcond4_i_fu_1265_p2))) begin
            ap_reg_ppiten_pp2_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp2_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_flatten_fu_1333_p2) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~ap_sig_bdd_439 & ~(ap_const_lv1_0 == exitcond4_i_fu_1265_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == exitcond_flatten_fu_1333_p2)))) begin
            ap_reg_ppiten_pp2_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & ~(ap_const_lv1_0 == exitcond5_i3_i_i_fu_1750_p2))) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) & (ret_reg_2610 == ap_const_lv32_1))) begin
            ap_reg_ppiten_pp4_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & (ap_const_lv1_0 == exitcond5_i3_i_i_fu_1750_p2))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) & (ret_reg_2610 == ap_const_lv32_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & ~(ap_const_lv1_0 == exitcond5_i3_i_i_fu_1750_p2)))) begin
            ap_reg_ppiten_pp4_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp4_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp4_it2 <= ap_reg_ppiten_pp4_it1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp4_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp4_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp4_it3 <= ap_reg_ppiten_pp4_it2;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7) & ~(ap_const_lv1_0 == exitcond3_i11_i_i_fu_1918_p2))) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_const_lv1_0 == exitcond5_i3_i_i_fu_1750_p2))) begin
            ap_reg_ppiten_pp5_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7) & (ap_const_lv1_0 == exitcond3_i11_i_i_fu_1918_p2))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_const_lv1_0 == exitcond5_i3_i_i_fu_1750_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7) & ~(ap_const_lv1_0 == exitcond3_i11_i_i_fu_1918_p2)))) begin
            ap_reg_ppiten_pp5_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it10
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it10 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp5_it10 <= ap_reg_ppiten_pp5_it9;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it11
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it11 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp5_it11 <= ap_reg_ppiten_pp5_it10;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp5_it2 <= ap_reg_ppiten_pp5_it1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp5_it3 <= ap_reg_ppiten_pp5_it2;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it4 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp5_it4 <= ap_reg_ppiten_pp5_it3;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it5 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp5_it5 <= ap_reg_ppiten_pp5_it4;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it6
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it6 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp5_it6 <= ap_reg_ppiten_pp5_it5;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it7
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it7 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp5_it7 <= ap_reg_ppiten_pp5_it6;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it8
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it8 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp5_it8 <= ap_reg_ppiten_pp5_it7;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp5_it9
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp5_it9 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp5_it9 <= ap_reg_ppiten_pp5_it8;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp6_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_8) & ~(ap_const_lv1_0 == exitcond2_i16_i_i_fu_2013_p2))) begin
            ap_reg_ppiten_pp6_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_const_lv1_0 == exitcond3_i11_i_i_fu_1918_p2))) begin
            ap_reg_ppiten_pp6_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp6_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_8) & (ap_const_lv1_0 == exitcond2_i16_i_i_fu_2013_p2))) begin
            ap_reg_ppiten_pp6_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_const_lv1_0 == exitcond3_i11_i_i_fu_1918_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_8) & ~(ap_const_lv1_0 == exitcond2_i16_i_i_fu_2013_p2)))) begin
            ap_reg_ppiten_pp6_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp6_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp6_it2 <= ap_reg_ppiten_pp6_it1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp6_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp6_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp6_it3 <= ap_reg_ppiten_pp6_it2;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp7_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp7_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_9) & ~(ap_const_lv1_0 == exitcond1_i21_i_i_fu_2098_p2))) begin
            ap_reg_ppiten_pp7_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~(ap_const_lv1_0 == exitcond2_i16_i_i_fu_2013_p2))) begin
            ap_reg_ppiten_pp7_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp7_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp7_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_lv1_0 == exitcond1_i21_i_i_reg_2973) & (ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg4_fsm_13))) begin
            ap_reg_ppiten_pp7_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~(ap_const_lv1_0 == exitcond2_i16_i_i_fu_2013_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg4_fsm_13) & ~(ap_const_lv1_0 == exitcond1_i21_i_i_reg_2973)))) begin
            ap_reg_ppiten_pp7_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_14) & ~(ap_const_lv1_0 == exitcond_i26_i_i_fu_2122_p2))) begin
            ap_reg_ppiten_pp8_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_9) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~(ap_const_lv1_0 == exitcond1_i21_i_i_fu_2098_p2))) begin
            ap_reg_ppiten_pp8_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_14) & (ap_const_lv1_0 == exitcond_i26_i_i_fu_2122_p2))) begin
            ap_reg_ppiten_pp8_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_9) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~(ap_const_lv1_0 == exitcond1_i21_i_i_fu_2098_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_14) & ~(ap_const_lv1_0 == exitcond_i26_i_i_fu_2122_p2)))) begin
            ap_reg_ppiten_pp8_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it10
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it10 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it10 <= ap_reg_ppiten_pp8_it9;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it11
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it11 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it11 <= ap_reg_ppiten_pp8_it10;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it12
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it12 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it12 <= ap_reg_ppiten_pp8_it11;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it13
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it13 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it13 <= ap_reg_ppiten_pp8_it12;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it14
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it14 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it14 <= ap_reg_ppiten_pp8_it13;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it15
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it15 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it15 <= ap_reg_ppiten_pp8_it14;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it2 <= ap_reg_ppiten_pp8_it1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it3 <= ap_reg_ppiten_pp8_it2;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it4 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it4 <= ap_reg_ppiten_pp8_it3;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it5 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it5 <= ap_reg_ppiten_pp8_it4;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it6
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it6 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it6 <= ap_reg_ppiten_pp8_it5;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it7
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it7 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it7 <= ap_reg_ppiten_pp8_it6;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it8
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it8 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it8 <= ap_reg_ppiten_pp8_it7;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp8_it9
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp8_it9 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp8_it9 <= ap_reg_ppiten_pp8_it8;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp9_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & ~(ap_const_lv1_0 == exitcond5_i_i_i_fu_2152_p2))) begin
            ap_reg_ppiten_pp9_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) & (ap_const_lv32_0 == ret_reg_2610))) begin
            ap_reg_ppiten_pp9_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it1
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp9_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & (ap_const_lv1_0 == exitcond5_i_i_i_fu_2152_p2))) begin
            ap_reg_ppiten_pp9_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) & (ap_const_lv32_0 == ret_reg_2610)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & ~(ap_const_lv1_0 == exitcond5_i_i_i_fu_2152_p2)))) begin
            ap_reg_ppiten_pp9_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it2
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp9_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp9_it2 <= ap_reg_ppiten_pp9_it1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it3
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp9_it3 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp9_it3 <= ap_reg_ppiten_pp9_it2;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it4
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp9_it4 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp9_it4 <= ap_reg_ppiten_pp9_it3;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it5
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp9_it5 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp9_it5 <= ap_reg_ppiten_pp9_it4;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it6
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp9_it6 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp9_it6 <= ap_reg_ppiten_pp9_it5;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp9_it7
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ppiten_pp9_it7 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp9_it7 <= ap_reg_ppiten_pp9_it6;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~ap_sig_bdd_439 & ~(ap_const_lv1_0 == exitcond4_i_fu_1265_p2))) begin
        i_0_i_reg_380 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == exitcond_flatten_reg_2667))) begin
        i_0_i_reg_380 <= i_0_i_mid2_reg_2682;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~ap_sig_bdd_439 & ~(ap_const_lv1_0 == exitcond4_i_fu_1265_p2))) begin
        indvar_flatten_reg_369 <= ap_const_lv4_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_flatten_fu_1333_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)))) begin
        indvar_flatten_reg_369 <= indvar_flatten_next_fu_1339_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_bdd_414 & ~(ap_const_lv1_0 == exitcond5_i_fu_1155_p2))) begin
        j1_0_i_reg_358 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond4_i_fu_1265_p2) & ~ap_sig_bdd_439)) begin
        j1_0_i_reg_358 <= j_1_fu_1271_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~ap_sig_bdd_439 & ~(ap_const_lv1_0 == exitcond4_i_fu_1265_p2))) begin
        j3_0_i_reg_499 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_flatten_fu_1333_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)))) begin
        j3_0_i_reg_499 <= j_3_fu_1373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == exitcond_flatten_fu_1333_p2))) begin
        j5_0_i_reg_582 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_4) & (ap_const_lv1_0 == exitcond1_i_fu_1642_p2) & ~ap_sig_bdd_517)) begin
        j5_0_i_reg_582 <= j_2_fu_1648_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_22) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it0) & ~((ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_0 == ap_sig_ioackin_OUTPUT_STREAM_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1)) & (ap_const_lv1_0 == exitcond_i_fu_2582_p2))) begin
        j7_0_i_reg_1080 <= j_16_fu_2588_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_16) & ((ret_reg_2610 == ap_const_lv32_1) | ~(ap_const_lv32_0 == ret_reg_2610) | ~(ap_const_lv1_0 == exitcond_i_i_i_reg_3217)))) begin
        j7_0_i_reg_1080 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) & (ret_reg_2610 == ap_const_lv32_1))) begin
        j_0_i2_i_i_reg_701 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & (ap_const_lv1_0 == exitcond5_i3_i_i_fu_1750_p2))) begin
        j_0_i2_i_i_reg_701 <= j_7_fu_1756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & (ap_const_lv1_0 == exitcond5_i_i_i_fu_2152_p2))) begin
        j_0_i_i_i_reg_951 <= j_5_fu_2158_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) & (ap_const_lv32_0 == ret_reg_2610))) begin
        j_0_i_i_i_reg_951 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond5_i_fu_1155_p2) & ~ap_sig_bdd_414)) begin
        j_0_i_reg_311 <= k_fu_1161_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_400)) begin
        j_0_i_reg_311 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_const_lv1_0 == exitcond5_i3_i_i_fu_1750_p2))) begin
        j_1_i10_i_i_reg_748 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1) & (exitcond3_i11_i_i_reg_2874 == ap_const_lv1_0))) begin
        j_1_i10_i_i_reg_748 <= j_6_reg_2878;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~(ap_const_lv1_0 == exitcond5_i_i_i_fu_2152_p2))) begin
        j_1_i_i_i_reg_998 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it1) & (ap_const_lv1_0 == exitcond3_i_i_i_reg_3108))) begin
        j_1_i_i_i_reg_998 <= j_4_reg_3112;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_const_lv1_0 == exitcond3_i11_i_i_fu_1918_p2))) begin
        j_2_i15_i_i_reg_796 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & (ap_const_lv1_0 == exitcond2_i16_i_i_fu_2013_p2))) begin
        j_2_i15_i_i_reg_796 <= j_9_fu_2019_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~(ap_const_lv1_0 == exitcond3_i_i_i_fu_2320_p2))) begin
        j_2_i_i_i_reg_1046 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_19) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it0) & (ap_const_lv1_0 == exitcond2_i_i_i_fu_2415_p2))) begin
        j_2_i_i_i_reg_1046 <= j_8_fu_2421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~(ap_const_lv1_0 == exitcond2_i16_i_i_fu_2013_p2))) begin
        j_3_i20_i_i_reg_807 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_9) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1) & (ap_const_lv1_0 == exitcond1_i21_i_i_reg_2973))) begin
        j_3_i20_i_i_reg_807 <= j_13_reg_2977;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_19) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it0) & ~(ap_const_lv1_0 == exitcond2_i_i_i_fu_2415_p2))) begin
        j_3_i_i_i_reg_1057 <= ap_const_lv3_3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st89_fsm_20) & (ap_const_lv1_0 == exitcond1_i_i_i_fu_2485_p2))) begin
        j_3_i_i_i_reg_1057 <= j_10_fu_2519_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_9) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~(ap_const_lv1_0 == exitcond1_i21_i_i_fu_2098_p2))) begin
        j_4_i25_i_i_reg_831 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it1) & (ap_const_lv1_0 == exitcond_i26_i_i_reg_2987))) begin
        j_4_i25_i_i_reg_831 <= j_11_reg_2991;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st89_fsm_20) & ~(ap_const_lv1_0 == exitcond1_i_i_i_fu_2485_p2))) begin
        j_4_i_i_i_reg_1068 <= ap_const_lv2_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it1) & (ap_const_lv1_0 == exitcond_i_i_i_reg_3217))) begin
        j_4_i_i_i_reg_1068 <= j_15_reg_3221;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~(ap_const_lv1_0 == exitcond2_i16_i_i_fu_2013_p2))) begin
        temp_0_i_i_i_reg_818 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_9) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1) & (ap_const_lv1_0 == exitcond1_i21_i_i_reg_2973))) begin
        temp_0_i_i_i_reg_818 <= grp_fu_1091_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_flatten_fu_1333_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)))) begin
        INPUT_STREAM_data_V_val1_reg_2689 <= INPUT_STREAM_TDATA;
        i_0_i_mid2_reg_2682 <= i_0_i_mid2_fu_1365_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_8)) begin
        ap_reg_ppstg_exitcond2_i16_i_i_reg_2926_pp6_it1 <= exitcond2_i16_i_i_reg_2926;
        ap_reg_ppstg_sel_tmp21_reg_2945_pp6_it1 <= sel_tmp21_reg_2945;
        ap_reg_ppstg_sel_tmp22_reg_2951_pp6_it1 <= sel_tmp22_reg_2951;
        exitcond2_i16_i_i_reg_2926 <= exitcond2_i16_i_i_fu_2013_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_true == ap_true)) begin
        ap_reg_ppstg_exitcond2_i16_i_i_reg_2926_pp6_it2 <= ap_reg_ppstg_exitcond2_i16_i_i_reg_2926_pp6_it1;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it10 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it9;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it11 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it10;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it12 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it11;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it13 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it12;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it14 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it13;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it15 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it14;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it2 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it1;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it3 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it2;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it4 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it3;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it5 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it4;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it6 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it5;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it7 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it6;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it8 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it7;
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it9 <= ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it8;
        ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it10 <= ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it9;
        ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it2 <= ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it1;
        ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it3 <= ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it2;
        ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it4 <= ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it3;
        ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it5 <= ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it4;
        ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it6 <= ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it5;
        ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it7 <= ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it6;
        ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it8 <= ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it7;
        ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it9 <= ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it8;
        ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it10 <= ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it9;
        ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it2 <= ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it1;
        ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it3 <= ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it2;
        ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it4 <= ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it3;
        ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it5 <= ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it4;
        ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it6 <= ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it5;
        ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it7 <= ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it6;
        ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it8 <= ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it7;
        ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it9 <= ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it8;
        ap_reg_ppstg_exitcond5_i3_i_i_reg_2782_pp4_it2 <= ap_reg_ppstg_exitcond5_i3_i_i_reg_2782_pp4_it1;
        ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it2 <= ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it1;
        ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it3 <= ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it2;
        ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it4 <= ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it3;
        ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it5 <= ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it4;
        ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it6 <= ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it5;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it10 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it9;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it11 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it10;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it12 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it11;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it13 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it12;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it14 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it13;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it2 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it1;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it3 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it2;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it4 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it3;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it5 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it4;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it6 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it5;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it7 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it6;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it8 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it7;
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it9 <= ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it8;
        ap_reg_ppstg_exitcond_i_i_i_reg_3217_pp13_it2 <= ap_reg_ppstg_exitcond_i_i_i_reg_3217_pp13_it1;
        ap_reg_ppstg_exitcond_i_i_i_reg_3217_pp13_it3 <= ap_reg_ppstg_exitcond_i_i_i_reg_3217_pp13_it2;
        ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it2 <= ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it1;
        ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it3 <= ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it2;
        ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it4 <= ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it3;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it10 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it9;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it11 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it10;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it12 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it11;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it13 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it12;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it14 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it13;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it2 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it1;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it3 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it2;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it4 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it3;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it5 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it4;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it6 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it5;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it7 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it6;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it8 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it7;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it9 <= ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it8;
        ap_reg_ppstg_j_4_i_i_i_reg_1068_pp13_it2 <= ap_reg_ppstg_j_4_i_i_i_reg_1068_pp13_it1;
        ap_reg_ppstg_j_4_i_i_i_reg_1068_pp13_it3 <= ap_reg_ppstg_j_4_i_i_i_reg_1068_pp13_it2;
        ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it2 <= ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it1;
        ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it3 <= ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it2;
        ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it4 <= ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it3;
        ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it5 <= ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it4;
        ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it6 <= ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it5;
        ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it2 <= ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it1;
        ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it3 <= ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it2;
        ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it4 <= ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it3;
        ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it5 <= ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it4;
        ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it6 <= ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it5;
        ap_reg_ppstg_sel_tmp13_reg_2796_pp4_it2 <= ap_reg_ppstg_sel_tmp13_reg_2796_pp4_it1;
        ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it2 <= ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it1;
        ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it10 <= ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it9;
        ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it6 <= sel_tmp15_reg_3132;
        ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it7 <= ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it6;
        ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it8 <= ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it7;
        ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it9 <= ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it8;
        ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it10 <= ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it9;
        ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it6 <= sel_tmp16_reg_3138;
        ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it7 <= ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it6;
        ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it8 <= ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it7;
        ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it9 <= ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it8;
        ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it10 <= ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it9;
        ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it3 <= sel_tmp17_reg_2898;
        ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it4 <= ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it3;
        ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it5 <= ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it4;
        ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it6 <= ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it5;
        ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it7 <= ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it6;
        ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it8 <= ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it7;
        ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it9 <= ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it8;
        ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it10 <= ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it9;
        ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it3 <= sel_tmp18_reg_2904;
        ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it4 <= ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it3;
        ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it5 <= ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it4;
        ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it6 <= ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it5;
        ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it7 <= ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it6;
        ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it8 <= ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it7;
        ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it9 <= ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it8;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it10 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it9;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it11 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it10;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it12 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it11;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it13 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it12;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it14 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it13;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it15 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it14;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it2 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it1;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it3 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it2;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it4 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it3;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it5 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it4;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it6 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it5;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it7 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it6;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it8 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it7;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it9 <= ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it8;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it10 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it9;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it11 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it10;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it12 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it11;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it13 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it12;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it14 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it13;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it15 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it14;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it2 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it1;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it3 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it2;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it4 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it3;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it5 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it4;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it6 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it5;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it7 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it6;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it8 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it7;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it9 <= ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it8;
        ap_reg_ppstg_sel_tmp21_reg_2945_pp6_it2 <= ap_reg_ppstg_sel_tmp21_reg_2945_pp6_it1;
        ap_reg_ppstg_sel_tmp22_reg_2951_pp6_it2 <= ap_reg_ppstg_sel_tmp22_reg_2951_pp6_it1;
        ap_reg_ppstg_tmp_18_reg_2893_pp5_it3 <= tmp_18_reg_2893;
        ap_reg_ppstg_tmp_18_reg_2893_pp5_it4 <= ap_reg_ppstg_tmp_18_reg_2893_pp5_it3;
        ap_reg_ppstg_tmp_18_reg_2893_pp5_it5 <= ap_reg_ppstg_tmp_18_reg_2893_pp5_it4;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_19)) begin
        ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it1 <= exitcond2_i_i_i_reg_3160;
        ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it1 <= sel_tmp19_reg_3174;
        ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it1 <= sel_tmp20_reg_3180;
        exitcond2_i_i_i_reg_3160 <= exitcond2_i_i_i_fu_2415_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7)) begin
        ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it1 <= exitcond3_i11_i_i_reg_2874;
        ap_reg_ppstg_j_1_i10_i_i_reg_748_pp5_it1 <= j_1_i10_i_i_reg_748;
        exitcond3_i11_i_i_reg_2874 <= exitcond3_i11_i_i_fu_1918_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18)) begin
        ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it1 <= exitcond3_i_i_i_reg_3108;
        ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it1 <= j_1_i_i_i_reg_998;
        exitcond3_i_i_i_reg_3108 <= exitcond3_i_i_i_fu_2320_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6)) begin
        ap_reg_ppstg_exitcond5_i3_i_i_reg_2782_pp4_it1 <= exitcond5_i3_i_i_reg_2782;
        ap_reg_ppstg_sel_tmp13_reg_2796_pp4_it1 <= sel_tmp13_reg_2796;
        ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it1 <= sel_tmp14_reg_2806;
        exitcond5_i3_i_i_reg_2782 <= exitcond5_i3_i_i_fu_1750_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17)) begin
        ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it1 <= exitcond5_i_i_i_reg_3001;
        ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it1 <= sel_tmp11_reg_3015;
        ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it1 <= sel_tmp12_reg_3025;
        exitcond5_i_i_i_reg_3001 <= exitcond5_i_i_i_fu_2152_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_14)) begin
        ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it1 <= exitcond_i26_i_i_reg_2987;
        ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it1 <= j_4_i25_i_i_reg_831;
        exitcond_i26_i_i_reg_2987 <= exitcond_i26_i_i_fu_2122_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_21)) begin
        ap_reg_ppstg_exitcond_i_i_i_reg_3217_pp13_it1 <= exitcond_i_i_i_reg_3217;
        ap_reg_ppstg_j_4_i_i_i_reg_1068_pp13_it1 <= j_4_i_i_i_reg_1068;
        exitcond_i_i_i_reg_3217 <= exitcond_i_i_i_fu_2525_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_9)) begin
        exitcond1_i21_i_i_reg_2973 <= exitcond1_i21_i_i_fu_2098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)))) begin
        exitcond_flatten_reg_2667 <= exitcond_flatten_fu_1333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_22) & ~((ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_0 == ap_sig_ioackin_OUTPUT_STREAM_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1)))) begin
        exitcond_i_reg_3236 <= exitcond_i_fu_2582_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond5_i_fu_1155_p2) & ~ap_sig_bdd_414)) begin
        input1_2_s_reg_275 <= input1_3_5_fu_1233_p3;
        input1_3_6_reg_287 <= input1_3_8_fu_1249_p3;
        input1_3_9_reg_299 <= input1_3_11_fu_1257_p3;
        scale_reg_263 <= input1_3_2_fu_1209_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_21) & (ap_const_lv1_0 == exitcond_i_i_i_fu_2525_p2))) begin
        input1_3_13_reg_3226 <= input1_3_13_fu_2557_p3;
        tmp_39_reg_3231 <= tmp_39_fu_2565_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond4_i_fu_1265_p2) & ~ap_sig_bdd_439)) begin
        input2_1_s_reg_334 <= input2_2_3_fu_1317_p3;
        input2_2_4_reg_346 <= input2_2_5_fu_1325_p3;
        input2_2_s_reg_322 <= input2_2_1_fu_1301_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_flatten_fu_1333_p2) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)))) begin
        j3_0_i_mid2_reg_2676 <= j3_0_i_mid2_fu_1351_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it0))) begin
        j_11_reg_2991 <= j_11_fu_2128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_9) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it0))) begin
        j_13_reg_2977 <= j_13_fu_2104_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it0))) begin
        j_15_reg_3221 <= j_15_fu_2531_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it0))) begin
        j_4_reg_3112 <= j_4_fu_2326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it0))) begin
        j_6_reg_2878 <= j_6_fu_1924_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_22) & ~((ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_0 == ap_sig_ioackin_OUTPUT_STREAM_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1)) & (ap_const_lv1_0 == exitcond_i_fu_2582_p2))) begin
        last_assign_reg_3250 <= last_assign_fu_2599_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp9_it7) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it6))) begin
        prod1_0_1_s_reg_927 <= prod1_0_2_3_fu_2236_p3;
        prod1_0_2_4_reg_939 <= prod1_0_2_5_fu_2243_p3;
        prod1_0_2_s_reg_915 <= prod1_0_2_1_fu_2222_p3;
        prod1_1_1_s_reg_891 <= prod1_1_2_3_fu_2271_p3;
        prod1_1_2_4_reg_903 <= prod1_1_2_5_fu_2278_p3;
        prod1_1_2_s_reg_879 <= prod1_1_2_1_fu_2257_p3;
        prod1_2_1_s_reg_855 <= prod1_2_2_3_fu_2306_p3;
        prod1_2_2_4_reg_867 <= prod1_2_2_5_fu_2313_p3;
        prod1_2_2_s_reg_843 <= prod1_2_2_1_fu_2292_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_i3_i_i_reg_2782_pp4_it2))) begin
        prod_0_1_s_reg_677 <= prod_0_2_3_fu_1834_p3;
        prod_0_2_4_reg_689 <= prod_0_2_5_fu_1841_p3;
        prod_0_2_s_reg_665 <= prod_0_2_1_fu_1820_p3;
        prod_1_1_s_reg_641 <= prod_1_2_3_fu_1869_p3;
        prod_1_2_4_reg_653 <= prod_1_2_5_fu_1876_p3;
        prod_1_2_s_reg_629 <= prod_1_2_1_fu_1855_p3;
        prod_2_1_s_reg_605 <= prod_2_2_3_fu_1904_p3;
        prod_2_2_4_reg_617 <= prod_2_2_5_fu_1911_p3;
        prod_2_2_s_reg_593 <= prod_2_2_1_fu_1890_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp5_it5) & (ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it4 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_9) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1) & (ap_const_lv1_0 == exitcond1_i21_i_i_reg_2973)) | ((ap_const_logic_1 == ap_reg_ppiten_pp10_it5) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it4)))) begin
        reg_1145 <= grp_fu_1091_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp5_it10) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp10_it10) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it9)))) begin
        reg_1151 <= grp_fu_1095_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_400)) begin
        ret_reg_2610 <= INPUT_STREAM_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & (ap_const_lv1_0 == exitcond5_i_i_i_fu_2152_p2))) begin
        sel_tmp11_reg_3015 <= sel_tmp11_fu_2177_p2;
        sel_tmp12_reg_3025 <= sel_tmp12_fu_2183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & (ap_const_lv1_0 == exitcond5_i3_i_i_fu_1750_p2))) begin
        sel_tmp13_reg_2796 <= sel_tmp13_fu_1775_p2;
        sel_tmp14_reg_2806 <= sel_tmp14_fu_1781_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_lv1_0 == ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it4)) begin
        sel_tmp15_reg_3132 <= sel_tmp15_fu_2368_p2;
        sel_tmp16_reg_3138 <= sel_tmp16_fu_2374_p2;
        tmp_22_reg_3127 <= tmp_22_fu_2356_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_lv1_0 == ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it1)) begin
        sel_tmp17_reg_2898 <= sel_tmp17_fu_1966_p2;
        sel_tmp18_reg_2904 <= sel_tmp18_fu_1972_p2;
        tmp_18_reg_2893 <= tmp_18_fu_1954_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_19) & (ap_const_lv1_0 == exitcond2_i_i_i_fu_2415_p2))) begin
        sel_tmp19_reg_3174 <= sel_tmp19_fu_2440_p2;
        sel_tmp20_reg_3180 <= sel_tmp20_fu_2446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_8) & (ap_const_lv1_0 == exitcond2_i16_i_i_fu_2013_p2))) begin
        sel_tmp21_reg_2945 <= sel_tmp21_fu_2051_p2;
        sel_tmp22_reg_2951 <= sel_tmp22_fu_2057_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp10_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it10))) begin
        sum1_1_s_reg_974 <= sum1_2_3_fu_2408_p3;
        sum1_2_4_reg_986 <= sum1_2_5_reg_3145;
        sum1_2_s_reg_962 <= sum1_2_1_fu_2394_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp10_it10) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it9))) begin
        sum1_2_5_reg_3145 <= sum1_2_5_fu_2380_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp5_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it10))) begin
        sum_1_s_reg_724 <= sum_2_3_fu_2006_p3;
        sum_2_4_reg_736 <= sum_2_5_reg_2911;
        sum_2_s_reg_712 <= sum_2_1_fu_1992_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp5_it10) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it9))) begin
        sum_2_5_reg_2911 <= sum_2_5_fu_1978_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_4) & (ap_const_lv1_0 == exitcond1_i_fu_1642_p2) & ~ap_sig_bdd_517)) begin
        tem_1_s_reg_522 <= tem_2_3_fu_1694_p3;
        tem_2_10_reg_570 <= tem_2_11_fu_1742_p3;
        tem_2_4_reg_534 <= tem_2_5_fu_1702_p3;
        tem_2_s_reg_510 <= tem_2_1_fu_1678_p3;
        tem_load_1_reg_558 <= tem_2_9_fu_1734_p3;
        tem_load_s_reg_546 <= tem_2_7_fu_1718_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp11_it16) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it15))) begin
        temp_out_1_1_s_reg_1022 <= temp_out_2_10_fu_2478_p3;
        temp_out_2_1_s_reg_1010 <= temp_out_2_8_fu_2465_p3;
        temp_out_2_6_reg_1034 <= temp_out_2_12_reg_3193;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp6_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i16_i_i_reg_2926_pp6_it2))) begin
        temp_out_1_s_reg_772 <= temp_out_2_3_fu_2084_p3;
        temp_out_2_4_reg_784 <= temp_out_2_5_fu_2091_p3;
        temp_out_2_s_reg_760 <= temp_out_2_1_fu_2070_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp11_it15) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it14))) begin
        temp_out_2_12_reg_3193 <= temp_out_2_12_fu_2452_p3;
        temp_out_2_14_reg_3187 <= grp_fu_1134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp9_it3) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond5_i_i_i_reg_3001_pp9_it2))) begin
        tmp_16_1_reg_3053 <= grp_fu_1105_p2;
        tmp_16_2_reg_3058 <= grp_fu_1110_p2;
        tmp_4_reg_3048 <= grp_fu_1100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7) & (ap_const_lv1_0 == exitcond3_i11_i_i_fu_1918_p2))) begin
        tmp_16_reg_2883 <= tmp_16_fu_1930_p5;
        tmp_17_reg_2888 <= tmp_17_fu_1942_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18) & (ap_const_lv1_0 == exitcond3_i_i_i_fu_2320_p2))) begin
        tmp_19_reg_3117 <= tmp_19_fu_2332_p5;
        tmp_20_reg_3122 <= tmp_20_fu_2344_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_9) & (ap_const_lv1_0 == exitcond1_i21_i_i_fu_2098_p2))) begin
        tmp_36_reg_2982 <= tmp_36_fu_2110_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & (ap_const_lv1_0 == exitcond_flatten_reg_2667))) begin
        tran_mat_1_1_1_reg_439 <= tran_mat_2_2_28_fu_1594_p3;
        tran_mat_1_2_1_reg_427 <= tran_mat_2_2_26_fu_1578_p3;
        tran_mat_2_1_1_reg_403 <= tran_mat_2_2_22_fu_1546_p3;
        tran_mat_2_2_12_reg_487 <= tran_mat_2_2_36_fu_1634_p3;
        tran_mat_2_2_18_reg_463 <= tran_mat_2_2_34_fu_1618_p3;
        tran_mat_2_2_1_reg_391 <= tran_mat_2_2_2_fu_1530_p3;
        tran_mat_2_2_31_reg_475 <= tran_mat_2_2_35_fu_1626_p3;
        tran_mat_2_2_33_reg_451 <= tran_mat_2_2_30_fu_1610_p3;
        tran_mat_2_2_6_reg_415 <= tran_mat_2_2_24_fu_1562_p3;
    end
end

always @ (ap_sig_cseq_ST_st1_fsm_0 or ap_sig_bdd_400 or exitcond5_i_fu_1155_p2 or ap_sig_cseq_ST_st2_fsm_1 or ap_sig_bdd_414 or exitcond4_i_fu_1265_p2 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_bdd_439 or exitcond_flatten_fu_1333_p2 or ap_sig_cseq_ST_pp2_stg0_fsm_3 or ap_sig_bdd_462 or ap_reg_ppiten_pp2_it0 or ap_sig_cseq_ST_st6_fsm_4 or exitcond1_i_fu_1642_p2 or ap_sig_bdd_517) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_400) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond5_i_fu_1155_p2) & ~ap_sig_bdd_414) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond4_i_fu_1265_p2) & ~ap_sig_bdd_439) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & (ap_const_lv1_0 == exitcond_flatten_fu_1333_p2) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0))) | ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_4) & (ap_const_lv1_0 == exitcond1_i_fu_1642_p2) & ~ap_sig_bdd_517))) begin
        INPUT_STREAM_TREADY = ap_const_logic_1;
    end else begin
        INPUT_STREAM_TREADY = ap_const_logic_0;
    end
end

always @ (exitcond_i_reg_3236 or ap_sig_cseq_ST_pp14_stg0_fsm_22 or ap_reg_ppiten_pp14_it1 or ap_reg_ioackin_OUTPUT_STREAM_TREADY) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_22) & (ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1) & (ap_const_logic_0 == ap_reg_ioackin_OUTPUT_STREAM_TREADY))) begin
        OUTPUT_STREAM_TVALID = ap_const_logic_1;
    end else begin
        OUTPUT_STREAM_TVALID = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st97_fsm_23) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st97_fsm_23)) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st97_fsm_23) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st97_fsm_23)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_288) begin
    if (ap_sig_bdd_288) begin
        ap_sig_cseq_ST_pp10_stg0_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp10_stg0_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_950) begin
    if (ap_sig_bdd_950) begin
        ap_sig_cseq_ST_pp11_stg0_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp11_stg0_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_333) begin
    if (ap_sig_bdd_333) begin
        ap_sig_cseq_ST_pp13_stg0_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp13_stg0_fsm_21 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1115) begin
    if (ap_sig_bdd_1115) begin
        ap_sig_cseq_ST_pp14_stg0_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp14_stg0_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_458) begin
    if (ap_sig_bdd_458) begin
        ap_sig_cseq_ST_pp2_stg0_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp2_stg0_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_540) begin
    if (ap_sig_bdd_540) begin
        ap_sig_cseq_ST_pp4_stg0_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp4_stg0_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_161) begin
    if (ap_sig_bdd_161) begin
        ap_sig_cseq_ST_pp5_stg0_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp5_stg0_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_680) begin
    if (ap_sig_bdd_680) begin
        ap_sig_cseq_ST_pp6_stg0_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp6_stg0_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_370) begin
    if (ap_sig_bdd_370) begin
        ap_sig_cseq_ST_pp7_stg0_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp7_stg0_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1417) begin
    if (ap_sig_bdd_1417) begin
        ap_sig_cseq_ST_pp7_stg1_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp7_stg1_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1171) begin
    if (ap_sig_bdd_1171) begin
        ap_sig_cseq_ST_pp7_stg4_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp7_stg4_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_207) begin
    if (ap_sig_bdd_207) begin
        ap_sig_cseq_ST_pp8_stg0_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp8_stg0_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_780) begin
    if (ap_sig_bdd_780) begin
        ap_sig_cseq_ST_pp9_stg0_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp9_stg0_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_42) begin
    if (ap_sig_bdd_42) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_410) begin
    if (ap_sig_bdd_410) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_435) begin
    if (ap_sig_bdd_435) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1353) begin
    if (ap_sig_bdd_1353) begin
        ap_sig_cseq_ST_st50_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st50_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1204) begin
    if (ap_sig_bdd_1204) begin
        ap_sig_cseq_ST_st51_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st51_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_512) begin
    if (ap_sig_bdd_512) begin
        ap_sig_cseq_ST_st6_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1148) begin
    if (ap_sig_bdd_1148) begin
        ap_sig_cseq_ST_st7_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1079) begin
    if (ap_sig_bdd_1079) begin
        ap_sig_cseq_ST_st89_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st89_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_2294) begin
    if (ap_sig_bdd_2294) begin
        ap_sig_cseq_ST_st97_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st97_fsm_23 = ap_const_logic_0;
    end
end

always @ (OUTPUT_STREAM_TREADY or ap_reg_ioackin_OUTPUT_STREAM_TREADY) begin
    if ((ap_const_logic_0 == ap_reg_ioackin_OUTPUT_STREAM_TREADY)) begin
        ap_sig_ioackin_OUTPUT_STREAM_TREADY = OUTPUT_STREAM_TREADY;
    end else begin
        ap_sig_ioackin_OUTPUT_STREAM_TREADY = ap_const_logic_1;
    end
end

always @ (ap_sig_cseq_ST_pp5_stg0_fsm_7 or ap_reg_ppiten_pp5_it1 or temp_0_i_i_i_reg_818 or ap_sig_cseq_ST_pp10_stg0_fsm_18 or ap_reg_ppiten_pp10_it1 or ap_reg_ppiten_pp7_it0 or tmp_16_reg_2883 or tmp_19_reg_3117 or ap_sig_cseq_ST_pp7_stg1_fsm_10) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it1))) begin
        grp_fu_1091_p0 = tmp_19_reg_3117;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg1_fsm_10))) begin
        grp_fu_1091_p0 = temp_0_i_i_i_reg_818;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1))) begin
        grp_fu_1091_p0 = tmp_16_reg_2883;
    end else begin
        grp_fu_1091_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp5_stg0_fsm_7 or ap_reg_ppiten_pp5_it1 or ap_sig_cseq_ST_pp10_stg0_fsm_18 or ap_reg_ppiten_pp10_it1 or ap_reg_ppiten_pp7_it0 or tmp_17_reg_2888 or tmp_36_reg_2982 or tmp_20_reg_3122 or ap_sig_cseq_ST_pp7_stg1_fsm_10) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it1))) begin
        grp_fu_1091_p1 = tmp_20_reg_3122;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg1_fsm_10))) begin
        grp_fu_1091_p1 = tmp_36_reg_2982;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1))) begin
        grp_fu_1091_p1 = tmp_17_reg_2888;
    end else begin
        grp_fu_1091_p1 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp5_it6 or ap_reg_ppiten_pp10_it6 or ap_reg_ppstg_tmp_18_reg_2893_pp5_it5 or tmp_22_reg_3127) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp10_it6)) begin
        grp_fu_1095_p1 = tmp_22_reg_3127;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp5_it6)) begin
        grp_fu_1095_p1 = ap_reg_ppstg_tmp_18_reg_2893_pp5_it5;
    end else begin
        grp_fu_1095_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp13_stg0_fsm_21 or ap_reg_ppiten_pp13_it1 or ap_sig_cseq_ST_pp4_stg0_fsm_6 or ap_reg_ppiten_pp4_it0 or ap_sig_cseq_ST_pp6_stg0_fsm_8 or ap_reg_ppiten_pp6_it0 or tmp_25_fu_2025_p5 or ap_sig_cseq_ST_pp9_stg0_fsm_17 or ap_reg_ppiten_pp9_it0 or tmp_11_fu_2164_p5 or input1_3_13_reg_3226 or input1_3_9_reg_299) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it1))) begin
        grp_fu_1100_p0 = input1_3_13_reg_3226;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0))) begin
        grp_fu_1100_p0 = tmp_11_fu_2164_p5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0))) begin
        grp_fu_1100_p0 = tmp_25_fu_2025_p5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        grp_fu_1100_p0 = input1_3_9_reg_299;
    end else begin
        grp_fu_1100_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp13_stg0_fsm_21 or ap_reg_ppiten_pp13_it1 or ap_sig_cseq_ST_pp4_stg0_fsm_6 or ap_reg_ppiten_pp4_it0 or tmp_fu_1762_p5 or ap_sig_cseq_ST_pp6_stg0_fsm_8 or ap_reg_ppiten_pp6_it0 or tmp_27_fu_2038_p5 or ap_sig_cseq_ST_pp9_stg0_fsm_17 or ap_reg_ppiten_pp9_it0 or tmp_39_reg_3231 or input1_3_9_reg_299) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it1))) begin
        grp_fu_1100_p1 = tmp_39_reg_3231;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0))) begin
        grp_fu_1100_p1 = input1_3_9_reg_299;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp6_stg0_fsm_8) & (ap_const_logic_1 == ap_reg_ppiten_pp6_it0))) begin
        grp_fu_1100_p1 = tmp_27_fu_2038_p5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        grp_fu_1100_p1 = tmp_fu_1762_p5;
    end else begin
        grp_fu_1100_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp4_stg0_fsm_6 or ap_reg_ppiten_pp4_it0 or ap_sig_cseq_ST_pp9_stg0_fsm_17 or ap_reg_ppiten_pp9_it0 or tmp_12_fu_2189_p5 or input1_3_6_reg_287) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0))) begin
        grp_fu_1105_p0 = tmp_12_fu_2189_p5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        grp_fu_1105_p0 = input1_3_6_reg_287;
    end else begin
        grp_fu_1105_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp4_stg0_fsm_6 or ap_reg_ppiten_pp4_it0 or tmp_3_fu_1787_p5 or ap_sig_cseq_ST_pp9_stg0_fsm_17 or ap_reg_ppiten_pp9_it0 or input1_3_6_reg_287) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0))) begin
        grp_fu_1105_p1 = input1_3_6_reg_287;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        grp_fu_1105_p1 = tmp_3_fu_1787_p5;
    end else begin
        grp_fu_1105_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp4_stg0_fsm_6 or ap_reg_ppiten_pp4_it0 or ap_sig_cseq_ST_pp9_stg0_fsm_17 or ap_reg_ppiten_pp9_it0 or tmp_14_fu_2202_p5 or input1_2_s_reg_275) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0))) begin
        grp_fu_1110_p0 = tmp_14_fu_2202_p5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        grp_fu_1110_p0 = input1_2_s_reg_275;
    end else begin
        grp_fu_1110_p0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp4_stg0_fsm_6 or ap_reg_ppiten_pp4_it0 or tmp_9_fu_1800_p5 or ap_sig_cseq_ST_pp9_stg0_fsm_17 or ap_reg_ppiten_pp9_it0 or input1_2_s_reg_275) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp9_stg0_fsm_17) & (ap_const_logic_1 == ap_reg_ppiten_pp9_it0))) begin
        grp_fu_1110_p1 = input1_2_s_reg_275;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp4_stg0_fsm_6) & (ap_const_logic_1 == ap_reg_ppiten_pp4_it0))) begin
        grp_fu_1110_p1 = tmp_9_fu_1800_p5;
    end else begin
        grp_fu_1110_p1 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp8_stg0_fsm_14 or ap_reg_ppiten_pp8_it0 or tmp_41_fu_2134_p5 or ap_sig_cseq_ST_pp11_stg0_fsm_19 or ap_reg_ppiten_pp11_it0 or tmp_28_fu_2427_p5) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_19) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it0))) begin
        grp_fu_1134_p0 = tmp_28_fu_2427_p5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it0))) begin
        grp_fu_1134_p0 = tmp_41_fu_2134_p5;
    end else begin
        grp_fu_1134_p0 = 'bx;
    end
end

always @ (temp_0_i_i_i_reg_818 or ap_sig_cseq_ST_pp8_stg0_fsm_14 or ap_reg_ppiten_pp8_it0 or ap_sig_cseq_ST_pp11_stg0_fsm_19 or ap_reg_ppiten_pp11_it0 or scale_reg_263) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp11_stg0_fsm_19) & (ap_const_logic_1 == ap_reg_ppiten_pp11_it0))) begin
        grp_fu_1134_p1 = scale_reg_263;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it0))) begin
        grp_fu_1134_p1 = temp_0_i_i_i_reg_818;
    end else begin
        grp_fu_1134_p1 = 'bx;
    end
end

always @ (i_0_i_reg_380 or exitcond_flatten_reg_2667 or ap_sig_cseq_ST_pp2_stg0_fsm_3 or ap_reg_ppiten_pp2_it1 or i_0_i_mid2_reg_2682) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp2_stg0_fsm_3) & (ap_const_logic_1 == ap_reg_ppiten_pp2_it1) & (ap_const_lv1_0 == exitcond_flatten_reg_2667))) begin
        i_0_i_phi_fu_384_p4 = i_0_i_mid2_reg_2682;
    end else begin
        i_0_i_phi_fu_384_p4 = i_0_i_reg_380;
    end
end

always @ (j_1_i10_i_i_reg_748 or ap_sig_cseq_ST_pp5_stg0_fsm_7 or ap_reg_ppiten_pp5_it1 or exitcond3_i11_i_i_reg_2874 or j_6_reg_2878) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp5_stg0_fsm_7) & (ap_const_logic_1 == ap_reg_ppiten_pp5_it1) & (exitcond3_i11_i_i_reg_2874 == ap_const_lv1_0))) begin
        j_1_i10_i_i_phi_fu_752_p4 = j_6_reg_2878;
    end else begin
        j_1_i10_i_i_phi_fu_752_p4 = j_1_i10_i_i_reg_748;
    end
end

always @ (j_1_i_i_i_reg_998 or ap_sig_cseq_ST_pp10_stg0_fsm_18 or ap_reg_ppiten_pp10_it1 or exitcond3_i_i_i_reg_3108 or j_4_reg_3112) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp10_stg0_fsm_18) & (ap_const_logic_1 == ap_reg_ppiten_pp10_it1) & (ap_const_lv1_0 == exitcond3_i_i_i_reg_3108))) begin
        j_1_i_i_i_phi_fu_1002_p4 = j_4_reg_3112;
    end else begin
        j_1_i_i_i_phi_fu_1002_p4 = j_1_i_i_i_reg_998;
    end
end

always @ (j_3_i20_i_i_reg_807 or ap_sig_cseq_ST_pp7_stg0_fsm_9 or ap_reg_ppiten_pp7_it1 or exitcond1_i21_i_i_reg_2973 or j_13_reg_2977) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp7_stg0_fsm_9) & (ap_const_logic_1 == ap_reg_ppiten_pp7_it1) & (ap_const_lv1_0 == exitcond1_i21_i_i_reg_2973))) begin
        j_3_i20_i_i_phi_fu_811_p4 = j_13_reg_2977;
    end else begin
        j_3_i20_i_i_phi_fu_811_p4 = j_3_i20_i_i_reg_807;
    end
end

always @ (j_4_i25_i_i_reg_831 or ap_sig_cseq_ST_pp8_stg0_fsm_14 or ap_reg_ppiten_pp8_it1 or exitcond_i26_i_i_reg_2987 or j_11_reg_2991) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp8_stg0_fsm_14) & (ap_const_logic_1 == ap_reg_ppiten_pp8_it1) & (ap_const_lv1_0 == exitcond_i26_i_i_reg_2987))) begin
        j_4_i25_i_i_phi_fu_835_p4 = j_11_reg_2991;
    end else begin
        j_4_i25_i_i_phi_fu_835_p4 = j_4_i25_i_i_reg_831;
    end
end

always @ (j_4_i_i_i_reg_1068 or ap_sig_cseq_ST_pp13_stg0_fsm_21 or ap_reg_ppiten_pp13_it1 or exitcond_i_i_i_reg_3217 or j_15_reg_3221) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp13_stg0_fsm_21) & (ap_const_logic_1 == ap_reg_ppiten_pp13_it1) & (ap_const_lv1_0 == exitcond_i_i_i_reg_3217))) begin
        j_4_i_i_i_phi_fu_1072_p4 = j_15_reg_3221;
    end else begin
        j_4_i_i_i_phi_fu_1072_p4 = j_4_i_i_i_reg_1068;
    end
end

always @ (ap_reg_ppiten_pp8_it15 or ap_sig_cseq_ST_st7_fsm_5 or ap_sig_cseq_ST_st51_fsm_16 or ou_addr_gep_fu_194_p3 or tmp_26_fu_2147_p1 or ap_sig_cseq_ST_st50_fsm_15) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_16)) begin
        ou_address0 = ap_const_lv64_4;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_15)) begin
        ou_address0 = ap_const_lv64_3;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp8_it15)) begin
        ou_address0 = tmp_26_fu_2147_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5)) begin
        ou_address0 = ou_addr_gep_fu_194_p3;
    end else begin
        ou_address0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp13_it4 or ap_sig_cseq_ST_st89_fsm_20 or ap_sig_cseq_ST_pp14_stg0_fsm_22 or ap_reg_ppiten_pp14_it0 or ap_sig_cseq_ST_st51_fsm_16 or tmp_24_fu_2514_p1 or tmp_31_fu_2577_p1 or tmp_33_fu_2594_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp13_it4)) begin
        ou_address1 = tmp_31_fu_2577_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st89_fsm_20)) begin
        ou_address1 = tmp_24_fu_2514_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_16)) begin
        ou_address1 = ap_const_lv64_5;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_22) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it0))) begin
        ou_address1 = tmp_33_fu_2594_p1;
    end else begin
        ou_address1 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp8_it15 or ap_sig_cseq_ST_st7_fsm_5 or ap_sig_cseq_ST_st51_fsm_16 or ap_sig_cseq_ST_st50_fsm_15) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp8_it15) | (ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_16) | (ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_15))) begin
        ou_ce0 = ap_const_logic_1;
    end else begin
        ou_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp13_it4 or ap_sig_cseq_ST_st89_fsm_20 or exitcond_i_reg_3236 or ap_sig_cseq_ST_pp14_stg0_fsm_22 or ap_reg_ppiten_pp14_it0 or ap_sig_ioackin_OUTPUT_STREAM_TREADY or ap_reg_ppiten_pp14_it1 or ap_sig_cseq_ST_st51_fsm_16) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp13_it4) | (ap_const_logic_1 == ap_sig_cseq_ST_st89_fsm_20) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp14_stg0_fsm_22) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it0) & ~((ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_0 == ap_sig_ioackin_OUTPUT_STREAM_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1))) | (ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_16))) begin
        ou_ce1 = ap_const_logic_1;
    end else begin
        ou_ce1 = ap_const_logic_0;
    end
end

always @ (temp_0_i_i_i_reg_818 or ap_reg_ppiten_pp8_it15 or grp_fu_1134_p2 or ap_sig_cseq_ST_st7_fsm_5 or ap_sig_cseq_ST_st51_fsm_16 or ap_sig_cseq_ST_st50_fsm_15) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_15)) begin
        ou_d0 = temp_0_i_i_i_reg_818;
    end else if ((ap_const_logic_1 == ap_reg_ppiten_pp8_it15)) begin
        ou_d0 = grp_fu_1134_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) | (ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_16))) begin
        ou_d0 = ap_const_lv32_0;
    end else begin
        ou_d0 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp13_it4 or grp_fu_1100_p2 or ap_sig_cseq_ST_st89_fsm_20 or ap_sig_cseq_ST_st51_fsm_16 or tmp_37_fu_2501_p5) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp13_it4)) begin
        ou_d1 = grp_fu_1100_p2;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st89_fsm_20)) begin
        ou_d1 = tmp_37_fu_2501_p5;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_16)) begin
        ou_d1 = ap_const_lv32_0;
    end else begin
        ou_d1 = 'bx;
    end
end

always @ (ap_reg_ppiten_pp8_it15 or ret_reg_2610 or ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it14 or ap_sig_cseq_ST_st7_fsm_5 or ap_sig_cseq_ST_st51_fsm_16 or ap_sig_cseq_ST_st50_fsm_15) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st7_fsm_5) & (ap_const_lv32_0 == ret_reg_2610)) | ((ap_const_logic_1 == ap_reg_ppiten_pp8_it15) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i26_i_i_reg_2987_pp8_it14)) | (ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_15) | ((ret_reg_2610 == ap_const_lv32_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_16)))) begin
        ou_we0 = ap_const_logic_1;
    end else begin
        ou_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp13_it4 or ret_reg_2610 or exitcond1_i_i_i_fu_2485_p2 or ap_sig_cseq_ST_st89_fsm_20 or ap_reg_ppstg_exitcond_i_i_i_reg_3217_pp13_it3 or ap_sig_cseq_ST_st51_fsm_16) begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_st89_fsm_20) & (ap_const_lv1_0 == exitcond1_i_i_i_fu_2485_p2)) | ((ret_reg_2610 == ap_const_lv32_1) & (ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp13_it4) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond_i_i_i_reg_3217_pp13_it3)))) begin
        ou_we1 = ap_const_logic_1;
    end else begin
        ou_we1 = ap_const_logic_0;
    end
end

always @ (sum1_2_4_reg_986 or ap_reg_ppiten_pp10_it11 or ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it10 or sum1_2_5_reg_3145) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp10_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_i_i_i_reg_3108_pp10_it10))) begin
        sum1_2_4_phi_fu_990_p4 = sum1_2_5_reg_3145;
    end else begin
        sum1_2_4_phi_fu_990_p4 = sum1_2_4_reg_986;
    end
end

always @ (sum_2_4_reg_736 or ap_reg_ppiten_pp5_it11 or ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it10 or sum_2_5_reg_2911) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp5_it11) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond3_i11_i_i_reg_2874_pp5_it10))) begin
        sum_2_4_phi_fu_740_p4 = sum_2_5_reg_2911;
    end else begin
        sum_2_4_phi_fu_740_p4 = sum_2_4_reg_736;
    end
end

always @ (temp_out_2_6_reg_1034 or ap_reg_ppiten_pp11_it16 or ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it15 or temp_out_2_12_reg_3193) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp11_it16) & (ap_const_lv1_0 == ap_reg_ppstg_exitcond2_i_i_i_reg_3160_pp11_it15))) begin
        temp_out_2_6_phi_fu_1038_p4 = temp_out_2_12_reg_3193;
    end else begin
        temp_out_2_6_phi_fu_1038_p4 = temp_out_2_6_reg_1034;
    end
end
always @ (ap_CS_fsm or ap_reg_ppiten_pp5_it0 or ap_reg_ppiten_pp5_it1 or ap_reg_ppiten_pp5_it10 or ap_reg_ppiten_pp5_it11 or ap_reg_ppiten_pp8_it0 or ap_reg_ppiten_pp8_it1 or ap_reg_ppiten_pp8_it14 or ap_reg_ppiten_pp8_it15 or ap_reg_ppiten_pp10_it0 or ap_reg_ppiten_pp10_it1 or ap_reg_ppiten_pp10_it10 or ap_reg_ppiten_pp10_it11 or ap_reg_ppiten_pp13_it0 or ap_reg_ppiten_pp13_it1 or ap_reg_ppiten_pp13_it3 or ap_reg_ppiten_pp13_it4 or ap_reg_ppiten_pp7_it0 or ret_reg_2610 or ap_sig_bdd_400 or exitcond5_i_fu_1155_p2 or ap_sig_bdd_414 or exitcond4_i_fu_1265_p2 or ap_sig_bdd_439 or exitcond_flatten_fu_1333_p2 or ap_sig_bdd_462 or ap_reg_ppiten_pp2_it0 or exitcond1_i_fu_1642_p2 or ap_sig_bdd_517 or exitcond5_i3_i_i_fu_1750_p2 or ap_reg_ppiten_pp4_it0 or ap_reg_ppiten_pp4_it1 or ap_reg_ppiten_pp4_it2 or ap_reg_ppiten_pp4_it3 or exitcond3_i11_i_i_fu_1918_p2 or exitcond2_i16_i_i_fu_2013_p2 or ap_reg_ppiten_pp6_it0 or ap_reg_ppiten_pp6_it1 or ap_reg_ppiten_pp6_it2 or ap_reg_ppiten_pp6_it3 or exitcond1_i21_i_i_fu_2098_p2 or exitcond_i26_i_i_fu_2122_p2 or exitcond5_i_i_i_fu_2152_p2 or ap_reg_ppiten_pp9_it0 or ap_reg_ppiten_pp9_it1 or ap_reg_ppiten_pp9_it6 or ap_reg_ppiten_pp9_it7 or exitcond3_i_i_i_fu_2320_p2 or exitcond2_i_i_i_fu_2415_p2 or ap_reg_ppiten_pp11_it0 or ap_reg_ppiten_pp11_it1 or ap_reg_ppiten_pp11_it15 or ap_reg_ppiten_pp11_it16 or exitcond1_i_i_i_fu_2485_p2 or exitcond_i_i_i_fu_2525_p2 or exitcond_i_fu_2582_p2 or exitcond_i_reg_3236 or ap_reg_ppiten_pp14_it0 or ap_sig_ioackin_OUTPUT_STREAM_TREADY or ap_reg_ppiten_pp14_it1) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_400) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (((ap_const_lv1_0 == exitcond5_i_fu_1155_p2) & ~ap_sig_bdd_414)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else if ((~ap_sig_bdd_414 & ~(ap_const_lv1_0 == exitcond5_i_fu_1155_p2))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (((ap_const_lv1_0 == exitcond4_i_fu_1265_p2) & ~ap_sig_bdd_439)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if ((~ap_sig_bdd_439 & ~(ap_const_lv1_0 == exitcond4_i_fu_1265_p2))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_pp2_stg0_fsm_3 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == exitcond_flatten_fu_1333_p2))) begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_3;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp2_it0) & ~(ap_sig_bdd_462 & (ap_const_logic_1 == ap_reg_ppiten_pp2_it0)) & ~(ap_const_lv1_0 == exitcond_flatten_fu_1333_p2))) begin
                ap_NS_fsm = ap_ST_st6_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp2_stg0_fsm_3;
            end
        end
        ap_ST_st6_fsm_4 : 
        begin
            if (((ap_const_lv1_0 == exitcond1_i_fu_1642_p2) & ~ap_sig_bdd_517)) begin
                ap_NS_fsm = ap_ST_st6_fsm_4;
            end else if ((~ap_sig_bdd_517 & ~(ap_const_lv1_0 == exitcond1_i_fu_1642_p2))) begin
                ap_NS_fsm = ap_ST_st7_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_4;
            end
        end
        ap_ST_st7_fsm_5 : 
        begin
            if ((ap_const_lv32_0 == ret_reg_2610)) begin
                ap_NS_fsm = ap_ST_pp9_stg0_fsm_17;
            end else if ((~(ap_const_lv32_0 == ret_reg_2610) & ~(ret_reg_2610 == ap_const_lv32_1))) begin
                ap_NS_fsm = ap_ST_st51_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_6;
            end
        end
        ap_ST_pp4_stg0_fsm_6 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp4_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it2)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_const_lv1_0 == exitcond5_i3_i_i_fu_1750_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1)))) begin
                ap_NS_fsm = ap_ST_pp4_stg0_fsm_6;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp4_it0) & ~(ap_const_lv1_0 == exitcond5_i3_i_i_fu_1750_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp4_it1))) begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_7;
            end
        end
        ap_ST_pp5_stg0_fsm_7 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp5_it11) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it10)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_const_lv1_0 == exitcond3_i11_i_i_fu_1918_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1)))) begin
                ap_NS_fsm = ap_ST_pp5_stg0_fsm_7;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp5_it0) & ~(ap_const_lv1_0 == exitcond3_i11_i_i_fu_1918_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp5_it1))) begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_8;
            end
        end
        ap_ST_pp6_stg0_fsm_8 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp6_it3) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it2)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~(ap_const_lv1_0 == exitcond2_i16_i_i_fu_2013_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1)))) begin
                ap_NS_fsm = ap_ST_pp6_stg0_fsm_8;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp6_it0) & ~(ap_const_lv1_0 == exitcond2_i16_i_i_fu_2013_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp6_it1))) begin
                ap_NS_fsm = ap_ST_pp7_stg0_fsm_9;
            end else begin
                ap_NS_fsm = ap_ST_pp7_stg0_fsm_9;
            end
        end
        ap_ST_pp7_stg0_fsm_9 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp7_it0) & ~(ap_const_lv1_0 == exitcond1_i21_i_i_fu_2098_p2))) begin
                ap_NS_fsm = ap_ST_pp7_stg1_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_pp8_stg0_fsm_14;
            end
        end
        ap_ST_pp7_stg1_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_pp7_stg2_fsm_11;
        end
        ap_ST_pp7_stg2_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_pp7_stg3_fsm_12;
        end
        ap_ST_pp7_stg3_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_pp7_stg4_fsm_13;
        end
        ap_ST_pp7_stg4_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_pp7_stg0_fsm_9;
        end
        ap_ST_pp8_stg0_fsm_14 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp8_it15) & ~(ap_const_logic_1 == ap_reg_ppiten_pp8_it14)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp8_it0) & ~(ap_const_lv1_0 == exitcond_i26_i_i_fu_2122_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp8_it1)))) begin
                ap_NS_fsm = ap_ST_pp8_stg0_fsm_14;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp8_it0) & ~(ap_const_lv1_0 == exitcond_i26_i_i_fu_2122_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp8_it1))) begin
                ap_NS_fsm = ap_ST_st50_fsm_15;
            end else begin
                ap_NS_fsm = ap_ST_st50_fsm_15;
            end
        end
        ap_ST_st50_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st51_fsm_16;
        end
        ap_ST_st51_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_pp14_stg0_fsm_22;
        end
        ap_ST_pp9_stg0_fsm_17 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp9_it7) & ~(ap_const_logic_1 == ap_reg_ppiten_pp9_it6)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~(ap_const_lv1_0 == exitcond5_i_i_i_fu_2152_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp9_it1)))) begin
                ap_NS_fsm = ap_ST_pp9_stg0_fsm_17;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp9_it0) & ~(ap_const_lv1_0 == exitcond5_i_i_i_fu_2152_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp9_it1))) begin
                ap_NS_fsm = ap_ST_pp10_stg0_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_pp10_stg0_fsm_18;
            end
        end
        ap_ST_pp10_stg0_fsm_18 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp10_it11) & ~(ap_const_logic_1 == ap_reg_ppiten_pp10_it10)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~(ap_const_lv1_0 == exitcond3_i_i_i_fu_2320_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp10_it1)))) begin
                ap_NS_fsm = ap_ST_pp10_stg0_fsm_18;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp10_it0) & ~(ap_const_lv1_0 == exitcond3_i_i_i_fu_2320_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp10_it1))) begin
                ap_NS_fsm = ap_ST_pp11_stg0_fsm_19;
            end else begin
                ap_NS_fsm = ap_ST_pp11_stg0_fsm_19;
            end
        end
        ap_ST_pp11_stg0_fsm_19 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp11_it16) & ~(ap_const_logic_1 == ap_reg_ppiten_pp11_it15)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp11_it0) & ~(ap_const_lv1_0 == exitcond2_i_i_i_fu_2415_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp11_it1)))) begin
                ap_NS_fsm = ap_ST_pp11_stg0_fsm_19;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp11_it0) & ~(ap_const_lv1_0 == exitcond2_i_i_i_fu_2415_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp11_it1))) begin
                ap_NS_fsm = ap_ST_st89_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_st89_fsm_20;
            end
        end
        ap_ST_st89_fsm_20 : 
        begin
            if ((ap_const_lv1_0 == exitcond1_i_i_i_fu_2485_p2)) begin
                ap_NS_fsm = ap_ST_st89_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_pp13_stg0_fsm_21;
            end
        end
        ap_ST_pp13_stg0_fsm_21 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp13_it4) & ~(ap_const_logic_1 == ap_reg_ppiten_pp13_it3)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp13_it0) & ~(ap_const_lv1_0 == exitcond_i_i_i_fu_2525_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp13_it1)))) begin
                ap_NS_fsm = ap_ST_pp13_stg0_fsm_21;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp13_it0) & ~(ap_const_lv1_0 == exitcond_i_i_i_fu_2525_p2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp13_it1))) begin
                ap_NS_fsm = ap_ST_st51_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st51_fsm_16;
            end
        end
        ap_ST_pp14_stg0_fsm_22 : 
        begin
            if (~((ap_const_logic_1 == ap_reg_ppiten_pp14_it0) & ~((ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_0 == ap_sig_ioackin_OUTPUT_STREAM_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_2582_p2))) begin
                ap_NS_fsm = ap_ST_pp14_stg0_fsm_22;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp14_it0) & ~((ap_const_lv1_0 == exitcond_i_reg_3236) & (ap_const_logic_0 == ap_sig_ioackin_OUTPUT_STREAM_TREADY) & (ap_const_logic_1 == ap_reg_ppiten_pp14_it1)) & ~(ap_const_lv1_0 == exitcond_i_fu_2582_p2))) begin
                ap_NS_fsm = ap_ST_st97_fsm_23;
            end else begin
                ap_NS_fsm = ap_ST_pp14_stg0_fsm_22;
            end
        end
        ap_ST_st97_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign HLS_hmm_CONTROL_BUS_s_axi_U_ap_dummy_ce = ap_const_logic_1;

assign OUTPUT_STREAM_TDATA = ou_q1;

assign OUTPUT_STREAM_TDEST = ap_const_lv5_0;

assign OUTPUT_STREAM_TID = ap_const_lv5_0;

assign OUTPUT_STREAM_TKEEP = ap_const_lv4_F;

assign OUTPUT_STREAM_TLAST = last_assign_reg_3250;

assign OUTPUT_STREAM_TSTRB = ap_const_lv4_F;

assign OUTPUT_STREAM_TUSER = ap_const_lv4_0;


always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1079 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1115 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1148 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1171 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1204 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1353 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1417 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_161 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_207 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_2294 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_288 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_333 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_370 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_start or INPUT_STREAM_TVALID) begin
    ap_sig_bdd_400 = ((INPUT_STREAM_TVALID == ap_const_logic_0) | (ap_start == ap_const_logic_0));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_410 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (INPUT_STREAM_TVALID or exitcond5_i_fu_1155_p2) begin
    ap_sig_bdd_414 = ((INPUT_STREAM_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond5_i_fu_1155_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_42 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_435 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (INPUT_STREAM_TVALID or exitcond4_i_fu_1265_p2) begin
    ap_sig_bdd_439 = ((INPUT_STREAM_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond4_i_fu_1265_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_458 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (INPUT_STREAM_TVALID or exitcond_flatten_fu_1333_p2) begin
    ap_sig_bdd_462 = ((INPUT_STREAM_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond_flatten_fu_1333_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_512 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (INPUT_STREAM_TVALID or exitcond1_i_fu_1642_p2) begin
    ap_sig_bdd_517 = ((INPUT_STREAM_TVALID == ap_const_logic_0) & (ap_const_lv1_0 == exitcond1_i_fu_1642_p2));
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_540 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_680 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_780 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_950 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

assign exitcond1_i21_i_i_fu_2098_p2 = (j_3_i20_i_i_phi_fu_811_p4 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond1_i_fu_1642_p2 = (j5_0_i_reg_582 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond1_i_i_i_fu_2485_p2 = (j_3_i_i_i_reg_1057 == ap_const_lv3_6? 1'b1: 1'b0);

assign exitcond2_i16_i_i_fu_2013_p2 = (j_2_i15_i_i_reg_796 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond2_i4_fu_1345_p2 = (j3_0_i_reg_499 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond2_i_i_i_fu_2415_p2 = (j_2_i_i_i_reg_1046 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond3_i11_i_i_fu_1918_p2 = (j_1_i10_i_i_phi_fu_752_p4 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond3_i_i_i_fu_2320_p2 = (j_1_i_i_i_phi_fu_1002_p4 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond4_i_fu_1265_p2 = (j1_0_i_reg_358 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond5_i3_i_i_fu_1750_p2 = (j_0_i2_i_i_reg_701 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond5_i_fu_1155_p2 = (j_0_i_reg_311 == ap_const_lv3_4? 1'b1: 1'b0);

assign exitcond5_i_i_i_fu_2152_p2 = (j_0_i_i_i_reg_951 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond_flatten_fu_1333_p2 = (indvar_flatten_reg_369 == ap_const_lv4_9? 1'b1: 1'b0);

assign exitcond_i26_i_i_fu_2122_p2 = (j_4_i25_i_i_phi_fu_835_p4 == ap_const_lv2_3? 1'b1: 1'b0);

assign exitcond_i_fu_2582_p2 = (j7_0_i_reg_1080 == ap_const_lv3_6? 1'b1: 1'b0);

assign exitcond_i_i_i_fu_2525_p2 = (j_4_i_i_i_phi_fu_1072_p4 == ap_const_lv2_3? 1'b1: 1'b0);

assign grp_fu_1091_ce = ap_const_logic_1;

assign grp_fu_1095_ce = ap_const_logic_1;

assign grp_fu_1100_ce = ap_const_logic_1;

assign grp_fu_1105_ce = ap_const_logic_1;

assign grp_fu_1110_ce = ap_const_logic_1;

assign grp_fu_1118_ce = ap_const_logic_1;

assign grp_fu_1123_ce = ap_const_logic_1;

assign grp_fu_1128_ce = ap_const_logic_1;

assign grp_fu_1134_ce = ap_const_logic_1;

assign i2_fu_1359_p2 = (i_0_i_phi_fu_384_p4 + ap_const_lv2_1);

assign i_0_i_mid2_fu_1365_p3 = ((exitcond2_i4_fu_1345_p2[0:0] === 1'b1) ? i2_fu_1359_p2 : i_0_i_phi_fu_384_p4);

assign indvar_flatten_next_fu_1339_p2 = (indvar_flatten_reg_369 + ap_const_lv4_1);

assign input1_0_fu_1167_p1 = INPUT_STREAM_TDATA;

assign input1_3_11_fu_1257_p3 = ((sel_tmp4_fu_1203_p2[0:0] === 1'b1) ? input1_0_fu_1167_p1 : input1_3_9_reg_299);

assign input1_3_12_fu_2543_p3 = ((sel_tmp23_fu_2537_p2[0:0] === 1'b1) ? input1_3_6_reg_287 : input1_2_s_reg_275);

assign input1_3_13_fu_2557_p3 = ((sel_tmp24_fu_2551_p2[0:0] === 1'b1) ? input1_3_9_reg_299 : input1_3_12_fu_2543_p3);

assign input1_3_1_fu_1195_p3 = ((sel_tmp2_fu_1189_p2[0:0] === 1'b1) ? scale_reg_263 : input1_3_fu_1181_p3);

assign input1_3_2_fu_1209_p3 = ((sel_tmp4_fu_1203_p2[0:0] === 1'b1) ? scale_reg_263 : input1_3_1_fu_1195_p3);

assign input1_3_3_fu_1217_p3 = ((sel_tmp_fu_1175_p2[0:0] === 1'b1) ? input1_0_fu_1167_p1 : input1_2_s_reg_275);

assign input1_3_4_fu_1225_p3 = ((sel_tmp2_fu_1189_p2[0:0] === 1'b1) ? input1_2_s_reg_275 : input1_3_3_fu_1217_p3);

assign input1_3_5_fu_1233_p3 = ((sel_tmp4_fu_1203_p2[0:0] === 1'b1) ? input1_2_s_reg_275 : input1_3_4_fu_1225_p3);

assign input1_3_7_fu_1241_p3 = ((sel_tmp2_fu_1189_p2[0:0] === 1'b1) ? input1_0_fu_1167_p1 : input1_3_6_reg_287);

assign input1_3_8_fu_1249_p3 = ((sel_tmp4_fu_1203_p2[0:0] === 1'b1) ? input1_3_6_reg_287 : input1_3_7_fu_1241_p3);

assign input1_3_fu_1181_p3 = ((sel_tmp_fu_1175_p2[0:0] === 1'b1) ? scale_reg_263 : input1_0_fu_1167_p1);

assign input2_2_1_fu_1301_p3 = ((sel_tmp1_fu_1295_p2[0:0] === 1'b1) ? input2_2_s_reg_322 : input2_2_fu_1287_p3);

assign input2_2_2_fu_1309_p3 = ((sel_tmp8_fu_1281_p2[0:0] === 1'b1) ? ret_1_fu_1277_p1 : input2_1_s_reg_334);

assign input2_2_3_fu_1317_p3 = ((sel_tmp1_fu_1295_p2[0:0] === 1'b1) ? input2_1_s_reg_334 : input2_2_2_fu_1309_p3);

assign input2_2_5_fu_1325_p3 = ((sel_tmp1_fu_1295_p2[0:0] === 1'b1) ? ret_1_fu_1277_p1 : input2_2_4_reg_346);

assign input2_2_fu_1287_p3 = ((sel_tmp8_fu_1281_p2[0:0] === 1'b1) ? input2_2_s_reg_322 : ret_1_fu_1277_p1);

assign j3_0_i_mid2_fu_1351_p3 = ((exitcond2_i4_fu_1345_p2[0:0] === 1'b1) ? ap_const_lv2_0 : j3_0_i_reg_499);

assign j_10_fu_2519_p2 = (ap_const_lv3_1 + j_3_i_i_i_reg_1057);

assign j_11_fu_2128_p2 = (j_4_i25_i_i_phi_fu_835_p4 + ap_const_lv2_1);

assign j_13_fu_2104_p2 = (j_3_i20_i_i_phi_fu_811_p4 + ap_const_lv2_1);

assign j_15_fu_2531_p2 = (j_4_i_i_i_phi_fu_1072_p4 + ap_const_lv2_1);

assign j_16_fu_2588_p2 = (j7_0_i_reg_1080 + ap_const_lv3_1);

assign j_1_fu_1271_p2 = (j1_0_i_reg_358 + ap_const_lv2_1);

assign j_2_fu_1648_p2 = (j5_0_i_reg_582 + ap_const_lv2_1);

assign j_3_fu_1373_p2 = (j3_0_i_mid2_fu_1351_p3 + ap_const_lv2_1);

assign j_4_fu_2326_p2 = (j_1_i_i_i_phi_fu_1002_p4 + ap_const_lv2_1);

assign j_5_fu_2158_p2 = (j_0_i_i_i_reg_951 + ap_const_lv2_1);

assign j_6_fu_1924_p2 = (j_1_i10_i_i_phi_fu_752_p4 + ap_const_lv2_1);

assign j_7_fu_1756_p2 = (j_0_i2_i_i_reg_701 + ap_const_lv2_1);

assign j_8_fu_2421_p2 = (j_2_i_i_i_reg_1046 + ap_const_lv2_1);

assign j_9_fu_2019_p2 = (j_2_i15_i_i_reg_796 + ap_const_lv2_1);

assign k_fu_1161_p2 = (j_0_i_reg_311 + ap_const_lv3_1);

assign last_assign_fu_2599_p2 = (j7_0_i_reg_1080 == ap_const_lv3_5? 1'b1: 1'b0);

assign ou_addr_gep_fu_194_p3 = ap_const_lv64_3;

assign prod1_0_2_1_fu_2222_p3 = ((ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it6[0:0] === 1'b1) ? prod1_0_2_s_reg_915 : prod1_0_2_fu_2215_p3);

assign prod1_0_2_2_fu_2229_p3 = ((ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it6[0:0] === 1'b1) ? grp_fu_1118_p2 : prod1_0_1_s_reg_927);

assign prod1_0_2_3_fu_2236_p3 = ((ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it6[0:0] === 1'b1) ? prod1_0_1_s_reg_927 : prod1_0_2_2_fu_2229_p3);

assign prod1_0_2_5_fu_2243_p3 = ((ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it6[0:0] === 1'b1) ? grp_fu_1118_p2 : prod1_0_2_4_reg_939);

assign prod1_0_2_fu_2215_p3 = ((ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it6[0:0] === 1'b1) ? prod1_0_2_s_reg_915 : grp_fu_1118_p2);

assign prod1_1_2_1_fu_2257_p3 = ((ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it6[0:0] === 1'b1) ? prod1_1_2_s_reg_879 : prod1_1_2_fu_2250_p3);

assign prod1_1_2_2_fu_2264_p3 = ((ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it6[0:0] === 1'b1) ? grp_fu_1123_p2 : prod1_1_1_s_reg_891);

assign prod1_1_2_3_fu_2271_p3 = ((ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it6[0:0] === 1'b1) ? prod1_1_1_s_reg_891 : prod1_1_2_2_fu_2264_p3);

assign prod1_1_2_5_fu_2278_p3 = ((ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it6[0:0] === 1'b1) ? grp_fu_1123_p2 : prod1_1_2_4_reg_903);

assign prod1_1_2_fu_2250_p3 = ((ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it6[0:0] === 1'b1) ? prod1_1_2_s_reg_879 : grp_fu_1123_p2);

assign prod1_2_2_1_fu_2292_p3 = ((ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it6[0:0] === 1'b1) ? prod1_2_2_s_reg_843 : prod1_2_2_fu_2285_p3);

assign prod1_2_2_2_fu_2299_p3 = ((ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it6[0:0] === 1'b1) ? grp_fu_1128_p2 : prod1_2_1_s_reg_855);

assign prod1_2_2_3_fu_2306_p3 = ((ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it6[0:0] === 1'b1) ? prod1_2_1_s_reg_855 : prod1_2_2_2_fu_2299_p3);

assign prod1_2_2_5_fu_2313_p3 = ((ap_reg_ppstg_sel_tmp12_reg_3025_pp9_it6[0:0] === 1'b1) ? grp_fu_1128_p2 : prod1_2_2_4_reg_867);

assign prod1_2_2_fu_2285_p3 = ((ap_reg_ppstg_sel_tmp11_reg_3015_pp9_it6[0:0] === 1'b1) ? prod1_2_2_s_reg_843 : grp_fu_1128_p2);

assign prod_0_2_1_fu_1820_p3 = ((ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it2[0:0] === 1'b1) ? prod_0_2_s_reg_665 : prod_0_2_fu_1813_p3);

assign prod_0_2_2_fu_1827_p3 = ((ap_reg_ppstg_sel_tmp13_reg_2796_pp4_it2[0:0] === 1'b1) ? grp_fu_1100_p2 : prod_0_1_s_reg_677);

assign prod_0_2_3_fu_1834_p3 = ((ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it2[0:0] === 1'b1) ? prod_0_1_s_reg_677 : prod_0_2_2_fu_1827_p3);

assign prod_0_2_5_fu_1841_p3 = ((ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it2[0:0] === 1'b1) ? grp_fu_1100_p2 : prod_0_2_4_reg_689);

assign prod_0_2_fu_1813_p3 = ((ap_reg_ppstg_sel_tmp13_reg_2796_pp4_it2[0:0] === 1'b1) ? prod_0_2_s_reg_665 : grp_fu_1100_p2);

assign prod_1_2_1_fu_1855_p3 = ((ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it2[0:0] === 1'b1) ? prod_1_2_s_reg_629 : prod_1_2_fu_1848_p3);

assign prod_1_2_2_fu_1862_p3 = ((ap_reg_ppstg_sel_tmp13_reg_2796_pp4_it2[0:0] === 1'b1) ? grp_fu_1105_p2 : prod_1_1_s_reg_641);

assign prod_1_2_3_fu_1869_p3 = ((ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it2[0:0] === 1'b1) ? prod_1_1_s_reg_641 : prod_1_2_2_fu_1862_p3);

assign prod_1_2_5_fu_1876_p3 = ((ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it2[0:0] === 1'b1) ? grp_fu_1105_p2 : prod_1_2_4_reg_653);

assign prod_1_2_fu_1848_p3 = ((ap_reg_ppstg_sel_tmp13_reg_2796_pp4_it2[0:0] === 1'b1) ? prod_1_2_s_reg_629 : grp_fu_1105_p2);

assign prod_2_2_1_fu_1890_p3 = ((ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it2[0:0] === 1'b1) ? prod_2_2_s_reg_593 : prod_2_2_fu_1883_p3);

assign prod_2_2_2_fu_1897_p3 = ((ap_reg_ppstg_sel_tmp13_reg_2796_pp4_it2[0:0] === 1'b1) ? grp_fu_1110_p2 : prod_2_1_s_reg_605);

assign prod_2_2_3_fu_1904_p3 = ((ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it2[0:0] === 1'b1) ? prod_2_1_s_reg_605 : prod_2_2_2_fu_1897_p3);

assign prod_2_2_5_fu_1911_p3 = ((ap_reg_ppstg_sel_tmp14_reg_2806_pp4_it2[0:0] === 1'b1) ? grp_fu_1110_p2 : prod_2_2_4_reg_617);

assign prod_2_2_fu_1883_p3 = ((ap_reg_ppstg_sel_tmp13_reg_2796_pp4_it2[0:0] === 1'b1) ? prod_2_2_s_reg_593 : grp_fu_1110_p2);

assign ret_1_fu_1277_p1 = INPUT_STREAM_TDATA;

assign ret_2_fu_1389_p1 = INPUT_STREAM_data_V_val1_reg_2689;

assign ret_3_fu_1654_p1 = INPUT_STREAM_TDATA;

assign sel_tmp10_fu_1672_p2 = (j5_0_i_reg_582 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp11_fu_2177_p2 = (j_0_i_i_i_reg_951 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp12_fu_2183_p2 = (j_0_i_i_i_reg_951 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp13_fu_1775_p2 = (j_0_i2_i_i_reg_701 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp14_fu_1781_p2 = (j_0_i2_i_i_reg_701 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp15_fu_2368_p2 = (ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it4 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp16_fu_2374_p2 = (ap_reg_ppstg_j_1_i_i_i_reg_998_pp10_it4 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp17_fu_1966_p2 = (ap_reg_ppstg_j_1_i10_i_i_reg_748_pp5_it1 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp18_fu_1972_p2 = (ap_reg_ppstg_j_1_i10_i_i_reg_748_pp5_it1 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp19_fu_2440_p2 = (j_2_i_i_i_reg_1046 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp1_fu_1295_p2 = (j1_0_i_reg_358 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp20_fu_2446_p2 = (j_2_i_i_i_reg_1046 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp21_fu_2051_p2 = (j_2_i15_i_i_reg_796 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp22_fu_2057_p2 = (j_2_i15_i_i_reg_796 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp23_fu_2537_p2 = (j_4_i_i_i_phi_fu_1072_p4 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp24_fu_2551_p2 = (j_4_i_i_i_phi_fu_1072_p4 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp2_fu_1189_p2 = (tmp_35_fu_1171_p1 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp3_fu_1379_p2 = (i_0_i_mid2_reg_2682 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp4_fu_1203_p2 = (tmp_35_fu_1171_p1 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp5_fu_1384_p2 = (i_0_i_mid2_reg_2682 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp6_fu_1512_p2 = (j3_0_i_mid2_reg_2676 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp7_fu_1525_p2 = (j3_0_i_mid2_reg_2676 == ap_const_lv2_0? 1'b1: 1'b0);

assign sel_tmp8_fu_1281_p2 = (j1_0_i_reg_358 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp9_fu_1658_p2 = (j5_0_i_reg_582 == ap_const_lv2_1? 1'b1: 1'b0);

assign sel_tmp_fu_1175_p2 = (tmp_35_fu_1171_p1 == ap_const_lv2_2? 1'b1: 1'b0);

assign sum1_2_1_fu_2394_p3 = ((ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it10[0:0] === 1'b1) ? sum1_2_s_reg_962 : sum1_2_fu_2387_p3);

assign sum1_2_2_fu_2401_p3 = ((ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it10[0:0] === 1'b1) ? reg_1151 : sum1_1_s_reg_974);

assign sum1_2_3_fu_2408_p3 = ((ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it10[0:0] === 1'b1) ? sum1_1_s_reg_974 : sum1_2_2_fu_2401_p3);

assign sum1_2_5_fu_2380_p3 = ((ap_reg_ppstg_sel_tmp16_reg_3138_pp10_it9[0:0] === 1'b1) ? grp_fu_1095_p2 : sum1_2_4_phi_fu_990_p4);

assign sum1_2_fu_2387_p3 = ((ap_reg_ppstg_sel_tmp15_reg_3132_pp10_it10[0:0] === 1'b1) ? sum1_2_s_reg_962 : reg_1151);

assign sum_2_1_fu_1992_p3 = ((ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it10[0:0] === 1'b1) ? sum_2_s_reg_712 : sum_2_fu_1985_p3);

assign sum_2_2_fu_1999_p3 = ((ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it10[0:0] === 1'b1) ? reg_1151 : sum_1_s_reg_724);

assign sum_2_3_fu_2006_p3 = ((ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it10[0:0] === 1'b1) ? sum_1_s_reg_724 : sum_2_2_fu_1999_p3);

assign sum_2_5_fu_1978_p3 = ((ap_reg_ppstg_sel_tmp18_reg_2904_pp5_it9[0:0] === 1'b1) ? grp_fu_1095_p2 : sum_2_4_phi_fu_740_p4);

assign sum_2_fu_1985_p3 = ((ap_reg_ppstg_sel_tmp17_reg_2898_pp5_it10[0:0] === 1'b1) ? sum_2_s_reg_712 : reg_1151);

assign tem_2_11_fu_1742_p3 = ((sel_tmp10_fu_1672_p2[0:0] === 1'b1) ? ret_3_fu_1654_p1 : tem_2_10_reg_570);

assign tem_2_1_fu_1678_p3 = ((sel_tmp10_fu_1672_p2[0:0] === 1'b1) ? tem_2_s_reg_510 : tem_2_fu_1664_p3);

assign tem_2_2_fu_1686_p3 = ((sel_tmp9_fu_1658_p2[0:0] === 1'b1) ? ret_3_fu_1654_p1 : tem_1_s_reg_522);

assign tem_2_3_fu_1694_p3 = ((sel_tmp10_fu_1672_p2[0:0] === 1'b1) ? tem_1_s_reg_522 : tem_2_2_fu_1686_p3);

assign tem_2_5_fu_1702_p3 = ((sel_tmp10_fu_1672_p2[0:0] === 1'b1) ? ret_3_fu_1654_p1 : tem_2_4_reg_534);

assign tem_2_6_fu_1710_p3 = ((sel_tmp9_fu_1658_p2[0:0] === 1'b1) ? tem_load_s_reg_546 : ret_3_fu_1654_p1);

assign tem_2_7_fu_1718_p3 = ((sel_tmp10_fu_1672_p2[0:0] === 1'b1) ? tem_load_s_reg_546 : tem_2_6_fu_1710_p3);

assign tem_2_8_fu_1726_p3 = ((sel_tmp9_fu_1658_p2[0:0] === 1'b1) ? ret_3_fu_1654_p1 : tem_load_1_reg_558);

assign tem_2_9_fu_1734_p3 = ((sel_tmp10_fu_1672_p2[0:0] === 1'b1) ? tem_load_1_reg_558 : tem_2_8_fu_1726_p3);

assign tem_2_fu_1664_p3 = ((sel_tmp9_fu_1658_p2[0:0] === 1'b1) ? tem_2_s_reg_510 : ret_3_fu_1654_p1);

assign temp_out_2_10_fu_2478_p3 = ((ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it15[0:0] === 1'b1) ? temp_out_1_1_s_reg_1022 : temp_out_2_9_fu_2472_p3);

assign temp_out_2_12_fu_2452_p3 = ((ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it14[0:0] === 1'b1) ? grp_fu_1134_p2 : temp_out_2_6_phi_fu_1038_p4);

assign temp_out_2_1_fu_2070_p3 = ((ap_reg_ppstg_sel_tmp22_reg_2951_pp6_it2[0:0] === 1'b1) ? temp_out_2_s_reg_760 : temp_out_2_fu_2063_p3);

assign temp_out_2_2_fu_2077_p3 = ((ap_reg_ppstg_sel_tmp21_reg_2945_pp6_it2[0:0] === 1'b1) ? grp_fu_1100_p2 : temp_out_1_s_reg_772);

assign temp_out_2_3_fu_2084_p3 = ((ap_reg_ppstg_sel_tmp22_reg_2951_pp6_it2[0:0] === 1'b1) ? temp_out_1_s_reg_772 : temp_out_2_2_fu_2077_p3);

assign temp_out_2_5_fu_2091_p3 = ((ap_reg_ppstg_sel_tmp22_reg_2951_pp6_it2[0:0] === 1'b1) ? grp_fu_1100_p2 : temp_out_2_4_reg_784);

assign temp_out_2_7_fu_2459_p3 = ((ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it15[0:0] === 1'b1) ? temp_out_2_1_s_reg_1010 : temp_out_2_14_reg_3187);

assign temp_out_2_8_fu_2465_p3 = ((ap_reg_ppstg_sel_tmp20_reg_3180_pp11_it15[0:0] === 1'b1) ? temp_out_2_1_s_reg_1010 : temp_out_2_7_fu_2459_p3);

assign temp_out_2_9_fu_2472_p3 = ((ap_reg_ppstg_sel_tmp19_reg_3174_pp11_it15[0:0] === 1'b1) ? temp_out_2_14_reg_3187 : temp_out_1_1_s_reg_1022);

assign temp_out_2_fu_2063_p3 = ((ap_reg_ppstg_sel_tmp21_reg_2945_pp6_it2[0:0] === 1'b1) ? temp_out_2_s_reg_760 : grp_fu_1100_p2);

assign tmp_24_fu_2514_p1 = j_3_i_i_i_reg_1057;

assign tmp_26_fu_2147_p1 = ap_reg_ppstg_j_4_i25_i_i_reg_831_pp8_it14;

assign tmp_31_fu_2577_p1 = ap_reg_ppstg_j_4_i_i_i_reg_1068_pp13_it3;

assign tmp_33_fu_2594_p1 = j7_0_i_reg_1080;

assign tmp_35_fu_1171_p1 = j_0_i_reg_311[1:0];

assign tmp_37_fu_2501_p4 = (ap_const_lv2_1 + tmp_43_fu_2491_p1);

assign tmp_43_fu_2491_p1 = j_3_i_i_i_reg_1057[1:0];

assign tran_mat_2_2_10_fu_1448_p3 = ((sel_tmp3_fu_1379_p2[0:0] === 1'b1) ? ret_2_fu_1389_p1 : tran_mat_2_2_31_reg_475);

assign tran_mat_2_2_11_fu_1456_p3 = ((sel_tmp5_fu_1384_p2[0:0] === 1'b1) ? tran_mat_2_2_31_reg_475 : tran_mat_2_2_10_fu_1448_p3);

assign tran_mat_2_2_13_fu_1464_p3 = ((sel_tmp5_fu_1384_p2[0:0] === 1'b1) ? ret_2_fu_1389_p1 : tran_mat_2_2_12_reg_487);

assign tran_mat_2_2_14_fu_1472_p3 = ((sel_tmp3_fu_1379_p2[0:0] === 1'b1) ? tran_mat_1_2_1_reg_427 : ret_2_fu_1389_p1);

assign tran_mat_2_2_15_fu_1480_p3 = ((sel_tmp5_fu_1384_p2[0:0] === 1'b1) ? tran_mat_1_2_1_reg_427 : tran_mat_2_2_14_fu_1472_p3);

assign tran_mat_2_2_16_fu_1488_p3 = ((sel_tmp3_fu_1379_p2[0:0] === 1'b1) ? ret_2_fu_1389_p1 : tran_mat_1_1_1_reg_439);

assign tran_mat_2_2_17_fu_1496_p3 = ((sel_tmp5_fu_1384_p2[0:0] === 1'b1) ? tran_mat_1_1_1_reg_439 : tran_mat_2_2_16_fu_1488_p3);

assign tran_mat_2_2_19_fu_1504_p3 = ((sel_tmp5_fu_1384_p2[0:0] === 1'b1) ? ret_2_fu_1389_p1 : tran_mat_2_2_33_reg_451);

assign tran_mat_2_2_20_fu_1517_p3 = ((sel_tmp6_fu_1512_p2[0:0] === 1'b1) ? tran_mat_2_2_1_reg_391 : tran_mat_2_2_3_fu_1400_p3);

assign tran_mat_2_2_21_fu_1538_p3 = ((sel_tmp6_fu_1512_p2[0:0] === 1'b1) ? tran_mat_2_1_1_reg_403 : tran_mat_2_2_5_fu_1416_p3);

assign tran_mat_2_2_22_fu_1546_p3 = ((sel_tmp7_fu_1525_p2[0:0] === 1'b1) ? tran_mat_2_1_1_reg_403 : tran_mat_2_2_21_fu_1538_p3);

assign tran_mat_2_2_23_fu_1554_p3 = ((sel_tmp6_fu_1512_p2[0:0] === 1'b1) ? tran_mat_2_2_6_reg_415 : tran_mat_2_2_7_fu_1424_p3);

assign tran_mat_2_2_24_fu_1562_p3 = ((sel_tmp7_fu_1525_p2[0:0] === 1'b1) ? tran_mat_2_2_6_reg_415 : tran_mat_2_2_23_fu_1554_p3);

assign tran_mat_2_2_25_fu_1570_p3 = ((sel_tmp6_fu_1512_p2[0:0] === 1'b1) ? tran_mat_2_2_15_fu_1480_p3 : tran_mat_1_2_1_reg_427);

assign tran_mat_2_2_26_fu_1578_p3 = ((sel_tmp7_fu_1525_p2[0:0] === 1'b1) ? tran_mat_1_2_1_reg_427 : tran_mat_2_2_25_fu_1570_p3);

assign tran_mat_2_2_27_fu_1586_p3 = ((sel_tmp6_fu_1512_p2[0:0] === 1'b1) ? tran_mat_2_2_17_fu_1496_p3 : tran_mat_1_1_1_reg_439);

assign tran_mat_2_2_28_fu_1594_p3 = ((sel_tmp7_fu_1525_p2[0:0] === 1'b1) ? tran_mat_1_1_1_reg_439 : tran_mat_2_2_27_fu_1586_p3);

assign tran_mat_2_2_29_fu_1602_p3 = ((sel_tmp6_fu_1512_p2[0:0] === 1'b1) ? tran_mat_2_2_19_fu_1504_p3 : tran_mat_2_2_33_reg_451);

assign tran_mat_2_2_2_fu_1530_p3 = ((sel_tmp7_fu_1525_p2[0:0] === 1'b1) ? tran_mat_2_2_1_reg_391 : tran_mat_2_2_20_fu_1517_p3);

assign tran_mat_2_2_30_fu_1610_p3 = ((sel_tmp7_fu_1525_p2[0:0] === 1'b1) ? tran_mat_2_2_33_reg_451 : tran_mat_2_2_29_fu_1602_p3);

assign tran_mat_2_2_34_fu_1618_p3 = ((sel_tmp7_fu_1525_p2[0:0] === 1'b1) ? tran_mat_2_2_9_fu_1440_p3 : tran_mat_2_2_18_reg_463);

assign tran_mat_2_2_35_fu_1626_p3 = ((sel_tmp7_fu_1525_p2[0:0] === 1'b1) ? tran_mat_2_2_11_fu_1456_p3 : tran_mat_2_2_31_reg_475);

assign tran_mat_2_2_36_fu_1634_p3 = ((sel_tmp7_fu_1525_p2[0:0] === 1'b1) ? tran_mat_2_2_13_fu_1464_p3 : tran_mat_2_2_12_reg_487);

assign tran_mat_2_2_3_fu_1400_p3 = ((sel_tmp5_fu_1384_p2[0:0] === 1'b1) ? tran_mat_2_2_1_reg_391 : tran_mat_2_2_fu_1392_p3);

assign tran_mat_2_2_4_fu_1408_p3 = ((sel_tmp3_fu_1379_p2[0:0] === 1'b1) ? ret_2_fu_1389_p1 : tran_mat_2_1_1_reg_403);

assign tran_mat_2_2_5_fu_1416_p3 = ((sel_tmp5_fu_1384_p2[0:0] === 1'b1) ? tran_mat_2_1_1_reg_403 : tran_mat_2_2_4_fu_1408_p3);

assign tran_mat_2_2_7_fu_1424_p3 = ((sel_tmp5_fu_1384_p2[0:0] === 1'b1) ? ret_2_fu_1389_p1 : tran_mat_2_2_6_reg_415);

assign tran_mat_2_2_8_fu_1432_p3 = ((sel_tmp3_fu_1379_p2[0:0] === 1'b1) ? tran_mat_2_2_18_reg_463 : ret_2_fu_1389_p1);

assign tran_mat_2_2_9_fu_1440_p3 = ((sel_tmp5_fu_1384_p2[0:0] === 1'b1) ? tran_mat_2_2_18_reg_463 : tran_mat_2_2_8_fu_1432_p3);

assign tran_mat_2_2_fu_1392_p3 = ((sel_tmp3_fu_1379_p2[0:0] === 1'b1) ? tran_mat_2_2_1_reg_391 : ret_2_fu_1389_p1);


endmodule //HLS_hmm

