[13:24:38.589] <TB2>     INFO: *** Welcome to pxar ***
[13:24:38.589] <TB2>     INFO: *** Today: 2016/07/13
[13:24:38.595] <TB2>     INFO: *** Version: b2a7-dirty
[13:24:38.595] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C15.dat
[13:24:38.596] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:24:38.596] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//defaultMaskFile.dat
[13:24:38.596] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters_C15.dat
[13:24:38.671] <TB2>     INFO:         clk: 4
[13:24:38.671] <TB2>     INFO:         ctr: 4
[13:24:38.671] <TB2>     INFO:         sda: 19
[13:24:38.671] <TB2>     INFO:         tin: 9
[13:24:38.671] <TB2>     INFO:         level: 15
[13:24:38.671] <TB2>     INFO:         triggerdelay: 0
[13:24:38.672] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:24:38.672] <TB2>     INFO: Log level: DEBUG
[13:24:38.677] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:24:38.685] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:24:38.688] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:24:38.691] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:24:40.245] <TB2>     INFO: DUT info: 
[13:24:40.245] <TB2>     INFO: The DUT currently contains the following objects:
[13:24:40.245] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:24:40.245] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:24:40.245] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:24:40.245] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:24:40.245] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.245] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.246] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:24:40.246] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:24:40.247] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:24:40.248] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:24:40.258] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31870976
[13:24:40.258] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x24c48d0
[13:24:40.258] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2299770
[13:24:40.258] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fdf45d94010
[13:24:40.258] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fdf4bfff510
[13:24:40.258] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31936512 fPxarMemory = 0x7fdf45d94010
[13:24:40.259] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[13:24:40.260] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 468.7mA
[13:24:40.260] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 23.2 C
[13:24:40.260] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:24:40.660] <TB2>     INFO: enter 'restricted' command line mode
[13:24:40.660] <TB2>     INFO: enter test to run
[13:24:40.661] <TB2>     INFO:   test: FPIXTest no parameter change
[13:24:40.661] <TB2>     INFO:   running: fpixtest
[13:24:40.661] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:24:40.663] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:24:40.663] <TB2>     INFO: ######################################################################
[13:24:40.663] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:24:40.663] <TB2>     INFO: ######################################################################
[13:24:40.667] <TB2>     INFO: ######################################################################
[13:24:40.667] <TB2>     INFO: PixTestPretest::doTest()
[13:24:40.667] <TB2>     INFO: ######################################################################
[13:24:40.670] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:40.670] <TB2>     INFO:    PixTestPretest::programROC() 
[13:24:40.670] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:58.688] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:24:58.688] <TB2>     INFO: IA differences per ROC:  15.3 18.5 18.5 19.3 17.7 17.7 20.1 18.5 16.9 18.5 16.9 18.5 18.5 17.7 16.1 18.5
[13:24:58.756] <TB2>     INFO:    ----------------------------------------------------------------------
[13:24:58.756] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:24:58.756] <TB2>     INFO:    ----------------------------------------------------------------------
[13:25:00.009] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.5 mA
[13:25:00.511] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.5 mA
[13:25:01.013] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.7 mA
[13:25:01.514] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.7 mA
[13:25:02.016] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.5 mA
[13:25:02.518] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.7 mA
[13:25:03.020] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.7 mA
[13:25:03.521] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.7 mA
[13:25:04.023] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.7 mA
[13:25:04.525] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.7 mA
[13:25:05.026] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.5 mA
[13:25:05.528] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.7 mA
[13:25:06.030] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.7 mA
[13:25:06.532] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.7 mA
[13:25:07.034] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.7 mA
[13:25:07.536] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.7 mA
[13:25:07.789] <TB2>     INFO: Idig [mA/ROC]: 2.5 2.5 1.7 1.7 2.5 1.7 1.7 1.7 1.7 1.7 2.5 1.7 1.7 1.7 1.7 1.7 
[13:25:07.789] <TB2>     INFO: Test took 9035 ms.
[13:25:07.789] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:25:07.821] <TB2>     INFO:    ----------------------------------------------------------------------
[13:25:07.821] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:25:07.821] <TB2>     INFO:    ----------------------------------------------------------------------
[13:25:07.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[13:25:08.027] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 20.6188 mA
[13:25:08.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  98 Ia 24.6187 mA
[13:25:08.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  95 Ia 24.6187 mA
[13:25:08.328] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  92 Ia 23.8187 mA
[13:25:08.429] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  93 Ia 23.8187 mA
[13:25:08.530] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  94 Ia 23.8187 mA
[13:25:08.630] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  95 Ia 24.6187 mA
[13:25:08.731] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  92 Ia 23.8187 mA
[13:25:08.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  93 Ia 23.8187 mA
[13:25:08.933] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  94 Ia 23.8187 mA
[13:25:09.034] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  95 Ia 24.6187 mA
[13:25:09.134] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  92 Ia 23.8187 mA
[13:25:09.236] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[13:25:09.337] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  79 Ia 23.8187 mA
[13:25:09.438] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  80 Ia 24.6187 mA
[13:25:09.539] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  77 Ia 23.8187 mA
[13:25:09.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  78 Ia 23.8187 mA
[13:25:09.740] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  79 Ia 23.8187 mA
[13:25:09.841] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  80 Ia 24.6187 mA
[13:25:09.942] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  77 Ia 23.8187 mA
[13:25:10.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  78 Ia 23.8187 mA
[13:25:10.143] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  79 Ia 23.8187 mA
[13:25:10.244] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  80 Ia 24.6187 mA
[13:25:10.344] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  77 Ia 23.8187 mA
[13:25:10.448] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[13:25:10.550] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[13:25:10.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 24.6187 mA
[13:25:10.751] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[13:25:10.852] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[13:25:10.952] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  79 Ia 23.8187 mA
[13:25:11.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  80 Ia 24.6187 mA
[13:25:11.154] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  77 Ia 23.8187 mA
[13:25:11.255] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  78 Ia 23.8187 mA
[13:25:11.356] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  79 Ia 23.8187 mA
[13:25:11.457] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  80 Ia 24.6187 mA
[13:25:11.557] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  77 Ia 23.8187 mA
[13:25:11.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.6187 mA
[13:25:11.759] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  75 Ia 23.8187 mA
[13:25:11.860] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  76 Ia 23.8187 mA
[13:25:11.961] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  77 Ia 24.6187 mA
[13:25:12.061] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  74 Ia 23.8187 mA
[13:25:12.162] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  75 Ia 23.8187 mA
[13:25:12.262] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  76 Ia 23.8187 mA
[13:25:12.363] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  77 Ia 24.6187 mA
[13:25:12.464] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  74 Ia 23.8187 mA
[13:25:12.565] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  75 Ia 23.8187 mA
[13:25:12.666] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  76 Ia 23.8187 mA
[13:25:12.767] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  77 Ia 23.8187 mA
[13:25:12.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.0188 mA
[13:25:12.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  84 Ia 24.6187 mA
[13:25:13.073] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  81 Ia 23.8187 mA
[13:25:13.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  82 Ia 23.8187 mA
[13:25:13.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  83 Ia 24.6187 mA
[13:25:13.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  80 Ia 23.8187 mA
[13:25:13.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  81 Ia 24.6187 mA
[13:25:13.576] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  78 Ia 23.0188 mA
[13:25:13.677] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  84 Ia 24.6187 mA
[13:25:13.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  81 Ia 23.8187 mA
[13:25:13.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  82 Ia 24.6187 mA
[13:25:13.979] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  79 Ia 23.8187 mA
[13:25:14.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.0188 mA
[13:25:14.182] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.6187 mA
[13:25:14.282] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  81 Ia 24.6187 mA
[13:25:14.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  78 Ia 23.8187 mA
[13:25:14.485] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  79 Ia 23.0188 mA
[13:25:14.586] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  85 Ia 25.4188 mA
[13:25:14.686] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  78 Ia 23.0188 mA
[13:25:14.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  84 Ia 24.6187 mA
[13:25:14.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  81 Ia 24.6187 mA
[13:25:14.988] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  78 Ia 23.0188 mA
[13:25:15.089] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  84 Ia 24.6187 mA
[13:25:15.190] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  81 Ia 23.8187 mA
[13:25:15.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 25.4188 mA
[13:25:15.392] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  71 Ia 24.6187 mA
[13:25:15.493] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  68 Ia 23.8187 mA
[13:25:15.593] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  69 Ia 23.8187 mA
[13:25:15.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  70 Ia 23.8187 mA
[13:25:15.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  71 Ia 23.8187 mA
[13:25:15.895] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  72 Ia 23.8187 mA
[13:25:15.996] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  73 Ia 23.8187 mA
[13:25:16.097] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  74 Ia 24.6187 mA
[13:25:16.197] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  71 Ia 23.8187 mA
[13:25:16.298] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  72 Ia 23.8187 mA
[13:25:16.399] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  73 Ia 24.6187 mA
[13:25:16.500] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[13:25:16.601] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  79 Ia 24.6187 mA
[13:25:16.702] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  76 Ia 23.8187 mA
[13:25:16.803] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  77 Ia 23.8187 mA
[13:25:16.903] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  78 Ia 23.8187 mA
[13:25:17.004] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  79 Ia 24.6187 mA
[13:25:17.104] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  76 Ia 23.8187 mA
[13:25:17.205] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  77 Ia 23.8187 mA
[13:25:17.305] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  78 Ia 23.8187 mA
[13:25:17.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  79 Ia 24.6187 mA
[13:25:17.507] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  76 Ia 23.8187 mA
[13:25:17.607] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  77 Ia 23.8187 mA
[13:25:17.709] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.4188 mA
[13:25:17.809] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  94 Ia 25.4188 mA
[13:25:17.910] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  87 Ia 23.8187 mA
[13:25:18.011] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  88 Ia 24.6187 mA
[13:25:18.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  85 Ia 23.8187 mA
[13:25:18.212] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  86 Ia 23.8187 mA
[13:25:18.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  87 Ia 24.6187 mA
[13:25:18.414] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  84 Ia 23.8187 mA
[13:25:18.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  85 Ia 23.8187 mA
[13:25:18.616] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  86 Ia 23.8187 mA
[13:25:18.717] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  87 Ia 23.8187 mA
[13:25:18.817] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  88 Ia 23.8187 mA
[13:25:18.919] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.6187 mA
[13:25:19.020] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  75 Ia 23.8187 mA
[13:25:19.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  76 Ia 23.8187 mA
[13:25:19.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  77 Ia 23.8187 mA
[13:25:19.322] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  78 Ia 23.8187 mA
[13:25:19.422] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  79 Ia 23.8187 mA
[13:25:19.523] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  80 Ia 24.6187 mA
[13:25:19.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  77 Ia 23.8187 mA
[13:25:19.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  78 Ia 23.8187 mA
[13:25:19.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  79 Ia 23.8187 mA
[13:25:19.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  80 Ia 25.4188 mA
[13:25:20.027] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  73 Ia 23.0188 mA
[13:25:20.128] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.2188 mA
[13:25:20.229] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 24.6187 mA
[13:25:20.330] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  86 Ia 24.6187 mA
[13:25:20.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  83 Ia 23.8187 mA
[13:25:20.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  84 Ia 23.8187 mA
[13:25:20.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  85 Ia 23.8187 mA
[13:25:20.732] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  86 Ia 24.6187 mA
[13:25:20.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  83 Ia 24.6187 mA
[13:25:20.934] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  80 Ia 23.0188 mA
[13:25:21.037] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  86 Ia 24.6187 mA
[13:25:21.137] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  83 Ia 23.8187 mA
[13:25:21.238] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  84 Ia 23.8187 mA
[13:25:21.339] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[13:25:21.440] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  79 Ia 23.8187 mA
[13:25:21.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  80 Ia 24.6187 mA
[13:25:21.641] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  77 Ia 23.8187 mA
[13:25:21.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  78 Ia 23.8187 mA
[13:25:21.842] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  79 Ia 23.8187 mA
[13:25:21.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  80 Ia 24.6187 mA
[13:25:22.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  77 Ia 23.8187 mA
[13:25:22.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  78 Ia 23.8187 mA
[13:25:22.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  79 Ia 23.8187 mA
[13:25:22.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  80 Ia 24.6187 mA
[13:25:22.446] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  77 Ia 23.8187 mA
[13:25:22.548] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.8187 mA
[13:25:22.648] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  79 Ia 23.8187 mA
[13:25:22.749] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  80 Ia 24.6187 mA
[13:25:22.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  77 Ia 23.0188 mA
[13:25:22.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  83 Ia 24.6187 mA
[13:25:23.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  80 Ia 24.6187 mA
[13:25:23.152] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  77 Ia 23.8187 mA
[13:25:23.253] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  78 Ia 23.8187 mA
[13:25:23.353] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  79 Ia 23.8187 mA
[13:25:23.454] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  80 Ia 24.6187 mA
[13:25:23.554] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  77 Ia 23.8187 mA
[13:25:23.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  78 Ia 23.8187 mA
[13:25:23.756] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[13:25:23.857] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 24.6187 mA
[13:25:23.958] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  81 Ia 23.8187 mA
[13:25:24.059] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  82 Ia 23.8187 mA
[13:25:24.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 24.6187 mA
[13:25:24.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  80 Ia 23.8187 mA
[13:25:24.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  81 Ia 23.8187 mA
[13:25:24.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  82 Ia 24.6187 mA
[13:25:24.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  79 Ia 23.0188 mA
[13:25:24.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  85 Ia 24.6187 mA
[13:25:24.763] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  82 Ia 23.8187 mA
[13:25:24.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  83 Ia 24.6187 mA
[13:25:24.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.4188 mA
[13:25:25.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  94 Ia 24.6187 mA
[13:25:25.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  91 Ia 23.8187 mA
[13:25:25.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  92 Ia 24.6187 mA
[13:25:25.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  89 Ia 23.8187 mA
[13:25:25.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  90 Ia 23.8187 mA
[13:25:25.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  91 Ia 24.6187 mA
[13:25:25.671] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  88 Ia 23.8187 mA
[13:25:25.772] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  89 Ia 23.8187 mA
[13:25:25.873] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  90 Ia 23.8187 mA
[13:25:25.973] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  91 Ia 23.8187 mA
[13:25:26.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  92 Ia 24.6187 mA
[13:25:26.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.0188 mA
[13:25:26.275] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  84 Ia 25.4188 mA
[13:25:26.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  77 Ia 23.0188 mA
[13:25:26.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  83 Ia 24.6187 mA
[13:25:26.577] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  80 Ia 24.6187 mA
[13:25:26.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  77 Ia 23.0188 mA
[13:25:26.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  83 Ia 24.6187 mA
[13:25:26.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  80 Ia 23.8187 mA
[13:25:26.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  81 Ia 23.8187 mA
[13:25:27.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  82 Ia 24.6187 mA
[13:25:27.182] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  79 Ia 23.8187 mA
[13:25:27.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  80 Ia 23.8187 mA
[13:25:27.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  92
[13:25:27.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  77
[13:25:27.310] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  77
[13:25:27.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  77
[13:25:27.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  79
[13:25:27.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  81
[13:25:27.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  73
[13:25:27.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  77
[13:25:27.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  88
[13:25:27.311] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  73
[13:25:27.312] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  84
[13:25:27.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  77
[13:25:27.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[13:25:27.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  83
[13:25:27.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  92
[13:25:27.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  80
[13:25:29.138] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 380.2 mA = 23.7625 mA/ROC
[13:25:29.138] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  20.1  18.4  19.3  19.3  19.3  19.3  17.6  19.3  19.3  18.4  19.3  20.1  19.3
[13:25:29.175] <TB2>     INFO:    ----------------------------------------------------------------------
[13:25:29.175] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:25:29.175] <TB2>     INFO:    ----------------------------------------------------------------------
[13:25:29.312] <TB2>     INFO: Expecting 231680 events.
[13:25:37.452] <TB2>     INFO: 231680 events read in total (7423ms).
[13:25:37.603] <TB2>     INFO: Test took 8425ms.
[13:25:37.805] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 81 and Delta(CalDel) = 62
[13:25:37.810] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:25:37.814] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 60
[13:25:37.817] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 100 and Delta(CalDel) = 64
[13:25:37.821] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 88 and Delta(CalDel) = 61
[13:25:37.825] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 77 and Delta(CalDel) = 64
[13:25:37.828] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 95 and Delta(CalDel) = 61
[13:25:37.832] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 90 and Delta(CalDel) = 63
[13:25:37.836] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 95 and Delta(CalDel) = 58
[13:25:37.839] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:25:37.842] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 90 and Delta(CalDel) = 57
[13:25:37.846] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:25:37.849] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 88 and Delta(CalDel) = 60
[13:25:37.853] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 113 and Delta(CalDel) = 63
[13:25:37.857] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 125 and Delta(CalDel) = 55
[13:25:37.860] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 100 and Delta(CalDel) = 59
[13:25:37.902] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:25:37.938] <TB2>     INFO:    ----------------------------------------------------------------------
[13:25:37.938] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:25:37.938] <TB2>     INFO:    ----------------------------------------------------------------------
[13:25:38.076] <TB2>     INFO: Expecting 231680 events.
[13:25:46.378] <TB2>     INFO: 231680 events read in total (7587ms).
[13:25:46.384] <TB2>     INFO: Test took 8440ms.
[13:25:46.407] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:25:46.682] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[13:25:46.686] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 30.5
[13:25:46.689] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 32.5
[13:25:46.693] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[13:25:46.696] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 156 +/- 31.5
[13:25:46.701] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:25:46.704] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 32
[13:25:46.708] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 29
[13:25:46.715] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 117 +/- 29
[13:25:46.718] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 109 +/- 29.5
[13:25:46.722] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 28
[13:25:46.725] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[13:25:46.732] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 31
[13:25:46.735] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 110 +/- 29.5
[13:25:46.739] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 28.5
[13:25:46.772] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:25:46.772] <TB2>     INFO: CalDel:      143   142   132   146   133   156   144   139   117   117   109   118   126   134   110   118
[13:25:46.772] <TB2>     INFO: VthrComp:     51    51    51    52    51    51    51    51    51    51    51    51    51    53    51    51
[13:25:46.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C0.dat
[13:25:46.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C1.dat
[13:25:46.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C2.dat
[13:25:46.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C3.dat
[13:25:46.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C4.dat
[13:25:46.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C5.dat
[13:25:46.778] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C6.dat
[13:25:46.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C7.dat
[13:25:46.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C8.dat
[13:25:46.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C9.dat
[13:25:46.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C10.dat
[13:25:46.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C11.dat
[13:25:46.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C12.dat
[13:25:46.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C13.dat
[13:25:46.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C14.dat
[13:25:46.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters_C15.dat
[13:25:46.780] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:25:46.780] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:25:46.780] <TB2>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:25:46.780] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:25:46.867] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:25:46.867] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:25:46.867] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:25:46.867] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:25:46.869] <TB2>     INFO: ######################################################################
[13:25:46.869] <TB2>     INFO: PixTestTiming::doTest()
[13:25:46.869] <TB2>     INFO: ######################################################################
[13:25:46.870] <TB2>     INFO:    ----------------------------------------------------------------------
[13:25:46.870] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:25:46.870] <TB2>     INFO:    ----------------------------------------------------------------------
[13:25:46.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:25:48.766] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:25:51.040] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:25:53.312] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:25:55.591] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:25:57.865] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:26:00.138] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:26:02.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:26:04.684] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:26:06.203] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:26:07.722] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:26:09.242] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:26:10.761] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:26:12.281] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:26:13.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:26:15.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:26:16.840] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:26:18.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:26:19.880] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:26:21.399] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:26:22.919] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:26:24.439] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:26:25.958] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:26:27.479] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:26:28.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:26:30.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:26:32.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:26:33.566] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:26:35.090] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:26:36.612] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:26:38.134] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:26:39.655] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:26:41.177] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:26:42.698] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:26:44.218] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:26:45.738] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:26:47.258] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:26:48.779] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:26:50.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:26:51.820] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:26:53.340] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:26:55.613] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:26:57.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:27:00.158] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:27:02.432] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:27:04.704] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:27:06.977] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:27:09.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:27:11.523] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:27:13.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:27:16.069] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:27:18.347] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:27:20.619] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:27:22.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:27:25.165] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:27:27.438] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:27:29.710] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:27:31.229] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:27:33.503] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:27:35.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:27:38.049] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:27:40.322] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:27:42.594] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:27:44.867] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:27:47.140] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:27:49.413] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:27:51.689] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:27:53.962] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:27:56.236] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:27:58.509] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:28:00.787] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:28:03.059] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:28:05.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:28:06.852] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:28:08.371] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:28:09.891] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:28:11.410] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:28:12.929] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:28:14.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:28:15.968] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:28:17.487] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:28:19.006] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:28:20.526] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:28:22.045] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:28:23.566] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:28:25.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:28:26.605] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:28:28.125] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:28:29.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:28:31.168] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:28:32.690] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:28:34.213] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:28:35.734] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:28:37.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:28:38.777] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:28:40.299] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:28:41.821] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:28:43.342] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:28:44.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:28:46.383] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:28:47.904] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:28:49.425] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:28:50.945] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:28:52.465] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:28:53.989] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:28:56.264] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:28:58.540] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:29:00.813] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:29:03.086] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:29:05.359] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:29:07.632] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:29:09.906] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:29:12.179] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:29:14.451] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:29:16.726] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:29:18.999] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:29:21.271] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:29:23.544] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:29:25.817] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:29:28.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:29:30.364] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:29:32.637] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:29:34.910] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:29:37.184] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:29:39.456] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:29:41.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:29:44.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:29:46.275] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:29:48.933] <TB2>     INFO: TBM Phase Settings: 208
[13:29:48.933] <TB2>     INFO: 400MHz Phase: 4
[13:29:48.933] <TB2>     INFO: 160MHz Phase: 6
[13:29:48.933] <TB2>     INFO: Functional Phase Area: 4
[13:29:48.938] <TB2>     INFO: Test took 242068 ms.
[13:29:48.938] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:29:48.938] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:48.938] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:29:48.938] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:48.938] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:29:50.081] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:29:51.601] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:29:53.120] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:29:54.641] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:29:56.162] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:29:57.682] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:29:59.203] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:30:00.723] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:30:02.243] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:30:03.762] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:30:05.283] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:30:06.802] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:30:08.322] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:30:09.841] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:30:11.361] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:30:12.881] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:30:14.400] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:30:16.674] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:30:18.949] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:30:21.222] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:30:23.496] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:30:25.769] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:30:27.289] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:30:28.809] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:30:30.328] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:30:32.601] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:30:34.874] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:30:37.147] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:30:39.423] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:30:41.699] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:30:43.220] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:30:44.740] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:30:46.260] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:30:48.534] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:30:50.807] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:30:53.080] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:30:55.353] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:30:57.626] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:30:59.145] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:31:00.665] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:31:02.185] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:31:03.705] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:31:05.225] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:31:06.747] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:31:08.266] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:31:09.786] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:31:11.306] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:31:12.826] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:31:14.347] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:31:15.869] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:31:17.389] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:31:18.909] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:31:20.429] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:31:21.949] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:31:23.469] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:31:24.989] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:31:26.509] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:31:28.030] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:31:29.550] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:31:31.069] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:31:32.590] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:31:34.110] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:31:35.630] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:31:37.533] <TB2>     INFO: ROC Delay Settings: 219
[13:31:37.533] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:31:37.533] <TB2>     INFO: ROC Port 0 Delay: 3
[13:31:37.533] <TB2>     INFO: ROC Port 1 Delay: 3
[13:31:37.533] <TB2>     INFO: Functional ROC Area: 3
[13:31:37.535] <TB2>     INFO: Test took 108597 ms.
[13:31:37.535] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:31:37.536] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:37.536] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:31:37.536] <TB2>     INFO:    ----------------------------------------------------------------------
[13:31:38.675] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 
[13:31:38.675] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:31:38.675] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 40c8 40c8 40c8 40c9 40c8 40c8 40c9 40c8 e022 c000 a103 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[13:31:38.675] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:31:53.485] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:53.485] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:32:07.614] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:07.614] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:32:21.882] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:21.882] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:32:36.230] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:36.230] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:32:50.575] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:50.575] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:33:04.884] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:04.885] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:33:19.170] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:19.170] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:33:33.484] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:33.484] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:33:47.747] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:33:47.747] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:34:02.265] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:02.645] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:02.658] <TB2>     INFO: Decoding statistics:
[13:34:02.658] <TB2>     INFO:   General information:
[13:34:02.658] <TB2>     INFO: 	 16bit words read:         240000000
[13:34:02.658] <TB2>     INFO: 	 valid events total:       20000000
[13:34:02.658] <TB2>     INFO: 	 empty events:             20000000
[13:34:02.658] <TB2>     INFO: 	 valid events with pixels: 0
[13:34:02.658] <TB2>     INFO: 	 valid pixel hits:         0
[13:34:02.658] <TB2>     INFO:   Event errors: 	           0
[13:34:02.658] <TB2>     INFO: 	 start marker:             0
[13:34:02.658] <TB2>     INFO: 	 stop marker:              0
[13:34:02.658] <TB2>     INFO: 	 overflow:                 0
[13:34:02.658] <TB2>     INFO: 	 invalid 5bit words:       0
[13:34:02.658] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:34:02.658] <TB2>     INFO:   TBM errors: 		           0
[13:34:02.658] <TB2>     INFO: 	 flawed TBM headers:       0
[13:34:02.658] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:34:02.658] <TB2>     INFO: 	 event ID mismatches:      0
[13:34:02.658] <TB2>     INFO:   ROC errors: 		           0
[13:34:02.658] <TB2>     INFO: 	 missing ROC header(s):    0
[13:34:02.658] <TB2>     INFO: 	 misplaced readback start: 0
[13:34:02.659] <TB2>     INFO:   Pixel decoding errors:	   0
[13:34:02.659] <TB2>     INFO: 	 pixel data incomplete:    0
[13:34:02.659] <TB2>     INFO: 	 pixel address:            0
[13:34:02.659] <TB2>     INFO: 	 pulse height fill bit:    0
[13:34:02.659] <TB2>     INFO: 	 buffer corruption:        0
[13:34:02.659] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:02.659] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:34:02.659] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:02.659] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:02.659] <TB2>     INFO:    Read back bit status: 1
[13:34:02.659] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:02.659] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:02.659] <TB2>     INFO:    Timings are good!
[13:34:02.659] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:02.659] <TB2>     INFO: Test took 145123 ms.
[13:34:02.659] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:34:02.659] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:34:02.659] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:34:02.659] <TB2>     INFO: PixTestTiming::doTest took 495792 ms.
[13:34:02.659] <TB2>     INFO: PixTestTiming::doTest() done
[13:34:02.659] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:34:02.659] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:34:02.659] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:34:02.660] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:34:02.660] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:34:02.660] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:34:02.660] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:34:03.013] <TB2>     INFO: ######################################################################
[13:34:03.013] <TB2>     INFO: PixTestAlive::doTest()
[13:34:03.013] <TB2>     INFO: ######################################################################
[13:34:03.017] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:03.017] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:03.017] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:03.018] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:03.361] <TB2>     INFO: Expecting 41600 events.
[13:34:07.490] <TB2>     INFO: 41600 events read in total (3414ms).
[13:34:07.491] <TB2>     INFO: Test took 4473ms.
[13:34:07.499] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:07.499] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66414
[13:34:07.499] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:34:07.872] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:34:07.872] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1   91   48    6    0    0    0    0    0
[13:34:07.872] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1  111   50    9    0    0    0    0    0
[13:34:07.877] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:07.877] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:07.877] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:07.878] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:08.223] <TB2>     INFO: Expecting 41600 events.
[13:34:11.198] <TB2>     INFO: 41600 events read in total (2260ms).
[13:34:11.198] <TB2>     INFO: Test took 3320ms.
[13:34:11.198] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:11.198] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:34:11.198] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:34:11.199] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:34:11.605] <TB2>     INFO: PixTestAlive::maskTest() done
[13:34:11.605] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:11.608] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:11.608] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:34:11.608] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:11.609] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:34:11.954] <TB2>     INFO: Expecting 41600 events.
[13:34:16.066] <TB2>     INFO: 41600 events read in total (3397ms).
[13:34:16.066] <TB2>     INFO: Test took 4457ms.
[13:34:16.074] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:16.074] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66417
[13:34:16.074] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:34:16.450] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:34:16.450] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:34:16.450] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:34:16.450] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:34:16.461] <TB2>     INFO: ######################################################################
[13:34:16.461] <TB2>     INFO: PixTestTrim::doTest()
[13:34:16.461] <TB2>     INFO: ######################################################################
[13:34:16.466] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:16.466] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:34:16.466] <TB2>     INFO:    ----------------------------------------------------------------------
[13:34:16.543] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:34:16.543] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:34:16.684] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:34:16.684] <TB2>     INFO:     run 1 of 1
[13:34:16.684] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:17.027] <TB2>     INFO: Expecting 5025280 events.
[13:35:02.876] <TB2>     INFO: 1425328 events read in total (45134ms).
[13:35:47.545] <TB2>     INFO: 2831568 events read in total (89803ms).
[13:36:32.634] <TB2>     INFO: 4243624 events read in total (134892ms).
[13:36:57.534] <TB2>     INFO: 5025280 events read in total (159792ms).
[13:36:57.578] <TB2>     INFO: Test took 160894ms.
[13:36:57.637] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:57.756] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:36:59.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:00.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:01.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:03.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:04.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:05.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:07.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:08.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:09.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:10.984] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:12.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:13.753] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:15.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:16.485] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:17.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:19.287] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 230490112
[13:37:19.290] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.8133 minThrLimit = 81.8075 minThrNLimit = 101.21 -> result = 81.8133 -> 81
[13:37:19.290] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.1546 minThrLimit = 82.1046 minThrNLimit = 102.67 -> result = 82.1546 -> 82
[13:37:19.290] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6903 minThrLimit = 90.6291 minThrNLimit = 115.63 -> result = 90.6903 -> 90
[13:37:19.291] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5319 minThrLimit = 99.51 minThrNLimit = 121.409 -> result = 99.5319 -> 99
[13:37:19.291] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6572 minThrLimit = 89.5712 minThrNLimit = 112.978 -> result = 89.6572 -> 89
[13:37:19.292] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4422 minThrLimit = 85.3375 minThrNLimit = 105.424 -> result = 85.4422 -> 85
[13:37:19.292] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.735 minThrLimit = 87.7264 minThrNLimit = 107.951 -> result = 87.735 -> 87
[13:37:19.292] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7656 minThrLimit = 94.7636 minThrNLimit = 114.953 -> result = 94.7656 -> 94
[13:37:19.293] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0531 minThrLimit = 96.9535 minThrNLimit = 122.984 -> result = 97.0531 -> 97
[13:37:19.293] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4007 minThrLimit = 92.307 minThrNLimit = 113.722 -> result = 92.4007 -> 92
[13:37:19.294] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2089 minThrLimit = 97.1731 minThrNLimit = 122.019 -> result = 97.2089 -> 97
[13:37:19.294] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9406 minThrLimit = 95.9308 minThrNLimit = 120.205 -> result = 95.9406 -> 95
[13:37:19.295] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.6686 minThrLimit = 89.6541 minThrNLimit = 113.809 -> result = 89.6686 -> 89
[13:37:19.295] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8155 minThrLimit = 95.7352 minThrNLimit = 117.337 -> result = 95.8155 -> 95
[13:37:19.296] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.012 minThrLimit = 105.005 minThrNLimit = 131.795 -> result = 105.012 -> 105
[13:37:19.296] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.9988 minThrLimit = 87.9897 minThrNLimit = 112.117 -> result = 87.9988 -> 87
[13:37:19.296] <TB2>     INFO: ROC 0 VthrComp = 81
[13:37:19.296] <TB2>     INFO: ROC 1 VthrComp = 82
[13:37:19.296] <TB2>     INFO: ROC 2 VthrComp = 90
[13:37:19.296] <TB2>     INFO: ROC 3 VthrComp = 99
[13:37:19.296] <TB2>     INFO: ROC 4 VthrComp = 89
[13:37:19.297] <TB2>     INFO: ROC 5 VthrComp = 85
[13:37:19.297] <TB2>     INFO: ROC 6 VthrComp = 87
[13:37:19.297] <TB2>     INFO: ROC 7 VthrComp = 94
[13:37:19.297] <TB2>     INFO: ROC 8 VthrComp = 97
[13:37:19.297] <TB2>     INFO: ROC 9 VthrComp = 92
[13:37:19.297] <TB2>     INFO: ROC 10 VthrComp = 97
[13:37:19.297] <TB2>     INFO: ROC 11 VthrComp = 95
[13:37:19.298] <TB2>     INFO: ROC 12 VthrComp = 89
[13:37:19.298] <TB2>     INFO: ROC 13 VthrComp = 95
[13:37:19.298] <TB2>     INFO: ROC 14 VthrComp = 105
[13:37:19.298] <TB2>     INFO: ROC 15 VthrComp = 87
[13:37:19.298] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:37:19.298] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:37:19.313] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:37:19.313] <TB2>     INFO:     run 1 of 1
[13:37:19.314] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:19.656] <TB2>     INFO: Expecting 5025280 events.
[13:37:55.744] <TB2>     INFO: 890384 events read in total (35373ms).
[13:38:31.248] <TB2>     INFO: 1778168 events read in total (70877ms).
[13:39:07.000] <TB2>     INFO: 2664856 events read in total (106630ms).
[13:39:42.387] <TB2>     INFO: 3542288 events read in total (142016ms).
[13:40:18.095] <TB2>     INFO: 4414616 events read in total (177724ms).
[13:40:43.024] <TB2>     INFO: 5025280 events read in total (202653ms).
[13:40:43.101] <TB2>     INFO: Test took 203788ms.
[13:40:43.281] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:43.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:45.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:46.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:48.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:50.127] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:51.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:53.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:55.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:56.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:58.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:00.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:02.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:03.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:05.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:07.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:08.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:10.205] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255610880
[13:41:10.208] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 61.124 for pixel 0/79 mean/min/max = 47.0233/32.8695/61.1771
[13:41:10.209] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.1927 for pixel 0/61 mean/min/max = 44.7659/32.3199/57.2119
[13:41:10.209] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 55.3827 for pixel 0/4 mean/min/max = 44.781/34.168/55.394
[13:41:10.210] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 63.228 for pixel 0/15 mean/min/max = 47.4572/31.5924/63.3219
[13:41:10.210] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.3248 for pixel 2/6 mean/min/max = 45.4744/34.5991/56.3497
[13:41:10.210] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.4976 for pixel 49/0 mean/min/max = 45.6897/31.8093/59.57
[13:41:10.210] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.2255 for pixel 23/32 mean/min/max = 44.8831/32.3461/57.4201
[13:41:10.211] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 62.1308 for pixel 51/26 mean/min/max = 46.5356/30.6119/62.4594
[13:41:10.211] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 74.8298 for pixel 0/78 mean/min/max = 47.8174/20.4716/75.1632
[13:41:10.211] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 70.7524 for pixel 36/1 mean/min/max = 47.6356/23.9005/71.3707
[13:41:10.212] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 64.1565 for pixel 5/1 mean/min/max = 45.7832/27.0896/64.4768
[13:41:10.212] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 62.1201 for pixel 13/6 mean/min/max = 46.441/30.6579/62.2241
[13:41:10.212] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.087 for pixel 2/3 mean/min/max = 45.5406/33.9286/57.1526
[13:41:10.213] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 61.3706 for pixel 2/22 mean/min/max = 46.6623/31.8007/61.5238
[13:41:10.213] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.0604 for pixel 10/2 mean/min/max = 46.2858/34.2367/58.3348
[13:41:10.213] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.8849 for pixel 11/33 mean/min/max = 43.9844/33.0665/54.9023
[13:41:10.214] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:41:10.346] <TB2>     INFO: Expecting 411648 events.
[13:41:18.047] <TB2>     INFO: 411648 events read in total (6986ms).
[13:41:18.053] <TB2>     INFO: Expecting 411648 events.
[13:41:25.675] <TB2>     INFO: 411648 events read in total (6954ms).
[13:41:25.684] <TB2>     INFO: Expecting 411648 events.
[13:41:33.307] <TB2>     INFO: 411648 events read in total (6959ms).
[13:41:33.317] <TB2>     INFO: Expecting 411648 events.
[13:41:40.889] <TB2>     INFO: 411648 events read in total (6914ms).
[13:41:40.902] <TB2>     INFO: Expecting 411648 events.
[13:41:48.608] <TB2>     INFO: 411648 events read in total (7046ms).
[13:41:48.623] <TB2>     INFO: Expecting 411648 events.
[13:41:56.239] <TB2>     INFO: 411648 events read in total (6961ms).
[13:41:56.256] <TB2>     INFO: Expecting 411648 events.
[13:42:03.888] <TB2>     INFO: 411648 events read in total (6967ms).
[13:42:03.907] <TB2>     INFO: Expecting 411648 events.
[13:42:11.438] <TB2>     INFO: 411648 events read in total (6879ms).
[13:42:11.458] <TB2>     INFO: Expecting 411648 events.
[13:42:19.060] <TB2>     INFO: 411648 events read in total (6940ms).
[13:42:19.083] <TB2>     INFO: Expecting 411648 events.
[13:42:26.733] <TB2>     INFO: 411648 events read in total (6996ms).
[13:42:26.758] <TB2>     INFO: Expecting 411648 events.
[13:42:34.409] <TB2>     INFO: 411648 events read in total (7001ms).
[13:42:34.436] <TB2>     INFO: Expecting 411648 events.
[13:42:42.105] <TB2>     INFO: 411648 events read in total (7022ms).
[13:42:42.137] <TB2>     INFO: Expecting 411648 events.
[13:42:49.802] <TB2>     INFO: 411648 events read in total (7028ms).
[13:42:49.836] <TB2>     INFO: Expecting 411648 events.
[13:42:57.521] <TB2>     INFO: 411648 events read in total (7054ms).
[13:42:57.556] <TB2>     INFO: Expecting 411648 events.
[13:43:05.235] <TB2>     INFO: 411648 events read in total (7044ms).
[13:43:05.274] <TB2>     INFO: Expecting 411648 events.
[13:43:12.959] <TB2>     INFO: 411648 events read in total (7056ms).
[13:43:12.000] <TB2>     INFO: Test took 122786ms.
[13:43:13.479] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5646 < 35 for itrim+1 = 107; old thr = 34.665 ... break
[13:43:13.507] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0357 < 35 for itrim = 96; old thr = 33.6687 ... break
[13:43:13.543] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4835 < 35 for itrim+1 = 98; old thr = 34.9644 ... break
[13:43:13.568] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3753 < 35 for itrim = 109; old thr = 33.1398 ... break
[13:43:13.608] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4421 < 35 for itrim = 102; old thr = 33.7215 ... break
[13:43:13.627] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3975 < 35 for itrim+1 = 83; old thr = 34.9212 ... break
[13:43:13.664] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9206 < 35 for itrim+1 = 96; old thr = 34.7294 ... break
[13:43:13.674] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0479 < 35 for itrim+1 = 82; old thr = 34.6249 ... break
[13:43:13.686] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8162 < 35 for itrim = 122; old thr = 32.4966 ... break
[13:43:13.705] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4813 < 35 for itrim = 119; old thr = 33.8251 ... break
[13:43:13.726] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6549 < 35 for itrim = 110; old thr = 34.0027 ... break
[13:43:13.763] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5353 < 35 for itrim = 118; old thr = 33.8227 ... break
[13:43:13.802] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2208 < 35 for itrim = 113; old thr = 34.5814 ... break
[13:43:13.838] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.079 < 35 for itrim = 115; old thr = 34.5674 ... break
[13:43:13.871] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7977 < 35 for itrim+1 = 115; old thr = 34.7807 ... break
[13:43:13.916] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4547 < 35 for itrim+1 = 109; old thr = 34.9057 ... break
[13:43:13.993] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:43:14.003] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:43:14.003] <TB2>     INFO:     run 1 of 1
[13:43:14.004] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:14.346] <TB2>     INFO: Expecting 5025280 events.
[13:43:48.970] <TB2>     INFO: 873584 events read in total (33909ms).
[13:44:24.231] <TB2>     INFO: 1743288 events read in total (69170ms).
[13:44:59.637] <TB2>     INFO: 2612216 events read in total (104576ms).
[13:45:34.871] <TB2>     INFO: 3470816 events read in total (139810ms).
[13:46:10.287] <TB2>     INFO: 4325112 events read in total (175227ms).
[13:46:39.286] <TB2>     INFO: 5025280 events read in total (204225ms).
[13:46:39.373] <TB2>     INFO: Test took 205370ms.
[13:46:39.562] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:46:39.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:46:41.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:46:43.123] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:46:44.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:46:46.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:47.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:49.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:51.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:52.960] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:54.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:56.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:58.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:59.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:01.231] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:02.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:04.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:05.963] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269152256
[13:47:05.965] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.522195 .. 136.826232
[13:47:06.039] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 146 (-1/-1) hits flags = 528 (plus default)
[13:47:06.050] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:06.050] <TB2>     INFO:     run 1 of 1
[13:47:06.050] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:06.393] <TB2>     INFO: Expecting 4892160 events.
[13:47:42.759] <TB2>     INFO: 885592 events read in total (35651ms).
[13:48:18.447] <TB2>     INFO: 1771888 events read in total (71339ms).
[13:48:54.229] <TB2>     INFO: 2658328 events read in total (107121ms).
[13:49:28.025] <TB2>     INFO: 3542920 events read in total (140917ms).
[13:50:03.639] <TB2>     INFO: 4424656 events read in total (176531ms).
[13:50:22.657] <TB2>     INFO: 4892160 events read in total (195549ms).
[13:50:22.721] <TB2>     INFO: Test took 196671ms.
[13:50:22.884] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:23.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:24.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:26.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:27.882] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:29.478] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:31.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:32.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:34.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:35.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:37.610] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:39.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:40.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:42.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:44.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:45.661] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:47.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:48.803] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 415768576
[13:50:48.886] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.172143 .. 97.836364
[13:50:48.962] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 107 (-1/-1) hits flags = 528 (plus default)
[13:50:48.972] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:48.972] <TB2>     INFO:     run 1 of 1
[13:50:48.973] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:49.317] <TB2>     INFO: Expecting 3328000 events.
[13:51:26.168] <TB2>     INFO: 905072 events read in total (36124ms).
[13:52:02.424] <TB2>     INFO: 1810032 events read in total (72380ms).
[13:52:38.691] <TB2>     INFO: 2714216 events read in total (108647ms).
[13:53:03.306] <TB2>     INFO: 3328000 events read in total (133262ms).
[13:53:03.367] <TB2>     INFO: Test took 134394ms.
[13:53:03.487] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:03.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:05.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:06.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:07.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:09.275] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:10.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:12.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:13.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:14.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:16.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:17.463] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:18.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:20.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:21.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:22.923] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:24.293] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:25.656] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 242282496
[13:53:25.737] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.305238 .. 80.142666
[13:53:25.812] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 90 (-1/-1) hits flags = 528 (plus default)
[13:53:25.822] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:25.822] <TB2>     INFO:     run 1 of 1
[13:53:25.822] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:26.165] <TB2>     INFO: Expecting 2595840 events.
[13:54:02.943] <TB2>     INFO: 914576 events read in total (36063ms).
[13:54:39.350] <TB2>     INFO: 1828752 events read in total (72470ms).
[13:55:09.980] <TB2>     INFO: 2595840 events read in total (103100ms).
[13:55:10.030] <TB2>     INFO: Test took 104208ms.
[13:55:10.134] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:10.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:55:11.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:55:12.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:55:14.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:55:15.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:55:16.572] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:55:17.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:55:19.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:55:20.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:55:21.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:55:22.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:55:24.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:55:25.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:55:26.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:55:27.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:55:28.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:55:30.248] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244621312
[13:55:30.329] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.177614 .. 77.925943
[13:55:30.403] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 87 (-1/-1) hits flags = 528 (plus default)
[13:55:30.413] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:55:30.413] <TB2>     INFO:     run 1 of 1
[13:55:30.413] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:55:30.756] <TB2>     INFO: Expecting 2429440 events.
[13:56:06.800] <TB2>     INFO: 911176 events read in total (35330ms).
[13:56:43.203] <TB2>     INFO: 1821992 events read in total (71734ms).
[13:57:07.612] <TB2>     INFO: 2429440 events read in total (96143ms).
[13:57:07.653] <TB2>     INFO: Test took 97241ms.
[13:57:07.739] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:07.917] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:09.176] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:10.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:11.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:12.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:14.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:15.415] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:16.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:17.899] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:19.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:20.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:21.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:22.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:24.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:25.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:26.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:27.808] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 433786880
[13:57:27.892] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:57:27.892] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:57:27.903] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:57:27.903] <TB2>     INFO:     run 1 of 1
[13:57:27.903] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:28.249] <TB2>     INFO: Expecting 1364480 events.
[13:58:08.793] <TB2>     INFO: 1077016 events read in total (39829ms).
[13:58:19.714] <TB2>     INFO: 1364480 events read in total (50750ms).
[13:58:19.737] <TB2>     INFO: Test took 51834ms.
[13:58:19.777] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:19.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:20.838] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:21.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:22.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:23.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:24.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:25.734] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:26.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:27.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:28.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:29.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:30.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:31.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:32.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:33.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:34.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:35.388] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 433934336
[13:58:35.424] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C0.dat
[13:58:35.424] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C1.dat
[13:58:35.424] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C2.dat
[13:58:35.424] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C3.dat
[13:58:35.424] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C4.dat
[13:58:35.424] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C5.dat
[13:58:35.424] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C6.dat
[13:58:35.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C7.dat
[13:58:35.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C8.dat
[13:58:35.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C9.dat
[13:58:35.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C10.dat
[13:58:35.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C11.dat
[13:58:35.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C12.dat
[13:58:35.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C13.dat
[13:58:35.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C14.dat
[13:58:35.425] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C15.dat
[13:58:35.426] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C0.dat
[13:58:35.433] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C1.dat
[13:58:35.440] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C2.dat
[13:58:35.447] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C3.dat
[13:58:35.454] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C4.dat
[13:58:35.461] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C5.dat
[13:58:35.468] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C6.dat
[13:58:35.475] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C7.dat
[13:58:35.482] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C8.dat
[13:58:35.489] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C9.dat
[13:58:35.496] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C10.dat
[13:58:35.503] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C11.dat
[13:58:35.510] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C12.dat
[13:58:35.517] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C13.dat
[13:58:35.525] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C14.dat
[13:58:35.532] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//trimParameters35_C15.dat
[13:58:35.539] <TB2>     INFO: PixTestTrim::trimTest() done
[13:58:35.539] <TB2>     INFO: vtrim:     107  96  98 109 102  83  96  82 122 119 110 118 113 115 115 109 
[13:58:35.539] <TB2>     INFO: vthrcomp:   81  82  90  99  89  85  87  94  97  92  97  95  89  95 105  87 
[13:58:35.539] <TB2>     INFO: vcal mean:  34.96  34.98  35.02  34.97  34.99  35.00  35.00  35.03  34.55  34.92  35.01  34.99  34.98  34.98  34.98  34.96 
[13:58:35.539] <TB2>     INFO: vcal RMS:    0.82   0.84   0.78   0.94   0.84   1.08   0.98   1.29   4.09   2.06   1.19   1.01   0.83   0.87   0.82   0.82 
[13:58:35.539] <TB2>     INFO: bits mean:   8.69   9.68   9.41   8.81   9.54   8.09   9.71   7.86   9.80   9.43   9.25   9.77   9.52   9.37   9.02  10.18 
[13:58:35.539] <TB2>     INFO: bits RMS:    2.81   2.69   2.48   2.89   2.33   3.23   2.50   3.17   2.61   2.54   2.79   2.43   2.39   2.68   2.55   2.34 
[13:58:35.550] <TB2>     INFO:    ----------------------------------------------------------------------
[13:58:35.550] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:58:35.550] <TB2>     INFO:    ----------------------------------------------------------------------
[13:58:35.553] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:58:35.553] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:58:35.562] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:58:35.562] <TB2>     INFO:     run 1 of 1
[13:58:35.562] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:35.905] <TB2>     INFO: Expecting 4160000 events.
[13:59:22.561] <TB2>     INFO: 1141685 events read in total (45942ms).
[14:00:08.545] <TB2>     INFO: 2272555 events read in total (91926ms).
[14:00:54.061] <TB2>     INFO: 3390120 events read in total (137442ms).
[14:01:25.451] <TB2>     INFO: 4160000 events read in total (168832ms).
[14:01:25.512] <TB2>     INFO: Test took 169950ms.
[14:01:25.636] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:25.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:27.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:29.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:31.619] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:33.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:35.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:37.407] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:39.384] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:41.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:43.236] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:45.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:47.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:49.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:51.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:52.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:54.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:56.691] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 433946624
[14:01:56.692] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:01:56.766] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:01:56.767] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 220 (-1/-1) hits flags = 528 (plus default)
[14:01:56.776] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:56.777] <TB2>     INFO:     run 1 of 1
[14:01:56.777] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:57.119] <TB2>     INFO: Expecting 4596800 events.
[14:02:41.871] <TB2>     INFO: 1053415 events read in total (44037ms).
[14:03:25.902] <TB2>     INFO: 2100055 events read in total (88068ms).
[14:04:08.454] <TB2>     INFO: 3136910 events read in total (130620ms).
[14:04:52.206] <TB2>     INFO: 4169760 events read in total (174372ms).
[14:05:10.676] <TB2>     INFO: 4596800 events read in total (192843ms).
[14:05:10.752] <TB2>     INFO: Test took 193976ms.
[14:05:10.923] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:11.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:13.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:15.319] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:17.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:19.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:21.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:23.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:25.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:27.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:29.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:32.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:34.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:36.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:38.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:40.309] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:42.320] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:44.299] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 419426304
[14:05:44.300] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:05:44.374] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:05:44.374] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 233 (-1/-1) hits flags = 528 (plus default)
[14:05:44.384] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:05:44.384] <TB2>     INFO:     run 1 of 1
[14:05:44.384] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:44.730] <TB2>     INFO: Expecting 4867200 events.
[14:06:29.009] <TB2>     INFO: 1031755 events read in total (43565ms).
[14:07:12.515] <TB2>     INFO: 2056730 events read in total (87072ms).
[14:07:55.833] <TB2>     INFO: 3075030 events read in total (130389ms).
[14:08:37.441] <TB2>     INFO: 4087660 events read in total (171997ms).
[14:09:10.998] <TB2>     INFO: 4867200 events read in total (205554ms).
[14:09:11.074] <TB2>     INFO: Test took 206691ms.
[14:09:11.263] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:11.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:13.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:15.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:17.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:20.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:22.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:24.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:26.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:28.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:31.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:33.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:35.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:37.833] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:39.921] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:41.991] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:44.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:46.156] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 379752448
[14:09:46.157] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:09:46.232] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:09:46.232] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 240 (-1/-1) hits flags = 528 (plus default)
[14:09:46.242] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:09:46.243] <TB2>     INFO:     run 1 of 1
[14:09:46.243] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:46.586] <TB2>     INFO: Expecting 5012800 events.
[14:10:30.492] <TB2>     INFO: 1020755 events read in total (43191ms).
[14:11:13.680] <TB2>     INFO: 2035935 events read in total (86379ms).
[14:11:56.853] <TB2>     INFO: 3044660 events read in total (129552ms).
[14:12:39.575] <TB2>     INFO: 4047475 events read in total (172274ms).
[14:13:19.718] <TB2>     INFO: 5012800 events read in total (212417ms).
[14:13:19.797] <TB2>     INFO: Test took 213555ms.
[14:13:19.995] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:20.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:22.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:24.557] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:26.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:28.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:30.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:33.113] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:35.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:37.524] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:39.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:42.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:44.273] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:46.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:48.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:50.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:52.658] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:54.730] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385884160
[14:13:54.731] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:13:54.804] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:13:54.804] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:13:54.815] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:54.815] <TB2>     INFO:     run 1 of 1
[14:13:54.815] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:55.159] <TB2>     INFO: Expecting 5324800 events.
[14:14:38.381] <TB2>     INFO: 1000720 events read in total (42507ms).
[14:15:20.961] <TB2>     INFO: 1996225 events read in total (85087ms).
[14:16:03.466] <TB2>     INFO: 2987350 events read in total (127592ms).
[14:16:45.975] <TB2>     INFO: 3972325 events read in total (170101ms).
[14:17:26.518] <TB2>     INFO: 4956090 events read in total (210644ms).
[14:17:42.772] <TB2>     INFO: 5324800 events read in total (226898ms).
[14:17:42.863] <TB2>     INFO: Test took 228048ms.
[14:17:43.080] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:43.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:45.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:47.826] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:49.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:52.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:54.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:56.714] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:58.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:01.271] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:03.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:05.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:08.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:10.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:12.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:14.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:16.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:19.034] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 418844672
[14:18:19.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.02276, thr difference RMS: 1.50374
[14:18:19.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.32714, thr difference RMS: 1.27521
[14:18:19.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.15776, thr difference RMS: 1.45096
[14:18:19.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.7467, thr difference RMS: 1.36849
[14:18:19.035] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.8708, thr difference RMS: 1.50528
[14:18:19.036] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.91107, thr difference RMS: 1.68457
[14:18:19.036] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.90318, thr difference RMS: 1.72013
[14:18:19.036] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.1204, thr difference RMS: 2.0627
[14:18:19.036] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.9881, thr difference RMS: 2.60932
[14:18:19.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.08944, thr difference RMS: 2.1893
[14:18:19.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.12355, thr difference RMS: 2.04719
[14:18:19.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.51209, thr difference RMS: 1.89465
[14:18:19.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.53584, thr difference RMS: 1.54822
[14:18:19.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.3877, thr difference RMS: 1.62839
[14:18:19.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.1791, thr difference RMS: 1.3889
[14:18:19.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.78784, thr difference RMS: 1.38883
[14:18:19.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.85726, thr difference RMS: 1.50431
[14:18:19.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.32667, thr difference RMS: 1.26912
[14:18:19.038] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.14928, thr difference RMS: 1.43597
[14:18:19.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.7987, thr difference RMS: 1.35736
[14:18:19.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.85847, thr difference RMS: 1.50202
[14:18:19.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.81945, thr difference RMS: 1.66471
[14:18:19.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.95871, thr difference RMS: 1.68033
[14:18:19.039] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.1621, thr difference RMS: 2.06306
[14:18:19.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.94581, thr difference RMS: 2.54872
[14:18:19.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.97172, thr difference RMS: 2.18699
[14:18:19.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.14724, thr difference RMS: 2.04142
[14:18:19.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.4199, thr difference RMS: 1.92529
[14:18:19.040] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.34112, thr difference RMS: 1.53785
[14:18:19.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.37691, thr difference RMS: 1.60783
[14:18:19.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.15956, thr difference RMS: 1.39796
[14:18:19.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.76021, thr difference RMS: 1.36796
[14:18:19.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.85893, thr difference RMS: 1.48793
[14:18:19.041] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.40337, thr difference RMS: 1.26002
[14:18:19.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.22902, thr difference RMS: 1.44329
[14:18:19.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.9157, thr difference RMS: 1.38666
[14:18:19.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.97915, thr difference RMS: 1.49976
[14:18:19.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.79166, thr difference RMS: 1.64858
[14:18:19.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.06195, thr difference RMS: 1.71432
[14:18:19.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.2505, thr difference RMS: 2.05213
[14:18:19.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.0545, thr difference RMS: 2.53404
[14:18:19.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.972, thr difference RMS: 2.19137
[14:18:19.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.26147, thr difference RMS: 2.02575
[14:18:19.043] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.39553, thr difference RMS: 1.91143
[14:18:19.044] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.28168, thr difference RMS: 1.5302
[14:18:19.044] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.46288, thr difference RMS: 1.6215
[14:18:19.044] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.2, thr difference RMS: 1.39716
[14:18:19.044] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.7535, thr difference RMS: 1.35548
[14:18:19.044] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.83166, thr difference RMS: 1.47426
[14:18:19.044] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.4959, thr difference RMS: 1.24301
[14:18:19.045] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.31113, thr difference RMS: 1.42443
[14:18:19.045] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.0906, thr difference RMS: 1.35937
[14:18:19.045] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.89322, thr difference RMS: 1.49993
[14:18:19.045] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.91356, thr difference RMS: 1.67805
[14:18:19.045] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.11462, thr difference RMS: 1.68602
[14:18:19.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.3571, thr difference RMS: 2.09544
[14:18:19.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.2594, thr difference RMS: 2.51025
[14:18:19.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.87478, thr difference RMS: 2.19868
[14:18:19.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.34946, thr difference RMS: 2.04541
[14:18:19.046] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.32988, thr difference RMS: 1.93408
[14:18:19.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.17124, thr difference RMS: 1.54055
[14:18:19.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.52028, thr difference RMS: 1.62834
[14:18:19.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.21642, thr difference RMS: 1.41205
[14:18:19.047] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.88994, thr difference RMS: 1.3341
[14:18:19.154] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:18:19.157] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2642 seconds
[14:18:19.157] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:18:19.871] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:18:19.871] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:18:19.873] <TB2>     INFO: ######################################################################
[14:18:19.873] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:18:19.873] <TB2>     INFO: ######################################################################
[14:18:19.874] <TB2>     INFO:    ----------------------------------------------------------------------
[14:18:19.874] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:18:19.874] <TB2>     INFO:    ----------------------------------------------------------------------
[14:18:19.874] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:18:19.884] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:18:19.884] <TB2>     INFO:     run 1 of 1
[14:18:19.884] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:20.229] <TB2>     INFO: Expecting 59072000 events.
[14:18:49.492] <TB2>     INFO: 1074000 events read in total (28548ms).
[14:19:18.288] <TB2>     INFO: 2142600 events read in total (57344ms).
[14:19:46.894] <TB2>     INFO: 3214400 events read in total (85950ms).
[14:20:15.339] <TB2>     INFO: 4284600 events read in total (114395ms).
[14:20:44.085] <TB2>     INFO: 5354000 events read in total (143141ms).
[14:21:12.738] <TB2>     INFO: 6426800 events read in total (171794ms).
[14:21:39.268] <TB2>     INFO: 7495800 events read in total (198324ms).
[14:22:07.501] <TB2>     INFO: 8566600 events read in total (226557ms).
[14:22:36.153] <TB2>     INFO: 9637400 events read in total (255209ms).
[14:23:04.845] <TB2>     INFO: 10706600 events read in total (283901ms).
[14:23:33.711] <TB2>     INFO: 11779800 events read in total (312767ms).
[14:24:02.407] <TB2>     INFO: 12848600 events read in total (341463ms).
[14:24:31.036] <TB2>     INFO: 13920600 events read in total (370092ms).
[14:24:59.918] <TB2>     INFO: 14991400 events read in total (398974ms).
[14:25:28.498] <TB2>     INFO: 16060800 events read in total (427554ms).
[14:25:56.418] <TB2>     INFO: 17134200 events read in total (455475ms).
[14:26:23.275] <TB2>     INFO: 18203600 events read in total (482331ms).
[14:26:51.993] <TB2>     INFO: 19276400 events read in total (511049ms).
[14:27:20.739] <TB2>     INFO: 20346000 events read in total (539795ms).
[14:27:49.267] <TB2>     INFO: 21416800 events read in total (568323ms).
[14:28:17.806] <TB2>     INFO: 22487600 events read in total (596862ms).
[14:28:46.487] <TB2>     INFO: 23557000 events read in total (625543ms).
[14:29:15.233] <TB2>     INFO: 24629800 events read in total (654289ms).
[14:29:43.866] <TB2>     INFO: 25698800 events read in total (682922ms).
[14:30:12.178] <TB2>     INFO: 26768400 events read in total (711234ms).
[14:30:40.620] <TB2>     INFO: 27840600 events read in total (739676ms).
[14:31:09.241] <TB2>     INFO: 28909000 events read in total (768297ms).
[14:31:37.859] <TB2>     INFO: 29980200 events read in total (796915ms).
[14:32:06.336] <TB2>     INFO: 31051000 events read in total (825392ms).
[14:32:35.079] <TB2>     INFO: 32119400 events read in total (854135ms).
[14:33:03.842] <TB2>     INFO: 33192600 events read in total (882898ms).
[14:33:32.525] <TB2>     INFO: 34262000 events read in total (911581ms).
[14:34:01.146] <TB2>     INFO: 35332600 events read in total (940202ms).
[14:34:29.802] <TB2>     INFO: 36403800 events read in total (968858ms).
[14:34:58.322] <TB2>     INFO: 37472600 events read in total (997378ms).
[14:35:26.900] <TB2>     INFO: 38544600 events read in total (1025956ms).
[14:35:55.446] <TB2>     INFO: 39613800 events read in total (1054502ms).
[14:36:24.041] <TB2>     INFO: 40683000 events read in total (1083097ms).
[14:36:52.653] <TB2>     INFO: 41756000 events read in total (1111709ms).
[14:37:21.135] <TB2>     INFO: 42824200 events read in total (1140191ms).
[14:37:49.600] <TB2>     INFO: 43893600 events read in total (1168656ms).
[14:38:18.186] <TB2>     INFO: 44966000 events read in total (1197242ms).
[14:38:46.785] <TB2>     INFO: 46035000 events read in total (1225841ms).
[14:39:15.521] <TB2>     INFO: 47106600 events read in total (1254577ms).
[14:39:44.213] <TB2>     INFO: 48176400 events read in total (1283269ms).
[14:40:12.710] <TB2>     INFO: 49245000 events read in total (1311766ms).
[14:40:41.403] <TB2>     INFO: 50316600 events read in total (1340459ms).
[14:41:10.064] <TB2>     INFO: 51385800 events read in total (1369120ms).
[14:41:38.767] <TB2>     INFO: 52454200 events read in total (1397823ms).
[14:42:07.580] <TB2>     INFO: 53527000 events read in total (1426636ms).
[14:42:36.258] <TB2>     INFO: 54595600 events read in total (1455314ms).
[14:43:05.082] <TB2>     INFO: 55664400 events read in total (1484138ms).
[14:43:33.787] <TB2>     INFO: 56736800 events read in total (1512843ms).
[14:44:02.502] <TB2>     INFO: 57805800 events read in total (1541558ms).
[14:44:31.192] <TB2>     INFO: 58877800 events read in total (1570248ms).
[14:44:36.773] <TB2>     INFO: 59072000 events read in total (1575829ms).
[14:44:36.800] <TB2>     INFO: Test took 1576916ms.
[14:44:36.861] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:36.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:36.000] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:38.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:38.193] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:39.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:39.377] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:40.564] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:40.564] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:41.745] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:41.745] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:42.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:42.919] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:44.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:44.121] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:45.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:44:45.330] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:46.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:44:46.552] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:47.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:44:47.834] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:49.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:49.119] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:50.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:50.354] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:51.555] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:51.555] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:52.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:52.728] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:53.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:53.919] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:55.109] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:55.109] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:44:56.301] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498139136
[14:44:56.332] <TB2>     INFO: PixTestScurves::scurves() done 
[14:44:56.332] <TB2>     INFO: Vcal mean:  35.07  35.06  35.09  35.16  35.17  35.19  35.20  35.22  35.01  35.47  35.36  35.16  35.12  35.10  35.09  35.04 
[14:44:56.332] <TB2>     INFO: Vcal RMS:    0.69   0.69   0.65   0.80   0.70   0.90   0.77   1.14   4.13   2.06   1.26   0.85   0.69   0.75   0.71   0.70 
[14:44:56.332] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:44:56.405] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:44:56.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:44:56.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:44:56.406] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:44:56.406] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:44:56.406] <TB2>     INFO: ######################################################################
[14:44:56.406] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:44:56.406] <TB2>     INFO: ######################################################################
[14:44:56.410] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:44:56.755] <TB2>     INFO: Expecting 41600 events.
[14:45:00.870] <TB2>     INFO: 41600 events read in total (3391ms).
[14:45:00.870] <TB2>     INFO: Test took 4460ms.
[14:45:00.878] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:00.878] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66504
[14:45:00.878] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:45:00.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 51, 79] has eff 0/10
[14:45:00.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 51, 79]
[14:45:00.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 2, 0] has eff 0/10
[14:45:00.882] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 2, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 3, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 3, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 4, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 4, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 5, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 5, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 6, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 6, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 7, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 7, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 8, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 8, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 9, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 9, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 10, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 10, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 11, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 11, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 12, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 12, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 13, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 13, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 14, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 14, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 15, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 15, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 16, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 16, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 17, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 17, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 18, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 18, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 19, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 19, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 20, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 20, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 21, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 21, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 22, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 22, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 23, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 23, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 24, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 24, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 25, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 25, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 26, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 26, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 27, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 27, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 28, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 28, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 29, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 29, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 30, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 30, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 31, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 31, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 32, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 32, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 33, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 33, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 34, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 34, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 35, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 35, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 36, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 36, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 37, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 37, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 38, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 38, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 39, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 39, 0]
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 40, 0] has eff 0/10
[14:45:00.883] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 40, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 41, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 41, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 42, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 42, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 43, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 43, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 44, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 44, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 45, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 45, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 46, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 46, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 47, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 47, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 48, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 48, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 50, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 50, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 1] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 1]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 9, 1] has eff 9/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 9, 1]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 4] has eff 9/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 4]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 6] has eff 8/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 6]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 18] has eff 9/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 18]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 24] has eff 9/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 24]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 30] has eff 8/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 30]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 37] has eff 9/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 37]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 0, 79] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 0, 79]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 2, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 2, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 3, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 3, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 4, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 4, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 5, 0] has eff 6/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 5, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 8, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 8, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 10, 0] has eff 0/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 10, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 28, 0] has eff 8/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 28, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 30, 0] has eff 9/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 30, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 31, 0] has eff 8/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 31, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 32, 0] has eff 9/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 32, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 38, 0] has eff 8/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 38, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 42, 0] has eff 9/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 42, 0]
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 45, 0] has eff 9/10
[14:45:00.884] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 45, 0]
[14:45:00.885] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 47, 0] has eff 9/10
[14:45:00.885] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 47, 0]
[14:45:00.888] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 72
[14:45:00.888] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:45:00.888] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:45:00.888] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:45:01.226] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:45:01.569] <TB2>     INFO: Expecting 41600 events.
[14:45:05.743] <TB2>     INFO: 41600 events read in total (3459ms).
[14:45:05.743] <TB2>     INFO: Test took 4517ms.
[14:45:05.751] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:05.751] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[14:45:05.751] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:45:05.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.802
[14:45:05.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[14:45:05.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.709
[14:45:05.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[14:45:05.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.307
[14:45:05.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:45:05.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.039
[14:45:05.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 168
[14:45:05.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.667
[14:45:05.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[14:45:05.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 161.724
[14:45:05.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 161
[14:45:05.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.132
[14:45:05.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[14:45:05.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.355
[14:45:05.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,9] phvalue 160
[14:45:05.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.729
[14:45:05.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 173
[14:45:05.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.63
[14:45:05.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 164
[14:45:05.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.447
[14:45:05.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 162
[14:45:05.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 157.368
[14:45:05.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 157
[14:45:05.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.85
[14:45:05.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[14:45:05.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.823
[14:45:05.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[14:45:05.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.277
[14:45:05.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:45:05.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.989
[14:45:05.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 174
[14:45:05.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:45:05.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:45:05.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:45:05.843] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:45:06.187] <TB2>     INFO: Expecting 41600 events.
[14:45:10.347] <TB2>     INFO: 41600 events read in total (3445ms).
[14:45:10.347] <TB2>     INFO: Test took 4504ms.
[14:45:10.355] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:10.355] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66498
[14:45:10.355] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:45:10.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:45:10.359] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 45minph_roc = 11
[14:45:10.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1896
[14:45:10.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 70
[14:45:10.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.3846
[14:45:10.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 62
[14:45:10.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.528
[14:45:10.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 78
[14:45:10.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.4928
[14:45:10.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 53
[14:45:10.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.577
[14:45:10.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,68] phvalue 62
[14:45:10.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.3429
[14:45:10.360] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 60
[14:45:10.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.7907
[14:45:10.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 86
[14:45:10.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.812
[14:45:10.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 60
[14:45:10.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0997
[14:45:10.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 70
[14:45:10.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.1031
[14:45:10.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 65
[14:45:10.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.5884
[14:45:10.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 63
[14:45:10.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 48.3506
[14:45:10.361] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 49
[14:45:10.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.1802
[14:45:10.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 69
[14:45:10.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.6101
[14:45:10.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,9] phvalue 61
[14:45:10.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.9368
[14:45:10.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 63
[14:45:10.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.5158
[14:45:10.362] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[14:45:10.364] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 0 0
[14:45:10.768] <TB2>     INFO: Expecting 2560 events.
[14:45:11.727] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:11.727] <TB2>     INFO: Test took 1363ms.
[14:45:11.727] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:11.728] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 1 1
[14:45:12.235] <TB2>     INFO: Expecting 2560 events.
[14:45:13.194] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:13.194] <TB2>     INFO: Test took 1466ms.
[14:45:13.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:13.194] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 2 2
[14:45:13.702] <TB2>     INFO: Expecting 2560 events.
[14:45:14.658] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:14.659] <TB2>     INFO: Test took 1465ms.
[14:45:14.659] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:14.659] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 3 3
[14:45:15.167] <TB2>     INFO: Expecting 2560 events.
[14:45:16.126] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:16.126] <TB2>     INFO: Test took 1467ms.
[14:45:16.126] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:16.127] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 68, 4 4
[14:45:16.634] <TB2>     INFO: Expecting 2560 events.
[14:45:17.592] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:17.593] <TB2>     INFO: Test took 1466ms.
[14:45:17.593] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:17.593] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 5 5
[14:45:18.102] <TB2>     INFO: Expecting 2560 events.
[14:45:19.060] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:19.060] <TB2>     INFO: Test took 1467ms.
[14:45:19.060] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:19.061] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 6 6
[14:45:19.569] <TB2>     INFO: Expecting 2560 events.
[14:45:20.526] <TB2>     INFO: 2560 events read in total (242ms).
[14:45:20.527] <TB2>     INFO: Test took 1466ms.
[14:45:20.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:20.527] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[14:45:21.037] <TB2>     INFO: Expecting 2560 events.
[14:45:21.996] <TB2>     INFO: 2560 events read in total (245ms).
[14:45:21.996] <TB2>     INFO: Test took 1469ms.
[14:45:21.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:21.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[14:45:22.504] <TB2>     INFO: Expecting 2560 events.
[14:45:23.463] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:23.463] <TB2>     INFO: Test took 1467ms.
[14:45:23.463] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:23.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 9 9
[14:45:23.971] <TB2>     INFO: Expecting 2560 events.
[14:45:24.929] <TB2>     INFO: 2560 events read in total (241ms).
[14:45:24.930] <TB2>     INFO: Test took 1466ms.
[14:45:24.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:24.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 10 10
[14:45:25.437] <TB2>     INFO: Expecting 2560 events.
[14:45:26.395] <TB2>     INFO: 2560 events read in total (243ms).
[14:45:26.396] <TB2>     INFO: Test took 1464ms.
[14:45:26.396] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:26.397] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 11 11
[14:45:26.903] <TB2>     INFO: Expecting 2560 events.
[14:45:27.863] <TB2>     INFO: 2560 events read in total (245ms).
[14:45:27.864] <TB2>     INFO: Test took 1467ms.
[14:45:27.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:27.864] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 12 12
[14:45:28.372] <TB2>     INFO: Expecting 2560 events.
[14:45:29.331] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:29.331] <TB2>     INFO: Test took 1467ms.
[14:45:29.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:29.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 9, 13 13
[14:45:29.839] <TB2>     INFO: Expecting 2560 events.
[14:45:30.796] <TB2>     INFO: 2560 events read in total (242ms).
[14:45:30.796] <TB2>     INFO: Test took 1464ms.
[14:45:30.796] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:30.797] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 14 14
[14:45:31.304] <TB2>     INFO: Expecting 2560 events.
[14:45:32.263] <TB2>     INFO: 2560 events read in total (244ms).
[14:45:32.263] <TB2>     INFO: Test took 1466ms.
[14:45:32.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:32.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[14:45:32.771] <TB2>     INFO: Expecting 2560 events.
[14:45:33.739] <TB2>     INFO: 2560 events read in total (253ms).
[14:45:33.739] <TB2>     INFO: Test took 1476ms.
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC3
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC6
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 20 on ROC8
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 23 on ROC9
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 27 on ROC10
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC11
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:45:33.739] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:45:33.747] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:45:34.249] <TB2>     INFO: Expecting 655360 events.
[14:45:46.141] <TB2>     INFO: 655360 events read in total (11177ms).
[14:45:46.152] <TB2>     INFO: Expecting 655360 events.
[14:45:57.886] <TB2>     INFO: 655360 events read in total (11173ms).
[14:45:57.901] <TB2>     INFO: Expecting 655360 events.
[14:46:09.612] <TB2>     INFO: 655360 events read in total (11155ms).
[14:46:09.633] <TB2>     INFO: Expecting 655360 events.
[14:46:21.459] <TB2>     INFO: 655360 events read in total (11274ms).
[14:46:21.482] <TB2>     INFO: Expecting 655360 events.
[14:46:33.247] <TB2>     INFO: 655360 events read in total (11215ms).
[14:46:33.274] <TB2>     INFO: Expecting 655360 events.
[14:46:45.016] <TB2>     INFO: 655360 events read in total (11197ms).
[14:46:45.049] <TB2>     INFO: Expecting 655360 events.
[14:46:56.764] <TB2>     INFO: 655360 events read in total (11178ms).
[14:46:56.800] <TB2>     INFO: Expecting 655360 events.
[14:47:08.585] <TB2>     INFO: 655360 events read in total (11247ms).
[14:47:08.625] <TB2>     INFO: Expecting 655360 events.
[14:47:20.373] <TB2>     INFO: 655360 events read in total (11215ms).
[14:47:20.417] <TB2>     INFO: Expecting 655360 events.
[14:47:32.175] <TB2>     INFO: 655360 events read in total (11229ms).
[14:47:32.225] <TB2>     INFO: Expecting 655360 events.
[14:47:43.961] <TB2>     INFO: 655360 events read in total (11210ms).
[14:47:44.014] <TB2>     INFO: Expecting 655360 events.
[14:47:55.710] <TB2>     INFO: 655360 events read in total (11169ms).
[14:47:55.767] <TB2>     INFO: Expecting 655360 events.
[14:48:07.457] <TB2>     INFO: 655360 events read in total (11163ms).
[14:48:07.518] <TB2>     INFO: Expecting 655360 events.
[14:48:19.256] <TB2>     INFO: 655360 events read in total (11210ms).
[14:48:19.322] <TB2>     INFO: Expecting 655360 events.
[14:48:31.050] <TB2>     INFO: 655360 events read in total (11201ms).
[14:48:31.120] <TB2>     INFO: Expecting 655360 events.
[14:48:42.823] <TB2>     INFO: 655360 events read in total (11177ms).
[14:48:42.899] <TB2>     INFO: Test took 189153ms.
[14:48:42.994] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:43.302] <TB2>     INFO: Expecting 655360 events.
[14:48:55.160] <TB2>     INFO: 655360 events read in total (11143ms).
[14:48:55.171] <TB2>     INFO: Expecting 655360 events.
[14:49:06.868] <TB2>     INFO: 655360 events read in total (11133ms).
[14:49:06.884] <TB2>     INFO: Expecting 655360 events.
[14:49:18.573] <TB2>     INFO: 655360 events read in total (11133ms).
[14:49:18.594] <TB2>     INFO: Expecting 655360 events.
[14:49:30.241] <TB2>     INFO: 655360 events read in total (11093ms).
[14:49:30.266] <TB2>     INFO: Expecting 655360 events.
[14:49:41.850] <TB2>     INFO: 655360 events read in total (11031ms).
[14:49:41.879] <TB2>     INFO: Expecting 655360 events.
[14:49:53.545] <TB2>     INFO: 655360 events read in total (11115ms).
[14:49:53.579] <TB2>     INFO: Expecting 655360 events.
[14:50:05.179] <TB2>     INFO: 655360 events read in total (11057ms).
[14:50:05.218] <TB2>     INFO: Expecting 655360 events.
[14:50:16.855] <TB2>     INFO: 655360 events read in total (11095ms).
[14:50:16.898] <TB2>     INFO: Expecting 655360 events.
[14:50:28.005] <TB2>     INFO: 655360 events read in total (10573ms).
[14:50:28.050] <TB2>     INFO: Expecting 655360 events.
[14:50:39.374] <TB2>     INFO: 655360 events read in total (10720ms).
[14:50:39.426] <TB2>     INFO: Expecting 655360 events.
[14:50:50.881] <TB2>     INFO: 655360 events read in total (10889ms).
[14:50:50.937] <TB2>     INFO: Expecting 655360 events.
[14:51:02.556] <TB2>     INFO: 655360 events read in total (11070ms).
[14:51:02.617] <TB2>     INFO: Expecting 655360 events.
[14:51:14.353] <TB2>     INFO: 655360 events read in total (11208ms).
[14:51:14.418] <TB2>     INFO: Expecting 655360 events.
[14:51:26.127] <TB2>     INFO: 655360 events read in total (11182ms).
[14:51:26.197] <TB2>     INFO: Expecting 655360 events.
[14:51:37.849] <TB2>     INFO: 655360 events read in total (11126ms).
[14:51:37.927] <TB2>     INFO: Expecting 655360 events.
[14:51:49.738] <TB2>     INFO: 655360 events read in total (11284ms).
[14:51:49.820] <TB2>     INFO: Test took 186826ms.
[14:51:49.993] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:51:49.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:51:49.994] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.995] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:51:49.995] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.995] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:51:49.995] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:51:49.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:51:49.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.997] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:51:49.997] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.997] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:51:49.997] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.997] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:51:49.998] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.998] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:51:49.998] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.998] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:51:49.998] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.999] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:51:49.999] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.999] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:51:49.999] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:49.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:51:49.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:50.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:51:50.000] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:51:50.001] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:51:50.001] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.008] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.015] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.022] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.029] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.036] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.043] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.050] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.057] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.064] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.070] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.077] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.084] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.091] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.098] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.104] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:51:50.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:51:50.140] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C0.dat
[14:51:50.140] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C1.dat
[14:51:50.140] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C2.dat
[14:51:50.140] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C3.dat
[14:51:50.140] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C4.dat
[14:51:50.141] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C5.dat
[14:51:50.141] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C6.dat
[14:51:50.141] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C7.dat
[14:51:50.141] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C8.dat
[14:51:50.141] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C9.dat
[14:51:50.141] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C10.dat
[14:51:50.141] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C11.dat
[14:51:50.141] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C12.dat
[14:51:50.141] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C13.dat
[14:51:50.142] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C14.dat
[14:51:50.142] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//dacParameters35_C15.dat
[14:51:50.487] <TB2>     INFO: Expecting 41600 events.
[14:51:54.339] <TB2>     INFO: 41600 events read in total (3137ms).
[14:51:54.341] <TB2>     INFO: Test took 4197ms.
[14:51:54.986] <TB2>     INFO: Expecting 41600 events.
[14:51:58.767] <TB2>     INFO: 41600 events read in total (3066ms).
[14:51:58.767] <TB2>     INFO: Test took 4124ms.
[14:51:59.421] <TB2>     INFO: Expecting 41600 events.
[14:52:03.265] <TB2>     INFO: 41600 events read in total (3129ms).
[14:52:03.266] <TB2>     INFO: Test took 4192ms.
[14:52:03.569] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:03.700] <TB2>     INFO: Expecting 2560 events.
[14:52:04.659] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:04.659] <TB2>     INFO: Test took 1091ms.
[14:52:04.663] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:05.168] <TB2>     INFO: Expecting 2560 events.
[14:52:06.130] <TB2>     INFO: 2560 events read in total (247ms).
[14:52:06.130] <TB2>     INFO: Test took 1467ms.
[14:52:06.132] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:06.638] <TB2>     INFO: Expecting 2560 events.
[14:52:07.597] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:07.598] <TB2>     INFO: Test took 1466ms.
[14:52:07.599] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:08.108] <TB2>     INFO: Expecting 2560 events.
[14:52:09.069] <TB2>     INFO: 2560 events read in total (246ms).
[14:52:09.069] <TB2>     INFO: Test took 1470ms.
[14:52:09.071] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:09.578] <TB2>     INFO: Expecting 2560 events.
[14:52:10.538] <TB2>     INFO: 2560 events read in total (245ms).
[14:52:10.539] <TB2>     INFO: Test took 1468ms.
[14:52:10.541] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:11.047] <TB2>     INFO: Expecting 2560 events.
[14:52:12.006] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:12.006] <TB2>     INFO: Test took 1465ms.
[14:52:12.008] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:12.515] <TB2>     INFO: Expecting 2560 events.
[14:52:13.475] <TB2>     INFO: 2560 events read in total (245ms).
[14:52:13.475] <TB2>     INFO: Test took 1467ms.
[14:52:13.478] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:13.984] <TB2>     INFO: Expecting 2560 events.
[14:52:14.942] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:14.943] <TB2>     INFO: Test took 1465ms.
[14:52:14.945] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:15.451] <TB2>     INFO: Expecting 2560 events.
[14:52:16.409] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:16.410] <TB2>     INFO: Test took 1465ms.
[14:52:16.412] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:16.918] <TB2>     INFO: Expecting 2560 events.
[14:52:17.877] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:17.877] <TB2>     INFO: Test took 1465ms.
[14:52:17.879] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:18.386] <TB2>     INFO: Expecting 2560 events.
[14:52:19.344] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:19.345] <TB2>     INFO: Test took 1466ms.
[14:52:19.347] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:19.853] <TB2>     INFO: Expecting 2560 events.
[14:52:20.811] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:20.812] <TB2>     INFO: Test took 1465ms.
[14:52:20.814] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:21.320] <TB2>     INFO: Expecting 2560 events.
[14:52:22.282] <TB2>     INFO: 2560 events read in total (247ms).
[14:52:22.282] <TB2>     INFO: Test took 1468ms.
[14:52:22.284] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:22.791] <TB2>     INFO: Expecting 2560 events.
[14:52:23.749] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:23.750] <TB2>     INFO: Test took 1466ms.
[14:52:23.752] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:24.258] <TB2>     INFO: Expecting 2560 events.
[14:52:25.217] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:25.217] <TB2>     INFO: Test took 1465ms.
[14:52:25.219] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:25.726] <TB2>     INFO: Expecting 2560 events.
[14:52:26.684] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:26.685] <TB2>     INFO: Test took 1466ms.
[14:52:26.687] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:27.193] <TB2>     INFO: Expecting 2560 events.
[14:52:28.152] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:28.153] <TB2>     INFO: Test took 1466ms.
[14:52:28.155] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:28.661] <TB2>     INFO: Expecting 2560 events.
[14:52:29.618] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:29.618] <TB2>     INFO: Test took 1463ms.
[14:52:29.620] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:30.127] <TB2>     INFO: Expecting 2560 events.
[14:52:31.084] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:31.085] <TB2>     INFO: Test took 1465ms.
[14:52:31.087] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:31.593] <TB2>     INFO: Expecting 2560 events.
[14:52:32.553] <TB2>     INFO: 2560 events read in total (245ms).
[14:52:32.554] <TB2>     INFO: Test took 1467ms.
[14:52:32.556] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:33.062] <TB2>     INFO: Expecting 2560 events.
[14:52:34.020] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:34.021] <TB2>     INFO: Test took 1465ms.
[14:52:34.023] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:34.529] <TB2>     INFO: Expecting 2560 events.
[14:52:35.487] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:35.488] <TB2>     INFO: Test took 1466ms.
[14:52:35.491] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:35.996] <TB2>     INFO: Expecting 2560 events.
[14:52:36.955] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:36.956] <TB2>     INFO: Test took 1465ms.
[14:52:36.957] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:37.471] <TB2>     INFO: Expecting 2560 events.
[14:52:38.430] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:38.431] <TB2>     INFO: Test took 1474ms.
[14:52:38.433] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:38.941] <TB2>     INFO: Expecting 2560 events.
[14:52:39.899] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:39.899] <TB2>     INFO: Test took 1466ms.
[14:52:39.901] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:40.407] <TB2>     INFO: Expecting 2560 events.
[14:52:41.367] <TB2>     INFO: 2560 events read in total (245ms).
[14:52:41.367] <TB2>     INFO: Test took 1466ms.
[14:52:41.369] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:41.875] <TB2>     INFO: Expecting 2560 events.
[14:52:42.834] <TB2>     INFO: 2560 events read in total (244ms).
[14:52:42.835] <TB2>     INFO: Test took 1466ms.
[14:52:42.837] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:43.343] <TB2>     INFO: Expecting 2560 events.
[14:52:44.301] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:44.301] <TB2>     INFO: Test took 1464ms.
[14:52:44.305] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:44.810] <TB2>     INFO: Expecting 2560 events.
[14:52:45.768] <TB2>     INFO: 2560 events read in total (243ms).
[14:52:45.769] <TB2>     INFO: Test took 1465ms.
[14:52:45.770] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:46.277] <TB2>     INFO: Expecting 2560 events.
[14:52:47.233] <TB2>     INFO: 2560 events read in total (241ms).
[14:52:47.234] <TB2>     INFO: Test took 1464ms.
[14:52:47.235] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:47.742] <TB2>     INFO: Expecting 2560 events.
[14:52:48.699] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:48.699] <TB2>     INFO: Test took 1464ms.
[14:52:48.701] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:49.207] <TB2>     INFO: Expecting 2560 events.
[14:52:50.164] <TB2>     INFO: 2560 events read in total (242ms).
[14:52:50.164] <TB2>     INFO: Test took 1463ms.
[14:52:51.184] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:52:51.184] <TB2>     INFO: PH scale (per ROC):    76  78  82  76  83  73  70  68  75  69  74  76  74  74  81  80
[14:52:51.184] <TB2>     INFO: PH offset (per ROC):  177 186 170 191 178 189 170 192 180 188 188 198 179 189 181 171
[14:52:51.355] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:52:51.362] <TB2>     INFO: ######################################################################
[14:52:51.363] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:52:51.363] <TB2>     INFO: ######################################################################
[14:52:51.363] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:52:51.375] <TB2>     INFO: scanning low vcal = 10
[14:52:51.719] <TB2>     INFO: Expecting 41600 events.
[14:52:55.430] <TB2>     INFO: 41600 events read in total (2996ms).
[14:52:55.430] <TB2>     INFO: Test took 4055ms.
[14:52:55.434] <TB2>     INFO: scanning low vcal = 20
[14:52:55.938] <TB2>     INFO: Expecting 41600 events.
[14:52:59.642] <TB2>     INFO: 41600 events read in total (2988ms).
[14:52:59.642] <TB2>     INFO: Test took 4208ms.
[14:52:59.644] <TB2>     INFO: scanning low vcal = 30
[14:53:00.150] <TB2>     INFO: Expecting 41600 events.
[14:53:03.889] <TB2>     INFO: 41600 events read in total (3024ms).
[14:53:03.890] <TB2>     INFO: Test took 4245ms.
[14:53:03.892] <TB2>     INFO: scanning low vcal = 40
[14:53:04.384] <TB2>     INFO: Expecting 41600 events.
[14:53:08.630] <TB2>     INFO: 41600 events read in total (3531ms).
[14:53:08.632] <TB2>     INFO: Test took 4740ms.
[14:53:08.635] <TB2>     INFO: scanning low vcal = 50
[14:53:09.052] <TB2>     INFO: Expecting 41600 events.
[14:53:13.328] <TB2>     INFO: 41600 events read in total (3561ms).
[14:53:13.329] <TB2>     INFO: Test took 4694ms.
[14:53:13.333] <TB2>     INFO: scanning low vcal = 60
[14:53:13.750] <TB2>     INFO: Expecting 41600 events.
[14:53:18.013] <TB2>     INFO: 41600 events read in total (3548ms).
[14:53:18.014] <TB2>     INFO: Test took 4681ms.
[14:53:18.017] <TB2>     INFO: scanning low vcal = 70
[14:53:18.436] <TB2>     INFO: Expecting 41600 events.
[14:53:22.697] <TB2>     INFO: 41600 events read in total (3546ms).
[14:53:22.698] <TB2>     INFO: Test took 4681ms.
[14:53:22.700] <TB2>     INFO: scanning low vcal = 80
[14:53:23.118] <TB2>     INFO: Expecting 41600 events.
[14:53:27.400] <TB2>     INFO: 41600 events read in total (3567ms).
[14:53:27.400] <TB2>     INFO: Test took 4700ms.
[14:53:27.403] <TB2>     INFO: scanning low vcal = 90
[14:53:27.821] <TB2>     INFO: Expecting 41600 events.
[14:53:32.083] <TB2>     INFO: 41600 events read in total (3547ms).
[14:53:32.083] <TB2>     INFO: Test took 4680ms.
[14:53:32.087] <TB2>     INFO: scanning low vcal = 100
[14:53:32.505] <TB2>     INFO: Expecting 41600 events.
[14:53:36.905] <TB2>     INFO: 41600 events read in total (3685ms).
[14:53:36.906] <TB2>     INFO: Test took 4819ms.
[14:53:36.908] <TB2>     INFO: scanning low vcal = 110
[14:53:37.324] <TB2>     INFO: Expecting 41600 events.
[14:53:41.610] <TB2>     INFO: 41600 events read in total (3571ms).
[14:53:41.611] <TB2>     INFO: Test took 4703ms.
[14:53:41.614] <TB2>     INFO: scanning low vcal = 120
[14:53:42.029] <TB2>     INFO: Expecting 41600 events.
[14:53:46.326] <TB2>     INFO: 41600 events read in total (3582ms).
[14:53:46.327] <TB2>     INFO: Test took 4713ms.
[14:53:46.331] <TB2>     INFO: scanning low vcal = 130
[14:53:46.747] <TB2>     INFO: Expecting 41600 events.
[14:53:51.021] <TB2>     INFO: 41600 events read in total (3559ms).
[14:53:51.022] <TB2>     INFO: Test took 4691ms.
[14:53:51.025] <TB2>     INFO: scanning low vcal = 140
[14:53:51.442] <TB2>     INFO: Expecting 41600 events.
[14:53:55.724] <TB2>     INFO: 41600 events read in total (3567ms).
[14:53:55.724] <TB2>     INFO: Test took 4699ms.
[14:53:55.727] <TB2>     INFO: scanning low vcal = 150
[14:53:56.145] <TB2>     INFO: Expecting 41600 events.
[14:54:00.411] <TB2>     INFO: 41600 events read in total (3550ms).
[14:54:00.412] <TB2>     INFO: Test took 4685ms.
[14:54:00.416] <TB2>     INFO: scanning low vcal = 160
[14:54:00.832] <TB2>     INFO: Expecting 41600 events.
[14:54:05.099] <TB2>     INFO: 41600 events read in total (3552ms).
[14:54:05.100] <TB2>     INFO: Test took 4684ms.
[14:54:05.103] <TB2>     INFO: scanning low vcal = 170
[14:54:05.520] <TB2>     INFO: Expecting 41600 events.
[14:54:09.809] <TB2>     INFO: 41600 events read in total (3574ms).
[14:54:09.810] <TB2>     INFO: Test took 4707ms.
[14:54:09.815] <TB2>     INFO: scanning low vcal = 180
[14:54:10.231] <TB2>     INFO: Expecting 41600 events.
[14:54:14.507] <TB2>     INFO: 41600 events read in total (3561ms).
[14:54:14.508] <TB2>     INFO: Test took 4693ms.
[14:54:14.511] <TB2>     INFO: scanning low vcal = 190
[14:54:14.930] <TB2>     INFO: Expecting 41600 events.
[14:54:19.217] <TB2>     INFO: 41600 events read in total (3572ms).
[14:54:19.218] <TB2>     INFO: Test took 4707ms.
[14:54:19.220] <TB2>     INFO: scanning low vcal = 200
[14:54:19.638] <TB2>     INFO: Expecting 41600 events.
[14:54:23.894] <TB2>     INFO: 41600 events read in total (3541ms).
[14:54:23.895] <TB2>     INFO: Test took 4675ms.
[14:54:23.898] <TB2>     INFO: scanning low vcal = 210
[14:54:24.318] <TB2>     INFO: Expecting 41600 events.
[14:54:28.605] <TB2>     INFO: 41600 events read in total (3572ms).
[14:54:28.606] <TB2>     INFO: Test took 4708ms.
[14:54:28.608] <TB2>     INFO: scanning low vcal = 220
[14:54:29.025] <TB2>     INFO: Expecting 41600 events.
[14:54:33.315] <TB2>     INFO: 41600 events read in total (3576ms).
[14:54:33.315] <TB2>     INFO: Test took 4707ms.
[14:54:33.318] <TB2>     INFO: scanning low vcal = 230
[14:54:33.736] <TB2>     INFO: Expecting 41600 events.
[14:54:38.020] <TB2>     INFO: 41600 events read in total (3569ms).
[14:54:38.020] <TB2>     INFO: Test took 4702ms.
[14:54:38.024] <TB2>     INFO: scanning low vcal = 240
[14:54:38.439] <TB2>     INFO: Expecting 41600 events.
[14:54:42.724] <TB2>     INFO: 41600 events read in total (3571ms).
[14:54:42.725] <TB2>     INFO: Test took 4701ms.
[14:54:42.728] <TB2>     INFO: scanning low vcal = 250
[14:54:43.147] <TB2>     INFO: Expecting 41600 events.
[14:54:47.431] <TB2>     INFO: 41600 events read in total (3569ms).
[14:54:47.432] <TB2>     INFO: Test took 4704ms.
[14:54:47.436] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:54:47.859] <TB2>     INFO: Expecting 41600 events.
[14:54:52.139] <TB2>     INFO: 41600 events read in total (3565ms).
[14:54:52.139] <TB2>     INFO: Test took 4703ms.
[14:54:52.142] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:54:52.560] <TB2>     INFO: Expecting 41600 events.
[14:54:56.859] <TB2>     INFO: 41600 events read in total (3585ms).
[14:54:56.860] <TB2>     INFO: Test took 4717ms.
[14:54:56.863] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:54:57.280] <TB2>     INFO: Expecting 41600 events.
[14:55:01.550] <TB2>     INFO: 41600 events read in total (3555ms).
[14:55:01.551] <TB2>     INFO: Test took 4688ms.
[14:55:01.554] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:55:01.971] <TB2>     INFO: Expecting 41600 events.
[14:55:06.268] <TB2>     INFO: 41600 events read in total (3582ms).
[14:55:06.269] <TB2>     INFO: Test took 4715ms.
[14:55:06.272] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:55:06.689] <TB2>     INFO: Expecting 41600 events.
[14:55:10.978] <TB2>     INFO: 41600 events read in total (3574ms).
[14:55:10.978] <TB2>     INFO: Test took 4706ms.
[14:55:11.516] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:55:11.518] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:55:11.519] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:55:11.519] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:55:11.519] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:55:11.519] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:55:11.520] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:55:11.520] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:55:11.520] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:55:11.520] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:55:11.520] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:55:11.521] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:55:11.521] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:55:11.521] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:55:11.521] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:55:11.521] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:55:11.521] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:55:50.567] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:55:50.567] <TB2>     INFO: non-linearity mean:  0.958 0.953 0.954 0.957 0.953 0.949 0.958 0.962 0.956 0.957 0.958 0.948 0.948 0.950 0.960 0.957
[14:55:50.567] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.007 0.006 0.008 0.008 0.008 0.010 0.008 0.008 0.008 0.007 0.006 0.006 0.005
[14:55:50.567] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:55:50.591] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:55:50.613] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:55:50.635] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:55:50.657] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:55:50.679] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:55:50.701] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:55:50.724] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:55:50.746] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:55:50.768] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:55:50.790] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:55:50.813] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:55:50.835] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:55:50.857] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:55:50.879] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:55:50.901] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-2-02_FPIXTest-17C-Nebraska-160713-1322_2016-07-13_13h22m_1468434178//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:55:50.923] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[14:55:50.923] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:55:50.931] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:55:50.931] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:55:50.934] <TB2>     INFO: ######################################################################
[14:55:50.934] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:55:50.934] <TB2>     INFO: ######################################################################
[14:55:50.936] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:55:50.946] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:55:50.946] <TB2>     INFO:     run 1 of 1
[14:55:50.946] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:51.291] <TB2>     INFO: Expecting 3120000 events.
[14:56:42.613] <TB2>     INFO: 1307805 events read in total (50607ms).
[14:57:33.438] <TB2>     INFO: 2609070 events read in total (101432ms).
[14:57:53.538] <TB2>     INFO: 3120000 events read in total (121532ms).
[14:57:53.587] <TB2>     INFO: Test took 122642ms.
[14:57:53.665] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:53.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:55.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:56.602] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:58.034] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:59.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:00.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:02.259] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:03.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:05.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:06.489] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:07.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:09.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:10.844] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:12.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:13.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:15.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:16.568] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400916480
[14:58:16.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:58:16.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.0127, RMS = 1.80967
[14:58:16.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[14:58:16.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:58:16.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.8398, RMS = 1.77149
[14:58:16.603] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:58:16.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:58:16.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.0248, RMS = 1.7128
[14:58:16.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[14:58:16.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:58:16.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.7843, RMS = 1.66366
[14:58:16.604] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[14:58:16.606] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:58:16.606] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6323, RMS = 1.00122
[14:58:16.606] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:58:16.606] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:58:16.606] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9498, RMS = 1.0285
[14:58:16.606] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:58:16.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:58:16.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4039, RMS = 1.89139
[14:58:16.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:58:16.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:58:16.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2055, RMS = 1.92461
[14:58:16.607] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:58:16.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:58:16.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.984, RMS = 1.38014
[14:58:16.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:58:16.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:58:16.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2879, RMS = 1.405
[14:58:16.608] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:58:16.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:58:16.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5868, RMS = 2.04933
[14:58:16.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:58:16.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:58:16.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.0446, RMS = 2.09207
[14:58:16.609] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:58:16.611] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:58:16.611] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.1557, RMS = 1.2748
[14:58:16.611] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:58:16.611] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:58:16.611] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8894, RMS = 1.13695
[14:58:16.611] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:58:16.612] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:58:16.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9367, RMS = 1.59457
[14:58:16.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:58:16.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:58:16.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.359, RMS = 1.56877
[14:58:16.613] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:58:16.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:58:16.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5474, RMS = 1.99225
[14:58:16.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:58:16.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:58:16.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8199, RMS = 1.91809
[14:58:16.614] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:58:16.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:58:16.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9493, RMS = 1.4881
[14:58:16.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:58:16.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:58:16.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2137, RMS = 1.80756
[14:58:16.615] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:58:16.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:58:16.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9212, RMS = 1.48548
[14:58:16.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:58:16.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:58:16.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2883, RMS = 1.43667
[14:58:16.616] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:58:16.617] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:58:16.617] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1448, RMS = 1.28184
[14:58:16.617] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:58:16.617] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:58:16.617] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.6149, RMS = 1.24331
[14:58:16.617] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:58:16.618] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:58:16.618] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1777, RMS = 0.92719
[14:58:16.618] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:58:16.618] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:58:16.618] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3778, RMS = 1.0868
[14:58:16.618] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:58:16.619] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:58:16.619] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.9519, RMS = 1.31248
[14:58:16.619] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:58:16.619] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:58:16.619] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8158, RMS = 1.08365
[14:58:16.619] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:58:16.620] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:58:16.620] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8146, RMS = 2.27394
[14:58:16.620] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[14:58:16.620] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:58:16.620] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.9098, RMS = 2.31173
[14:58:16.620] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[14:58:16.621] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:58:16.621] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3628, RMS = 1.11583
[14:58:16.621] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:58:16.621] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:58:16.621] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1466, RMS = 1.35929
[14:58:16.621] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:58:16.625] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[14:58:16.625] <TB2>     INFO: number of dead bumps (per ROC):    27   13    6    5    8   10    0   18   29   33   35   13    6    6    3    0
[14:58:16.625] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:58:16.722] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:58:16.722] <TB2>     INFO: enter test to run
[14:58:16.722] <TB2>     INFO:   test:  no parameter change
[14:58:16.723] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 382.7mA
[14:58:16.724] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[14:58:16.724] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 25.8 C
[14:58:16.724] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:58:17.224] <TB2>    QUIET: Connection to board 141 closed.
[14:58:17.224] <TB2>     INFO: pXar: this is the end, my friend
[14:58:17.224] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
