<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDKernelCodeT.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDKernelCodeT.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDKernelCodeT_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUKernelCodeT.h - Print AMDGPU assembly code ---------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file AMDKernelCodeT.h</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#ifndef AMDKERNELCODET_H</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#define AMDKERNELCODET_H</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SubtargetFeature_8h.html">llvm/MC/SubtargetFeature.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;cstddef&gt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//---------------------------------------------------------------------------//</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// AMD Kernel Code, and its dependencies                                     //</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//---------------------------------------------------------------------------//</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">   24</a></span>&#160;<span class="keyword">typedef</span> uint8_t <a class="code" href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">hsa_powertwo8_t</a>;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#acae74c64928dde56b8d1faad25879203">   25</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AMDKernelCodeT_8h.html#acae74c64928dde56b8d1faad25879203">hsa_ext_code_kind_t</a>;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#a4d058e43da41c147915dbe70cace9947">   26</a></span>&#160;<span class="keyword">typedef</span> uint8_t <a class="code" href="AMDKernelCodeT_8h.html#a4d058e43da41c147915dbe70cace9947">hsa_ext_brig_profile8_t</a>;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#a5030b76e1c72556f42a7dc7eebab16df">   27</a></span>&#160;<span class="keyword">typedef</span> uint8_t <a class="code" href="AMDKernelCodeT_8h.html#a5030b76e1c72556f42a7dc7eebab16df">hsa_ext_brig_machine_model8_t</a>;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#a366dea916dc7cec2954369e132e395e3">   28</a></span>&#160;<span class="keyword">typedef</span> uint64_t <a class="code" href="AMDKernelCodeT_8h.html#a366dea916dc7cec2954369e132e395e3">hsa_ext_control_directive_present64_t</a>;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#af05e7b6c47e7baac1cc9fb203047f168">   29</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="AMDKernelCodeT_8h.html#af05e7b6c47e7baac1cc9fb203047f168">hsa_ext_exception_kind16_t</a>;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#aeb2b662521c2d1056eec8dfd45fbb960">   30</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AMDKernelCodeT_8h.html#aeb2b662521c2d1056eec8dfd45fbb960">hsa_ext_code_kind32_t</a>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structhsa__dim3__s.html">   32</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structhsa__dim3__s.html">hsa_dim3_s</a> {</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structhsa__dim3__s.html#a6cc44f9da21d02da88baac477b885752">   33</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structhsa__dim3__s.html#a6cc44f9da21d02da88baac477b885752">x</a>;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structhsa__dim3__s.html#aa5204b8529d2e845151624885b0c4eae">   34</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structhsa__dim3__s.html#aa5204b8529d2e845151624885b0c4eae">y</a>;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structhsa__dim3__s.html#a849d212d7e79bba4b9399a6f8f92e52f">   35</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structhsa__dim3__s.html#a849d212d7e79bba4b9399a6f8f92e52f">z</a>;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;} <a class="code" href="AMDKernelCodeT_8h.html#a6f7883588491965c45382cd996351aa2">hsa_dim3_t</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/// The version of the amd_*_code_t struct. Minor versions must be</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/// backward compatible.</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae6f7fe254e2d6abbd59002e212bdb7eb">   40</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AMDKernelCodeT_8h.html#ae6f7fe254e2d6abbd59002e212bdb7eb">amd_code_version32_t</a>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336">   41</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336">amd_code_version_t</a> {</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336a6c291e866c521c3eba69c3216b486087">   42</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336a6c291e866c521c3eba69c3216b486087">AMD_CODE_VERSION_MAJOR</a> = 0,</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336a43203d2c5bc25c8d0c47376a51ab91c2">   43</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336a43203d2c5bc25c8d0c47376a51ab91c2">AMD_CODE_VERSION_MINOR</a> = 1</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;};</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// Sets val bits for specified mask in specified dst packed instance.</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#a55f074fb1bd8c82ae322608be62ca00b">   47</a></span>&#160;<span class="preprocessor">#define AMD_HSA_BITS_SET(dst, mask, val)                                       \</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">  dst &amp;= (~(1 &lt;&lt; mask ## _SHIFT) &amp; ~mask);                                     \</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">  dst |= (((val) &lt;&lt; mask ## _SHIFT) &amp; mask)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">// Gets bits for specified mask from specified src packed instance.</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#a64fecf0743025c2d34abf67a45fff9e9">   52</a></span>&#160;<span class="preprocessor">#define AMD_HSA_BITS_GET(src, mask)                                            \</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">  ((src &amp; mask) &gt;&gt; mask ## _SHIFT)                                             \</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/// The values used to define the number of bytes to use for the</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"></span><span class="comment">/// swizzle element size.</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818">   57</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818">amd_element_byte_size_t</a> {</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818a7d41051b5da7ede77cf34713de4cf74c">   58</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818a7d41051b5da7ede77cf34713de4cf74c">AMD_ELEMENT_2_BYTES</a> = 0,</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818ae0f97dbcbbaa93219f9f3adb0a70abfd">   59</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818ae0f97dbcbbaa93219f9f3adb0a70abfd">AMD_ELEMENT_4_BYTES</a> = 1,</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818a0ff72d5be374664bbdbd1c6fdc45cdca">   60</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818a0ff72d5be374664bbdbd1c6fdc45cdca">AMD_ELEMENT_8_BYTES</a> = 2,</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818aa636828001d1284b46d851f62f3108cb">   61</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818aa636828001d1284b46d851f62f3108cb">AMD_ELEMENT_16_BYTES</a> = 3</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;};</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/// Shader program settings for CS. Contains COMPUTE_PGM_RSRC1 and</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">/// COMPUTE_PGM_RSRC2 registers.</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#a97e20abd21524281734e8e54c450e533">   66</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> uint64_t <a class="code" href="AMDKernelCodeT_8h.html#a97e20abd21524281734e8e54c450e533">amd_compute_pgm_resource_register64_t</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/// Every amd_*_code_t has the following properties, which are composed of</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">/// a number of bit fields. Every bit field has a mask (AMD_CODE_PROPERTY_*),</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/// bit width (AMD_CODE_PROPERTY_*_WIDTH, and bit shift amount</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">/// (AMD_CODE_PROPERTY_*_SHIFT) for convenient access. Unused bits must be 0.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/// (Note that bit fields cannot be used as their layout is</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/// implementation defined in the C standard and so cannot be used to</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/// specify an ABI)</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#aadf1021c85c59f85c7909edff140b35f">   76</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AMDKernelCodeT_8h.html#aadf1021c85c59f85c7909edff140b35f">amd_code_property32_t</a>;</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246">   77</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246">amd_code_property_mask_t</a> {</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  /// Enable the setup of the SGPR user data registers</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// (AMD_CODE_PROPERTY_ENABLE_SGPR_*), see documentation of amd_kernel_code_t</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">  /// for initial register state.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// The total number of SGPRuser data registers requested must not</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// exceed 16. Any requests beyond 16 will be ignored.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  /// Used to set COMPUTE_PGM_RSRC2.USER_SGPR (set to total count of</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  /// SGPR user data registers enabled up to 16).</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aa9b24b5ba7b3208c2530ad4f78ec8353">   89</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aa9b24b5ba7b3208c2530ad4f78ec8353">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT</a> = 0,</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aacdab8a5f1735640cf5d659720ffc8b7">   90</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aacdab8a5f1735640cf5d659720ffc8b7">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH</a> = 1,</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7cefc416436567400a8abbd377de41d2">   91</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7cefc416436567400a8abbd377de41d2">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aacdab8a5f1735640cf5d659720ffc8b7">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aa9b24b5ba7b3208c2530ad4f78ec8353">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT</a>,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7b6d6ad902769b8318c27ad4636c6967">   93</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7b6d6ad902769b8318c27ad4636c6967">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT</a> = 1,</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a47ef8f1948c141b79bd6c4b1eeb03784">   94</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a47ef8f1948c141b79bd6c4b1eeb03784">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH</a> = 1,</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2">   95</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a47ef8f1948c141b79bd6c4b1eeb03784">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7b6d6ad902769b8318c27ad4636c6967">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT</a>,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a8f3a2f69047cf8f5f297c2d7e0d0941f">   97</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a8f3a2f69047cf8f5f297c2d7e0d0941f">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT</a> = 2,</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ace5ca8a346ec04aa8197ff027d55bb9e">   98</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ace5ca8a346ec04aa8197ff027d55bb9e">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH</a> = 1,</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6f729ccbde86c027e2ecc7aae6fca779">   99</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6f729ccbde86c027e2ecc7aae6fca779">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ace5ca8a346ec04aa8197ff027d55bb9e">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a8f3a2f69047cf8f5f297c2d7e0d0941f">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT</a>,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246acc3fb4af63efc501df94ee8759a78b55">  101</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246acc3fb4af63efc501df94ee8759a78b55">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT</a> = 3,</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a2e15d4a4c6c4b798a9ba7736c6d791d9">  102</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a2e15d4a4c6c4b798a9ba7736c6d791d9">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH</a> = 1,</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6ca3d67dde824e80e4f92bb20509e317">  103</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6ca3d67dde824e80e4f92bb20509e317">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a2e15d4a4c6c4b798a9ba7736c6d791d9">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246acc3fb4af63efc501df94ee8759a78b55">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT</a>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a59d9c3f041c1550feaf2521f7338c79d">  105</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a59d9c3f041c1550feaf2521f7338c79d">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT</a> = 4,</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246adc07aa88994658d3383ab1c1184ef5c7">  106</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246adc07aa88994658d3383ab1c1184ef5c7">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH</a> = 1,</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3819144ccb78f8a08fc94c3028ffcb32">  107</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3819144ccb78f8a08fc94c3028ffcb32">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246adc07aa88994658d3383ab1c1184ef5c7">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a59d9c3f041c1550feaf2521f7338c79d">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT</a>,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6a1b58bd21b5d075253bb4dc213cf73b">  109</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6a1b58bd21b5d075253bb4dc213cf73b">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT</a> = 5,</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad52c37bbca90e161d1b3b1df94108422">  110</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad52c37bbca90e161d1b3b1df94108422">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH</a> = 1,</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad7caeeeb9f3223ba4fba2642062de409">  111</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad7caeeeb9f3223ba4fba2642062de409">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad52c37bbca90e161d1b3b1df94108422">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6a1b58bd21b5d075253bb4dc213cf73b">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT</a>,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a48e4021707df966d8588a80e97b71d69">  113</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a48e4021707df966d8588a80e97b71d69">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT</a> = 6,</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aeefff85d6966a20a001714f6ac123cd2">  114</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aeefff85d6966a20a001714f6ac123cd2">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH</a> = 1,</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7665218d8d36f97e9f0d0d87a91e8a1f">  115</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7665218d8d36f97e9f0d0d87a91e8a1f">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aeefff85d6966a20a001714f6ac123cd2">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a48e4021707df966d8588a80e97b71d69">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT</a>,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a1a91efbfcaa99fe350965fddde5b36f9">  117</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a1a91efbfcaa99fe350965fddde5b36f9">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT</a> = 7,</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246af3d28029b657255d36de3fdfb4188402">  118</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246af3d28029b657255d36de3fdfb4188402">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH</a> = 1,</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a87e116ddf5d7602a5ae6bf059cc7fbc3">  119</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a87e116ddf5d7602a5ae6bf059cc7fbc3">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246af3d28029b657255d36de3fdfb4188402">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a1a91efbfcaa99fe350965fddde5b36f9">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT</a>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3cbc53e7c30fa32042819476dbda2e14">  121</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3cbc53e7c30fa32042819476dbda2e14">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT</a> = 8,</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7febfbd93d4c1e534d096f03ffc29893">  122</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7febfbd93d4c1e534d096f03ffc29893">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH</a> = 1,</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a1eee5c605630be0302fb537f7a414c7a">  123</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a1eee5c605630be0302fb537f7a414c7a">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7febfbd93d4c1e534d096f03ffc29893">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3cbc53e7c30fa32042819476dbda2e14">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT</a>,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad2334770fc453bbc31d0d054d4d2d104">  125</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad2334770fc453bbc31d0d054d4d2d104">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT</a> = 9,</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246abc09f7a5e5bb9a1ab4035faa22349e99">  126</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246abc09f7a5e5bb9a1ab4035faa22349e99">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH</a> = 1,</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ac6cbc3eb9efc8551a092b4aae54cc45f">  127</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ac6cbc3eb9efc8551a092b4aae54cc45f">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246abc09f7a5e5bb9a1ab4035faa22349e99">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad2334770fc453bbc31d0d054d4d2d104">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT</a>,</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aa1de625f4ad9a0950352684062db52a5">  129</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aa1de625f4ad9a0950352684062db52a5">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_SHIFT</a> = 10,</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a5edd8469530fcc17c9152c202f779296">  130</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a5edd8469530fcc17c9152c202f779296">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_WIDTH</a> = 1,</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a">  131</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a5edd8469530fcc17c9152c202f779296">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aa1de625f4ad9a0950352684062db52a5">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_SHIFT</a>,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad4f0f85484d0d316b300e971dc236dae">  133</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad4f0f85484d0d316b300e971dc236dae">AMD_CODE_PROPERTY_RESERVED1_SHIFT</a> = 11,</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3979ab1241cd9f206314a6a8cc7a57ab">  134</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3979ab1241cd9f206314a6a8cc7a57ab">AMD_CODE_PROPERTY_RESERVED1_WIDTH</a> = 5,</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a2d117aa24dddea207ed0e486f5a6a907">  135</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a2d117aa24dddea207ed0e486f5a6a907">AMD_CODE_PROPERTY_RESERVED1</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3979ab1241cd9f206314a6a8cc7a57ab">AMD_CODE_PROPERTY_RESERVED1_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad4f0f85484d0d316b300e971dc236dae">AMD_CODE_PROPERTY_RESERVED1_SHIFT</a>,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// Control wave ID base counter for GDS ordered-append. Used to set</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// COMPUTE_DISPATCH_INITIATOR.ORDERED_APPEND_ENBL. (Not sure if</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  /// ORDERED_APPEND_MODE also needs to be settable)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246abb2410847a3e8cd98c26efc0e382c95d">  140</a></span>&#160;<span class="comment"></span>  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246abb2410847a3e8cd98c26efc0e382c95d">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT</a> = 16,</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a71801265960a6930a2caeaf3e49dc553">  141</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a71801265960a6930a2caeaf3e49dc553">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH</a> = 1,</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a768d6e5c0e02ae73a1217789cb612b40">  142</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a768d6e5c0e02ae73a1217789cb612b40">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a71801265960a6930a2caeaf3e49dc553">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246abb2410847a3e8cd98c26efc0e382c95d">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT</a>,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">  /// The interleave (swizzle) element size in bytes required by the</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  /// code for private memory. This must be 2, 4, 8 or 16. This value</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// is provided to the finalizer when it is invoked and is recorded</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// here. The hardware will interleave the memory requests of each</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// lane of a wavefront by this element size to ensure each</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// work-item gets a distinct memory memory location. Therefore, the</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  /// finalizer ensures that all load and store operations done to</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  /// private memory do not exceed this size. For example, if the</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  /// element size is 4 (32-bits or dword) and a 64-bit value must be</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">  /// loaded, the finalizer will generate two 32-bit loads. This</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// ensures that the interleaving will get the work-item</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  /// specific dword for both halves of the 64-bit value. If it just</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">  /// did a 64-bit load then it would get one dword which belonged to</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">  /// its own work-item, but the second dword would belong to the</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// adjacent lane work-item since the interleaving is in dwords.</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// The value used must match the value that the runtime configures</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  /// the GPU flat scratch (SH_STATIC_MEM_CONFIG.ELEMENT_SIZE). This</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">  /// is generally DWORD.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">  /// uSE VALUES FROM THE AMD_ELEMENT_BYTE_SIZE_T ENUM.</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3bee9be42329399cee1f570358daa8d3">  165</a></span>&#160;<span class="comment"></span>  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3bee9be42329399cee1f570358daa8d3">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT</a> = 17,</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a377d96a4e2b2185fd66cd14744a44e3b">  166</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a377d96a4e2b2185fd66cd14744a44e3b">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH</a> = 2,</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a67cf600a1059cf2e88d3fd31d9ec7e2f">  167</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a67cf600a1059cf2e88d3fd31d9ec7e2f">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a377d96a4e2b2185fd66cd14744a44e3b">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3bee9be42329399cee1f570358daa8d3">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT</a>,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  /// Are global memory addresses 64 bits. Must match</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  /// amd_kernel_code_t.hsail_machine_model ==</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// HSA_MACHINE_LARGE. Must also match</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  /// SH_MEM_CONFIG.PTR32 (GFX6 (SI)/GFX7 (CI)),</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  /// SH_MEM_CONFIG.ADDRESS_MODE (GFX8 (VI)+).</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a720dff45724985252b3c13ad3c214256">  174</a></span>&#160;<span class="comment"></span>  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a720dff45724985252b3c13ad3c214256">AMD_CODE_PROPERTY_IS_PTR64_SHIFT</a> = 19,</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a21503201833dac1d4544d13d9b4cd488">  175</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a21503201833dac1d4544d13d9b4cd488">AMD_CODE_PROPERTY_IS_PTR64_WIDTH</a> = 1,</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ada58dda78d0ca98dbac61b813b12b704">  176</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ada58dda78d0ca98dbac61b813b12b704">AMD_CODE_PROPERTY_IS_PTR64</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a21503201833dac1d4544d13d9b4cd488">AMD_CODE_PROPERTY_IS_PTR64_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a720dff45724985252b3c13ad3c214256">AMD_CODE_PROPERTY_IS_PTR64_SHIFT</a>,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">  /// Indicate if the generated ISA is using a dynamically sized call</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">  /// stack. This can happen if calls are implemented using a call</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  /// stack and recursion, alloca or calls to indirect functions are</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">  /// present. In these cases the Finalizer cannot compute the total</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">  /// private segment size at compile time. In this case the</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  /// workitem_private_segment_byte_size only specifies the statically</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// know private segment size, and additional space must be added</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// for the call stack.</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a28a75ca1415ef6ebd7cd3defa9f89f04">  186</a></span>&#160;<span class="comment"></span>  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a28a75ca1415ef6ebd7cd3defa9f89f04">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT</a> = 20,</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a54fc8ea8bf4e2e3a86176aab4ac1577b">  187</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a54fc8ea8bf4e2e3a86176aab4ac1577b">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH</a> = 1,</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ae2cf9305ae9bb7d01a81a370bdd9a6c1">  188</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ae2cf9305ae9bb7d01a81a370bdd9a6c1">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a54fc8ea8bf4e2e3a86176aab4ac1577b">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a28a75ca1415ef6ebd7cd3defa9f89f04">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT</a>,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  /// Indicate if code generated has support for debugging.</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246afb3e43726e3a08fe3471fa527f50f4f7">  191</a></span>&#160;<span class="comment"></span>  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246afb3e43726e3a08fe3471fa527f50f4f7">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT</a> = 21,</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ace47118c58a5be160e594545d90bedc7">  192</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ace47118c58a5be160e594545d90bedc7">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH</a> = 1,</div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6fff844a3c973d3cfa14656d7f3c326e">  193</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6fff844a3c973d3cfa14656d7f3c326e">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ace47118c58a5be160e594545d90bedc7">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246afb3e43726e3a08fe3471fa527f50f4f7">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT</a>,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246af3953162d167b76545ccb764b6ca531c">  195</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246af3953162d167b76545ccb764b6ca531c">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT</a> = 22,</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246adc6248a9791ef5fdd669c0ca8d45e174">  196</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246adc6248a9791ef5fdd669c0ca8d45e174">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH</a> = 1,</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ab35b1d12c35be273d4bf39fdcb022a79">  197</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ab35b1d12c35be273d4bf39fdcb022a79">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246adc6248a9791ef5fdd669c0ca8d45e174">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246af3953162d167b76545ccb764b6ca531c">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT</a>,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6bcf042fabaa38ef83f5898bded03d42">  199</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6bcf042fabaa38ef83f5898bded03d42">AMD_CODE_PROPERTY_RESERVED2_SHIFT</a> = 23,</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a30c9022fa5b98afdd1f81c7d61193945">  200</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a30c9022fa5b98afdd1f81c7d61193945">AMD_CODE_PROPERTY_RESERVED2_WIDTH</a> = 9,</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6b9c704abdfa673ece12d9803e3b3ac6">  201</a></span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6b9c704abdfa673ece12d9803e3b3ac6">AMD_CODE_PROPERTY_RESERVED2</a> = ((1 &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a30c9022fa5b98afdd1f81c7d61193945">AMD_CODE_PROPERTY_RESERVED2_WIDTH</a>) - 1) &lt;&lt; <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6bcf042fabaa38ef83f5898bded03d42">AMD_CODE_PROPERTY_RESERVED2_SHIFT</a></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;};</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/// The hsa_ext_control_directives_t specifies the values for the HSAIL</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">/// control directives. These control how the finalizer generates code. This</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">/// struct is used both as an argument to hsaFinalizeKernel to specify values for</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/// the control directives, and is used in HsaKernelCode to record the values of</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/// the control directives that the finalize used when generating the code which</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/// either came from the finalizer argument or explicit HSAIL control</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">/// directives. See the definition of the control directives in HSA Programmer&#39;s</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/// Reference Manual which also defines how the values specified as finalizer</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/// arguments have to agree with the control directives in the HSAIL code.</span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="structhsa__ext__control__directives__s.html">  213</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structhsa__ext__control__directives__s.html">hsa_ext_control_directives_s</a> {<span class="comment"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  /// This is a bit set indicating which control directives have been</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  /// specified. If the value is 0 then there are no control directives specified</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">  /// and the rest of the fields can be ignored. The bits are accessed using the</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">  /// hsa_ext_control_directives_present_mask_t. Any control directive that is not</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">  /// enabled in this bit set must have the value of all 0s.</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="structhsa__ext__control__directives__s.html#a31c3cd8b821b9c494aa0ab25c3d4cfe4">  219</a></span>&#160;<span class="comment"></span>  <a class="code" href="AMDKernelCodeT_8h.html#a366dea916dc7cec2954369e132e395e3">hsa_ext_control_directive_present64_t</a> <a class="code" href="structhsa__ext__control__directives__s.html#a31c3cd8b821b9c494aa0ab25c3d4cfe4">enabled_control_directives</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">  /// If enableBreakExceptions is not enabled then must be 0, otherwise must be</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// non-0 and specifies the set of HSAIL exceptions that must have the BREAK</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// policy enabled. If this set is not empty then the generated code may have</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">  /// lower performance than if the set is empty. If the kernel being finalized</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">  /// has any enablebreakexceptions control directives, then the values specified</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  /// by this argument are unioned with the values in these control</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  /// directives. If any of the functions the kernel calls have an</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">  /// enablebreakexceptions control directive, then they must be equal or a</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  /// subset of, this union.</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structhsa__ext__control__directives__s.html#a9c4647ae4eeaacf6fcfacd2f57ba7818">  230</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">hsa_ext_exception_kind16_t</a> <a class="code" href="structhsa__ext__control__directives__s.html#a9c4647ae4eeaacf6fcfacd2f57ba7818">enable_break_exceptions</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">  /// If enableDetectExceptions is not enabled then must be 0, otherwise must be</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">  /// non-0 and specifies the set of HSAIL exceptions that must have the DETECT</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  /// policy enabled. If this set is not empty then the generated code may have</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">  /// lower performance than if the set is empty. However, an implementation</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  /// should endeavour to make the performance impact small. If the kernel being</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// finalized has any enabledetectexceptions control directives, then the</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// values specified by this argument are unioned with the values in these</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">  /// control directives. If any of the functions the kernel calls have an</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">  /// enabledetectexceptions control directive, then they must be equal or a</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">  /// subset of, this union.</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="structhsa__ext__control__directives__s.html#a13fe03d13e93da6c8f23ec4fd4a1acb7">  242</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">hsa_ext_exception_kind16_t</a> <a class="code" href="structhsa__ext__control__directives__s.html#a13fe03d13e93da6c8f23ec4fd4a1acb7">enable_detect_exceptions</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">  /// If maxDynamicGroupSize is not enabled then must be 0, and any amount of</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">  /// dynamic group segment can be allocated for a dispatch, otherwise the value</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// specifies the maximum number of bytes of dynamic group segment that can be</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  /// allocated for a dispatch. If the kernel being finalized has any</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">  /// maxdynamicsize control directives, then the values must be the same, and</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">  /// must be the same as this argument if it is enabled. This value can be used</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">  /// by the finalizer to determine the maximum number of bytes of group memory</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">  /// used by each work-group by adding this value to the group memory required</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">  /// for all group segment variables used by the kernel and all functions it</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">  /// calls, and group memory used to implement other HSAIL features such as</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// fbarriers and the detect exception operations. This can allow the finalizer</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// to determine the expected number of work-groups that can be executed by a</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// compute unit and allow more resources to be allocated to the work-items if</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">  /// it is known that fewer work-groups can be executed due to group memory</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">  /// limitations.</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structhsa__ext__control__directives__s.html#a39a5f04876f5b09c1f27a550d370c11b">  259</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structhsa__ext__control__directives__s.html#a39a5f04876f5b09c1f27a550d370c11b">max_dynamic_group_size</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">  /// If maxFlatGridSize is not enabled then must be 0, otherwise must be greater</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">  /// than 0. See HSA Programmer&#39;s Reference Manual description of</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">  /// maxflatgridsize control directive.</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structhsa__ext__control__directives__s.html#a9e7cbde447d4b61663af4c711c853598">  264</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structhsa__ext__control__directives__s.html#a9e7cbde447d4b61663af4c711c853598">max_flat_grid_size</a>;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">  /// If maxFlatWorkgroupSize is not enabled then must be 0, otherwise must be</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  /// greater than 0. See HSA Programmer&#39;s Reference Manual description of</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">  /// maxflatworkgroupsize control directive.</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="structhsa__ext__control__directives__s.html#af3cc87d5c7c7509e8ca0a34d5cae5cac">  269</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structhsa__ext__control__directives__s.html#af3cc87d5c7c7509e8ca0a34d5cae5cac">max_flat_workgroup_size</a>;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// If requestedWorkgroupsPerCu is not enabled then must be 0, and the</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// finalizer is free to generate ISA that may result in any number of</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">  /// work-groups executing on a single compute unit. Otherwise, the finalizer</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">  /// should attempt to generate ISA that will allow the specified number of</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">  /// work-groups to execute on a single compute unit. This is only a hint and</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  /// can be ignored by the finalizer. If the kernel being finalized, or any of</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  /// the functions it calls, has a requested control directive, then the values</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">  /// must be the same. This can be used to determine the number of resources</span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">  /// that should be allocated to a single work-group and work-item. For example,</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">  /// a low value may allow more resources to be allocated, resulting in higher</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">  /// per work-item performance, as it is known there will never be more than the</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// specified number of work-groups actually executing on the compute</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">  /// unit. Conversely, a high value may allocate fewer resources, resulting in</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /// lower per work-item performance, which is offset by the fact it allows more</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  /// work-groups to actually execute on the compute unit.</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="structhsa__ext__control__directives__s.html#a98b569b73e93a2c789560c1b27ddd1f9">  286</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structhsa__ext__control__directives__s.html#a98b569b73e93a2c789560c1b27ddd1f9">requested_workgroups_per_cu</a>;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">  /// If not enabled then all elements for Dim3 must be 0, otherwise every</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">  /// element must be greater than 0. See HSA Programmer&#39;s Reference Manual</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">  /// description of requiredgridsize control directive.</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="structhsa__ext__control__directives__s.html#aa39aa47358123940e91a59d86675ed56">  291</a></span>&#160;<span class="comment"></span>  <a class="code" href="structhsa__dim3__s.html">hsa_dim3_t</a> <a class="code" href="structhsa__ext__control__directives__s.html#aa39aa47358123940e91a59d86675ed56">required_grid_size</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// If requiredWorkgroupSize is not enabled then all elements for Dim3 must be</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// 0, and the produced code can be dispatched with any legal work-group range</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  /// consistent with the dispatch dimensions. Otherwise, the code produced must</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// always be dispatched with the specified work-group range. No element of the</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">  /// specified range must be 0. It must be consistent with required_dimensions</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">  /// and max_flat_workgroup_size. If the kernel being finalized, or any of the</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  /// functions it calls, has a requiredworkgroupsize control directive, then the</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  /// values must be the same. Specifying a value can allow the finalizer to</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">  /// optimize work-group id operations, and if the number of work-items in the</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  /// work-group is less than the WAVESIZE then barrier operations can be</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// optimized to just a memory fence.</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="structhsa__ext__control__directives__s.html#aafa76308e79d007eb024a85e1dbd445c">  304</a></span>&#160;<span class="comment"></span>  <a class="code" href="structhsa__dim3__s.html">hsa_dim3_t</a> <a class="code" href="structhsa__ext__control__directives__s.html#aafa76308e79d007eb024a85e1dbd445c">required_workgroup_size</a>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// If requiredDim is not enabled then must be 0 and the produced kernel code</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// can be dispatched with 1, 2 or 3 dimensions. If enabled then the value is</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// 1..3 and the code produced must only be dispatched with a dimension that</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// matches. Other values are illegal. If the kernel being finalized, or any of</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// the functions it calls, has a requireddimsize control directive, then the</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">  /// values must be the same. This can be used to optimize the code generated to</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  /// compute the absolute and flat work-group and work-item id, and the dim</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">  /// HSAIL operations.</span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="structhsa__ext__control__directives__s.html#ac8012e3727779504aee5326dc8dc11a3">  314</a></span>&#160;<span class="comment"></span>  uint8_t <a class="code" href="structhsa__ext__control__directives__s.html#ac8012e3727779504aee5326dc8dc11a3">required_dim</a>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">  /// Reserved. Must be 0.</span></div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="structhsa__ext__control__directives__s.html#a13592ebe73dfaafc1aa8fb8280e6bad0">  317</a></span>&#160;<span class="comment"></span>  uint8_t reserved[75];</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;} <a class="code" href="AMDKernelCodeT_8h.html#a40c83573be6c1e21ad46ff8a7edd21b0">hsa_ext_control_directives_t</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">/// AMD Kernel Code Object (amd_kernel_code_t). GPU CP uses the AMD Kernel</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/// Code Object to set up the hardware to execute the kernel dispatch.</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/// Initial Kernel Register State.</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/// Initial kernel register state will be set up by CP/SPI prior to the start</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">/// of execution of every wavefront. This is limited by the constraints of the</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">/// current hardware.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/// The order of the SGPR registers is defined, but the Finalizer can specify</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/// which ones are actually setup in the amd_kernel_code_t object using the</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/// enable_sgpr_* bit fields. The register numbers used for enabled registers</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/// are dense starting at SGPR0: the first enabled register is SGPR0, the next</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/// enabled register is SGPR1 etc.; disabled registers do not have an SGPR</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">/// number.</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">/// The initial SGPRs comprise up to 16 User SRGPs that are set up by CP and</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/// apply to all waves of the grid. It is possible to specify more than 16 User</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">/// SGPRs using the enable_sgpr_* bit fields, in which case only the first 16</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/// are actually initialized. These are then immediately followed by the System</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/// SGPRs that are set up by ADC/SPI and can have different values for each wave</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/// of the grid dispatch.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">/// SGPR register initial state is defined as follows:</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/// Private Segment Buffer (enable_sgpr_private_segment_buffer):</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">///   Number of User SGPR registers: 4. V# that can be used, together with</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">///   Scratch Wave Offset as an offset, to access the Private/Spill/Arg</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">///   segments using a segment address. It must be set as follows:</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">///     - Base address: of the scratch memory area used by the dispatch. It</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">///       does not include the scratch wave offset. It will be the per process</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">///       SH_HIDDEN_PRIVATE_BASE_VMID plus any offset from this dispatch (for</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">///       example there may be a per pipe offset, or per AQL Queue offset).</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">///     - Stride + data_format: Element Size * Index Stride (???)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">///     - Cache swizzle: ???</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">///     - Swizzle enable: SH_STATIC_MEM_CONFIG.SWIZZLE_ENABLE (must be 1 for</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">///       scratch)</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">///     - Num records: Flat Scratch Work Item Size / Element Size (???)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">///     - Dst_sel_*: ???</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">///     - Num_format: ???</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">///     - Element_size: SH_STATIC_MEM_CONFIG.ELEMENT_SIZE (will be DWORD, must</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">///       agree with amd_kernel_code_t.privateElementSize)</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">///     - Index_stride: SH_STATIC_MEM_CONFIG.INDEX_STRIDE (will be 64 as must</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">///       be number of wavefront lanes for scratch, must agree with</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">///       amd_kernel_code_t.wavefrontSize)</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">///     - Add tid enable: 1</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">///     - ATC: from SH_MEM_CONFIG.PRIVATE_ATC,</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">///     - Hash_enable: ???</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">///     - Heap: ???</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">///     - Mtype: from SH_STATIC_MEM_CONFIG.PRIVATE_MTYPE</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">///     - Type: 0 (a buffer) (???)</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/// Dispatch Ptr (enable_sgpr_dispatch_ptr):</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">///   Number of User SGPR registers: 2. 64 bit address of AQL dispatch packet</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">///   for kernel actually executing.</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/// Queue Ptr (enable_sgpr_queue_ptr):</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">///   Number of User SGPR registers: 2. 64 bit address of AmdQueue object for</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">///   AQL queue on which the dispatch packet was queued.</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">/// Kernarg Segment Ptr (enable_sgpr_kernarg_segment_ptr):</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">///   Number of User SGPR registers: 2. 64 bit address of Kernarg segment. This</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">///   is directly copied from the kernargPtr in the dispatch packet. Having CP</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">///   load it once avoids loading it at the beginning of every wavefront.</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/// Dispatch Id (enable_sgpr_dispatch_id):</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">///   Number of User SGPR registers: 2. 64 bit Dispatch ID of the dispatch</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">///   packet being executed.</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/// Flat Scratch Init (enable_sgpr_flat_scratch_init):</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">///   Number of User SGPR registers: 2. This is 2 SGPRs.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">///   For CI/VI:</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">///     The first SGPR is a 32 bit byte offset from SH_MEM_HIDDEN_PRIVATE_BASE</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">///     to base of memory for scratch for this dispatch. This is the same offset</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="comment">///     used in computing the Scratch Segment Buffer base address. The value of</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment">///     Scratch Wave Offset must be added by the kernel code and moved to</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">///     SGPRn-4 for use as the FLAT SCRATCH BASE in flat memory instructions.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">///     The second SGPR is 32 bit byte size of a single work-item&#39;s scratch</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">///     memory usage. This is directly loaded from the dispatch packet Private</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">///     Segment Byte Size and rounded up to a multiple of DWORD.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">///     \todo [Does CP need to round this to &gt;4 byte alignment?]</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">///     The kernel code must move to SGPRn-3 for use as the FLAT SCRATCH SIZE in</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">///     flat memory instructions. Having CP load it once avoids loading it at</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">///     the beginning of every wavefront.</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">///   For PI:</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">///     This is the 64 bit base address of the scratch backing memory for</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">///     allocated by CP for this dispatch.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/// Private Segment Size (enable_sgpr_private_segment_size):</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">///   Number of User SGPR registers: 1. The 32 bit byte size of a single</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">///   work-item&#39;s scratch memory allocation. This is the value from the dispatch</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">///   packet. Private Segment Byte Size rounded up by CP to a multiple of DWORD.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">///   \todo [Does CP need to round this to &gt;4 byte alignment?]</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">///   Having CP load it once avoids loading it at the beginning of every</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">///   wavefront.</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">///   \todo [This will not be used for CI/VI since it is the same value as</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">///   the second SGPR of Flat Scratch Init. However, it is need for PI which</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">///   changes meaning of Flat Scratchg Init..]</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/// Grid Work-Group Count X (enable_sgpr_grid_workgroup_count_x):</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">///   Number of User SGPR registers: 1. 32 bit count of the number of</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">///   work-groups in the X dimension for the grid being executed. Computed from</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">///   the fields in the HsaDispatchPacket as</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">///   ((gridSize.x+workgroupSize.x-1)/workgroupSize.x).</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">/// Grid Work-Group Count Y (enable_sgpr_grid_workgroup_count_y):</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">///   Number of User SGPR registers: 1. 32 bit count of the number of</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">///   work-groups in the Y dimension for the grid being executed. Computed from</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">///   the fields in the HsaDispatchPacket as</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">///   ((gridSize.y+workgroupSize.y-1)/workgroupSize.y).</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">///   Only initialized if &lt;16 previous SGPRs initialized.</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/// Grid Work-Group Count Z (enable_sgpr_grid_workgroup_count_z):</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">///   Number of User SGPR registers: 1. 32 bit count of the number of</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">///   work-groups in the Z dimension for the grid being executed. Computed</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">///   from the fields in the HsaDispatchPacket as</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">///   ((gridSize.z+workgroupSize.z-1)/workgroupSize.z).</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">///   Only initialized if &lt;16 previous SGPRs initialized.</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">/// Work-Group Id X (enable_sgpr_workgroup_id_x):</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">///   Number of System SGPR registers: 1. 32 bit work group id in X dimension</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">///   of grid for wavefront. Always present.</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/// Work-Group Id Y (enable_sgpr_workgroup_id_y):</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">///   Number of System SGPR registers: 1. 32 bit work group id in Y dimension</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">///   of grid for wavefront.</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/// Work-Group Id Z (enable_sgpr_workgroup_id_z):</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">///   Number of System SGPR registers: 1. 32 bit work group id in Z dimension</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">///   of grid for wavefront. If present then Work-group Id Y will also be</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">///   present</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/// Work-Group Info (enable_sgpr_workgroup_info):</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">///   Number of System SGPR registers: 1. {first_wave, 14&#39;b0000,</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">///   ordered_append_term[10:0], threadgroup_size_in_waves[5:0]}</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">/// Private Segment Wave Byte Offset</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">/// (enable_sgpr_private_segment_wave_byte_offset):</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">///   Number of System SGPR registers: 1. 32 bit byte offset from base of</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">///   dispatch scratch base. Must be used as an offset with Private/Spill/Arg</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">///   segment address when using Scratch Segment Buffer. It must be added to</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">///   Flat Scratch Offset if setting up FLAT SCRATCH for flat addressing.</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">/// The order of the VGPR registers is defined, but the Finalizer can specify</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/// which ones are actually setup in the amd_kernel_code_t object using the</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/// enableVgpr*  bit fields. The register numbers used for enabled registers</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/// are dense starting at VGPR0: the first enabled register is VGPR0, the next</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/// enabled register is VGPR1 etc.; disabled registers do not have an VGPR</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/// number.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/// VGPR register initial state is defined as follows:</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/// Work-Item Id X (always initialized):</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">///   Number of registers: 1. 32 bit work item id in X dimension of work-group</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">///   for wavefront lane.</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/// Work-Item Id X (enable_vgpr_workitem_id &gt; 0):</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">///   Number of registers: 1. 32 bit work item id in Y dimension of work-group</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">///   for wavefront lane.</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/// Work-Item Id X (enable_vgpr_workitem_id &gt; 0):</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">///   Number of registers: 1. 32 bit work item id in Z dimension of work-group</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">///   for wavefront lane.</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/// The setting of registers is being done by existing GPU hardware as follows:</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">///   1) SGPRs before the Work-Group Ids are set by CP using the 16 User Data</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">///      registers.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">///   2) Work-group Id registers X, Y, Z are set by SPI which supports any</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">///      combination including none.</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">///   3) Scratch Wave Offset is also set by SPI which is why its value cannot</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">///      be added into the value Flat Scratch Offset which would avoid the</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">///      Finalizer generated prolog having to do the add.</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">///   4) The VGPRs are set by SPI which only supports specifying either (X),</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">///      (X, Y) or (X, Y, Z).</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/// Flat Scratch Dispatch Offset and Flat Scratch Size are adjacent SGRRs so</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">/// they can be moved as a 64 bit value to the hardware required SGPRn-3 and</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">/// SGPRn-4 respectively using the Finalizer ?FLAT_SCRATCH? Register.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">/// The global segment can be accessed either using flat operations or buffer</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/// operations. If buffer operations are used then the Global Buffer used to</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/// access HSAIL Global/Readonly/Kernarg (which are combine) segments using a</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">/// segment address is not passed into the kernel code by CP since its base</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/// address is always 0. Instead the Finalizer generates prolog code to</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/// initialize 4 SGPRs with a V# that has the following properties, and then</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/// uses that in the buffer instructions:</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">///   - base address of 0</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">///   - no swizzle</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">///   - ATC=1</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">///   - MTYPE set to support memory coherence specified in</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">///     amd_kernel_code_t.globalMemoryCoherence</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/// When the Global Buffer is used to access the Kernarg segment, must add the</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/// dispatch packet kernArgPtr to a kernarg segment address before using this V#.</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/// Alternatively scalar loads can be used if the kernarg offset is uniform, as</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/// the kernarg segment is constant for the duration of the kernel execution.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html">  530</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structamd__kernel__code__s.html">amd_kernel_code_s</a> {</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a1b1471432d05c97aa4c1848c1d852bbf">  531</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structamd__kernel__code__s.html#a1b1471432d05c97aa4c1848c1d852bbf">amd_kernel_code_version_major</a>;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a2862a0fae72aca5a5d2f736e7c5ecd8f">  532</a></span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structamd__kernel__code__s.html#a2862a0fae72aca5a5d2f736e7c5ecd8f">amd_kernel_code_version_minor</a>;</div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a13ec65b2962862fd9dd574d03f703c03">  533</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structamd__kernel__code__s.html#a13ec65b2962862fd9dd574d03f703c03">amd_machine_kind</a>;</div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#aabe314d3e44dc3cd05b73b89687cbb0c">  534</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structamd__kernel__code__s.html#aabe314d3e44dc3cd05b73b89687cbb0c">amd_machine_version_major</a>;</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a25ca07a7804433b0e26ecc20d9e1a531">  535</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structamd__kernel__code__s.html#a25ca07a7804433b0e26ecc20d9e1a531">amd_machine_version_minor</a>;</div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a85c41c5ce2132d8a93f27199dfc681f6">  536</a></span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structamd__kernel__code__s.html#a85c41c5ce2132d8a93f27199dfc681f6">amd_machine_version_stepping</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">  /// Byte offset (possibly negative) from start of amd_kernel_code_t</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">  /// object to kernel&#39;s entry point instruction. The actual code for</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">  /// the kernel is required to be 256 byte aligned to match hardware</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">  /// requirements (SQ cache line is 16). The code must be position</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">  /// independent code (PIC) for AMD devices to give runtime the</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment">  /// option of copying code to discrete GPU memory or APU L2</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">  /// cache. The Finalizer should endeavour to allocate all kernel</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">  /// machine code in contiguous memory pages so that a device</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">  /// pre-fetcher will tend to only pre-fetch Kernel Code objects,</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">  /// improving cache performance.</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#ab80a7b908b126b9edccb7812d1051e6e">  548</a></span>&#160;<span class="comment"></span>  int64_t <a class="code" href="structamd__kernel__code__s.html#ab80a7b908b126b9edccb7812d1051e6e">kernel_code_entry_byte_offset</a>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">  /// Range of bytes to consider prefetching expressed as an offset</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">  /// and size. The offset is from the start (possibly negative) of</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">  /// amd_kernel_code_t object. Set both to 0 if no prefetch</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">  /// information is available.</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a79d19b3dfc497632c6d955628495a1dd">  554</a></span>&#160;<span class="comment"></span>  int64_t <a class="code" href="structamd__kernel__code__s.html#a79d19b3dfc497632c6d955628495a1dd">kernel_code_prefetch_byte_offset</a>;</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a1fae4434b5596645ae4911169a18ba21">  555</a></span>&#160;  uint64_t <a class="code" href="structamd__kernel__code__s.html#a1fae4434b5596645ae4911169a18ba21">kernel_code_prefetch_byte_size</a>;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">  /// Reserved. Must be 0.</span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a38c9d6cce2fabfe6381599fe9f3914e2">  558</a></span>&#160;<span class="comment"></span>  uint64_t <a class="code" href="structamd__kernel__code__s.html#a38c9d6cce2fabfe6381599fe9f3914e2">reserved0</a>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">  /// Shader program settings for CS. Contains COMPUTE_PGM_RSRC1 and</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">  /// COMPUTE_PGM_RSRC2 registers.</span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#aa4903883a5d71f2a447f17c0ceb65bb9">  562</a></span>&#160;<span class="comment"></span>  uint64_t <a class="code" href="structamd__kernel__code__s.html#aa4903883a5d71f2a447f17c0ceb65bb9">compute_pgm_resource_registers</a>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">  /// Code properties. See amd_code_property_mask_t for a full list of</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment">  /// properties.</span></div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">  566</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">  /// The amount of memory required for the combined private, spill</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">  /// and arg segments for a work-item in bytes. If</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">  /// is_dynamic_callstack is 1 then additional space must be added to</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">  /// this value for the call stack.</span></div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a4df57402a4d6bce6adc008a2c2703630">  572</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structamd__kernel__code__s.html#a4df57402a4d6bce6adc008a2c2703630">workitem_private_segment_byte_size</a>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">  /// The amount of group segment memory required by a work-group in</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">  /// bytes. This does not include any dynamically allocated group</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">  /// segment memory that may be added when the kernel is</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">  /// dispatched.</span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a76d1342950ad5679cb75e5a551583961">  578</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structamd__kernel__code__s.html#a76d1342950ad5679cb75e5a551583961">workgroup_group_segment_byte_size</a>;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">  /// Number of byte of GDS required by kernel dispatch. Must be 0 if</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">  /// not using GDS.</span></div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#ab131471b40714a56b941ba224df46401">  582</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structamd__kernel__code__s.html#ab131471b40714a56b941ba224df46401">gds_segment_byte_size</a>;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">  /// The size in bytes of the kernarg segment that holds the values</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">  /// of the arguments to the kernel. This could be used by CP to</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">  /// prefetch the kernarg segment pointed to by the dispatch packet.</span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#aa840eff57f443d0ad4f62ddd4d6d9e7f">  587</a></span>&#160;<span class="comment"></span>  uint64_t <a class="code" href="structamd__kernel__code__s.html#aa840eff57f443d0ad4f62ddd4d6d9e7f">kernarg_segment_byte_size</a>;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">  /// Number of fbarrier&#39;s used in the kernel and all functions it</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">  /// calls. If the implementation uses group memory to allocate the</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">  /// fbarriers then that amount must already be included in the</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">  /// workgroup_group_segment_byte_size total.</span></div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a0fd3b0027b18bfb68447eff86ae369de">  593</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="structamd__kernel__code__s.html#a0fd3b0027b18bfb68447eff86ae369de">workgroup_fbarrier_count</a>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">  /// Number of scalar registers used by a wavefront. This includes</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">  /// the special SGPRs for VCC, Flat Scratch Base, Flat Scratch Size</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">  /// and XNACK (for GFX8 (VI)). It does not include the 16 SGPR added if a</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">  /// trap handler is enabled. Used to set COMPUTE_PGM_RSRC1.SGPRS.</span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#ab8ca3407b13af2f0d9a9c80ce582c37b">  599</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structamd__kernel__code__s.html#ab8ca3407b13af2f0d9a9c80ce582c37b">wavefront_sgpr_count</a>;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">  /// Number of vector registers used by each work-item. Used to set</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">  /// COMPUTE_PGM_RSRC1.VGPRS.</span></div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#ad6400e51805c0d3e6658f51e0f4b1258">  603</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structamd__kernel__code__s.html#ad6400e51805c0d3e6658f51e0f4b1258">workitem_vgpr_count</a>;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">  /// If reserved_vgpr_count is 0 then must be 0. Otherwise, this is the</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">  /// first fixed VGPR number reserved.</span></div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a110a82e27c4c538dd9265a897043f666">  607</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structamd__kernel__code__s.html#a110a82e27c4c538dd9265a897043f666">reserved_vgpr_first</a>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">  /// The number of consecutive VGPRs reserved by the client. If</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">  /// is_debug_supported then this count includes VGPRs reserved</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">  /// for debugger use.</span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a6757964e0e2e4a2f85ea0d3aef282668">  612</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structamd__kernel__code__s.html#a6757964e0e2e4a2f85ea0d3aef282668">reserved_vgpr_count</a>;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">  /// If reserved_sgpr_count is 0 then must be 0. Otherwise, this is the</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">  /// first fixed SGPR number reserved.</span></div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#ab3ded9dece15b44ade5de4f64617bbc1">  616</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structamd__kernel__code__s.html#ab3ded9dece15b44ade5de4f64617bbc1">reserved_sgpr_first</a>;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">  /// The number of consecutive SGPRs reserved by the client. If</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">  /// is_debug_supported then this count includes SGPRs reserved</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">  /// for debugger use.</span></div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#ab08abdcbd560da11ea18952a8addd07c">  621</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structamd__kernel__code__s.html#ab08abdcbd560da11ea18952a8addd07c">reserved_sgpr_count</a>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">  /// If is_debug_supported is 0 then must be 0. Otherwise, this is the</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">  /// fixed SGPR number used to hold the wave scratch offset for the</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">  /// entire kernel execution, or uint16_t(-1) if the register is not</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">  /// used or not known.</span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a7d620d42712646db99a1161164288821">  627</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structamd__kernel__code__s.html#a7d620d42712646db99a1161164288821">debug_wavefront_private_segment_offset_sgpr</a>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">  /// If is_debug_supported is 0 then must be 0. Otherwise, this is the</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">  /// fixed SGPR number of the first of 4 SGPRs used to hold the</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">  /// scratch V# used for the entire kernel execution, or uint16_t(-1)</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">  /// if the registers are not used or not known.</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#af9ab4a23378c0a0447856cab09d99d3b">  633</a></span>&#160;<span class="comment"></span>  <a class="code" href="classuint16__t.html">uint16_t</a> <a class="code" href="structamd__kernel__code__s.html#af9ab4a23378c0a0447856cab09d99d3b">debug_private_segment_buffer_sgpr</a>;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">  /// The maximum byte alignment of variables used by the kernel in</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">  /// the specified memory segment. Expressed as a power of two. Must</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">  /// be at least HSA_POWERTWO_16.</span></div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#af85002142572904a6c1cfd34a7be4516">  638</a></span>&#160;<span class="comment"></span>  uint8_t <a class="code" href="structamd__kernel__code__s.html#af85002142572904a6c1cfd34a7be4516">kernarg_segment_alignment</a>;</div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a1dc095c5422453e140bacab2f6ee4258">  639</a></span>&#160;  uint8_t <a class="code" href="structamd__kernel__code__s.html#a1dc095c5422453e140bacab2f6ee4258">group_segment_alignment</a>;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a5ec21277f6bea3560d5e94e420c1552b">  640</a></span>&#160;  uint8_t <a class="code" href="structamd__kernel__code__s.html#a5ec21277f6bea3560d5e94e420c1552b">private_segment_alignment</a>;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">  /// Wavefront size expressed as a power of two. Must be a power of 2</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">  /// in range 1..64 inclusive. Used to support runtime query that</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">  /// obtains wavefront size, which may be used by application to</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">  /// allocated dynamic group memory and set the dispatch work-group</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">  /// size.</span></div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#ab1e1a521e8178224bf3e065bbccbd94d">  647</a></span>&#160;<span class="comment"></span>  uint8_t <a class="code" href="structamd__kernel__code__s.html#ab1e1a521e8178224bf3e065bbccbd94d">wavefront_size</a>;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a12bc90ded26f094af7a9c6f8e543c01d">  649</a></span>&#160;  int32_t <a class="code" href="structamd__kernel__code__s.html#a12bc90ded26f094af7a9c6f8e543c01d">call_convention</a>;</div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a44f604ec796b7b3c6a711f2cbf235d6c">  650</a></span>&#160;  uint8_t reserved3[12];</div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#af4388bf1729c7913f4bcca568c2d8d02">  651</a></span>&#160;  uint64_t <a class="code" href="structamd__kernel__code__s.html#af4388bf1729c7913f4bcca568c2d8d02">runtime_loader_kernel_symbol</a>;</div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="structamd__kernel__code__s.html#a9ba7e94f39f031a84a44f97d924ce850">  652</a></span>&#160;  uint64_t control_directives[16];</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;} <a class="code" href="AMDKernelCodeT_8h.html#a8ed2e74e0a9d3885592bf49797c7c316">amd_kernel_code_t</a>;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#endif // AMDKERNELCODET_H</span></div><div class="ttc" id="structhsa__ext__control__directives__s_html_a31c3cd8b821b9c494aa0ab25c3d4cfe4"><div class="ttname"><a href="structhsa__ext__control__directives__s.html#a31c3cd8b821b9c494aa0ab25c3d4cfe4">hsa_ext_control_directives_s::enabled_control_directives</a></div><div class="ttdeci">hsa_ext_control_directive_present64_t enabled_control_directives</div><div class="ttdoc">This is a bit set indicating which control directives have been specified. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00219">AMDKernelCodeT.h:219</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ae2cf9305ae9bb7d01a81a370bdd9a6c1"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ae2cf9305ae9bb7d01a81a370bdd9a6c1">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00188">AMDKernelCodeT.h:188</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_aeb2b662521c2d1056eec8dfd45fbb960"><div class="ttname"><a href="AMDKernelCodeT_8h.html#aeb2b662521c2d1056eec8dfd45fbb960">hsa_ext_code_kind32_t</a></div><div class="ttdeci">uint32_t hsa_ext_code_kind32_t</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00030">AMDKernelCodeT.h:30</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a3cbc53e7c30fa32042819476dbda2e14"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3cbc53e7c30fa32042819476dbda2e14">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00121">AMDKernelCodeT.h:121</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a28a75ca1415ef6ebd7cd3defa9f89f04"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a28a75ca1415ef6ebd7cd3defa9f89f04">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_SHIFT</a></div><div class="ttdoc">Indicate if the generated ISA is using a dynamically sized call stack. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00186">AMDKernelCodeT.h:186</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a21503201833dac1d4544d13d9b4cd488"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a21503201833dac1d4544d13d9b4cd488">AMD_CODE_PROPERTY_IS_PTR64_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00175">AMDKernelCodeT.h:175</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246aacdab8a5f1735640cf5d659720ffc8b7"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aacdab8a5f1735640cf5d659720ffc8b7">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00090">AMDKernelCodeT.h:90</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a6b9c704abdfa673ece12d9803e3b3ac6"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6b9c704abdfa673ece12d9803e3b3ac6">AMD_CODE_PROPERTY_RESERVED2</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00201">AMDKernelCodeT.h:201</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246af3d28029b657255d36de3fdfb4188402"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246af3d28029b657255d36de3fdfb4188402">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00118">AMDKernelCodeT.h:118</a></div></div>
<div class="ttc" id="structhsa__dim3__s_html"><div class="ttname"><a href="structhsa__dim3__s.html">hsa_dim3_s</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00032">AMDKernelCodeT.h:32</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246abc09f7a5e5bb9a1ab4035faa22349e99"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246abc09f7a5e5bb9a1ab4035faa22349e99">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00126">AMDKernelCodeT.h:126</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a48e4021707df966d8588a80e97b71d69"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a48e4021707df966d8588a80e97b71d69">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00113">AMDKernelCodeT.h:113</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ad7caeeeb9f3223ba4fba2642062de409"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad7caeeeb9f3223ba4fba2642062de409">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00111">AMDKernelCodeT.h:111</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a270d9c0c715e4ee0049a0f0f8b8e4818a7d41051b5da7ede77cf34713de4cf74c"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818a7d41051b5da7ede77cf34713de4cf74c">AMD_ELEMENT_2_BYTES</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00058">AMDKernelCodeT.h:58</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a6f729ccbde86c027e2ecc7aae6fca779"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6f729ccbde86c027e2ecc7aae6fca779">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00099">AMDKernelCodeT.h:99</a></div></div>
<div class="ttc" id="structhsa__ext__control__directives__s_html_aafa76308e79d007eb024a85e1dbd445c"><div class="ttname"><a href="structhsa__ext__control__directives__s.html#aafa76308e79d007eb024a85e1dbd445c">hsa_ext_control_directives_s::required_workgroup_size</a></div><div class="ttdeci">hsa_dim3_t required_workgroup_size</div><div class="ttdoc">If requiredWorkgroupSize is not enabled then all elements for Dim3 must be 0, and the produced code c...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00304">AMDKernelCodeT.h:304</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a12bc90ded26f094af7a9c6f8e543c01d"><div class="ttname"><a href="structamd__kernel__code__s.html#a12bc90ded26f094af7a9c6f8e543c01d">amd_kernel_code_s::call_convention</a></div><div class="ttdeci">int32_t call_convention</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00649">AMDKernelCodeT.h:649</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246acc3fb4af63efc501df94ee8759a78b55"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246acc3fb4af63efc501df94ee8759a78b55">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00101">AMDKernelCodeT.h:101</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a143c7c845aca213614c1d79b65c35a0c"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a143c7c845aca213614c1d79b65c35a0c">hsa_powertwo8_t</a></div><div class="ttdeci">uint8_t hsa_powertwo8_t</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00024">AMDKernelCodeT.h:24</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a1a91efbfcaa99fe350965fddde5b36f9"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a1a91efbfcaa99fe350965fddde5b36f9">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00117">AMDKernelCodeT.h:117</a></div></div>
<div class="ttc" id="structhsa__dim3__s_html_aa5204b8529d2e845151624885b0c4eae"><div class="ttname"><a href="structhsa__dim3__s.html#aa5204b8529d2e845151624885b0c4eae">hsa_dim3_s::y</a></div><div class="ttdeci">uint32_t y</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00034">AMDKernelCodeT.h:34</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae0a539ce066ecdaeb8fd26091e12b336"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336">amd_code_version_t</a></div><div class="ttdeci">amd_code_version_t</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00041">AMDKernelCodeT.h:41</a></div></div>
<div class="ttc" id="structhsa__ext__control__directives__s_html_a13fe03d13e93da6c8f23ec4fd4a1acb7"><div class="ttname"><a href="structhsa__ext__control__directives__s.html#a13fe03d13e93da6c8f23ec4fd4a1acb7">hsa_ext_control_directives_s::enable_detect_exceptions</a></div><div class="ttdeci">hsa_ext_exception_kind16_t enable_detect_exceptions</div><div class="ttdoc">If enableDetectExceptions is not enabled then must be 0, otherwise must be non-0 and specifies the se...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00242">AMDKernelCodeT.h:242</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a1b1471432d05c97aa4c1848c1d852bbf"><div class="ttname"><a href="structamd__kernel__code__s.html#a1b1471432d05c97aa4c1848c1d852bbf">amd_kernel_code_s::amd_kernel_code_version_major</a></div><div class="ttdeci">uint32_t amd_kernel_code_version_major</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00531">AMDKernelCodeT.h:531</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a3a1bb613dbce7e5d95d7008343cc5263"><div class="ttname"><a href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">amd_kernel_code_s::code_properties</a></div><div class="ttdeci">uint32_t code_properties</div><div class="ttdoc">Code properties. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00566">AMDKernelCodeT.h:566</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a270d9c0c715e4ee0049a0f0f8b8e4818aa636828001d1284b46d851f62f3108cb"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818aa636828001d1284b46d851f62f3108cb">AMD_ELEMENT_16_BYTES</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00061">AMDKernelCodeT.h:61</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html"><div class="ttname"><a href="structamd__kernel__code__s.html">amd_kernel_code_s</a></div><div class="ttdoc">AMD Kernel Code Object (amd_kernel_code_t). </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00530">AMDKernelCodeT.h:530</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a377d96a4e2b2185fd66cd14744a44e3b"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a377d96a4e2b2185fd66cd14744a44e3b">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00166">AMDKernelCodeT.h:166</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246">amd_code_property_mask_t</a></div><div class="ttdeci">amd_code_property_mask_t</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00077">AMDKernelCodeT.h:77</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_aabe314d3e44dc3cd05b73b89687cbb0c"><div class="ttname"><a href="structamd__kernel__code__s.html#aabe314d3e44dc3cd05b73b89687cbb0c">amd_kernel_code_s::amd_machine_version_major</a></div><div class="ttdeci">uint16_t amd_machine_version_major</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00534">AMDKernelCodeT.h:534</a></div></div>
<div class="ttc" id="structhsa__ext__control__directives__s_html_a39a5f04876f5b09c1f27a550d370c11b"><div class="ttname"><a href="structhsa__ext__control__directives__s.html#a39a5f04876f5b09c1f27a550d370c11b">hsa_ext_control_directives_s::max_dynamic_group_size</a></div><div class="ttdeci">uint32_t max_dynamic_group_size</div><div class="ttdoc">If maxDynamicGroupSize is not enabled then must be 0, and any amount of dynamic group segment can be ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00259">AMDKernelCodeT.h:259</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a54fc8ea8bf4e2e3a86176aab4ac1577b"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a54fc8ea8bf4e2e3a86176aab4ac1577b">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00187">AMDKernelCodeT.h:187</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_ab3ded9dece15b44ade5de4f64617bbc1"><div class="ttname"><a href="structamd__kernel__code__s.html#ab3ded9dece15b44ade5de4f64617bbc1">amd_kernel_code_s::reserved_sgpr_first</a></div><div class="ttdeci">uint16_t reserved_sgpr_first</div><div class="ttdoc">If reserved_sgpr_count is 0 then must be 0. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00616">AMDKernelCodeT.h:616</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a79d19b3dfc497632c6d955628495a1dd"><div class="ttname"><a href="structamd__kernel__code__s.html#a79d19b3dfc497632c6d955628495a1dd">amd_kernel_code_s::kernel_code_prefetch_byte_offset</a></div><div class="ttdeci">int64_t kernel_code_prefetch_byte_offset</div><div class="ttdoc">Range of bytes to consider prefetching expressed as an offset and size. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00554">AMDKernelCodeT.h:554</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_af85002142572904a6c1cfd34a7be4516"><div class="ttname"><a href="structamd__kernel__code__s.html#af85002142572904a6c1cfd34a7be4516">amd_kernel_code_s::kernarg_segment_alignment</a></div><div class="ttdeci">uint8_t kernarg_segment_alignment</div><div class="ttdoc">The maximum byte alignment of variables used by the kernel in the specified memory segment...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00638">AMDKernelCodeT.h:638</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a1dc095c5422453e140bacab2f6ee4258"><div class="ttname"><a href="structamd__kernel__code__s.html#a1dc095c5422453e140bacab2f6ee4258">amd_kernel_code_s::group_segment_alignment</a></div><div class="ttdeci">uint8_t group_segment_alignment</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00639">AMDKernelCodeT.h:639</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a5030b76e1c72556f42a7dc7eebab16df"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a5030b76e1c72556f42a7dc7eebab16df">hsa_ext_brig_machine_model8_t</a></div><div class="ttdeci">uint8_t hsa_ext_brig_machine_model8_t</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00027">AMDKernelCodeT.h:27</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246afb3e43726e3a08fe3471fa527f50f4f7"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246afb3e43726e3a08fe3471fa527f50f4f7">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_SHIFT</a></div><div class="ttdoc">Indicate if code generated has support for debugging. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00191">AMDKernelCodeT.h:191</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a67cf600a1059cf2e88d3fd31d9ec7e2f"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a67cf600a1059cf2e88d3fd31d9ec7e2f">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00167">AMDKernelCodeT.h:167</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a25ca07a7804433b0e26ecc20d9e1a531"><div class="ttname"><a href="structamd__kernel__code__s.html#a25ca07a7804433b0e26ecc20d9e1a531">amd_kernel_code_s::amd_machine_version_minor</a></div><div class="ttdeci">uint16_t amd_machine_version_minor</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00535">AMDKernelCodeT.h:535</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a366dea916dc7cec2954369e132e395e3"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a366dea916dc7cec2954369e132e395e3">hsa_ext_control_directive_present64_t</a></div><div class="ttdeci">uint64_t hsa_ext_control_directive_present64_t</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00028">AMDKernelCodeT.h:28</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a47ef8f1948c141b79bd6c4b1eeb03784"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a47ef8f1948c141b79bd6c4b1eeb03784">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00094">AMDKernelCodeT.h:94</a></div></div>
<div class="ttc" id="structhsa__ext__control__directives__s_html_a98b569b73e93a2c789560c1b27ddd1f9"><div class="ttname"><a href="structhsa__ext__control__directives__s.html#a98b569b73e93a2c789560c1b27ddd1f9">hsa_ext_control_directives_s::requested_workgroups_per_cu</a></div><div class="ttdeci">uint32_t requested_workgroups_per_cu</div><div class="ttdoc">If requestedWorkgroupsPerCu is not enabled then must be 0, and the finalizer is free to generate ISA ...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00286">AMDKernelCodeT.h:286</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a2862a0fae72aca5a5d2f736e7c5ecd8f"><div class="ttname"><a href="structamd__kernel__code__s.html#a2862a0fae72aca5a5d2f736e7c5ecd8f">amd_kernel_code_s::amd_kernel_code_version_minor</a></div><div class="ttdeci">uint32_t amd_kernel_code_version_minor</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00532">AMDKernelCodeT.h:532</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_af4388bf1729c7913f4bcca568c2d8d02"><div class="ttname"><a href="structamd__kernel__code__s.html#af4388bf1729c7913f4bcca568c2d8d02">amd_kernel_code_s::runtime_loader_kernel_symbol</a></div><div class="ttdeci">uint64_t runtime_loader_kernel_symbol</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00651">AMDKernelCodeT.h:651</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_aa4903883a5d71f2a447f17c0ceb65bb9"><div class="ttname"><a href="structamd__kernel__code__s.html#aa4903883a5d71f2a447f17c0ceb65bb9">amd_kernel_code_s::compute_pgm_resource_registers</a></div><div class="ttdeci">uint64_t compute_pgm_resource_registers</div><div class="ttdoc">Shader program settings for CS. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00562">AMDKernelCodeT.h:562</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ad2334770fc453bbc31d0d054d4d2d104"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad2334770fc453bbc31d0d054d4d2d104">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00125">AMDKernelCodeT.h:125</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00095">AMDKernelCodeT.h:95</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a1eee5c605630be0302fb537f7a414c7a"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a1eee5c605630be0302fb537f7a414c7a">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00123">AMDKernelCodeT.h:123</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ad4f0f85484d0d316b300e971dc236dae"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad4f0f85484d0d316b300e971dc236dae">AMD_CODE_PROPERTY_RESERVED1_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00133">AMDKernelCodeT.h:133</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a6fff844a3c973d3cfa14656d7f3c326e"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6fff844a3c973d3cfa14656d7f3c326e">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00193">AMDKernelCodeT.h:193</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_ab8ca3407b13af2f0d9a9c80ce582c37b"><div class="ttname"><a href="structamd__kernel__code__s.html#ab8ca3407b13af2f0d9a9c80ce582c37b">amd_kernel_code_s::wavefront_sgpr_count</a></div><div class="ttdeci">uint16_t wavefront_sgpr_count</div><div class="ttdoc">Number of scalar registers used by a wavefront. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00599">AMDKernelCodeT.h:599</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a6ca3d67dde824e80e4f92bb20509e317"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6ca3d67dde824e80e4f92bb20509e317">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00103">AMDKernelCodeT.h:103</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a4200f12482783591d83e8aed3f066c1a">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00131">AMDKernelCodeT.h:131</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_aadf1021c85c59f85c7909edff140b35f"><div class="ttname"><a href="AMDKernelCodeT_8h.html#aadf1021c85c59f85c7909edff140b35f">amd_code_property32_t</a></div><div class="ttdeci">uint32_t amd_code_property32_t</div><div class="ttdoc">Every amd_*_code_t has the following properties, which are composed of a number of bit fields...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00076">AMDKernelCodeT.h:76</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_ab131471b40714a56b941ba224df46401"><div class="ttname"><a href="structamd__kernel__code__s.html#ab131471b40714a56b941ba224df46401">amd_kernel_code_s::gds_segment_byte_size</a></div><div class="ttdeci">uint32_t gds_segment_byte_size</div><div class="ttdoc">Number of byte of GDS required by kernel dispatch. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00582">AMDKernelCodeT.h:582</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ab35b1d12c35be273d4bf39fdcb022a79"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ab35b1d12c35be273d4bf39fdcb022a79">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00197">AMDKernelCodeT.h:197</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a5ec21277f6bea3560d5e94e420c1552b"><div class="ttname"><a href="structamd__kernel__code__s.html#a5ec21277f6bea3560d5e94e420c1552b">amd_kernel_code_s::private_segment_alignment</a></div><div class="ttdeci">uint8_t private_segment_alignment</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00640">AMDKernelCodeT.h:640</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a40c83573be6c1e21ad46ff8a7edd21b0"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a40c83573be6c1e21ad46ff8a7edd21b0">hsa_ext_control_directives_t</a></div><div class="ttdeci">struct hsa_ext_control_directives_s hsa_ext_control_directives_t</div><div class="ttdoc">The hsa_ext_control_directives_t specifies the values for the HSAIL control directives. </div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a3979ab1241cd9f206314a6a8cc7a57ab"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3979ab1241cd9f206314a6a8cc7a57ab">AMD_CODE_PROPERTY_RESERVED1_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00134">AMDKernelCodeT.h:134</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a8ed2e74e0a9d3885592bf49797c7c316"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a8ed2e74e0a9d3885592bf49797c7c316">amd_kernel_code_t</a></div><div class="ttdeci">struct amd_kernel_code_s amd_kernel_code_t</div><div class="ttdoc">AMD Kernel Code Object (amd_kernel_code_t). </div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a6a1b58bd21b5d075253bb4dc213cf73b"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6a1b58bd21b5d075253bb4dc213cf73b">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00109">AMDKernelCodeT.h:109</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae6f7fe254e2d6abbd59002e212bdb7eb"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae6f7fe254e2d6abbd59002e212bdb7eb">amd_code_version32_t</a></div><div class="ttdeci">uint32_t amd_code_version32_t</div><div class="ttdoc">The version of the amd_*_code_t struct. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00040">AMDKernelCodeT.h:40</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246adc6248a9791ef5fdd669c0ca8d45e174"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246adc6248a9791ef5fdd669c0ca8d45e174">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00196">AMDKernelCodeT.h:196</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ada58dda78d0ca98dbac61b813b12b704"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ada58dda78d0ca98dbac61b813b12b704">AMD_CODE_PROPERTY_IS_PTR64</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00176">AMDKernelCodeT.h:176</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246adc07aa88994658d3383ab1c1184ef5c7"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246adc07aa88994658d3383ab1c1184ef5c7">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00106">AMDKernelCodeT.h:106</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a270d9c0c715e4ee0049a0f0f8b8e4818"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818">amd_element_byte_size_t</a></div><div class="ttdeci">amd_element_byte_size_t</div><div class="ttdoc">The values used to define the number of bytes to use for the swizzle element size. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00057">AMDKernelCodeT.h:57</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a6f7883588491965c45382cd996351aa2"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a6f7883588491965c45382cd996351aa2">hsa_dim3_t</a></div><div class="ttdeci">struct hsa_dim3_s hsa_dim3_t</div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a7febfbd93d4c1e534d096f03ffc29893"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7febfbd93d4c1e534d096f03ffc29893">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Y_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00122">AMDKernelCodeT.h:122</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a720dff45724985252b3c13ad3c214256"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a720dff45724985252b3c13ad3c214256">AMD_CODE_PROPERTY_IS_PTR64_SHIFT</a></div><div class="ttdoc">Are global memory addresses 64 bits. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00174">AMDKernelCodeT.h:174</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a71801265960a6930a2caeaf3e49dc553"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a71801265960a6930a2caeaf3e49dc553">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00141">AMDKernelCodeT.h:141</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246aeefff85d6966a20a001714f6ac123cd2"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aeefff85d6966a20a001714f6ac123cd2">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00114">AMDKernelCodeT.h:114</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a5edd8469530fcc17c9152c202f779296"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a5edd8469530fcc17c9152c202f779296">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00130">AMDKernelCodeT.h:130</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_aa840eff57f443d0ad4f62ddd4d6d9e7f"><div class="ttname"><a href="structamd__kernel__code__s.html#aa840eff57f443d0ad4f62ddd4d6d9e7f">amd_kernel_code_s::kernarg_segment_byte_size</a></div><div class="ttdeci">uint64_t kernarg_segment_byte_size</div><div class="ttdoc">The size in bytes of the kernarg segment that holds the values of the arguments to the kernel...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00587">AMDKernelCodeT.h:587</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a2d117aa24dddea207ed0e486f5a6a907"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a2d117aa24dddea207ed0e486f5a6a907">AMD_CODE_PROPERTY_RESERVED1</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00135">AMDKernelCodeT.h:135</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_af05e7b6c47e7baac1cc9fb203047f168"><div class="ttname"><a href="AMDKernelCodeT_8h.html#af05e7b6c47e7baac1cc9fb203047f168">hsa_ext_exception_kind16_t</a></div><div class="ttdeci">uint16_t hsa_ext_exception_kind16_t</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00029">AMDKernelCodeT.h:29</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a38c9d6cce2fabfe6381599fe9f3914e2"><div class="ttname"><a href="structamd__kernel__code__s.html#a38c9d6cce2fabfe6381599fe9f3914e2">amd_kernel_code_s::reserved0</a></div><div class="ttdeci">uint64_t reserved0</div><div class="ttdoc">Reserved. Must be 0. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00558">AMDKernelCodeT.h:558</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246af3953162d167b76545ccb764b6ca531c"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246af3953162d167b76545ccb764b6ca531c">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00195">AMDKernelCodeT.h:195</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a7d620d42712646db99a1161164288821"><div class="ttname"><a href="structamd__kernel__code__s.html#a7d620d42712646db99a1161164288821">amd_kernel_code_s::debug_wavefront_private_segment_offset_sgpr</a></div><div class="ttdeci">uint16_t debug_wavefront_private_segment_offset_sgpr</div><div class="ttdoc">If is_debug_supported is 0 then must be 0. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00627">AMDKernelCodeT.h:627</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a85c41c5ce2132d8a93f27199dfc681f6"><div class="ttname"><a href="structamd__kernel__code__s.html#a85c41c5ce2132d8a93f27199dfc681f6">amd_kernel_code_s::amd_machine_version_stepping</a></div><div class="ttdeci">uint16_t amd_machine_version_stepping</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00536">AMDKernelCodeT.h:536</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_ad6400e51805c0d3e6658f51e0f4b1258"><div class="ttname"><a href="structamd__kernel__code__s.html#ad6400e51805c0d3e6658f51e0f4b1258">amd_kernel_code_s::workitem_vgpr_count</a></div><div class="ttdeci">uint16_t workitem_vgpr_count</div><div class="ttdoc">Number of vector registers used by each work-item. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00603">AMDKernelCodeT.h:603</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_ab1e1a521e8178224bf3e065bbccbd94d"><div class="ttname"><a href="structamd__kernel__code__s.html#ab1e1a521e8178224bf3e065bbccbd94d">amd_kernel_code_s::wavefront_size</a></div><div class="ttdeci">uint8_t wavefront_size</div><div class="ttdoc">Wavefront size expressed as a power of two. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00647">AMDKernelCodeT.h:647</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ac6cbc3eb9efc8551a092b4aae54cc45f"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ac6cbc3eb9efc8551a092b4aae54cc45f">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00127">AMDKernelCodeT.h:127</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae0a539ce066ecdaeb8fd26091e12b336a43203d2c5bc25c8d0c47376a51ab91c2"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336a43203d2c5bc25c8d0c47376a51ab91c2">AMD_CODE_VERSION_MINOR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00043">AMDKernelCodeT.h:43</a></div></div>
<div class="ttc" id="structhsa__dim3__s_html_a849d212d7e79bba4b9399a6f8f92e52f"><div class="ttname"><a href="structhsa__dim3__s.html#a849d212d7e79bba4b9399a6f8f92e52f">hsa_dim3_s::z</a></div><div class="ttdeci">uint32_t z</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00035">AMDKernelCodeT.h:35</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a76d1342950ad5679cb75e5a551583961"><div class="ttname"><a href="structamd__kernel__code__s.html#a76d1342950ad5679cb75e5a551583961">amd_kernel_code_s::workgroup_group_segment_byte_size</a></div><div class="ttdeci">uint32_t workgroup_group_segment_byte_size</div><div class="ttdoc">The amount of group segment memory required by a work-group in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00578">AMDKernelCodeT.h:578</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a30c9022fa5b98afdd1f81c7d61193945"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a30c9022fa5b98afdd1f81c7d61193945">AMD_CODE_PROPERTY_RESERVED2_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00200">AMDKernelCodeT.h:200</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ace47118c58a5be160e594545d90bedc7"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ace47118c58a5be160e594545d90bedc7">AMD_CODE_PROPERTY_IS_DEBUG_SUPPORTED_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00192">AMDKernelCodeT.h:192</a></div></div>
<div class="ttc" id="structhsa__dim3__s_html_a6cc44f9da21d02da88baac477b885752"><div class="ttname"><a href="structhsa__dim3__s.html#a6cc44f9da21d02da88baac477b885752">hsa_dim3_s::x</a></div><div class="ttdeci">uint32_t x</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00033">AMDKernelCodeT.h:33</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a270d9c0c715e4ee0049a0f0f8b8e4818ae0f97dbcbbaa93219f9f3adb0a70abfd"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818ae0f97dbcbbaa93219f9f3adb0a70abfd">AMD_ELEMENT_4_BYTES</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00059">AMDKernelCodeT.h:59</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ace5ca8a346ec04aa8197ff027d55bb9e"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ace5ca8a346ec04aa8197ff027d55bb9e">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00098">AMDKernelCodeT.h:98</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a3bee9be42329399cee1f570358daa8d3"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3bee9be42329399cee1f570358daa8d3">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE_SHIFT</a></div><div class="ttdoc">The interleave (swizzle) element size in bytes required by the code for private memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00165">AMDKernelCodeT.h:165</a></div></div>
<div class="ttc" id="structhsa__ext__control__directives__s_html_a9c4647ae4eeaacf6fcfacd2f57ba7818"><div class="ttname"><a href="structhsa__ext__control__directives__s.html#a9c4647ae4eeaacf6fcfacd2f57ba7818">hsa_ext_control_directives_s::enable_break_exceptions</a></div><div class="ttdeci">hsa_ext_exception_kind16_t enable_break_exceptions</div><div class="ttdoc">If enableBreakExceptions is not enabled then must be 0, otherwise must be non-0 and specifies the set...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00230">AMDKernelCodeT.h:230</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246aa9b24b5ba7b3208c2530ad4f78ec8353"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aa9b24b5ba7b3208c2530ad4f78ec8353">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER_SHIFT</a></div><div class="ttdoc">Enable the setup of the SGPR user data registers (AMD_CODE_PROPERTY_ENABLE_SGPR_*), see documentation of amd_kernel_code_t for initial register state. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00089">AMDKernelCodeT.h:89</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a7cefc416436567400a8abbd377de41d2"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7cefc416436567400a8abbd377de41d2">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00091">AMDKernelCodeT.h:91</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a97e20abd21524281734e8e54c450e533"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a97e20abd21524281734e8e54c450e533">amd_compute_pgm_resource_register64_t</a></div><div class="ttdeci">uint64_t amd_compute_pgm_resource_register64_t</div><div class="ttdoc">Shader program settings for CS. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00066">AMDKernelCodeT.h:66</a></div></div>
<div class="ttc" id="structhsa__ext__control__directives__s_html"><div class="ttname"><a href="structhsa__ext__control__directives__s.html">hsa_ext_control_directives_s</a></div><div class="ttdoc">The hsa_ext_control_directives_t specifies the values for the HSAIL control directives. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00213">AMDKernelCodeT.h:213</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a4d058e43da41c147915dbe70cace9947"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a4d058e43da41c147915dbe70cace9947">hsa_ext_brig_profile8_t</a></div><div class="ttdeci">uint8_t hsa_ext_brig_profile8_t</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00026">AMDKernelCodeT.h:26</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a4df57402a4d6bce6adc008a2c2703630"><div class="ttname"><a href="structamd__kernel__code__s.html#a4df57402a4d6bce6adc008a2c2703630">amd_kernel_code_s::workitem_private_segment_byte_size</a></div><div class="ttdeci">uint32_t workitem_private_segment_byte_size</div><div class="ttdoc">The amount of memory required for the combined private, spill and arg segments for a work-item in byt...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00572">AMDKernelCodeT.h:572</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae0a539ce066ecdaeb8fd26091e12b336a6c291e866c521c3eba69c3216b486087"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae0a539ce066ecdaeb8fd26091e12b336a6c291e866c521c3eba69c3216b486087">AMD_CODE_VERSION_MAJOR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00042">AMDKernelCodeT.h:42</a></div></div>
<div class="ttc" id="structhsa__ext__control__directives__s_html_aa39aa47358123940e91a59d86675ed56"><div class="ttname"><a href="structhsa__ext__control__directives__s.html#aa39aa47358123940e91a59d86675ed56">hsa_ext_control_directives_s::required_grid_size</a></div><div class="ttdeci">hsa_dim3_t required_grid_size</div><div class="ttdoc">If not enabled then all elements for Dim3 must be 0, otherwise every element must be greater than 0...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00291">AMDKernelCodeT.h:291</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ad52c37bbca90e161d1b3b1df94108422"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad52c37bbca90e161d1b3b1df94108422">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00110">AMDKernelCodeT.h:110</a></div></div>
<div class="ttc" id="structhsa__ext__control__directives__s_html_a9e7cbde447d4b61663af4c711c853598"><div class="ttname"><a href="structhsa__ext__control__directives__s.html#a9e7cbde447d4b61663af4c711c853598">hsa_ext_control_directives_s::max_flat_grid_size</a></div><div class="ttdeci">uint32_t max_flat_grid_size</div><div class="ttdoc">If maxFlatGridSize is not enabled then must be 0, otherwise must be greater than 0. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00264">AMDKernelCodeT.h:264</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246aa1de625f4ad9a0950352684062db52a5"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aa1de625f4ad9a0950352684062db52a5">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00129">AMDKernelCodeT.h:129</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a1fae4434b5596645ae4911169a18ba21"><div class="ttname"><a href="structamd__kernel__code__s.html#a1fae4434b5596645ae4911169a18ba21">amd_kernel_code_s::kernel_code_prefetch_byte_size</a></div><div class="ttdeci">uint64_t kernel_code_prefetch_byte_size</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00555">AMDKernelCodeT.h:555</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a6bcf042fabaa38ef83f5898bded03d42"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6bcf042fabaa38ef83f5898bded03d42">AMD_CODE_PROPERTY_RESERVED2_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00199">AMDKernelCodeT.h:199</a></div></div>
<div class="ttc" id="structhsa__ext__control__directives__s_html_af3cc87d5c7c7509e8ca0a34d5cae5cac"><div class="ttname"><a href="structhsa__ext__control__directives__s.html#af3cc87d5c7c7509e8ca0a34d5cae5cac">hsa_ext_control_directives_s::max_flat_workgroup_size</a></div><div class="ttdeci">uint32_t max_flat_workgroup_size</div><div class="ttdoc">If maxFlatWorkgroupSize is not enabled then must be 0, otherwise must be greater than 0...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00269">AMDKernelCodeT.h:269</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246abb2410847a3e8cd98c26efc0e382c95d"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246abb2410847a3e8cd98c26efc0e382c95d">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS_SHIFT</a></div><div class="ttdoc">Control wave ID base counter for GDS ordered-append. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00140">AMDKernelCodeT.h:140</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_ab80a7b908b126b9edccb7812d1051e6e"><div class="ttname"><a href="structamd__kernel__code__s.html#ab80a7b908b126b9edccb7812d1051e6e">amd_kernel_code_s::kernel_code_entry_byte_offset</a></div><div class="ttdeci">int64_t kernel_code_entry_byte_offset</div><div class="ttdoc">Byte offset (possibly negative) from start of amd_kernel_code_t object to kernel&amp;#39;s entry point instru...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00548">AMDKernelCodeT.h:548</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a59d9c3f041c1550feaf2521f7338c79d"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a59d9c3f041c1550feaf2521f7338c79d">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00105">AMDKernelCodeT.h:105</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_acae74c64928dde56b8d1faad25879203"><div class="ttname"><a href="AMDKernelCodeT_8h.html#acae74c64928dde56b8d1faad25879203">hsa_ext_code_kind_t</a></div><div class="ttdeci">uint32_t hsa_ext_code_kind_t</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00025">AMDKernelCodeT.h:25</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a8f3a2f69047cf8f5f297c2d7e0d0941f"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a8f3a2f69047cf8f5f297c2d7e0d0941f">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00097">AMDKernelCodeT.h:97</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a87e116ddf5d7602a5ae6bf059cc7fbc3"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a87e116ddf5d7602a5ae6bf059cc7fbc3">AMD_CODE_PROPERTY_ENABLE_SGPR_GRID_WORKGROUP_COUNT_X</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00119">AMDKernelCodeT.h:119</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a7665218d8d36f97e9f0d0d87a91e8a1f"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7665218d8d36f97e9f0d0d87a91e8a1f">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_SIZE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00115">AMDKernelCodeT.h:115</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a2e15d4a4c6c4b798a9ba7736c6d791d9"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a2e15d4a4c6c4b798a9ba7736c6d791d9">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR_WIDTH</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00102">AMDKernelCodeT.h:102</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a13ec65b2962862fd9dd574d03f703c03"><div class="ttname"><a href="structamd__kernel__code__s.html#a13ec65b2962862fd9dd574d03f703c03">amd_kernel_code_s::amd_machine_kind</a></div><div class="ttdeci">uint16_t amd_machine_kind</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00533">AMDKernelCodeT.h:533</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a0fd3b0027b18bfb68447eff86ae369de"><div class="ttname"><a href="structamd__kernel__code__s.html#a0fd3b0027b18bfb68447eff86ae369de">amd_kernel_code_s::workgroup_fbarrier_count</a></div><div class="ttdeci">uint32_t workgroup_fbarrier_count</div><div class="ttdoc">Number of fbarrier&amp;#39;s used in the kernel and all functions it calls. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00593">AMDKernelCodeT.h:593</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a7b6d6ad902769b8318c27ad4636c6967"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7b6d6ad902769b8318c27ad4636c6967">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR_SHIFT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00093">AMDKernelCodeT.h:93</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a768d6e5c0e02ae73a1217789cb612b40"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a768d6e5c0e02ae73a1217789cb612b40">AMD_CODE_PROPERTY_ENABLE_ORDERED_APPEND_GDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00142">AMDKernelCodeT.h:142</a></div></div>
<div class="ttc" id="SubtargetFeature_8h_html"><div class="ttname"><a href="SubtargetFeature_8h.html">SubtargetFeature.h</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_af9ab4a23378c0a0447856cab09d99d3b"><div class="ttname"><a href="structamd__kernel__code__s.html#af9ab4a23378c0a0447856cab09d99d3b">amd_kernel_code_s::debug_private_segment_buffer_sgpr</a></div><div class="ttdeci">uint16_t debug_private_segment_buffer_sgpr</div><div class="ttdoc">If is_debug_supported is 0 then must be 0. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00633">AMDKernelCodeT.h:633</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a270d9c0c715e4ee0049a0f0f8b8e4818a0ff72d5be374664bbdbd1c6fdc45cdca"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818a0ff72d5be374664bbdbd1c6fdc45cdca">AMD_ELEMENT_8_BYTES</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00060">AMDKernelCodeT.h:60</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a6757964e0e2e4a2f85ea0d3aef282668"><div class="ttname"><a href="structamd__kernel__code__s.html#a6757964e0e2e4a2f85ea0d3aef282668">amd_kernel_code_s::reserved_vgpr_count</a></div><div class="ttdeci">uint16_t reserved_vgpr_count</div><div class="ttdoc">The number of consecutive VGPRs reserved by the client. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00612">AMDKernelCodeT.h:612</a></div></div>
<div class="ttc" id="structhsa__ext__control__directives__s_html_ac8012e3727779504aee5326dc8dc11a3"><div class="ttname"><a href="structhsa__ext__control__directives__s.html#ac8012e3727779504aee5326dc8dc11a3">hsa_ext_control_directives_s::required_dim</a></div><div class="ttdeci">uint8_t required_dim</div><div class="ttdoc">If requiredDim is not enabled then must be 0 and the produced kernel code can be dispatched with 1...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00314">AMDKernelCodeT.h:314</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a110a82e27c4c538dd9265a897043f666"><div class="ttname"><a href="structamd__kernel__code__s.html#a110a82e27c4c538dd9265a897043f666">amd_kernel_code_s::reserved_vgpr_first</a></div><div class="ttdeci">uint16_t reserved_vgpr_first</div><div class="ttdoc">If reserved_vgpr_count is 0 then must be 0. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00607">AMDKernelCodeT.h:607</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a3819144ccb78f8a08fc94c3028ffcb32"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3819144ccb78f8a08fc94c3028ffcb32">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00107">AMDKernelCodeT.h:107</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_ab08abdcbd560da11ea18952a8addd07c"><div class="ttname"><a href="structamd__kernel__code__s.html#ab08abdcbd560da11ea18952a8addd07c">amd_kernel_code_s::reserved_sgpr_count</a></div><div class="ttdeci">uint16_t reserved_sgpr_count</div><div class="ttdoc">The number of consecutive SGPRs reserved by the client. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00621">AMDKernelCodeT.h:621</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:33 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
