// Seed: 3351973772
module module_0 (
    output id_0,
    input id_1,
    output logic id_2
);
  assign id_0 = id_1;
  logic id_3;
  type_7(
      1, 1, 1
  );
  logic id_4 = id_1;
  logic id_5;
  assign id_2 = id_4#(
      .id_1(1),
      .id_1(1)
  );
endmodule
