{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716997548937 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716997548938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 18:45:48 2024 " "Processing started: Wed May 29 18:45:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716997548938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716997548938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de10_lite_sdram_full -c de10_lite_sdram_full " "Command: quartus_map --read_settings_files=on --write_settings_files=off de10_lite_sdram_full -c de10_lite_sdram_full" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716997548938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716997549510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716997549510 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../source/mem_ss/sdram_ctrl/sdram_ctrl_pkg.sv " "Can't analyze file -- file ../../source/mem_ss/sdram_ctrl/sdram_ctrl_pkg.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716997557616 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../source/mem_ss/sdram_ctrl/sdram_ctrl_bursts.sv " "Can't analyze file -- file ../../source/mem_ss/sdram_ctrl/sdram_ctrl_bursts.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716997557618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "pll/Pll.v" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/pll/Pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716997557681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716997557681 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "macros.vh de10_lite_sdram_full.sv(1) " "Verilog HDL File I/O error at de10_lite_sdram_full.sv(1): can't open Verilog Design File \"macros.vh\"" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 1 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716997561436 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MAFIA_RST_DFF de10_lite_sdram_full.sv(65) " "Verilog HDL Compiler Directive warning at de10_lite_sdram_full.sv(65): text macro \"MAFIA_RST_DFF\" is undefined" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 65 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1716997561441 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \"endmodule\" de10_lite_sdram_full.sv(65) " "Verilog HDL syntax error at de10_lite_sdram_full.sv(65) near text: \"(\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 65 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716997561443 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NextIndexCounter de10_lite_sdram_full.sv(65) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(65): identifier \"NextIndexCounter\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 65 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561443 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"!\";  expecting an identifier de10_lite_sdram_full.sv(65) " "Verilog HDL syntax error at de10_lite_sdram_full.sv(65) near text: \"!\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 65 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716997561443 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NextPacketCounter de10_lite_sdram_full.sv(66) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(66): identifier \"NextPacketCounter\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561443 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Clock133 de10_lite_sdram_full.sv(66) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(66): identifier \"Clock133\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 66 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561443 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"!\";  expecting an identifier de10_lite_sdram_full.sv(66) " "Verilog HDL syntax error at de10_lite_sdram_full.sv(66) near text: \"!\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 66 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716997561444 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NextWaitActivation de10_lite_sdram_full.sv(67) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(67): identifier \"NextWaitActivation\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 67 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561444 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Clock133 de10_lite_sdram_full.sv(67) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(67): identifier \"Clock133\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 67 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561444 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"!\";  expecting an identifier de10_lite_sdram_full.sv(67) " "Verilog HDL syntax error at de10_lite_sdram_full.sv(67) near text: \"!\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 67 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716997561444 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "MAFIA_RST_VAL_DFF de10_lite_sdram_full.sv(70) " "Verilog HDL Compiler Directive warning at de10_lite_sdram_full.sv(70): text macro \"MAFIA_RST_VAL_DFF\" is undefined" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 70 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1716997561445 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "NextState de10_lite_sdram_full.sv(70) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(70): identifier \"NextState\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 70 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561445 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Clock133 de10_lite_sdram_full.sv(70) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(70): identifier \"Clock133\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 70 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561445 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"!\";  expecting an identifier de10_lite_sdram_full.sv(70) " "Verilog HDL syntax error at de10_lite_sdram_full.sv(70) near text: \"!\";  expecting an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 70 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1716997561445 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "IDLE de10_lite_sdram_full.sv(70) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(70): identifier \"IDLE\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 70 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561445 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "ACTIVATION de10_lite_sdram_full.sv(98) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(98): identifier \"ACTIVATION\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 98 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561446 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SET_WRITE de10_lite_sdram_full.sv(118) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(118): identifier \"SET_WRITE\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 118 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561446 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "WRITE de10_lite_sdram_full.sv(124) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(124): identifier \"WRITE\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 124 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561446 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SET_READ de10_lite_sdram_full.sv(137) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(137): identifier \"SET_READ\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561446 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "READ de10_lite_sdram_full.sv(142) " "Verilog HDL Declaration error at de10_lite_sdram_full.sv(142): identifier \"READ\" is already declared in the present scope" {  } { { "de10_lite_sdram_full.sv" "" { Text "C:/workspace/fpga_mafia/FPGA/big_core_sdram/sdram_full/de10_lite_sdram_full.sv" 142 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1716997561447 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716997561613 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 29 18:46:01 2024 " "Processing ended: Wed May 29 18:46:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716997561613 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716997561613 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716997561613 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716997561613 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716997563587 ""}
