Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec 18 16:06:42 2025
| Host         : pc-Warre running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file space_invaders_timing_summary_routed.rpt -pb space_invaders_timing_summary_routed.pb -rpx space_invaders_timing_summary_routed.rpx -warn_on_violation
| Design       : space_invaders
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 351 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.247        0.000                      0                  505        0.088        0.000                      0                  505        3.000        0.000                       0                   357  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         27.247        0.000                      0                  505        0.186        0.000                      0                  505       19.500        0.000                       0                   353  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       27.250        0.000                      0                  505        0.186        0.000                      0                  505       19.500        0.000                       0                   353  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         27.247        0.000                      0                  505        0.088        0.000                      0                  505  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       27.247        0.000                      0                  505        0.088        0.000                      0                  505  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.247ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.549ns  (logic 4.024ns (32.065%)  route 8.525ns (67.935%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.625    11.659    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.081    38.906    pixel_inst/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                 27.247    

Slack (MET) :             27.353ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.463ns  (logic 4.024ns (32.287%)  route 8.439ns (67.713%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.539    11.573    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.061    38.926    pixel_inst/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.926    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                 27.353    

Slack (MET) :             27.383ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.427ns  (logic 4.024ns (32.381%)  route 8.403ns (67.619%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.502    11.536    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.067    38.920    pixel_inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.920    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                 27.383    

Slack (MET) :             27.457ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.301ns  (logic 2.743ns (22.299%)  route 9.558ns (77.701%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.841    11.410    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.109    38.867    pixel_inst/vga_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.867    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                 27.457    

Slack (MET) :             27.459ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 4.024ns (32.556%)  route 8.336ns (67.444%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.436    11.470    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.058    38.929    pixel_inst/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                 27.459    

Slack (MET) :             27.460ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.306ns  (logic 2.743ns (22.290%)  route 9.563ns (77.710%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.846    11.415    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.101    38.875    pixel_inst/vga_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                 27.460    

Slack (MET) :             27.696ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 2.743ns (22.730%)  route 9.325ns (77.270%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.608    11.177    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.103    38.873    pixel_inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.873    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 27.696    

Slack (MET) :             27.895ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.900ns  (logic 2.743ns (23.051%)  route 9.157ns (76.949%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.440    11.009    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.072    38.904    pixel_inst/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                 27.895    

Slack (MET) :             29.833ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 2.235ns (22.840%)  route 7.550ns (77.160%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.628    -0.884    bullet_inst/CLK
    SLICE_X5Y34          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.419    -0.465 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          2.075     1.610    bullet_inst/Q[3]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.324     1.934 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.436     2.371    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.326     2.697 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          0.490     3.187    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.590     3.900    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.365 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           1.217     5.582    bullet_inst/hit221_in
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.329     5.911 r  bullet_inst/by[8]_i_12__0/O
                         net (fo=1, routed)           0.789     6.699    bullet_inst/by[8]_i_12__0_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.823 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.410     8.234    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.544     8.902    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.433    38.438    bullet_inst/CLK
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[4]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X12Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.735    bullet_inst/by_reg[4]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 29.833    

Slack (MET) :             29.833ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 2.235ns (22.840%)  route 7.550ns (77.160%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.628    -0.884    bullet_inst/CLK
    SLICE_X5Y34          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.419    -0.465 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          2.075     1.610    bullet_inst/Q[3]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.324     1.934 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.436     2.371    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.326     2.697 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          0.490     3.187    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.590     3.900    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.365 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           1.217     5.582    bullet_inst/hit221_in
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.329     5.911 r  bullet_inst/by[8]_i_12__0/O
                         net (fo=1, routed)           0.789     6.699    bullet_inst/by[8]_i_12__0_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.823 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.410     8.234    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.544     8.902    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.433    38.438    bullet_inst/CLK
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[6]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X12Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.735    bullet_inst/by_reg[6]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 29.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.587    -0.594    vga_sync_inst/clk_out1
    SLICE_X3Y19          FDCE                                         r  vga_sync_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  vga_sync_inst/hcount_reg[0]/Q
                         net (fo=56, routed)          0.133    -0.321    vga_sync_inst/Q[0]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.045    -0.276 r  vga_sync_inst/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    vga_sync_inst/hcount[2]
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.856    -0.834    vga_sync_inst/clk_out1
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.120    -0.461    vga_sync_inst/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.587    -0.594    vga_sync_inst/clk_out1
    SLICE_X3Y19          FDCE                                         r  vga_sync_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  vga_sync_inst/hcount_reg[0]/Q
                         net (fo=56, routed)          0.137    -0.317    vga_sync_inst/Q[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I2_O)        0.045    -0.272 r  vga_sync_inst/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    vga_sync_inst/hcount[4]
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.856    -0.834    vga_sync_inst/clk_out1
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[4]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.121    -0.460    vga_sync_inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 bullet_inst/hit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/alive_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.630%)  route 0.114ns (35.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.564    -0.617    bullet_inst/CLK
    SLICE_X10Y39         FDCE                                         r  bullet_inst/hit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.453 f  bullet_inst/hit_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.339    enemy_inst/alive_reg[0]_5[3]
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  enemy_inst/alive[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    enemy_inst/alive[1]_i_1_n_0
    SLICE_X10Y39         FDPE                                         r  enemy_inst/alive_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.834    -0.856    enemy_inst/clk_out1
    SLICE_X10Y39         FDPE                                         r  enemy_inst/alive_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X10Y39         FDPE (Hold_fdpe_C_D)         0.121    -0.496    enemy_inst/alive_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 bullet_inst/hit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/alive_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.424%)  route 0.143ns (40.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.564    -0.617    bullet_inst/CLK
    SLICE_X10Y39         FDCE                                         r  bullet_inst/hit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.453 f  bullet_inst/hit_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.311    enemy_inst/alive_reg[0]_5[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045    -0.266 r  enemy_inst/alive[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    enemy_inst/alive[4]_i_1_n_0
    SLICE_X9Y39          FDPE                                         r  enemy_inst/alive_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.834    -0.856    enemy_inst/clk_out1
    SLICE_X9Y39          FDPE                                         r  enemy_inst/alive_reg[4]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X9Y39          FDPE (Hold_fdpe_C_D)         0.092    -0.489    enemy_inst/alive_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.935%)  route 0.172ns (48.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.586    -0.595    vga_sync_inst/clk_out1
    SLICE_X3Y20          FDCE                                         r  vga_sync_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  vga_sync_inst/vcount_reg[0]/Q
                         net (fo=38, routed)          0.172    -0.282    vga_sync_inst/vcount_reg[9]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  vga_sync_inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga_sync_inst/vcount[3]_i_1_n_0
    SLICE_X2Y20          FDCE                                         r  vga_sync_inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.855    -0.835    vga_sync_inst/clk_out1
    SLICE_X2Y20          FDCE                                         r  vga_sync_inst/vcount_reg[3]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.120    -0.462    vga_sync_inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.580    -0.601    enemy_bullet_inst/clk_out1
    SLICE_X7Y24          FDCE                                         r  enemy_bullet_inst/by_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  enemy_bullet_inst/by_reg[7]/Q
                         net (fo=11, routed)          0.146    -0.314    enemy_bullet_inst/by_reg[8]_0[2]
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  enemy_bullet_inst/by[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    enemy_bullet_inst/by[7]_i_1_n_0
    SLICE_X7Y24          FDCE                                         r  enemy_bullet_inst/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.848    -0.842    enemy_bullet_inst/clk_out1
    SLICE_X7Y24          FDCE                                         r  enemy_bullet_inst/by_reg[7]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X7Y24          FDCE (Hold_fdce_C_D)         0.092    -0.509    enemy_bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.271%)  route 0.152ns (41.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.586    -0.595    vga_sync_inst/clk_out1
    SLICE_X2Y20          FDCE                                         r  vga_sync_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  vga_sync_inst/vcount_reg[3]/Q
                         net (fo=44, routed)          0.152    -0.280    vga_sync_inst/vcount_reg[9]_0[3]
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.048    -0.232 r  vga_sync_inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_sync_inst/vcount[2]_i_1_n_0
    SLICE_X3Y20          FDCE                                         r  vga_sync_inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.855    -0.835    vga_sync_inst/clk_out1
    SLICE_X3Y20          FDCE                                         r  vga_sync_inst/vcount_reg[2]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.107    -0.475    vga_sync_inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 enemy_inst/ey_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/ey_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.554    -0.627    enemy_inst/clk_out1
    SLICE_X10Y26         FDCE                                         r  enemy_inst/ey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  enemy_inst/ey_reg[7]/Q
                         net (fo=9, routed)           0.175    -0.288    enemy_inst/Q[5]
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.043    -0.245 r  enemy_inst/ey[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.245    enemy_inst/ey[8]
    SLICE_X10Y26         FDCE                                         r  enemy_inst/ey_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.821    -0.869    enemy_inst/clk_out1
    SLICE_X10Y26         FDCE                                         r  enemy_inst/ey_reg[8]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X10Y26         FDCE (Hold_fdce_C_D)         0.131    -0.496    enemy_inst/ey_reg[8]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bullet_inst/hit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/alive_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X11Y41         FDCE                                         r  bullet_inst/hit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  bullet_inst/hit_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.317    enemy_inst/alive_reg[0]_5[2]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.045    -0.272 r  enemy_inst/alive[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    enemy_inst/alive[2]_i_1_n_0
    SLICE_X11Y41         FDPE                                         r  enemy_inst/alive_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.835    -0.855    enemy_inst/clk_out1
    SLICE_X11Y41         FDPE                                         r  enemy_inst/alive_reg[2]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X11Y41         FDPE (Hold_fdpe_C_D)         0.092    -0.524    enemy_inst/alive_reg[2]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bullet_inst/by_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.554    -0.627    bullet_inst/CLK
    SLICE_X11Y26         FDCE                                         r  bullet_inst/by_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  bullet_inst/by_reg[7]/Q
                         net (fo=13, routed)          0.158    -0.328    bullet_inst/by_reg[8]_0[5]
    SLICE_X11Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  bullet_inst/by[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    bullet_inst/by[7]_i_1__0_n_0
    SLICE_X11Y26         FDCE                                         r  bullet_inst/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.821    -0.869    bullet_inst/CLK
    SLICE_X11Y26         FDCE                                         r  bullet_inst/by_reg[7]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.092    -0.535    bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X12Y27     bullet_inst/active_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y34      bullet_inst/bx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y34      bullet_inst/bx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y34      bullet_inst/bx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y34      bullet_inst/bx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y33      bullet_inst/bx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y34      bullet_inst/bx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y34      bullet_inst/bx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     bullet_inst/move_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     bullet_inst/move_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     bullet_inst/move_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     bullet_inst/move_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     bullet_inst/move_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y24     bullet_inst/by_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y24     bullet_inst/by_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     bullet_inst/by_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     bullet_inst/by_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y34      player_inst/x_pos_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y34      bullet_inst/bx_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y34      bullet_inst/bx_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y34      bullet_inst/bx_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y34      bullet_inst/bx_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y33      bullet_inst/bx_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y34      bullet_inst/bx_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y34      bullet_inst/bx_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y34      bullet_inst/bx_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y34      bullet_inst/bx_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y34      bullet_inst/bx_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.250ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.549ns  (logic 4.024ns (32.065%)  route 8.525ns (67.935%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.625    11.659    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.081    38.909    pixel_inst/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                 27.250    

Slack (MET) :             27.356ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.463ns  (logic 4.024ns (32.287%)  route 8.439ns (67.713%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.539    11.573    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.061    38.929    pixel_inst/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                 27.356    

Slack (MET) :             27.387ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.427ns  (logic 4.024ns (32.381%)  route 8.403ns (67.619%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.502    11.536    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.067    38.923    pixel_inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.923    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                 27.387    

Slack (MET) :             27.460ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.301ns  (logic 2.743ns (22.299%)  route 9.558ns (77.701%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.841    11.410    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.094    38.979    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.109    38.870    pixel_inst/vga_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.870    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                 27.460    

Slack (MET) :             27.462ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 4.024ns (32.556%)  route 8.336ns (67.444%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.436    11.470    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.094    38.990    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.058    38.932    pixel_inst/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                 27.462    

Slack (MET) :             27.463ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.306ns  (logic 2.743ns (22.290%)  route 9.563ns (77.710%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.846    11.415    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.094    38.979    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.101    38.878    pixel_inst/vga_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.878    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                 27.463    

Slack (MET) :             27.699ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 2.743ns (22.730%)  route 9.325ns (77.270%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.608    11.177    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.094    38.979    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.103    38.876    pixel_inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.876    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 27.699    

Slack (MET) :             27.898ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.900ns  (logic 2.743ns (23.051%)  route 9.157ns (76.949%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.440    11.009    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.094    38.979    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.072    38.907    pixel_inst/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                 27.898    

Slack (MET) :             29.836ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 2.235ns (22.840%)  route 7.550ns (77.160%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.628    -0.884    bullet_inst/CLK
    SLICE_X5Y34          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.419    -0.465 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          2.075     1.610    bullet_inst/Q[3]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.324     1.934 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.436     2.371    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.326     2.697 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          0.490     3.187    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.590     3.900    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.365 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           1.217     5.582    bullet_inst/hit221_in
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.329     5.911 r  bullet_inst/by[8]_i_12__0/O
                         net (fo=1, routed)           0.789     6.699    bullet_inst/by[8]_i_12__0_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.823 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.410     8.234    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.544     8.902    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.433    38.438    bullet_inst/CLK
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[4]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X12Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.738    bullet_inst/by_reg[4]
  -------------------------------------------------------------------
                         required time                         38.738    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 29.836    

Slack (MET) :             29.836ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 2.235ns (22.840%)  route 7.550ns (77.160%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.628    -0.884    bullet_inst/CLK
    SLICE_X5Y34          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.419    -0.465 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          2.075     1.610    bullet_inst/Q[3]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.324     1.934 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.436     2.371    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.326     2.697 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          0.490     3.187    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.590     3.900    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.365 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           1.217     5.582    bullet_inst/hit221_in
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.329     5.911 r  bullet_inst/by[8]_i_12__0/O
                         net (fo=1, routed)           0.789     6.699    bullet_inst/by[8]_i_12__0_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.823 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.410     8.234    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.544     8.902    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.433    38.438    bullet_inst/CLK
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[6]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X12Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.738    bullet_inst/by_reg[6]
  -------------------------------------------------------------------
                         required time                         38.738    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 29.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.587    -0.594    vga_sync_inst/clk_out1
    SLICE_X3Y19          FDCE                                         r  vga_sync_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  vga_sync_inst/hcount_reg[0]/Q
                         net (fo=56, routed)          0.133    -0.321    vga_sync_inst/Q[0]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.045    -0.276 r  vga_sync_inst/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    vga_sync_inst/hcount[2]
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.856    -0.834    vga_sync_inst/clk_out1
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.120    -0.461    vga_sync_inst/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.587    -0.594    vga_sync_inst/clk_out1
    SLICE_X3Y19          FDCE                                         r  vga_sync_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  vga_sync_inst/hcount_reg[0]/Q
                         net (fo=56, routed)          0.137    -0.317    vga_sync_inst/Q[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I2_O)        0.045    -0.272 r  vga_sync_inst/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    vga_sync_inst/hcount[4]
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.856    -0.834    vga_sync_inst/clk_out1
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[4]/C
                         clock pessimism              0.252    -0.581    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.121    -0.460    vga_sync_inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 bullet_inst/hit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/alive_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.630%)  route 0.114ns (35.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.564    -0.617    bullet_inst/CLK
    SLICE_X10Y39         FDCE                                         r  bullet_inst/hit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.453 f  bullet_inst/hit_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.339    enemy_inst/alive_reg[0]_5[3]
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  enemy_inst/alive[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    enemy_inst/alive[1]_i_1_n_0
    SLICE_X10Y39         FDPE                                         r  enemy_inst/alive_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.834    -0.856    enemy_inst/clk_out1
    SLICE_X10Y39         FDPE                                         r  enemy_inst/alive_reg[1]/C
                         clock pessimism              0.238    -0.617    
    SLICE_X10Y39         FDPE (Hold_fdpe_C_D)         0.121    -0.496    enemy_inst/alive_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 bullet_inst/hit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/alive_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.424%)  route 0.143ns (40.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.564    -0.617    bullet_inst/CLK
    SLICE_X10Y39         FDCE                                         r  bullet_inst/hit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.453 f  bullet_inst/hit_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.311    enemy_inst/alive_reg[0]_5[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045    -0.266 r  enemy_inst/alive[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    enemy_inst/alive[4]_i_1_n_0
    SLICE_X9Y39          FDPE                                         r  enemy_inst/alive_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.834    -0.856    enemy_inst/clk_out1
    SLICE_X9Y39          FDPE                                         r  enemy_inst/alive_reg[4]/C
                         clock pessimism              0.274    -0.581    
    SLICE_X9Y39          FDPE (Hold_fdpe_C_D)         0.092    -0.489    enemy_inst/alive_reg[4]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.935%)  route 0.172ns (48.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.586    -0.595    vga_sync_inst/clk_out1
    SLICE_X3Y20          FDCE                                         r  vga_sync_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  vga_sync_inst/vcount_reg[0]/Q
                         net (fo=38, routed)          0.172    -0.282    vga_sync_inst/vcount_reg[9]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  vga_sync_inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga_sync_inst/vcount[3]_i_1_n_0
    SLICE_X2Y20          FDCE                                         r  vga_sync_inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.855    -0.835    vga_sync_inst/clk_out1
    SLICE_X2Y20          FDCE                                         r  vga_sync_inst/vcount_reg[3]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.120    -0.462    vga_sync_inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.580    -0.601    enemy_bullet_inst/clk_out1
    SLICE_X7Y24          FDCE                                         r  enemy_bullet_inst/by_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  enemy_bullet_inst/by_reg[7]/Q
                         net (fo=11, routed)          0.146    -0.314    enemy_bullet_inst/by_reg[8]_0[2]
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  enemy_bullet_inst/by[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    enemy_bullet_inst/by[7]_i_1_n_0
    SLICE_X7Y24          FDCE                                         r  enemy_bullet_inst/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.848    -0.842    enemy_bullet_inst/clk_out1
    SLICE_X7Y24          FDCE                                         r  enemy_bullet_inst/by_reg[7]/C
                         clock pessimism              0.240    -0.601    
    SLICE_X7Y24          FDCE (Hold_fdce_C_D)         0.092    -0.509    enemy_bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.271%)  route 0.152ns (41.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.586    -0.595    vga_sync_inst/clk_out1
    SLICE_X2Y20          FDCE                                         r  vga_sync_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  vga_sync_inst/vcount_reg[3]/Q
                         net (fo=44, routed)          0.152    -0.280    vga_sync_inst/vcount_reg[9]_0[3]
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.048    -0.232 r  vga_sync_inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_sync_inst/vcount[2]_i_1_n_0
    SLICE_X3Y20          FDCE                                         r  vga_sync_inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.855    -0.835    vga_sync_inst/clk_out1
    SLICE_X3Y20          FDCE                                         r  vga_sync_inst/vcount_reg[2]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.107    -0.475    vga_sync_inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 enemy_inst/ey_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/ey_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.554    -0.627    enemy_inst/clk_out1
    SLICE_X10Y26         FDCE                                         r  enemy_inst/ey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  enemy_inst/ey_reg[7]/Q
                         net (fo=9, routed)           0.175    -0.288    enemy_inst/Q[5]
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.043    -0.245 r  enemy_inst/ey[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.245    enemy_inst/ey[8]
    SLICE_X10Y26         FDCE                                         r  enemy_inst/ey_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.821    -0.869    enemy_inst/clk_out1
    SLICE_X10Y26         FDCE                                         r  enemy_inst/ey_reg[8]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X10Y26         FDCE (Hold_fdce_C_D)         0.131    -0.496    enemy_inst/ey_reg[8]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bullet_inst/hit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/alive_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X11Y41         FDCE                                         r  bullet_inst/hit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  bullet_inst/hit_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.317    enemy_inst/alive_reg[0]_5[2]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.045    -0.272 r  enemy_inst/alive[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    enemy_inst/alive[2]_i_1_n_0
    SLICE_X11Y41         FDPE                                         r  enemy_inst/alive_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.835    -0.855    enemy_inst/clk_out1
    SLICE_X11Y41         FDPE                                         r  enemy_inst/alive_reg[2]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X11Y41         FDPE (Hold_fdpe_C_D)         0.092    -0.524    enemy_inst/alive_reg[2]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bullet_inst/by_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.554    -0.627    bullet_inst/CLK
    SLICE_X11Y26         FDCE                                         r  bullet_inst/by_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  bullet_inst/by_reg[7]/Q
                         net (fo=13, routed)          0.158    -0.328    bullet_inst/by_reg[8]_0[5]
    SLICE_X11Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  bullet_inst/by[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    bullet_inst/by[7]_i_1__0_n_0
    SLICE_X11Y26         FDCE                                         r  bullet_inst/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.821    -0.869    bullet_inst/CLK
    SLICE_X11Y26         FDCE                                         r  bullet_inst/by_reg[7]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.092    -0.535    bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X12Y27     bullet_inst/active_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y34      bullet_inst/bx_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y34      bullet_inst/bx_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y34      bullet_inst/bx_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y34      bullet_inst/bx_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y33      bullet_inst/bx_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y34      bullet_inst/bx_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y34      bullet_inst/bx_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     bullet_inst/move_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     bullet_inst/move_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     bullet_inst/move_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     bullet_inst/move_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     bullet_inst/move_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y24     bullet_inst/by_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y24     bullet_inst/by_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     bullet_inst/by_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     bullet_inst/by_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y34      player_inst/x_pos_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y34      bullet_inst/bx_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y34      bullet_inst/bx_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y34      bullet_inst/bx_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y34      bullet_inst/bx_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y33      bullet_inst/bx_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y34      bullet_inst/bx_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y34      bullet_inst/bx_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y34      bullet_inst/bx_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y34      bullet_inst/bx_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y34      bullet_inst/bx_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       27.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.247ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.549ns  (logic 4.024ns (32.065%)  route 8.525ns (67.935%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.625    11.659    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.081    38.906    pixel_inst/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                 27.247    

Slack (MET) :             27.353ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.463ns  (logic 4.024ns (32.287%)  route 8.439ns (67.713%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.539    11.573    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.061    38.926    pixel_inst/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.926    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                 27.353    

Slack (MET) :             27.383ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.427ns  (logic 4.024ns (32.381%)  route 8.403ns (67.619%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.502    11.536    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.067    38.920    pixel_inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.920    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                 27.383    

Slack (MET) :             27.457ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.301ns  (logic 2.743ns (22.299%)  route 9.558ns (77.701%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.841    11.410    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.109    38.867    pixel_inst/vga_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.867    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                 27.457    

Slack (MET) :             27.459ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 4.024ns (32.556%)  route 8.336ns (67.444%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.436    11.470    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.058    38.929    pixel_inst/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                 27.459    

Slack (MET) :             27.460ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.306ns  (logic 2.743ns (22.290%)  route 9.563ns (77.710%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.846    11.415    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.101    38.875    pixel_inst/vga_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                 27.460    

Slack (MET) :             27.696ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 2.743ns (22.730%)  route 9.325ns (77.270%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.608    11.177    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.103    38.873    pixel_inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.873    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 27.696    

Slack (MET) :             27.895ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.900ns  (logic 2.743ns (23.051%)  route 9.157ns (76.949%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.440    11.009    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.072    38.904    pixel_inst/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                 27.895    

Slack (MET) :             29.833ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 2.235ns (22.840%)  route 7.550ns (77.160%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.628    -0.884    bullet_inst/CLK
    SLICE_X5Y34          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.419    -0.465 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          2.075     1.610    bullet_inst/Q[3]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.324     1.934 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.436     2.371    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.326     2.697 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          0.490     3.187    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.590     3.900    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.365 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           1.217     5.582    bullet_inst/hit221_in
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.329     5.911 r  bullet_inst/by[8]_i_12__0/O
                         net (fo=1, routed)           0.789     6.699    bullet_inst/by[8]_i_12__0_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.823 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.410     8.234    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.544     8.902    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.433    38.438    bullet_inst/CLK
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[4]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X12Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.735    bullet_inst/by_reg[4]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 29.833    

Slack (MET) :             29.833ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 2.235ns (22.840%)  route 7.550ns (77.160%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.628    -0.884    bullet_inst/CLK
    SLICE_X5Y34          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.419    -0.465 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          2.075     1.610    bullet_inst/Q[3]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.324     1.934 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.436     2.371    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.326     2.697 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          0.490     3.187    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.590     3.900    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.365 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           1.217     5.582    bullet_inst/hit221_in
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.329     5.911 r  bullet_inst/by[8]_i_12__0/O
                         net (fo=1, routed)           0.789     6.699    bullet_inst/by[8]_i_12__0_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.823 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.410     8.234    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.544     8.902    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.433    38.438    bullet_inst/CLK
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[6]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X12Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.735    bullet_inst/by_reg[6]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 29.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.587    -0.594    vga_sync_inst/clk_out1
    SLICE_X3Y19          FDCE                                         r  vga_sync_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  vga_sync_inst/hcount_reg[0]/Q
                         net (fo=56, routed)          0.133    -0.321    vga_sync_inst/Q[0]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.045    -0.276 r  vga_sync_inst/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    vga_sync_inst/hcount[2]
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.856    -0.834    vga_sync_inst/clk_out1
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.120    -0.364    vga_sync_inst/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.587    -0.594    vga_sync_inst/clk_out1
    SLICE_X3Y19          FDCE                                         r  vga_sync_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  vga_sync_inst/hcount_reg[0]/Q
                         net (fo=56, routed)          0.137    -0.317    vga_sync_inst/Q[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I2_O)        0.045    -0.272 r  vga_sync_inst/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    vga_sync_inst/hcount[4]
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.856    -0.834    vga_sync_inst/clk_out1
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[4]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.121    -0.363    vga_sync_inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bullet_inst/hit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/alive_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.630%)  route 0.114ns (35.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.564    -0.617    bullet_inst/CLK
    SLICE_X10Y39         FDCE                                         r  bullet_inst/hit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.453 f  bullet_inst/hit_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.339    enemy_inst/alive_reg[0]_5[3]
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  enemy_inst/alive[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    enemy_inst/alive[1]_i_1_n_0
    SLICE_X10Y39         FDPE                                         r  enemy_inst/alive_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.834    -0.856    enemy_inst/clk_out1
    SLICE_X10Y39         FDPE                                         r  enemy_inst/alive_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.098    -0.520    
    SLICE_X10Y39         FDPE (Hold_fdpe_C_D)         0.121    -0.399    enemy_inst/alive_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bullet_inst/hit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/alive_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.424%)  route 0.143ns (40.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.564    -0.617    bullet_inst/CLK
    SLICE_X10Y39         FDCE                                         r  bullet_inst/hit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.453 f  bullet_inst/hit_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.311    enemy_inst/alive_reg[0]_5[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045    -0.266 r  enemy_inst/alive[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    enemy_inst/alive[4]_i_1_n_0
    SLICE_X9Y39          FDPE                                         r  enemy_inst/alive_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.834    -0.856    enemy_inst/clk_out1
    SLICE_X9Y39          FDPE                                         r  enemy_inst/alive_reg[4]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X9Y39          FDPE (Hold_fdpe_C_D)         0.092    -0.392    enemy_inst/alive_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.935%)  route 0.172ns (48.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.586    -0.595    vga_sync_inst/clk_out1
    SLICE_X3Y20          FDCE                                         r  vga_sync_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  vga_sync_inst/vcount_reg[0]/Q
                         net (fo=38, routed)          0.172    -0.282    vga_sync_inst/vcount_reg[9]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  vga_sync_inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga_sync_inst/vcount[3]_i_1_n_0
    SLICE_X2Y20          FDCE                                         r  vga_sync_inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.855    -0.835    vga_sync_inst/clk_out1
    SLICE_X2Y20          FDCE                                         r  vga_sync_inst/vcount_reg[3]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.120    -0.365    vga_sync_inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.580    -0.601    enemy_bullet_inst/clk_out1
    SLICE_X7Y24          FDCE                                         r  enemy_bullet_inst/by_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  enemy_bullet_inst/by_reg[7]/Q
                         net (fo=11, routed)          0.146    -0.314    enemy_bullet_inst/by_reg[8]_0[2]
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  enemy_bullet_inst/by[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    enemy_bullet_inst/by[7]_i_1_n_0
    SLICE_X7Y24          FDCE                                         r  enemy_bullet_inst/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.848    -0.842    enemy_bullet_inst/clk_out1
    SLICE_X7Y24          FDCE                                         r  enemy_bullet_inst/by_reg[7]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.098    -0.504    
    SLICE_X7Y24          FDCE (Hold_fdce_C_D)         0.092    -0.412    enemy_bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.271%)  route 0.152ns (41.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.586    -0.595    vga_sync_inst/clk_out1
    SLICE_X2Y20          FDCE                                         r  vga_sync_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  vga_sync_inst/vcount_reg[3]/Q
                         net (fo=44, routed)          0.152    -0.280    vga_sync_inst/vcount_reg[9]_0[3]
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.048    -0.232 r  vga_sync_inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_sync_inst/vcount[2]_i_1_n_0
    SLICE_X3Y20          FDCE                                         r  vga_sync_inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.855    -0.835    vga_sync_inst/clk_out1
    SLICE_X3Y20          FDCE                                         r  vga_sync_inst/vcount_reg[2]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.107    -0.378    vga_sync_inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 enemy_inst/ey_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/ey_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.554    -0.627    enemy_inst/clk_out1
    SLICE_X10Y26         FDCE                                         r  enemy_inst/ey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  enemy_inst/ey_reg[7]/Q
                         net (fo=9, routed)           0.175    -0.288    enemy_inst/Q[5]
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.043    -0.245 r  enemy_inst/ey[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.245    enemy_inst/ey[8]
    SLICE_X10Y26         FDCE                                         r  enemy_inst/ey_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.821    -0.869    enemy_inst/clk_out1
    SLICE_X10Y26         FDCE                                         r  enemy_inst/ey_reg[8]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.098    -0.530    
    SLICE_X10Y26         FDCE (Hold_fdce_C_D)         0.131    -0.399    enemy_inst/ey_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bullet_inst/hit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/alive_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X11Y41         FDCE                                         r  bullet_inst/hit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  bullet_inst/hit_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.317    enemy_inst/alive_reg[0]_5[2]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.045    -0.272 r  enemy_inst/alive[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    enemy_inst/alive[2]_i_1_n_0
    SLICE_X11Y41         FDPE                                         r  enemy_inst/alive_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.835    -0.855    enemy_inst/clk_out1
    SLICE_X11Y41         FDPE                                         r  enemy_inst/alive_reg[2]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.098    -0.519    
    SLICE_X11Y41         FDPE (Hold_fdpe_C_D)         0.092    -0.427    enemy_inst/alive_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bullet_inst/by_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.554    -0.627    bullet_inst/CLK
    SLICE_X11Y26         FDCE                                         r  bullet_inst/by_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  bullet_inst/by_reg[7]/Q
                         net (fo=13, routed)          0.158    -0.328    bullet_inst/by_reg[8]_0[5]
    SLICE_X11Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  bullet_inst/by[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    bullet_inst/by[7]_i_1__0_n_0
    SLICE_X11Y26         FDCE                                         r  bullet_inst/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.821    -0.869    bullet_inst/CLK
    SLICE_X11Y26         FDCE                                         r  bullet_inst/by_reg[7]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.098    -0.530    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.092    -0.438    bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       27.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.247ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.549ns  (logic 4.024ns (32.065%)  route 8.525ns (67.935%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.625    11.659    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.081    38.906    pixel_inst/vga_g_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -11.659    
  -------------------------------------------------------------------
                         slack                                 27.247    

Slack (MET) :             27.353ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.463ns  (logic 4.024ns (32.287%)  route 8.439ns (67.713%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.539    11.573    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_2/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.061    38.926    pixel_inst/vga_g_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.926    
                         arrival time                         -11.573    
  -------------------------------------------------------------------
                         slack                                 27.353    

Slack (MET) :             27.383ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.427ns  (logic 4.024ns (32.381%)  route 8.403ns (67.619%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.502    11.536    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.067    38.920    pixel_inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                         38.920    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                 27.383    

Slack (MET) :             27.457ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.301ns  (logic 2.743ns (22.299%)  route 9.558ns (77.701%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.841    11.410    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.109    38.867    pixel_inst/vga_r_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.867    
                         arrival time                         -11.410    
  -------------------------------------------------------------------
                         slack                                 27.457    

Slack (MET) :             27.459ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_g_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.360ns  (logic 4.024ns (32.556%)  route 8.336ns (67.444%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 38.507 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  vga_sync_inst/hcount_reg[5]/Q
                         net (fo=55, routed)          2.852     2.479    vga_sync_inst/Q[5]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.124     2.603 r  vga_sync_inst/vga_g[3]_i_54/O
                         net (fo=1, routed)           0.000     2.603    vga_sync_inst/vga_g[3]_i_54_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.153 r  vga_sync_inst/vga_g_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.153    vga_sync_inst/vga_g_reg[3]_i_30_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.381 r  vga_sync_inst/vga_g_reg[3]_i_28/CO[2]
                         net (fo=65, routed)          1.049     4.430    vga_sync_inst_n_105
    SLICE_X3Y25          LUT3 (Prop_lut3_I0_O)        0.313     4.743 r  vga_g[3]_i_41/O
                         net (fo=1, routed)           0.398     5.141    vga_g[3]_i_41_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602     5.743 f  vga_g_reg[3]_i_27/O[2]
                         net (fo=5, routed)           1.183     6.927    pixel_inst/g5[2]
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.301     7.228 r  pixel_inst/vga_g[3]_i_192/O
                         net (fo=1, routed)           0.000     7.228    pixel_inst/vga_g[3]_i_192_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.778 r  pixel_inst/vga_g_reg[3]_i_162/CO[3]
                         net (fo=1, routed)           0.000     7.778    pixel_inst/vga_g_reg[3]_i_162_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.892 r  pixel_inst/vga_g_reg[3]_i_127/CO[3]
                         net (fo=1, routed)           0.000     7.892    pixel_inst/vga_g_reg[3]_i_127_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.006 r  pixel_inst/vga_g_reg[3]_i_90/CO[3]
                         net (fo=1, routed)           0.000     8.006    pixel_inst/vga_g_reg[3]_i_90_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.120 r  pixel_inst/vga_g_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.640     8.760    vga_sync_inst/vga_g[3]_i_13_2[0]
    SLICE_X2Y28          LUT4 (Prop_lut4_I1_O)        0.124     8.884 f  vga_sync_inst/vga_g[3]_i_34/O
                         net (fo=1, routed)           0.680     9.564    vga_sync_inst/vga_g[3]_i_34_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.688 f  vga_sync_inst/vga_g[3]_i_13/O
                         net (fo=1, routed)           0.447    10.135    enemy_inst/vga_g_reg[3]_1
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.124    10.259 f  enemy_inst/vga_g[3]_i_3/O
                         net (fo=1, routed)           0.651    10.910    vga_sync_inst/vga_g_reg[3]_0
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.124    11.034 r  vga_sync_inst/vga_g[3]_i_1/O
                         net (fo=4, routed)           0.436    11.470    pixel_inst/vga_g_reg[3]_1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.502    38.507    pixel_inst/clk_out1
    SLICE_X1Y24          FDRE                                         r  pixel_inst/vga_g_reg[3]_lopt_replica_3/C
                         clock pessimism              0.578    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.058    38.929    pixel_inst/vga_g_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                 27.459    

Slack (MET) :             27.460ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.306ns  (logic 2.743ns (22.290%)  route 9.563ns (77.710%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.846    11.415    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.101    38.875    pixel_inst/vga_r_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.875    
                         arrival time                         -11.415    
  -------------------------------------------------------------------
                         slack                                 27.460    

Slack (MET) :             27.696ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.068ns  (logic 2.743ns (22.730%)  route 9.325ns (77.270%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.608    11.177    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.103    38.873    pixel_inst/vga_r_reg[3]
  -------------------------------------------------------------------
                         required time                         38.873    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                 27.696    

Slack (MET) :             27.895ns  (required time - arrival time)
  Source:                 vga_sync_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_inst/vga_r_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.900ns  (logic 2.743ns (23.051%)  route 9.157ns (76.949%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.621    -0.891    vga_sync_inst/clk_out1
    SLICE_X2Y22          FDCE                                         r  vga_sync_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.478    -0.413 r  vga_sync_inst/hcount_reg[7]/Q
                         net (fo=56, routed)          3.975     3.563    enemy_inst/hc[7]
    SLICE_X4Y39          LUT2 (Prop_lut2_I1_O)        0.301     3.864 r  enemy_inst/vga_r[3]_i_367/O
                         net (fo=1, routed)           0.000     3.864    vga_sync_inst/vga_r[3]_i_440[2]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.265 r  vga_sync_inst/vga_r_reg[3]_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.265    vga_sync_inst/vga_r_reg[3]_i_256_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.493 r  vga_sync_inst/vga_r_reg[3]_i_130/CO[2]
                         net (fo=33, routed)          1.186     5.679    pixel_inst/vga_r_reg[3]_i_44_0[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.846     6.525 r  pixel_inst/vga_r_reg[3]_i_126/CO[3]
                         net (fo=1, routed)           0.000     6.525    pixel_inst/vga_r_reg[3]_i_126_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.642 r  pixel_inst/vga_r_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           1.266     7.908    enemy_inst/vga_r[3]_i_4_12[0]
    SLICE_X5Y41          LUT5 (Prop_lut5_I1_O)        0.124     8.032 f  enemy_inst/vga_r[3]_i_13/O
                         net (fo=1, routed)           1.426     9.458    enemy_inst/vga_r[3]_i_13_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  enemy_inst/vga_r[3]_i_4/O
                         net (fo=2, routed)           0.863    10.445    enemy_inst/alive_reg[1]_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.124    10.569 r  enemy_inst/vga_r[3]_i_2/O
                         net (fo=4, routed)           0.440    11.009    pixel_inst/vga_r_reg[3]_0
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.505    38.510    pixel_inst/clk_out1
    SLICE_X1Y27          FDRE                                         r  pixel_inst/vga_r_reg[3]_lopt_replica/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.072    38.904    pixel_inst/vga_r_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.904    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                 27.895    

Slack (MET) :             29.833ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 2.235ns (22.840%)  route 7.550ns (77.160%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.628    -0.884    bullet_inst/CLK
    SLICE_X5Y34          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.419    -0.465 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          2.075     1.610    bullet_inst/Q[3]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.324     1.934 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.436     2.371    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.326     2.697 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          0.490     3.187    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.590     3.900    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.365 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           1.217     5.582    bullet_inst/hit221_in
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.329     5.911 r  bullet_inst/by[8]_i_12__0/O
                         net (fo=1, routed)           0.789     6.699    bullet_inst/by[8]_i_12__0_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.823 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.410     8.234    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.544     8.902    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.433    38.438    bullet_inst/CLK
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[4]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X12Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.735    bullet_inst/by_reg[4]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 29.833    

Slack (MET) :             29.833ns  (required time - arrival time)
  Source:                 bullet_inst/bx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 2.235ns (22.840%)  route 7.550ns (77.160%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.628    -0.884    bullet_inst/CLK
    SLICE_X5Y34          FDCE                                         r  bullet_inst/bx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.419    -0.465 r  bullet_inst/bx_reg[3]/Q
                         net (fo=40, routed)          2.075     1.610    bullet_inst/Q[3]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.324     1.934 r  bullet_inst/hit2_carry__0_i_7/O
                         net (fo=1, routed)           0.436     2.371    bullet_inst/hit2_carry__0_i_7_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I3_O)        0.326     2.697 r  bullet_inst/hit2_carry__0_i_6/O
                         net (fo=12, routed)          0.490     3.187    bullet_inst/hit2_carry__0_i_6_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.124     3.311 r  bullet_inst/hit2_carry__0_i_2/O
                         net (fo=1, routed)           0.590     3.900    bullet_inst/hit2_carry__0_i_2_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     4.365 r  bullet_inst/hit2_carry__0/CO[1]
                         net (fo=2, routed)           1.217     5.582    bullet_inst/hit221_in
    SLICE_X11Y40         LUT5 (Prop_lut5_I2_O)        0.329     5.911 r  bullet_inst/by[8]_i_12__0/O
                         net (fo=1, routed)           0.789     6.699    bullet_inst/by[8]_i_12__0_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.823 f  bullet_inst/by[8]_i_7__0/O
                         net (fo=7, routed)           1.410     8.234    bullet_inst/by[8]_i_7__0_n_0
    SLICE_X12Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  bullet_inst/by[8]_i_1__0/O
                         net (fo=7, routed)           0.544     8.902    bullet_inst/by[8]_i_1__0_n_0
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         1.433    38.438    bullet_inst/CLK
    SLICE_X12Y25         FDCE                                         r  bullet_inst/by_reg[6]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.098    38.904    
    SLICE_X12Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.735    bullet_inst/by_reg[6]
  -------------------------------------------------------------------
                         required time                         38.735    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                 29.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.587    -0.594    vga_sync_inst/clk_out1
    SLICE_X3Y19          FDCE                                         r  vga_sync_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  vga_sync_inst/hcount_reg[0]/Q
                         net (fo=56, routed)          0.133    -0.321    vga_sync_inst/Q[0]
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.045    -0.276 r  vga_sync_inst/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    vga_sync_inst/hcount[2]
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.856    -0.834    vga_sync_inst/clk_out1
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[2]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.120    -0.364    vga_sync_inst/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 vga_sync_inst/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/hcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.587    -0.594    vga_sync_inst/clk_out1
    SLICE_X3Y19          FDCE                                         r  vga_sync_inst/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.453 r  vga_sync_inst/hcount_reg[0]/Q
                         net (fo=56, routed)          0.137    -0.317    vga_sync_inst/Q[0]
    SLICE_X2Y19          LUT5 (Prop_lut5_I2_O)        0.045    -0.272 r  vga_sync_inst/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    vga_sync_inst/hcount[4]
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.856    -0.834    vga_sync_inst/clk_out1
    SLICE_X2Y19          FDCE                                         r  vga_sync_inst/hcount_reg[4]/C
                         clock pessimism              0.252    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.121    -0.363    vga_sync_inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bullet_inst/hit_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/alive_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.630%)  route 0.114ns (35.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.564    -0.617    bullet_inst/CLK
    SLICE_X10Y39         FDCE                                         r  bullet_inst/hit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.453 f  bullet_inst/hit_reg[1]/Q
                         net (fo=1, routed)           0.114    -0.339    enemy_inst/alive_reg[0]_5[3]
    SLICE_X10Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.294 r  enemy_inst/alive[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    enemy_inst/alive[1]_i_1_n_0
    SLICE_X10Y39         FDPE                                         r  enemy_inst/alive_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.834    -0.856    enemy_inst/clk_out1
    SLICE_X10Y39         FDPE                                         r  enemy_inst/alive_reg[1]/C
                         clock pessimism              0.238    -0.617    
                         clock uncertainty            0.098    -0.520    
    SLICE_X10Y39         FDPE (Hold_fdpe_C_D)         0.121    -0.399    enemy_inst/alive_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 bullet_inst/hit_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/alive_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.424%)  route 0.143ns (40.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.564    -0.617    bullet_inst/CLK
    SLICE_X10Y39         FDCE                                         r  bullet_inst/hit_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.453 f  bullet_inst/hit_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.311    enemy_inst/alive_reg[0]_5[0]
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.045    -0.266 r  enemy_inst/alive[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.266    enemy_inst/alive[4]_i_1_n_0
    SLICE_X9Y39          FDPE                                         r  enemy_inst/alive_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.834    -0.856    enemy_inst/clk_out1
    SLICE_X9Y39          FDPE                                         r  enemy_inst/alive_reg[4]/C
                         clock pessimism              0.274    -0.581    
                         clock uncertainty            0.098    -0.484    
    SLICE_X9Y39          FDPE (Hold_fdpe_C_D)         0.092    -0.392    enemy_inst/alive_reg[4]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.935%)  route 0.172ns (48.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.586    -0.595    vga_sync_inst/clk_out1
    SLICE_X3Y20          FDCE                                         r  vga_sync_inst/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  vga_sync_inst/vcount_reg[0]/Q
                         net (fo=38, routed)          0.172    -0.282    vga_sync_inst/vcount_reg[9]_0[0]
    SLICE_X2Y20          LUT5 (Prop_lut5_I4_O)        0.045    -0.237 r  vga_sync_inst/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    vga_sync_inst/vcount[3]_i_1_n_0
    SLICE_X2Y20          FDCE                                         r  vga_sync_inst/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.855    -0.835    vga_sync_inst/clk_out1
    SLICE_X2Y20          FDCE                                         r  vga_sync_inst/vcount_reg[3]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X2Y20          FDCE (Hold_fdce_C_D)         0.120    -0.365    vga_sync_inst/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 enemy_bullet_inst/by_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_bullet_inst/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.991%)  route 0.146ns (44.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.580    -0.601    enemy_bullet_inst/clk_out1
    SLICE_X7Y24          FDCE                                         r  enemy_bullet_inst/by_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  enemy_bullet_inst/by_reg[7]/Q
                         net (fo=11, routed)          0.146    -0.314    enemy_bullet_inst/by_reg[8]_0[2]
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.045    -0.269 r  enemy_bullet_inst/by[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    enemy_bullet_inst/by[7]_i_1_n_0
    SLICE_X7Y24          FDCE                                         r  enemy_bullet_inst/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.848    -0.842    enemy_bullet_inst/clk_out1
    SLICE_X7Y24          FDCE                                         r  enemy_bullet_inst/by_reg[7]/C
                         clock pessimism              0.240    -0.601    
                         clock uncertainty            0.098    -0.504    
    SLICE_X7Y24          FDCE (Hold_fdce_C_D)         0.092    -0.412    enemy_bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 vga_sync_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_sync_inst/vcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.212ns (58.271%)  route 0.152ns (41.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.586    -0.595    vga_sync_inst/clk_out1
    SLICE_X2Y20          FDCE                                         r  vga_sync_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.164    -0.431 f  vga_sync_inst/vcount_reg[3]/Q
                         net (fo=44, routed)          0.152    -0.280    vga_sync_inst/vcount_reg[9]_0[3]
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.048    -0.232 r  vga_sync_inst/vcount[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    vga_sync_inst/vcount[2]_i_1_n_0
    SLICE_X3Y20          FDCE                                         r  vga_sync_inst/vcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.855    -0.835    vga_sync_inst/clk_out1
    SLICE_X3Y20          FDCE                                         r  vga_sync_inst/vcount_reg[2]/C
                         clock pessimism              0.252    -0.582    
                         clock uncertainty            0.098    -0.485    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.107    -0.378    vga_sync_inst/vcount_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 enemy_inst/ey_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/ey_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.554    -0.627    enemy_inst/clk_out1
    SLICE_X10Y26         FDCE                                         r  enemy_inst/ey_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  enemy_inst/ey_reg[7]/Q
                         net (fo=9, routed)           0.175    -0.288    enemy_inst/Q[5]
    SLICE_X10Y26         LUT3 (Prop_lut3_I1_O)        0.043    -0.245 r  enemy_inst/ey[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.245    enemy_inst/ey[8]
    SLICE_X10Y26         FDCE                                         r  enemy_inst/ey_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.821    -0.869    enemy_inst/clk_out1
    SLICE_X10Y26         FDCE                                         r  enemy_inst/ey_reg[8]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.098    -0.530    
    SLICE_X10Y26         FDCE (Hold_fdce_C_D)         0.131    -0.399    enemy_inst/ey_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bullet_inst/hit_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            enemy_inst/alive_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.565    -0.616    bullet_inst/CLK
    SLICE_X11Y41         FDCE                                         r  bullet_inst/hit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.475 f  bullet_inst/hit_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.317    enemy_inst/alive_reg[0]_5[2]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.045    -0.272 r  enemy_inst/alive[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.272    enemy_inst/alive[2]_i_1_n_0
    SLICE_X11Y41         FDPE                                         r  enemy_inst/alive_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.835    -0.855    enemy_inst/clk_out1
    SLICE_X11Y41         FDPE                                         r  enemy_inst/alive_reg[2]/C
                         clock pessimism              0.238    -0.616    
                         clock uncertainty            0.098    -0.519    
    SLICE_X11Y41         FDPE (Hold_fdpe_C_D)         0.092    -0.427    enemy_inst/alive_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bullet_inst/by_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            bullet_inst/by_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.018%)  route 0.158ns (45.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.554    -0.627    bullet_inst/CLK
    SLICE_X11Y26         FDCE                                         r  bullet_inst/by_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  bullet_inst/by_reg[7]/Q
                         net (fo=13, routed)          0.158    -0.328    bullet_inst/by_reg[8]_0[5]
    SLICE_X11Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.283 r  bullet_inst/by[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.283    bullet_inst/by[7]_i_1__0_n_0
    SLICE_X11Y26         FDCE                                         r  bullet_inst/by_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=351, routed)         0.821    -0.869    bullet_inst/CLK
    SLICE_X11Y26         FDCE                                         r  bullet_inst/by_reg[7]/C
                         clock pessimism              0.241    -0.627    
                         clock uncertainty            0.098    -0.530    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.092    -0.438    bullet_inst/by_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.155    





