module wideexpr_00673(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ($signed(+(4'b0000)))|(-($unsigned({1'sb0,(($unsigned(6'b101001))>>($signed(s0)))<<((ctrl[0]?$signed(3'sb100):(ctrl[2]?s5:1'sb1))),(4'sb1100)>(s1),((ctrl[6]?(2'sb00)<<(6'sb111001):(s6)<<(s4)))^~((ctrl[6]?2'sb00:s5))})));
  assign y1 = s5;
  assign y2 = $signed((ctrl[5]?s1:5'sb10001));
  assign y3 = +(6'sb011000);
  assign y4 = +(+($signed(s3)));
  assign y5 = (s0)<<<(4'b1101);
  assign y6 = ($signed((+(+({3{{$unsigned(+(4'sb0001))}}})))^~(4'sb0101)))^($signed(($unsigned({-({4{s7}}),4'sb1001,(ctrl[4]?$signed((ctrl[5]?$signed(6'sb100001):-(4'sb0000))):($signed($signed(s6)))+($signed((u4)-(s3)))),{4{s5}}}))<<<((5'sb11000)>>($unsigned(s6)))));
  assign y7 = (s7)^~(+(({3{s1}})&((~(s6))&(u7))));
endmodule
