0.7
2020.2
Nov 18 2020
09:47:47
E:/Project_Lib/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/Project_Lib/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.srcs/sim_1/new/module add_ahead_gene_vlg_tst.v,1636975095,verilog,,,,add_ahead_gene_vlg_tst,,,,,,,,
E:/Project_Lib/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.srcs/sources_1/new/add_ahead_gene.v,1636974772,verilog,,E:/Project_Lib/VIVADO/Train/CLA-8bit_211115/CLA-8bit_211115.srcs/sim_1/new/module add_ahead_gene_vlg_tst.v,,add_ahead_gene,,,,,,,,
