- ShortName: EAX_01
  LongName: EAX_01
  ShortDescription: Returns Model, Family, Stepping Information, Additional Information and Feature Information
  LongDescription: |
    Returns:

      * Model, Family, Stepping Information in EAX

      * Additional Information in EBX

      * Feature Information in ECX and EDX
  Type: Struct
  Fields:
  - Name: EAX
    AlternativeName: VERSION_INFORMATION
    Description: When CPUID executes with EAX set to 01H, version information is returned in EAX.
    Type: Bitfield
    Size: 32
    Fields:
    - Bit: 0-3
      Name: STEPPING_ID

    - Bit: 4-7
      Name: MODEL

    - Bit: 8-11
      Name: FAMILY_ID

    - Bit: 12-13
      Name: PROCESSOR_TYPE
      Todo: Create definitions
      Description: |
        - 0 - Original OEM Processor

        - 1 - Intel OverDrive® Processor

        - 2 - Dual processor (not applicable to Intel486 processors)

        - 3 - Intel reserved
    - Bit: 16-19
      Name: EXTENDED_MODEL_ID
      Description: The Extended Model ID needs to be examined only when the Family ID is 06H or 0FH.

    - Bit: 20-27
      Name: EXTENDED_FAMILY_ID
      Description: The Extended Family ID needs to be examined only when the Family ID is 0FH.

  - Name: EBX
    AlternativeName: ADDITIONAL_INFORMATION
    Description: When CPUID executes with EAX set to 01H, additional information is returned to the EBX register.
    Type: Struct
    AlternativeType: Bitfield
    Size: 32
    Fields:
    - Size: 8
      Name: BRAND_INDEX
      Description: |
        This number provides an entry into a brand string table that contains brand
        strings for IA-32 processors. More information about this field is provided later in this section.

    - Size: 8
      Name: CLFLUSH_LINE_SIZE
      ShortDescription: Value ∗ 8 = cache line size in bytes; used also by CLFLUSHOPT
      LongDescription: |
        This number indicates the size of the cache line
        flushed by the CLFLUSH and CLFLUSHOPT instructions in 8-byte increments. This field was introduced in the
        Pentium 4 processor.

    - Size: 8
      Name: MAX_ADDRESSABLE_IDS
      Description: |
        Maximum number of addressable IDs for logical processors in this physical package.
      Remarks: |
        The nearest power-of-2 integer that is not smaller than EBX[23:16] is the number of unique initial APIC
        IDs reserved for addressing different logical processors in a physical package. This field is only valid if
        CPUID.1.EDX.HTT[bit 28] = 1.

    - Size: 8
      Name: INITIAL_APIC_ID
      Description: |
        This number is the 8-bit ID that is assigned to the local APIC on the
        processor during power up. This field was introduced in the Pentium 4 processor.

  - Name: ECX
    AlternativeName: FEATURE_INFORMATION_ECX
    Description: When CPUID executes with EAX set to 01H, feature information is returned in ECX and EDX.
    Type: Bitfield
    Size: 32
    Fields:
    - Bit: 0
      ShortName: SSE3
      LongName: STREAMING_SIMD_EXTENSIONS_3
      ShortDescription: Streaming SIMD Extensions 3 (SSE3)
      LongDescription: |
        A value of 1 indicates the processor supports this technology.

    - Bit: 1
      ShortName: PCLMULQDQ
      LongName: PCLMULQDQ_INSTRUCTION
      ShortDescription: PCLMULQDQ instruction
      LongDescription: |
        A value of 1 indicates the processor supports the PCLMULQDQ instruction.

    - Bit: 2
      ShortName: DTES64
      LongName: DS_AREA_64BIT_LAYOUT
      ShortDescription: 64-bit DS Area
      LongDescription: |
        A value of 1 indicates the processor supports DS area using 64-bit layout.

    - Bit: 3
      ShortName: MONITOR
      LongName: MONITOR_MWAIT_INSTRUCTION
      ShortDescription: MONITOR/MWAIT instruction
      LongDescription: |
        A value of 1 indicates the processor supports this feature.

    - Bit: 4
      ShortName: DSCPL
      LongName: CPL_QUALIFIED_DEBUG_STORE
      ShortDescription: CPL Qualified Debug Store
      LongDescription: |
        A value of 1 indicates the processor supports the extensions to the
        Debug Store feature to allow for branch message storage qualified by CPL.

    - Bit: 5
      ShortName: VMX
      LongName: VIRTUAL_MACHINE_EXTENSIONS
      ShortDescription: Virtual Machine Extensions
      LongDescription: |
        A value of 1 indicates that the processor supports this technology.

    - Bit: 6
      ShortName: SMX
      LongName: SAFER_MODE_EXTENSIONS
      ShortDescription: Safer Mode Extensions
      LongDescription: |
        A value of 1 indicates that the processor supports this technology.
      SeeAlso: Vol2[6(SAFER MODE EXTENSIONS REFERENCE)]

    - Bit: 7
      ShortName: EIST
      LongName: ENHANCED_INTEL_SPEEDSTEP_TECHNOLOGY
      ShortDescription: Enhanced Intel SpeedStep® technology
      LongDescription: |
        A value of 1 indicates that the processor supports this technology.

    - Bit: 8
      ShortName: TM2
      LongName: THERMAL_MONITOR_2
      ShortDescription: Thermal Monitor 2
      LongDescription: |
        A value of 1 indicates whether the processor supports this technology.

    - Bit: 9
      ShortName: SSSE3
      LongName: SUPPLEMENTAL_STREAMING_SIMD_EXTENSIONS_3
      ShortDescription: Supplemental Streaming SIMD Extensions 3 (SSSE3)
      LongDescription: |
        A value of 1 indicates the presence of the Supplemental Streaming SIMD Extensions 3 (SSSE3). A
        value of 0 indicates the instruction extensions are not present in the processor.

    - Bit: 10
      ShortName: CNXTID
      LongName: L1_CONTEXT_ID
      ShortDescription: L1 Context ID
      LongDescription: |
        A value of 1 indicates the L1 data cache mode can be set to either adaptive mode
        or shared mode. A value of 0 indicates this feature is not supported. See definition of the
        IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode) for details.

    - Bit: 11
      ShortName: SDBG
      LongName: SILICON_DEBUG
      ShortDescription: IA32_DEBUG_INTERFACE MSR for silicon debug
      LongDescription: |
        A value of 1 indicates the processor supports IA32_DEBUG_INTERFACE MSR for silicon debug.

    - Bit: 12
      ShortName: FMA
      LongName: FMA_EXTENSIONS
      ShortDescription: FMA extensions using YMM state
      LongDescription: |
        A value of 1 indicates the processor supports FMA (Fused Multiple Add) extensions using YMM state.

    - Bit: 13
      ShortName: CMPXCHG16B
      LongName: CMPXCHG16B_INSTRUCTION
      ShortDescription: CMPXCHG16B instruction
      LongDescription: |
        A value of 1 indicates that the feature is available.

    - Bit: 14
      ShortName: XTPR_UPDATE_CONTROL
      LongName: (x)TPR_UPDATE_CONTROL
      ShortDescription: xTPR Update Control
      LongDescription: |
        A value of 1 indicates that the processor supports changing IA32_MISC_ENABLE[bit 23].

    - Bit: 15
      ShortName: PDCM
      LongName: PERFMON_AND_DEBUG_CAPABILITY
      ShortDescription: Perfmon and Debug Capability
      LongDescription: |
        A value of 1 indicates the processor supports the performance
        and debug feature indication MSR IA32_PERF_CAPABILITIES.

    - Bit: 17
      ShortName: PCID
      LongName: PROCESS_CONTEXT_IDENTIFIERS
      ShortDescription: Process-context identifiers
      LongDescription: |
        A value of 1 indicates that the processor supports PCIDs and that software may set CR4.PCIDE to 1.

    - Bit: 18
      ShortName: DCA
      LongName: DIRECT_CACHE_ACCESS
      ShortDescription: Direct Cache Access
      LongDescription: |
        A value of 1 indicates the processor supports the ability to prefetch data from a memory mapped
        device (Direct Cache Access).

    - Bit: 19
      ShortName: SSE41
      LongName: SSE41_SUPPORT
      ShortDescription: SSE4.1 support
      LongDescription: |
        A value of 1 indicates that the processor supports SSE4.1.

    - Bit: 20
      ShortName: SSE42
      LongName: SSE42_SUPPORT
      ShortDescription: SSE4.2 support
      LongDescription: |
        A value of 1 indicates that the processor supports SSE4.2.

    - Bit: 21
      ShortName: x2APIC
      LongName: (x)2APIC_SUPPORT
      ShortDescription: x2APIC support
      LongDescription: |
        A value of 1 indicates that the processor supports x2APIC feature.

    - Bit: 22
      ShortName: MOVBE
      LongName: MOVBE_INSTRUCTION
      ShortDescription: MOVBE instruction
      LongDescription: |
        A value of 1 indicates that the processor supports MOVBE instruction.

    - Bit: 23
      ShortName: POPCNT
      LongName: POPCNT_INSTRUCTION
      ShortDescription: POPCNT instruction
      LongDescription: |
        A value of 1 indicates that the processor supports the POPCNT instruction.

    - Bit: 24
      ShortName: TSC_Deadline
      LongName: TSC_DEADLINE
      ShortDescription: TSC Deadline
      LongDescription: |
        A value of 1 indicates that the processor’s local APIC timer supports one-shot operation using a
        TSC deadline value.

    - Bit: 25
      ShortName: AESNI
      LongName: AESNI_INSTRUCTION_EXTENSIONS
      ShortDescription: AESNI instruction extensions
      LongDescription: |
        A value of 1 indicates that the processor supports the AESNI instruction extensions.

    - Bit: 26
      ShortName: XSAVE
      LongName: XSAVE_XRSTOR_INSTRUCTION
      ShortDescription: XSAVE/XRSTOR instruction extensions
      LongDescription: |
        A value of 1 indicates that the processor supports the XSAVE/XRSTOR processor extended states
        feature, the XSETBV/XGETBV instructions, and XCR0.

    - Bit: 27
      ShortName: OSXSAVE
      LongName: OSX_SAVE
      ShortDescription: CR4.OSXSAVE[bit 18] set
      LongDescription: |
        A value of 1 indicates that the OS has set CR4.OSXSAVE[bit 18] to enable XSETBV/XGETBV
        instructions to access XCR0 and to support processor extended state management using
        XSAVE/XRSTOR.

    - Bit: 28
      ShortName: AVX
      LongName: AVX_SUPPORT
      ShortDescription: AVX instruction extensions support
      LongDescription: |
        A value of 1 indicates the processor supports the AVX instruction extensions.

    - Bit: 29
      ShortName: F16C
      LongName: HALF_PRECISION_CONVERSION_INSTRUCTIONS
      ShortDescription: 16-bit floating-point conversion instructions support
      LongDescription: |
        A value of 1 indicates that processor supports 16-bit floating-point conversion instructions.

    - Bit: 30
      ShortName: RDRAND
      LongName: RDRAND_INSTRUCTION
      ShortDescription: RDRAND instruction support
      LongDescription: |
        A value of 1 indicates that processor supports RDRAND instruction.

  - Name: EDX
    AlternativeName: FEATURE_INFORMATION_EDX
    Description: When CPUID executes with EAX set to 01H, feature information is returned in ECX and EDX.
    Type: Bitfield
    Size: 32
    Fields:
    - Bit: 0
      ShortName: FPU
      LongName: FLOATING_POINT_UNIT_ON_CHIP
      ShortDescription: Floating Point Unit On-Chip
      LongDescription: |
        The processor contains an x87 FPU.

    - Bit: 1
      ShortName: VME
      LongName: VIRTUAL_8086_MODE_ENHANCEMENTS
      ShortDescription: Virtual 8086 Mode Enhancements
      LongDescription: |
        Virtual 8086 mode enhancements, including CR4.VME for controlling the
        feature, CR4.PVI for protected mode virtual interrupts, software interrupt indirection, expansion of the TSS
        with the software indirection bitmap, and EFLAGS.VIF and EFLAGS.VIP flags.

    - Bit: 2
      ShortName: DE
      LongName: DEBUGGING_EXTENSIONS
      ShortDescription: Debugging Extensions
      LongDescription: |
        Support for I/O breakpoints, including CR4.DE for controlling the feature, and optional
        trapping of accesses to DR4 and DR5.

    - Bit: 3
      ShortName: PSE
      LongName: PAGE_SIZE_EXTENSION
      ShortDescription: Page Size Extension
      LongDescription: |
        Large pages of size 4 MByte are supported, including CR4.PSE for controlling the
        feature, the defined dirty bit in PDE (Page Directory Entries), optional reserved bit trapping in CR3, PDEs, and
        PTEs.

    - Bit: 4
      ShortName: TSC
      LongName: TIMESTAMP_COUNTER
      ShortDescription: Time Stamp Counter
      LongDescription: |
        The RDTSC instruction is supported, including CR4.TSD for controlling privilege.

    - Bit: 5
      ShortName: MSR
      LongName: RDMSR_WRMSR_INSTRUCTIONS
      ShortDescription: Model Specific Registers RDMSR and WRMSR Instructions
      LongDescription: |
        The RDMSR and WRMSR instructions are supported. Some of the MSRs are implementation dependent.

    - Bit: 6
      ShortName: PAE
      LongName: PHYSICAL_ADDRESS_EXTENSION
      ShortDescription: Physical Address Extension
      LongDescription: |
        Physical addresses greater than 32 bits are supported: extended page table
        entry formats, an extra level in the page translation tables is defined, 2-MByte pages are supported instead of
        4 Mbyte pages if PAE bit is 1.

    - Bit: 7
      ShortName: MCE
      LongName: MACHINE_CHECK_EXCEPTION
      ShortDescription: Machine Check Exception
      LongDescription: |
        Exception 18 is defined for Machine Checks, including CR4.MCE for controlling the
        feature. This feature does not define the model-specific implementations of machine-check error logging,
        reporting, and processor shutdowns. Machine Check exception handlers may have to depend on processor
        version to do model specific processing of the exception, or test for the presence of the Machine Check feature.

    - Bit: 8
      ShortName: CX8
      AlternativeName: CMPXCHG8B
      LongName: CMPXCHG8B_INSTRUCTION
      ShortDescription: CMPXCHG8B Instruction
      LongDescription: |
        The compare-and-exchange 8 bytes (64 bits) instruction is supported (implicitly
        locked and atomic).

    - Bit: 9
      ShortName: APIC
      LongName: APIC_ON_CHIP
      ShortDescription: APIC On-Chip
      LongDescription: |
        The processor contains an Advanced Programmable Interrupt Controller (APIC), responding to
        memory mapped commands in the physical address range FFFE0000H to FFFE0FFFH (by default - some
        processors permit the APIC to be relocated).

    - Bit: 11
      ShortName: SEP
      LongName: SYSENTER_SYSEXIT_INSTRUCTIONS
      ShortDescription: SYSENTER and SYSEXIT Instructions
      LongDescription: |
        The SYSENTER and SYSEXIT and associated MSRs are supported.

    - Bit: 12
      ShortName: MTRR
      LongName: MEMORY_TYPE_RANGE_REGISTERS
      ShortDescription: Memory Type Range Registers
      LongDescription: |
        MTRRs are supported. The MTRRcap MSR contains feature bits that describe
        what memory types are supported, how many variable MTRRs are supported, and whether fixed MTRRs are
        supported.

    - Bit: 13
      ShortName: PGE
      LongName: PAGE_GLOBAL_BIT
      ShortDescription: Page Global Bit
      LongDescription: |
        The global bit is supported in paging-structure entries that map a page, indicating TLB entries
        that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.

    - Bit: 14
      ShortName: MCA
      LongName: MACHINE_CHECK_ARCHITECTURE
      ShortDescription: Machine Check Architecture
      LongDescription: |
        A value of 1 indicates the Machine Check Architecture of reporting machine
        errors is supported. The MCG_CAP MSR contains feature bits describing how many banks of error reporting
        MSRs are supported.

    - Bit: 15
      ShortName: CMOV
      LongName: CONDITIONAL_MOVE_INSTRUCTIONS
      ShortDescription: Conditional Move Instructions
      LongDescription: |
        The conditional move instruction CMOV is supported. In addition, if x87 FPU is
        present as indicated by the CPUID.FPU feature bit, then the FCOMI and FCMOV instructions are supported

    - Bit: 16
      ShortName: PAT
      LongName: PAGE_ATTRIBUTE_TABLE
      ShortDescription: Page Attribute Table
      LongDescription: |
        Page Attribute Table is supported. This feature augments the Memory Type Range
        Registers (MTRRs), allowing an operating system to specify attributes of memory accessed through a linear
        address on a 4KB granularity.

    - Bit: 17
      ShortName: PSE36
      LongName: PAGE_SIZE_EXTENSION_36BIT
      ShortDescription: 36-Bit Page Size Extension
      LongDescription: |
        4-MByte pages addressing physical memory beyond 4 GBytes are supported with
        32-bit paging. This feature indicates that upper bits of the physical address of a 4-MByte page are encoded in
        bits 20:13 of the page-directory entry. Such physical addresses are limited by MAXPHYADDR and may be up to
        40 bits in size.

    - Bit: 18
      ShortName: PSN
      LongName: PROCESSOR_SERIAL_NUMBER
      ShortDescription: Processor Serial Number
      LongDescription: |
        The processor supports the 96-bit processor identification number feature and the
        feature is enabled.

    - Bit: 19
      ShortName: CLFSH
      AlternativeName: CLFLUSH
      LongName: CLFLUSH_INSTRUCTION
      ShortDescription: CLFLUSH Instruction
      LongDescription: |
        CLFLUSH Instruction is supported.

    - Bit: 21
      ShortName: DS
      LongName: DEBUG_STORE
      ShortDescription: Debug Store
      LongDescription: |
        The processor supports the ability to write debug information into a memory resident buffer.
        This feature is used by the branch trace store (BTS) and processor event-based sampling (PEBS) facilities.
      SeeAlso: |
        Vol3C[23(INTRODUCTION TO VIRTUAL MACHINE EXTENSIONS)]

    - Bit: 22
      ShortName: ACPI
      LongName: THERMAL_CONTROL_MSRS_FOR_ACPI
      ShortDescription: Thermal Monitor and Software Controlled Clock Facilities
      LongDescription: |
        The processor implements internal MSRs that
        allow processor temperature to be monitored and processor performance to be modulated in predefined duty
        cycles under software control.

    - Bit: 23
      ShortName: MMX
      LongName: MMX_SUPPORT
      ShortDescription: Intel MMX Technology
      LongDescription: |
        The processor supports the Intel MMX technology.

    - Bit: 24
      ShortName: FXSR
      LongName: FXSAVE_FXRSTOR_INSTRUCTIONS
      ShortDescription: FXSAVE and FXRSTOR Instructions
      LongDescription: |
        The FXSAVE and FXRSTOR instructions are supported for fast save and
        restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an
        operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.

    - Bit: 25
      ShortName: SSE
      LongName: SSE_SUPPORT
      ShortDescription: SSE extensions support
      LongDescription: |
        The processor supports the SSE extensions.

    - Bit: 26
      ShortName: SSE2
      LongName: SSE2_SUPPORT
      ShortDescription: SSE2 extensions support
      LongDescription: |
        The processor supports the SSE2 extensions.

    - Bit: 27
      ShortName: SS
      LongName: SELF_SNOOP
      ShortDescription: Self Snoop
      LongDescription: |
        The processor supports the management of conflicting memory types by performing a snoop of its
        own cache structure for transactions issued to the bus.

    - Bit: 28
      ShortName: HTT
      LongName: HYPER_THREADING_TECHNOLOGY
      ShortDescription: Max APIC IDs reserved field is Valid
      LongDescription: |
        A value of 0 for HTT indicates there is only a single logical processor in
        the package and software should assume only a single APIC ID is reserved. A value of 1 for HTT indicates the
        value in CPUID.1.EBX[23:16] (the Maximum number of addressable IDs for logical processors in this package) is
        valid for the package.

    - Bit: 29
      ShortName: TM
      LongName: THERMAL_MONITOR
      ShortDescription: Thermal Monitor
      LongDescription: |
        The processor implements the thermal monitor automatic thermal control circuitry (TCC).

    - Bit: 31
      ShortName: PBE
      LongName: PENDING_BREAK_ENABLE
      ShortDescription: Pending Break Enable
      LongDescription: |
        The processor supports the use of the FERR#/PBE# pin when the processor is in the
        stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the
        processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the
        IA32_MISC_ENABLE MSR enables this capability.
