
Subcircuit summary:
Circuit 1: nmos_m1_w0_360_sli_dli_da_p     |Circuit 2: nmos_m1_w0_360_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
nshort (1)                                 |nshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: nmos_m1_w0_360_sli_dli_da_p     |Circuit 2: nmos_m1_w0_360_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nmos_m1_w0_360_sli_dli_da_p and nmos_m1_w0_360_sli_dli_da_p are equivalent.

Cell pmos_m1_w1_120_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m1_w1_120_sli_dli_da_p disconnected node: VSUBS

Subcircuit summary:
Circuit 1: pmos_m1_w1_120_sli_dli_da_p     |Circuit 2: pmos_m1_w1_120_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
pshort (1)                                 |pshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: pmos_m1_w1_120_sli_dli_da_p     |Circuit 2: pmos_m1_w1_120_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
w_n54_n54#                                 |w_n54_n54#                                 
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_m1_w1_120_sli_dli_da_p and pmos_m1_w1_120_sli_dli_da_p are equivalent.

Subcircuit summary:
Circuit 1: pinv_dec                        |Circuit 2: pinv_dec                        
-------------------------------------------|-------------------------------------------
nmos_m1_w0_360_sli_dli_da_p (1)            |nmos_m1_w0_360_sli_dli_da_p (1)            
pmos_m1_w1_120_sli_dli_da_p (1)            |pmos_m1_w1_120_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_dec                        |Circuit 2: pinv_dec                        
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_dec and pinv_dec are equivalent.

Subcircuit summary:
Circuit 1: nand2_dec                       |Circuit 2: nand2_dec                       
-------------------------------------------|-------------------------------------------
pshort (2)                                 |pshort (2)                                 
nshort (2)                                 |nshort (2)                                 
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: nand2_dec                       |Circuit 2: nand2_dec                       
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
B                                          |B                                          
A                                          |A                                          
Z                                          |Z                                          
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nand2_dec and nand2_dec are equivalent.

Subcircuit summary:
Circuit 1: nmos_m1_w0_740_sli_dli_da_p     |Circuit 2: nmos_m1_w0_740_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
nshort (1)                                 |nshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: nmos_m1_w0_740_sli_dli_da_p     |Circuit 2: nmos_m1_w0_740_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nmos_m1_w0_740_sli_dli_da_p and nmos_m1_w0_740_sli_dli_da_p are equivalent.

Cell pmos_m1_w3_000_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m1_w3_000_sli_dli_da_p disconnected node: VSUBS

Subcircuit summary:
Circuit 1: pmos_m1_w3_000_sli_dli_da_p     |Circuit 2: pmos_m1_w3_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
pshort (1)                                 |pshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: pmos_m1_w3_000_sli_dli_da_p     |Circuit 2: pmos_m1_w3_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
w_n54_n54#                                 |w_n54_n54#                                 
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_m1_w3_000_sli_dli_da_p and pmos_m1_w3_000_sli_dli_da_p are equivalent.
Class nmos_m2_w0_740_sli_dli_da_p:  Merged 1 devices.
Class nmos_m2_w0_740_sli_dli_da_p:  Merged 1 devices.

Subcircuit summary:
Circuit 1: nmos_m2_w0_740_sli_dli_da_p     |Circuit 2: nmos_m2_w0_740_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
nshort (1)                                 |nshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: nmos_m2_w0_740_sli_dli_da_p     |Circuit 2: nmos_m2_w0_740_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nmos_m2_w0_740_sli_dli_da_p and nmos_m2_w0_740_sli_dli_da_p are equivalent.

Cell pmos_m2_w1_260_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m2_w1_260_sli_dli_da_p disconnected node: VSUBS
Class pmos_m2_w1_260_sli_dli_da_p:  Merged 1 devices.
Class pmos_m2_w1_260_sli_dli_da_p:  Merged 1 devices.

Cell pmos_m2_w1_260_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m2_w1_260_sli_dli_da_p disconnected node: VSUBS

Subcircuit summary:
Circuit 1: pmos_m2_w1_260_sli_dli_da_p     |Circuit 2: pmos_m2_w1_260_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
pshort (1)                                 |pshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: pmos_m2_w1_260_sli_dli_da_p     |Circuit 2: pmos_m2_w1_260_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
w_n54_n54#                                 |w_n54_n54#                                 
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_m2_w1_260_sli_dli_da_p and pmos_m2_w1_260_sli_dli_da_p are equivalent.
Class nmos_m3_w1_680_sli_dli_da_p:  Merged 2 devices.
Class nmos_m3_w1_680_sli_dli_da_p:  Merged 2 devices.

Subcircuit summary:
Circuit 1: nmos_m3_w1_680_sli_dli_da_p     |Circuit 2: nmos_m3_w1_680_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
nshort (1)                                 |nshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: nmos_m3_w1_680_sli_dli_da_p     |Circuit 2: nmos_m3_w1_680_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nmos_m3_w1_680_sli_dli_da_p and nmos_m3_w1_680_sli_dli_da_p are equivalent.

Cell pmos_m3_w1_680_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m3_w1_680_sli_dli_da_p disconnected node: VSUBS
Class pmos_m3_w1_680_sli_dli_da_p:  Merged 2 devices.
Class pmos_m3_w1_680_sli_dli_da_p:  Merged 2 devices.

Cell pmos_m3_w1_680_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m3_w1_680_sli_dli_da_p disconnected node: VSUBS

Subcircuit summary:
Circuit 1: pmos_m3_w1_680_sli_dli_da_p     |Circuit 2: pmos_m3_w1_680_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
pshort (1)                                 |pshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: pmos_m3_w1_680_sli_dli_da_p     |Circuit 2: pmos_m3_w1_680_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
w_n54_n54#                                 |w_n54_n54#                                 
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_m3_w1_680_sli_dli_da_p and pmos_m3_w1_680_sli_dli_da_p are equivalent.
Class nmos_m6_w2_000_sli_dli_da_p:  Merged 5 devices.
Class nmos_m6_w2_000_sli_dli_da_p:  Merged 5 devices.

Subcircuit summary:
Circuit 1: nmos_m6_w2_000_sli_dli_da_p     |Circuit 2: nmos_m6_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
nshort (1)                                 |nshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: nmos_m6_w2_000_sli_dli_da_p     |Circuit 2: nmos_m6_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nmos_m6_w2_000_sli_dli_da_p and nmos_m6_w2_000_sli_dli_da_p are equivalent.

Cell pmos_m6_w2_000_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m6_w2_000_sli_dli_da_p disconnected node: VSUBS
Class pmos_m6_w2_000_sli_dli_da_p:  Merged 5 devices.
Class pmos_m6_w2_000_sli_dli_da_p:  Merged 5 devices.

Cell pmos_m6_w2_000_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m6_w2_000_sli_dli_da_p disconnected node: VSUBS

Subcircuit summary:
Circuit 1: pmos_m6_w2_000_sli_dli_da_p     |Circuit 2: pmos_m6_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
pshort (1)                                 |pshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: pmos_m6_w2_000_sli_dli_da_p     |Circuit 2: pmos_m6_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
D                                          |D                                          
S                                          |S                                          
w_n54_n54#                                 |w_n54_n54#                                 
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_m6_w2_000_sli_dli_da_p and pmos_m6_w2_000_sli_dli_da_p are equivalent.
Class nmos_m7_w1_680_sli_dli_da_p:  Merged 6 devices.
Class nmos_m7_w1_680_sli_dli_da_p:  Merged 6 devices.

Subcircuit summary:
Circuit 1: nmos_m7_w1_680_sli_dli_da_p     |Circuit 2: nmos_m7_w1_680_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
nshort (1)                                 |nshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: nmos_m7_w1_680_sli_dli_da_p     |Circuit 2: nmos_m7_w1_680_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nmos_m7_w1_680_sli_dli_da_p and nmos_m7_w1_680_sli_dli_da_p are equivalent.

Cell pmos_m7_w2_000_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m7_w2_000_sli_dli_da_p disconnected node: VSUBS
Class pmos_m7_w2_000_sli_dli_da_p:  Merged 6 devices.
Class pmos_m7_w2_000_sli_dli_da_p:  Merged 6 devices.

Cell pmos_m7_w2_000_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m7_w2_000_sli_dli_da_p disconnected node: VSUBS

Subcircuit summary:
Circuit 1: pmos_m7_w2_000_sli_dli_da_p     |Circuit 2: pmos_m7_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
pshort (1)                                 |pshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: pmos_m7_w2_000_sli_dli_da_p     |Circuit 2: pmos_m7_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
D                                          |D                                          
S                                          |S                                          
w_n54_n54#                                 |w_n54_n54#                                 
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_m7_w2_000_sli_dli_da_p and pmos_m7_w2_000_sli_dli_da_p are equivalent.

Cell pmos_m1_w0_550_sli_dli disconnected node: VSUBS

Cell pmos_m1_w0_550_sli_dli disconnected node: VSUBS

Subcircuit summary:
Circuit 1: pmos_m1_w0_550_sli_dli          |Circuit 2: pmos_m1_w0_550_sli_dli          
-------------------------------------------|-------------------------------------------
pshort (1)                                 |pshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: pmos_m1_w0_550_sli_dli          |Circuit 2: pmos_m1_w0_550_sli_dli          
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
w_n54_n54#                                 |w_n54_n54#                                 
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_m1_w0_550_sli_dli and pmos_m1_w0_550_sli_dli are equivalent.

Subcircuit summary:
Circuit 1: and2_dec                        |Circuit 2: and2_dec                        
-------------------------------------------|-------------------------------------------
pinv_dec (1)                               |pinv_dec (1)                               
nand2_dec (1)                              |nand2_dec (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: and2_dec                        |Circuit 2: and2_dec                        
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
Z                                          |Z                                          
A                                          |A                                          
B                                          |B                                          
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes and2_dec and and2_dec are equivalent.

Subcircuit summary:
Circuit 1: pinv_dec_0                      |Circuit 2: pinv_dec_0                      
-------------------------------------------|-------------------------------------------
nmos_m1_w0_740_sli_dli_da_p (1)            |nmos_m1_w0_740_sli_dli_da_p (1)            
pmos_m1_w3_000_sli_dli_da_p (1)            |pmos_m1_w3_000_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_dec_0                      |Circuit 2: pinv_dec_0                      
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_dec_0 and pinv_dec_0 are equivalent.

Subcircuit summary:
Circuit 1: nmos_m1_w0_740_sli_dactive      |Circuit 2: nmos_m1_w0_740_sli_dactive      
-------------------------------------------|-------------------------------------------
nshort (1)                                 |nshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: nmos_m1_w0_740_sli_dactive      |Circuit 2: nmos_m1_w0_740_sli_dactive      
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
a_90_0#                                    |a_90_0#                                    
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nmos_m1_w0_740_sli_dactive and nmos_m1_w0_740_sli_dactive are equivalent.

Subcircuit summary:
Circuit 1: nmos_m1_w0_740_sactive_dli      |Circuit 2: nmos_m1_w0_740_sactive_dli      
-------------------------------------------|-------------------------------------------
nshort (1)                                 |nshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: nmos_m1_w0_740_sactive_dli      |Circuit 2: nmos_m1_w0_740_sactive_dli      
-------------------------------------------|-------------------------------------------
G                                          |G                                          
a_0_0#                                     |a_0_0#                                     
D                                          |D                                          
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nmos_m1_w0_740_sactive_dli and nmos_m1_w0_740_sactive_dli are equivalent.

Cell pmos_m1_w1_120_sli_dli disconnected node: VSUBS

Cell pmos_m1_w1_120_sli_dli disconnected node: VSUBS

Subcircuit summary:
Circuit 1: pmos_m1_w1_120_sli_dli          |Circuit 2: pmos_m1_w1_120_sli_dli          
-------------------------------------------|-------------------------------------------
pshort (1)                                 |pshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: pmos_m1_w1_120_sli_dli          |Circuit 2: pmos_m1_w1_120_sli_dli          
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
w_n54_n54#                                 |w_n54_n54#                                 
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_m1_w1_120_sli_dli and pmos_m1_w1_120_sli_dli are equivalent.

Subcircuit summary:
Circuit 1: nmos_m1_w0_740_sactive_dactive  |Circuit 2: nmos_m1_w0_740_sactive_dactive  
-------------------------------------------|-------------------------------------------
nshort (1)                                 |nshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: nmos_m1_w0_740_sactive_dactive  |Circuit 2: nmos_m1_w0_740_sactive_dactive  
-------------------------------------------|-------------------------------------------
G                                          |G                                          
a_0_0#                                     |a_0_0#                                     
a_90_0#                                    |a_90_0#                                    
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nmos_m1_w0_740_sactive_dactive and nmos_m1_w0_740_sactive_dactive are equivalent.

Subcircuit summary:
Circuit 1: pinv_9                          |Circuit 2: pinv_9                          
-------------------------------------------|-------------------------------------------
nmos_m2_w0_740_sli_dli_da_p (1)            |nmos_m2_w0_740_sli_dli_da_p (1)            
pmos_m2_w1_260_sli_dli_da_p (1)            |pmos_m2_w1_260_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_9                          |Circuit 2: pinv_9                          
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_9 and pinv_9 are equivalent.

Subcircuit summary:
Circuit 1: pinv                            |Circuit 2: pinv                            
-------------------------------------------|-------------------------------------------
nmos_m2_w0_740_sli_dli_da_p (1)            |nmos_m2_w0_740_sli_dli_da_p (1)            
pmos_m2_w1_260_sli_dli_da_p (1)            |pmos_m2_w1_260_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv                            |Circuit 2: pinv                            
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv and pinv are equivalent.

Subcircuit summary:
Circuit 1: dff                             |Circuit 2: dff                             
-------------------------------------------|-------------------------------------------
nshort (11)                                |nshort (11)                                
pshort (11)                                |pshort (11)                                
Number of devices: 22                      |Number of devices: 22                      
Number of nets: 17                         |Number of nets: 17                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dff                             |Circuit 2: dff                             
-------------------------------------------|-------------------------------------------
Q                                          |Q                                          
D                                          |D                                          
clk                                        |clk                                        
gnd                                        |gnd                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dff and dff are equivalent.

Subcircuit summary:
Circuit 1: pinv_0                          |Circuit 2: pinv_0                          
-------------------------------------------|-------------------------------------------
nmos_m3_w1_680_sli_dli_da_p (1)            |nmos_m3_w1_680_sli_dli_da_p (1)            
pmos_m3_w1_680_sli_dli_da_p (1)            |pmos_m3_w1_680_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_0                          |Circuit 2: pinv_0                          
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_0 and pinv_0 are equivalent.

Subcircuit summary:
Circuit 1: pinv_8                          |Circuit 2: pinv_8                          
-------------------------------------------|-------------------------------------------
nmos_m6_w2_000_sli_dli_da_p (1)            |nmos_m6_w2_000_sli_dli_da_p (1)            
pmos_m6_w2_000_sli_dli_da_p (1)            |pmos_m6_w2_000_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_8                          |Circuit 2: pinv_8                          
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_8 and pinv_8 are equivalent.
Class nmos_m3_w2_000_sli_dli_da_p:  Merged 2 devices.
Class nmos_m3_w2_000_sli_dli_da_p:  Merged 2 devices.

Subcircuit summary:
Circuit 1: nmos_m3_w2_000_sli_dli_da_p     |Circuit 2: nmos_m3_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
nshort (1)                                 |nshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: nmos_m3_w2_000_sli_dli_da_p     |Circuit 2: nmos_m3_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nmos_m3_w2_000_sli_dli_da_p and nmos_m3_w2_000_sli_dli_da_p are equivalent.

Cell pmos_m3_w2_000_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m3_w2_000_sli_dli_da_p disconnected node: VSUBS
Class pmos_m3_w2_000_sli_dli_da_p:  Merged 2 devices.
Class pmos_m3_w2_000_sli_dli_da_p:  Merged 2 devices.

Cell pmos_m3_w2_000_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m3_w2_000_sli_dli_da_p disconnected node: VSUBS

Subcircuit summary:
Circuit 1: pmos_m3_w2_000_sli_dli_da_p     |Circuit 2: pmos_m3_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
pshort (1)                                 |pshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: pmos_m3_w2_000_sli_dli_da_p     |Circuit 2: pmos_m3_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
w_n54_n54#                                 |w_n54_n54#                                 
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_m3_w2_000_sli_dli_da_p and pmos_m3_w2_000_sli_dli_da_p are equivalent.

Subcircuit summary:
Circuit 1: pinv_1                          |Circuit 2: pinv_1                          
-------------------------------------------|-------------------------------------------
nmos_m7_w1_680_sli_dli_da_p (1)            |nmos_m7_w1_680_sli_dli_da_p (1)            
pmos_m7_w2_000_sli_dli_da_p (1)            |pmos_m7_w2_000_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_1                          |Circuit 2: pinv_1                          
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_1 and pinv_1 are equivalent.

Cell pmos_m9_w2_000_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m9_w2_000_sli_dli_da_p disconnected node: VSUBS
Class pmos_m9_w2_000_sli_dli_da_p:  Merged 8 devices.
Class pmos_m9_w2_000_sli_dli_da_p:  Merged 8 devices.

Cell pmos_m9_w2_000_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m9_w2_000_sli_dli_da_p disconnected node: VSUBS

Subcircuit summary:
Circuit 1: pmos_m9_w2_000_sli_dli_da_p     |Circuit 2: pmos_m9_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
pshort (1)                                 |pshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: pmos_m9_w2_000_sli_dli_da_p     |Circuit 2: pmos_m9_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
D                                          |D                                          
S                                          |S                                          
w_n54_n54#                                 |w_n54_n54#                                 
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_m9_w2_000_sli_dli_da_p and pmos_m9_w2_000_sli_dli_da_p are equivalent.
Class nmos_m9_w2_000_sli_dli_da_p:  Merged 8 devices.
Class nmos_m9_w2_000_sli_dli_da_p:  Merged 8 devices.

Subcircuit summary:
Circuit 1: nmos_m9_w2_000_sli_dli_da_p     |Circuit 2: nmos_m9_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
nshort (1)                                 |nshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: nmos_m9_w2_000_sli_dli_da_p     |Circuit 2: nmos_m9_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nmos_m9_w2_000_sli_dli_da_p and nmos_m9_w2_000_sli_dli_da_p are equivalent.
Class nmos_m8_w1_680_sli_dli_da_p:  Merged 7 devices.
Class nmos_m8_w1_680_sli_dli_da_p:  Merged 7 devices.

Subcircuit summary:
Circuit 1: nmos_m8_w1_680_sli_dli_da_p     |Circuit 2: nmos_m8_w1_680_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
nshort (1)                                 |nshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: nmos_m8_w1_680_sli_dli_da_p     |Circuit 2: nmos_m8_w1_680_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
S                                          |S                                          
D                                          |D                                          
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nmos_m8_w1_680_sli_dli_da_p and nmos_m8_w1_680_sli_dli_da_p are equivalent.

Cell pmos_m8_w2_000_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m8_w2_000_sli_dli_da_p disconnected node: VSUBS
Class pmos_m8_w2_000_sli_dli_da_p:  Merged 7 devices.
Class pmos_m8_w2_000_sli_dli_da_p:  Merged 7 devices.

Cell pmos_m8_w2_000_sli_dli_da_p disconnected node: VSUBS

Cell pmos_m8_w2_000_sli_dli_da_p disconnected node: VSUBS

Subcircuit summary:
Circuit 1: pmos_m8_w2_000_sli_dli_da_p     |Circuit 2: pmos_m8_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
pshort (1)                                 |pshort (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: pmos_m8_w2_000_sli_dli_da_p     |Circuit 2: pmos_m8_w2_000_sli_dli_da_p     
-------------------------------------------|-------------------------------------------
G                                          |G                                          
D                                          |D                                          
S                                          |S                                          
w_n54_n54#                                 |w_n54_n54#                                 
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pmos_m8_w2_000_sli_dli_da_p and pmos_m8_w2_000_sli_dli_da_p are equivalent.

Subcircuit summary:
Circuit 1: sense_amp                       |Circuit 2: sense_amp                       
-------------------------------------------|-------------------------------------------
nshort (4)                                 |nshort (4)                                 
pshort (5)                                 |pshort (5)                                 
Number of devices: 9                       |Number of devices: 9                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sense_amp                       |Circuit 2: sense_amp                       
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
bl                                         |bl                                         
br                                         |br                                         
dout                                       |dout                                       
gnd                                        |gnd                                        
en                                         |en                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sense_amp and sense_amp are equivalent.

Subcircuit summary:
Circuit 1: precharge_1                     |Circuit 2: precharge_1                     
-------------------------------------------|-------------------------------------------
pmos_m1_w0_550_sli_dli (3)                 |pmos_m1_w0_550_sli_dli (3)                 
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: precharge_1                     |Circuit 2: precharge_1                     
-------------------------------------------|-------------------------------------------
br                                         |br                                         
bl                                         |bl                                         
vdd                                        |vdd                                        
VSUBS                                      |VSUBS                                      
en_bar                                     |en_bar                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes precharge_1 and precharge_1 are equivalent.

Subcircuit summary:
Circuit 1: write_driver                    |Circuit 2: write_driver                    
-------------------------------------------|-------------------------------------------
nshort (9)                                 |nshort (9)                                 
pshort (7)                                 |pshort (7)                                 
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: write_driver                    |Circuit 2: write_driver                    
-------------------------------------------|-------------------------------------------
bl                                         |bl                                         
br                                         |br                                         
vdd                                        |vdd                                        
din                                        |din                                        
en                                         |en                                         
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes write_driver and write_driver are equivalent.

Subcircuit summary:
Circuit 1: precharge_0                     |Circuit 2: precharge_0                     
-------------------------------------------|-------------------------------------------
pmos_m1_w0_550_sli_dli (3)                 |pmos_m1_w0_550_sli_dli (3)                 
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: precharge_0                     |Circuit 2: precharge_0                     
-------------------------------------------|-------------------------------------------
br                                         |br                                         
bl                                         |bl                                         
vdd                                        |vdd                                        
VSUBS                                      |VSUBS                                      
en_bar                                     |en_bar                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes precharge_0 and precharge_0 are equivalent.

Subcircuit summary:
Circuit 1: hierarchical_predecode2x4       |Circuit 2: hierarchical_predecode2x4       
-------------------------------------------|-------------------------------------------
and2_dec (4)                               |and2_dec (4)                               
pinv_dec (2)                               |pinv_dec (2)                               
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: hierarchical_predecode2x4       |Circuit 2: hierarchical_predecode2x4       
-------------------------------------------|-------------------------------------------
in_0                                       |in_0                                       
in_1                                       |in_1                                       
out_0                                      |out_0                                      
out_1                                      |out_1                                      
out_2                                      |out_2                                      
out_3                                      |out_3                                      
vdd                                        |vdd                                        
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes hierarchical_predecode2x4 and hierarchical_predecode2x4 are equivalent.

Subcircuit summary:
Circuit 1: wordline_driver                 |Circuit 2: wordline_driver                 
-------------------------------------------|-------------------------------------------
nand2_dec (1)                              |nand2_dec (1)                              
pinv_dec_0 (1)                             |pinv_dec_0 (1)                             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: wordline_driver                 |Circuit 2: wordline_driver                 
-------------------------------------------|-------------------------------------------
A                                          |A                                          
B                                          |B                                          
Z                                          |Z                                          
gnd                                        |gnd                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes wordline_driver and wordline_driver are equivalent.

Cell replica_cell_1rw_1r disconnected node: a_38_n25#
Cell replica_cell_1rw_1r disconnected node: a_400_n25#

Cell replica_cell_1rw_1r disconnected node: a_38_n25#
Cell replica_cell_1rw_1r disconnected node: a_400_n25#
Class replica_cell_1rw_1r:  Merged 2 devices.
Class replica_cell_1rw_1r:  Merged 2 devices.

Cell replica_cell_1rw_1r disconnected node: a_38_n25#
Cell replica_cell_1rw_1r disconnected node: a_400_n25#

Cell replica_cell_1rw_1r disconnected node: a_38_n25#
Cell replica_cell_1rw_1r disconnected node: a_400_n25#

Subcircuit summary:
Circuit 1: replica_cell_1rw_1r             |Circuit 2: replica_cell_1rw_1r             
-------------------------------------------|-------------------------------------------
nshort (10)                                |nshort (10)                                
pshort (4)                                 |pshort (4)                                 
xcnwvc (2)                                 |xcnwvc (2)                                 
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: replica_cell_1rw_1r             |Circuit 2: replica_cell_1rw_1r             
-------------------------------------------|-------------------------------------------
a_38_n79#                                  |a_38_n79#                                  
a_400_n79#                                 |a_400_n79#                                 
gnd                                        |gnd                                        
w_144_n79#                                 |w_144_n79#                                 
wl1                                        |wl1                                        
br1                                        |br1                                        
bl1                                        |bl1                                        
VSUBS                                      |VSUBS                                      
vdd                                        |vdd                                        
a_38_133#                                  |a_38_133#                                  
wl0                                        |wl0                                        
bl0                                        |bl0                                        
br0                                        |br0                                        
a_38_n25#                                  |a_38_n25#                                  
a_400_n25#                                 |a_400_n25#                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes replica_cell_1rw_1r and replica_cell_1rw_1r are equivalent.

Cell cell_1rw_1r disconnected node: a_38_n25#
Cell cell_1rw_1r disconnected node: a_400_n25#

Cell cell_1rw_1r disconnected node: a_38_n25#
Cell cell_1rw_1r disconnected node: a_400_n25#
Class cell_1rw_1r:  Merged 2 devices.
Class cell_1rw_1r:  Merged 2 devices.

Cell cell_1rw_1r disconnected node: a_38_n25#
Cell cell_1rw_1r disconnected node: a_400_n25#

Cell cell_1rw_1r disconnected node: a_38_n25#
Cell cell_1rw_1r disconnected node: a_400_n25#

Subcircuit summary:
Circuit 1: cell_1rw_1r                     |Circuit 2: cell_1rw_1r                     
-------------------------------------------|-------------------------------------------
nshort (10)                                |nshort (10)                                
pshort (4)                                 |pshort (4)                                 
xcnwvc (2)                                 |xcnwvc (2)                                 
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: cell_1rw_1r                     |Circuit 2: cell_1rw_1r                     
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
a_38_n79#                                  |a_38_n79#                                  
a_400_n79#                                 |a_400_n79#                                 
gnd                                        |gnd                                        
wl1                                        |wl1                                        
br1                                        |br1                                        
bl1                                        |bl1                                        
a_16_183#                                  |a_16_183#                                  
w_144_n79#                                 |w_144_n79#                                 
VSUBS                                      |VSUBS                                      
a_38_133#                                  |a_38_133#                                  
wl0                                        |wl0                                        
bl0                                        |bl0                                        
br0                                        |br0                                        
a_38_n25#                                  |a_38_n25#                                  
a_400_n25#                                 |a_400_n25#                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cell_1rw_1r and cell_1rw_1r are equivalent.

Cell dummy_cell_1rw_1r disconnected node: a_38_n25#
Cell dummy_cell_1rw_1r disconnected node: w_144_n79#
Cell dummy_cell_1rw_1r disconnected node: vdd
Cell dummy_cell_1rw_1r disconnected node: a_400_n25#

Cell dummy_cell_1rw_1r disconnected node: a_38_n25#
Cell dummy_cell_1rw_1r disconnected node: w_144_n79#
Cell dummy_cell_1rw_1r disconnected node: vdd
Cell dummy_cell_1rw_1r disconnected node: a_400_n25#

Subcircuit summary:
Circuit 1: dummy_cell_1rw_1r               |Circuit 2: dummy_cell_1rw_1r               
-------------------------------------------|-------------------------------------------
nshort (12)                                |nshort (12)                                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: dummy_cell_1rw_1r               |Circuit 2: dummy_cell_1rw_1r               
-------------------------------------------|-------------------------------------------
br1                                        |br1                                        
bl1                                        |bl1                                        
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
wl0                                        |wl0                                        
a_38_n79#                                  |a_38_n79#                                  
a_400_n79#                                 |a_400_n79#                                 
wl1                                        |wl1                                        
bl0                                        |bl0                                        
br0                                        |br0                                        
a_38_n25#                                  |a_38_n25#                                  
w_144_n79#                                 |w_144_n79#                                 
vdd                                        |vdd                                        
a_400_n25#                                 |a_400_n25#                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dummy_cell_1rw_1r and dummy_cell_1rw_1r are equivalent.

Subcircuit summary:
Circuit 1: pnand3                          |Circuit 2: pnand3                          
-------------------------------------------|-------------------------------------------
nmos_m1_w0_740_sli_dactive (1)             |nmos_m1_w0_740_sli_dactive (1)             
nmos_m1_w0_740_sactive_dli (1)             |nmos_m1_w0_740_sactive_dli (1)             
pmos_m1_w1_120_sli_dli (3)                 |pmos_m1_w1_120_sli_dli (3)                 
nmos_m1_w0_740_sactive_dactive (1)         |nmos_m1_w0_740_sactive_dactive (1)         
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pnand3                          |Circuit 2: pnand3                          
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
w_n36_679#                                 |w_n36_679#                                 
Z                                          |Z                                          
A                                          |A                                          
C                                          |C                                          
B                                          |B                                          
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pnand3 and pnand3 are equivalent.

Subcircuit summary:
Circuit 1: pdriver_3                       |Circuit 2: pdriver_3                       
-------------------------------------------|-------------------------------------------
pinv_9 (1)                                 |pinv_9 (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pdriver_3                       |Circuit 2: pdriver_3                       
-------------------------------------------|-------------------------------------------
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
gnd                                        |gnd                                        
vdd                                        |vdd                                        
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pdriver_3 and pdriver_3 are equivalent.

Subcircuit summary:
Circuit 1: dff_buf_0                       |Circuit 2: dff_buf_0                       
-------------------------------------------|-------------------------------------------
pinv (1)                                   |pinv (1)                                   
dff (1)                                    |dff (1)                                    
pinv_0 (1)                                 |pinv_0 (1)                                 
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dff_buf_0                       |Circuit 2: dff_buf_0                       
-------------------------------------------|-------------------------------------------
clk                                        |clk                                        
D                                          |D                                          
Q                                          |Q                                          
vdd                                        |vdd                                        
Qb                                         |Qb                                         
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dff_buf_0 and dff_buf_0 are equivalent.

Subcircuit summary:
Circuit 1: pdriver_2                       |Circuit 2: pdriver_2                       
-------------------------------------------|-------------------------------------------
pinv_8 (1)                                 |pinv_8 (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pdriver_2                       |Circuit 2: pdriver_2                       
-------------------------------------------|-------------------------------------------
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
gnd                                        |gnd                                        
vdd                                        |vdd                                        
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pdriver_2 and pdriver_2 are equivalent.

Subcircuit summary:
Circuit 1: pinv_7                          |Circuit 2: pinv_7                          
-------------------------------------------|-------------------------------------------
nmos_m1_w0_360_sli_dli_da_p (1)            |nmos_m1_w0_360_sli_dli_da_p (1)            
pmos_m1_w1_120_sli_dli_da_p (1)            |pmos_m1_w1_120_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_7                          |Circuit 2: pinv_7                          
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
vdd                                        |vdd                                        
w_n36_679#                                 |w_n36_679#                                 
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_7 and pinv_7 are equivalent.

Subcircuit summary:
Circuit 1: pinv_5                          |Circuit 2: pinv_5                          
-------------------------------------------|-------------------------------------------
nmos_m3_w2_000_sli_dli_da_p (1)            |nmos_m3_w2_000_sli_dli_da_p (1)            
pmos_m3_w2_000_sli_dli_da_p (1)            |pmos_m3_w2_000_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_5                          |Circuit 2: pinv_5                          
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
vdd                                        |vdd                                        
w_n36_679#                                 |w_n36_679#                                 
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_5 and pinv_5 are equivalent.

Subcircuit summary:
Circuit 1: pinv_3                          |Circuit 2: pinv_3                          
-------------------------------------------|-------------------------------------------
nmos_m2_w0_740_sli_dli_da_p (1)            |nmos_m2_w0_740_sli_dli_da_p (1)            
pmos_m2_w1_260_sli_dli_da_p (1)            |pmos_m2_w1_260_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_3                          |Circuit 2: pinv_3                          
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
vdd                                        |vdd                                        
w_n36_679#                                 |w_n36_679#                                 
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_3 and pinv_3 are equivalent.

Subcircuit summary:
Circuit 1: pinv_4                          |Circuit 2: pinv_4                          
-------------------------------------------|-------------------------------------------
nmos_m1_w0_360_sli_dli_da_p (1)            |nmos_m1_w0_360_sli_dli_da_p (1)            
pmos_m1_w1_120_sli_dli_da_p (1)            |pmos_m1_w1_120_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_4                          |Circuit 2: pinv_4                          
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_4 and pinv_4 are equivalent.

Subcircuit summary:
Circuit 1: pinv_10                         |Circuit 2: pinv_10                         
-------------------------------------------|-------------------------------------------
nmos_m1_w0_360_sli_dli_da_p (1)            |nmos_m1_w0_360_sli_dli_da_p (1)            
pmos_m1_w1_120_sli_dli_da_p (1)            |pmos_m1_w1_120_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_10                         |Circuit 2: pinv_10                         
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_10 and pinv_10 are equivalent.

Subcircuit summary:
Circuit 1: pdriver                         |Circuit 2: pdriver                         
-------------------------------------------|-------------------------------------------
pinv_1 (1)                                 |pinv_1 (1)                                 
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pdriver                         |Circuit 2: pdriver                         
-------------------------------------------|-------------------------------------------
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
gnd                                        |gnd                                        
vdd                                        |vdd                                        
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pdriver and pdriver are equivalent.

Subcircuit summary:
Circuit 1: pnand2                          |Circuit 2: pnand2                          
-------------------------------------------|-------------------------------------------
nmos_m1_w0_740_sli_dactive (1)             |nmos_m1_w0_740_sli_dactive (1)             
nmos_m1_w0_740_sactive_dli (1)             |nmos_m1_w0_740_sactive_dli (1)             
pmos_m1_w1_120_sli_dli (2)                 |pmos_m1_w1_120_sli_dli (2)                 
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pnand2                          |Circuit 2: pnand2                          
-------------------------------------------|-------------------------------------------
Z                                          |Z                                          
A                                          |A                                          
B                                          |B                                          
w_n36_679#                                 |w_n36_679#                                 
vdd                                        |vdd                                        
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pnand2 and pnand2 are equivalent.

Subcircuit summary:
Circuit 1: pinv_6                          |Circuit 2: pinv_6                          
-------------------------------------------|-------------------------------------------
pmos_m9_w2_000_sli_dli_da_p (1)            |pmos_m9_w2_000_sli_dli_da_p (1)            
nmos_m9_w2_000_sli_dli_da_p (1)            |nmos_m9_w2_000_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_6                          |Circuit 2: pinv_6                          
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
w_n36_679#                                 |w_n36_679#                                 
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_6 and pinv_6 are equivalent.

Subcircuit summary:
Circuit 1: pinv_11                         |Circuit 2: pinv_11                         
-------------------------------------------|-------------------------------------------
nmos_m3_w1_680_sli_dli_da_p (1)            |nmos_m3_w1_680_sli_dli_da_p (1)            
pmos_m3_w1_680_sli_dli_da_p (1)            |pmos_m3_w1_680_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_11                         |Circuit 2: pinv_11                         
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
vdd                                        |vdd                                        
w_n36_679#                                 |w_n36_679#                                 
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_11 and pinv_11 are equivalent.

Subcircuit summary:
Circuit 1: pinv_12                         |Circuit 2: pinv_12                         
-------------------------------------------|-------------------------------------------
nmos_m8_w1_680_sli_dli_da_p (1)            |nmos_m8_w1_680_sli_dli_da_p (1)            
pmos_m8_w2_000_sli_dli_da_p (1)            |pmos_m8_w2_000_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_12                         |Circuit 2: pinv_12                         
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
vdd                                        |vdd                                        
w_n36_679#                                 |w_n36_679#                                 
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_12 and pinv_12 are equivalent.

Subcircuit summary:
Circuit 1: sense_amp_array                 |Circuit 2: sense_amp_array                 
-------------------------------------------|-------------------------------------------
sense_amp (2)                              |sense_amp (2)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: sense_amp_array                 |Circuit 2: sense_amp_array                 
-------------------------------------------|-------------------------------------------
bl_0                                       |bl_0                                       
bl_1                                       |bl_1                                       
br_0                                       |br_0                                       
br_1                                       |br_1                                       
data_0                                     |data_0                                     
data_1                                     |data_1                                     
en                                         |en                                         
gnd                                        |gnd                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sense_amp_array and sense_amp_array are equivalent.

Subcircuit summary:
Circuit 1: precharge_array_0               |Circuit 2: precharge_array_0               
-------------------------------------------|-------------------------------------------
precharge_1 (3)                            |precharge_1 (3)                            
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: precharge_array_0               |Circuit 2: precharge_array_0               
-------------------------------------------|-------------------------------------------
bl_0                                       |bl_0                                       
bl_1                                       |bl_1                                       
bl_2                                       |bl_2                                       
br_0                                       |br_0                                       
br_1                                       |br_1                                       
br_2                                       |br_2                                       
VSUBS                                      |VSUBS                                      
en_bar                                     |en_bar                                     
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes precharge_array_0 and precharge_array_0 are equivalent.

Subcircuit summary:
Circuit 1: write_driver_array              |Circuit 2: write_driver_array              
-------------------------------------------|-------------------------------------------
write_driver (2)                           |write_driver (2)                           
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: write_driver_array              |Circuit 2: write_driver_array              
-------------------------------------------|-------------------------------------------
en                                         |en                                         
gnd                                        |gnd                                        
vdd                                        |vdd                                        
bl_0                                       |bl_0                                       
bl_1                                       |bl_1                                       
br_0                                       |br_0                                       
br_1                                       |br_1                                       
data_0                                     |data_0                                     
data_1                                     |data_1                                     
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes write_driver_array and write_driver_array are equivalent.

Subcircuit summary:
Circuit 1: precharge_array                 |Circuit 2: precharge_array                 
-------------------------------------------|-------------------------------------------
precharge_0 (3)                            |precharge_0 (3)                            
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: precharge_array                 |Circuit 2: precharge_array                 
-------------------------------------------|-------------------------------------------
bl_0                                       |bl_0                                       
bl_1                                       |bl_1                                       
bl_2                                       |bl_2                                       
br_0                                       |br_0                                       
br_1                                       |br_1                                       
br_2                                       |br_2                                       
VSUBS                                      |VSUBS                                      
en_bar                                     |en_bar                                     
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes precharge_array and precharge_array are equivalent.

Subcircuit summary:
Circuit 1: hierarchical_decoder            |Circuit 2: hierarchical_decoder            
-------------------------------------------|-------------------------------------------
and2_dec (16)                              |and2_dec (16)                              
hierarchical_predecode2x4 (2)              |hierarchical_predecode2x4 (2)              
Number of devices: 18                      |Number of devices: 18                      
Number of nets: 30                         |Number of nets: 30                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: hierarchical_decoder            |Circuit 2: hierarchical_decoder            
-------------------------------------------|-------------------------------------------
addr_0                                     |addr_0                                     
addr_2                                     |addr_2                                     
addr_1                                     |addr_1                                     
addr_3                                     |addr_3                                     
decode_0                                   |decode_0                                   
decode_1                                   |decode_1                                   
decode_2                                   |decode_2                                   
decode_3                                   |decode_3                                   
decode_4                                   |decode_4                                   
decode_5                                   |decode_5                                   
decode_6                                   |decode_6                                   
decode_7                                   |decode_7                                   
decode_8                                   |decode_8                                   
decode_9                                   |decode_9                                   
decode_10                                  |decode_10                                  
decode_11                                  |decode_11                                  
decode_12                                  |decode_12                                  
decode_13                                  |decode_13                                  
decode_14                                  |decode_14                                  
decode_15                                  |decode_15                                  
gnd                                        |gnd                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes hierarchical_decoder and hierarchical_decoder are equivalent.

Subcircuit summary:
Circuit 1: wordline_driver_array           |Circuit 2: wordline_driver_array           
-------------------------------------------|-------------------------------------------
wordline_driver (16)                       |wordline_driver (16)                       
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 35                         |Number of nets: 35                         
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: wordline_driver_array           |Circuit 2: wordline_driver_array           
-------------------------------------------|-------------------------------------------
wl_6                                       |wl_6                                       
wl_7                                       |wl_7                                       
wl_8                                       |wl_8                                       
wl_9                                       |wl_9                                       
wl_10                                      |wl_10                                      
wl_11                                      |wl_11                                      
wl_12                                      |wl_12                                      
wl_13                                      |wl_13                                      
wl_14                                      |wl_14                                      
wl_15                                      |wl_15                                      
wl_0                                       |wl_0                                       
wl_1                                       |wl_1                                       
wl_2                                       |wl_2                                       
wl_3                                       |wl_3                                       
wl_4                                       |wl_4                                       
wl_5                                       |wl_5                                       
in_6                                       |in_6                                       
in_7                                       |in_7                                       
in_8                                       |in_8                                       
in_9                                       |in_9                                       
in_10                                      |in_10                                      
in_11                                      |in_11                                      
in_12                                      |in_12                                      
in_13                                      |in_13                                      
in_14                                      |in_14                                      
in_15                                      |in_15                                      
in_0                                       |in_0                                       
in_1                                       |in_1                                       
in_2                                       |in_2                                       
in_3                                       |in_3                                       
in_4                                       |in_4                                       
in_5                                       |in_5                                       
gnd                                        |gnd                                        
vdd                                        |vdd                                        
en                                         |en                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes wordline_driver_array and wordline_driver_array are equivalent.

Subcircuit summary:
Circuit 1: dummy_array                     |Circuit 2: dummy_array                     
-------------------------------------------|-------------------------------------------
nshort (24)                                |(no matching element)                      
(no matching element)                      |dummy_cell_1rw_1r (2)                      
Number of devices: 24 **Mismatch**         |Number of devices: 2 **Mismatch**          
Number of nets: 24 **Mismatch**            |Number of nets: 23 **Mismatch**            
---------------------------------------------------------------------------------------
Flattening instances of dummy_cell_1rw_1r in cell dummy_array makes a better match
Flattening instances of dummy_cell_1rw_1r in cell dummy_array makes a better match
Making another compare attempt.

Subcircuit summary:
Circuit 1: dummy_array                     |Circuit 2: dummy_array                     
-------------------------------------------|-------------------------------------------
nshort (24)                                |nshort (24)                                
Number of devices: 24                      |Number of devices: 24                      
Number of nets: 24                         |Number of nets: 24                         
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: dummy_array                     |Circuit 2: dummy_array                     
-------------------------------------------|-------------------------------------------
wl0_0                                      |wl0_0                                      
wl1_0                                      |wl1_0                                      
dummy_cell_1rw_1r_0/a_400_n79#             |dummy_cell_1rw_1r_0/a_400_n79#             
dummy_cell_1rw_1r_0/a_38_n79#              |dummy_cell_1rw_1r_0/a_38_n79#              
dummy_cell_1rw_1r_1/a_400_n79#             |dummy_cell_1rw_1r_1/a_400_n79#             
dummy_cell_1rw_1r_1/a_38_n79#              |dummy_cell_1rw_1r_1/a_38_n79#              
bl1_1                                      |bl1_1                                      
br1_1                                      |br1_1                                      
bl1_0                                      |bl1_0                                      
br1_0                                      |br1_0                                      
bl0_1                                      |bl0_1                                      
br0_1                                      |br0_1                                      
bl0_0                                      |bl0_0                                      
br0_0                                      |br0_0                                      
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
dummy_cell_1rw_1r_0/a_400_n25#             |dummy_cell_1rw_1r_0/a_400_n25#             
dummy_cell_1rw_1r_1/a_38_n25#              |dummy_cell_1rw_1r_1/a_38_n25#              
dummy_cell_1rw_1r_1/w_144_n79#             |dummy_cell_1rw_1r_1/w_144_n79#             
vdd                                        |vdd                                        
dummy_cell_1rw_1r_0/w_144_n79#             |dummy_cell_1rw_1r_0/w_144_n79#             
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dummy_array and dummy_array are equivalent.
Class replica_column:  Merged 2 devices.

Subcircuit summary:
Circuit 1: replica_column                  |Circuit 2: replica_column                  
-------------------------------------------|-------------------------------------------
replica_cell_1rw_1r (17)                   |replica_cell_1rw_1r (17)                   
nshort (10)                                |(no matching element)                      
(no matching element)                      |dummy_cell_1rw_1r (1)                      
Number of devices: 27 **Mismatch**         |Number of devices: 18 **Mismatch**         
Number of nets: 82 **Mismatch**            |Number of nets: 79 **Mismatch**            
---------------------------------------------------------------------------------------
Flattening instances of dummy_cell_1rw_1r in cell replica_column makes a better match
Flattening instances of dummy_cell_1rw_1r in cell replica_column makes a better match
Making another compare attempt.
Class replica_column:  Merged 2 devices.

Subcircuit summary:
Circuit 1: replica_column                  |Circuit 2: replica_column                  
-------------------------------------------|-------------------------------------------
replica_cell_1rw_1r (17)                   |replica_cell_1rw_1r (17)                   
nshort (10)                                |nshort (10)                                
Number of devices: 27                      |Number of devices: 27                      
Number of nets: 82                         |Number of nets: 82                         
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: replica_column                  |Circuit 2: replica_column                  
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
wl0_18                                     |wl0_18                                     
wl1_18                                     |wl1_18                                     
wl0_17                                     |wl0_17                                     
wl1_17                                     |wl1_17                                     
wl0_8                                      |wl0_8                                      
wl0_2                                      |wl0_2                                      
wl0_10                                     |wl0_10                                     
wl0_4                                      |wl0_4                                      
wl0_12                                     |wl0_12                                     
wl0_6                                      |wl0_6                                      
wl0_14                                     |wl0_14                                     
wl0_16                                     |wl0_16                                     
wl1_8                                      |wl1_8                                      
wl1_2                                      |wl1_2                                      
wl1_10                                     |wl1_10                                     
wl1_4                                      |wl1_4                                      
wl1_12                                     |wl1_12                                     
wl1_6                                      |wl1_6                                      
wl1_14                                     |wl1_14                                     
wl1_16                                     |wl1_16                                     
wl0_1                                      |wl0_1                                      
wl0_9                                      |wl0_9                                      
wl0_3                                      |wl0_3                                      
wl0_11                                     |wl0_11                                     
wl0_5                                      |wl0_5                                      
wl0_13                                     |wl0_13                                     
wl0_7                                      |wl0_7                                      
wl0_15                                     |wl0_15                                     
wl1_1                                      |wl1_1                                      
wl1_9                                      |wl1_9                                      
wl1_3                                      |wl1_3                                      
wl1_11                                     |wl1_11                                     
wl1_5                                      |wl1_5                                      
wl1_13                                     |wl1_13                                     
wl1_7                                      |wl1_7                                      
wl1_15                                     |wl1_15                                     
bl1                                        |bl1                                        
br1                                        |br1                                        
bl0                                        |bl0                                        
br0                                        |br0                                        
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes replica_column and replica_column are equivalent.

Subcircuit summary:
Circuit 1: bitcell_array                   |Circuit 2: bitcell_array                   
-------------------------------------------|-------------------------------------------
cell_1rw_1r (32)                           |cell_1rw_1r (32)                           
Number of devices: 32                      |Number of devices: 32                      
Number of nets: 153                        |Number of nets: 153                        
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: bitcell_array                   |Circuit 2: bitcell_array                   
-------------------------------------------|-------------------------------------------
wl0_0                                      |wl0_0                                      
wl0_15                                     |wl0_15                                     
wl1_0                                      |wl1_0                                      
wl1_15                                     |wl1_15                                     
wl0_9                                      |wl0_9                                      
wl0_7                                      |wl0_7                                      
wl0_1                                      |wl0_1                                      
wl0_11                                     |wl0_11                                     
wl0_5                                      |wl0_5                                      
wl0_3                                      |wl0_3                                      
wl0_13                                     |wl0_13                                     
wl1_9                                      |wl1_9                                      
wl1_7                                      |wl1_7                                      
wl1_1                                      |wl1_1                                      
wl1_11                                     |wl1_11                                     
wl1_5                                      |wl1_5                                      
wl1_3                                      |wl1_3                                      
wl1_13                                     |wl1_13                                     
wl0_8                                      |wl0_8                                      
wl0_6                                      |wl0_6                                      
wl0_10                                     |wl0_10                                     
wl0_4                                      |wl0_4                                      
wl0_2                                      |wl0_2                                      
wl0_14                                     |wl0_14                                     
wl0_12                                     |wl0_12                                     
wl1_8                                      |wl1_8                                      
wl1_6                                      |wl1_6                                      
wl1_10                                     |wl1_10                                     
wl1_4                                      |wl1_4                                      
wl1_2                                      |wl1_2                                      
wl1_14                                     |wl1_14                                     
wl1_12                                     |wl1_12                                     
li_107_4163#                               |li_107_4163#                               
li_107_3373#                               |li_107_3373#                               
li_107_2583#                               |li_107_2583#                               
li_107_1793#                               |li_107_1793#                               
li_107_5743#                               |li_107_5743#                               
li_107_4953#                               |li_107_4953#                               
li_139_997#                                |li_139_997#                                
li_193_4251#                               |li_193_4251#                               
li_193_3461#                               |li_193_3461#                               
li_193_2671#                               |li_193_2671#                               
li_193_1881#                               |li_193_1881#                               
li_193_5831#                               |li_193_5831#                               
li_193_5041#                               |li_193_5041#                               
li_193_1091#                               |li_193_1091#                               
cell_1rw_1r_15/a_400_n79#                  |cell_1rw_1r_15/a_400_n79#                  
cell_1rw_1r_0/a_400_n79#                   |cell_1rw_1r_0/a_400_n79#                   
cell_1rw_1r_31/a_400_n79#                  |cell_1rw_1r_31/a_400_n79#                  
cell_1rw_1r_16/a_400_n79#                  |cell_1rw_1r_16/a_400_n79#                  
li_1107_207#                               |li_1107_207#                               
li_1021_6147#                              |li_1021_6147#                              
li_107_213#                                |li_107_213#                                
li_193_6147#                               |li_193_6147#                               
li_875_233#                                |li_875_233#                                
li_875_6059#                               |li_875_6059#                               
li_193_301#                                |li_193_301#                                
li_193_5985#                               |li_193_5985#                               
cell_1rw_1r_15/a_38_n25#                   |cell_1rw_1r_15/a_38_n25#                   
cell_1rw_1r_0/a_38_n25#                    |cell_1rw_1r_0/a_38_n25#                    
cell_1rw_1r_31/a_38_n25#                   |cell_1rw_1r_31/a_38_n25#                   
cell_1rw_1r_16/a_38_n25#                   |cell_1rw_1r_16/a_38_n25#                   
cell_1rw_1r_15/a_38_n79#                   |cell_1rw_1r_15/a_38_n79#                   
cell_1rw_1r_0/a_38_n79#                    |cell_1rw_1r_0/a_38_n79#                    
cell_1rw_1r_31/a_38_n79#                   |cell_1rw_1r_31/a_38_n79#                   
cell_1rw_1r_16/a_38_n79#                   |cell_1rw_1r_16/a_38_n79#                   
cell_1rw_1r_15/a_400_n25#                  |cell_1rw_1r_15/a_400_n25#                  
cell_1rw_1r_0/a_400_n25#                   |cell_1rw_1r_0/a_400_n25#                   
cell_1rw_1r_31/a_400_n25#                  |cell_1rw_1r_31/a_400_n25#                  
cell_1rw_1r_16/a_400_n25#                  |cell_1rw_1r_16/a_400_n25#                  
li_193_617#                                |li_193_617#                                
li_193_4567#                               |li_193_4567#                               
li_193_3777#                               |li_193_3777#                               
li_193_2987#                               |li_193_2987#                               
li_193_2197#                               |li_193_2197#                               
li_193_1407#                               |li_193_1407#                               
li_193_5357#                               |li_193_5357#                               
li_1021_3777#                              |li_1021_3777#                              
li_1021_2987#                              |li_1021_2987#                              
li_1021_2197#                              |li_1021_2197#                              
li_1021_1407#                              |li_1021_1407#                              
li_1021_617#                               |li_1021_617#                               
li_1021_5357#                              |li_1021_5357#                              
li_1021_4567#                              |li_1021_4567#                              
li_193_455#                                |li_193_455#                                
li_193_4405#                               |li_193_4405#                               
li_193_3615#                               |li_193_3615#                               
li_193_2825#                               |li_193_2825#                               
li_193_2035#                               |li_193_2035#                               
li_193_1245#                               |li_193_1245#                               
li_193_5195#                               |li_193_5195#                               
li_875_3689#                               |li_875_3689#                               
li_875_2899#                               |li_875_2899#                               
li_875_2109#                               |li_875_2109#                               
li_875_1319#                               |li_875_1319#                               
li_875_529#                                |li_875_529#                                
li_875_5269#                               |li_875_5269#                               
li_875_4479#                               |li_875_4479#                               
li_1107_3367#                              |li_1107_3367#                              
li_1107_2577#                              |li_1107_2577#                              
li_1107_1787#                              |li_1107_1787#                              
li_1107_997#                               |li_1107_997#                               
li_1107_5737#                              |li_1107_5737#                              
li_1107_4947#                              |li_1107_4947#                              
li_1107_4157#                              |li_1107_4157#                              
li_875_3393#                               |li_875_3393#                               
li_875_2603#                               |li_875_2603#                               
li_875_1813#                               |li_875_1813#                               
li_875_1023#                               |li_875_1023#                               
li_875_5763#                               |li_875_5763#                               
li_875_4973#                               |li_875_4973#                               
li_875_4183#                               |li_875_4183#                               
bl1_1                                      |bl1_1                                      
br1_1                                      |br1_1                                      
bl1_0                                      |bl1_0                                      
br1_0                                      |br1_0                                      
bl0_1                                      |bl0_1                                      
cell_1rw_1r_0/w_144_n79#                   |cell_1rw_1r_0/w_144_n79#                   
br0_1                                      |br0_1                                      
bl0_0                                      |bl0_0                                      
cell_1rw_1r_16/w_144_n79#                  |cell_1rw_1r_16/w_144_n79#                  
br0_0                                      |br0_0                                      
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bitcell_array and bitcell_array are equivalent.
Class replica_column_0:  Merged 2 devices.

Subcircuit summary:
Circuit 1: replica_column_0                |Circuit 2: replica_column_0                
-------------------------------------------|-------------------------------------------
replica_cell_1rw_1r (17)                   |replica_cell_1rw_1r (17)                   
nshort (10)                                |(no matching element)                      
(no matching element)                      |dummy_cell_1rw_1r (1)                      
Number of devices: 27 **Mismatch**         |Number of devices: 18 **Mismatch**         
Number of nets: 83 **Mismatch**            |Number of nets: 79 **Mismatch**            
---------------------------------------------------------------------------------------
Flattening instances of dummy_cell_1rw_1r in cell replica_column_0 makes a better match
Flattening instances of dummy_cell_1rw_1r in cell replica_column_0 makes a better match
Making another compare attempt.
Class replica_column_0:  Merged 2 devices.

Subcircuit summary:
Circuit 1: replica_column_0                |Circuit 2: replica_column_0                
-------------------------------------------|-------------------------------------------
replica_cell_1rw_1r (17)                   |replica_cell_1rw_1r (17)                   
nshort (10)                                |nshort (10)                                
Number of devices: 27                      |Number of devices: 27                      
Number of nets: 83                         |Number of nets: 83                         
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: replica_column_0                |Circuit 2: replica_column_0                
-------------------------------------------|-------------------------------------------
wl0_1                                      |wl0_1                                      
wl1_1                                      |wl1_1                                      
vdd                                        |vdd                                        
wl0_10                                     |wl0_10                                     
wl0_4                                      |wl0_4                                      
wl0_12                                     |wl0_12                                     
wl0_6                                      |wl0_6                                      
wl0_14                                     |wl0_14                                     
wl0_8                                      |wl0_8                                      
wl0_16                                     |wl0_16                                     
wl0_18                                     |wl0_18                                     
wl1_10                                     |wl1_10                                     
wl1_4                                      |wl1_4                                      
wl1_12                                     |wl1_12                                     
wl1_6                                      |wl1_6                                      
wl1_14                                     |wl1_14                                     
wl1_8                                      |wl1_8                                      
wl1_16                                     |wl1_16                                     
wl1_18                                     |wl1_18                                     
wl0_9                                      |wl0_9                                      
wl0_3                                      |wl0_3                                      
wl0_11                                     |wl0_11                                     
wl0_5                                      |wl0_5                                      
wl0_13                                     |wl0_13                                     
wl0_7                                      |wl0_7                                      
wl0_15                                     |wl0_15                                     
wl0_17                                     |wl0_17                                     
wl1_9                                      |wl1_9                                      
wl1_3                                      |wl1_3                                      
wl1_11                                     |wl1_11                                     
wl1_5                                      |wl1_5                                      
wl1_13                                     |wl1_13                                     
wl1_7                                      |wl1_7                                      
wl1_15                                     |wl1_15                                     
wl1_17                                     |wl1_17                                     
wl0_2                                      |wl0_2                                      
wl1_2                                      |wl1_2                                      
bl1                                        |bl1                                        
br1                                        |br1                                        
bl0                                        |bl0                                        
br0                                        |br0                                        
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes replica_column_0 and replica_column_0 are equivalent.

Subcircuit summary:
Circuit 1: pand3_0                         |Circuit 2: pand3_0                         
-------------------------------------------|-------------------------------------------
pnand3 (1)                                 |pnand3 (1)                                 
pdriver_3 (1)                              |pdriver_3 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pand3_0                         |Circuit 2: pand3_0                         
-------------------------------------------|-------------------------------------------
A                                          |A                                          
B                                          |B                                          
C                                          |C                                          
Z                                          |Z                                          
vdd                                        |vdd                                        
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pand3_0 and pand3_0 are equivalent.

Subcircuit summary:
Circuit 1: dff_buf_array                   |Circuit 2: dff_buf_array                   
-------------------------------------------|-------------------------------------------
dff_buf_0 (2)                              |dff_buf_0 (2)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: dff_buf_array                   |Circuit 2: dff_buf_array                   
-------------------------------------------|-------------------------------------------
dout_1                                     |dout_1                                     
din_1                                      |din_1                                      
din_0                                      |din_0                                      
dout_bar_1                                 |dout_bar_1                                 
dout_bar_0                                 |dout_bar_0                                 
gnd                                        |gnd                                        
clk                                        |clk                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dff_buf_array and dff_buf_array are equivalent.

Subcircuit summary:
Circuit 1: pand3                           |Circuit 2: pand3                           
-------------------------------------------|-------------------------------------------
pnand3 (1)                                 |pnand3 (1)                                 
pdriver_2 (1)                              |pdriver_2 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pand3                           |Circuit 2: pand3                           
-------------------------------------------|-------------------------------------------
A                                          |A                                          
B                                          |B                                          
C                                          |C                                          
Z                                          |Z                                          
vdd                                        |vdd                                        
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pand3 and pand3 are equivalent.

Subcircuit summary:
Circuit 1: pnand2_0                        |Circuit 2: pnand2_0                        
-------------------------------------------|-------------------------------------------
nmos_m1_w0_740_sli_dactive (1)             |nmos_m1_w0_740_sli_dactive (1)             
nmos_m1_w0_740_sactive_dli (1)             |nmos_m1_w0_740_sactive_dli (1)             
pmos_m1_w1_120_sli_dli (2)                 |pmos_m1_w1_120_sli_dli (2)                 
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pnand2_0                        |Circuit 2: pnand2_0                        
-------------------------------------------|-------------------------------------------
Z                                          |Z                                          
A                                          |A                                          
B                                          |B                                          
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pnand2_0 and pnand2_0 are equivalent.

Subcircuit summary:
Circuit 1: pdriver_1                       |Circuit 2: pdriver_1                       
-------------------------------------------|-------------------------------------------
pinv_7 (1)                                 |pinv_7 (1)                                 
pinv_5 (1)                                 |pinv_5 (1)                                 
pinv_3 (1)                                 |pinv_3 (1)                                 
pinv_4 (1)                                 |pinv_4 (1)                                 
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pdriver_1                       |Circuit 2: pdriver_1                       
-------------------------------------------|-------------------------------------------
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pdriver_1 and pdriver_1 are equivalent.

Subcircuit summary:
Circuit 1: delay_chain                     |Circuit 2: delay_chain                     
-------------------------------------------|-------------------------------------------
pinv_10 (45)                               |pinv_10 (45)                               
Number of devices: 45                      |Number of devices: 45                      
Number of nets: 49                         |Number of nets: 49                         
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: delay_chain                     |Circuit 2: delay_chain                     
-------------------------------------------|-------------------------------------------
out                                        |out                                        
in                                         |in                                         
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes delay_chain and delay_chain are equivalent.

Subcircuit summary:
Circuit 1: pdriver_4                       |Circuit 2: pdriver_4                       
-------------------------------------------|-------------------------------------------
pinv_7 (1)                                 |pinv_7 (1)                                 
pinv_4 (1)                                 |pinv_4 (1)                                 
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pdriver_4                       |Circuit 2: pdriver_4                       
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
Z                                          |Z                                          
A                                          |A                                          
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pdriver_4 and pdriver_4 are equivalent.

Subcircuit summary:
Circuit 1: pand2                           |Circuit 2: pand2                           
-------------------------------------------|-------------------------------------------
pdriver (1)                                |pdriver (1)                                
pnand2 (1)                                 |pnand2 (1)                                 
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pand2                           |Circuit 2: pand2                           
-------------------------------------------|-------------------------------------------
vdd                                        |vdd                                        
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
Z                                          |Z                                          
A                                          |A                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pand2 and pand2 are equivalent.

Subcircuit summary:
Circuit 1: pinv_2                          |Circuit 2: pinv_2                          
-------------------------------------------|-------------------------------------------
nmos_m1_w0_360_sli_dli_da_p (1)            |nmos_m1_w0_360_sli_dli_da_p (1)            
pmos_m1_w1_120_sli_dli_da_p (1)            |pmos_m1_w1_120_sli_dli_da_p (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 5                          |Number of nets: 5                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pinv_2                          |Circuit 2: pinv_2                          
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
VSUBS                                      |VSUBS                                      
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pinv_2 and pinv_2 are equivalent.

Subcircuit summary:
Circuit 1: pdriver_0                       |Circuit 2: pdriver_0                       
-------------------------------------------|-------------------------------------------
pinv_5 (1)                                 |pinv_5 (1)                                 
pinv_3 (1)                                 |pinv_3 (1)                                 
pinv_6 (1)                                 |pinv_6 (1)                                 
pinv_4 (1)                                 |pinv_4 (1)                                 
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pdriver_0                       |Circuit 2: pdriver_0                       
-------------------------------------------|-------------------------------------------
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pdriver_0 and pdriver_0 are equivalent.

Subcircuit summary:
Circuit 1: pdriver_5                       |Circuit 2: pdriver_5                       
-------------------------------------------|-------------------------------------------
pinv_7 (1)                                 |pinv_7 (1)                                 
pinv_11 (1)                                |pinv_11 (1)                                
pinv_12 (1)                                |pinv_12 (1)                                
pinv_4 (1)                                 |pinv_4 (1)                                 
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: pdriver_5                       |Circuit 2: pdriver_5                       
-------------------------------------------|-------------------------------------------
Z                                          |Z                                          
A                                          |A                                          
vdd                                        |vdd                                        
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pdriver_5 and pdriver_5 are equivalent.

Subcircuit summary:
Circuit 1: dff_buf_array_0                 |Circuit 2: dff_buf_array_0                 
-------------------------------------------|-------------------------------------------
dff_buf_0 (1)                              |dff_buf_0 (1)                              
Number of devices: 1                       |Number of devices: 1                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: dff_buf_array_0                 |Circuit 2: dff_buf_array_0                 
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
clk                                        |clk                                        
vdd                                        |vdd                                        
dout_0                                     |dout_0                                     
din_0                                      |din_0                                      
dout_bar_0                                 |dout_bar_0                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes dff_buf_array_0 and dff_buf_array_0 are equivalent.

Subcircuit summary:
Circuit 1: port_data_0                     |Circuit 2: port_data_0                     
-------------------------------------------|-------------------------------------------
sense_amp_array (1)                        |sense_amp_array (1)                        
precharge_array_0 (1)                      |precharge_array_0 (1)                      
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: port_data_0                     |Circuit 2: port_data_0                     
-------------------------------------------|-------------------------------------------
s_en                                       |s_en                                       
dout_0                                     |dout_0                                     
dout_1                                     |dout_1                                     
rbl_bl                                     |rbl_bl                                     
p_en_bar                                   |p_en_bar                                   
rbl_br                                     |rbl_br                                     
gnd                                        |gnd                                        
bl_0                                       |bl_0                                       
bl_1                                       |bl_1                                       
br_1                                       |br_1                                       
vdd                                        |vdd                                        
br_0                                       |br_0                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes port_data_0 and port_data_0 are equivalent.

Subcircuit summary:
Circuit 1: port_data                       |Circuit 2: port_data                       
-------------------------------------------|-------------------------------------------
sense_amp_array (1)                        |sense_amp_array (1)                        
write_driver_array (1)                     |write_driver_array (1)                     
precharge_array (1)                        |precharge_array (1)                        
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: port_data                       |Circuit 2: port_data                       
-------------------------------------------|-------------------------------------------
s_en                                       |s_en                                       
dout_0                                     |dout_0                                     
dout_1                                     |dout_1                                     
w_en                                       |w_en                                       
din_0                                      |din_0                                      
din_1                                      |din_1                                      
rbl_bl                                     |rbl_bl                                     
p_en_bar                                   |p_en_bar                                   
rbl_br                                     |rbl_br                                     
gnd                                        |gnd                                        
bl_0                                       |bl_0                                       
bl_1                                       |bl_1                                       
br_1                                       |br_1                                       
vdd                                        |vdd                                        
br_0                                       |br_0                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes port_data and port_data are equivalent.

Subcircuit summary:
Circuit 1: port_address                    |Circuit 2: port_address                    
-------------------------------------------|-------------------------------------------
hierarchical_decoder (1)                   |hierarchical_decoder (1)                   
wordline_driver_array (1)                  |wordline_driver_array (1)                  
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 39                         |Number of nets: 39                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: port_address                    |Circuit 2: port_address                    
-------------------------------------------|-------------------------------------------
gnd                                        |gnd                                        
vdd                                        |vdd                                        
addr_0                                     |addr_0                                     
addr_1                                     |addr_1                                     
addr_2                                     |addr_2                                     
addr_3                                     |addr_3                                     
wl_en                                      |wl_en                                      
wl_0                                       |wl_0                                       
wl_1                                       |wl_1                                       
wl_2                                       |wl_2                                       
wl_10                                      |wl_10                                      
wl_3                                       |wl_3                                       
wl_11                                      |wl_11                                      
wl_4                                       |wl_4                                       
wl_12                                      |wl_12                                      
wl_6                                       |wl_6                                       
wl_5                                       |wl_5                                       
wl_13                                      |wl_13                                      
wl_7                                       |wl_7                                       
wl_14                                      |wl_14                                      
wl_8                                       |wl_8                                       
wl_15                                      |wl_15                                      
wl_9                                       |wl_9                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes port_address and port_address are equivalent.

Subcircuit summary:
Circuit 1: replica_bitcell_array           |Circuit 2: replica_bitcell_array           
-------------------------------------------|-------------------------------------------
dummy_array (2)                            |dummy_array (2)                            
replica_column (1)                         |replica_column (1)                         
bitcell_array (1)                          |bitcell_array (1)                          
replica_column_0 (1)                       |replica_column_0 (1)                       
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 123                        |Number of nets: 123                        
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: replica_bitcell_array           |Circuit 2: replica_bitcell_array           
-------------------------------------------|-------------------------------------------
rbl_bl0_0                                  |rbl_bl0_0                                  
rbl_br0_0                                  |rbl_br0_0                                  
rbl_br1_1                                  |rbl_br1_1                                  
rbl_bl1_1                                  |rbl_bl1_1                                  
VSUBS                                      |VSUBS                                      
gnd                                        |gnd                                        
vdd                                        |vdd                                        
rbl_wl1_1                                  |rbl_wl1_1                                  
bl0_0                                      |bl0_0                                      
br0_0                                      |br0_0                                      
bl0_1                                      |bl0_1                                      
br0_1                                      |br0_1                                      
wl0_15                                     |wl0_15                                     
wl1_15                                     |wl1_15                                     
wl0_4                                      |wl0_4                                      
wl1_8                                      |wl1_8                                      
wl1_4                                      |wl1_4                                      
wl1_9                                      |wl1_9                                      
wl0_12                                     |wl0_12                                     
wl1_10                                     |wl1_10                                     
wl0_1                                      |wl0_1                                      
wl1_12                                     |wl1_12                                     
wl1_11                                     |wl1_11                                     
wl1_1                                      |wl1_1                                      
wl0_9                                      |wl0_9                                      
wl1_13                                     |wl1_13                                     
wl1_14                                     |wl1_14                                     
wl1_0                                      |wl1_0                                      
wl0_6                                      |wl0_6                                      
wl1_6                                      |wl1_6                                      
wl1_2                                      |wl1_2                                      
wl1_3                                      |wl1_3                                      
wl0_5                                      |wl0_5                                      
wl1_5                                      |wl1_5                                      
wl0_13                                     |wl0_13                                     
wl0_2                                      |wl0_2                                      
wl1_7                                      |wl1_7                                      
wl0_10                                     |wl0_10                                     
rbl_wl0_0                                  |rbl_wl0_0                                  
wl0_7                                      |wl0_7                                      
wl0_8                                      |wl0_8                                      
wl0_14                                     |wl0_14                                     
wl0_3                                      |wl0_3                                      
wl0_0                                      |wl0_0                                      
wl0_11                                     |wl0_11                                     
br1_0                                      |br1_0                                      
bl1_0                                      |bl1_0                                      
br1_1                                      |br1_1                                      
bl1_1                                      |bl1_1                                      
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes replica_bitcell_array and replica_bitcell_array are equivalent.

Subcircuit summary:
Circuit 1: data_dff                        |Circuit 2: data_dff                        
-------------------------------------------|-------------------------------------------
dff (2)                                    |dff (2)                                    
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: data_dff                        |Circuit 2: data_dff                        
-------------------------------------------|-------------------------------------------
dout_0                                     |dout_0                                     
dout_1                                     |dout_1                                     
din_0                                      |din_0                                      
din_1                                      |din_1                                      
clk                                        |clk                                        
gnd                                        |gnd                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes data_dff and data_dff are equivalent.

Subcircuit summary:
Circuit 1: control_logic_rw                |Circuit 2: control_logic_rw                
-------------------------------------------|-------------------------------------------
pand3_0 (1)                                |pand3_0 (1)                                
dff_buf_array (1)                          |dff_buf_array (1)                          
pand3 (1)                                  |pand3 (1)                                  
pnand2_0 (1)                               |pnand2_0 (1)                               
pdriver_1 (1)                              |pdriver_1 (1)                              
delay_chain (1)                            |delay_chain (1)                            
pdriver_4 (1)                              |pdriver_4 (1)                              
pand2 (2)                                  |pand2 (2)                                  
pinv_2 (2)                                 |pinv_2 (2)                                 
pdriver_0 (1)                              |pdriver_0 (1)                              
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 20                         |Number of nets: 20                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: control_logic_rw                |Circuit 2: control_logic_rw                
-------------------------------------------|-------------------------------------------
clk_buf                                    |clk_buf                                    
vdd                                        |vdd                                        
s_en                                       |s_en                                       
web                                        |web                                        
csb                                        |csb                                        
w_en                                       |w_en                                       
wl_en                                      |wl_en                                      
rbl_bl                                     |rbl_bl                                     
p_en_bar                                   |p_en_bar                                   
clk                                        |clk                                        
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes control_logic_rw and control_logic_rw are equivalent.

Subcircuit summary:
Circuit 1: control_logic_r                 |Circuit 2: control_logic_r                 
-------------------------------------------|-------------------------------------------
pand3_0 (1)                                |pand3_0 (1)                                
pdriver_5 (1)                              |pdriver_5 (1)                              
pnand2_0 (1)                               |pnand2_0 (1)                               
pdriver_1 (1)                              |pdriver_1 (1)                              
delay_chain (1)                            |delay_chain (1)                            
pdriver_4 (1)                              |pdriver_4 (1)                              
pand2 (2)                                  |pand2 (2)                                  
dff_buf_array_0 (1)                        |dff_buf_array_0 (1)                        
pinv_2 (1)                                 |pinv_2 (1)                                 
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 16                         |Number of nets: 16                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: control_logic_r                 |Circuit 2: control_logic_r                 
-------------------------------------------|-------------------------------------------
clk_buf                                    |clk_buf                                    
vdd                                        |vdd                                        
s_en                                       |s_en                                       
clk                                        |clk                                        
wl_en                                      |wl_en                                      
rbl_bl                                     |rbl_bl                                     
p_en_bar                                   |p_en_bar                                   
csb                                        |csb                                        
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes control_logic_r and control_logic_r are equivalent.

Subcircuit summary:
Circuit 1: row_addr_dff                    |Circuit 2: row_addr_dff                    
-------------------------------------------|-------------------------------------------
dff (4)                                    |dff (4)                                    
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 11                         |Number of nets: 11                         
---------------------------------------------------------------------------------------
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: row_addr_dff                    |Circuit 2: row_addr_dff                    
-------------------------------------------|-------------------------------------------
dout_0                                     |dout_0                                     
dout_1                                     |dout_1                                     
dout_2                                     |dout_2                                     
dout_3                                     |dout_3                                     
din_0                                      |din_0                                      
din_1                                      |din_1                                      
din_2                                      |din_2                                      
din_3                                      |din_3                                      
clk                                        |clk                                        
gnd                                        |gnd                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes row_addr_dff and row_addr_dff are equivalent.

Subcircuit summary:
Circuit 1: bank                            |Circuit 2: bank                            
-------------------------------------------|-------------------------------------------
port_data_0 (1)                            |port_data_0 (1)                            
port_data (1)                              |port_data (1)                              
port_address (2)                           |port_address (2)                           
replica_bitcell_array (1)                  |replica_bitcell_array (1)                  
Number of devices: 5                       |Number of devices: 5                       
Number of nets: 67                         |Number of nets: 67                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: bank                            |Circuit 2: bank                            
-------------------------------------------|-------------------------------------------
p_en_bar1                                  |p_en_bar1                                  
dout1_0                                    |dout1_0                                    
dout1_1                                    |dout1_1                                    
s_en1                                      |s_en1                                      
p_en_bar0                                  |p_en_bar0                                  
dout0_0                                    |dout0_0                                    
din0_1                                     |din0_1                                     
dout0_1                                    |dout0_1                                    
s_en0                                      |s_en0                                      
din0_0                                     |din0_0                                     
w_en0                                      |w_en0                                      
addr0_0                                    |addr0_0                                    
addr1_0                                    |addr1_0                                    
addr0_1                                    |addr0_1                                    
addr1_1                                    |addr1_1                                    
addr0_2                                    |addr0_2                                    
addr1_2                                    |addr1_2                                    
addr0_3                                    |addr0_3                                    
addr1_3                                    |addr1_3                                    
vdd                                        |vdd                                        
rbl_bl1                                    |rbl_bl1                                    
rbl_bl0                                    |rbl_bl0                                    
wl_en1                                     |wl_en1                                     
wl_en0                                     |wl_en0                                     
gnd                                        |gnd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes bank and bank are equivalent.

Subcircuit summary:
Circuit 1: sram_2_16_sky130                |Circuit 2: sram_2_16_sky130                
-------------------------------------------|-------------------------------------------
data_dff (1)                               |data_dff (1)                               
control_logic_rw (1)                       |control_logic_rw (1)                       
control_logic_r (1)                        |control_logic_r (1)                        
row_addr_dff (2)                           |row_addr_dff (2)                           
bank (1)                                   |bank (1)                                   
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 42                         |Number of nets: 42                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sram_2_16_sky130                |Circuit 2: sram_2_16_sky130                
-------------------------------------------|-------------------------------------------
rbl_bl0                                    |rbl_bl0                                    
p_en_bar                                   |p_en_bar                                   
s_en                                       |s_en                                       
wl_en                                      |wl_en                                      
w_en                                       |w_en                                       
rbl_bl1                                    |rbl_bl1                                    
din0[1]                                    |din0[1]                                    
din0[0]                                    |din0[0]                                    
clk0                                       |clk0                                       
web0                                       |web0                                       
csb0                                       |csb0                                       
clk1                                       |clk1                                       
csb1                                       |csb1                                       
addr1[1]                                   |addr1[1]                                   
addr1[3]                                   |addr1[3]                                   
addr1[0]                                   |addr1[0]                                   
addr1[2]                                   |addr1[2]                                   
dout1[1]                                   |dout1[1]                                   
dout0[1]                                   |dout0[1]                                   
dout0[0]                                   |dout0[0]                                   
dout1[0]                                   |dout1[0]                                   
addr0[1]                                   |addr0[1]                                   
addr0[3]                                   |addr0[3]                                   
addr0[0]                                   |addr0[0]                                   
addr0[2]                                   |addr0[2]                                   
clk_buf                                    |clk_buf                                    
gnd                                        |gnd                                        
vdd                                        |vdd                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sram_2_16_sky130 and sram_2_16_sky130 are equivalent.
Circuits match uniquely.
