$date
	Wed Nov 13 11:44:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ALU $end
$var wire 1 ! Zero $end
$var wire 32 " Result [31:0] $end
$var reg 32 # A [31:0] $end
$var reg 4 $ ALUOp [3:0] $end
$var reg 32 % B [31:0] $end
$scope module uut $end
$var wire 32 & A [31:0] $end
$var wire 4 ' ALUOp [3:0] $end
$var wire 32 ( B [31:0] $end
$var wire 1 ! Zero $end
$var reg 32 ) Result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 )
b11 (
b0 '
b101 &
b11 %
b0 $
b101 #
b1000 "
0!
$end
#10
1!
b0 "
b0 )
b1 $
b1 '
b101 %
b101 (
#20
b10 $
b10 '
b11110000 %
b11110000 (
b1111 #
b1111 &
#30
0!
b11111111 "
b11111111 )
b11 $
b11 '
#40
b100 $
b100 '
#50
b10000 "
b10000 )
b101 $
b101 '
b100 %
b100 (
b1 #
b1 &
#60
b100 "
b100 )
b110 $
b110 '
b10 %
b10 (
b10000 #
b10000 &
#70
b11100000000000000000000000000000 "
b11100000000000000000000000000000 )
b111 $
b111 '
b10000000000000000000000000000000 #
b10000000000000000000000000000000 &
#80
