// Seed: 3715638244
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_8;
  assign id_2 = 1;
  assign id_5 = id_3;
  always @(*) id_4 = 1 >= 1;
  assign id_6 = 1'b0;
  logic id_9;
  type_13 id_10 (
      id_7 == id_8,
      1'b0,
      1'b0
  );
endmodule
