%  InstructionSet.tex
%  Document created by seblovett on seblovett-Ubuntu
%  Date created: Thu 17 Apr 2014 14:54:27 BST
%  <+Last Edited: Sun 11 May 2014 10:04:32 BST by seblovett on seblovett-Ubuntu +>

\chapter{Instruction Set}\label{ch:is}
%\incomplete{Instruction Set}
%\todo[color=cyan, inline]{Design of instruction set (Started)}
%\todo[color=cyan, inline]{Allocation of opcodes etc}
%\todo[color=cyan, inline]{Refer to research (yes, but not sourced)}
%\todo[color=cyan, inline]{ISA novelties (some integrated, no dedicated section)}

In designing the instruction set architecture (ISA), emphasis was put on creating a complete set of basic operations which could be used to implement any program. 
Early research suggested a RISC based architecture would be suitable since they have a small number of instructions and are optimised for a smaller chip area. 
They also promote a simpler datapath since the same length instructions can result in easier bit slicing. 
Irregular lengths would cause common fields to be in a different location within the instruction, leading to more complex decoding and potential wasted hardware when executing shorter instructions. 
%\todo[inline]{Expand basic ISA design considerations?? : HSL - I think it's complete enough.}

Research into different microprocessor instruction sets has highlighted the potential of basing this system on the ARM Thumb architecture.
This is a 16 bit subset of the main 32-bit ARM instruction set which contains a complete set of instructions. 
The full Thumb ISA was not used to aid simplicity and because it supports operations not available within the intended datapath. 
A summary of the final instruction set is provided in Appendix~\ref{chap:AppISS}. 
The number of operations taken from ARM was adapted for greater support and novelty instructions.
This included: use of carry flag with immediate values, a completed logic set, loading registers, better branching and interrupt support. 
\textbf{LUI} and \textbf{LLI} provide the ability to set the upper or lower byte of a register to an immediate value for initialisation. 
It was also decided to simplify subroutine returns by incorporating a \textbf{RET} instruction as supported by the SPARC microprocessor, and allow transferring of control to an explicit location in memory using the \textbf{JMP} instruction.

From incorporating interrupt support, instructions were added for enabling/disabling interrupts, loading/storing status flags and an interrupt specific subroutine return.

%\todo[inline]{Why Thumb?; HSL - I think we have justified. Plus we chose it arbitarily so no justification is possible.} 

Within this ISA it was decided to support up to three operands. 
This allows greater flexibility with the instructions available and reduces the amount of memory required to perform data processing operations. 
The size of each field was determined by the number of possibilities needed and a length of 16 bits per instruction.
The number of instructions and their groupings determined the requirement of having 6 bits for the Opcode field. 
As such, 8 internal registers could be used since it is a realistic number for a RISC system and can be addressed in the remaining 10 bits. 
With the option of expanding the third operand to a 5 bit immediate value, benefiting from the higher frequency of smaller values immediate values over larger ones. 
There was also support added for byte sized operations with two operand formatting since this is a standard length for small binary values. 

An important aspect of ISA design is the consideration of how much memory is required to store a particular program. 
An architecture which requires less space will be desirable since more information can be stored in the same amount of memory. 
To achieve this a high code density is required, as shown during instruction set research.
The density of this system has been improved by using three operand instructions to reduce the number of data transfers required. 
This is illustrated in Figure~\ref{fig:NoOperands} in terms of register transfers required to add two values and place the result in another register. 
Further improvements have been made by supporting multi-bit shifting, this means the useful maximum of a 15 bit shift can be done in one operation.

\begin{figure}[h]
\setlength{\tabcolsep}{2pt}
\centering
\footnotesize
\begin{tabular}{l|rcl|}
	\cline{2-4}
	3 Operands & R1 & $\leftarrow$ & R2 + R3 \\
	\cline{2-4}
	\multirow{2}{*}{2 Operands} & R1 & $\leftarrow$ & R2 \\
	 & R1 & $\leftarrow$ & R1 + R3 \\
	\cline{2-4}
	\multirow{3}{*}{1 Operand} & Acc & $\leftarrow$ & R2 \\
	 & ~Acc & $\leftarrow$ & Acc + R3 \hspace{0.5cm} \\
	 & R1 & $\leftarrow$ & Acc \\
	\cline{2-4}
\end{tabular}
\caption{Comparison of Operand Amounts}
\label{fig:NoOperands}
\end{figure}

Both control transfer and interrupt operations, with one exception, do not use any registers. 
This meant a single opcode could be used to define an instruction type, with an additional field for defining the explicit instruction to perform.  
A 3 bit condition field allows a sufficient quantity of branching operations to be supported, leaving 8 bits to define the distance to move forwards or backwards. 
While an additional 3 bit field in interrupt operations maintains location consistency with control transfer and is long enough to define the 5 instructions needed. 

\newcolumntype{B}{c}
\begin{table}[h]
\caption{General Instruction Formatting}
\label{tab:GIF}
\def\arraystretch{1.5}
\centering
\footnotesize
\setlength{\tabcolsep}{2.5pt}
\makebox[\linewidth]{
\begin{tabular}{|r|l|l||BBBBBBBBBBBBBBBc|}
	 \multicolumn{1}{r}{} & \multicolumn{1}{l}{\bf Instruction Type} & \multicolumn{1}{l}{\bf Sub-Type} & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & \multicolumn{1}{B}{0} \\
	\hline
	A1 & \multirow{2}{*}{\bf Data Manipulation} & {\bf Register} & \multicolumn{5}{B|}{\multirow{2}{*}{Opcode}} & \multicolumn{3}{B|}{\multirow{2}{*}{Rd}} & \multicolumn{3}{B|}{\multirow{2}{*}{Ra}} & \multicolumn{3}{B|}{Rb} & X & X \\
	\cline{1-1} \cline{3-3} \cline{15-19}
	A2 &  & {\bf Immediate} & \multicolumn{5}{B|}{} & \multicolumn{3}{B|}{} & \multicolumn{3}{B|}{} & \multicolumn{5}{B|}{imm4/5} \\
	\hline
	B & \multicolumn{2}{l||}{\bf Byte Immediate} & \multicolumn{5}{B|}{Opcode} & \multicolumn{3}{B|}{Rd} & \multicolumn{8}{B|}{imm8} \\
	\hline
	C & \multicolumn{2}{l||}{\bf Data Transfer} & 0 & \multicolumn{1}{|B|}{LS} & 0 & 0 & \multicolumn{1}{B|}{0} & \multicolumn{3}{B|}{Rd}  &\multicolumn{3}{B|}{Ra} & \multicolumn{5}{B|}{imm5} \\
	\hline
	D1 & \multirow{2}{*}{\bf Control Transfer} & {\bf Others} & \multirow{2}{*}{1} & \multirow{2}{*}{1} & \multirow{2}{*}{1} & \multirow{2}{*}{1} & \multicolumn{1}{B|}{\multirow{2}{*}{0}} & \multicolumn{3}{B|}{\multirow{2}{*}{Cond.}}  & \multicolumn{8}{B|}{imm8} \\
	\cline{1-1} \cline{3-3} \cline{12-19}
	D2 &  & {\bf Jump} &  &  &  &  & \multicolumn{1}{B|}{} & & & \multicolumn{1}{B|}{ } & \multicolumn{3}{B|}{Ra} & \multicolumn{5}{B|}{imm5} \\
	\hline
	E & \multicolumn{2}{l||}{\bf Stack Operations} & 0 & \multicolumn{1}{|B|}{U} & 0 & 0 & \multicolumn{1}{B|}{1} & \multicolumn{1}{B|}{L} & X & \multicolumn{1}{B|}{X} & \multicolumn{3}{B|}{Ra} & 0 & 0 & 0 & 0 & \multicolumn{1}{B|}{1} \\
	\hline
	F & \multicolumn{2}{l||}{\bf Interrupts} & 1 & 1 & 0 & 0 & \multicolumn{1}{B|}{1} & \multicolumn{3}{B|}{ICond.} & 1 & 1 & \multicolumn{1}{B|}{1} & X & X & X & X & \multicolumn{1}{B|}{X} \\
	\hline
\end{tabular}
}

\end{table}

To promote orthogonality, the instruction formatting for data manipulation operations followed a similar structure to the ARM Thumb, as shown in Table~\ref{tab:GIF}. 
This was adapted for all other instruction types, and reordered to ensure immediate values were always on the far right of the instruction. 
This was to make sign extension of immediate values in the datapath easier since they are always in the same location.
It was also necessary to align all the destination and source registers to maintain consistency between instructions, aiding datapath simplicity. 

Allocation of opcodes was done using K-map design with the arrangement designated according to the operation needing to be performed within the ALU module. 
This was because this allocation would have the greatest effect on the amount of logic needed for the ALU decoder. 
The resultant mapping is shown in Table~\ref{tab:OpKmaps}, with the important groupings highlighted. 
The four groups shown correspond to command signals between the ALU and decoder which need to be active for more than one instruction. 
\todo[inline]{K-map or Karnaugh map?}
%counter for counting nodes needed for circling
\newcounter{nodecount}
%Command for making new node and naming according to counter
\newcommand\tabnode[1]{\addtocounter{nodecount}{1} \tikz \node (\arabic{nodecount}) {#1};}

\newcommand\newcell[1]{\hspace{-0.5mm}\tabnode{#1}\hspace{-0.5mm}}

% Some options common to all the nodes and paths
\tikzstyle{every picture}+=[remember picture,baseline]
\tikzstyle{every node}+=[inner sep=0pt,anchor=base,
minimum width=1.2cm,align=center,text depth=.25ex,outer sep=1.5pt]
\tikzstyle{every path}+=[thick, rounded corners]

%custom colouring
\newcommand{\darkercolor}[3]{% Reference Color, Percentage, New Color Name
    \colorlet{#3}{#1!#2!black}
}
\darkercolor{green}{60}{darkgreen}

\begin{table}[b]
	\caption{Opcode Assignment K-Maps}
	\label{tab:OpKmaps}
	\def\arraystretch{1.5}
	\centering
	\footnotesize
	\begin{tabular}[h]{|c|c|c|c|c|c|c|c|c|}
		\multicolumn{1}{c}{00} & \multicolumn{1}{c}{01} & \multicolumn{1}{c}{11} & \multicolumn{1}{c}{10} & \multicolumn{1}{l}{} & \multicolumn{1}{c}{00} & \multicolumn{1}{c}{01} & \multicolumn{1}{c}{11} & \multicolumn{1}{c}{10}\\
		\cline{1-4}\cline{6-9}
		\newcell{LDW} & \newcell{STW} & \newcell{NOP} & \newcell{AND} & 000 & \newcell{LDW} & \newcell{STW} & \newcell{NOP} & \newcell{AND}\\  
		\newcell{POP} & \newcell{PUSH} & \newcell{`F'} & \newcell{OR} & 001 & \newcell{POP} & \newcell{PUSH} & \newcell{`F'} & \newcell{OR}\\
		\newcell{ADDIB} & \newcell{SUBIB} & \newcell{\cellcolor{gray}} & \newcell{XOR} & 011 & \newcell{ADDIB} & \newcell{SUBIB} & \newcell{\cellcolor{gray}} & \newcell{XOR}\\
		\newcell{ADD} & \newcell{SUB} & \newcell{NEG} & \newcell{NOT} & 010 & \newcell{ADD} & \newcell{SUB} & \newcell{NEG} & \newcell{NOT} \\
		\newcell{ADDI} & \newcell{SUBI} & \newcell{`D'} & \newcell{NAND} & 110 & \newcell{ADDI} & \newcell{SUBI} & \newcell{`D'} & \newcell{NAND} \\
		\newcell{CMP} & \newcell{CMPI} & \newcell{LSL} & \newcell{NOR} & 111 & \newcell{CMP} & \newcell{CMPI} & \newcell{LSL} & \newcell{NOR} \\
		\newcell{ADCI} & \newcell{SUCI} & \newcell{LSR} & \newcell{LLI} & 101 & \newcell{ADCI} & \newcell{SUCI} & \newcell{LSR} & \newcell{LLI}  \\
		\newcell{ADC} & \newcell{SUC} & \newcell{ASR} & \newcell{LUI} & 100 & \newcell{ADC} & \newcell{SUC} & \newcell{ASR} & \newcell{LUI} \\
		\cline{1-4}\cline{6-9}
		\multicolumn{1}{c}{} & \multicolumn{1}{c}{\textcolor{blue}{$\bullet$ FAOut}} & \multicolumn{1}{c}{\textcolor{red}{$\bullet$ ShOut}} & \multicolumn{1}{c}{} & \multicolumn{1}{c}{} & \multicolumn{1}{c}{} & \multicolumn{1}{c}{\textcolor{darkgreen}{$\bullet$ SUB}} & \multicolumn{1}{c}{\textcolor{orange}{$\bullet$ ShR}} & \multicolumn{1}{c}{} \\
	\end{tabular}

	
	\begin{tikzpicture}[overlay]
		%Define path of circles
		\draw [blue](1.north west) -- (2.north east) -- (58.south east) -- (57.south west) -- cycle;
		\draw [blue](26.north west) -- (27.north east) -- (35.south east) -- (34.south west) -- cycle;
		\draw [red](3.north west) -- (3.north east) -- (11.south east) -- (11.south west) -- cycle;
		\draw [red](43.north west) -- (43.north east) -- (51.south east) -- (51.south west) -- cycle;
		\draw [red](50.north west) -- (51.north east) -- (59.south east) -- (58.south west) -- cycle;
		\draw [darkgreen](14.north west) -- (14.north east) -- (22.south east) -- (22.south west) -- cycle;
		\draw [darkgreen](30.north west) -- (31.north east) -- (31.south east) -- (30.south west) -- cycle;
		\draw [darkgreen](38.north west) -- (38.north east) -- (62.south east) -- (62.south west) -- cycle;
		\draw [darkgreen](45.north west) -- (46.north east) -- (46.south east) -- (45.south west) -- cycle;
		\draw [orange](55.north west) -- (55.north east) -- (63.south east) -- (63.south west) -- cycle;
	\end{tikzpicture}
\end{table}
%\begin{table}[h!]
%\begin{minipage}[b]{1 \linewidth}
%\def\arraystretch{1.5}
%\centering
%\footnotesize
%	\begin{tabular}{l|c|c|c|c|l}
%		\multicolumn{1}{l}{} & \multicolumn{1}{c}{00} & \multicolumn{1}{c}{01} & \multicolumn{1}{c}{11} & \multicolumn{1}{c}{10} \\
%		\cline{2-5}
%		000 & \tabnode{LDW} & \tabnode{STW} & \tabnode{NOP} & \tabnode{AND} & \\  
%		001 & \tabnode{POP} & \tabnode{PUSH} & \tabnode{`F'} & \tabnode{OR} & \\
%		011 & \tabnode{ADDIB} & \tabnode{SUBIB} & \tabnode{\cellcolor{gray}} & \tabnode{XOR} & \\
%		010 & \tabnode{ADD} & \tabnode{SUB} & \tabnode{NEG} & \tabnode{NOT} & \\
%		110 & \tabnode{ADDI} & \tabnode{SUBI} & \tabnode{`D'} & \tabnode{NAND} & \\
%		111 & \tabnode{CMP} & \tabnode{CMPI} & \tabnode{LSL} & \tabnode{NOR} & \\
%		101 & \tabnode{ADCI} & \tabnode{SUBI} & \tabnode{LSR} & \tabnode{LLI} & \textcolor{blue}{$\bullet$ FAOut} \\
%		100 & \tabnode{ADC} & \tabnode{SUC} & \tabnode{ASR} & \tabnode{LUI} & \textcolor{red}{$\bullet$ ShOut}\\
%		\cline{2-5}
%	\end{tabular}
%	\caption{Opcode Assignment K-Map A}
%	\label{tab:OpKmapA}
%\end{minipage}
%\begin{minipage}[b]{1 \linewidth}
%\def\arraystretch{1.5}
%\centering
%\footnotesize
%	\begin{tabular}{l|c|c|c|c|l}
%		\multicolumn{1}{l}{} & \multicolumn{1}{c}{00} & \multicolumn{1}{c}{01} & \multicolumn{1}{c}{11} & \multicolumn{1}{c}{10} \\
%		\cline{2-5}
%		000 & \tabnode{LDW} & \tabnode{STW} & \tabnode{NOP} & \tabnode{AND} & \\  
%		001 & \tabnode{POP} & \tabnode{PUSH} & \tabnode{`F'} & \tabnode{OR} & \\
%		011 & \tabnode{ADDIB} & \tabnode{SUBIB} & \tabnode{\cellcolor{gray}} & \tabnode{XOR} & \\
%		010 & \tabnode{ADD} & \tabnode{SUB} & \tabnode{NEG} & \tabnode{NOT} & \\
%		110 & \tabnode{ADDI} & \tabnode{SUBI} & \tabnode{`D'} & \tabnode{NAND} & \\
%		111 & \tabnode{CMP} & \tabnode{CMPI} & \tabnode{LSL} & \tabnode{NOR} & \phantom{\textcolor{blue}{$\bullet$ FAOut}} \\
%		101 & \tabnode{ADCI} & \tabnode{SUBI} & \tabnode{LSR} & \tabnode{LLI} & \textcolor{darkgreen}{$\bullet$ SUB} \\
%		100 & \tabnode{ADC} & \tabnode{SUC} & \tabnode{ASR} & \tabnode{LUI} & \textcolor{orange}{$\bullet$ ShR} \\
%		\cline{2-5}
%	\end{tabular}
%	\caption{Opcode Assignment K-Map B}
%	\label{tab:OpKmapB}
%\end{minipage}

%\begin{tikzpicture}[overlay]
%	%Define path of circles
%	\draw [blue](1.north west) -- (2.north east) -- (30.south east) -- (29.south west) -- cycle;
%	\draw [blue](14.north west) -- (15.north east) -- (19.south east) -- (18.south west) -- cycle;
%	\draw [red](3.north west) -- (3.north east) -- (7.south east) -- (7.south west) -- cycle;
%	\draw [red](23.north west) -- (23.north east) -- (27.south east) -- (27.south west) -- cycle;
%	\draw [red](27.north west) -- (28.north east) -- (32.south east) -- (31.south west) -- cycle;
%	\draw [darkgreen](38.north west) -- (38.north east) -- (42.south east) -- (42.south west) -- cycle;
%	\draw [darkgreen](50.north west) -- (50.north east) -- (62.south east) -- (62.south west) -- cycle;
%	\draw [darkgreen](46.north west) -- (47.north east) -- (47.south east) -- (46.south west) -- cycle;
%	\draw [darkgreen](53.north west) -- (54.north east) -- (54.south east) -- (53.south west) -- cycle;
%	\draw [orange](59.north west) -- (59.north east) -- (63.south east) -- (63.south west) -- cycle;
%\end{tikzpicture}
%\end{table}

Allocation of condition codes for control transfer instructions were based upon the type and action of each branch. This helps to simplify decoding in the controller, promoting a smaller synthesized layout. 
The aspects considered were: conditional or unconditional, use of link register and flags used. 
These are summarised in Table~\ref{tab:CondAssign:branch}. 
From this, the first bit was set according to whether there was a condition to be checked. 
Then the second bit was set if the unconditional instruction used the link register, or the conditional instruction checked the zero flag. 
Since interrupts are only used in the controller, and added as they were deemed necessary, there is no specific ordering to the operations. 
The code assignments are shown in Table~\ref{tab:CondAssign:icond}. 

\begin{table}[h!]
\caption{Condition Code Assignments}
\label{tab:CondAssign}
\def\arraystretch{1.2}
\centering
\footnotesize
\subfloat[Cond. Assignment]{\label{tab:CondAssign:branch}%
	\hspace{.5cm}
	\begin{tabular}{l|cccc|c|}
		\multicolumn{1}{c}{} & \multicolumn{1}{c}{Un} & \multicolumn{1}{c}{LR} & \multicolumn{1}{c}{Z} & \multicolumn{1}{c}{N,V} & \multicolumn{1}{c}{Cond.} \\
		\cline{2-6}
		BR  & \ding{51} & \ding{55} & \ding{55} & \ding{55} & 000 \\
		BNE & \ding{55} & \ding{55} & \ding{51} & \ding{55} & 110 \\
		BE  & \ding{55} & \ding{55} & \ding{51} & \ding{55} & 111 \\
		BLT & \ding{55} & \ding{55} & \ding{55} & \ding{51} & 100 \\
		BGE & \ding{55} & \ding{55} & \ding{55} & \ding{51} & 101 \\
		BWL & \ding{51} & \ding{51} & \ding{55} & \ding{55} & 011 \\
		RET & \ding{51} & \ding{51} & \ding{55} & \ding{55} & 010 \\
		JMP & \ding{51} & \ding{55} & \ding{55} & \ding{55} & 001 \\
		\cline{2-6}
	\end{tabular}
	\hspace{.5cm}
}
\subfloat[ICond. Assignment]{ \label{tab:CondAssign:icond}%
	\hspace{.5cm}
	\begin{tabular}{l|c|}
		\multicolumn{1}{l}{ } & \multicolumn{1}{c}{ICond.} \\
		\cline{2-2}
		RETI & 000 \\
		ENAI & 001 \\
		DISI & 010 \\
		STF  & 011 \\
		LDF  & 100 \\
		\cline{2-2}
	\end{tabular}
	\hspace{.5cm}
}

\end{table}
