INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab3/lab3.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julian/Desktop/VivadoProjects/cecs341/lab3/lab3.srcs/sources_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
