Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 00:23:45 2024
| Host         : SureWin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 204 register/latch pins with no clock driven by root clock pin: flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 803 register/latch pins with no clock driven by root clock pin: flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: flexible_clock_module_6p25m/my_clk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: game/flexible_clock_1000/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line121/flexible_clock_module_1/my_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: nolabel_line121/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: nolabel_line127/flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line127/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: nolabel_line168/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line168/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: nolabel_line173/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: nolabel_line173/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_100Hz/my_clk_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10Hz/my_clk_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10kHz/my_clk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_25m/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3080 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.501        0.000                      0                 2182        0.154        0.000                      0                 2182        4.500        0.000                       0                  1409  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.501        0.000                      0                 2182        0.154        0.000                      0                 2182        4.500        0.000                       0                  1409  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.230ns (16.288%)  route 6.322ns (83.712%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.807     5.328    nolabel_line86/clk
    SLICE_X4Y141         FDRE                                         r  nolabel_line86/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  nolabel_line86/ypos_reg[11]/Q
                         net (fo=19, routed)          2.356     8.141    nolabel_line86/ypos[11]
    SLICE_X45Y132        LUT6 (Prop_lut6_I1_O)        0.124     8.265 r  nolabel_line86/rectangle_border_x[7]_i_6/O
                         net (fo=2, routed)           0.857     9.121    nolabel_line86/rectangle_border_x[7]_i_6_n_0
    SLICE_X45Y132        LUT6 (Prop_lut6_I2_O)        0.124     9.245 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=4, routed)           0.522     9.768    nolabel_line86/rectangle_border_x[6]_i_2_n_0
    SLICE_X45Y137        LUT4 (Prop_lut4_I0_O)        0.124     9.892 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.514    10.406    nolabel_line121/btn_out_reg_1
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.530 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.562    11.092    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X43Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.216 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.830    12.046    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X43Y137        LUT5 (Prop_lut5_I2_O)        0.154    12.200 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.680    12.880    nolabel_line121/SS[0]
    SLICE_X42Y138        FDRE                                         r  nolabel_line121/rectangle_border_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.606    14.947    nolabel_line121/clk
    SLICE_X42Y138        FDRE                                         r  nolabel_line121/rectangle_border_y_reg[5]/C
                         clock pessimism              0.196    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X42Y138        FDRE (Setup_fdre_C_R)       -0.727    14.381    nolabel_line121/rectangle_border_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_y_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.230ns (16.288%)  route 6.322ns (83.712%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.807     5.328    nolabel_line86/clk
    SLICE_X4Y141         FDRE                                         r  nolabel_line86/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  nolabel_line86/ypos_reg[11]/Q
                         net (fo=19, routed)          2.356     8.141    nolabel_line86/ypos[11]
    SLICE_X45Y132        LUT6 (Prop_lut6_I1_O)        0.124     8.265 r  nolabel_line86/rectangle_border_x[7]_i_6/O
                         net (fo=2, routed)           0.857     9.121    nolabel_line86/rectangle_border_x[7]_i_6_n_0
    SLICE_X45Y132        LUT6 (Prop_lut6_I2_O)        0.124     9.245 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=4, routed)           0.522     9.768    nolabel_line86/rectangle_border_x[6]_i_2_n_0
    SLICE_X45Y137        LUT4 (Prop_lut4_I0_O)        0.124     9.892 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.514    10.406    nolabel_line121/btn_out_reg_1
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.530 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.562    11.092    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X43Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.216 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.830    12.046    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X43Y137        LUT5 (Prop_lut5_I2_O)        0.154    12.200 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.680    12.880    nolabel_line121/SS[0]
    SLICE_X42Y138        FDSE                                         r  nolabel_line121/rectangle_border_y_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.606    14.947    nolabel_line121/clk
    SLICE_X42Y138        FDSE                                         r  nolabel_line121/rectangle_border_y_reg[7]/C
                         clock pessimism              0.196    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X42Y138        FDSE (Setup_fdse_C_S)       -0.727    14.381    nolabel_line121/rectangle_border_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.552ns  (logic 1.230ns (16.288%)  route 6.322ns (83.712%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.807     5.328    nolabel_line86/clk
    SLICE_X4Y141         FDRE                                         r  nolabel_line86/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  nolabel_line86/ypos_reg[11]/Q
                         net (fo=19, routed)          2.356     8.141    nolabel_line86/ypos[11]
    SLICE_X45Y132        LUT6 (Prop_lut6_I1_O)        0.124     8.265 r  nolabel_line86/rectangle_border_x[7]_i_6/O
                         net (fo=2, routed)           0.857     9.121    nolabel_line86/rectangle_border_x[7]_i_6_n_0
    SLICE_X45Y132        LUT6 (Prop_lut6_I2_O)        0.124     9.245 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=4, routed)           0.522     9.768    nolabel_line86/rectangle_border_x[6]_i_2_n_0
    SLICE_X45Y137        LUT4 (Prop_lut4_I0_O)        0.124     9.892 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.514    10.406    nolabel_line121/btn_out_reg_1
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.530 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.562    11.092    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X43Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.216 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.830    12.046    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X43Y137        LUT5 (Prop_lut5_I2_O)        0.154    12.200 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.680    12.880    nolabel_line121/SS[0]
    SLICE_X43Y138        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.606    14.947    nolabel_line121/clk
    SLICE_X43Y138        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[5]/C
                         clock pessimism              0.196    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X43Y138        FDRE (Setup_fdre_C_R)       -0.632    14.476    nolabel_line121/rectangle_border_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -12.880    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 1.230ns (16.316%)  route 6.308ns (83.684%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.807     5.328    nolabel_line86/clk
    SLICE_X4Y141         FDRE                                         r  nolabel_line86/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  nolabel_line86/ypos_reg[11]/Q
                         net (fo=19, routed)          2.356     8.141    nolabel_line86/ypos[11]
    SLICE_X45Y132        LUT6 (Prop_lut6_I1_O)        0.124     8.265 r  nolabel_line86/rectangle_border_x[7]_i_6/O
                         net (fo=2, routed)           0.857     9.121    nolabel_line86/rectangle_border_x[7]_i_6_n_0
    SLICE_X45Y132        LUT6 (Prop_lut6_I2_O)        0.124     9.245 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=4, routed)           0.522     9.768    nolabel_line86/rectangle_border_x[6]_i_2_n_0
    SLICE_X45Y137        LUT4 (Prop_lut4_I0_O)        0.124     9.892 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.514    10.406    nolabel_line121/btn_out_reg_1
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.530 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.562    11.092    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X43Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.216 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.830    12.046    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X43Y137        LUT5 (Prop_lut5_I2_O)        0.154    12.200 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.667    12.867    nolabel_line121/SS[0]
    SLICE_X44Y137        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.605    14.946    nolabel_line121/clk
    SLICE_X44Y137        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[0]/C
                         clock pessimism              0.196    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X44Y137        FDRE (Setup_fdre_C_R)       -0.632    14.475    nolabel_line121/rectangle_border_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -12.867    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 1.230ns (16.316%)  route 6.308ns (83.684%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.807     5.328    nolabel_line86/clk
    SLICE_X4Y141         FDRE                                         r  nolabel_line86/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  nolabel_line86/ypos_reg[11]/Q
                         net (fo=19, routed)          2.356     8.141    nolabel_line86/ypos[11]
    SLICE_X45Y132        LUT6 (Prop_lut6_I1_O)        0.124     8.265 r  nolabel_line86/rectangle_border_x[7]_i_6/O
                         net (fo=2, routed)           0.857     9.121    nolabel_line86/rectangle_border_x[7]_i_6_n_0
    SLICE_X45Y132        LUT6 (Prop_lut6_I2_O)        0.124     9.245 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=4, routed)           0.522     9.768    nolabel_line86/rectangle_border_x[6]_i_2_n_0
    SLICE_X45Y137        LUT4 (Prop_lut4_I0_O)        0.124     9.892 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.514    10.406    nolabel_line121/btn_out_reg_1
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.530 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.562    11.092    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X43Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.216 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.830    12.046    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X43Y137        LUT5 (Prop_lut5_I2_O)        0.154    12.200 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.667    12.867    nolabel_line121/SS[0]
    SLICE_X44Y137        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.605    14.946    nolabel_line121/clk
    SLICE_X44Y137        FDRE                                         r  nolabel_line121/rectangle_border_x_reg[6]/C
                         clock pessimism              0.196    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X44Y137        FDRE (Setup_fdre_C_R)       -0.632    14.475    nolabel_line121/rectangle_border_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -12.867    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_x_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.538ns  (logic 1.230ns (16.316%)  route 6.308ns (83.684%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.807     5.328    nolabel_line86/clk
    SLICE_X4Y141         FDRE                                         r  nolabel_line86/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  nolabel_line86/ypos_reg[11]/Q
                         net (fo=19, routed)          2.356     8.141    nolabel_line86/ypos[11]
    SLICE_X45Y132        LUT6 (Prop_lut6_I1_O)        0.124     8.265 r  nolabel_line86/rectangle_border_x[7]_i_6/O
                         net (fo=2, routed)           0.857     9.121    nolabel_line86/rectangle_border_x[7]_i_6_n_0
    SLICE_X45Y132        LUT6 (Prop_lut6_I2_O)        0.124     9.245 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=4, routed)           0.522     9.768    nolabel_line86/rectangle_border_x[6]_i_2_n_0
    SLICE_X45Y137        LUT4 (Prop_lut4_I0_O)        0.124     9.892 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.514    10.406    nolabel_line121/btn_out_reg_1
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.530 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.562    11.092    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X43Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.216 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.830    12.046    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X43Y137        LUT5 (Prop_lut5_I2_O)        0.154    12.200 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.667    12.867    nolabel_line121/SS[0]
    SLICE_X44Y137        FDSE                                         r  nolabel_line121/rectangle_border_x_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.605    14.946    nolabel_line121/clk
    SLICE_X44Y137        FDSE                                         r  nolabel_line121/rectangle_border_x_reg[7]/C
                         clock pessimism              0.196    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X44Y137        FDSE (Setup_fdse_C_S)       -0.632    14.475    nolabel_line121/rectangle_border_x_reg[7]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                         -12.867    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line121/rectangle_border_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 1.230ns (16.563%)  route 6.196ns (83.437%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.807     5.328    nolabel_line86/clk
    SLICE_X4Y141         FDRE                                         r  nolabel_line86/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  nolabel_line86/ypos_reg[11]/Q
                         net (fo=19, routed)          2.356     8.141    nolabel_line86/ypos[11]
    SLICE_X45Y132        LUT6 (Prop_lut6_I1_O)        0.124     8.265 r  nolabel_line86/rectangle_border_x[7]_i_6/O
                         net (fo=2, routed)           0.857     9.121    nolabel_line86/rectangle_border_x[7]_i_6_n_0
    SLICE_X45Y132        LUT6 (Prop_lut6_I2_O)        0.124     9.245 f  nolabel_line86/rectangle_border_x[6]_i_2/O
                         net (fo=4, routed)           0.522     9.768    nolabel_line86/rectangle_border_x[6]_i_2_n_0
    SLICE_X45Y137        LUT4 (Prop_lut4_I0_O)        0.124     9.892 r  nolabel_line86/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.514    10.406    nolabel_line121/btn_out_reg_1
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.530 r  nolabel_line121/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.562    11.092    nolabel_line121/rectangle_border_x[0]_i_3_n_0
    SLICE_X43Y138        LUT4 (Prop_lut4_I3_O)        0.124    11.216 r  nolabel_line121/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.830    12.046    nolabel_line86/rectangle_border_x_reg[0]
    SLICE_X43Y137        LUT5 (Prop_lut5_I2_O)        0.154    12.200 r  nolabel_line86/rectangle_border_y[7]_i_1__2/O
                         net (fo=7, routed)           0.555    12.755    nolabel_line121/SS[0]
    SLICE_X43Y137        FDRE                                         r  nolabel_line121/rectangle_border_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.605    14.946    nolabel_line121/clk
    SLICE_X43Y137        FDRE                                         r  nolabel_line121/rectangle_border_b_reg[7]/C
                         clock pessimism              0.196    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X43Y137        FDRE (Setup_fdre_C_D)       -0.265    14.842    nolabel_line121/rectangle_border_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -12.755    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/rectangle_border_a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.324ns (17.912%)  route 6.068ns (82.088%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.807     5.328    nolabel_line86/clk
    SLICE_X4Y141         FDRE                                         r  nolabel_line86/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  nolabel_line86/ypos_reg[11]/Q
                         net (fo=19, routed)          1.662     7.447    nolabel_line86/ypos[11]
    SLICE_X23Y133        LUT4 (Prop_lut4_I0_O)        0.124     7.571 f  nolabel_line86/rectangle_border_x[7]_i_17/O
                         net (fo=1, routed)           0.263     7.834    nolabel_line86/rectangle_border_x[7]_i_17_n_0
    SLICE_X23Y133        LUT5 (Prop_lut5_I1_O)        0.124     7.958 f  nolabel_line86/rectangle_border_x[7]_i_12__0/O
                         net (fo=1, routed)           0.782     8.740    nolabel_line86/rectangle_border_x[7]_i_12__0_n_0
    SLICE_X20Y126        LUT6 (Prop_lut6_I4_O)        0.124     8.864 r  nolabel_line86/rectangle_border_x[7]_i_10__0/O
                         net (fo=3, routed)           1.587    10.451    game_over_lose_menu/ypos_reg[0]
    SLICE_X48Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.575 r  game_over_lose_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.442    11.017    game_over_lose_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I4_O)        0.124    11.141 f  game_over_lose_menu/rectangle_border_x[7]_i_6__1/O
                         net (fo=2, routed)           0.445    11.586    game_over_lose_menu/rectangle_border_x[7]_i_6__1_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I0_O)        0.124    11.710 r  game_over_lose_menu/rectangle_border_y[5]_i_2/O
                         net (fo=3, routed)           0.507    12.217    game_over_lose_menu/rectangle_border_y[7]
    SLICE_X49Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.341 r  game_over_lose_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.379    12.720    game_over_lose_menu/b0
    SLICE_X49Y110        FDRE                                         r  game_over_lose_menu/rectangle_border_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.610    14.951    game_over_lose_menu/clk
    SLICE_X49Y110        FDRE                                         r  game_over_lose_menu/rectangle_border_a_reg[3]/C
                         clock pessimism              0.196    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X49Y110        FDRE (Setup_fdre_C_CE)      -0.205    14.907    game_over_lose_menu/rectangle_border_a_reg[3]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/rectangle_border_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.324ns (17.912%)  route 6.068ns (82.088%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.807     5.328    nolabel_line86/clk
    SLICE_X4Y141         FDRE                                         r  nolabel_line86/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  nolabel_line86/ypos_reg[11]/Q
                         net (fo=19, routed)          1.662     7.447    nolabel_line86/ypos[11]
    SLICE_X23Y133        LUT4 (Prop_lut4_I0_O)        0.124     7.571 f  nolabel_line86/rectangle_border_x[7]_i_17/O
                         net (fo=1, routed)           0.263     7.834    nolabel_line86/rectangle_border_x[7]_i_17_n_0
    SLICE_X23Y133        LUT5 (Prop_lut5_I1_O)        0.124     7.958 f  nolabel_line86/rectangle_border_x[7]_i_12__0/O
                         net (fo=1, routed)           0.782     8.740    nolabel_line86/rectangle_border_x[7]_i_12__0_n_0
    SLICE_X20Y126        LUT6 (Prop_lut6_I4_O)        0.124     8.864 r  nolabel_line86/rectangle_border_x[7]_i_10__0/O
                         net (fo=3, routed)           1.587    10.451    game_over_lose_menu/ypos_reg[0]
    SLICE_X48Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.575 r  game_over_lose_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.442    11.017    game_over_lose_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I4_O)        0.124    11.141 f  game_over_lose_menu/rectangle_border_x[7]_i_6__1/O
                         net (fo=2, routed)           0.445    11.586    game_over_lose_menu/rectangle_border_x[7]_i_6__1_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I0_O)        0.124    11.710 r  game_over_lose_menu/rectangle_border_y[5]_i_2/O
                         net (fo=3, routed)           0.507    12.217    game_over_lose_menu/rectangle_border_y[7]
    SLICE_X49Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.341 r  game_over_lose_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.379    12.720    game_over_lose_menu/b0
    SLICE_X49Y110        FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.610    14.951    game_over_lose_menu/clk
    SLICE_X49Y110        FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[1]/C
                         clock pessimism              0.196    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X49Y110        FDRE (Setup_fdre_C_CE)      -0.205    14.907    game_over_lose_menu/rectangle_border_b_reg[1]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  2.187    

Slack (MET) :             2.187ns  (required time - arrival time)
  Source:                 nolabel_line86/ypos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_lose_menu/rectangle_border_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 1.324ns (17.912%)  route 6.068ns (82.088%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.807     5.328    nolabel_line86/clk
    SLICE_X4Y141         FDRE                                         r  nolabel_line86/ypos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  nolabel_line86/ypos_reg[11]/Q
                         net (fo=19, routed)          1.662     7.447    nolabel_line86/ypos[11]
    SLICE_X23Y133        LUT4 (Prop_lut4_I0_O)        0.124     7.571 f  nolabel_line86/rectangle_border_x[7]_i_17/O
                         net (fo=1, routed)           0.263     7.834    nolabel_line86/rectangle_border_x[7]_i_17_n_0
    SLICE_X23Y133        LUT5 (Prop_lut5_I1_O)        0.124     7.958 f  nolabel_line86/rectangle_border_x[7]_i_12__0/O
                         net (fo=1, routed)           0.782     8.740    nolabel_line86/rectangle_border_x[7]_i_12__0_n_0
    SLICE_X20Y126        LUT6 (Prop_lut6_I4_O)        0.124     8.864 r  nolabel_line86/rectangle_border_x[7]_i_10__0/O
                         net (fo=3, routed)           1.587    10.451    game_over_lose_menu/ypos_reg[0]
    SLICE_X48Y112        LUT5 (Prop_lut5_I0_O)        0.124    10.575 r  game_over_lose_menu/rectangle_border_x[7]_i_7__0/O
                         net (fo=3, routed)           0.442    11.017    game_over_lose_menu/rectangle_border_x[7]_i_7__0_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I4_O)        0.124    11.141 f  game_over_lose_menu/rectangle_border_x[7]_i_6__1/O
                         net (fo=2, routed)           0.445    11.586    game_over_lose_menu/rectangle_border_x[7]_i_6__1_n_0
    SLICE_X48Y111        LUT6 (Prop_lut6_I0_O)        0.124    11.710 r  game_over_lose_menu/rectangle_border_y[5]_i_2/O
                         net (fo=3, routed)           0.507    12.217    game_over_lose_menu/rectangle_border_y[7]
    SLICE_X49Y110        LUT6 (Prop_lut6_I0_O)        0.124    12.341 r  game_over_lose_menu/rectangle_border_a[3]_i_1__0/O
                         net (fo=4, routed)           0.379    12.720    game_over_lose_menu/b0
    SLICE_X49Y110        FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        1.610    14.951    game_over_lose_menu/clk
    SLICE_X49Y110        FDRE                                         r  game_over_lose_menu/rectangle_border_b_reg[2]/C
                         clock pessimism              0.196    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X49Y110        FDRE (Setup_fdre_C_CE)      -0.205    14.907    game_over_lose_menu/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  2.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 nolabel_line86/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/x_inc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.870%)  route 0.111ns (44.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.643     1.527    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X9Y137         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y137         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  nolabel_line86/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=13, routed)          0.111     1.779    nolabel_line86/Inst_Ps2Interface_n_13
    SLICE_X8Y137         FDRE                                         r  nolabel_line86/x_inc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.917     2.045    nolabel_line86/clk
    SLICE_X8Y137         FDRE                                         r  nolabel_line86/x_inc_reg[0]/C
                         clock pessimism             -0.505     1.540    
    SLICE_X8Y137         FDRE (Hold_fdre_C_D)         0.085     1.625    nolabel_line86/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 nolabel_line86/y_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/ypos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.418%)  route 0.150ns (51.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.674     1.558    nolabel_line86/clk
    SLICE_X0Y141         FDRE                                         r  nolabel_line86/y_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  nolabel_line86/y_pos_reg[8]/Q
                         net (fo=5, routed)           0.150     1.849    nolabel_line86/y_pos[8]
    SLICE_X5Y141         FDRE                                         r  nolabel_line86/ypos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.947     2.075    nolabel_line86/clk
    SLICE_X5Y141         FDRE                                         r  nolabel_line86/ypos_reg[8]/C
                         clock pessimism             -0.482     1.593    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.075     1.668    nolabel_line86/ypos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 nolabel_line86/Inst_Ps2Interface/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.672     1.556    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X1Y137         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y137         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  nolabel_line86/Inst_Ps2Interface/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.103     1.799    nolabel_line86/Inst_Ps2Interface/clk_count_reg[3]
    SLICE_X0Y137         LUT6 (Prop_lut6_I3_O)        0.045     1.844 r  nolabel_line86/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.844    nolabel_line86/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X0Y137         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.946     2.074    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X0Y137         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism             -0.505     1.569    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.092     1.661    nolabel_line86/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 nolabel_line86/Inst_Ps2Interface/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.675     1.559    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X7Y149         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  nolabel_line86/Inst_Ps2Interface/data_count_reg[0]/Q
                         net (fo=5, routed)           0.133     1.832    nolabel_line86/Inst_Ps2Interface/data_count_reg[0]
    SLICE_X6Y149         LUT6 (Prop_lut6_I2_O)        0.045     1.877 r  nolabel_line86/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.877    nolabel_line86/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X6Y149         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.949     2.077    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X6Y149         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/data_count_reg[2]/C
                         clock pessimism             -0.505     1.572    
    SLICE_X6Y149         FDRE (Hold_fdre_C_D)         0.120     1.692    nolabel_line86/Inst_Ps2Interface/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line86/Inst_Ps2Interface/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/Inst_Ps2Interface/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.675     1.559    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X7Y149         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  nolabel_line86/Inst_Ps2Interface/data_count_reg[0]/Q
                         net (fo=5, routed)           0.137     1.836    nolabel_line86/Inst_Ps2Interface/data_count_reg[0]
    SLICE_X6Y149         LUT6 (Prop_lut6_I2_O)        0.045     1.881 r  nolabel_line86/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.881    nolabel_line86/Inst_Ps2Interface/data_count[3]_i_1_n_0
    SLICE_X6Y149         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.949     2.077    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X6Y149         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/data_count_reg[3]/C
                         clock pessimism             -0.505     1.572    
    SLICE_X6Y149         FDRE (Hold_fdre_C_D)         0.121     1.693    nolabel_line86/Inst_Ps2Interface/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 nolabel_line86/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.015%)  route 0.129ns (40.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.671     1.555    nolabel_line86/clk
    SLICE_X3Y136         FDRE                                         r  nolabel_line86/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  nolabel_line86/tx_data_reg[1]/Q
                         net (fo=2, routed)           0.129     1.825    nolabel_line86/Inst_Ps2Interface/Q[1]
    SLICE_X4Y136         LUT6 (Prop_lut6_I3_O)        0.045     1.870 r  nolabel_line86/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.870    nolabel_line86/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X4Y136         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.943     2.071    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X4Y136         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism             -0.482     1.589    
    SLICE_X4Y136         FDRE (Hold_fdre_C_D)         0.092     1.681    nolabel_line86/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 unit/flexible_clock_module_1Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit/flexible_clock_module_1Hz/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.558     1.441    unit/flexible_clock_module_1Hz/clk
    SLICE_X28Y16         FDRE                                         r  unit/flexible_clock_module_1Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  unit/flexible_clock_module_1Hz/count_reg[0]/Q
                         net (fo=3, routed)           0.108     1.690    unit/flexible_clock_module_1Hz/count_reg[0]
    SLICE_X29Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.735 r  unit/flexible_clock_module_1Hz/my_clk_i_1__20/O
                         net (fo=1, routed)           0.000     1.735    unit/flexible_clock_module_1Hz/my_clk_i_1__20_n_0
    SLICE_X29Y16         FDRE                                         r  unit/flexible_clock_module_1Hz/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.826     1.953    unit/flexible_clock_module_1Hz/clk
    SLICE_X29Y16         FDRE                                         r  unit/flexible_clock_module_1Hz/my_clk_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X29Y16         FDRE (Hold_fdre_C_D)         0.091     1.545    unit/flexible_clock_module_1Hz/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line86/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.672     1.556    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X0Y137         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  nolabel_line86/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.125     1.822    nolabel_line86/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X0Y137         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.946     2.074    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X0Y137         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.518     1.556    
    SLICE_X0Y137         FDRE (Hold_fdre_C_D)         0.075     1.631    nolabel_line86/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 nolabel_line86/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/Inst_Ps2Interface/delay_63clk_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.713%)  route 0.142ns (43.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.676     1.560    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X0Y149         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/delay_63clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  nolabel_line86/Inst_Ps2Interface/delay_63clk_count_reg[0]/Q
                         net (fo=7, routed)           0.142     1.843    nolabel_line86/Inst_Ps2Interface/delay_63clk_count_reg__0[0]
    SLICE_X2Y149         LUT6 (Prop_lut6_I2_O)        0.045     1.888 r  nolabel_line86/Inst_Ps2Interface/delay_63clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.888    nolabel_line86/Inst_Ps2Interface/plusOp__1[5]
    SLICE_X2Y149         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/delay_63clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.951     2.079    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X2Y149         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
                         clock pessimism             -0.503     1.576    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.121     1.697    nolabel_line86/Inst_Ps2Interface/delay_63clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 nolabel_line86/Inst_Ps2Interface/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line86/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.675     1.559    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X6Y149         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y149         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  nolabel_line86/Inst_Ps2Interface/data_count_reg[3]/Q
                         net (fo=5, routed)           0.094     1.816    nolabel_line86/Inst_Ps2Interface/data_count_reg[3]
    SLICE_X7Y149         LUT6 (Prop_lut6_I3_O)        0.045     1.861 r  nolabel_line86/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     1.861    nolabel_line86/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X7Y149         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1408, routed)        0.949     2.077    nolabel_line86/Inst_Ps2Interface/clk
    SLICE_X7Y149         FDRE                                         r  nolabel_line86/Inst_Ps2Interface/ps2_data_clean_reg/C
                         clock pessimism             -0.505     1.572    
    SLICE_X7Y149         FDRE (Hold_fdre_C_D)         0.092     1.664    nolabel_line86/Inst_Ps2Interface/ps2_data_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65   fade_lose_main_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y67   fade_win_main_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y20   game/flexible_clock_1000/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y22   game/flexible_clock_1000/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y17   flexible_clock_module_1000/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y19   flexible_clock_module_1000/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y19   flexible_clock_module_1000/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y20   flexible_clock_module_1000/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y20   flexible_clock_module_1000/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y139   nolabel_line86/Inst_Ps2Interface/FSM_onehot_state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y139   nolabel_line86/Inst_Ps2Interface/FSM_onehot_state_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y139   nolabel_line86/Inst_Ps2Interface/read_data_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y139   nolabel_line86/write_data_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140   nolabel_line86/y_pos_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140   nolabel_line86/y_pos_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140   nolabel_line86/y_pos_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y140   nolabel_line86/y_pos_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y139   nolabel_line86/ypos_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y24   flexible_clock_module_1000/my_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   game/flexible_clock_1000/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y17   flexible_clock_module_1000/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y22   game/flexible_clock_1000/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y17   flexible_clock_module_1000/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   flexible_clock_module_1000/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   flexible_clock_module_1000/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   flexible_clock_module_1000/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y22   flexible_clock_module_1000/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   flexible_clock_module_1000/count_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y23   flexible_clock_module_1000/count_reg[24]/C



