INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuba/Desktop/hdmi_vga_zybo/hdmi_vga_zybo.gen/sources_1/ip/LUT_BIN/sim/LUT_BIN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LUT_BIN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuba/Desktop/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuba/Desktop/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuba/Desktop/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kuba/Desktop/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
