// Seed: 3168055653
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output reg id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input id_8,
    output id_9,
    output reg id_10,
    output id_11,
    input id_12,
    output id_13
);
  assign id_9 = 1;
  reg id_14;
  assign id_1 = id_8[1];
  assign id_9 = 1;
  logic id_15;
  always @(posedge 1) begin
    id_10 <= 1;
  end
  initial begin
    wait (1);
    id_1 <= 1 ? 1 : id_14;
    id_9 = 1 + 1 - id_3(1'h0);
    id_13 <= 1;
  end
endmodule
