/*****************************************************************************
 Copyright 2022 Broadcom Limited.  All rights reserved.

 This program is the proprietary software of Broadcom Limited and/or its
 licensors, and may only be used, duplicated, modified or distributed pursuant
 to the terms and conditions of a separate, written license agreement executed
 between you and Broadcom (an "Authorized License").

 Except as set forth in an Authorized License, Broadcom grants no license
 (express or implied), right to use, or waiver of any kind with respect to the
 Software, and Broadcom expressly reserves all rights in and to the Software
 and all intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED
 LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD
 IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.

  Except as expressly set forth in the Authorized License,
 1. This program, including its structure, sequence and organization,
    constitutes the valuable trade secrets of Broadcom, and you shall use all
    reasonable efforts to protect the confidentiality thereof, and to use this
    information only in connection with your use of Broadcom integrated
    circuit products.

 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS,
    QUIET ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION.
    YOU ASSUME THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE
    SOFTWARE.

 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
******************************************************************************/
/**
    @file ctf_rdb.h
    @brief RDB File for CTF

    @version Orion_A0_20201104_SWDEV
*/

#ifndef CTF_RDB_H
#define CTF_RDB_H

#include <stdint.h>

#include <compiler.h>


typedef uint32_t CTF_CONTROL_TYPE;
#define CTF_CONTROL_RESERVED_MASK (0xfff80000UL)
#define CTF_CONTROL_RESERVED_SHIFT (19UL)
#define CTF_CONTROL_DISABLE_MAC_DA_CHECK_MASK (0x40000UL)
#define CTF_CONTROL_DISABLE_MAC_DA_CHECK_SHIFT (18UL)
#define CTF_CONTROL_HB_INIT_MASK (0x20000UL)
#define CTF_CONTROL_HB_INIT_SHIFT (17UL)
#define CTF_CONTROL_LAB_INIT_MASK (0x10000UL)
#define CTF_CONTROL_LAB_INIT_SHIFT (16UL)
#define CTF_CONTROL_HWQ_INIT_MASK (0x8000UL)
#define CTF_CONTROL_HWQ_INIT_SHIFT (15UL)
#define CTF_CONTROL_NEXT_HOP_INIT_MASK (0x4000UL)
#define CTF_CONTROL_NEXT_HOP_INIT_SHIFT (14UL)
#define CTF_CONTROL_NAPT_FLOW_INIT_MASK (0x2000UL)
#define CTF_CONTROL_NAPT_FLOW_INIT_SHIFT (13UL)
#define CTF_CONTROL_HWQ_THRESHOLD_MASK (0x1ff0UL)
#define CTF_CONTROL_HWQ_THRESHOLD_SHIFT (4UL)
#define CTF_CONTROL_CRC_OWRT_CONFIG_MASK (0x8UL)
#define CTF_CONTROL_CRC_OWRT_CONFIG_SHIFT (3UL)
#define CTF_CONTROL_CRC_FWD_CONFIG_MASK (0x4UL)
#define CTF_CONTROL_CRC_FWD_CONFIG_SHIFT (2UL)
#define CTF_CONTROL_BYPASS_CTF_MASK (0x2UL)
#define CTF_CONTROL_BYPASS_CTF_SHIFT (1UL)
#define CTF_CONTROL_ACCELERATOR_MODE_MASK (0x1UL)
#define CTF_CONTROL_ACCELERATOR_MODE_SHIFT (0UL)




typedef uint32_t CTF_MEM_ACC_CONT_TYPE;
#define CTF_MEM_ACC_CONT_CONTROL_RESERVED_MASK (0xff800000UL)
#define CTF_MEM_ACC_CONT_CONTROL_RESERVED_SHIFT (23UL)
#define CTF_MEM_ACC_CONT_CONTROL_CURRENT_TABLE_INDEX_MASK (0x7fe000UL)
#define CTF_MEM_ACC_CONT_CONTROL_CURRENT_TABLE_INDEX_SHIFT (13UL)
#define CTF_MEM_ACC_CONT_CONTROL_RD_WR_N_MASK (0x1000UL)
#define CTF_MEM_ACC_CONT_CONTROL_RD_WR_N_SHIFT (12UL)
#define CTF_MEM_ACC_CONT_CONTROL_TABLE_SELECT_MASK (0xc00UL)
#define CTF_MEM_ACC_CONT_CONTROL_TABLE_SELECT_SHIFT (10UL)
#define CTF_MEM_ACC_CONT_CONTROL_TABLE_INDEX_MASK (0x3ffUL)
#define CTF_MEM_ACC_CONT_CONTROL_TABLE_INDEX_SHIFT (0UL)




typedef uint32_t CTF_BHC_TYPE;
#define CTF_BHC_CTF_BRCM_HDR_CONTROL_RESERVED_MASK (0xfffffe00UL)
#define CTF_BHC_CTF_BRCM_HDR_CONTROL_RESERVED_SHIFT (9UL)
#define CTF_BHC_CTF_BRCM_HDR_CONTROL_BRCM_HDR_TC_MASK (0x1c0UL)
#define CTF_BHC_CTF_BRCM_HDR_CONTROL_BRCM_HDR_TC_SHIFT (6UL)
#define CTF_BHC_CTF_BRCM_HDR_CONTROL_BRCM_HDR_TE_MASK (0x30UL)
#define CTF_BHC_CTF_BRCM_HDR_CONTROL_BRCM_HDR_TE_SHIFT (4UL)
#define CTF_BHC_CBHCBHPIE_MASK (0x8UL)
#define CTF_BHC_CBHCBHPIE_SHIFT (3UL)
#define CTF_BHC_CTF_BRCM_HDR_CONTROL_BRCM_HDR_SW_TX_ENABLE_MASK (0x4UL)
#define CTF_BHC_CTF_BRCM_HDR_CONTROL_BRCM_HDR_SW_TX_ENABLE_SHIFT (2UL)
#define CTF_BHC_CTF_BRCM_HDR_CONTROL_BRCM_HDR_SW_RX_ENABLE_MASK (0x2UL)
#define CTF_BHC_CTF_BRCM_HDR_CONTROL_BRCM_HDR_SW_RX_ENABLE_SHIFT (1UL)
#define CTF_BHC_CTF_BRCM_HDR_CONTROL_BRCM_HDR_HW_ENABLE_MASK (0x1UL)
#define CTF_BHC_CTF_BRCM_HDR_CONTROL_BRCM_HDR_HW_ENABLE_SHIFT (0UL)




typedef uint32_t CTF_L2_SKIP_CONT_TYPE;
#define CTF_L2_SKIP_CONT_CTF_L2_SKIP_CONTROL_RESERVED_MASK (0xffe00000UL)
#define CTF_L2_SKIP_CONT_CTF_L2_SKIP_CONTROL_RESERVED_SHIFT (21UL)
#define CTF_L2_SKIP_CONT_CL2SCE2TSC_MASK (0x100000UL)
#define CTF_L2_SKIP_CONT_CL2SCE2TSC_SHIFT (20UL)
#define CTF_L2_SKIP_CONT_CL2SCL2PESE_MASK (0x80000UL)
#define CTF_L2_SKIP_CONT_CL2SCL2PESE_SHIFT (19UL)
#define CTF_L2_SKIP_CONT_CL2SCL2PESB_MASK (0x70000UL)
#define CTF_L2_SKIP_CONT_CL2SCL2PESB_SHIFT (16UL)
#define CTF_L2_SKIP_CONT_CL2SCL2PEST_MASK (0xffffUL)
#define CTF_L2_SKIP_CONT_CL2SCL2PEST_SHIFT (0UL)




typedef uint32_t CTF_L2_TAG_TYPE;
#define CTF_L2_TAG_TYPE_PARSE_ET_TAGGED_TYPE1_MASK (0xffff0000UL)
#define CTF_L2_TAG_TYPE_PARSE_ET_TAGGED_TYPE1_SHIFT (16UL)
#define CTF_L2_TAG_TYPE_PARSE_ET_TAGGED_TYPE0_MASK (0xffffUL)
#define CTF_L2_TAG_TYPE_PARSE_ET_TAGGED_TYPE0_SHIFT (0UL)




typedef uint32_t CTF_L2LML_TYPE;
#define CTF_L2LML_L2_LLC_MAX_LENGTH_RESERVED_MASK (0xffff0000UL)
#define CTF_L2LML_L2_LLC_MAX_LENGTH_RESERVED_SHIFT (16UL)
#define CTF_L2LML_L2_LLC_MAX_LENGTH_L2_PARSE_LLC_MAX_LENGTH_MASK (0xffffUL)
#define CTF_L2LML_L2_LLC_MAX_LENGTH_L2_PARSE_LLC_MAX_LENGTH_SHIFT (0UL)




typedef uint32_t CTF_L2_LLC_SNAP_LO_TYPE;
#define CTF_L2_LLC_SNAP_LO_CL2LSTLL2PSDSCO_MASK (0xffffffffUL)
#define CTF_L2_LLC_SNAP_LO_CL2LSTLL2PSDSCO_SHIFT (0UL)




typedef uint32_t CTF_L2_LLC_SNAP_HI_TYPE;
#define CTF_L2_LLC_SNAP_HI_CTF_L2_LLC_SNAP_TYPE_HI_RESERVED_MASK (0xffff0000UL)
#define CTF_L2_LLC_SNAP_HI_CTF_L2_LLC_SNAP_TYPE_HI_RESERVED_SHIFT (16UL)
#define CTF_L2_LLC_SNAP_HI_CL2LSTHL2PSDSCO_MASK (0xffffUL)
#define CTF_L2_LLC_SNAP_HI_CL2LSTHL2PSDSCO_SHIFT (0UL)




typedef uint32_t CTF_L2_ETHERTYPE_TYPE;
#define CTF_L2_ETHERTYPE_PARSE_ET_IPV6_MASK (0xffff0000UL)
#define CTF_L2_ETHERTYPE_PARSE_ET_IPV6_SHIFT (16UL)
#define CTF_L2_ETHERTYPE_PARSE_ET_IPV4_MASK (0xffffUL)
#define CTF_L2_ETHERTYPE_PARSE_ET_IPV4_SHIFT (0UL)




typedef uint32_t CTF_L3_IPV6_TYPE;
#define CTF_L3_IPV6_CTF_L3_IPV6_TYPE_RESERVED_MASK (0xffff0000UL)
#define CTF_L3_IPV6_CTF_L3_IPV6_TYPE_RESERVED_SHIFT (16UL)
#define CTF_L3_IPV6_CL3I6TL3PI6NHU_MASK (0xff00UL)
#define CTF_L3_IPV6_CL3I6TL3PI6NHU_SHIFT (8UL)
#define CTF_L3_IPV6_CL3I6TL3PI6NHT_MASK (0xffUL)
#define CTF_L3_IPV6_CL3I6TL3PI6NHT_SHIFT (0UL)




typedef uint32_t CTF_L3_IPV4_TYPE;
#define CTF_L3_IPV4_TYPE_RESERVED_MASK (0xfffe0000UL)
#define CTF_L3_IPV4_TYPE_RESERVED_SHIFT (17UL)
#define CTF_L3_IPV4_TYPE_PARSE_CHECKSUM_ENABLE_MASK (0x10000UL)
#define CTF_L3_IPV4_TYPE_PARSE_CHECKSUM_ENABLE_SHIFT (16UL)
#define CTF_L3_IPV4_TYPE_PARSE_PROTO_UDP_MASK (0xff00UL)
#define CTF_L3_IPV4_TYPE_PARSE_PROTO_UDP_SHIFT (8UL)
#define CTF_L3_IPV4_TYPE_PARSE_PROTO_TCP_MASK (0xffUL)
#define CTF_L3_IPV4_TYPE_PARSE_PROTO_TCP_SHIFT (0UL)




typedef uint32_t CTF_L3_NAPT_CONT_TYPE;
#define CTF_L3_NAPT_CONT_CTF_L3_NAPT_CONTROL_RESERVED_MASK (0xff800000UL)
#define CTF_L3_NAPT_CONT_CTF_L3_NAPT_CONTROL_RESERVED_SHIFT (23UL)
#define CTF_L3_NAPT_CONT_CTF_L3_NAPT_CONTROL_L3_FWD_TTL_HOP_ZERO_MASK (0x400000UL)
#define CTF_L3_NAPT_CONT_CTF_L3_NAPT_CONTROL_L3_FWD_TTL_HOP_ZERO_SHIFT (22UL)
#define CTF_L3_NAPT_CONT_CL3NCL3HEDT_MASK (0x200000UL)
#define CTF_L3_NAPT_CONT_CL3NCL3HEDT_SHIFT (21UL)
#define CTF_L3_NAPT_CONT_CTF_L3_NAPT_CONTROL_NAPT_HASH_SELECT_MASK (0x100000UL)
#define CTF_L3_NAPT_CONT_CTF_L3_NAPT_CONTROL_NAPT_HASH_SELECT_SHIFT (20UL)
#define CTF_L3_NAPT_CONT_CL3NCHCORE_MASK (0x80000UL)
#define CTF_L3_NAPT_CONT_CL3NCHCORE_SHIFT (19UL)
#define CTF_L3_NAPT_CONT_CTF_L3_NAPT_CONTROL_NAPT_TIMESTAMP_MASK (0x70000UL)
#define CTF_L3_NAPT_CONT_CTF_L3_NAPT_CONTROL_NAPT_TIMESTAMP_SHIFT (16UL)
#define CTF_L3_NAPT_CONT_CTF_L3_NAPT_CONTROL_NAPT_HASH_SEED_MASK (0xffffUL)
#define CTF_L3_NAPT_CONT_CTF_L3_NAPT_CONTROL_NAPT_HASH_SEED_SHIFT (0UL)




typedef uint32_t CTF_STATUS_TYPE;
#define CTF_STATUS_RESERVED_MASK (0xfffffc00UL)
#define CTF_STATUS_RESERVED_SHIFT (10UL)
#define CTF_STATUS_HB_INIT_DONE_MASK (0x200UL)
#define CTF_STATUS_HB_INIT_DONE_SHIFT (9UL)
#define CTF_STATUS_LAB_INIT_DONE_MASK (0x100UL)
#define CTF_STATUS_LAB_INIT_DONE_SHIFT (8UL)
#define CTF_STATUS_HWQ_INIT_DONE_MASK (0x80UL)
#define CTF_STATUS_HWQ_INIT_DONE_SHIFT (7UL)
#define CTF_STATUS_NEXT_HOP_INIT_DONE_MASK (0x40UL)
#define CTF_STATUS_NEXT_HOP_INIT_DONE_SHIFT (6UL)
#define CTF_STATUS_NAPT_FLOW_INIT_DONE_MASK (0x20UL)
#define CTF_STATUS_NAPT_FLOW_INIT_DONE_SHIFT (5UL)
#define CTF_STATUS_BRCM_HDR_EDIT_INVALID_MASK (0x10UL)
#define CTF_STATUS_BRCM_HDR_EDIT_INVALID_SHIFT (4UL)
#define CTF_STATUS_L3_IPV4_CHECKSUM_ERR_MASK (0x8UL)
#define CTF_STATUS_L3_IPV4_CHECKSUM_ERR_SHIFT (3UL)
#define CTF_STATUS_L3_PARSING_INCOMPLETE_MASK (0x4UL)
#define CTF_STATUS_L3_PARSING_INCOMPLETE_SHIFT (2UL)
#define CTF_STATUS_L2_PARSING_INCOMPLETE_MASK (0x2UL)
#define CTF_STATUS_L2_PARSING_INCOMPLETE_SHIFT (1UL)
#define CTF_STATUS_BRCM_HDR_PARSING_INCOMPLETE_MASK (0x1UL)
#define CTF_STATUS_BRCM_HDR_PARSING_INCOMPLETE_SHIFT (0UL)




typedef uint32_t CTF_STATUS_MASK_TYPE;
#define CTF_STATUS_MASK_CTF_STATUS_MASK_RESERVED_MASK (0xfffffc00UL)
#define CTF_STATUS_MASK_CTF_STATUS_MASK_RESERVED_SHIFT (10UL)
#define CTF_STATUS_MASK_CTF_STATUS_MASK_HB_INIT_DONE_ENABLE_MASK (0x200UL)
#define CTF_STATUS_MASK_CTF_STATUS_MASK_HB_INIT_DONE_ENABLE_SHIFT (9UL)
#define CTF_STATUS_MASK_CTF_STATUS_MASK_LAB_INIT_DONE_ENABLE_MASK (0x100UL)
#define CTF_STATUS_MASK_CTF_STATUS_MASK_LAB_INIT_DONE_ENABLE_SHIFT (8UL)
#define CTF_STATUS_MASK_CTF_STATUS_MASK_HWQ_INIT_DONE_ENABLE_MASK (0x80UL)
#define CTF_STATUS_MASK_CTF_STATUS_MASK_HWQ_INIT_DONE_ENABLE_SHIFT (7UL)
#define CTF_STATUS_MASK_CTF_STATUS_MASK_NEXT_HOP_INIT_DONE_ENABLE_MASK (0x40UL)
#define CTF_STATUS_MASK_CTF_STATUS_MASK_NEXT_HOP_INIT_DONE_ENABLE_SHIFT (6UL)
#define CTF_STATUS_MASK_CSMNFIDE_MASK (0x20UL)
#define CTF_STATUS_MASK_CSMNFIDE_SHIFT (5UL)
#define CTF_STATUS_MASK_CSMBHEIIE_MASK (0x10UL)
#define CTF_STATUS_MASK_CSMBHEIIE_SHIFT (4UL)
#define CTF_STATUS_MASK_CSML3I4CEIE_MASK (0x8UL)
#define CTF_STATUS_MASK_CSML3I4CEIE_SHIFT (3UL)
#define CTF_STATUS_MASK_CSML3PIIE_MASK (0x4UL)
#define CTF_STATUS_MASK_CSML3PIIE_SHIFT (2UL)
#define CTF_STATUS_MASK_CSML2PIIE_MASK (0x2UL)
#define CTF_STATUS_MASK_CSML2PIIE_SHIFT (1UL)
#define CTF_STATUS_MASK_CSMBHPIIE_MASK (0x1UL)
#define CTF_STATUS_MASK_CSMBHPIIE_SHIFT (0UL)




typedef uint32_t CTF_RSE_TYPE;
#define CTF_RSE_CTF_RECEIVE_STATUS_ENABLE_RESERVED_MASK (0xffffff00UL)
#define CTF_RSE_CTF_RECEIVE_STATUS_ENABLE_RESERVED_SHIFT (8UL)
#define CTF_RSE_CRSEL3PEFSE_MASK (0x80UL)
#define CTF_RSE_CRSEL3PEFSE_SHIFT (7UL)
#define CTF_RSE_CRSEL3I4HLFSE_MASK (0x40UL)
#define CTF_RSE_CRSEL3I4HLFSE_SHIFT (6UL)
#define CTF_RSE_CRSEL3I4OFSE_MASK (0x20UL)
#define CTF_RSE_CRSEL3I4OFSE_SHIFT (5UL)
#define CTF_RSE_CRSEL3I4CFSE_MASK (0x10UL)
#define CTF_RSE_CRSEL3I4CFSE_SHIFT (4UL)
#define CTF_RSE_CRSEL3FFSE_MASK (0x8UL)
#define CTF_RSE_CRSEL3FFSE_SHIFT (3UL)
#define CTF_RSE_CRSEL3VFSE_MASK (0x4UL)
#define CTF_RSE_CRSEL3VFSE_SHIFT (2UL)
#define CTF_RSE_CRSEL2EFSE_MASK (0x2UL)
#define CTF_RSE_CRSEL2EFSE_SHIFT (1UL)
#define CTF_RSE_CRSEL2SFSE_MASK (0x1UL)
#define CTF_RSE_CRSEL2SFSE_SHIFT (0UL)




typedef uint32_t CTF_HIT_COUNT_TYPE;
#define CTF_HIT_COUNT_COUNT_MASK (0xffffffffUL)
#define CTF_HIT_COUNT_COUNT_SHIFT (0UL)




typedef uint32_t CTF_MISS_COUNT_TYPE;
#define CTF_MISS_COUNT_COUNT_MASK (0xffffffffUL)
#define CTF_MISS_COUNT_COUNT_SHIFT (0UL)




typedef uint32_t CTF_SNAP_FAIL_COUNT_TYPE;
#define CTF_SNAP_FAIL_COUNT_COUNT_MASK (0xffffffffUL)
#define CTF_SNAP_FAIL_COUNT_COUNT_SHIFT (0UL)




typedef uint32_t CTF_EFAIL_COUNT_TYPE;
#define CTF_EFAIL_COUNT_ETYPE_FAIL_COUNT_MASK (0xffffffffUL)
#define CTF_EFAIL_COUNT_ETYPE_FAIL_COUNT_SHIFT (0UL)




typedef uint32_t CTF_VERSION_FAIL_COUNT_TYPE;
#define CTF_VERSION_FAIL_COUNT_COUNT_MASK (0xffffffffUL)
#define CTF_VERSION_FAIL_COUNT_COUNT_SHIFT (0UL)




typedef uint32_t CTF_FRAG_FAIL_COUNT_TYPE;
#define CTF_FRAG_FAIL_COUNT_COUNT_MASK (0xffffffffUL)
#define CTF_FRAG_FAIL_COUNT_COUNT_SHIFT (0UL)




typedef uint32_t CTF_PEFC_TYPE;
#define CTF_PEFC_PROTOCOL_EXT_FAIL_COUNT_COUNT_MASK (0xffffffffUL)
#define CTF_PEFC_PROTOCOL_EXT_FAIL_COUNT_COUNT_SHIFT (0UL)




typedef uint32_t CTF_I4CFC_TYPE;
#define CTF_I4CFC_IPV4_CHECKSUM_FAIL_COUNT_COUNT_MASK (0xffffffffUL)
#define CTF_I4CFC_IPV4_CHECKSUM_FAIL_COUNT_COUNT_SHIFT (0UL)




typedef uint32_t CTF_I4OFC_TYPE;
#define CTF_I4OFC_IPV4_OPTIONS_FAIL_COUNT_COUNT_MASK (0xffffffffUL)
#define CTF_I4OFC_IPV4_OPTIONS_FAIL_COUNT_COUNT_SHIFT (0UL)




typedef uint32_t CTF_I4HLFC_TYPE;
#define CTF_I4HLFC_IPV4_HEADER_LENGTH_FAIL_COUNT_COUNT_MASK (0xffffffffUL)
#define CTF_I4HLFC_IPV4_HEADER_LENGTH_FAIL_COUNT_COUNT_SHIFT (0UL)




typedef uint32_t CTF_ERROR_TYPE;
#define CTF_ERROR_RESERVED_MASK (0xfffffe00UL)
#define CTF_ERROR_RESERVED_SHIFT (9UL)
#define CTF_ERROR_HWQ_OVERFLOW_ERROR_MASK (0x100UL)
#define CTF_ERROR_HWQ_OVERFLOW_ERROR_SHIFT (8UL)
#define CTF_ERROR_HB_OVERFLOW_ERROR_MASK (0x80UL)
#define CTF_ERROR_HB_OVERFLOW_ERROR_SHIFT (7UL)
#define CTF_ERROR_RXQ_OVERFLOW_ERROR_MASK (0x40UL)
#define CTF_ERROR_RXQ_OVERFLOW_ERROR_SHIFT (6UL)
#define CTF_ERROR_SOP_EOP_ERROR_MASK (0x20UL)
#define CTF_ERROR_SOP_EOP_ERROR_SHIFT (5UL)
#define CTF_ERROR_SPB_OVERFLOW_ERROR_MASK (0x10UL)
#define CTF_ERROR_SPB_OVERFLOW_ERROR_SHIFT (4UL)
#define CTF_ERROR_LAB_OVERFLOW_ERROR_MASK (0x8UL)
#define CTF_ERROR_LAB_OVERFLOW_ERROR_SHIFT (3UL)
#define CTF_ERROR_INTERNAL_MERGE_ERROR_MASK (0x4UL)
#define CTF_ERROR_INTERNAL_MERGE_ERROR_SHIFT (2UL)
#define CTF_ERROR_TXQ_OVERFLOW_ERROR_MASK (0x2UL)
#define CTF_ERROR_TXQ_OVERFLOW_ERROR_SHIFT (1UL)
#define CTF_ERROR_RB_OVERFLOW_ERROR_MASK (0x1UL)
#define CTF_ERROR_RB_OVERFLOW_ERROR_SHIFT (0UL)




typedef uint32_t CTF_ERROR_MASK_TYPE;
#define CTF_ERROR_MASK_RESERVED_MASK (0xfffffe00UL)
#define CTF_ERROR_MASK_RESERVED_SHIFT (9UL)
#define CTF_ERROR_MASK_HWQ_OVERFLOW_ENABLE_MASK (0x100UL)
#define CTF_ERROR_MASK_HWQ_OVERFLOW_ENABLE_SHIFT (8UL)
#define CTF_ERROR_MASK_HB_OVERFLOW_ENABLE_MASK (0x80UL)
#define CTF_ERROR_MASK_HB_OVERFLOW_ENABLE_SHIFT (7UL)
#define CTF_ERROR_MASK_RXQ_OVERFLOW_ENABLE_MASK (0x40UL)
#define CTF_ERROR_MASK_RXQ_OVERFLOW_ENABLE_SHIFT (6UL)
#define CTF_ERROR_MASK_SOP_EOP_ENABLE_MASK (0x20UL)
#define CTF_ERROR_MASK_SOP_EOP_ENABLE_SHIFT (5UL)
#define CTF_ERROR_MASK_SPB_OVERFLOW_ENABLE_MASK (0x10UL)
#define CTF_ERROR_MASK_SPB_OVERFLOW_ENABLE_SHIFT (4UL)
#define CTF_ERROR_MASK_LAB_OVERFLOW_ENABLE_MASK (0x8UL)
#define CTF_ERROR_MASK_LAB_OVERFLOW_ENABLE_SHIFT (3UL)
#define CTF_ERROR_MASK_INTERNAL_MERGE_ENABLE_MASK (0x4UL)
#define CTF_ERROR_MASK_INTERNAL_MERGE_ENABLE_SHIFT (2UL)
#define CTF_ERROR_MASK_TXQ_OVERFLOW_ENABLE_MASK (0x2UL)
#define CTF_ERROR_MASK_TXQ_OVERFLOW_ENABLE_SHIFT (1UL)
#define CTF_ERROR_MASK_RB_OVERFLOW_ENABLE_MASK (0x1UL)
#define CTF_ERROR_MASK_RB_OVERFLOW_ENABLE_SHIFT (0UL)




typedef uint32_t CTF_DEBUG_CONTROL_TYPE;
#define CTF_DEBUG_CONTROL_RESERVED_MASK (0xffffff80UL)
#define CTF_DEBUG_CONTROL_RESERVED_SHIFT (7UL)
#define CTF_DEBUG_CONTROL_OK_TO_SEND_CONFIG_MASK (0x78UL)
#define CTF_DEBUG_CONTROL_OK_TO_SEND_CONFIG_SHIFT (3UL)
#define CTF_DEBUG_CONTROL_FORCE_ALL_HIT_MASK (0x4UL)
#define CTF_DEBUG_CONTROL_FORCE_ALL_HIT_SHIFT (2UL)
#define CTF_DEBUG_CONTROL_FORCE_ALL_MISS_MASK (0x2UL)
#define CTF_DEBUG_CONTROL_FORCE_ALL_MISS_SHIFT (1UL)
#define CTF_DEBUG_CONTROL_REG_DEBUG_MASK (0x1UL)
#define CTF_DEBUG_CONTROL_REG_DEBUG_SHIFT (0UL)




typedef uint32_t CTF_DEBUG_STATUS_TYPE;
#define CTF_DEBUG_STATUS_RESERVED_MASK (0xfffffffeUL)
#define CTF_DEBUG_STATUS_RESERVED_SHIFT (1UL)
#define CTF_DEBUG_STATUS_MEM_ACC_BUSY_MASK (0x1UL)
#define CTF_DEBUG_STATUS_MEM_ACC_BUSY_SHIFT (0UL)




typedef uint32_t CTF_MEM_DEBUG_TYPE;
#define CTF_MEM_DEBUG_RESERVED_MASK (0x80000000UL)
#define CTF_MEM_DEBUG_RESERVED_SHIFT (31UL)
#define CTF_MEM_DEBUG_HB_STBY_MASK (0x40000000UL)
#define CTF_MEM_DEBUG_HB_STBY_SHIFT (30UL)
#define CTF_MEM_DEBUG_LAB_STBY_MASK (0x20000000UL)
#define CTF_MEM_DEBUG_LAB_STBY_SHIFT (29UL)
#define CTF_MEM_DEBUG_HB_PSM_VDD_MASK (0x18000000UL)
#define CTF_MEM_DEBUG_HB_PSM_VDD_SHIFT (27UL)
#define CTF_MEM_DEBUG_LAB_PSM_VDD_MASK (0x6000000UL)
#define CTF_MEM_DEBUG_LAB_PSM_VDD_SHIFT (25UL)
#define CTF_MEM_DEBUG_HWQ_PSM_VDD_MASK (0x1800000UL)
#define CTF_MEM_DEBUG_HWQ_PSM_VDD_SHIFT (23UL)
#define CTF_MEM_DEBUG_NEXT_HOP_PSM_VDD_MASK (0x600000UL)
#define CTF_MEM_DEBUG_NEXT_HOP_PSM_VDD_SHIFT (21UL)
#define CTF_MEM_DEBUG_NAPT_FLOW_PSM_VDD_MASK (0x180000UL)
#define CTF_MEM_DEBUG_NAPT_FLOW_PSM_VDD_SHIFT (19UL)
#define CTF_MEM_DEBUG_HB_TM_MASK (0x60000UL)
#define CTF_MEM_DEBUG_HB_TM_SHIFT (17UL)
#define CTF_MEM_DEBUG_LAB_TM_MASK (0x18000UL)
#define CTF_MEM_DEBUG_LAB_TM_SHIFT (15UL)
#define CTF_MEM_DEBUG_HWQ_TM_MASK (0x7c00UL)
#define CTF_MEM_DEBUG_HWQ_TM_SHIFT (10UL)
#define CTF_MEM_DEBUG_NEXT_HOP_TM_MASK (0x3e0UL)
#define CTF_MEM_DEBUG_NEXT_HOP_TM_SHIFT (5UL)
#define CTF_MEM_DEBUG_NAPT_FLOW_TM_MASK (0x1fUL)
#define CTF_MEM_DEBUG_NAPT_FLOW_TM_SHIFT (0UL)




typedef uint32_t CTF_ECC_DEBUG_TYPE;
#define CTF_ECC_DEBUG_RESERVED_MASK (0xfffc0000UL)
#define CTF_ECC_DEBUG_RESERVED_SHIFT (18UL)
#define CTF_ECC_DEBUG_HB_DISABLE_ECC_MASK (0x20000UL)
#define CTF_ECC_DEBUG_HB_DISABLE_ECC_SHIFT (17UL)
#define CTF_ECC_DEBUG_HB_CORRUPT_MASK (0x18000UL)
#define CTF_ECC_DEBUG_HB_CORRUPT_SHIFT (15UL)
#define CTF_ECC_DEBUG_LAB_DISABLE_ECC_MASK (0x4000UL)
#define CTF_ECC_DEBUG_LAB_DISABLE_ECC_SHIFT (14UL)
#define CTF_ECC_DEBUG_LAB_CORRUPT_MASK (0x3000UL)
#define CTF_ECC_DEBUG_LAB_CORRUPT_SHIFT (12UL)
#define CTF_ECC_DEBUG_HWQ_1_DISABLE_ECC_MASK (0x800UL)
#define CTF_ECC_DEBUG_HWQ_1_DISABLE_ECC_SHIFT (11UL)
#define CTF_ECC_DEBUG_HWQ_1_CORRUPT_MASK (0x600UL)
#define CTF_ECC_DEBUG_HWQ_1_CORRUPT_SHIFT (9UL)
#define CTF_ECC_DEBUG_HWQ_0_DISABLE_ECC_MASK (0x100UL)
#define CTF_ECC_DEBUG_HWQ_0_DISABLE_ECC_SHIFT (8UL)
#define CTF_ECC_DEBUG_HWQ_0_CORRUPT_MASK (0xc0UL)
#define CTF_ECC_DEBUG_HWQ_0_CORRUPT_SHIFT (6UL)
#define CTF_ECC_DEBUG_NEXT_HOP_DISABLE_ECC_MASK (0x20UL)
#define CTF_ECC_DEBUG_NEXT_HOP_DISABLE_ECC_SHIFT (5UL)
#define CTF_ECC_DEBUG_NEXT_HOP_CORRUPT_MASK (0x18UL)
#define CTF_ECC_DEBUG_NEXT_HOP_CORRUPT_SHIFT (3UL)
#define CTF_ECC_DEBUG_NAPT_FLOW_DISABLE_ECC_MASK (0x4UL)
#define CTF_ECC_DEBUG_NAPT_FLOW_DISABLE_ECC_SHIFT (2UL)
#define CTF_ECC_DEBUG_NAPT_FLOW_CORRUPT_MASK (0x3UL)
#define CTF_ECC_DEBUG_NAPT_FLOW_CORRUPT_SHIFT (0UL)




typedef uint32_t CTF_ECC_ERROR_TYPE;
#define CTF_ECC_ERROR_RESERVED_MASK (0xfffff000UL)
#define CTF_ECC_ERROR_RESERVED_SHIFT (12UL)
#define CTF_ECC_ERROR_HB_UNCORRECTED_ERROR_MASK (0x800UL)
#define CTF_ECC_ERROR_HB_UNCORRECTED_ERROR_SHIFT (11UL)
#define CTF_ECC_ERROR_HB_CORRECTED_ERROR_MASK (0x400UL)
#define CTF_ECC_ERROR_HB_CORRECTED_ERROR_SHIFT (10UL)
#define CTF_ECC_ERROR_LAB_UNCORRECTED_ERROR_MASK (0x200UL)
#define CTF_ECC_ERROR_LAB_UNCORRECTED_ERROR_SHIFT (9UL)
#define CTF_ECC_ERROR_LAB_CORRECTED_ERROR_MASK (0x100UL)
#define CTF_ECC_ERROR_LAB_CORRECTED_ERROR_SHIFT (8UL)
#define CTF_ECC_ERROR_HWQ_1_UNCORRECTED_ERROR_MASK (0x80UL)
#define CTF_ECC_ERROR_HWQ_1_UNCORRECTED_ERROR_SHIFT (7UL)
#define CTF_ECC_ERROR_HWQ_1_CORRECTED_ERROR_MASK (0x40UL)
#define CTF_ECC_ERROR_HWQ_1_CORRECTED_ERROR_SHIFT (6UL)
#define CTF_ECC_ERROR_HWQ_0_UNCORRECTED_ERROR_MASK (0x20UL)
#define CTF_ECC_ERROR_HWQ_0_UNCORRECTED_ERROR_SHIFT (5UL)
#define CTF_ECC_ERROR_HWQ_0_CORRECTED_ERROR_MASK (0x10UL)
#define CTF_ECC_ERROR_HWQ_0_CORRECTED_ERROR_SHIFT (4UL)
#define CTF_ECC_ERROR_NEXT_HOP_UNCORRECTED_ERROR_MASK (0x8UL)
#define CTF_ECC_ERROR_NEXT_HOP_UNCORRECTED_ERROR_SHIFT (3UL)
#define CTF_ECC_ERROR_NEXT_HOP_CORRECTED_ERROR_MASK (0x4UL)
#define CTF_ECC_ERROR_NEXT_HOP_CORRECTED_ERROR_SHIFT (2UL)
#define CTF_ECC_ERROR_NAPT_FLOW_UNCORRECTED_ERROR_MASK (0x2UL)
#define CTF_ECC_ERROR_NAPT_FLOW_UNCORRECTED_ERROR_SHIFT (1UL)
#define CTF_ECC_ERROR_NAPT_FLOW_CORRECTED_ERROR_MASK (0x1UL)
#define CTF_ECC_ERROR_NAPT_FLOW_CORRECTED_ERROR_SHIFT (0UL)




typedef uint32_t CTF_ECC_ERRO_MASK_TYPE;
#define CTF_ECC_ERRO_MASK_CTF_ECC_ERROR_MASK_RESERVED_MASK (0xfffff000UL)
#define CTF_ECC_ERRO_MASK_CTF_ECC_ERROR_MASK_RESERVED_SHIFT (12UL)
#define CTF_ECC_ERRO_MASK_CEEMHUEIE_MASK (0x800UL)
#define CTF_ECC_ERRO_MASK_CEEMHUEIE_SHIFT (11UL)
#define CTF_ECC_ERRO_MASK_CEEMHCEIE_MASK (0x400UL)
#define CTF_ECC_ERRO_MASK_CEEMHCEIE_SHIFT (10UL)
#define CTF_ECC_ERRO_MASK_CEEMLUEIE_MASK (0x200UL)
#define CTF_ECC_ERRO_MASK_CEEMLUEIE_SHIFT (9UL)
#define CTF_ECC_ERRO_MASK_CEEMLCEIE_MASK (0x100UL)
#define CTF_ECC_ERRO_MASK_CEEMLCEIE_SHIFT (8UL)
#define CTF_ECC_ERRO_MASK_CEEMH1UEIE_MASK (0x80UL)
#define CTF_ECC_ERRO_MASK_CEEMH1UEIE_SHIFT (7UL)
#define CTF_ECC_ERRO_MASK_CEEMH1CEIE_MASK (0x40UL)
#define CTF_ECC_ERRO_MASK_CEEMH1CEIE_SHIFT (6UL)
#define CTF_ECC_ERRO_MASK_CEEMH0UEIE_MASK (0x20UL)
#define CTF_ECC_ERRO_MASK_CEEMH0UEIE_SHIFT (5UL)
#define CTF_ECC_ERRO_MASK_CEEMH0CEIE_MASK (0x10UL)
#define CTF_ECC_ERRO_MASK_CEEMH0CEIE_SHIFT (4UL)
#define CTF_ECC_ERRO_MASK_CEEMNHUEIE_MASK (0x8UL)
#define CTF_ECC_ERRO_MASK_CEEMNHUEIE_SHIFT (3UL)
#define CTF_ECC_ERRO_MASK_CEEMNHCEIE_MASK (0x4UL)
#define CTF_ECC_ERRO_MASK_CEEMNHCEIE_SHIFT (2UL)
#define CTF_ECC_ERRO_MASK_CEEMNFUEIE_MASK (0x2UL)
#define CTF_ECC_ERRO_MASK_CEEMNFUEIE_SHIFT (1UL)
#define CTF_ECC_ERRO_MASK_CEEMNFCEIE_MASK (0x1UL)
#define CTF_ECC_ERRO_MASK_CEEMNFCEIE_SHIFT (0UL)




typedef uint32_t CTF_ENFS_TYPE;
#define CTF_ENFS_ECC_NAPT_FLOW_STATUS_RESERVED_MASK (0xfffffc00UL)
#define CTF_ENFS_ECC_NAPT_FLOW_STATUS_RESERVED_SHIFT (10UL)
#define CTF_ENFS_ECC_NAPT_FLOW_STATUS_NAPT_FLOW_ERROR_ADDRESS_MASK (0x3ffUL)
#define CTF_ENFS_ECC_NAPT_FLOW_STATUS_NAPT_FLOW_ERROR_ADDRESS_SHIFT (0UL)




typedef uint32_t CTF_ENHS_TYPE;
#define CTF_ENHS_ECC_NEXT_HOP_STATUS_RESERVED_MASK (0xffffff80UL)
#define CTF_ENHS_ECC_NEXT_HOP_STATUS_RESERVED_SHIFT (7UL)
#define CTF_ENHS_ECC_NEXT_HOP_STATUS_NEXT_HOP_ERROR_ADDRESS_MASK (0x7fUL)
#define CTF_ENHS_ECC_NEXT_HOP_STATUS_NEXT_HOP_ERROR_ADDRESS_SHIFT (0UL)




typedef uint32_t CTF_ECC_HWQ_STATUS_TYPE;
#define CTF_ECC_HWQ_STATUS_RESERVED_MASK (0xffff0000UL)
#define CTF_ECC_HWQ_STATUS_RESERVED_SHIFT (16UL)
#define CTF_ECC_HWQ_STATUS_1_ERROR_ADDRESS_MASK (0xff00UL)
#define CTF_ECC_HWQ_STATUS_1_ERROR_ADDRESS_SHIFT (8UL)
#define CTF_ECC_HWQ_STATUS_0_ERROR_ADDRESS_MASK (0xffUL)
#define CTF_ECC_HWQ_STATUS_0_ERROR_ADDRESS_SHIFT (0UL)




typedef uint32_t CTF_ECC_LAB_STATUS_TYPE;
#define CTF_ECC_LAB_STATUS_RESERVED_MASK (0xffffffe0UL)
#define CTF_ECC_LAB_STATUS_RESERVED_SHIFT (5UL)
#define CTF_ECC_LAB_STATUS_ERROR_ADDRESS_MASK (0x1fUL)
#define CTF_ECC_LAB_STATUS_ERROR_ADDRESS_SHIFT (0UL)




typedef uint32_t CTF_ECC_HB_STATUS_TYPE;
#define CTF_ECC_HB_STATUS_RESERVED_MASK (0xffffffe0UL)
#define CTF_ECC_HB_STATUS_RESERVED_SHIFT (5UL)
#define CTF_ECC_HB_STATUS_ERROR_ADDRESS_MASK (0x1fUL)
#define CTF_ECC_HB_STATUS_ERROR_ADDRESS_SHIFT (0UL)




typedef uint32_t CTF_HWQ_MAX_DEPTH_TYPE;
#define CTF_HWQ_MAX_DEPTH_RESERVED_MASK (0xfffffc00UL)
#define CTF_HWQ_MAX_DEPTH_RESERVED_SHIFT (10UL)
#define CTF_HWQ_MAX_DEPTH_DEPTH_MASK (0x3ffUL)
#define CTF_HWQ_MAX_DEPTH_DEPTH_SHIFT (0UL)




typedef uint32_t CTF_LAB_MAX_DEPTH_TYPE;
#define CTF_LAB_MAX_DEPTH_RESERVED_MASK (0xffffffc0UL)
#define CTF_LAB_MAX_DEPTH_RESERVED_SHIFT (6UL)
#define CTF_LAB_MAX_DEPTH_DEPTH_MASK (0x3fUL)
#define CTF_LAB_MAX_DEPTH_DEPTH_SHIFT (0UL)




typedef uint32_t CTF_MEM_ACC_DATA0_TYPE;
#define CTF_MEM_ACC_DATA0_DATA_MASK (0xffffffffUL)
#define CTF_MEM_ACC_DATA0_DATA_SHIFT (0UL)



#define CTF_MEM_ACC_DATA_SIZE  (8UL)


typedef volatile struct COMP_PACKED sCTF_RDBType {
    CTF_CONTROL_TYPE control; /* OFFSET: 0x0 */
    CTF_MEM_ACC_CONT_TYPE mem_acc_control; /* OFFSET: 0x4 */
    CTF_BHC_TYPE brcm_hdr_control; /* OFFSET: 0x8 */
    CTF_L2_SKIP_CONT_TYPE l2_skip_control; /* OFFSET: 0xc */
    CTF_L2_TAG_TYPE l2_tag_type; /* OFFSET: 0x10 */
    CTF_L2LML_TYPE l2_llc_max_length; /* OFFSET: 0x14 */
    CTF_L2_LLC_SNAP_LO_TYPE l2_llc_snap_type_lo; /* OFFSET: 0x18 */
    CTF_L2_LLC_SNAP_HI_TYPE l2_llc_snap_type_hi; /* OFFSET: 0x1c */
    CTF_L2_ETHERTYPE_TYPE l2_ethertype; /* OFFSET: 0x20 */
    CTF_L3_IPV6_TYPE l3_ipv6_type; /* OFFSET: 0x24 */
    CTF_L3_IPV4_TYPE l3_ipv4_type; /* OFFSET: 0x28 */
    CTF_L3_NAPT_CONT_TYPE l3_napt_control; /* OFFSET: 0x2c */
    CTF_STATUS_TYPE status; /* OFFSET: 0x30 */
    CTF_STATUS_MASK_TYPE status_mask; /* OFFSET: 0x34 */
    CTF_RSE_TYPE receive_status_enable; /* OFFSET: 0x38 */
    CTF_HIT_COUNT_TYPE hit_count; /* OFFSET: 0x3c */
    CTF_MISS_COUNT_TYPE miss_count; /* OFFSET: 0x40 */
    CTF_SNAP_FAIL_COUNT_TYPE snap_fail_count; /* OFFSET: 0x44 */
    CTF_EFAIL_COUNT_TYPE etype_fail_count; /* OFFSET: 0x48 */
    CTF_VERSION_FAIL_COUNT_TYPE version_fail_count; /* OFFSET: 0x4c */
    CTF_FRAG_FAIL_COUNT_TYPE frag_fail_count; /* OFFSET: 0x50 */
    CTF_PEFC_TYPE protocol_ext_fail_count; /* OFFSET: 0x54 */
    CTF_I4CFC_TYPE ipv4_checksum_fail_count; /* OFFSET: 0x58 */
    CTF_I4OFC_TYPE ipv4_options_fail_count; /* OFFSET: 0x5c */
    CTF_I4HLFC_TYPE ipv4_header_length_fail_count; /* OFFSET: 0x60 */
    CTF_ERROR_TYPE error; /* OFFSET: 0x64 */
    CTF_ERROR_MASK_TYPE error_mask; /* OFFSET: 0x68 */
    CTF_DEBUG_CONTROL_TYPE debug_control; /* OFFSET: 0x6c */
    CTF_DEBUG_STATUS_TYPE debug_status; /* OFFSET: 0x70 */
    CTF_MEM_DEBUG_TYPE mem_debug; /* OFFSET: 0x74 */
    CTF_ECC_DEBUG_TYPE ecc_debug; /* OFFSET: 0x78 */
    CTF_ECC_ERROR_TYPE ecc_error; /* OFFSET: 0x7c */
    CTF_ECC_ERRO_MASK_TYPE ecc_error_mask; /* OFFSET: 0x80 */
    CTF_ENFS_TYPE ecc_napt_flow_status; /* OFFSET: 0x84 */
    CTF_ENHS_TYPE ecc_next_hop_status; /* OFFSET: 0x88 */
    CTF_ECC_HWQ_STATUS_TYPE ecc_hwq_status; /* OFFSET: 0x8c */
    CTF_ECC_LAB_STATUS_TYPE ecc_lab_status; /* OFFSET: 0x90 */
    CTF_ECC_HB_STATUS_TYPE ecc_hb_status; /* OFFSET: 0x94 */
    CTF_HWQ_MAX_DEPTH_TYPE hwq_max_depth; /* OFFSET: 0x98 */
    CTF_LAB_MAX_DEPTH_TYPE lab_max_depth; /* OFFSET: 0x9c */
    CTF_MEM_ACC_DATA0_TYPE mem_acc_data[CTF_MEM_ACC_DATA_SIZE]; /* OFFSET: 0xa0 */
} CTF_RDBType;


#define CTF_BASE                        (0x4B010000UL)



#define CTF_MAX_HW_ID                   (1UL)

#endif /* CTF_RDB_H */
