/// Auto-generated register definitions for PORT
/// Family: samd21
/// Vendor: Microchip Technology Inc.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::samd21::port {

// ============================================================================
// PORT - Port Module
// Base Address: 0x41004400
// ============================================================================

/// PORT Register Structure
struct PORT_Registers {
    /// Data Direction
    /// Offset: 0x0000
    volatile uint32_t DIR[2][2];

    /// Data Direction Clear
    /// Offset: 0x0004
    volatile uint32_t DIRCLR[2][2];

    /// Data Direction Set
    /// Offset: 0x0008
    volatile uint32_t DIRSET[2][2];

    /// Data Direction Toggle
    /// Offset: 0x000C
    volatile uint32_t DIRTGL[2][2];

    /// Data Output Value
    /// Offset: 0x0010
    volatile uint32_t OUT[2][2];

    /// Data Output Value Clear
    /// Offset: 0x0014
    volatile uint32_t OUTCLR[2][2];

    /// Data Output Value Set
    /// Offset: 0x0018
    volatile uint32_t OUTSET[2][2];

    /// Data Output Value Toggle
    /// Offset: 0x001C
    volatile uint32_t OUTTGL[2][2];

    /// Data Input Value
    /// Offset: 0x0020
    /// Access: read-only
    volatile uint32_t IN[2][2];

    /// Control
    /// Offset: 0x0024
    volatile uint32_t CTRL[2][2];

    /// Write Configuration
    /// Offset: 0x0028
    /// Access: write-only
    volatile uint32_t WRCONFIG[2][2];

    /// Peripheral Multiplexing n - Group 0
    /// Offset: 0x0030
    volatile uint8_t PMUX0_[16][16];

    /// Pin Configuration n - Group 0
    /// Offset: 0x0040
    volatile uint8_t PINCFG0_[32][32];
    uint8_t RESERVED_0060[80];  ///< Reserved

    /// Peripheral Multiplexing n - Group 1
    /// Offset: 0x00B0
    volatile uint32_t PMUX1_[16][16];

    /// Pin Configuration n - Group 1
    /// Offset: 0x00C0
    volatile uint32_t PINCFG1_[32][32];
};

static_assert(sizeof(PORT_Registers) >= 320, "PORT_Registers size mismatch");

/// PORT peripheral instance
inline PORT_Registers* PORT() {
    return reinterpret_cast<PORT_Registers*>(0x41004400);
}

}  // namespace alloy::hal::atmel::samd21::port
