digraph "CFG for '_Z25kernel_calculate_vertex_VP15HIP_vector_typeIfLj3EEPf' function" {
	label="CFG for '_Z25kernel_calculate_vertex_VP15HIP_vector_typeIfLj3EEPf' function";

	Node0x5d3dae0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %6 = bitcast i8 addrspace(4)* %5 to i16 addrspace(4)*\l  %7 = load i16, i16 addrspace(4)* %6, align 4, !range !4, !invariant.load !5\l  %8 = zext i16 %7 to i32\l  %9 = mul i32 %3, %8\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %13 = getelementptr i8, i8 addrspace(4)* %4, i64 6\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 2, !range !4, !invariant.load !5\l  %16 = zext i16 %15 to i32\l  %17 = mul i32 %12, %16\l  %18 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %19 = add i32 %17, %18\l  %20 = load i32, i32 addrspace(4)* @d_L, align 4, !tbaa !7\l  %21 = icmp ult i32 %11, %20\l  %22 = icmp ult i32 %19, %20\l  %23 = select i1 %21, i1 %22, i1 false\l  br i1 %23, label %24, label %37\l|{<s0>T|<s1>F}}"];
	Node0x5d3dae0:s0 -> Node0x5d410e0;
	Node0x5d3dae0:s1 -> Node0x5d41170;
	Node0x5d410e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%24:\l24:                                               \l  %25 = load float, float addrspace(4)* @d_scaling, align 4, !tbaa !11\l  %26 = mul i32 %11, %20\l  %27 = add i32 %26, %19\l  %28 = zext i32 %27 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %1, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %31 = tail call float @llvm.fabs.f32(float %30)\l  %32 = fmul contract float %25, %31\l  %33 = uitofp i32 %20 to float\l  %34 = fmul contract float %33, 0x3F747AE140000000\l  %35 = fsub contract float %32, %34\l  %36 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %28, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  store float %35, float addrspace(1)* %36, align 4, !tbaa !13\l  br label %37\l}"];
	Node0x5d410e0 -> Node0x5d41170;
	Node0x5d41170 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%37:\l37:                                               \l  ret void\l}"];
}
