

================================================================
== Vitis HLS Report for 'makeSuperPoint_alignedToLine'
================================================================
* Date:           Sun Jul  7 14:41:55 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.069 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- rowListSet_loop                      |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- start_value_loop                     |        4|        ?|         5|          3|          1|  1 ~ ?|       yes|
        |- LRdiscovery_loop                     |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_1197_1_VITIS_LOOP_1199_2  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_1209_3_VITIS_LOOP_1211_4  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_1238_5_VITIS_LOOP_1240_6  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_1250_7_VITIS_LOOP_1252_8  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- initWedgeSP_loop                     |        ?|        ?|         4|          4|          1|      ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 3, depth = 5
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3
  * Pipeline-7: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 8
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 3, D = 5, States = { 20 21 22 23 24 }
  Pipeline-2 : II = 1, D = 4, States = { 27 28 29 30 }
  Pipeline-3 : II = 1, D = 3, States = { 33 34 35 }
  Pipeline-4 : II = 1, D = 3, States = { 37 38 39 }
  Pipeline-5 : II = 1, D = 3, States = { 41 42 43 }
  Pipeline-6 : II = 1, D = 3, States = { 46 47 48 }
  Pipeline-7 : II = 4, D = 4, States = { 50 51 52 53 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 31 20 
20 --> 25 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 20 
25 --> 26 
26 --> 27 
27 --> 31 28 
28 --> 29 
29 --> 30 
30 --> 27 
31 --> 32 36 37 41 45 
32 --> 33 
33 --> 36 34 
34 --> 35 
35 --> 33 
36 --> 49 
37 --> 40 38 
38 --> 39 
39 --> 37 
40 --> 36 
41 --> 44 42 
42 --> 43 
43 --> 41 
44 --> 36 
45 --> 46 
46 --> 36 47 
47 --> 48 
48 --> 46 
49 --> 50 
50 --> 54 51 
51 --> 52 
52 --> 53 
53 --> 50 
54 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 55 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%row_list = alloca i64 1" [patchMaker.cpp:1133]   --->   Operation 56 'alloca' 'row_list' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1132 = zext i3 %i_read" [patchMaker.cpp:1132]   --->   Operation 57 'zext' 'zext_ln1132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%radii_addr = getelementptr i25 %radii, i64 0, i64 %zext_ln1132" [patchMaker.cpp:1132]   --->   Operation 58 'getelementptr' 'radii_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (0.69ns)   --->   "%y = load i3 %radii_addr" [patchMaker.cpp:1132]   --->   Operation 59 'load' 'y' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln1132" [patchMaker.cpp:1132]   --->   Operation 60 'getelementptr' 'GDn_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:1132]   --->   Operation 61 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 62 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight"   --->   Operation 63 'read' 'leftRight_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%original_ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_ppl"   --->   Operation 64 'read' 'original_ppl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %apexZ0"   --->   Operation 65 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%z_top_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top"   --->   Operation 66 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_34, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/2] (0.69ns)   --->   "%y = load i3 %radii_addr" [patchMaker.cpp:1132]   --->   Operation 69 'load' 'y' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5> <ROM>
ST_2 : Operation 70 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:1132]   --->   Operation 70 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 71 [1/1] (0.85ns)   --->   "%icmp_ln1136 = icmp_sgt  i32 %GDn_points_load, i32 0" [patchMaker.cpp:1136]   --->   Operation 71 'icmp' 'icmp_ln1136' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln1136 = br i1 %icmp_ln1136, void %._crit_edge58, void %.lr.ph57" [patchMaker.cpp:1136]   --->   Operation 72 'br' 'br_ln1136' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %GDn_points_load" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 73 'trunc' 'trunc_ln54' <Predicate = (icmp_ln1136)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln54_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 74 'bitconcatenate' 'shl_ln54_s' <Predicate = (icmp_ln1136)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i16 %shl_ln54_s" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 75 'zext' 'zext_ln54' <Predicate = (icmp_ln1136)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln54_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 76 'bitconcatenate' 'shl_ln54_1' <Predicate = (icmp_ln1136)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i14 %shl_ln54_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 77 'zext' 'zext_ln54_2' <Predicate = (icmp_ln1136)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.78ns)   --->   "%sub_ln54 = sub i17 %zext_ln54, i17 %zext_ln54_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 78 'sub' 'sub_ln54' <Predicate = (icmp_ln1136)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln54 = or i17 %sub_ln54, i17 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 79 'or' 'or_ln54' <Predicate = (icmp_ln1136)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1136 = sext i17 %or_ln54" [patchMaker.cpp:1136]   --->   Operation 80 'sext' 'sext_ln1136' <Predicate = (icmp_ln1136)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln1136 = br void" [patchMaker.cpp:1136]   --->   Operation 81 'br' 'br_ln1136' <Predicate = (icmp_ln1136)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.85>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%j_11 = phi i31 %add_ln1136, void %.split58, i31 0, void %.lr.ph57" [patchMaker.cpp:1136]   --->   Operation 82 'phi' 'j_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.87ns)   --->   "%add_ln1136 = add i31 %j_11, i31 1" [patchMaker.cpp:1136]   --->   Operation 83 'add' 'add_ln1136' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 84 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.84ns)   --->   "%icmp_ln1136_1 = icmp_eq  i31 %j_11, i31 %trunc_ln54" [patchMaker.cpp:1136]   --->   Operation 85 'icmp' 'icmp_ln1136_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 86 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln1136 = br i1 %icmp_ln1136_1, void %.split58, void %._crit_edge58.loopexit" [patchMaker.cpp:1136]   --->   Operation 87 'br' 'br_ln1136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln54_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i31.i5, i31 %j_11, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 88 'bitconcatenate' 'shl_ln54_2' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i36 %shl_ln54_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 89 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln54_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i31.i3, i31 %j_11, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 90 'bitconcatenate' 'shl_ln54_3' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i34 %shl_ln54_3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 91 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.92ns)   --->   "%sub_ln54_5 = sub i37 %zext_ln54_3, i37 %zext_ln54_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 92 'sub' 'sub_ln54_5' <Predicate = (!icmp_ln1136_1)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i37 %sub_ln54_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 93 'sext' 'sext_ln54' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.93ns)   --->   "%add_ln54 = add i38 %sext_ln54, i38 %sext_ln1136" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 94 'add' 'add_ln54' <Predicate = (!icmp_ln1136_1)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.15>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1138 = sext i38 %add_ln54" [patchMaker.cpp:1138]   --->   Operation 95 'sext' 'sext_ln1138' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1138 = zext i64 %sext_ln1138" [patchMaker.cpp:1138]   --->   Operation 96 'zext' 'zext_ln1138' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (4.51ns)   --->   "%mul_ln1138 = mul i129 %zext_ln1138, i129 24595658764946068822" [patchMaker.cpp:1138]   --->   Operation 97 'mul' 'mul_ln1138' <Predicate = (!icmp_ln1136_1)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1138, i32 69, i32 128" [patchMaker.cpp:1138]   --->   Operation 98 'partselect' 'tmp_51' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1138_3 = zext i60 %tmp_51" [patchMaker.cpp:1138]   --->   Operation 99 'zext' 'zext_ln1138_3' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%GDarray_addr = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1138_3" [patchMaker.cpp:1138]   --->   Operation 100 'getelementptr' 'GDarray_addr' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (1.64ns)   --->   "%GDarray_load = load i11 %GDarray_addr" [patchMaker.cpp:1138]   --->   Operation 101 'load' 'GDarray_load' <Predicate = (!icmp_ln1136_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_s = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1138, i32 69, i32 127" [patchMaker.cpp:1138]   --->   Operation 102 'partselect' 'tmp_s' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln1138_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_s, i5 0" [patchMaker.cpp:1138]   --->   Operation 103 'bitconcatenate' 'shl_ln1138_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1138_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_51, i3 0" [patchMaker.cpp:1138]   --->   Operation 104 'bitconcatenate' 'shl_ln1138_2' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1138_1 = zext i63 %shl_ln1138_2" [patchMaker.cpp:1138]   --->   Operation 105 'zext' 'zext_ln1138_1' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1138 = sub i64 %zext_ln1138_1, i64 %shl_ln1138_1" [patchMaker.cpp:1138]   --->   Operation 106 'sub' 'sub_ln1138' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 107 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1138 = add i64 %sub_ln1138, i64 %sext_ln1138" [patchMaker.cpp:1138]   --->   Operation 107 'add' 'add_ln1138' <Predicate = (!icmp_ln1136_1)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 5 <SV = 4> <Delay = 4.03>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%j_11_cast9 = zext i31 %j_11" [patchMaker.cpp:1136]   --->   Operation 108 'zext' 'j_11_cast9' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln1136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [patchMaker.cpp:1136]   --->   Operation 109 'specloopname' 'specloopname_ln1136' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_5 : Operation 110 [1/2] (1.64ns)   --->   "%GDarray_load = load i11 %GDarray_addr" [patchMaker.cpp:1138]   --->   Operation 110 'load' 'GDarray_load' <Predicate = (!icmp_ln1136_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1138, i3 0" [patchMaker.cpp:1138]   --->   Operation 111 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1138_2 = zext i67 %shl_ln" [patchMaker.cpp:1138]   --->   Operation 112 'zext' 'zext_ln1138_2' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (1.18ns)   --->   "%lshr_ln1138 = lshr i192 %GDarray_load, i192 %zext_ln1138_2" [patchMaker.cpp:1138]   --->   Operation 113 'lshr' 'lshr_ln1138' <Predicate = (!icmp_ln1136_1)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln1138 = trunc i192 %lshr_ln1138" [patchMaker.cpp:1138]   --->   Operation 114 'trunc' 'trunc_ln1138' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%row_list_addr = getelementptr i64 %row_list, i64 0, i64 %j_11_cast9" [patchMaker.cpp:1138]   --->   Operation 115 'getelementptr' 'row_list_addr' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.20ns)   --->   "%store_ln1138 = store i64 %trunc_ln1138, i8 %row_list_addr" [patchMaker.cpp:1138]   --->   Operation 116 'store' 'store_ln1138' <Predicate = (!icmp_ln1136_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln1136_1)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 5.49>
ST_6 : Operation 118 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge58"   --->   Operation 118 'br' 'br_ln0' <Predicate = (icmp_ln1136)> <Delay = 0.38>
ST_6 : Operation 119 [1/1] (1.14ns)   --->   "%sub_ln1142 = sub i64 %z_top_read, i64 %apexZ0_read" [patchMaker.cpp:1142]   --->   Operation 119 'sub' 'sub_ln1142' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [2/2] (4.35ns)   --->   "%conv9 = sitofp i64 %sub_ln1142" [patchMaker.cpp:1142]   --->   Operation 120 'sitofp' 'conv9' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.83ns)   --->   "%add_ln1142 = add i25 %y, i25 28554432" [patchMaker.cpp:1142]   --->   Operation 121 'add' 'add_ln1142' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1142 = zext i25 %add_ln1142" [patchMaker.cpp:1142]   --->   Operation 122 'zext' 'zext_ln1142' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [2/2] (4.35ns)   --->   "%conv = sitofp i64 %zext_ln1142" [patchMaker.cpp:1142]   --->   Operation 123 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 124 [2/2] (4.35ns)   --->   "%conv6 = sitofp i64 %apexZ0_read" [patchMaker.cpp:1142]   --->   Operation 124 'sitofp' 'conv6' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 4> <Delay = 4.35>
ST_7 : Operation 125 [1/2] (4.35ns)   --->   "%conv9 = sitofp i64 %sub_ln1142" [patchMaker.cpp:1142]   --->   Operation 125 'sitofp' 'conv9' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 126 [1/2] (4.35ns)   --->   "%conv = sitofp i64 %zext_ln1142" [patchMaker.cpp:1142]   --->   Operation 126 'sitofp' 'conv' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 127 [1/2] (4.35ns)   --->   "%conv6 = sitofp i64 %apexZ0_read" [patchMaker.cpp:1142]   --->   Operation 127 'sitofp' 'conv6' <Predicate = true> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 5> <Delay = 7.06>
ST_8 : Operation 128 [6/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1142]   --->   Operation 128 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 7.06>
ST_9 : Operation 129 [5/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1142]   --->   Operation 129 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 7.06>
ST_10 : Operation 130 [4/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1142]   --->   Operation 130 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 7.06>
ST_11 : Operation 131 [3/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1142]   --->   Operation 131 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 7.06>
ST_12 : Operation 132 [2/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1142]   --->   Operation 132 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 7.06>
ST_13 : Operation 133 [1/6] (7.06ns)   --->   "%div = fdiv i32 %conv, i32 2e+07" [patchMaker.cpp:1142]   --->   Operation 133 'fdiv' 'div' <Predicate = true> <Delay = 7.06> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 5> <II = 1> <Delay = 7.06> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 4.90>
ST_14 : Operation 134 [2/2] (4.90ns)   --->   "%mul = fmul i32 %conv9, i32 %div" [patchMaker.cpp:1142]   --->   Operation 134 'fmul' 'mul' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 4.90>
ST_15 : Operation 135 [1/2] (4.90ns)   --->   "%mul = fmul i32 %conv9, i32 %div" [patchMaker.cpp:1142]   --->   Operation 135 'fmul' 'mul' <Predicate = true> <Delay = 4.90> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.14>
ST_16 : Operation 136 [3/3] (6.14ns)   --->   "%dc = fadd i32 %mul, i32 %conv6" [patchMaker.cpp:1142]   --->   Operation 136 'fadd' 'dc' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 6.14>
ST_17 : Operation 137 [2/3] (6.14ns)   --->   "%dc = fadd i32 %mul, i32 %conv6" [patchMaker.cpp:1142]   --->   Operation 137 'fadd' 'dc' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.14>
ST_18 : Operation 138 [1/3] (6.14ns)   --->   "%dc = fadd i32 %mul, i32 %conv6" [patchMaker.cpp:1142]   --->   Operation 138 'fadd' 'dc' <Predicate = true> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 3.61>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "%row_list_size_0_lcssa = phi i32 0, void, i32 %GDn_points_load, void %._crit_edge58.loopexit" [patchMaker.cpp:1132]   --->   Operation 139 'phi' 'row_list_size_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 140 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 141 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 142 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i32 %data_V"   --->   Operation 143 'trunc' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_70, i1 0"   --->   Operation 144 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 145 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_69" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 146 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 147 'add' 'add_ln341' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 148 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_69"   --->   Operation 149 'sub' 'sub_ln1311' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 150 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 151 'select' 'ush' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 152 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 153 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 154 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_9 = shl i111 %zext_ln15, i111 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 155 'shl' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i111.i32, i111 %r_V, i32 24"   --->   Operation 156 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_56"   --->   Operation 157 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_42 = partselect i64 @_ssdm_op_PartSelect.i64.i111.i32.i32, i111 %r_V_9, i32 24, i32 87"   --->   Operation 158 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i64 %zext_ln662, i64 %tmp_42"   --->   Operation 159 'select' 'val' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 160 [1/1] (1.14ns)   --->   "%result_V_15 = sub i64 0, i64 %val"   --->   Operation 160 'sub' 'result_V_15' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.41ns)   --->   "%result_V = select i1 %p_Result_s, i64 %result_V_15, i64 %val" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 161 'select' 'result_V' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.85ns)   --->   "%icmp_ln1147 = icmp_sgt  i32 %row_list_size_0_lcssa, i32 0" [patchMaker.cpp:1147]   --->   Operation 162 'icmp' 'icmp_ln1147' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 163 [1/1] (0.38ns)   --->   "%br_ln1147 = br i1 %icmp_ln1147, void %._crit_edge41, void %.lr.ph49" [patchMaker.cpp:1147]   --->   Operation 163 'br' 'br_ln1147' <Predicate = true> <Delay = 0.38>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln1147 = trunc i32 %row_list_size_0_lcssa" [patchMaker.cpp:1147]   --->   Operation 164 'trunc' 'trunc_ln1147' <Predicate = (icmp_ln1147)> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (0.38ns)   --->   "%br_ln1147 = br void" [patchMaker.cpp:1147]   --->   Operation 165 'br' 'br_ln1147' <Predicate = (icmp_ln1147)> <Delay = 0.38>

State 20 <SV = 17> <Delay = 1.20>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%j_12 = phi i31 0, void %.lr.ph49, i31 %add_ln1147, void %.split56" [patchMaker.cpp:1149]   --->   Operation 166 'phi' 'j_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%start_index = phi i32 0, void %.lr.ph49, i32 %start_index_2, void %.split56"   --->   Operation 167 'phi' 'start_index' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%start_value = phi i64 9223372036854775807, void %.lr.ph49, i64 %start_value_2, void %.split56"   --->   Operation 168 'phi' 'start_value' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.87ns)   --->   "%add_ln1147 = add i31 %j_12, i31 1" [patchMaker.cpp:1147]   --->   Operation 169 'add' 'add_ln1147' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 170 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.84ns)   --->   "%icmp_ln1147_1 = icmp_eq  i31 %j_12, i31 %trunc_ln1147" [patchMaker.cpp:1147]   --->   Operation 171 'icmp' 'icmp_ln1147_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 172 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln1147 = br i1 %icmp_ln1147_1, void %.split56, void %._crit_edge50" [patchMaker.cpp:1147]   --->   Operation 173 'br' 'br_ln1147' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln1149_cast = zext i31 %j_12" [patchMaker.cpp:1149]   --->   Operation 174 'zext' 'trunc_ln1149_cast' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%row_list_addr_1 = getelementptr i64 %row_list, i64 0, i64 %trunc_ln1149_cast" [patchMaker.cpp:1149]   --->   Operation 175 'getelementptr' 'row_list_addr_1' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_20 : Operation 176 [2/2] (1.20ns)   --->   "%row_list_load = load i8 %row_list_addr_1" [patchMaker.cpp:1149]   --->   Operation 176 'load' 'row_list_load' <Predicate = (!icmp_ln1147_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>

State 21 <SV = 18> <Delay = 6.99>
ST_21 : Operation 177 [1/2] (1.20ns)   --->   "%row_list_load = load i8 %row_list_addr_1" [patchMaker.cpp:1149]   --->   Operation 177 'load' 'row_list_load' <Predicate = (!icmp_ln1147_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_21 : Operation 178 [1/1] (1.14ns)   --->   "%start_value_1 = sub i64 %row_list_load, i64 %result_V" [patchMaker.cpp:1149]   --->   Operation 178 'sub' 'start_value_1' <Predicate = (!icmp_ln1147_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 179 [2/2] (4.65ns)   --->   "%dc_9 = sitodp i64 %start_value_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1149]   --->   Operation 179 'sitodp' 'dc_9' <Predicate = (!icmp_ln1147_1)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 19> <Delay = 4.65>
ST_22 : Operation 180 [1/2] (4.65ns)   --->   "%dc_9 = sitodp i64 %start_value_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1149]   --->   Operation 180 'sitodp' 'dc_9' <Predicate = (!icmp_ln1147_1)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 181 [2/2] (4.65ns)   --->   "%dc_10 = sitodp i64 %start_value" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1149]   --->   Operation 181 'sitodp' 'dc_10' <Predicate = (!icmp_ln1147_1)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 20> <Delay = 6.66>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%data_V_10 = bitcast i64 %dc_9" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 182 'bitcast' 'data_V_10' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_9 = trunc i64 %data_V_10"   --->   Operation 183 'trunc' 'p_Result_9' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i63 %p_Result_9"   --->   Operation 184 'zext' 'zext_ln368' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 185 'bitcast' 'bitcast_ln521' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_23 : Operation 186 [1/2] (4.65ns)   --->   "%dc_10 = sitodp i64 %start_value" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1149]   --->   Operation 186 'sitodp' 'dc_10' <Predicate = (!icmp_ln1147_1)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%data_V_11 = bitcast i64 %dc_10" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 187 'bitcast' 'data_V_11' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%p_Result_10 = trunc i64 %data_V_11"   --->   Operation 188 'trunc' 'p_Result_10' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln368_6 = zext i63 %p_Result_10"   --->   Operation 189 'zext' 'zext_ln368_6' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%bitcast_ln521_6 = bitcast i64 %zext_ln368_6" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 190 'bitcast' 'bitcast_ln521_6' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_10, i32 52, i32 62" [patchMaker.cpp:1149]   --->   Operation 191 'partselect' 'tmp' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1149 = trunc i64 %data_V_10" [patchMaker.cpp:1149]   --->   Operation 192 'trunc' 'trunc_ln1149' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_11, i32 52, i32 62" [patchMaker.cpp:1149]   --->   Operation 193 'partselect' 'tmp_37' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_23 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln1149_1 = trunc i64 %data_V_11" [patchMaker.cpp:1149]   --->   Operation 194 'trunc' 'trunc_ln1149_1' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_23 : Operation 195 [1/1] (0.61ns)   --->   "%icmp_ln1149 = icmp_ne  i11 %tmp, i11 2047" [patchMaker.cpp:1149]   --->   Operation 195 'icmp' 'icmp_ln1149' <Predicate = (!icmp_ln1147_1)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 196 [1/1] (0.98ns)   --->   "%icmp_ln1149_1 = icmp_eq  i52 %trunc_ln1149, i52 0" [patchMaker.cpp:1149]   --->   Operation 196 'icmp' 'icmp_ln1149_1' <Predicate = (!icmp_ln1147_1)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 197 [1/1] (0.61ns)   --->   "%icmp_ln1149_2 = icmp_ne  i11 %tmp_37, i11 2047" [patchMaker.cpp:1149]   --->   Operation 197 'icmp' 'icmp_ln1149_2' <Predicate = (!icmp_ln1147_1)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 198 [1/1] (0.98ns)   --->   "%icmp_ln1149_3 = icmp_eq  i52 %trunc_ln1149_1, i52 0" [patchMaker.cpp:1149]   --->   Operation 198 'icmp' 'icmp_ln1149_3' <Predicate = (!icmp_ln1147_1)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 199 [2/2] (2.01ns)   --->   "%tmp_39 = fcmp_olt  i64 %bitcast_ln521, i64 %bitcast_ln521_6" [patchMaker.cpp:1149]   --->   Operation 199 'dcmp' 'tmp_39' <Predicate = (!icmp_ln1147_1)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 2.54>
ST_24 : Operation 200 [1/1] (0.00ns)   --->   "%specloopname_ln1145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [patchMaker.cpp:1145]   --->   Operation 200 'specloopname' 'specloopname_ln1145' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_24 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node and_ln1149_1)   --->   "%or_ln1149 = or i1 %icmp_ln1149_1, i1 %icmp_ln1149" [patchMaker.cpp:1149]   --->   Operation 201 'or' 'or_ln1149' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln1149_1)   --->   "%or_ln1149_1 = or i1 %icmp_ln1149_3, i1 %icmp_ln1149_2" [patchMaker.cpp:1149]   --->   Operation 202 'or' 'or_ln1149_1' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln1149_1)   --->   "%and_ln1149 = and i1 %or_ln1149, i1 %or_ln1149_1" [patchMaker.cpp:1149]   --->   Operation 203 'and' 'and_ln1149' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 204 [1/2] (2.01ns)   --->   "%tmp_39 = fcmp_olt  i64 %bitcast_ln521, i64 %bitcast_ln521_6" [patchMaker.cpp:1149]   --->   Operation 204 'dcmp' 'tmp_39' <Predicate = (!icmp_ln1147_1)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 205 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1149_1 = and i1 %and_ln1149, i1 %tmp_39" [patchMaker.cpp:1149]   --->   Operation 205 'and' 'and_ln1149_1' <Predicate = (!icmp_ln1147_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 206 [1/1] (0.41ns)   --->   "%start_value_2 = select i1 %and_ln1149_1, i64 %start_value_1, i64 %start_value" [patchMaker.cpp:1149]   --->   Operation 206 'select' 'start_value_2' <Predicate = (!icmp_ln1147_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1149 = zext i31 %j_12" [patchMaker.cpp:1149]   --->   Operation 207 'zext' 'zext_ln1149' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>
ST_24 : Operation 208 [1/1] (0.22ns)   --->   "%start_index_2 = select i1 %and_ln1149_1, i32 %zext_ln1149, i32 %start_index" [patchMaker.cpp:1149]   --->   Operation 208 'select' 'start_index_2' <Predicate = (!icmp_ln1147_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 209 'br' 'br_ln0' <Predicate = (!icmp_ln1147_1)> <Delay = 0.00>

State 25 <SV = 18> <Delay = 0.69>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%trapezoid_edges_addr = getelementptr i26 %trapezoid_edges, i64 0, i64 %zext_ln1132" [patchMaker.cpp:1132]   --->   Operation 210 'getelementptr' 'trapezoid_edges_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 211 [2/2] (0.69ns)   --->   "%trapezoid_edges_load = load i3 %trapezoid_edges_addr" [patchMaker.cpp:1132]   --->   Operation 211 'load' 'trapezoid_edges_load' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>

State 26 <SV = 19> <Delay = 0.69>
ST_26 : Operation 212 [1/2] (0.69ns)   --->   "%trapezoid_edges_load = load i3 %trapezoid_edges_addr" [patchMaker.cpp:1132]   --->   Operation 212 'load' 'trapezoid_edges_load' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>
ST_26 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1161 = zext i26 %trapezoid_edges_load" [patchMaker.cpp:1161]   --->   Operation 213 'zext' 'zext_ln1161' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 214 [1/1] (0.38ns)   --->   "%br_ln1161 = br void" [patchMaker.cpp:1161]   --->   Operation 214 'br' 'br_ln1161' <Predicate = true> <Delay = 0.38>

State 27 <SV = 20> <Delay = 1.20>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%j_13 = phi i31 0, void %._crit_edge50, i31 %add_ln1161, void %.split54" [patchMaker.cpp:1163]   --->   Operation 215 'phi' 'j_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%rbVal = phi i64 9223372036854775807, void %._crit_edge50, i64 %rbVal_2, void %.split54"   --->   Operation 216 'phi' 'rbVal' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (0.00ns)   --->   "%right_bound = phi i32 0, void %._crit_edge50, i32 %right_bound_2, void %.split54"   --->   Operation 217 'phi' 'right_bound' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (0.00ns)   --->   "%lbVal = phi i64 9223372036854775807, void %._crit_edge50, i64 %lbVal_1, void %.split54"   --->   Operation 218 'phi' 'lbVal' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 219 [1/1] (0.00ns)   --->   "%left_bound = phi i32 0, void %._crit_edge50, i32 %left_bound_1, void %.split54"   --->   Operation 219 'phi' 'left_bound' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 220 [1/1] (0.87ns)   --->   "%add_ln1161 = add i31 %j_13, i31 1" [patchMaker.cpp:1161]   --->   Operation 220 'add' 'add_ln1161' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 221 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 221 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 222 [1/1] (0.84ns)   --->   "%icmp_ln1161 = icmp_eq  i31 %j_13, i31 %trunc_ln1147" [patchMaker.cpp:1161]   --->   Operation 222 'icmp' 'icmp_ln1161' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 223 [1/1] (0.00ns)   --->   "%empty_93 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 223 'speclooptripcount' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln1161 = br i1 %icmp_ln1161, void %.split54, void %._crit_edge41.loopexit" [patchMaker.cpp:1161]   --->   Operation 224 'br' 'br_ln1161' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln1163_cast = zext i31 %j_13" [patchMaker.cpp:1163]   --->   Operation 225 'zext' 'trunc_ln1163_cast' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%row_list_addr_2 = getelementptr i64 %row_list, i64 0, i64 %trunc_ln1163_cast" [patchMaker.cpp:1163]   --->   Operation 226 'getelementptr' 'row_list_addr_2' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_27 : Operation 227 [2/2] (1.20ns)   --->   "%row_list_load_1 = load i8 %row_list_addr_2" [patchMaker.cpp:1163]   --->   Operation 227 'load' 'row_list_load_1' <Predicate = (!icmp_ln1161)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1163 = zext i31 %j_13" [patchMaker.cpp:1163]   --->   Operation 228 'zext' 'zext_ln1163' <Predicate = (!icmp_ln1161)> <Delay = 0.00>

State 28 <SV = 21> <Delay = 6.99>
ST_28 : Operation 229 [1/2] (1.20ns)   --->   "%row_list_load_1 = load i8 %row_list_addr_2" [patchMaker.cpp:1163]   --->   Operation 229 'load' 'row_list_load_1' <Predicate = (!icmp_ln1161)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_28 : Operation 230 [1/1] (1.14ns)   --->   "%add_ln1163 = add i64 %row_list_load_1, i64 %zext_ln1161" [patchMaker.cpp:1163]   --->   Operation 230 'add' 'add_ln1163' <Predicate = (!icmp_ln1161)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 231 [2/2] (4.65ns)   --->   "%dc_11 = sitodp i64 %add_ln1163" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1163]   --->   Operation 231 'sitodp' 'dc_11' <Predicate = (!icmp_ln1161)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 232 [1/1] (1.14ns)   --->   "%sub_ln1169 = sub i64 %row_list_load_1, i64 %zext_ln1161" [patchMaker.cpp:1169]   --->   Operation 232 'sub' 'sub_ln1169' <Predicate = (!icmp_ln1161)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 233 [2/2] (4.65ns)   --->   "%dc_12 = sitodp i64 %sub_ln1169" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1169]   --->   Operation 233 'sitodp' 'dc_12' <Predicate = (!icmp_ln1161)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 22> <Delay = 4.65>
ST_29 : Operation 234 [1/2] (4.65ns)   --->   "%dc_11 = sitodp i64 %add_ln1163" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1163]   --->   Operation 234 'sitodp' 'dc_11' <Predicate = (!icmp_ln1161)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 235 [1/1] (0.00ns)   --->   "%data_V_12 = bitcast i64 %dc_11" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 235 'bitcast' 'data_V_12' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_29 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_12, i32 52, i32 62"   --->   Operation 236 'partselect' 'tmp_71' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_29 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i64 %data_V_12"   --->   Operation 237 'trunc' 'tmp_72' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_29 : Operation 238 [1/2] (4.65ns)   --->   "%dc_12 = sitodp i64 %sub_ln1169" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1169]   --->   Operation 238 'sitodp' 'dc_12' <Predicate = (!icmp_ln1161)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 239 [1/1] (0.00ns)   --->   "%data_V_13 = bitcast i64 %dc_12" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 239 'bitcast' 'data_V_13' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_29 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_13, i32 52, i32 62"   --->   Operation 240 'partselect' 'tmp_73' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i64 %data_V_13"   --->   Operation 241 'trunc' 'tmp_74' <Predicate = (!icmp_ln1161)> <Delay = 0.00>

State 30 <SV = 23> <Delay = 3.63>
ST_30 : Operation 242 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13]   --->   Operation 242 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 243 [1/1] (0.00ns)   --->   "%mantissa_4 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_72, i1 0"   --->   Operation 243 'bitconcatenate' 'mantissa_4' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i54 %mantissa_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 244 'zext' 'zext_ln15_4' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_71" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 245 'zext' 'zext_ln510' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 246 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 246 'add' 'add_ln510' <Predicate = (!icmp_ln1161)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 247 [1/1] (0.00ns)   --->   "%isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 247 'bitselect' 'isNeg_4' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 248 [1/1] (0.73ns)   --->   "%sub_ln1311_4 = sub i11 1023, i11 %tmp_71"   --->   Operation 248 'sub' 'sub_ln1311_4' <Predicate = (!icmp_ln1161)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln1311_4 = sext i11 %sub_ln1311_4"   --->   Operation 249 'sext' 'sext_ln1311_4' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 250 [1/1] (0.29ns)   --->   "%ush_4 = select i1 %isNeg_4, i12 %sext_ln1311_4, i12 %add_ln510"   --->   Operation 250 'select' 'ush_4' <Predicate = (!icmp_ln1161)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 251 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i94_cast_cast_cast = sext i12 %ush_4"   --->   Operation 251 'sext' 'sh_prom_i_i_i_i_i94_cast_cast_cast' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 252 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i94_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i94_cast_cast_cast"   --->   Operation 252 'zext' 'sh_prom_i_i_i_i_i94_cast_cast_cast_cast' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_10 = lshr i169 %zext_ln15_4, i169 %sh_prom_i_i_i_i_i94_cast_cast_cast_cast"   --->   Operation 253 'lshr' 'r_V_10' <Predicate = (!icmp_ln1161)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%r_V_11 = shl i169 %zext_ln15_4, i169 %sh_prom_i_i_i_i_i94_cast_cast_cast_cast"   --->   Operation 254 'shl' 'r_V_11' <Predicate = (!icmp_ln1161)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_10, i32 53"   --->   Operation 255 'bitselect' 'tmp_60' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%zext_ln662_4 = zext i1 %tmp_60"   --->   Operation 256 'zext' 'zext_ln662_4' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node val_4)   --->   "%tmp_48 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_11, i32 53, i32 116"   --->   Operation 257 'partselect' 'tmp_48' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 258 [1/1] (1.12ns) (out node of the LUT)   --->   "%val_4 = select i1 %isNeg_4, i64 %zext_ln662_4, i64 %tmp_48"   --->   Operation 258 'select' 'val_4' <Predicate = (!icmp_ln1161)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 259 [1/1] (1.06ns)   --->   "%icmp_ln1163 = icmp_slt  i64 %val_4, i64 %lbVal" [patchMaker.cpp:1163]   --->   Operation 259 'icmp' 'icmp_ln1163' <Predicate = (!icmp_ln1161)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 260 [1/1] (0.22ns)   --->   "%left_bound_1 = select i1 %icmp_ln1163, i32 %zext_ln1163, i32 %left_bound" [patchMaker.cpp:1163]   --->   Operation 260 'select' 'left_bound_1' <Predicate = (!icmp_ln1161)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 261 [1/1] (0.41ns)   --->   "%lbVal_1 = select i1 %icmp_ln1163, i64 %val_4, i64 %lbVal" [patchMaker.cpp:1163]   --->   Operation 261 'select' 'lbVal_1' <Predicate = (!icmp_ln1161)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 262 [1/1] (0.00ns)   --->   "%mantissa_5 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_74, i1 0"   --->   Operation 262 'bitconcatenate' 'mantissa_5' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln15_5 = zext i54 %mantissa_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 263 'zext' 'zext_ln15_5' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_73" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 264 'zext' 'zext_ln510_1' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 265 [1/1] (0.73ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 265 'add' 'add_ln510_1' <Predicate = (!icmp_ln1161)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 266 [1/1] (0.00ns)   --->   "%isNeg_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 266 'bitselect' 'isNeg_5' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 267 [1/1] (0.73ns)   --->   "%sub_ln1311_5 = sub i11 1023, i11 %tmp_73"   --->   Operation 267 'sub' 'sub_ln1311_5' <Predicate = (!icmp_ln1161)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1311_5 = sext i11 %sub_ln1311_5"   --->   Operation 268 'sext' 'sext_ln1311_5' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 269 [1/1] (0.29ns)   --->   "%ush_5 = select i1 %isNeg_5, i12 %sext_ln1311_5, i12 %add_ln510_1"   --->   Operation 269 'select' 'ush_5' <Predicate = (!icmp_ln1161)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 270 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i128_cast_cast_cast = sext i12 %ush_5"   --->   Operation 270 'sext' 'sh_prom_i_i_i_i_i128_cast_cast_cast' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 271 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i128_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i128_cast_cast_cast"   --->   Operation 271 'zext' 'sh_prom_i_i_i_i_i128_cast_cast_cast_cast' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%r_V_12 = lshr i169 %zext_ln15_5, i169 %sh_prom_i_i_i_i_i128_cast_cast_cast_cast"   --->   Operation 272 'lshr' 'r_V_12' <Predicate = (!icmp_ln1161)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%r_V_13 = shl i169 %zext_ln15_5, i169 %sh_prom_i_i_i_i_i128_cast_cast_cast_cast"   --->   Operation 273 'shl' 'r_V_13' <Predicate = (!icmp_ln1161)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_12, i32 53"   --->   Operation 274 'bitselect' 'tmp_64' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%zext_ln662_5 = zext i1 %tmp_64"   --->   Operation 275 'zext' 'zext_ln662_5' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node val_5)   --->   "%tmp_50 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_13, i32 53, i32 116"   --->   Operation 276 'partselect' 'tmp_50' <Predicate = (!icmp_ln1161)> <Delay = 0.00>
ST_30 : Operation 277 [1/1] (1.12ns) (out node of the LUT)   --->   "%val_5 = select i1 %isNeg_5, i64 %zext_ln662_5, i64 %tmp_50"   --->   Operation 277 'select' 'val_5' <Predicate = (!icmp_ln1161)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 278 [1/1] (1.06ns)   --->   "%icmp_ln1169 = icmp_slt  i64 %val_5, i64 %rbVal" [patchMaker.cpp:1169]   --->   Operation 278 'icmp' 'icmp_ln1169' <Predicate = (!icmp_ln1161)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 279 [1/1] (0.22ns)   --->   "%right_bound_2 = select i1 %icmp_ln1169, i32 %zext_ln1163, i32 %right_bound" [patchMaker.cpp:1169]   --->   Operation 279 'select' 'right_bound_2' <Predicate = (!icmp_ln1161)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 280 [1/1] (0.41ns)   --->   "%rbVal_2 = select i1 %icmp_ln1169, i64 %val_5, i64 %rbVal" [patchMaker.cpp:1169]   --->   Operation 280 'select' 'rbVal_2' <Predicate = (!icmp_ln1161)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 281 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 281 'br' 'br_ln0' <Predicate = (!icmp_ln1161)> <Delay = 0.00>

State 31 <SV = 21> <Delay = 4.00>
ST_31 : Operation 282 [1/1] (0.38ns)   --->   "%br_ln0 = br void %._crit_edge41"   --->   Operation 282 'br' 'br_ln0' <Predicate = (icmp_ln1147)> <Delay = 0.38>
ST_31 : Operation 283 [1/1] (0.00ns)   --->   "%start_index_0_lcssa9 = phi i32 0, void %._crit_edge58, i32 %start_index, void %._crit_edge41.loopexit"   --->   Operation 283 'phi' 'start_index_0_lcssa9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 284 [1/1] (0.00ns)   --->   "%start_value_0_lcssa8 = phi i64 9223372036854775807, void %._crit_edge58, i64 %start_value, void %._crit_edge41.loopexit"   --->   Operation 284 'phi' 'start_value_0_lcssa8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 285 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %._crit_edge58, i32 %left_bound, void %._crit_edge41.loopexit"   --->   Operation 285 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 286 [1/1] (0.00ns)   --->   "%right_bound_0_lcssa = phi i32 0, void %._crit_edge58, i32 %right_bound, void %._crit_edge41.loopexit"   --->   Operation 286 'phi' 'right_bound_0_lcssa' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln1188 = br i1 %leftRight_read, void %_ifconv1, void %_ifconv" [patchMaker.cpp:1188]   --->   Operation 287 'br' 'br_ln1188' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 288 [1/1] (0.88ns)   --->   "%add_ln1221 = add i32 %row_list_size_0_lcssa, i32 4294967295" [patchMaker.cpp:1221]   --->   Operation 288 'add' 'add_ln1221' <Predicate = (!leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 289 [1/1] (0.85ns)   --->   "%icmp_ln1221 = icmp_eq  i32 %start_index_0_lcssa9, i32 %add_ln1221" [patchMaker.cpp:1221]   --->   Operation 289 'icmp' 'icmp_ln1221' <Predicate = (!leftRight_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 290 [1/1] (1.06ns)   --->   "%icmp_ln1226 = icmp_slt  i64 %start_value_0_lcssa8, i64 18446744073709551606" [patchMaker.cpp:1226]   --->   Operation 290 'icmp' 'icmp_ln1226' <Predicate = (!leftRight_read)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 291 [1/1] (0.88ns)   --->   "%add_ln1228 = add i32 %start_index_0_lcssa9, i32 1" [patchMaker.cpp:1228]   --->   Operation 291 'add' 'add_ln1228' <Predicate = (!leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node start_index_5)   --->   "%start_index_4 = select i1 %icmp_ln1226, i32 %add_ln1228, i32 %start_index_0_lcssa9" [patchMaker.cpp:1226]   --->   Operation 292 'select' 'start_index_4' <Predicate = (!leftRight_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 293 [1/1] (0.22ns) (out node of the LUT)   --->   "%start_index_5 = select i1 %icmp_ln1221, i32 %start_index_0_lcssa9, i32 %start_index_4" [patchMaker.cpp:1221]   --->   Operation 293 'select' 'start_index_5' <Predicate = (!leftRight_read)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1236 = sub i32 %start_index_5, i32 %original_ppl_read" [patchMaker.cpp:1236]   --->   Operation 294 'sub' 'sub_ln1236' <Predicate = (!leftRight_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_31 : Operation 295 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%j_10 = add i32 %sub_ln1236, i32 1" [patchMaker.cpp:1236]   --->   Operation 295 'add' 'j_10' <Predicate = (!leftRight_read)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_31 : Operation 296 [1/1] (0.85ns)   --->   "%icmp_ln1236 = icmp_slt  i32 %j_10, i32 %j_2" [patchMaker.cpp:1236]   --->   Operation 296 'icmp' 'icmp_ln1236' <Predicate = (!leftRight_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln1236 = br i1 %icmp_ln1236, void, void" [patchMaker.cpp:1236]   --->   Operation 297 'br' 'br_ln1236' <Predicate = (!leftRight_read)> <Delay = 0.00>
ST_31 : Operation 298 [1/1] (0.85ns)   --->   "%icmp_ln1250 = icmp_sgt  i32 %j_10, i32 %start_index_5" [patchMaker.cpp:1250]   --->   Operation 298 'icmp' 'icmp_ln1250' <Predicate = (!leftRight_read & !icmp_ln1236)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 299 [1/1] (0.45ns)   --->   "%br_ln1250 = br i1 %icmp_ln1250, void %.lr.ph30, void %._crit_edge" [patchMaker.cpp:1250]   --->   Operation 299 'br' 'br_ln1250' <Predicate = (!leftRight_read & !icmp_ln1236)> <Delay = 0.45>
ST_31 : Operation 300 [1/1] (0.85ns)   --->   "%icmp_ln1238 = icmp_sgt  i32 %original_ppl_read, i32 0" [patchMaker.cpp:1238]   --->   Operation 300 'icmp' 'icmp_ln1238' <Predicate = (!leftRight_read & icmp_ln1236)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 301 [1/1] (0.45ns)   --->   "%br_ln1238 = br i1 %icmp_ln1238, void %._crit_edge, void %.lr.ph22" [patchMaker.cpp:1238]   --->   Operation 301 'br' 'br_ln1238' <Predicate = (!leftRight_read & icmp_ln1236)> <Delay = 0.45>
ST_31 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln1238 = sext i32 %j_2" [patchMaker.cpp:1238]   --->   Operation 302 'sext' 'sext_ln1238' <Predicate = (!leftRight_read & icmp_ln1236 & icmp_ln1238)> <Delay = 0.00>
ST_31 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln1238 = trunc i32 %original_ppl_read" [patchMaker.cpp:1238]   --->   Operation 303 'trunc' 'trunc_ln1238' <Predicate = (!leftRight_read & icmp_ln1236 & icmp_ln1238)> <Delay = 0.00>
ST_31 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln54_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 304 'bitconcatenate' 'shl_ln54_8' <Predicate = (!leftRight_read & icmp_ln1236 & icmp_ln1238)> <Delay = 0.00>
ST_31 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i16 %shl_ln54_8" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 305 'zext' 'zext_ln54_9' <Predicate = (!leftRight_read & icmp_ln1236 & icmp_ln1238)> <Delay = 0.00>
ST_31 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln54_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 306 'bitconcatenate' 'shl_ln54_9' <Predicate = (!leftRight_read & icmp_ln1236 & icmp_ln1238)> <Delay = 0.00>
ST_31 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i14 %shl_ln54_9" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 307 'zext' 'zext_ln54_10' <Predicate = (!leftRight_read & icmp_ln1236 & icmp_ln1238)> <Delay = 0.00>
ST_31 : Operation 308 [1/1] (0.78ns)   --->   "%sub_ln54_8 = sub i17 %zext_ln54_9, i17 %zext_ln54_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 308 'sub' 'sub_ln54_8' <Predicate = (!leftRight_read & icmp_ln1236 & icmp_ln1238)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln1238 = zext i31 %trunc_ln1238" [patchMaker.cpp:1238]   --->   Operation 309 'zext' 'zext_ln1238' <Predicate = (!leftRight_read & icmp_ln1236 & icmp_ln1238)> <Delay = 0.00>
ST_31 : Operation 310 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %trunc_ln1238, i2 0" [patchMaker.cpp:1238]   --->   Operation 310 'bitconcatenate' 'p_shl1' <Predicate = (!leftRight_read & icmp_ln1236 & icmp_ln1238)> <Delay = 0.00>
ST_31 : Operation 311 [1/1] (0.89ns)   --->   "%sub_ln1238 = sub i33 %p_shl1, i33 %zext_ln1238" [patchMaker.cpp:1238]   --->   Operation 311 'sub' 'sub_ln1238' <Predicate = (!leftRight_read & icmp_ln1236 & icmp_ln1238)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 312 [1/1] (0.38ns)   --->   "%br_ln1238 = br void" [patchMaker.cpp:1238]   --->   Operation 312 'br' 'br_ln1238' <Predicate = (!leftRight_read & icmp_ln1236 & icmp_ln1238)> <Delay = 0.38>
ST_31 : Operation 313 [1/1] (0.85ns)   --->   "%icmp_ln1190 = icmp_eq  i32 %start_index_0_lcssa9, i32 0" [patchMaker.cpp:1190]   --->   Operation 313 'icmp' 'icmp_ln1190' <Predicate = (leftRight_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 314 [1/1] (1.06ns)   --->   "%icmp_ln1190_1 = icmp_sgt  i64 %start_value_0_lcssa8, i64 10" [patchMaker.cpp:1190]   --->   Operation 314 'icmp' 'icmp_ln1190_1' <Predicate = (leftRight_read)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 315 [1/1] (0.88ns)   --->   "%add_ln1192 = add i32 %start_index_0_lcssa9, i32 4294967295" [patchMaker.cpp:1192]   --->   Operation 315 'add' 'add_ln1192' <Predicate = (leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node start_index_6)   --->   "%select_ln1190 = select i1 %icmp_ln1190_1, i32 %add_ln1192, i32 %start_index_0_lcssa9" [patchMaker.cpp:1190]   --->   Operation 316 'select' 'select_ln1190' <Predicate = (leftRight_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 317 [1/1] (0.22ns) (out node of the LUT)   --->   "%start_index_6 = select i1 %icmp_ln1190, i32 0, i32 %select_ln1190" [patchMaker.cpp:1190]   --->   Operation 317 'select' 'start_index_6' <Predicate = (leftRight_read)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 318 [1/1] (0.88ns)   --->   "%add_ln1195 = add i32 %start_index_6, i32 %original_ppl_read" [patchMaker.cpp:1195]   --->   Operation 318 'add' 'add_ln1195' <Predicate = (leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 319 [1/1] (0.88ns)   --->   "%add_ln1195_1 = add i32 %right_bound_0_lcssa, i32 1" [patchMaker.cpp:1195]   --->   Operation 319 'add' 'add_ln1195_1' <Predicate = (leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 320 [1/1] (0.85ns)   --->   "%icmp_ln1195 = icmp_sgt  i32 %add_ln1195, i32 %add_ln1195_1" [patchMaker.cpp:1195]   --->   Operation 320 'icmp' 'icmp_ln1195' <Predicate = (leftRight_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln1195 = br i1 %icmp_ln1195, void, void" [patchMaker.cpp:1195]   --->   Operation 321 'br' 'br_ln1195' <Predicate = (leftRight_read)> <Delay = 0.00>
ST_31 : Operation 322 [1/1] (0.85ns)   --->   "%icmp_ln1209 = icmp_sgt  i32 %original_ppl_read, i32 0" [patchMaker.cpp:1209]   --->   Operation 322 'icmp' 'icmp_ln1209' <Predicate = (leftRight_read & !icmp_ln1195)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 323 [1/1] (0.45ns)   --->   "%br_ln1209 = br i1 %icmp_ln1209, void %._crit_edge, void %.lr.ph14" [patchMaker.cpp:1209]   --->   Operation 323 'br' 'br_ln1209' <Predicate = (leftRight_read & !icmp_ln1195)> <Delay = 0.45>
ST_31 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1209 = sext i32 %start_index_6" [patchMaker.cpp:1209]   --->   Operation 324 'sext' 'sext_ln1209' <Predicate = (leftRight_read & !icmp_ln1195 & icmp_ln1209)> <Delay = 0.00>
ST_31 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln1209 = trunc i32 %original_ppl_read" [patchMaker.cpp:1209]   --->   Operation 325 'trunc' 'trunc_ln1209' <Predicate = (leftRight_read & !icmp_ln1195 & icmp_ln1209)> <Delay = 0.00>
ST_31 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln54_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 326 'bitconcatenate' 'shl_ln54_6' <Predicate = (leftRight_read & !icmp_ln1195 & icmp_ln1209)> <Delay = 0.00>
ST_31 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i16 %shl_ln54_6" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 327 'zext' 'zext_ln54_7' <Predicate = (leftRight_read & !icmp_ln1195 & icmp_ln1209)> <Delay = 0.00>
ST_31 : Operation 328 [1/1] (0.00ns)   --->   "%shl_ln54_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 328 'bitconcatenate' 'shl_ln54_7' <Predicate = (leftRight_read & !icmp_ln1195 & icmp_ln1209)> <Delay = 0.00>
ST_31 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i14 %shl_ln54_7" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 329 'zext' 'zext_ln54_8' <Predicate = (leftRight_read & !icmp_ln1195 & icmp_ln1209)> <Delay = 0.00>
ST_31 : Operation 330 [1/1] (0.78ns)   --->   "%sub_ln54_7 = sub i17 %zext_ln54_7, i17 %zext_ln54_8" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 330 'sub' 'sub_ln54_7' <Predicate = (leftRight_read & !icmp_ln1195 & icmp_ln1209)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1209 = zext i31 %trunc_ln1209" [patchMaker.cpp:1209]   --->   Operation 331 'zext' 'zext_ln1209' <Predicate = (leftRight_read & !icmp_ln1195 & icmp_ln1209)> <Delay = 0.00>
ST_31 : Operation 332 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %trunc_ln1209, i2 0" [patchMaker.cpp:1209]   --->   Operation 332 'bitconcatenate' 'p_shl6' <Predicate = (leftRight_read & !icmp_ln1195 & icmp_ln1209)> <Delay = 0.00>
ST_31 : Operation 333 [1/1] (0.89ns)   --->   "%sub_ln1209 = sub i33 %p_shl6, i33 %zext_ln1209" [patchMaker.cpp:1209]   --->   Operation 333 'sub' 'sub_ln1209' <Predicate = (leftRight_read & !icmp_ln1195 & icmp_ln1209)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 334 [1/1] (0.38ns)   --->   "%br_ln1209 = br void" [patchMaker.cpp:1209]   --->   Operation 334 'br' 'br_ln1209' <Predicate = (leftRight_read & !icmp_ln1195 & icmp_ln1209)> <Delay = 0.38>
ST_31 : Operation 335 [1/1] (0.88ns)   --->   "%j = sub i32 %add_ln1195_1, i32 %original_ppl_read" [patchMaker.cpp:1197]   --->   Operation 335 'sub' 'j' <Predicate = (leftRight_read & icmp_ln1195)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 336 [1/1] (0.85ns)   --->   "%icmp_ln1197 = icmp_sgt  i32 %j, i32 %right_bound_0_lcssa" [patchMaker.cpp:1197]   --->   Operation 336 'icmp' 'icmp_ln1197' <Predicate = (leftRight_read & icmp_ln1195)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 337 [1/1] (0.45ns)   --->   "%br_ln1197 = br i1 %icmp_ln1197, void %.lr.ph, void %._crit_edge" [patchMaker.cpp:1197]   --->   Operation 337 'br' 'br_ln1197' <Predicate = (leftRight_read & icmp_ln1195)> <Delay = 0.45>

State 32 <SV = 22> <Delay = 6.42>
ST_32 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1250_1 = sub i32 1, i32 %original_ppl_read" [patchMaker.cpp:1250]   --->   Operation 338 'sub' 'sub_ln1250_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_32 : Operation 339 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln1250 = add i32 %sub_ln1250_1, i32 %start_index_5" [patchMaker.cpp:1250]   --->   Operation 339 'add' 'add_ln1250' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_32 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1250 = sext i32 %add_ln1250" [patchMaker.cpp:1250]   --->   Operation 340 'sext' 'sext_ln1250' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1250_1 = sext i32 %add_ln1250" [patchMaker.cpp:1250]   --->   Operation 341 'sext' 'sext_ln1250_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln1250_2 = sext i32 %add_ln1250" [patchMaker.cpp:1250]   --->   Operation 342 'sext' 'sext_ln1250_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln1250_3 = sext i32 %start_index_5" [patchMaker.cpp:1250]   --->   Operation 343 'sext' 'sext_ln1250_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 344 [1/1] (0.88ns)   --->   "%add_ln1250_1 = add i33 %sext_ln1250_3, i33 1" [patchMaker.cpp:1250]   --->   Operation 344 'add' 'add_ln1250_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1250_4 = sext i33 %add_ln1250_1" [patchMaker.cpp:1250]   --->   Operation 345 'sext' 'sext_ln1250_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 346 [1/1] (0.89ns)   --->   "%sub_ln1250 = sub i34 %sext_ln1250_4, i34 %sext_ln1250_2" [patchMaker.cpp:1250]   --->   Operation 346 'sub' 'sub_ln1250' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 347 [1/1] (0.88ns)   --->   "%icmp_ln1250_1 = icmp_ne  i33 %add_ln1250_1, i33 %sext_ln1250_1" [patchMaker.cpp:1250]   --->   Operation 347 'icmp' 'icmp_ln1250_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 348 [1/1] (0.22ns)   --->   "%select_ln1250 = select i1 %icmp_ln1250_1, i34 %sub_ln1250, i34 1" [patchMaker.cpp:1250]   --->   Operation 348 'select' 'select_ln1250' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln54_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 349 'bitconcatenate' 'shl_ln54_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i16 %shl_ln54_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 350 'zext' 'zext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln54_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 351 'bitconcatenate' 'shl_ln54_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i14 %shl_ln54_11" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 352 'zext' 'zext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 353 [1/1] (0.78ns)   --->   "%sub_ln54_9 = sub i17 %zext_ln54_11, i17 %zext_ln54_12" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 353 'sub' 'sub_ln54_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1250_5 = sext i34 %select_ln1250" [patchMaker.cpp:1250]   --->   Operation 354 'sext' 'sext_ln1250_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln1250 = zext i64 %sext_ln1250_5" [patchMaker.cpp:1250]   --->   Operation 355 'zext' 'zext_ln1250' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 356 [1/1] (4.43ns)   --->   "%mul_ln1250 = mul i66 %zext_ln1250, i66 3" [patchMaker.cpp:1250]   --->   Operation 356 'mul' 'mul_ln1250' <Predicate = true> <Delay = 4.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 357 [1/1] (0.38ns)   --->   "%br_ln1250 = br void" [patchMaker.cpp:1250]   --->   Operation 357 'br' 'br_ln1250' <Predicate = true> <Delay = 0.38>

State 33 <SV = 23> <Delay = 3.44>
ST_33 : Operation 358 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i66 0, void %.lr.ph30, i66 %add_ln1250_3, void %.split50" [patchMaker.cpp:1250]   --->   Operation 358 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 359 [1/1] (0.00ns)   --->   "%temp_size_3 = phi i64 0, void %.lr.ph30, i64 %select_ln1250_1, void %.split50" [patchMaker.cpp:1250]   --->   Operation 359 'phi' 'temp_size_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 360 [1/1] (0.00ns)   --->   "%j_7 = phi i64 %sext_ln1250, void %.lr.ph30, i64 %select_ln1250_2, void %.split50" [patchMaker.cpp:1250]   --->   Operation 360 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 361 [1/1] (0.00ns)   --->   "%z_3 = phi i2 0, void %.lr.ph30, i2 %add_ln1252, void %.split50" [patchMaker.cpp:1252]   --->   Operation 361 'phi' 'z_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 362 [1/1] (1.15ns)   --->   "%add_ln1250_3 = add i66 %indvar_flatten23, i66 1" [patchMaker.cpp:1250]   --->   Operation 362 'add' 'add_ln1250_3' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_13)   --->   "%shl_ln54_17 = shl i64 %j_7, i64 5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 363 'shl' 'shl_ln54_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_13)   --->   "%shl_ln54_18 = shl i64 %j_7, i64 3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 364 'shl' 'shl_ln54_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 365 [1/1] (1.14ns) (out node of the LUT)   --->   "%sub_ln54_13 = sub i64 %shl_ln54_17, i64 %shl_ln54_18" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 365 'sub' 'sub_ln54_13' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 366 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 366 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 367 [1/1] (1.07ns)   --->   "%icmp_ln1250_2 = icmp_eq  i66 %indvar_flatten23, i66 %mul_ln1250" [patchMaker.cpp:1250]   --->   Operation 367 'icmp' 'icmp_ln1250_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln1250 = br i1 %icmp_ln1250_2, void %.split50, void %._crit_edge.loopexit202" [patchMaker.cpp:1250]   --->   Operation 368 'br' 'br_ln1250' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 369 [1/1] (1.14ns)   --->   "%add_ln1256 = add i64 %temp_size_3, i64 1" [patchMaker.cpp:1256]   --->   Operation 369 'add' 'add_ln1256' <Predicate = (!icmp_ln1250_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 370 [1/1] (1.14ns)   --->   "%add_ln1250_2 = add i64 %j_7, i64 1" [patchMaker.cpp:1250]   --->   Operation 370 'add' 'add_ln1250_2' <Predicate = (!icmp_ln1250_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 371 [1/1] (0.34ns)   --->   "%icmp_ln1252 = icmp_eq  i2 %z_3, i2 3" [patchMaker.cpp:1252]   --->   Operation 371 'icmp' 'icmp_ln1252' <Predicate = (!icmp_ln1250_2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 372 [1/1] (0.27ns)   --->   "%select_ln1186_2 = select i1 %icmp_ln1252, i2 0, i2 %z_3" [patchMaker.cpp:1186]   --->   Operation 372 'select' 'select_ln1186_2' <Predicate = (!icmp_ln1250_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_17)   --->   "%shl_ln54_21 = shl i64 %add_ln1250_2, i64 5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 373 'shl' 'shl_ln54_21' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_33 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_17)   --->   "%shl_ln54_22 = shl i64 %add_ln1250_2, i64 3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 374 'shl' 'shl_ln54_22' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_33 : Operation 375 [1/1] (1.14ns) (out node of the LUT)   --->   "%sub_ln54_17 = sub i64 %shl_ln54_21, i64 %shl_ln54_22" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 375 'sub' 'sub_ln54_17' <Predicate = (!icmp_ln1250_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_7)   --->   "%select_ln1186_3 = select i1 %icmp_ln1252, i64 %sub_ln54_17, i64 %sub_ln54_13" [patchMaker.cpp:1186]   --->   Operation 376 'select' 'select_ln1186_3' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 377 [1/1] (0.41ns)   --->   "%select_ln1250_1 = select i1 %icmp_ln1252, i64 %add_ln1256, i64 %temp_size_3" [patchMaker.cpp:1250]   --->   Operation 377 'select' 'select_ln1250_1' <Predicate = (!icmp_ln1250_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln1254 = trunc i64 %select_ln1250_1" [patchMaker.cpp:1254]   --->   Operation 378 'trunc' 'trunc_ln1254' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_33 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln1254_1 = trunc i64 %select_ln1250_1" [patchMaker.cpp:1254]   --->   Operation 379 'trunc' 'trunc_ln1254_1' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_33 : Operation 380 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1254_1, i2 0" [patchMaker.cpp:1254]   --->   Operation 380 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_33 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1254_1 = sub i10 %p_shl2_cast, i10 %trunc_ln1254" [patchMaker.cpp:1254]   --->   Operation 381 'sub' 'sub_ln1254_1' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 382 [1/1] (0.41ns)   --->   "%select_ln1250_2 = select i1 %icmp_ln1252, i64 %add_ln1250_2, i64 %j_7" [patchMaker.cpp:1250]   --->   Operation 382 'select' 'select_ln1250_2' <Predicate = (!icmp_ln1250_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln1254 = zext i2 %select_ln1186_2" [patchMaker.cpp:1254]   --->   Operation 383 'zext' 'zext_ln1254' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_33 : Operation 384 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1254_1 = add i10 %sub_ln1254_1, i10 %zext_ln1254" [patchMaker.cpp:1254]   --->   Operation 384 'add' 'add_ln1254_1' <Predicate = (!icmp_ln1250_2)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_33 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_7)   --->   "%tmp_47 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_9, i32 5, i32 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 385 'partselect' 'tmp_47' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_33 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_7)   --->   "%tmp5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_47, i2 %select_ln1186_2, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 386 'bitconcatenate' 'tmp5' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_33 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_7)   --->   "%sext_ln54_18 = sext i17 %tmp5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 387 'sext' 'sext_ln54_18' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_33 : Operation 388 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln54_7 = add i64 %sext_ln54_18, i64 %select_ln1186_3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 388 'add' 'add_ln54_7' <Predicate = (!icmp_ln1250_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 389 [1/1] (0.43ns)   --->   "%add_ln1252 = add i2 %select_ln1186_2, i2 1" [patchMaker.cpp:1252]   --->   Operation 389 'add' 'add_ln1252' <Predicate = (!icmp_ln1250_2)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 24> <Delay = 6.15>
ST_34 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1254_4 = zext i64 %add_ln54_7" [patchMaker.cpp:1254]   --->   Operation 390 'zext' 'zext_ln1254_4' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_34 : Operation 391 [1/1] (4.51ns)   --->   "%mul_ln1254 = mul i129 %zext_ln1254_4, i129 24595658764946068822" [patchMaker.cpp:1254]   --->   Operation 391 'mul' 'mul_ln1254' <Predicate = (!icmp_ln1250_2)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1254, i32 69, i32 128" [patchMaker.cpp:1254]   --->   Operation 392 'partselect' 'tmp_68' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_34 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln1254_5 = zext i60 %tmp_68" [patchMaker.cpp:1254]   --->   Operation 393 'zext' 'zext_ln1254_5' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_34 : Operation 394 [1/1] (0.00ns)   --->   "%GDarray_addr_7 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1254_5" [patchMaker.cpp:1254]   --->   Operation 394 'getelementptr' 'GDarray_addr_7' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_34 : Operation 395 [2/2] (1.64ns)   --->   "%GDarray_load_7 = load i11 %GDarray_addr_7" [patchMaker.cpp:1254]   --->   Operation 395 'load' 'GDarray_load_7' <Predicate = (!icmp_ln1250_2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_34 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1254, i32 69, i32 127" [patchMaker.cpp:1254]   --->   Operation 396 'partselect' 'tmp_55' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_34 : Operation 397 [1/1] (0.00ns)   --->   "%shl_ln1254_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_55, i5 0" [patchMaker.cpp:1254]   --->   Operation 397 'bitconcatenate' 'shl_ln1254_1' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_34 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln1254_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_68, i3 0" [patchMaker.cpp:1254]   --->   Operation 398 'bitconcatenate' 'shl_ln1254_2' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_34 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln1254_1 = zext i63 %shl_ln1254_2" [patchMaker.cpp:1254]   --->   Operation 399 'zext' 'zext_ln1254_1' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_34 : Operation 400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1254 = sub i64 %zext_ln1254_1, i64 %shl_ln1254_1" [patchMaker.cpp:1254]   --->   Operation 400 'sub' 'sub_ln1254' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_34 : Operation 401 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1254 = add i64 %sub_ln1254, i64 %add_ln54_7" [patchMaker.cpp:1254]   --->   Operation 401 'add' 'add_ln1254' <Predicate = (!icmp_ln1250_2)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 35 <SV = 25> <Delay = 4.03>
ST_35 : Operation 402 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1250_7_VITIS_LOOP_1252_8_str"   --->   Operation 402 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_35 : Operation 403 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 403 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_35 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln1254_3 = zext i10 %add_ln1254_1" [patchMaker.cpp:1254]   --->   Operation 404 'zext' 'zext_ln1254_3' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_35 : Operation 405 [1/1] (0.00ns)   --->   "%temp_addr_3 = getelementptr i64 %temp, i64 0, i64 %zext_ln1254_3" [patchMaker.cpp:1254]   --->   Operation 405 'getelementptr' 'temp_addr_3' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_35 : Operation 406 [1/1] (0.00ns)   --->   "%specloopname_ln1252 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [patchMaker.cpp:1252]   --->   Operation 406 'specloopname' 'specloopname_ln1252' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_35 : Operation 407 [1/2] (1.64ns)   --->   "%GDarray_load_7 = load i11 %GDarray_addr_7" [patchMaker.cpp:1254]   --->   Operation 407 'load' 'GDarray_load_7' <Predicate = (!icmp_ln1250_2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_35 : Operation 408 [1/1] (0.00ns)   --->   "%shl_ln8 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1254, i3 0" [patchMaker.cpp:1254]   --->   Operation 408 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_35 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln1254_2 = zext i67 %shl_ln8" [patchMaker.cpp:1254]   --->   Operation 409 'zext' 'zext_ln1254_2' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_35 : Operation 410 [1/1] (1.18ns)   --->   "%lshr_ln1254 = lshr i192 %GDarray_load_7, i192 %zext_ln1254_2" [patchMaker.cpp:1254]   --->   Operation 410 'lshr' 'lshr_ln1254' <Predicate = (!icmp_ln1250_2)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln1254_2 = trunc i192 %lshr_ln1254" [patchMaker.cpp:1254]   --->   Operation 411 'trunc' 'trunc_ln1254_2' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>
ST_35 : Operation 412 [1/1] (1.20ns)   --->   "%store_ln1254 = store i64 %trunc_ln1254_2, i10 %temp_addr_3" [patchMaker.cpp:1254]   --->   Operation 412 'store' 'store_ln1254' <Predicate = (!icmp_ln1250_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_35 : Operation 413 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 413 'br' 'br_ln0' <Predicate = (!icmp_ln1250_2)> <Delay = 0.00>

State 36 <SV = 24> <Delay = 2.65>
ST_36 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln1261_1 = trunc i34 %sub_ln1250" [patchMaker.cpp:1261]   --->   Operation 414 'trunc' 'trunc_ln1261_1' <Predicate = (!leftRight_read & !icmp_ln1236 & !icmp_ln1250)> <Delay = 0.00>
ST_36 : Operation 415 [1/1] (0.45ns)   --->   "%br_ln1261 = br void %._crit_edge" [patchMaker.cpp:1261]   --->   Operation 415 'br' 'br_ln1261' <Predicate = (!leftRight_read & !icmp_ln1236 & !icmp_ln1250)> <Delay = 0.45>
ST_36 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln1261 = trunc i34 %sub_ln1197" [patchMaker.cpp:1261]   --->   Operation 416 'trunc' 'trunc_ln1261' <Predicate = (leftRight_read & icmp_ln1195 & !icmp_ln1197)> <Delay = 0.00>
ST_36 : Operation 417 [1/1] (0.45ns)   --->   "%br_ln1261 = br void %._crit_edge" [patchMaker.cpp:1261]   --->   Operation 417 'br' 'br_ln1261' <Predicate = (leftRight_read & icmp_ln1195 & !icmp_ln1197)> <Delay = 0.45>
ST_36 : Operation 418 [1/1] (0.00ns)   --->   "%temp_size_4 = phi i32 %trunc_ln1261, void %._crit_edge.loopexit, i32 %trunc_ln1261_1, void %._crit_edge.loopexit202, i32 0, void, i32 0, void, i32 0, void, i32 0, void, i32 %original_ppl_read, void %._crit_edge.loopexit253, i32 %original_ppl_read, void %._crit_edge.loopexit254" [patchMaker.cpp:1261]   --->   Operation 418 'phi' 'temp_size_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 419 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %p_read" [patchMaker.cpp:5]   --->   Operation 419 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 420 [1/1] (0.00ns)   --->   "%tmp_103_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %trunc_ln5, i7 0" [patchMaker.cpp:5]   --->   Operation 420 'bitconcatenate' 'tmp_103_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln5_1 = trunc i32 %p_read" [patchMaker.cpp:5]   --->   Operation 421 'trunc' 'trunc_ln5_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_104_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln5_1, i4 0" [patchMaker.cpp:5]   --->   Operation 422 'bitconcatenate' 'tmp_104_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 423 [1/1] (0.72ns)   --->   "%add_ln5 = add i10 %tmp_103_cast, i10 %tmp_104_cast" [patchMaker.cpp:5]   --->   Operation 423 'add' 'add_ln5' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 424 [1/1] (0.72ns)   --->   "%add_ln5_1 = add i10 %add_ln5, i10 96" [patchMaker.cpp:5]   --->   Operation 424 'add' 'add_ln5_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i10 %add_ln5_1" [patchMaker.cpp:5]   --->   Operation 425 'zext' 'zext_ln5_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 426 [1/1] (0.00ns)   --->   "%init_patch_addr = getelementptr i64 %init_patch, i64 0, i64 %zext_ln5_1" [patchMaker.cpp:5]   --->   Operation 426 'getelementptr' 'init_patch_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln5 = sext i32 %temp_size_4" [patchMaker.cpp:5]   --->   Operation 427 'sext' 'sext_ln5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 428 [1/1] (1.20ns)   --->   "%store_ln5 = store i64 %sext_ln5, i10 %init_patch_addr" [patchMaker.cpp:5]   --->   Operation 428 'store' 'store_ln5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>

State 37 <SV = 22> <Delay = 2.78>
ST_37 : Operation 429 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i33 0, void %.lr.ph22, i33 %add_ln1238_1, void %.split44" [patchMaker.cpp:1238]   --->   Operation 429 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 430 [1/1] (0.00ns)   --->   "%temp_size_2 = phi i31 0, void %.lr.ph22, i31 %select_ln1238_1, void %.split44" [patchMaker.cpp:1238]   --->   Operation 430 'phi' 'temp_size_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 431 [1/1] (0.00ns)   --->   "%j_6 = phi i33 %sext_ln1238, void %.lr.ph22, i33 %select_ln1238_3, void %.split44" [patchMaker.cpp:1238]   --->   Operation 431 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 432 [1/1] (0.00ns)   --->   "%z_2 = phi i2 0, void %.lr.ph22, i2 %add_ln1240, void %.split44" [patchMaker.cpp:1240]   --->   Operation 432 'phi' 'z_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 433 [1/1] (0.89ns)   --->   "%add_ln1238_1 = add i33 %indvar_flatten15, i33 1" [patchMaker.cpp:1238]   --->   Operation 433 'add' 'add_ln1238_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 434 [1/1] (0.00ns)   --->   "%shl_ln54_15 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %j_6, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 434 'bitconcatenate' 'shl_ln54_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln54_11 = sext i38 %shl_ln54_15" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 435 'sext' 'sext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 436 [1/1] (0.00ns)   --->   "%shl_ln54_16 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %j_6, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 436 'bitconcatenate' 'shl_ln54_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln54_12 = sext i36 %shl_ln54_16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 437 'sext' 'sext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 438 [1/1] (0.94ns)   --->   "%sub_ln54_12 = sub i39 %sext_ln54_11, i39 %sext_ln54_12" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 438 'sub' 'sub_ln54_12' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 439 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 439 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 440 [1/1] (0.88ns)   --->   "%icmp_ln1238_1 = icmp_eq  i33 %indvar_flatten15, i33 %sub_ln1238" [patchMaker.cpp:1238]   --->   Operation 440 'icmp' 'icmp_ln1238_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 441 [1/1] (0.00ns)   --->   "%br_ln1238 = br i1 %icmp_ln1238_1, void %.split44, void %._crit_edge.loopexit253" [patchMaker.cpp:1238]   --->   Operation 441 'br' 'br_ln1238' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 442 [1/1] (0.87ns)   --->   "%add_ln1244 = add i31 %temp_size_2, i31 1" [patchMaker.cpp:1244]   --->   Operation 442 'add' 'add_ln1244' <Predicate = (!icmp_ln1238_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 443 [1/1] (0.89ns)   --->   "%add_ln1238 = add i33 %j_6, i33 1" [patchMaker.cpp:1238]   --->   Operation 443 'add' 'add_ln1238' <Predicate = (!icmp_ln1238_1)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 444 [1/1] (0.34ns)   --->   "%icmp_ln1240 = icmp_eq  i2 %z_2, i2 3" [patchMaker.cpp:1240]   --->   Operation 444 'icmp' 'icmp_ln1240' <Predicate = (!icmp_ln1238_1)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 445 [1/1] (0.27ns)   --->   "%select_ln1238 = select i1 %icmp_ln1240, i2 0, i2 %z_2" [patchMaker.cpp:1238]   --->   Operation 445 'select' 'select_ln1238' <Predicate = (!icmp_ln1238_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 446 [1/1] (0.25ns)   --->   "%select_ln1238_1 = select i1 %icmp_ln1240, i31 %add_ln1244, i31 %temp_size_2" [patchMaker.cpp:1238]   --->   Operation 446 'select' 'select_ln1238_1' <Predicate = (!icmp_ln1238_1)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln1242 = trunc i31 %select_ln1238_1" [patchMaker.cpp:1242]   --->   Operation 447 'trunc' 'trunc_ln1242' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_37 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln1242_1 = trunc i31 %select_ln1238_1" [patchMaker.cpp:1242]   --->   Operation 448 'trunc' 'trunc_ln1242_1' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_37 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_95_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1242_1, i2 0" [patchMaker.cpp:1242]   --->   Operation 449 'bitconcatenate' 'tmp_95_cast' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_37 : Operation 450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1242_1 = sub i10 %tmp_95_cast, i10 %trunc_ln1242" [patchMaker.cpp:1242]   --->   Operation 450 'sub' 'sub_ln1242_1' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_37 : Operation 451 [1/1] (0.00ns)   --->   "%shl_ln54_26_mid1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %add_ln1238, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 451 'bitconcatenate' 'shl_ln54_26_mid1' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_37 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln54_19 = sext i38 %shl_ln54_26_mid1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 452 'sext' 'sext_ln54_19' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_37 : Operation 453 [1/1] (0.00ns)   --->   "%shl_ln54_27_mid1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %add_ln1238, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 453 'bitconcatenate' 'shl_ln54_27_mid1' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_37 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln54_20 = sext i36 %shl_ln54_27_mid1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 454 'sext' 'sext_ln54_20' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_37 : Operation 455 [1/1] (0.94ns)   --->   "%sub_ln54_16 = sub i39 %sext_ln54_19, i39 %sext_ln54_20" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 455 'sub' 'sub_ln54_16' <Predicate = (!icmp_ln1238_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%select_ln1238_2 = select i1 %icmp_ln1240, i39 %sub_ln54_16, i39 %sub_ln54_12" [patchMaker.cpp:1238]   --->   Operation 456 'select' 'select_ln1238_2' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 457 [1/1] (0.22ns)   --->   "%select_ln1238_3 = select i1 %icmp_ln1240, i33 %add_ln1238, i33 %j_6" [patchMaker.cpp:1238]   --->   Operation 457 'select' 'select_ln1238_3' <Predicate = (!icmp_ln1238_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln1242 = zext i2 %select_ln1238" [patchMaker.cpp:1242]   --->   Operation 458 'zext' 'zext_ln1242' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_37 : Operation 459 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1242_1 = add i10 %sub_ln1242_1, i10 %zext_ln1242" [patchMaker.cpp:1242]   --->   Operation 459 'add' 'add_ln1242_1' <Predicate = (!icmp_ln1238_1)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_37 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%tmp_46 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_8, i32 5, i32 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 460 'partselect' 'tmp_46' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_37 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%tmp4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_46, i2 %select_ln1238, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 461 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_37 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_6)   --->   "%sext_ln54_17 = sext i17 %tmp4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 462 'sext' 'sext_ln54_17' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_37 : Operation 463 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln54_6 = add i39 %sext_ln54_17, i39 %select_ln1238_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 463 'add' 'add_ln54_6' <Predicate = (!icmp_ln1238_1)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 464 [1/1] (0.43ns)   --->   "%add_ln1240 = add i2 %select_ln1238, i2 1" [patchMaker.cpp:1240]   --->   Operation 464 'add' 'add_ln1240' <Predicate = (!icmp_ln1238_1)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 23> <Delay = 6.15>
ST_38 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1242 = sext i39 %add_ln54_6" [patchMaker.cpp:1242]   --->   Operation 465 'sext' 'sext_ln1242' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_38 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln1242_4 = zext i64 %sext_ln1242" [patchMaker.cpp:1242]   --->   Operation 466 'zext' 'zext_ln1242_4' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_38 : Operation 467 [1/1] (4.51ns)   --->   "%mul_ln1242 = mul i129 %zext_ln1242_4, i129 24595658764946068822" [patchMaker.cpp:1242]   --->   Operation 467 'mul' 'mul_ln1242' <Predicate = (!icmp_ln1238_1)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1242, i32 69, i32 128" [patchMaker.cpp:1242]   --->   Operation 468 'partselect' 'tmp_67' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_38 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln1242_5 = zext i60 %tmp_67" [patchMaker.cpp:1242]   --->   Operation 469 'zext' 'zext_ln1242_5' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_38 : Operation 470 [1/1] (0.00ns)   --->   "%GDarray_addr_6 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1242_5" [patchMaker.cpp:1242]   --->   Operation 470 'getelementptr' 'GDarray_addr_6' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_38 : Operation 471 [2/2] (1.64ns)   --->   "%GDarray_load_6 = load i11 %GDarray_addr_6" [patchMaker.cpp:1242]   --->   Operation 471 'load' 'GDarray_load_6' <Predicate = (!icmp_ln1238_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_38 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1242, i32 69, i32 127" [patchMaker.cpp:1242]   --->   Operation 472 'partselect' 'tmp_54' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_38 : Operation 473 [1/1] (0.00ns)   --->   "%shl_ln1242_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_54, i5 0" [patchMaker.cpp:1242]   --->   Operation 473 'bitconcatenate' 'shl_ln1242_1' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_38 : Operation 474 [1/1] (0.00ns)   --->   "%shl_ln1242_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_67, i3 0" [patchMaker.cpp:1242]   --->   Operation 474 'bitconcatenate' 'shl_ln1242_2' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_38 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln1242_1 = zext i63 %shl_ln1242_2" [patchMaker.cpp:1242]   --->   Operation 475 'zext' 'zext_ln1242_1' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_38 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1242 = sub i64 %zext_ln1242_1, i64 %shl_ln1242_1" [patchMaker.cpp:1242]   --->   Operation 476 'sub' 'sub_ln1242' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_38 : Operation 477 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1242 = add i64 %sub_ln1242, i64 %sext_ln1242" [patchMaker.cpp:1242]   --->   Operation 477 'add' 'add_ln1242' <Predicate = (!icmp_ln1238_1)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 39 <SV = 24> <Delay = 4.03>
ST_39 : Operation 478 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1238_5_VITIS_LOOP_1240_6_str"   --->   Operation 478 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_39 : Operation 479 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 479 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_39 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln1242_2 = zext i10 %add_ln1242_1" [patchMaker.cpp:1242]   --->   Operation 480 'zext' 'zext_ln1242_2' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_39 : Operation 481 [1/1] (0.00ns)   --->   "%temp_addr_2 = getelementptr i64 %temp, i64 0, i64 %zext_ln1242_2" [patchMaker.cpp:1242]   --->   Operation 481 'getelementptr' 'temp_addr_2' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_39 : Operation 482 [1/1] (0.00ns)   --->   "%specloopname_ln1240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [patchMaker.cpp:1240]   --->   Operation 482 'specloopname' 'specloopname_ln1240' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_39 : Operation 483 [1/2] (1.64ns)   --->   "%GDarray_load_6 = load i11 %GDarray_addr_6" [patchMaker.cpp:1242]   --->   Operation 483 'load' 'GDarray_load_6' <Predicate = (!icmp_ln1238_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_39 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln7 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1242, i3 0" [patchMaker.cpp:1242]   --->   Operation 484 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_39 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln1242_3 = zext i67 %shl_ln7" [patchMaker.cpp:1242]   --->   Operation 485 'zext' 'zext_ln1242_3' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_39 : Operation 486 [1/1] (1.18ns)   --->   "%lshr_ln1242 = lshr i192 %GDarray_load_6, i192 %zext_ln1242_3" [patchMaker.cpp:1242]   --->   Operation 486 'lshr' 'lshr_ln1242' <Predicate = (!icmp_ln1238_1)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln1242_2 = trunc i192 %lshr_ln1242" [patchMaker.cpp:1242]   --->   Operation 487 'trunc' 'trunc_ln1242_2' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>
ST_39 : Operation 488 [1/1] (1.20ns)   --->   "%store_ln1242 = store i64 %trunc_ln1242_2, i10 %temp_addr_2" [patchMaker.cpp:1242]   --->   Operation 488 'store' 'store_ln1242' <Predicate = (!icmp_ln1238_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_39 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 489 'br' 'br_ln0' <Predicate = (!icmp_ln1238_1)> <Delay = 0.00>

State 40 <SV = 23> <Delay = 0.45>
ST_40 : Operation 490 [1/1] (0.45ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 490 'br' 'br_ln0' <Predicate = true> <Delay = 0.45>

State 41 <SV = 22> <Delay = 2.78>
ST_41 : Operation 491 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i33 0, void %.lr.ph14, i33 %add_ln1209_1, void %.split38" [patchMaker.cpp:1209]   --->   Operation 491 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 492 [1/1] (0.00ns)   --->   "%temp_size_1 = phi i31 0, void %.lr.ph14, i31 %select_ln1209_1, void %.split38" [patchMaker.cpp:1209]   --->   Operation 492 'phi' 'temp_size_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 493 [1/1] (0.00ns)   --->   "%j_5 = phi i33 %sext_ln1209, void %.lr.ph14, i33 %select_ln1209_3, void %.split38" [patchMaker.cpp:1209]   --->   Operation 493 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 494 [1/1] (0.00ns)   --->   "%z_1 = phi i2 0, void %.lr.ph14, i2 %add_ln1211, void %.split38" [patchMaker.cpp:1211]   --->   Operation 494 'phi' 'z_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 495 [1/1] (0.89ns)   --->   "%add_ln1209_1 = add i33 %indvar_flatten7, i33 1" [patchMaker.cpp:1209]   --->   Operation 495 'add' 'add_ln1209_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln54_13 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %j_5, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 496 'bitconcatenate' 'shl_ln54_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln54_9 = sext i38 %shl_ln54_13" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 497 'sext' 'sext_ln54_9' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 498 [1/1] (0.00ns)   --->   "%shl_ln54_14 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %j_5, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 498 'bitconcatenate' 'shl_ln54_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln54_10 = sext i36 %shl_ln54_14" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 499 'sext' 'sext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 500 [1/1] (0.94ns)   --->   "%sub_ln54_11 = sub i39 %sext_ln54_9, i39 %sext_ln54_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 500 'sub' 'sub_ln54_11' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 501 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 501 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 502 [1/1] (0.88ns)   --->   "%icmp_ln1209_1 = icmp_eq  i33 %indvar_flatten7, i33 %sub_ln1209" [patchMaker.cpp:1209]   --->   Operation 502 'icmp' 'icmp_ln1209_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln1209 = br i1 %icmp_ln1209_1, void %.split38, void %._crit_edge.loopexit254" [patchMaker.cpp:1209]   --->   Operation 503 'br' 'br_ln1209' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 504 [1/1] (0.87ns)   --->   "%add_ln1215 = add i31 %temp_size_1, i31 1" [patchMaker.cpp:1215]   --->   Operation 504 'add' 'add_ln1215' <Predicate = (!icmp_ln1209_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 505 [1/1] (0.89ns)   --->   "%add_ln1209 = add i33 %j_5, i33 1" [patchMaker.cpp:1209]   --->   Operation 505 'add' 'add_ln1209' <Predicate = (!icmp_ln1209_1)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 506 [1/1] (0.34ns)   --->   "%icmp_ln1211 = icmp_eq  i2 %z_1, i2 3" [patchMaker.cpp:1211]   --->   Operation 506 'icmp' 'icmp_ln1211' <Predicate = (!icmp_ln1209_1)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 507 [1/1] (0.27ns)   --->   "%select_ln1209 = select i1 %icmp_ln1211, i2 0, i2 %z_1" [patchMaker.cpp:1209]   --->   Operation 507 'select' 'select_ln1209' <Predicate = (!icmp_ln1209_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 508 [1/1] (0.25ns)   --->   "%select_ln1209_1 = select i1 %icmp_ln1211, i31 %add_ln1215, i31 %temp_size_1" [patchMaker.cpp:1209]   --->   Operation 508 'select' 'select_ln1209_1' <Predicate = (!icmp_ln1209_1)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln1213 = trunc i31 %select_ln1209_1" [patchMaker.cpp:1213]   --->   Operation 509 'trunc' 'trunc_ln1213' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_41 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln1213_1 = trunc i31 %select_ln1209_1" [patchMaker.cpp:1213]   --->   Operation 510 'trunc' 'trunc_ln1213_1' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_41 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_92_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1213_1, i2 0" [patchMaker.cpp:1213]   --->   Operation 511 'bitconcatenate' 'tmp_92_cast' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_41 : Operation 512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1213_1 = sub i10 %tmp_92_cast, i10 %trunc_ln1213" [patchMaker.cpp:1213]   --->   Operation 512 'sub' 'sub_ln1213_1' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_41 : Operation 513 [1/1] (0.00ns)   --->   "%shl_ln54_24_mid1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %add_ln1209, i5 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 513 'bitconcatenate' 'shl_ln54_24_mid1' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_41 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln54_14 = sext i38 %shl_ln54_24_mid1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 514 'sext' 'sext_ln54_14' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_41 : Operation 515 [1/1] (0.00ns)   --->   "%shl_ln54_25_mid1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i33.i3, i33 %add_ln1209, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 515 'bitconcatenate' 'shl_ln54_25_mid1' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_41 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln54_15 = sext i36 %shl_ln54_25_mid1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 516 'sext' 'sext_ln54_15' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_41 : Operation 517 [1/1] (0.94ns)   --->   "%sub_ln54_15 = sub i39 %sext_ln54_14, i39 %sext_ln54_15" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 517 'sub' 'sub_ln54_15' <Predicate = (!icmp_ln1209_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_5)   --->   "%select_ln1209_2 = select i1 %icmp_ln1211, i39 %sub_ln54_15, i39 %sub_ln54_11" [patchMaker.cpp:1209]   --->   Operation 518 'select' 'select_ln1209_2' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 519 [1/1] (0.22ns)   --->   "%select_ln1209_3 = select i1 %icmp_ln1211, i33 %add_ln1209, i33 %j_5" [patchMaker.cpp:1209]   --->   Operation 519 'select' 'select_ln1209_3' <Predicate = (!icmp_ln1209_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln1213 = zext i2 %select_ln1209" [patchMaker.cpp:1213]   --->   Operation 520 'zext' 'zext_ln1213' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_41 : Operation 521 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1213_1 = add i10 %sub_ln1213_1, i10 %zext_ln1213" [patchMaker.cpp:1213]   --->   Operation 521 'add' 'add_ln1213_1' <Predicate = (!icmp_ln1209_1)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_41 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_5)   --->   "%tmp_45 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_7, i32 5, i32 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 522 'partselect' 'tmp_45' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_41 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_5)   --->   "%tmp3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_45, i2 %select_ln1209, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 523 'bitconcatenate' 'tmp3' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_41 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_5)   --->   "%sext_ln54_16 = sext i17 %tmp3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 524 'sext' 'sext_ln54_16' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_41 : Operation 525 [1/1] (0.95ns) (out node of the LUT)   --->   "%add_ln54_5 = add i39 %sext_ln54_16, i39 %select_ln1209_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 525 'add' 'add_ln54_5' <Predicate = (!icmp_ln1209_1)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 526 [1/1] (0.43ns)   --->   "%add_ln1211 = add i2 %select_ln1209, i2 1" [patchMaker.cpp:1211]   --->   Operation 526 'add' 'add_ln1211' <Predicate = (!icmp_ln1209_1)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 6.15>
ST_42 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln1213 = sext i39 %add_ln54_5" [patchMaker.cpp:1213]   --->   Operation 527 'sext' 'sext_ln1213' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_42 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln1213_4 = zext i64 %sext_ln1213" [patchMaker.cpp:1213]   --->   Operation 528 'zext' 'zext_ln1213_4' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_42 : Operation 529 [1/1] (4.51ns)   --->   "%mul_ln1213 = mul i129 %zext_ln1213_4, i129 24595658764946068822" [patchMaker.cpp:1213]   --->   Operation 529 'mul' 'mul_ln1213' <Predicate = (!icmp_ln1209_1)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1213, i32 69, i32 128" [patchMaker.cpp:1213]   --->   Operation 530 'partselect' 'tmp_66' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_42 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln1213_5 = zext i60 %tmp_66" [patchMaker.cpp:1213]   --->   Operation 531 'zext' 'zext_ln1213_5' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_42 : Operation 532 [1/1] (0.00ns)   --->   "%GDarray_addr_5 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1213_5" [patchMaker.cpp:1213]   --->   Operation 532 'getelementptr' 'GDarray_addr_5' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_42 : Operation 533 [2/2] (1.64ns)   --->   "%GDarray_load_5 = load i11 %GDarray_addr_5" [patchMaker.cpp:1213]   --->   Operation 533 'load' 'GDarray_load_5' <Predicate = (!icmp_ln1209_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_42 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1213, i32 69, i32 127" [patchMaker.cpp:1213]   --->   Operation 534 'partselect' 'tmp_53' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_42 : Operation 535 [1/1] (0.00ns)   --->   "%shl_ln1213_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_53, i5 0" [patchMaker.cpp:1213]   --->   Operation 535 'bitconcatenate' 'shl_ln1213_1' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_42 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln1213_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_66, i3 0" [patchMaker.cpp:1213]   --->   Operation 536 'bitconcatenate' 'shl_ln1213_2' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_42 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln1213_1 = zext i63 %shl_ln1213_2" [patchMaker.cpp:1213]   --->   Operation 537 'zext' 'zext_ln1213_1' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_42 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1213 = sub i64 %zext_ln1213_1, i64 %shl_ln1213_1" [patchMaker.cpp:1213]   --->   Operation 538 'sub' 'sub_ln1213' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_42 : Operation 539 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1213 = add i64 %sub_ln1213, i64 %sext_ln1213" [patchMaker.cpp:1213]   --->   Operation 539 'add' 'add_ln1213' <Predicate = (!icmp_ln1209_1)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 43 <SV = 24> <Delay = 4.03>
ST_43 : Operation 540 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1209_3_VITIS_LOOP_1211_4_str"   --->   Operation 540 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_43 : Operation 541 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 541 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_43 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln1213_2 = zext i10 %add_ln1213_1" [patchMaker.cpp:1213]   --->   Operation 542 'zext' 'zext_ln1213_2' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_43 : Operation 543 [1/1] (0.00ns)   --->   "%temp_addr_1 = getelementptr i64 %temp, i64 0, i64 %zext_ln1213_2" [patchMaker.cpp:1213]   --->   Operation 543 'getelementptr' 'temp_addr_1' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_43 : Operation 544 [1/1] (0.00ns)   --->   "%specloopname_ln1211 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [patchMaker.cpp:1211]   --->   Operation 544 'specloopname' 'specloopname_ln1211' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_43 : Operation 545 [1/2] (1.64ns)   --->   "%GDarray_load_5 = load i11 %GDarray_addr_5" [patchMaker.cpp:1213]   --->   Operation 545 'load' 'GDarray_load_5' <Predicate = (!icmp_ln1209_1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_43 : Operation 546 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1213, i3 0" [patchMaker.cpp:1213]   --->   Operation 546 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_43 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1213_3 = zext i67 %shl_ln6" [patchMaker.cpp:1213]   --->   Operation 547 'zext' 'zext_ln1213_3' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_43 : Operation 548 [1/1] (1.18ns)   --->   "%lshr_ln1213 = lshr i192 %GDarray_load_5, i192 %zext_ln1213_3" [patchMaker.cpp:1213]   --->   Operation 548 'lshr' 'lshr_ln1213' <Predicate = (!icmp_ln1209_1)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln1213_2 = trunc i192 %lshr_ln1213" [patchMaker.cpp:1213]   --->   Operation 549 'trunc' 'trunc_ln1213_2' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>
ST_43 : Operation 550 [1/1] (1.20ns)   --->   "%store_ln1213 = store i64 %trunc_ln1213_2, i10 %temp_addr_1" [patchMaker.cpp:1213]   --->   Operation 550 'store' 'store_ln1213' <Predicate = (!icmp_ln1209_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_43 : Operation 551 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 551 'br' 'br_ln0' <Predicate = (!icmp_ln1209_1)> <Delay = 0.00>

State 44 <SV = 23> <Delay = 0.45>
ST_44 : Operation 552 [1/1] (0.45ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 552 'br' 'br_ln0' <Predicate = true> <Delay = 0.45>

State 45 <SV = 22> <Delay = 6.42>
ST_45 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1197 = sext i32 %j" [patchMaker.cpp:1197]   --->   Operation 553 'sext' 'sext_ln1197' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln1197_1 = sext i32 %j" [patchMaker.cpp:1197]   --->   Operation 554 'sext' 'sext_ln1197_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln1197_2 = sext i32 %j" [patchMaker.cpp:1197]   --->   Operation 555 'sext' 'sext_ln1197_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln1197_3 = sext i32 %right_bound_0_lcssa" [patchMaker.cpp:1197]   --->   Operation 556 'sext' 'sext_ln1197_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 557 [1/1] (0.88ns)   --->   "%add_ln1197 = add i33 %sext_ln1197_3, i33 1" [patchMaker.cpp:1197]   --->   Operation 557 'add' 'add_ln1197' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln1197_4 = sext i33 %add_ln1197" [patchMaker.cpp:1197]   --->   Operation 558 'sext' 'sext_ln1197_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 559 [1/1] (0.89ns)   --->   "%sub_ln1197 = sub i34 %sext_ln1197_4, i34 %sext_ln1197_2" [patchMaker.cpp:1197]   --->   Operation 559 'sub' 'sub_ln1197' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 560 [1/1] (0.88ns)   --->   "%icmp_ln1197_1 = icmp_ne  i33 %add_ln1197, i33 %sext_ln1197_1" [patchMaker.cpp:1197]   --->   Operation 560 'icmp' 'icmp_ln1197_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 561 [1/1] (0.22ns)   --->   "%select_ln1197 = select i1 %icmp_ln1197_1, i34 %sub_ln1197, i34 1" [patchMaker.cpp:1197]   --->   Operation 561 'select' 'select_ln1197' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 562 [1/1] (0.00ns)   --->   "%shl_ln54_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i3.i13, i3 %i_read, i13 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 562 'bitconcatenate' 'shl_ln54_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 563 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i16 %shl_ln54_4" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 563 'zext' 'zext_ln54_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 564 [1/1] (0.00ns)   --->   "%shl_ln54_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %i_read, i11 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 564 'bitconcatenate' 'shl_ln54_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i14 %shl_ln54_5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 565 'zext' 'zext_ln54_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 566 [1/1] (0.78ns)   --->   "%sub_ln54_6 = sub i17 %zext_ln54_5, i17 %zext_ln54_6" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 566 'sub' 'sub_ln54_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln1197_5 = sext i34 %select_ln1197" [patchMaker.cpp:1197]   --->   Operation 567 'sext' 'sext_ln1197_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln1197 = zext i64 %sext_ln1197_5" [patchMaker.cpp:1197]   --->   Operation 568 'zext' 'zext_ln1197' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 569 [1/1] (4.43ns)   --->   "%mul_ln1197 = mul i66 %zext_ln1197, i66 3" [patchMaker.cpp:1197]   --->   Operation 569 'mul' 'mul_ln1197' <Predicate = true> <Delay = 4.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 570 [1/1] (0.38ns)   --->   "%br_ln1197 = br void" [patchMaker.cpp:1197]   --->   Operation 570 'br' 'br_ln1197' <Predicate = true> <Delay = 0.38>

State 46 <SV = 23> <Delay = 3.44>
ST_46 : Operation 571 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i66 0, void %.lr.ph, i66 %add_ln1197_2, void %.split33" [patchMaker.cpp:1197]   --->   Operation 571 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 572 [1/1] (0.00ns)   --->   "%temp_size = phi i64 0, void %.lr.ph, i64 %select_ln1197_1, void %.split33" [patchMaker.cpp:1197]   --->   Operation 572 'phi' 'temp_size' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 573 [1/1] (0.00ns)   --->   "%j_4 = phi i64 %sext_ln1197, void %.lr.ph, i64 %select_ln1197_2, void %.split33" [patchMaker.cpp:1197]   --->   Operation 573 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 574 [1/1] (0.00ns)   --->   "%z = phi i2 0, void %.lr.ph, i2 %add_ln1199, void %.split33" [patchMaker.cpp:1199]   --->   Operation 574 'phi' 'z' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 575 [1/1] (1.15ns)   --->   "%add_ln1197_2 = add i66 %indvar_flatten, i66 1" [patchMaker.cpp:1197]   --->   Operation 575 'add' 'add_ln1197_2' <Predicate = true> <Delay = 1.15> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_10)   --->   "%shl_ln54 = shl i64 %j_4, i64 5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 576 'shl' 'shl_ln54' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_10)   --->   "%shl_ln54_12 = shl i64 %j_4, i64 3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 577 'shl' 'shl_ln54_12' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 578 [1/1] (1.14ns) (out node of the LUT)   --->   "%sub_ln54_10 = sub i64 %shl_ln54, i64 %shl_ln54_12" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 578 'sub' 'sub_ln54_10' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 579 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 579 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 580 [1/1] (1.07ns)   --->   "%icmp_ln1197_2 = icmp_eq  i66 %indvar_flatten, i66 %mul_ln1197" [patchMaker.cpp:1197]   --->   Operation 580 'icmp' 'icmp_ln1197_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 581 [1/1] (0.00ns)   --->   "%br_ln1197 = br i1 %icmp_ln1197_2, void %.split33, void %._crit_edge.loopexit" [patchMaker.cpp:1197]   --->   Operation 581 'br' 'br_ln1197' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 582 [1/1] (1.14ns)   --->   "%add_ln1203 = add i64 %temp_size, i64 1" [patchMaker.cpp:1203]   --->   Operation 582 'add' 'add_ln1203' <Predicate = (!icmp_ln1197_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 583 [1/1] (1.14ns)   --->   "%add_ln1197_1 = add i64 %j_4, i64 1" [patchMaker.cpp:1197]   --->   Operation 583 'add' 'add_ln1197_1' <Predicate = (!icmp_ln1197_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 584 [1/1] (0.34ns)   --->   "%icmp_ln1199 = icmp_eq  i2 %z, i2 3" [patchMaker.cpp:1199]   --->   Operation 584 'icmp' 'icmp_ln1199' <Predicate = (!icmp_ln1197_2)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 585 [1/1] (0.27ns)   --->   "%select_ln1186 = select i1 %icmp_ln1199, i2 0, i2 %z" [patchMaker.cpp:1186]   --->   Operation 585 'select' 'select_ln1186' <Predicate = (!icmp_ln1197_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_14)   --->   "%shl_ln54_19 = shl i64 %add_ln1197_1, i64 5" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 586 'shl' 'shl_ln54_19' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_46 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node sub_ln54_14)   --->   "%shl_ln54_20 = shl i64 %add_ln1197_1, i64 3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 587 'shl' 'shl_ln54_20' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_46 : Operation 588 [1/1] (1.14ns) (out node of the LUT)   --->   "%sub_ln54_14 = sub i64 %shl_ln54_19, i64 %shl_ln54_20" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 588 'sub' 'sub_ln54_14' <Predicate = (!icmp_ln1197_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_4)   --->   "%select_ln1186_1 = select i1 %icmp_ln1199, i64 %sub_ln54_14, i64 %sub_ln54_10" [patchMaker.cpp:1186]   --->   Operation 589 'select' 'select_ln1186_1' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 590 [1/1] (0.41ns)   --->   "%select_ln1197_1 = select i1 %icmp_ln1199, i64 %add_ln1203, i64 %temp_size" [patchMaker.cpp:1197]   --->   Operation 590 'select' 'select_ln1197_1' <Predicate = (!icmp_ln1197_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln1201 = trunc i64 %select_ln1197_1" [patchMaker.cpp:1201]   --->   Operation 591 'trunc' 'trunc_ln1201' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_46 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln1201_1 = trunc i64 %select_ln1197_1" [patchMaker.cpp:1201]   --->   Operation 592 'trunc' 'trunc_ln1201_1' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_46 : Operation 593 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln1201_1, i2 0" [patchMaker.cpp:1201]   --->   Operation 593 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_46 : Operation 594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1201_1 = sub i10 %p_shl_cast, i10 %trunc_ln1201" [patchMaker.cpp:1201]   --->   Operation 594 'sub' 'sub_ln1201_1' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_46 : Operation 595 [1/1] (0.41ns)   --->   "%select_ln1197_2 = select i1 %icmp_ln1199, i64 %add_ln1197_1, i64 %j_4" [patchMaker.cpp:1197]   --->   Operation 595 'select' 'select_ln1197_2' <Predicate = (!icmp_ln1197_2)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln1201 = zext i2 %select_ln1186" [patchMaker.cpp:1201]   --->   Operation 596 'zext' 'zext_ln1201' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_46 : Operation 597 [1/1] (0.79ns) (root node of TernaryAdder)   --->   "%add_ln1201_1 = add i10 %sub_ln1201_1, i10 %zext_ln1201" [patchMaker.cpp:1201]   --->   Operation 597 'add' 'add_ln1201_1' <Predicate = (!icmp_ln1197_2)> <Delay = 0.79> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_46 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_4)   --->   "%tmp_44 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %sub_ln54_6, i32 5, i32 16" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 598 'partselect' 'tmp_44' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_46 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_4)   --->   "%tmp2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i2.i3, i12 %tmp_44, i2 %select_ln1186, i3 0" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 599 'bitconcatenate' 'tmp2' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_46 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node add_ln54_4)   --->   "%sext_ln54_13 = sext i17 %tmp2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 600 'sext' 'sext_ln54_13' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_46 : Operation 601 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln54_4 = add i64 %sext_ln54_13, i64 %select_ln1186_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54]   --->   Operation 601 'add' 'add_ln54_4' <Predicate = (!icmp_ln1197_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 602 [1/1] (0.43ns)   --->   "%add_ln1199 = add i2 %select_ln1186, i2 1" [patchMaker.cpp:1199]   --->   Operation 602 'add' 'add_ln1199' <Predicate = (!icmp_ln1197_2)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 24> <Delay = 6.15>
ST_47 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln1201_4 = zext i64 %add_ln54_4" [patchMaker.cpp:1201]   --->   Operation 603 'zext' 'zext_ln1201_4' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_47 : Operation 604 [1/1] (4.51ns)   --->   "%mul_ln1201 = mul i129 %zext_ln1201_4, i129 24595658764946068822" [patchMaker.cpp:1201]   --->   Operation 604 'mul' 'mul_ln1201' <Predicate = (!icmp_ln1197_2)> <Delay = 4.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln1201, i32 69, i32 128" [patchMaker.cpp:1201]   --->   Operation 605 'partselect' 'tmp_65' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_47 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln1201_5 = zext i60 %tmp_65" [patchMaker.cpp:1201]   --->   Operation 606 'zext' 'zext_ln1201_5' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_47 : Operation 607 [1/1] (0.00ns)   --->   "%GDarray_addr_4 = getelementptr i192 %GDarray, i64 0, i64 %zext_ln1201_5" [patchMaker.cpp:1201]   --->   Operation 607 'getelementptr' 'GDarray_addr_4' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_47 : Operation 608 [2/2] (1.64ns)   --->   "%GDarray_load_4 = load i11 %GDarray_addr_4" [patchMaker.cpp:1201]   --->   Operation 608 'load' 'GDarray_load_4' <Predicate = (!icmp_ln1197_2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_47 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i59 @_ssdm_op_PartSelect.i59.i129.i32.i32, i129 %mul_ln1201, i32 69, i32 127" [patchMaker.cpp:1201]   --->   Operation 609 'partselect' 'tmp_52' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_47 : Operation 610 [1/1] (0.00ns)   --->   "%shl_ln1201_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i59.i5, i59 %tmp_52, i5 0" [patchMaker.cpp:1201]   --->   Operation 610 'bitconcatenate' 'shl_ln1201_1' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_47 : Operation 611 [1/1] (0.00ns)   --->   "%shl_ln1201_2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i60.i3, i60 %tmp_65, i3 0" [patchMaker.cpp:1201]   --->   Operation 611 'bitconcatenate' 'shl_ln1201_2' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_47 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln1201_1 = zext i63 %shl_ln1201_2" [patchMaker.cpp:1201]   --->   Operation 612 'zext' 'zext_ln1201_1' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_47 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1201 = sub i64 %zext_ln1201_1, i64 %shl_ln1201_1" [patchMaker.cpp:1201]   --->   Operation 613 'sub' 'sub_ln1201' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_47 : Operation 614 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln1201 = add i64 %sub_ln1201, i64 %add_ln54_4" [patchMaker.cpp:1201]   --->   Operation 614 'add' 'add_ln1201' <Predicate = (!icmp_ln1197_2)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 48 <SV = 25> <Delay = 4.03>
ST_48 : Operation 615 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1197_1_VITIS_LOOP_1199_2_str"   --->   Operation 615 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_48 : Operation 616 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 616 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_48 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln1201_3 = zext i10 %add_ln1201_1" [patchMaker.cpp:1201]   --->   Operation 617 'zext' 'zext_ln1201_3' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_48 : Operation 618 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr i64 %temp, i64 0, i64 %zext_ln1201_3" [patchMaker.cpp:1201]   --->   Operation 618 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_48 : Operation 619 [1/1] (0.00ns)   --->   "%specloopname_ln1199 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [patchMaker.cpp:1199]   --->   Operation 619 'specloopname' 'specloopname_ln1199' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_48 : Operation 620 [1/2] (1.64ns)   --->   "%GDarray_load_4 = load i11 %GDarray_addr_4" [patchMaker.cpp:1201]   --->   Operation 620 'load' 'GDarray_load_4' <Predicate = (!icmp_ln1197_2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1280> <RAM>
ST_48 : Operation 621 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i67 @_ssdm_op_BitConcatenate.i67.i64.i3, i64 %add_ln1201, i3 0" [patchMaker.cpp:1201]   --->   Operation 621 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_48 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln1201_2 = zext i67 %shl_ln5" [patchMaker.cpp:1201]   --->   Operation 622 'zext' 'zext_ln1201_2' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_48 : Operation 623 [1/1] (1.18ns)   --->   "%lshr_ln1201 = lshr i192 %GDarray_load_4, i192 %zext_ln1201_2" [patchMaker.cpp:1201]   --->   Operation 623 'lshr' 'lshr_ln1201' <Predicate = (!icmp_ln1197_2)> <Delay = 1.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln1201_2 = trunc i192 %lshr_ln1201" [patchMaker.cpp:1201]   --->   Operation 624 'trunc' 'trunc_ln1201_2' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>
ST_48 : Operation 625 [1/1] (1.20ns)   --->   "%store_ln1201 = store i64 %trunc_ln1201_2, i10 %temp_addr" [patchMaker.cpp:1201]   --->   Operation 625 'store' 'store_ln1201' <Predicate = (!icmp_ln1197_2)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_48 : Operation 626 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 626 'br' 'br_ln0' <Predicate = (!icmp_ln1197_2)> <Delay = 0.00>

State 49 <SV = 25> <Delay = 1.92>
ST_49 : Operation 627 [1/1] (0.88ns)   --->   "%add_ln1261 = add i32 %p_read, i32 1" [patchMaker.cpp:1261]   --->   Operation 627 'add' 'add_ln1261' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 628 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %p_read, i4 0" [patchMaker.cpp:5]   --->   Operation 628 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i36 %tmp_57" [patchMaker.cpp:5]   --->   Operation 629 'zext' 'zext_ln5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 630 [1/1] (0.72ns)   --->   "%add_ln6 = add i10 %add_ln5, i10 99" [patchMaker.cpp:6]   --->   Operation 630 'add' 'add_ln6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 631 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i10 %add_ln6" [patchMaker.cpp:6]   --->   Operation 631 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 632 [1/1] (0.00ns)   --->   "%init_patch_addr_1 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln6" [patchMaker.cpp:6]   --->   Operation 632 'getelementptr' 'init_patch_addr_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 633 [1/1] (0.72ns)   --->   "%add_ln7 = add i10 %add_ln5, i10 102" [patchMaker.cpp:7]   --->   Operation 633 'add' 'add_ln7' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i10 %add_ln7" [patchMaker.cpp:7]   --->   Operation 634 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 635 [1/1] (0.00ns)   --->   "%init_patch_addr_2 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln7" [patchMaker.cpp:7]   --->   Operation 635 'getelementptr' 'init_patch_addr_2' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %p_read, i6 0" [patchMaker.cpp:17]   --->   Operation 636 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i38 %tmp_58" [patchMaker.cpp:17]   --->   Operation 637 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 638 [1/1] (0.94ns)   --->   "%sub_ln17 = sub i39 %zext_ln17, i39 %zext_ln5" [patchMaker.cpp:17]   --->   Operation 638 'sub' 'sub_ln17' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i39 %sub_ln17" [patchMaker.cpp:20]   --->   Operation 639 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 640 [1/1] (0.95ns)   --->   "%add_ln20 = add i40 %sext_ln20, i40 16" [patchMaker.cpp:20]   --->   Operation 640 'add' 'add_ln20' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 641 [1/1] (1.20ns)   --->   "%store_ln6 = store i64 9223372036854775807, i10 %init_patch_addr_1" [patchMaker.cpp:6]   --->   Operation 641 'store' 'store_ln6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_49 : Operation 642 [1/1] (1.20ns)   --->   "%store_ln7 = store i64 9223372036854775808, i10 %init_patch_addr_2" [patchMaker.cpp:7]   --->   Operation 642 'store' 'store_ln7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_49 : Operation 643 [1/1] (0.38ns)   --->   "%br_ln13 = br void" [patchMaker.cpp:13]   --->   Operation 643 'br' 'br_ln13' <Predicate = true> <Delay = 0.38>

State 50 <SV = 26> <Delay = 2.65>
ST_50 : Operation 644 [1/1] (0.00ns)   --->   "%i_10 = phi i10 %add_ln13, void %._crit_edge13, i10 0, void %._crit_edge" [patchMaker.cpp:13]   --->   Operation 644 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 645 [1/1] (0.72ns)   --->   "%add_ln13 = add i10 %i_10, i10 1" [patchMaker.cpp:13]   --->   Operation 645 'add' 'add_ln13' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 646 [1/1] (0.00ns)   --->   "%i_10_cast = zext i10 %i_10" [patchMaker.cpp:13]   --->   Operation 646 'zext' 'i_10_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 647 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 647 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 648 [1/1] (0.85ns)   --->   "%icmp_ln13 = icmp_eq  i32 %i_10_cast, i32 %temp_size_4" [patchMaker.cpp:13]   --->   Operation 648 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split29, void %_Z19initWedgeSuperPointRA3_A16_A3_lPS_i.exit.loopexit" [patchMaker.cpp:13]   --->   Operation 649 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i10 %i_10" [patchMaker.cpp:17]   --->   Operation 650 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17_1)   --->   "%shl_ln17 = shl i10 %i_10, i10 2" [patchMaker.cpp:17]   --->   Operation 651 'shl' 'shl_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 652 [1/1] (0.72ns) (out node of the LUT)   --->   "%sub_ln17_1 = sub i10 %shl_ln17, i10 %i_10" [patchMaker.cpp:17]   --->   Operation 652 'sub' 'sub_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i10 %sub_ln17_1" [patchMaker.cpp:17]   --->   Operation 653 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 654 [1/1] (0.00ns)   --->   "%temp_addr_4 = getelementptr i64 %temp, i64 0, i64 %zext_ln17_2" [patchMaker.cpp:17]   --->   Operation 654 'getelementptr' 'temp_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 655 [1/1] (0.72ns)   --->   "%add_ln17 = add i10 %sub_ln17_1, i10 1" [patchMaker.cpp:17]   --->   Operation 655 'add' 'add_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i10 %add_ln17" [patchMaker.cpp:17]   --->   Operation 656 'zext' 'zext_ln17_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 657 [1/1] (0.00ns)   --->   "%temp_addr_5 = getelementptr i64 %temp, i64 0, i64 %zext_ln17_3" [patchMaker.cpp:17]   --->   Operation 657 'getelementptr' 'temp_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 658 [1/1] (0.95ns)   --->   "%add_ln17_2 = add i40 %sext_ln20, i40 %zext_ln17_1" [patchMaker.cpp:17]   --->   Operation 658 'add' 'add_ln17_2' <Predicate = (!icmp_ln13)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i40 %add_ln17_2" [patchMaker.cpp:17]   --->   Operation 659 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i40 %add_ln17_2" [patchMaker.cpp:17]   --->   Operation 660 'trunc' 'trunc_ln17_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 661 [1/1] (0.00ns)   --->   "%p_shl3_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln17_1, i2 0" [patchMaker.cpp:17]   --->   Operation 661 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 662 [1/1] (0.72ns)   --->   "%sub_ln17_2 = sub i10 %p_shl3_cast, i10 %trunc_ln17" [patchMaker.cpp:17]   --->   Operation 662 'sub' 'sub_ln17_2' <Predicate = (!icmp_ln13)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 663 [1/1] (0.96ns)   --->   "%add_ln20_1 = add i40 %add_ln20, i40 %zext_ln17_1" [patchMaker.cpp:20]   --->   Operation 663 'add' 'add_ln20_1' <Predicate = (!icmp_ln13)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i40 %add_ln20_1" [patchMaker.cpp:20]   --->   Operation 664 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = trunc i40 %add_ln20_1" [patchMaker.cpp:20]   --->   Operation 665 'trunc' 'trunc_ln20_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 666 [1/1] (0.00ns)   --->   "%p_shl4_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln20_1, i2 0" [patchMaker.cpp:20]   --->   Operation 666 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_50 : Operation 667 [1/1] (0.72ns)   --->   "%sub_ln20 = sub i10 %p_shl4_cast, i10 %trunc_ln20" [patchMaker.cpp:20]   --->   Operation 667 'sub' 'sub_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 668 [2/2] (1.20ns)   --->   "%temp_load = load i10 %temp_addr_4" [patchMaker.cpp:17]   --->   Operation 668 'load' 'temp_load' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_50 : Operation 669 [2/2] (1.20ns)   --->   "%temp_load_1 = load i10 %temp_addr_5" [patchMaker.cpp:17]   --->   Operation 669 'load' 'temp_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_50 : Operation 670 [2/2] (1.20ns)   --->   "%init_patch_load = load i10 %init_patch_addr_1" [patchMaker.cpp:22]   --->   Operation 670 'load' 'init_patch_load' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_50 : Operation 671 [2/2] (1.20ns)   --->   "%init_patch_load_1 = load i10 %init_patch_addr_2" [patchMaker.cpp:24]   --->   Operation 671 'load' 'init_patch_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>

State 51 <SV = 27> <Delay = 2.40>
ST_51 : Operation 672 [1/1] (0.72ns)   --->   "%add_ln17_1 = add i10 %sub_ln17_1, i10 2" [patchMaker.cpp:17]   --->   Operation 672 'add' 'add_ln17_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i10 %add_ln17_1" [patchMaker.cpp:17]   --->   Operation 673 'zext' 'zext_ln17_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 674 [1/1] (0.00ns)   --->   "%temp_addr_6 = getelementptr i64 %temp, i64 0, i64 %zext_ln17_4" [patchMaker.cpp:17]   --->   Operation 674 'getelementptr' 'temp_addr_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i10 %sub_ln17_2" [patchMaker.cpp:17]   --->   Operation 675 'zext' 'zext_ln17_5' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 676 [1/1] (0.00ns)   --->   "%init_patch_addr_3 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln17_5" [patchMaker.cpp:17]   --->   Operation 676 'getelementptr' 'init_patch_addr_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 677 [1/1] (0.72ns)   --->   "%add_ln17_3 = add i10 %sub_ln17_2, i10 1" [patchMaker.cpp:17]   --->   Operation 677 'add' 'add_ln17_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i10 %add_ln17_3" [patchMaker.cpp:17]   --->   Operation 678 'zext' 'zext_ln17_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 679 [1/1] (0.00ns)   --->   "%init_patch_addr_4 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln17_6" [patchMaker.cpp:17]   --->   Operation 679 'getelementptr' 'init_patch_addr_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 680 [1/2] (1.20ns)   --->   "%temp_load = load i10 %temp_addr_4" [patchMaker.cpp:17]   --->   Operation 680 'load' 'temp_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_51 : Operation 681 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load, i10 %init_patch_addr_3" [patchMaker.cpp:17]   --->   Operation 681 'store' 'store_ln17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_51 : Operation 682 [1/2] (1.20ns)   --->   "%temp_load_1 = load i10 %temp_addr_5" [patchMaker.cpp:17]   --->   Operation 682 'load' 'temp_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_51 : Operation 683 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load_1, i10 %init_patch_addr_4" [patchMaker.cpp:17]   --->   Operation 683 'store' 'store_ln17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_51 : Operation 684 [2/2] (1.20ns)   --->   "%temp_load_2 = load i10 %temp_addr_6" [patchMaker.cpp:17]   --->   Operation 684 'load' 'temp_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_51 : Operation 685 [1/2] (1.20ns)   --->   "%init_patch_load = load i10 %init_patch_addr_1" [patchMaker.cpp:22]   --->   Operation 685 'load' 'init_patch_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_51 : Operation 686 [1/2] (1.20ns)   --->   "%init_patch_load_1 = load i10 %init_patch_addr_2" [patchMaker.cpp:24]   --->   Operation 686 'load' 'init_patch_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>

State 52 <SV = 28> <Delay = 2.40>
ST_52 : Operation 687 [1/1] (0.72ns)   --->   "%add_ln17_4 = add i10 %sub_ln17_2, i10 2" [patchMaker.cpp:17]   --->   Operation 687 'add' 'add_ln17_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i10 %add_ln17_4" [patchMaker.cpp:17]   --->   Operation 688 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 689 [1/1] (0.00ns)   --->   "%init_patch_addr_5 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln17_7" [patchMaker.cpp:17]   --->   Operation 689 'getelementptr' 'init_patch_addr_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i10 %sub_ln20" [patchMaker.cpp:20]   --->   Operation 690 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 691 [1/1] (0.00ns)   --->   "%init_patch_addr_6 = getelementptr i64 %init_patch, i64 0, i64 %zext_ln20" [patchMaker.cpp:20]   --->   Operation 691 'getelementptr' 'init_patch_addr_6' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 692 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [patchMaker.cpp:13]   --->   Operation 692 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 693 [1/2] (1.20ns)   --->   "%temp_load_2 = load i10 %temp_addr_6" [patchMaker.cpp:17]   --->   Operation 693 'load' 'temp_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 768> <RAM>
ST_52 : Operation 694 [1/1] (1.20ns)   --->   "%store_ln17 = store i64 %temp_load_2, i10 %init_patch_addr_5" [patchMaker.cpp:17]   --->   Operation 694 'store' 'store_ln17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_52 : Operation 695 [1/1] (1.20ns)   --->   "%store_ln20 = store i64 %temp_load_2, i10 %init_patch_addr_6" [patchMaker.cpp:20]   --->   Operation 695 'store' 'store_ln20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_52 : Operation 696 [1/1] (1.06ns)   --->   "%icmp_ln22 = icmp_slt  i64 %temp_load_2, i64 %init_patch_load" [patchMaker.cpp:22]   --->   Operation 696 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 697 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %._crit_edge12, void" [patchMaker.cpp:22]   --->   Operation 697 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 698 [1/1] (1.06ns)   --->   "%icmp_ln24 = icmp_sgt  i64 %temp_load_2, i64 %init_patch_load_1" [patchMaker.cpp:24]   --->   Operation 698 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 699 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %._crit_edge13, void" [patchMaker.cpp:24]   --->   Operation 699 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 53 <SV = 29> <Delay = 1.20>
ST_53 : Operation 700 [1/1] (1.20ns)   --->   "%store_ln23 = store i64 %temp_load_2, i10 %init_patch_addr_1" [patchMaker.cpp:23]   --->   Operation 700 'store' 'store_ln23' <Predicate = (!icmp_ln13 & icmp_ln22)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_53 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln23 = br void %._crit_edge12" [patchMaker.cpp:23]   --->   Operation 701 'br' 'br_ln23' <Predicate = (!icmp_ln13 & icmp_ln22)> <Delay = 0.00>
ST_53 : Operation 702 [1/1] (1.20ns)   --->   "%store_ln25 = store i64 %temp_load_2, i10 %init_patch_addr_2" [patchMaker.cpp:25]   --->   Operation 702 'store' 'store_ln25' <Predicate = (!icmp_ln13 & icmp_ln24)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 720> <RAM>
ST_53 : Operation 703 [1/1] (0.00ns)   --->   "%br_ln25 = br void %._crit_edge13" [patchMaker.cpp:25]   --->   Operation 703 'br' 'br_ln25' <Predicate = (!icmp_ln13 & icmp_ln24)> <Delay = 0.00>
ST_53 : Operation 704 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 704 'br' 'br_ln0' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 54 <SV = 27> <Delay = 0.00>
ST_54 : Operation 705 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %original_ppl_read" [patchMaker.cpp:1262]   --->   Operation 705 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 706 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %add_ln1261" [patchMaker.cpp:1262]   --->   Operation 706 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 707 [1/1] (0.00ns)   --->   "%ret_ln1262 = ret i64 %mrv_1" [patchMaker.cpp:1262]   --->   Operation 707 'ret' 'ret_ln1262' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	wire read on port 'i' [21]  (0 ns)
	'getelementptr' operation ('radii_addr', patchMaker.cpp:1132) [26]  (0 ns)
	'load' operation ('y', patchMaker.cpp:1132) on array 'radii' [27]  (0.699 ns)

 <State 2>: 1.94ns
The critical path consists of the following:
	'load' operation ('GDn_points_load', patchMaker.cpp:1132) on array 'GDn_points' [29]  (0.699 ns)
	'icmp' operation ('icmp_ln1136', patchMaker.cpp:1136) [30]  (0.859 ns)
	multiplexor before 'phi' operation ('row_list_size_0_lcssa', patchMaker.cpp:1132) with incoming values : ('GDn_points_load', patchMaker.cpp:1132) [82]  (0.387 ns)

 <State 3>: 1.85ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1136) with incoming values : ('add_ln1136', patchMaker.cpp:1136) [43]  (0 ns)
	'sub' operation ('sub_ln54_5', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [56]  (0.922 ns)
	'add' operation ('add_ln54', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [58]  (0.932 ns)

 <State 4>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1138', patchMaker.cpp:1138) [61]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr', patchMaker.cpp:1138) [64]  (0 ns)
	'load' operation ('GDarray_load', patchMaker.cpp:1138) on array 'GDarray' [65]  (1.65 ns)

 <State 5>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load', patchMaker.cpp:1138) on array 'GDarray' [65]  (1.65 ns)
	'lshr' operation ('lshr_ln1138', patchMaker.cpp:1138) [74]  (1.19 ns)
	'store' operation ('store_ln1138', patchMaker.cpp:1138) of variable 'trunc_ln1138', patchMaker.cpp:1138 on array 'row_list', patchMaker.cpp:1133 [77]  (1.2 ns)

 <State 6>: 5.5ns
The critical path consists of the following:
	'sub' operation ('sub_ln1142', patchMaker.cpp:1142) [83]  (1.15 ns)
	'sitofp' operation ('conv9', patchMaker.cpp:1142) [84]  (4.35 ns)

 <State 7>: 4.35ns
The critical path consists of the following:
	'sitofp' operation ('conv9', patchMaker.cpp:1142) [84]  (4.35 ns)

 <State 8>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1142) [88]  (7.07 ns)

 <State 9>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1142) [88]  (7.07 ns)

 <State 10>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1142) [88]  (7.07 ns)

 <State 11>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1142) [88]  (7.07 ns)

 <State 12>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1142) [88]  (7.07 ns)

 <State 13>: 7.07ns
The critical path consists of the following:
	'fdiv' operation ('div', patchMaker.cpp:1142) [88]  (7.07 ns)

 <State 14>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul', patchMaker.cpp:1142) [89]  (4.9 ns)

 <State 15>: 4.9ns
The critical path consists of the following:
	'fmul' operation ('mul', patchMaker.cpp:1142) [89]  (4.9 ns)

 <State 16>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('x', patchMaker.cpp:1142) [91]  (6.15 ns)

 <State 17>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('x', patchMaker.cpp:1142) [91]  (6.15 ns)

 <State 18>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('x', patchMaker.cpp:1142) [91]  (6.15 ns)

 <State 19>: 3.62ns
The critical path consists of the following:
	'sub' operation ('sub_ln1311') [101]  (0.705 ns)
	'select' operation ('ush') [103]  (0.303 ns)
	'shl' operation ('r.V') [107]  (0 ns)
	'select' operation ('val') [111]  (1.05 ns)
	'sub' operation ('result.V') [112]  (1.15 ns)
	'select' operation ('result.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [113]  (0.411 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1149) with incoming values : ('add_ln1147', patchMaker.cpp:1147) [120]  (0 ns)
	'getelementptr' operation ('row_list_addr_1', patchMaker.cpp:1149) [131]  (0 ns)
	'load' operation ('row_list_load', patchMaker.cpp:1149) on array 'row_list', patchMaker.cpp:1133 [132]  (1.2 ns)

 <State 21>: 7ns
The critical path consists of the following:
	'load' operation ('row_list_load', patchMaker.cpp:1149) on array 'row_list', patchMaker.cpp:1133 [132]  (1.2 ns)
	'sub' operation ('__x', patchMaker.cpp:1149) [133]  (1.15 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1149) [134]  (4.65 ns)

 <State 22>: 4.65ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1149) [134]  (4.65 ns)

 <State 23>: 6.66ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1149) [139]  (4.65 ns)
	'dcmp' operation ('tmp_39', patchMaker.cpp:1149) [155]  (2.01 ns)

 <State 24>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_39', patchMaker.cpp:1149) [155]  (2.01 ns)
	'and' operation ('and_ln1149_1', patchMaker.cpp:1149) [156]  (0.122 ns)
	'select' operation ('start_value', patchMaker.cpp:1149) [157]  (0.411 ns)

 <State 25>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('trapezoid_edges_addr', patchMaker.cpp:1132) [162]  (0 ns)
	'load' operation ('trapezoid_edges_load', patchMaker.cpp:1132) on array 'trapezoid_edges' [163]  (0.699 ns)

 <State 26>: 0.699ns
The critical path consists of the following:
	'load' operation ('trapezoid_edges_load', patchMaker.cpp:1132) on array 'trapezoid_edges' [163]  (0.699 ns)

 <State 27>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1163) with incoming values : ('add_ln1161', patchMaker.cpp:1161) [167]  (0 ns)
	'getelementptr' operation ('row_list_addr_2', patchMaker.cpp:1163) [180]  (0 ns)
	'load' operation ('row_list_load_1', patchMaker.cpp:1163) on array 'row_list', patchMaker.cpp:1133 [181]  (1.2 ns)

 <State 28>: 7ns
The critical path consists of the following:
	'load' operation ('row_list_load_1', patchMaker.cpp:1163) on array 'row_list', patchMaker.cpp:1133 [181]  (1.2 ns)
	'add' operation ('__x', patchMaker.cpp:1163) [182]  (1.15 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1163) [183]  (4.65 ns)

 <State 29>: 4.65ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:1163) [183]  (4.65 ns)

 <State 30>: 3.64ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510) [190]  (0.735 ns)
	'select' operation ('ush') [194]  (0.299 ns)
	'lshr' operation ('r.V') [197]  (0 ns)
	'select' operation ('val') [202]  (1.13 ns)
	'icmp' operation ('icmp_ln1163', patchMaker.cpp:1163) [203]  (1.06 ns)
	'select' operation ('lbVal', patchMaker.cpp:1163) [206]  (0.411 ns)

 <State 31>: 4.01ns
The critical path consists of the following:
	'add' operation ('add_ln1221', patchMaker.cpp:1221) [241]  (0.88 ns)
	'icmp' operation ('icmp_ln1221', patchMaker.cpp:1221) [242]  (0.859 ns)
	'select' operation ('start_index', patchMaker.cpp:1221) [246]  (0.227 ns)
	'sub' operation ('sub_ln1236', patchMaker.cpp:1236) [247]  (0 ns)
	'add' operation ('j', patchMaker.cpp:1236) [248]  (0.731 ns)
	'icmp' operation ('icmp_ln1250', patchMaker.cpp:1250) [252]  (0.859 ns)
	multiplexor before 'phi' operation ('temp_size', patchMaker.cpp:1261) with incoming values : ('original_ppl_read') ('trunc_ln1261_1', patchMaker.cpp:1261) ('trunc_ln1261', patchMaker.cpp:1261) [587]  (0.453 ns)

 <State 32>: 6.43ns
The critical path consists of the following:
	'add' operation ('add_ln1250_1', patchMaker.cpp:1250) [261]  (0.88 ns)
	'sub' operation ('sub_ln1250', patchMaker.cpp:1250) [263]  (0.89 ns)
	'select' operation ('select_ln1250', patchMaker.cpp:1250) [265]  (0.228 ns)
	'mul' operation ('mul_ln1250', patchMaker.cpp:1250) [273]  (4.43 ns)

 <State 33>: 3.44ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1250) with incoming values : ('sext_ln1250', patchMaker.cpp:1250) ('select_ln1250_2', patchMaker.cpp:1250) [278]  (0 ns)
	'add' operation ('add_ln1250_2', patchMaker.cpp:1250) [289]  (1.15 ns)
	'shl' operation ('shl_ln54_22', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [294]  (0 ns)
	'sub' operation ('sub_ln54_17', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [295]  (1.15 ns)
	'select' operation ('select_ln1186_3', patchMaker.cpp:1186) [296]  (0 ns)
	'add' operation ('add_ln54_7', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [312]  (1.15 ns)

 <State 34>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1254', patchMaker.cpp:1254) [314]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_7', patchMaker.cpp:1254) [317]  (0 ns)
	'load' operation ('GDarray_load_7', patchMaker.cpp:1254) on array 'GDarray' [318]  (1.65 ns)

 <State 35>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load_7', patchMaker.cpp:1254) on array 'GDarray' [318]  (1.65 ns)
	'lshr' operation ('lshr_ln1254', patchMaker.cpp:1254) [327]  (1.19 ns)
	'store' operation ('store_ln1254', patchMaker.cpp:1254) of variable 'trunc_ln1254_2', patchMaker.cpp:1254 on array 'temp' [329]  (1.2 ns)

 <State 36>: 2.65ns
The critical path consists of the following:
	'add' operation ('add_ln5', patchMaker.cpp:5) [595]  (0.725 ns)
	'add' operation ('add_ln5_1', patchMaker.cpp:5) [596]  (0.725 ns)
	'getelementptr' operation ('init_patch_addr', patchMaker.cpp:5) [598]  (0 ns)
	'store' operation ('store_ln5', patchMaker.cpp:5) of variable 'sext_ln5', patchMaker.cpp:5 on array 'init_patch' [611]  (1.2 ns)

 <State 37>: 2.79ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1238) with incoming values : ('sext_ln1238', patchMaker.cpp:1238) ('select_ln1238_3', patchMaker.cpp:1238) [353]  (0 ns)
	'add' operation ('add_ln1238', patchMaker.cpp:1238) [366]  (0.89 ns)
	'sub' operation ('sub_ln54_16', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [379]  (0.943 ns)
	'select' operation ('select_ln1238_2', patchMaker.cpp:1238) [380]  (0 ns)
	'add' operation ('add_ln54_6', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [391]  (0.954 ns)

 <State 38>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1242', patchMaker.cpp:1242) [394]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_6', patchMaker.cpp:1242) [397]  (0 ns)
	'load' operation ('GDarray_load_6', patchMaker.cpp:1242) on array 'GDarray' [398]  (1.65 ns)

 <State 39>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load_6', patchMaker.cpp:1242) on array 'GDarray' [398]  (1.65 ns)
	'lshr' operation ('lshr_ln1242', patchMaker.cpp:1242) [407]  (1.19 ns)
	'store' operation ('store_ln1242', patchMaker.cpp:1242) of variable 'trunc_ln1242_2', patchMaker.cpp:1242 on array 'temp' [409]  (1.2 ns)

 <State 40>: 0.453ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('temp_size', patchMaker.cpp:1261) with incoming values : ('original_ppl_read') ('trunc_ln1261_1', patchMaker.cpp:1261) ('trunc_ln1261', patchMaker.cpp:1261) [587]  (0.453 ns)

 <State 41>: 2.79ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1209) with incoming values : ('sext_ln1209', patchMaker.cpp:1209) ('select_ln1209_3', patchMaker.cpp:1209) [442]  (0 ns)
	'add' operation ('add_ln1209', patchMaker.cpp:1209) [455]  (0.89 ns)
	'sub' operation ('sub_ln54_15', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [468]  (0.943 ns)
	'select' operation ('select_ln1209_2', patchMaker.cpp:1209) [469]  (0 ns)
	'add' operation ('add_ln54_5', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [480]  (0.954 ns)

 <State 42>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1213', patchMaker.cpp:1213) [483]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_5', patchMaker.cpp:1213) [486]  (0 ns)
	'load' operation ('GDarray_load_5', patchMaker.cpp:1213) on array 'GDarray' [487]  (1.65 ns)

 <State 43>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load_5', patchMaker.cpp:1213) on array 'GDarray' [487]  (1.65 ns)
	'lshr' operation ('lshr_ln1213', patchMaker.cpp:1213) [496]  (1.19 ns)
	'store' operation ('store_ln1213', patchMaker.cpp:1213) of variable 'trunc_ln1213_2', patchMaker.cpp:1213 on array 'temp' [498]  (1.2 ns)

 <State 44>: 0.453ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('temp_size', patchMaker.cpp:1261) with incoming values : ('original_ppl_read') ('trunc_ln1261_1', patchMaker.cpp:1261) ('trunc_ln1261', patchMaker.cpp:1261) [587]  (0.453 ns)

 <State 45>: 6.43ns
The critical path consists of the following:
	'add' operation ('add_ln1197', patchMaker.cpp:1197) [512]  (0.88 ns)
	'sub' operation ('sub_ln1197', patchMaker.cpp:1197) [514]  (0.89 ns)
	'select' operation ('select_ln1197', patchMaker.cpp:1197) [516]  (0.228 ns)
	'mul' operation ('mul_ln1197', patchMaker.cpp:1197) [524]  (4.43 ns)

 <State 46>: 3.44ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1197) with incoming values : ('sext_ln1197', patchMaker.cpp:1197) ('select_ln1197_2', patchMaker.cpp:1197) [529]  (0 ns)
	'add' operation ('add_ln1197_1', patchMaker.cpp:1197) [540]  (1.15 ns)
	'shl' operation ('shl_ln54_19', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [544]  (0 ns)
	'sub' operation ('sub_ln54_14', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [546]  (1.15 ns)
	'select' operation ('select_ln1186_1', patchMaker.cpp:1186) [547]  (0 ns)
	'add' operation ('add_ln54_4', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\array:54) [563]  (1.15 ns)

 <State 47>: 6.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1201', patchMaker.cpp:1201) [565]  (4.51 ns)
	'getelementptr' operation ('GDarray_addr_4', patchMaker.cpp:1201) [568]  (0 ns)
	'load' operation ('GDarray_load_4', patchMaker.cpp:1201) on array 'GDarray' [569]  (1.65 ns)

 <State 48>: 4.03ns
The critical path consists of the following:
	'load' operation ('GDarray_load_4', patchMaker.cpp:1201) on array 'GDarray' [569]  (1.65 ns)
	'lshr' operation ('lshr_ln1201', patchMaker.cpp:1201) [578]  (1.19 ns)
	'store' operation ('store_ln1201', patchMaker.cpp:1201) of variable 'trunc_ln1201_2', patchMaker.cpp:1201 on array 'temp' [580]  (1.2 ns)

 <State 49>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln6', patchMaker.cpp:6) [599]  (0.725 ns)
	'getelementptr' operation ('init_patch_addr_1', patchMaker.cpp:6) [601]  (0 ns)
	'store' operation ('store_ln6', patchMaker.cpp:6) of constant 9223372036854775807 on array 'init_patch' [612]  (1.2 ns)

 <State 50>: 2.65ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:13) with incoming values : ('add_ln13', patchMaker.cpp:13) [616]  (0 ns)
	'sub' operation ('sub_ln17_1', patchMaker.cpp:17) [625]  (0.725 ns)
	'add' operation ('add_ln17', patchMaker.cpp:17) [628]  (0.725 ns)
	'getelementptr' operation ('temp_addr_5', patchMaker.cpp:17) [630]  (0 ns)
	'load' operation ('temp_load_1', patchMaker.cpp:17) on array 'temp' [657]  (1.2 ns)

 <State 51>: 2.4ns
The critical path consists of the following:
	'load' operation ('temp_load', patchMaker.cpp:17) on array 'temp' [655]  (1.2 ns)
	'store' operation ('store_ln17', patchMaker.cpp:17) of variable 'temp_load', patchMaker.cpp:17 on array 'init_patch' [656]  (1.2 ns)

 <State 52>: 2.4ns
The critical path consists of the following:
	'load' operation ('temp_load_2', patchMaker.cpp:17) on array 'temp' [659]  (1.2 ns)
	'store' operation ('store_ln17', patchMaker.cpp:17) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' [660]  (1.2 ns)

 <State 53>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln25', patchMaker.cpp:25) of variable 'temp_load_2', patchMaker.cpp:17 on array 'init_patch' [673]  (1.2 ns)

 <State 54>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
