$date
	Sun Oct  4 08:52:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Z $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
x#
0"
x!
$end
#500
0!
0$
1"
#1000
0"
#1500
1"
1#
#2000
0"
#2500
1"
0#
#3000
0"
#3500
1"
1#
#4000
0"
#4500
1"
0#
#5000
0"
#5500
1!
1"
1#
#6000
0"
#6500
0!
1"
#7000
0"
#7500
1"
1$
#8000
0"
#8500
1"
#9000
0"
#9500
1"
0#
#10000
0"
#10500
1"
1#
#11000
0"
#11500
1"
0#
#12000
0"
#12500
1!
1"
1#
#13000
0"
#13500
0!
1"
#14000
0"
#14500
1"
#15000
0"
