
src-gen/Main/build/Main.elf:     file format elf32-littlearm


Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20020000 	andcs	r0, r2, r0
 8000004:	080039ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp}
 8000008:	08001709 	stmdaeq	r0, {r0, r3, r8, r9, sl, ip}
 800000c:	0800170b 	stmdaeq	r0, {r0, r1, r3, r8, r9, sl, ip}
 8000010:	0800170d 	stmdaeq	r0, {r0, r2, r3, r8, r9, sl, ip}
 8000014:	0800170f 	stmdaeq	r0, {r0, r1, r2, r3, r8, r9, sl, ip}
 8000018:	08001711 	stmdaeq	r0, {r0, r4, r8, r9, sl, ip}
	...
 800002c:	08001713 	stmdaeq	r0, {r0, r1, r4, r8, r9, sl, ip}
 8000030:	08001715 	stmdaeq	r0, {r0, r2, r4, r8, r9, sl, ip}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08001717 	stmdaeq	r0, {r0, r1, r2, r4, r8, r9, sl, ip}
 800003c:	08001719 	stmdaeq	r0, {r0, r3, r4, r8, r9, sl, ip}
 8000040:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000044:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000048:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 800004c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000050:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000054:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000058:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 800005c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000060:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000064:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000068:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 800006c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000070:	08001761 	stmdaeq	r0, {r0, r5, r6, r8, r9, sl, ip}
 8000074:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000078:	08001771 	stmdaeq	r0, {r0, r4, r5, r6, r8, r9, sl, ip}
 800007c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000080:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000084:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000088:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 800008c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000090:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000094:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000098:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 800009c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000a0:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000a4:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000a8:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000ac:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000b0:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000b4:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000b8:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000bc:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000c0:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000c4:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000c8:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000cc:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000d0:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000d4:	08001781 	stmdaeq	r0, {r0, r7, r8, r9, sl, ip}
 80000d8:	08001721 	stmdaeq	r0, {r0, r5, r8, r9, sl, ip}
 80000dc:	08001731 	stmdaeq	r0, {r0, r4, r5, r8, r9, sl, ip}
 80000e0:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000e4:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000e8:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000ec:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000f0:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000f4:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000f8:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80000fc:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000100:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000104:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000108:	0800c8b5 	stmdaeq	r0, {r0, r2, r4, r5, r7, fp, lr, pc}
 800010c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000110:	08001741 	stmdaeq	r0, {r0, r6, r8, r9, sl, ip}
 8000114:	08001751 	stmdaeq	r0, {r0, r4, r6, r8, r9, sl, ip}
 8000118:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 800011c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000120:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000124:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000128:	08001791 	stmdaeq	r0, {r0, r4, r7, r8, r9, sl, ip}
 800012c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000130:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
	...
 800013c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000140:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000144:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000148:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 800014c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000150:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000154:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000158:	080017a1 	stmdaeq	r0, {r0, r5, r7, r8, r9, sl, ip}
 800015c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000160:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000164:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000168:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 800016c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000170:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000174:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 8000178:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
	...
 8000184:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
	...
 8000190:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
	...
 800019c:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
	...
 80001ac:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80001b0:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80001b4:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80001b8:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80001bc:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}
 80001c0:	08003a3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp}

Disassembly of section .text:

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	@ 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__gedf2>:
 8000548:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800054c:	e006      	b.n	800055c <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__ledf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	e002      	b.n	800055c <__cmpdf2+0x4>
 8000556:	bf00      	nop

08000558 <__cmpdf2>:
 8000558:	f04f 0c01 	mov.w	ip, #1
 800055c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000560:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000564:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000568:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800056c:	bf18      	it	ne
 800056e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000572:	d01b      	beq.n	80005ac <__cmpdf2+0x54>
 8000574:	b001      	add	sp, #4
 8000576:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800057a:	bf0c      	ite	eq
 800057c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000580:	ea91 0f03 	teqne	r1, r3
 8000584:	bf02      	ittt	eq
 8000586:	ea90 0f02 	teqeq	r0, r2
 800058a:	2000      	moveq	r0, #0
 800058c:	4770      	bxeq	lr
 800058e:	f110 0f00 	cmn.w	r0, #0
 8000592:	ea91 0f03 	teq	r1, r3
 8000596:	bf58      	it	pl
 8000598:	4299      	cmppl	r1, r3
 800059a:	bf08      	it	eq
 800059c:	4290      	cmpeq	r0, r2
 800059e:	bf2c      	ite	cs
 80005a0:	17d8      	asrcs	r0, r3, #31
 80005a2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80005a6:	f040 0001 	orr.w	r0, r0, #1
 80005aa:	4770      	bx	lr
 80005ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005b4:	d102      	bne.n	80005bc <__cmpdf2+0x64>
 80005b6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005ba:	d107      	bne.n	80005cc <__cmpdf2+0x74>
 80005bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005c4:	d1d6      	bne.n	8000574 <__cmpdf2+0x1c>
 80005c6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005ca:	d0d3      	beq.n	8000574 <__cmpdf2+0x1c>
 80005cc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <__aeabi_cdrcmple>:
 80005d4:	4684      	mov	ip, r0
 80005d6:	4610      	mov	r0, r2
 80005d8:	4662      	mov	r2, ip
 80005da:	468c      	mov	ip, r1
 80005dc:	4619      	mov	r1, r3
 80005de:	4663      	mov	r3, ip
 80005e0:	e000      	b.n	80005e4 <__aeabi_cdcmpeq>
 80005e2:	bf00      	nop

080005e4 <__aeabi_cdcmpeq>:
 80005e4:	b501      	push	{r0, lr}
 80005e6:	f7ff ffb7 	bl	8000558 <__cmpdf2>
 80005ea:	2800      	cmp	r0, #0
 80005ec:	bf48      	it	mi
 80005ee:	f110 0f00 	cmnmi.w	r0, #0
 80005f2:	bd01      	pop	{r0, pc}

080005f4 <__aeabi_dcmpeq>:
 80005f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f8:	f7ff fff4 	bl	80005e4 <__aeabi_cdcmpeq>
 80005fc:	bf0c      	ite	eq
 80005fe:	2001      	moveq	r0, #1
 8000600:	2000      	movne	r0, #0
 8000602:	f85d fb08 	ldr.w	pc, [sp], #8
 8000606:	bf00      	nop

08000608 <__aeabi_dcmplt>:
 8000608:	f84d ed08 	str.w	lr, [sp, #-8]!
 800060c:	f7ff ffea 	bl	80005e4 <__aeabi_cdcmpeq>
 8000610:	bf34      	ite	cc
 8000612:	2001      	movcc	r0, #1
 8000614:	2000      	movcs	r0, #0
 8000616:	f85d fb08 	ldr.w	pc, [sp], #8
 800061a:	bf00      	nop

0800061c <__aeabi_dcmple>:
 800061c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000620:	f7ff ffe0 	bl	80005e4 <__aeabi_cdcmpeq>
 8000624:	bf94      	ite	ls
 8000626:	2001      	movls	r0, #1
 8000628:	2000      	movhi	r0, #0
 800062a:	f85d fb08 	ldr.w	pc, [sp], #8
 800062e:	bf00      	nop

08000630 <__aeabi_dcmpge>:
 8000630:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000634:	f7ff ffce 	bl	80005d4 <__aeabi_cdrcmple>
 8000638:	bf94      	ite	ls
 800063a:	2001      	movls	r0, #1
 800063c:	2000      	movhi	r0, #0
 800063e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000642:	bf00      	nop

08000644 <__aeabi_dcmpgt>:
 8000644:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000648:	f7ff ffc4 	bl	80005d4 <__aeabi_cdrcmple>
 800064c:	bf34      	ite	cc
 800064e:	2001      	movcc	r0, #1
 8000650:	2000      	movcs	r0, #0
 8000652:	f85d fb08 	ldr.w	pc, [sp], #8
 8000656:	bf00      	nop

08000658 <__aeabi_frsub>:
 8000658:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 800065c:	e002      	b.n	8000664 <__addsf3>
 800065e:	bf00      	nop

08000660 <__aeabi_fsub>:
 8000660:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000664 <__addsf3>:
 8000664:	0042      	lsls	r2, r0, #1
 8000666:	bf1f      	itttt	ne
 8000668:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800066c:	ea92 0f03 	teqne	r2, r3
 8000670:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000674:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000678:	d06a      	beq.n	8000750 <__addsf3+0xec>
 800067a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800067e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000682:	bfc1      	itttt	gt
 8000684:	18d2      	addgt	r2, r2, r3
 8000686:	4041      	eorgt	r1, r0
 8000688:	4048      	eorgt	r0, r1
 800068a:	4041      	eorgt	r1, r0
 800068c:	bfb8      	it	lt
 800068e:	425b      	neglt	r3, r3
 8000690:	2b19      	cmp	r3, #25
 8000692:	bf88      	it	hi
 8000694:	4770      	bxhi	lr
 8000696:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800069a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800069e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80006a2:	bf18      	it	ne
 80006a4:	4240      	negne	r0, r0
 80006a6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80006aa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80006ae:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80006b2:	bf18      	it	ne
 80006b4:	4249      	negne	r1, r1
 80006b6:	ea92 0f03 	teq	r2, r3
 80006ba:	d03f      	beq.n	800073c <__addsf3+0xd8>
 80006bc:	f1a2 0201 	sub.w	r2, r2, #1
 80006c0:	fa41 fc03 	asr.w	ip, r1, r3
 80006c4:	eb10 000c 	adds.w	r0, r0, ip
 80006c8:	f1c3 0320 	rsb	r3, r3, #32
 80006cc:	fa01 f103 	lsl.w	r1, r1, r3
 80006d0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80006d4:	d502      	bpl.n	80006dc <__addsf3+0x78>
 80006d6:	4249      	negs	r1, r1
 80006d8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006dc:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80006e0:	d313      	bcc.n	800070a <__addsf3+0xa6>
 80006e2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80006e6:	d306      	bcc.n	80006f6 <__addsf3+0x92>
 80006e8:	0840      	lsrs	r0, r0, #1
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	f102 0201 	add.w	r2, r2, #1
 80006f2:	2afe      	cmp	r2, #254	@ 0xfe
 80006f4:	d251      	bcs.n	800079a <__addsf3+0x136>
 80006f6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80006fa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80006fe:	bf08      	it	eq
 8000700:	f020 0001 	biceq.w	r0, r0, #1
 8000704:	ea40 0003 	orr.w	r0, r0, r3
 8000708:	4770      	bx	lr
 800070a:	0049      	lsls	r1, r1, #1
 800070c:	eb40 0000 	adc.w	r0, r0, r0
 8000710:	3a01      	subs	r2, #1
 8000712:	bf28      	it	cs
 8000714:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000718:	d2ed      	bcs.n	80006f6 <__addsf3+0x92>
 800071a:	fab0 fc80 	clz	ip, r0
 800071e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000722:	ebb2 020c 	subs.w	r2, r2, ip
 8000726:	fa00 f00c 	lsl.w	r0, r0, ip
 800072a:	bfaa      	itet	ge
 800072c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000730:	4252      	neglt	r2, r2
 8000732:	4318      	orrge	r0, r3
 8000734:	bfbc      	itt	lt
 8000736:	40d0      	lsrlt	r0, r2
 8000738:	4318      	orrlt	r0, r3
 800073a:	4770      	bx	lr
 800073c:	f092 0f00 	teq	r2, #0
 8000740:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000744:	bf06      	itte	eq
 8000746:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800074a:	3201      	addeq	r2, #1
 800074c:	3b01      	subne	r3, #1
 800074e:	e7b5      	b.n	80006bc <__addsf3+0x58>
 8000750:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000754:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000758:	bf18      	it	ne
 800075a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800075e:	d021      	beq.n	80007a4 <__addsf3+0x140>
 8000760:	ea92 0f03 	teq	r2, r3
 8000764:	d004      	beq.n	8000770 <__addsf3+0x10c>
 8000766:	f092 0f00 	teq	r2, #0
 800076a:	bf08      	it	eq
 800076c:	4608      	moveq	r0, r1
 800076e:	4770      	bx	lr
 8000770:	ea90 0f01 	teq	r0, r1
 8000774:	bf1c      	itt	ne
 8000776:	2000      	movne	r0, #0
 8000778:	4770      	bxne	lr
 800077a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 800077e:	d104      	bne.n	800078a <__addsf3+0x126>
 8000780:	0040      	lsls	r0, r0, #1
 8000782:	bf28      	it	cs
 8000784:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000788:	4770      	bx	lr
 800078a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 800078e:	bf3c      	itt	cc
 8000790:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000794:	4770      	bxcc	lr
 8000796:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800079a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 800079e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007a2:	4770      	bx	lr
 80007a4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007a8:	bf16      	itet	ne
 80007aa:	4608      	movne	r0, r1
 80007ac:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007b0:	4601      	movne	r1, r0
 80007b2:	0242      	lsls	r2, r0, #9
 80007b4:	bf06      	itte	eq
 80007b6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007ba:	ea90 0f01 	teqeq	r0, r1
 80007be:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80007c2:	4770      	bx	lr

080007c4 <__aeabi_ui2f>:
 80007c4:	f04f 0300 	mov.w	r3, #0
 80007c8:	e004      	b.n	80007d4 <__aeabi_i2f+0x8>
 80007ca:	bf00      	nop

080007cc <__aeabi_i2f>:
 80007cc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80007d0:	bf48      	it	mi
 80007d2:	4240      	negmi	r0, r0
 80007d4:	ea5f 0c00 	movs.w	ip, r0
 80007d8:	bf08      	it	eq
 80007da:	4770      	bxeq	lr
 80007dc:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80007e0:	4601      	mov	r1, r0
 80007e2:	f04f 0000 	mov.w	r0, #0
 80007e6:	e01c      	b.n	8000822 <__aeabi_l2f+0x2a>

080007e8 <__aeabi_ul2f>:
 80007e8:	ea50 0201 	orrs.w	r2, r0, r1
 80007ec:	bf08      	it	eq
 80007ee:	4770      	bxeq	lr
 80007f0:	f04f 0300 	mov.w	r3, #0
 80007f4:	e00a      	b.n	800080c <__aeabi_l2f+0x14>
 80007f6:	bf00      	nop

080007f8 <__aeabi_l2f>:
 80007f8:	ea50 0201 	orrs.w	r2, r0, r1
 80007fc:	bf08      	it	eq
 80007fe:	4770      	bxeq	lr
 8000800:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000804:	d502      	bpl.n	800080c <__aeabi_l2f+0x14>
 8000806:	4240      	negs	r0, r0
 8000808:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800080c:	ea5f 0c01 	movs.w	ip, r1
 8000810:	bf02      	ittt	eq
 8000812:	4684      	moveq	ip, r0
 8000814:	4601      	moveq	r1, r0
 8000816:	2000      	moveq	r0, #0
 8000818:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 800081c:	bf08      	it	eq
 800081e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000822:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000826:	fabc f28c 	clz	r2, ip
 800082a:	3a08      	subs	r2, #8
 800082c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000830:	db10      	blt.n	8000854 <__aeabi_l2f+0x5c>
 8000832:	fa01 fc02 	lsl.w	ip, r1, r2
 8000836:	4463      	add	r3, ip
 8000838:	fa00 fc02 	lsl.w	ip, r0, r2
 800083c:	f1c2 0220 	rsb	r2, r2, #32
 8000840:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000844:	fa20 f202 	lsr.w	r2, r0, r2
 8000848:	eb43 0002 	adc.w	r0, r3, r2
 800084c:	bf08      	it	eq
 800084e:	f020 0001 	biceq.w	r0, r0, #1
 8000852:	4770      	bx	lr
 8000854:	f102 0220 	add.w	r2, r2, #32
 8000858:	fa01 fc02 	lsl.w	ip, r1, r2
 800085c:	f1c2 0220 	rsb	r2, r2, #32
 8000860:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000864:	fa21 f202 	lsr.w	r2, r1, r2
 8000868:	eb43 0002 	adc.w	r0, r3, r2
 800086c:	bf08      	it	eq
 800086e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000872:	4770      	bx	lr

08000874 <__aeabi_ldivmod>:
 8000874:	b97b      	cbnz	r3, 8000896 <__aeabi_ldivmod+0x22>
 8000876:	b972      	cbnz	r2, 8000896 <__aeabi_ldivmod+0x22>
 8000878:	2900      	cmp	r1, #0
 800087a:	bfbe      	ittt	lt
 800087c:	2000      	movlt	r0, #0
 800087e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000882:	e006      	blt.n	8000892 <__aeabi_ldivmod+0x1e>
 8000884:	bf08      	it	eq
 8000886:	2800      	cmpeq	r0, #0
 8000888:	bf1c      	itt	ne
 800088a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800088e:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000892:	f000 b857 	b.w	8000944 <__aeabi_idiv0>
 8000896:	f1ad 0c08 	sub.w	ip, sp, #8
 800089a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800089e:	2900      	cmp	r1, #0
 80008a0:	db09      	blt.n	80008b6 <__aeabi_ldivmod+0x42>
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	db1a      	blt.n	80008dc <__aeabi_ldivmod+0x68>
 80008a6:	f00c f969 	bl	800cb7c <__udivmoddi4>
 80008aa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ae:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b2:	b004      	add	sp, #16
 80008b4:	4770      	bx	lr
 80008b6:	4240      	negs	r0, r0
 80008b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008bc:	2b00      	cmp	r3, #0
 80008be:	db1b      	blt.n	80008f8 <__aeabi_ldivmod+0x84>
 80008c0:	f00c f95c 	bl	800cb7c <__udivmoddi4>
 80008c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008cc:	b004      	add	sp, #16
 80008ce:	4240      	negs	r0, r0
 80008d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008d4:	4252      	negs	r2, r2
 80008d6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008da:	4770      	bx	lr
 80008dc:	4252      	negs	r2, r2
 80008de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008e2:	f00c f94b 	bl	800cb7c <__udivmoddi4>
 80008e6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008ee:	b004      	add	sp, #16
 80008f0:	4240      	negs	r0, r0
 80008f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008f6:	4770      	bx	lr
 80008f8:	4252      	negs	r2, r2
 80008fa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008fe:	f00c f93d 	bl	800cb7c <__udivmoddi4>
 8000902:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000906:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800090a:	b004      	add	sp, #16
 800090c:	4252      	negs	r2, r2
 800090e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000912:	4770      	bx	lr

08000914 <__aeabi_uldivmod>:
 8000914:	b953      	cbnz	r3, 800092c <__aeabi_uldivmod+0x18>
 8000916:	b94a      	cbnz	r2, 800092c <__aeabi_uldivmod+0x18>
 8000918:	2900      	cmp	r1, #0
 800091a:	bf08      	it	eq
 800091c:	2800      	cmpeq	r0, #0
 800091e:	bf1c      	itt	ne
 8000920:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000924:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000928:	f000 b80c 	b.w	8000944 <__aeabi_idiv0>
 800092c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000930:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000934:	f00c f922 	bl	800cb7c <__udivmoddi4>
 8000938:	f8dd e004 	ldr.w	lr, [sp, #4]
 800093c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000940:	b004      	add	sp, #16
 8000942:	4770      	bx	lr

08000944 <__aeabi_idiv0>:
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop

08000948 <strcmp>:
 8000948:	f810 2b01 	ldrb.w	r2, [r0], #1
 800094c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000950:	2a01      	cmp	r2, #1
 8000952:	bf28      	it	cs
 8000954:	429a      	cmpcs	r2, r3
 8000956:	d0f7      	beq.n	8000948 <strcmp>
 8000958:	1ad0      	subs	r0, r2, r3
 800095a:	4770      	bx	lr
 800095c:	0000      	movs	r0, r0
	...

08000960 <memchr>:
 8000960:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000964:	2a10      	cmp	r2, #16
 8000966:	db2b      	blt.n	80009c0 <memchr+0x60>
 8000968:	f010 0f07 	tst.w	r0, #7
 800096c:	d008      	beq.n	8000980 <memchr+0x20>
 800096e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000972:	3a01      	subs	r2, #1
 8000974:	428b      	cmp	r3, r1
 8000976:	d02d      	beq.n	80009d4 <memchr+0x74>
 8000978:	f010 0f07 	tst.w	r0, #7
 800097c:	b342      	cbz	r2, 80009d0 <memchr+0x70>
 800097e:	d1f6      	bne.n	800096e <memchr+0xe>
 8000980:	b4f0      	push	{r4, r5, r6, r7}
 8000982:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000986:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800098a:	f022 0407 	bic.w	r4, r2, #7
 800098e:	f07f 0700 	mvns.w	r7, #0
 8000992:	2300      	movs	r3, #0
 8000994:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000998:	3c08      	subs	r4, #8
 800099a:	ea85 0501 	eor.w	r5, r5, r1
 800099e:	ea86 0601 	eor.w	r6, r6, r1
 80009a2:	fa85 f547 	uadd8	r5, r5, r7
 80009a6:	faa3 f587 	sel	r5, r3, r7
 80009aa:	fa86 f647 	uadd8	r6, r6, r7
 80009ae:	faa5 f687 	sel	r6, r5, r7
 80009b2:	b98e      	cbnz	r6, 80009d8 <memchr+0x78>
 80009b4:	d1ee      	bne.n	8000994 <memchr+0x34>
 80009b6:	bcf0      	pop	{r4, r5, r6, r7}
 80009b8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80009bc:	f002 0207 	and.w	r2, r2, #7
 80009c0:	b132      	cbz	r2, 80009d0 <memchr+0x70>
 80009c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80009c6:	3a01      	subs	r2, #1
 80009c8:	ea83 0301 	eor.w	r3, r3, r1
 80009cc:	b113      	cbz	r3, 80009d4 <memchr+0x74>
 80009ce:	d1f8      	bne.n	80009c2 <memchr+0x62>
 80009d0:	2000      	movs	r0, #0
 80009d2:	4770      	bx	lr
 80009d4:	3801      	subs	r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	2d00      	cmp	r5, #0
 80009da:	bf06      	itte	eq
 80009dc:	4635      	moveq	r5, r6
 80009de:	3803      	subeq	r0, #3
 80009e0:	3807      	subne	r0, #7
 80009e2:	f015 0f01 	tst.w	r5, #1
 80009e6:	d107      	bne.n	80009f8 <memchr+0x98>
 80009e8:	3001      	adds	r0, #1
 80009ea:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80009ee:	bf02      	ittt	eq
 80009f0:	3001      	addeq	r0, #1
 80009f2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80009f6:	3001      	addeq	r0, #1
 80009f8:	bcf0      	pop	{r4, r5, r6, r7}
 80009fa:	3801      	subs	r0, #1
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <strlen>:
 8000a00:	4603      	mov	r3, r0
 8000a02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000a06:	2a00      	cmp	r2, #0
 8000a08:	d1fb      	bne.n	8000a02 <strlen+0x2>
 8000a0a:	1a18      	subs	r0, r3, r0
 8000a0c:	3801      	subs	r0, #1
 8000a0e:	4770      	bx	lr

08000a10 <deregister_tm_clones>:
 8000a10:	4803      	ldr	r0, [pc, #12]	@ (8000a20 <deregister_tm_clones+0x10>)
 8000a12:	4b04      	ldr	r3, [pc, #16]	@ (8000a24 <deregister_tm_clones+0x14>)
 8000a14:	4283      	cmp	r3, r0
 8000a16:	d002      	beq.n	8000a1e <deregister_tm_clones+0xe>
 8000a18:	4b03      	ldr	r3, [pc, #12]	@ (8000a28 <deregister_tm_clones+0x18>)
 8000a1a:	b103      	cbz	r3, 8000a1e <deregister_tm_clones+0xe>
 8000a1c:	4718      	bx	r3
 8000a1e:	4770      	bx	lr
 8000a20:	2000024c 	andcs	r0, r0, ip, asr #4
 8000a24:	2000024c 	andcs	r0, r0, ip, asr #4
 8000a28:	00000000 	andeq	r0, r0, r0

08000a2c <register_tm_clones>:
 8000a2c:	4805      	ldr	r0, [pc, #20]	@ (8000a44 <register_tm_clones+0x18>)
 8000a2e:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <register_tm_clones+0x1c>)
 8000a30:	1a1b      	subs	r3, r3, r0
 8000a32:	0fd9      	lsrs	r1, r3, #31
 8000a34:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 8000a38:	1049      	asrs	r1, r1, #1
 8000a3a:	d002      	beq.n	8000a42 <register_tm_clones+0x16>
 8000a3c:	4b03      	ldr	r3, [pc, #12]	@ (8000a4c <register_tm_clones+0x20>)
 8000a3e:	b103      	cbz	r3, 8000a42 <register_tm_clones+0x16>
 8000a40:	4718      	bx	r3
 8000a42:	4770      	bx	lr
 8000a44:	2000024c 	andcs	r0, r0, ip, asr #4
 8000a48:	2000024c 	andcs	r0, r0, ip, asr #4
 8000a4c:	00000000 	andeq	r0, r0, r0

08000a50 <__do_global_dtors_aux>:
 8000a50:	b510      	push	{r4, lr}
 8000a52:	4c06      	ldr	r4, [pc, #24]	@ (8000a6c <__do_global_dtors_aux+0x1c>)
 8000a54:	7823      	ldrb	r3, [r4, #0]
 8000a56:	b943      	cbnz	r3, 8000a6a <__do_global_dtors_aux+0x1a>
 8000a58:	f7ff ffda 	bl	8000a10 <deregister_tm_clones>
 8000a5c:	4b04      	ldr	r3, [pc, #16]	@ (8000a70 <__do_global_dtors_aux+0x20>)
 8000a5e:	b113      	cbz	r3, 8000a66 <__do_global_dtors_aux+0x16>
 8000a60:	4804      	ldr	r0, [pc, #16]	@ (8000a74 <__do_global_dtors_aux+0x24>)
 8000a62:	f3af 8000 	nop.w
 8000a66:	2301      	movs	r3, #1
 8000a68:	7023      	strb	r3, [r4, #0]
 8000a6a:	bd10      	pop	{r4, pc}
 8000a6c:	20000250 	andcs	r0, r0, r0, asr r2
 8000a70:	00000000 	andeq	r0, r0, r0
 8000a74:	0800e004 	stmdaeq	r0, {r2, sp, lr, pc}

08000a78 <frame_dummy>:
 8000a78:	b508      	push	{r3, lr}
 8000a7a:	4b05      	ldr	r3, [pc, #20]	@ (8000a90 <frame_dummy+0x18>)
 8000a7c:	b11b      	cbz	r3, 8000a86 <frame_dummy+0xe>
 8000a7e:	4905      	ldr	r1, [pc, #20]	@ (8000a94 <frame_dummy+0x1c>)
 8000a80:	4805      	ldr	r0, [pc, #20]	@ (8000a98 <frame_dummy+0x20>)
 8000a82:	f3af 8000 	nop.w
 8000a86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000a8a:	f7ff bfcf 	b.w	8000a2c <register_tm_clones>
 8000a8e:	bf00      	nop
 8000a90:	00000000 	andeq	r0, r0, r0
 8000a94:	20000254 	andcs	r0, r0, r4, asr r2
 8000a98:	0800e004 	stmdaeq	r0, {r2, sp, lr, pc}

08000a9c <exit>:
 8000a9c:	b508      	push	{r3, lr}
 8000a9e:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <exit+0x1c>)
 8000aa0:	4604      	mov	r4, r0
 8000aa2:	b113      	cbz	r3, 8000aaa <exit+0xe>
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	f00d f857 	bl	800db58 <__call_exitprocs>
 8000aaa:	4b04      	ldr	r3, [pc, #16]	@ (8000abc <exit+0x20>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	b103      	cbz	r3, 8000ab2 <exit+0x16>
 8000ab0:	4798      	blx	r3
 8000ab2:	4620      	mov	r0, r4
 8000ab4:	f000 fe84 	bl	80017c0 <_exit>
 8000ab8:	0800db59 	stmdaeq	r0, {r0, r3, r4, r6, r8, r9, fp, ip, lr, pc}
 8000abc:	200003a4 	andcs	r0, r0, r4, lsr #7

08000ac0 <std>:
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	b510      	push	{r4, lr}
 8000ac4:	4604      	mov	r4, r0
 8000ac6:	e9c0 3300 	strd	r3, r3, [r0]
 8000aca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8000ace:	6083      	str	r3, [r0, #8]
 8000ad0:	8181      	strh	r1, [r0, #12]
 8000ad2:	6643      	str	r3, [r0, #100]	@ 0x64
 8000ad4:	81c2      	strh	r2, [r0, #14]
 8000ad6:	6183      	str	r3, [r0, #24]
 8000ad8:	4619      	mov	r1, r3
 8000ada:	2208      	movs	r2, #8
 8000adc:	305c      	adds	r0, #92	@ 0x5c
 8000ade:	f000 f8b1 	bl	8000c44 <memset>
 8000ae2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b18 <std+0x58>)
 8000ae4:	6263      	str	r3, [r4, #36]	@ 0x24
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8000b1c <std+0x5c>)
 8000ae8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8000aea:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <std+0x60>)
 8000aec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8000aee:	4b0d      	ldr	r3, [pc, #52]	@ (8000b24 <std+0x64>)
 8000af0:	6323      	str	r3, [r4, #48]	@ 0x30
 8000af2:	4b0d      	ldr	r3, [pc, #52]	@ (8000b28 <std+0x68>)
 8000af4:	6224      	str	r4, [r4, #32]
 8000af6:	429c      	cmp	r4, r3
 8000af8:	d006      	beq.n	8000b08 <std+0x48>
 8000afa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8000afe:	4294      	cmp	r4, r2
 8000b00:	d002      	beq.n	8000b08 <std+0x48>
 8000b02:	33d0      	adds	r3, #208	@ 0xd0
 8000b04:	429c      	cmp	r4, r3
 8000b06:	d105      	bne.n	8000b14 <std+0x54>
 8000b08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8000b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000b10:	f000 b8c4 	b.w	8000c9c <__retarget_lock_init_recursive>
 8000b14:	bd10      	pop	{r4, pc}
 8000b16:	bf00      	nop
 8000b18:	08000f81 	stmdaeq	r0, {r0, r7, r8, r9, sl, fp}
 8000b1c:	08000fa3 	stmdaeq	r0, {r0, r1, r5, r7, r8, r9, sl, fp}
 8000b20:	08000fdb 	stmdaeq	r0, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp}
 8000b24:	08000fff 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 8000b28:	2000026c 	andcs	r0, r0, ip, ror #4

08000b2c <stdio_exit_handler>:
 8000b2c:	4a02      	ldr	r2, [pc, #8]	@ (8000b38 <stdio_exit_handler+0xc>)
 8000b2e:	4903      	ldr	r1, [pc, #12]	@ (8000b3c <stdio_exit_handler+0x10>)
 8000b30:	4803      	ldr	r0, [pc, #12]	@ (8000b40 <stdio_exit_handler+0x14>)
 8000b32:	f000 b869 	b.w	8000c08 <_fwalk_sglue>
 8000b36:	bf00      	nop
 8000b38:	20000000 	andcs	r0, r0, r0
 8000b3c:	08000ef1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r9, sl, fp}
 8000b40:	20000010 	andcs	r0, r0, r0, lsl r0

08000b44 <cleanup_stdio>:
 8000b44:	6841      	ldr	r1, [r0, #4]
 8000b46:	4b0c      	ldr	r3, [pc, #48]	@ (8000b78 <cleanup_stdio+0x34>)
 8000b48:	4299      	cmp	r1, r3
 8000b4a:	b510      	push	{r4, lr}
 8000b4c:	4604      	mov	r4, r0
 8000b4e:	d001      	beq.n	8000b54 <cleanup_stdio+0x10>
 8000b50:	f000 f9ce 	bl	8000ef0 <_fflush_r>
 8000b54:	68a1      	ldr	r1, [r4, #8]
 8000b56:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <cleanup_stdio+0x38>)
 8000b58:	4299      	cmp	r1, r3
 8000b5a:	d002      	beq.n	8000b62 <cleanup_stdio+0x1e>
 8000b5c:	4620      	mov	r0, r4
 8000b5e:	f000 f9c7 	bl	8000ef0 <_fflush_r>
 8000b62:	68e1      	ldr	r1, [r4, #12]
 8000b64:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <cleanup_stdio+0x3c>)
 8000b66:	4299      	cmp	r1, r3
 8000b68:	d004      	beq.n	8000b74 <cleanup_stdio+0x30>
 8000b6a:	4620      	mov	r0, r4
 8000b6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000b70:	f000 b9be 	b.w	8000ef0 <_fflush_r>
 8000b74:	bd10      	pop	{r4, pc}
 8000b76:	bf00      	nop
 8000b78:	2000026c 	andcs	r0, r0, ip, ror #4
 8000b7c:	200002d4 	ldrdcs	r0, [r0], -r4
 8000b80:	2000033c 	andcs	r0, r0, ip, lsr r3

08000b84 <global_stdio_init.part.0>:
 8000b84:	b510      	push	{r4, lr}
 8000b86:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb4 <global_stdio_init.part.0+0x30>)
 8000b88:	4c0b      	ldr	r4, [pc, #44]	@ (8000bb8 <global_stdio_init.part.0+0x34>)
 8000b8a:	4a0c      	ldr	r2, [pc, #48]	@ (8000bbc <global_stdio_init.part.0+0x38>)
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	4620      	mov	r0, r4
 8000b90:	2200      	movs	r2, #0
 8000b92:	2104      	movs	r1, #4
 8000b94:	f7ff ff94 	bl	8000ac0 <std>
 8000b98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	2109      	movs	r1, #9
 8000ba0:	f7ff ff8e 	bl	8000ac0 <std>
 8000ba4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8000ba8:	2202      	movs	r2, #2
 8000baa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000bae:	2112      	movs	r1, #18
 8000bb0:	f7ff bf86 	b.w	8000ac0 <std>
 8000bb4:	200003a4 	andcs	r0, r0, r4, lsr #7
 8000bb8:	2000026c 	andcs	r0, r0, ip, ror #4
 8000bbc:	08000b2d 	stmdaeq	r0, {r0, r2, r3, r5, r8, r9, fp}

08000bc0 <__sfp_lock_acquire>:
 8000bc0:	4801      	ldr	r0, [pc, #4]	@ (8000bc8 <__sfp_lock_acquire+0x8>)
 8000bc2:	f000 b86c 	b.w	8000c9e <__retarget_lock_acquire_recursive>
 8000bc6:	bf00      	nop
 8000bc8:	200003aa 	andcs	r0, r0, sl, lsr #7

08000bcc <__sfp_lock_release>:
 8000bcc:	4801      	ldr	r0, [pc, #4]	@ (8000bd4 <__sfp_lock_release+0x8>)
 8000bce:	f000 b867 	b.w	8000ca0 <__retarget_lock_release_recursive>
 8000bd2:	bf00      	nop
 8000bd4:	200003aa 	andcs	r0, r0, sl, lsr #7

08000bd8 <__sinit>:
 8000bd8:	b510      	push	{r4, lr}
 8000bda:	4604      	mov	r4, r0
 8000bdc:	f7ff fff0 	bl	8000bc0 <__sfp_lock_acquire>
 8000be0:	6a23      	ldr	r3, [r4, #32]
 8000be2:	b11b      	cbz	r3, 8000bec <__sinit+0x14>
 8000be4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000be8:	f7ff bff0 	b.w	8000bcc <__sfp_lock_release>
 8000bec:	4b04      	ldr	r3, [pc, #16]	@ (8000c00 <__sinit+0x28>)
 8000bee:	6223      	str	r3, [r4, #32]
 8000bf0:	4b04      	ldr	r3, [pc, #16]	@ (8000c04 <__sinit+0x2c>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d1f5      	bne.n	8000be4 <__sinit+0xc>
 8000bf8:	f7ff ffc4 	bl	8000b84 <global_stdio_init.part.0>
 8000bfc:	e7f2      	b.n	8000be4 <__sinit+0xc>
 8000bfe:	bf00      	nop
 8000c00:	08000b45 	stmdaeq	r0, {r0, r2, r6, r8, r9, fp}
 8000c04:	200003a4 	andcs	r0, r0, r4, lsr #7

08000c08 <_fwalk_sglue>:
 8000c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000c0c:	4607      	mov	r7, r0
 8000c0e:	4688      	mov	r8, r1
 8000c10:	4614      	mov	r4, r2
 8000c12:	2600      	movs	r6, #0
 8000c14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8000c18:	f1b9 0901 	subs.w	r9, r9, #1
 8000c1c:	d505      	bpl.n	8000c2a <_fwalk_sglue+0x22>
 8000c1e:	6824      	ldr	r4, [r4, #0]
 8000c20:	2c00      	cmp	r4, #0
 8000c22:	d1f7      	bne.n	8000c14 <_fwalk_sglue+0xc>
 8000c24:	4630      	mov	r0, r6
 8000c26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000c2a:	89ab      	ldrh	r3, [r5, #12]
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d907      	bls.n	8000c40 <_fwalk_sglue+0x38>
 8000c30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8000c34:	3301      	adds	r3, #1
 8000c36:	d003      	beq.n	8000c40 <_fwalk_sglue+0x38>
 8000c38:	4629      	mov	r1, r5
 8000c3a:	4638      	mov	r0, r7
 8000c3c:	47c0      	blx	r8
 8000c3e:	4306      	orrs	r6, r0
 8000c40:	3568      	adds	r5, #104	@ 0x68
 8000c42:	e7e9      	b.n	8000c18 <_fwalk_sglue+0x10>

08000c44 <memset>:
 8000c44:	4402      	add	r2, r0
 8000c46:	4603      	mov	r3, r0
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d100      	bne.n	8000c4e <memset+0xa>
 8000c4c:	4770      	bx	lr
 8000c4e:	f803 1b01 	strb.w	r1, [r3], #1
 8000c52:	e7f9      	b.n	8000c48 <memset+0x4>

08000c54 <__libc_init_array>:
 8000c54:	b570      	push	{r4, r5, r6, lr}
 8000c56:	4d0d      	ldr	r5, [pc, #52]	@ (8000c8c <__libc_init_array+0x38>)
 8000c58:	4c0d      	ldr	r4, [pc, #52]	@ (8000c90 <__libc_init_array+0x3c>)
 8000c5a:	1b64      	subs	r4, r4, r5
 8000c5c:	10a4      	asrs	r4, r4, #2
 8000c5e:	2600      	movs	r6, #0
 8000c60:	42a6      	cmp	r6, r4
 8000c62:	d109      	bne.n	8000c78 <__libc_init_array+0x24>
 8000c64:	4d0b      	ldr	r5, [pc, #44]	@ (8000c94 <__libc_init_array+0x40>)
 8000c66:	4c0c      	ldr	r4, [pc, #48]	@ (8000c98 <__libc_init_array+0x44>)
 8000c68:	f00d f9cc 	bl	800e004 <_init>
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	10a4      	asrs	r4, r4, #2
 8000c70:	2600      	movs	r6, #0
 8000c72:	42a6      	cmp	r6, r4
 8000c74:	d105      	bne.n	8000c82 <__libc_init_array+0x2e>
 8000c76:	bd70      	pop	{r4, r5, r6, pc}
 8000c78:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c7c:	4798      	blx	r3
 8000c7e:	3601      	adds	r6, #1
 8000c80:	e7ee      	b.n	8000c60 <__libc_init_array+0xc>
 8000c82:	f855 3b04 	ldr.w	r3, [r5], #4
 8000c86:	4798      	blx	r3
 8000c88:	3601      	adds	r6, #1
 8000c8a:	e7f2      	b.n	8000c72 <__libc_init_array+0x1e>
 8000c8c:	0800ed3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
 8000c90:	0800ed3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
 8000c94:	0800ed3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
 8000c98:	0800ed40 	stmdaeq	r0, {r6, r8, sl, fp, sp, lr, pc}

08000c9c <__retarget_lock_init_recursive>:
 8000c9c:	4770      	bx	lr

08000c9e <__retarget_lock_acquire_recursive>:
 8000c9e:	4770      	bx	lr

08000ca0 <__retarget_lock_release_recursive>:
 8000ca0:	4770      	bx	lr
	...

08000ca4 <sbrk_aligned>:
 8000ca4:	b570      	push	{r4, r5, r6, lr}
 8000ca6:	4e0f      	ldr	r6, [pc, #60]	@ (8000ce4 <sbrk_aligned+0x40>)
 8000ca8:	460c      	mov	r4, r1
 8000caa:	6831      	ldr	r1, [r6, #0]
 8000cac:	4605      	mov	r5, r0
 8000cae:	b911      	cbnz	r1, 8000cb6 <sbrk_aligned+0x12>
 8000cb0:	f000 f9ce 	bl	8001050 <_sbrk_r>
 8000cb4:	6030      	str	r0, [r6, #0]
 8000cb6:	4621      	mov	r1, r4
 8000cb8:	4628      	mov	r0, r5
 8000cba:	f000 f9c9 	bl	8001050 <_sbrk_r>
 8000cbe:	1c43      	adds	r3, r0, #1
 8000cc0:	d103      	bne.n	8000cca <sbrk_aligned+0x26>
 8000cc2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000cc6:	4620      	mov	r0, r4
 8000cc8:	bd70      	pop	{r4, r5, r6, pc}
 8000cca:	1cc4      	adds	r4, r0, #3
 8000ccc:	f024 0403 	bic.w	r4, r4, #3
 8000cd0:	42a0      	cmp	r0, r4
 8000cd2:	d0f8      	beq.n	8000cc6 <sbrk_aligned+0x22>
 8000cd4:	1a21      	subs	r1, r4, r0
 8000cd6:	4628      	mov	r0, r5
 8000cd8:	f000 f9ba 	bl	8001050 <_sbrk_r>
 8000cdc:	3001      	adds	r0, #1
 8000cde:	d1f2      	bne.n	8000cc6 <sbrk_aligned+0x22>
 8000ce0:	e7ef      	b.n	8000cc2 <sbrk_aligned+0x1e>
 8000ce2:	bf00      	nop
 8000ce4:	200003ac 	andcs	r0, r0, ip, lsr #7

08000ce8 <_malloc_r>:
 8000ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000cec:	1ccd      	adds	r5, r1, #3
 8000cee:	f025 0503 	bic.w	r5, r5, #3
 8000cf2:	3508      	adds	r5, #8
 8000cf4:	2d0c      	cmp	r5, #12
 8000cf6:	bf38      	it	cc
 8000cf8:	250c      	movcc	r5, #12
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	4606      	mov	r6, r0
 8000cfe:	db01      	blt.n	8000d04 <_malloc_r+0x1c>
 8000d00:	42a9      	cmp	r1, r5
 8000d02:	d904      	bls.n	8000d0e <_malloc_r+0x26>
 8000d04:	230c      	movs	r3, #12
 8000d06:	6033      	str	r3, [r6, #0]
 8000d08:	2000      	movs	r0, #0
 8000d0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000d0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000de4 <_malloc_r+0xfc>
 8000d12:	f000 f929 	bl	8000f68 <__malloc_lock>
 8000d16:	f8d8 3000 	ldr.w	r3, [r8]
 8000d1a:	461c      	mov	r4, r3
 8000d1c:	bb44      	cbnz	r4, 8000d70 <_malloc_r+0x88>
 8000d1e:	4629      	mov	r1, r5
 8000d20:	4630      	mov	r0, r6
 8000d22:	f7ff ffbf 	bl	8000ca4 <sbrk_aligned>
 8000d26:	1c43      	adds	r3, r0, #1
 8000d28:	4604      	mov	r4, r0
 8000d2a:	d158      	bne.n	8000dde <_malloc_r+0xf6>
 8000d2c:	f8d8 4000 	ldr.w	r4, [r8]
 8000d30:	4627      	mov	r7, r4
 8000d32:	2f00      	cmp	r7, #0
 8000d34:	d143      	bne.n	8000dbe <_malloc_r+0xd6>
 8000d36:	2c00      	cmp	r4, #0
 8000d38:	d04b      	beq.n	8000dd2 <_malloc_r+0xea>
 8000d3a:	6823      	ldr	r3, [r4, #0]
 8000d3c:	4639      	mov	r1, r7
 8000d3e:	4630      	mov	r0, r6
 8000d40:	eb04 0903 	add.w	r9, r4, r3
 8000d44:	f000 f984 	bl	8001050 <_sbrk_r>
 8000d48:	4581      	cmp	r9, r0
 8000d4a:	d142      	bne.n	8000dd2 <_malloc_r+0xea>
 8000d4c:	6821      	ldr	r1, [r4, #0]
 8000d4e:	1a6d      	subs	r5, r5, r1
 8000d50:	4629      	mov	r1, r5
 8000d52:	4630      	mov	r0, r6
 8000d54:	f7ff ffa6 	bl	8000ca4 <sbrk_aligned>
 8000d58:	3001      	adds	r0, #1
 8000d5a:	d03a      	beq.n	8000dd2 <_malloc_r+0xea>
 8000d5c:	6823      	ldr	r3, [r4, #0]
 8000d5e:	442b      	add	r3, r5
 8000d60:	6023      	str	r3, [r4, #0]
 8000d62:	f8d8 3000 	ldr.w	r3, [r8]
 8000d66:	685a      	ldr	r2, [r3, #4]
 8000d68:	bb62      	cbnz	r2, 8000dc4 <_malloc_r+0xdc>
 8000d6a:	f8c8 7000 	str.w	r7, [r8]
 8000d6e:	e00f      	b.n	8000d90 <_malloc_r+0xa8>
 8000d70:	6822      	ldr	r2, [r4, #0]
 8000d72:	1b52      	subs	r2, r2, r5
 8000d74:	d420      	bmi.n	8000db8 <_malloc_r+0xd0>
 8000d76:	2a0b      	cmp	r2, #11
 8000d78:	d917      	bls.n	8000daa <_malloc_r+0xc2>
 8000d7a:	1961      	adds	r1, r4, r5
 8000d7c:	42a3      	cmp	r3, r4
 8000d7e:	6025      	str	r5, [r4, #0]
 8000d80:	bf18      	it	ne
 8000d82:	6059      	strne	r1, [r3, #4]
 8000d84:	6863      	ldr	r3, [r4, #4]
 8000d86:	bf08      	it	eq
 8000d88:	f8c8 1000 	streq.w	r1, [r8]
 8000d8c:	5162      	str	r2, [r4, r5]
 8000d8e:	604b      	str	r3, [r1, #4]
 8000d90:	4630      	mov	r0, r6
 8000d92:	f000 f8ef 	bl	8000f74 <__malloc_unlock>
 8000d96:	f104 000b 	add.w	r0, r4, #11
 8000d9a:	1d23      	adds	r3, r4, #4
 8000d9c:	f020 0007 	bic.w	r0, r0, #7
 8000da0:	1ac2      	subs	r2, r0, r3
 8000da2:	bf1c      	itt	ne
 8000da4:	1a1b      	subne	r3, r3, r0
 8000da6:	50a3      	strne	r3, [r4, r2]
 8000da8:	e7af      	b.n	8000d0a <_malloc_r+0x22>
 8000daa:	6862      	ldr	r2, [r4, #4]
 8000dac:	42a3      	cmp	r3, r4
 8000dae:	bf0c      	ite	eq
 8000db0:	f8c8 2000 	streq.w	r2, [r8]
 8000db4:	605a      	strne	r2, [r3, #4]
 8000db6:	e7eb      	b.n	8000d90 <_malloc_r+0xa8>
 8000db8:	4623      	mov	r3, r4
 8000dba:	6864      	ldr	r4, [r4, #4]
 8000dbc:	e7ae      	b.n	8000d1c <_malloc_r+0x34>
 8000dbe:	463c      	mov	r4, r7
 8000dc0:	687f      	ldr	r7, [r7, #4]
 8000dc2:	e7b6      	b.n	8000d32 <_malloc_r+0x4a>
 8000dc4:	461a      	mov	r2, r3
 8000dc6:	685b      	ldr	r3, [r3, #4]
 8000dc8:	42a3      	cmp	r3, r4
 8000dca:	d1fb      	bne.n	8000dc4 <_malloc_r+0xdc>
 8000dcc:	2300      	movs	r3, #0
 8000dce:	6053      	str	r3, [r2, #4]
 8000dd0:	e7de      	b.n	8000d90 <_malloc_r+0xa8>
 8000dd2:	230c      	movs	r3, #12
 8000dd4:	6033      	str	r3, [r6, #0]
 8000dd6:	4630      	mov	r0, r6
 8000dd8:	f000 f8cc 	bl	8000f74 <__malloc_unlock>
 8000ddc:	e794      	b.n	8000d08 <_malloc_r+0x20>
 8000dde:	6005      	str	r5, [r0, #0]
 8000de0:	e7d6      	b.n	8000d90 <_malloc_r+0xa8>
 8000de2:	bf00      	nop
 8000de4:	200003b0 			@ <UNDEFINED> instruction: 0x200003b0

08000de8 <__sflush_r>:
 8000de8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000dec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000df0:	0716      	lsls	r6, r2, #28
 8000df2:	4605      	mov	r5, r0
 8000df4:	460c      	mov	r4, r1
 8000df6:	d454      	bmi.n	8000ea2 <__sflush_r+0xba>
 8000df8:	684b      	ldr	r3, [r1, #4]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	dc02      	bgt.n	8000e04 <__sflush_r+0x1c>
 8000dfe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	dd48      	ble.n	8000e96 <__sflush_r+0xae>
 8000e04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8000e06:	2e00      	cmp	r6, #0
 8000e08:	d045      	beq.n	8000e96 <__sflush_r+0xae>
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8000e10:	682f      	ldr	r7, [r5, #0]
 8000e12:	6a21      	ldr	r1, [r4, #32]
 8000e14:	602b      	str	r3, [r5, #0]
 8000e16:	d030      	beq.n	8000e7a <__sflush_r+0x92>
 8000e18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000e1a:	89a3      	ldrh	r3, [r4, #12]
 8000e1c:	0759      	lsls	r1, r3, #29
 8000e1e:	d505      	bpl.n	8000e2c <__sflush_r+0x44>
 8000e20:	6863      	ldr	r3, [r4, #4]
 8000e22:	1ad2      	subs	r2, r2, r3
 8000e24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8000e26:	b10b      	cbz	r3, 8000e2c <__sflush_r+0x44>
 8000e28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000e2a:	1ad2      	subs	r2, r2, r3
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8000e30:	6a21      	ldr	r1, [r4, #32]
 8000e32:	4628      	mov	r0, r5
 8000e34:	47b0      	blx	r6
 8000e36:	1c43      	adds	r3, r0, #1
 8000e38:	89a3      	ldrh	r3, [r4, #12]
 8000e3a:	d106      	bne.n	8000e4a <__sflush_r+0x62>
 8000e3c:	6829      	ldr	r1, [r5, #0]
 8000e3e:	291d      	cmp	r1, #29
 8000e40:	d82b      	bhi.n	8000e9a <__sflush_r+0xb2>
 8000e42:	4a2a      	ldr	r2, [pc, #168]	@ (8000eec <__sflush_r+0x104>)
 8000e44:	40ca      	lsrs	r2, r1
 8000e46:	07d6      	lsls	r6, r2, #31
 8000e48:	d527      	bpl.n	8000e9a <__sflush_r+0xb2>
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	6062      	str	r2, [r4, #4]
 8000e4e:	04d9      	lsls	r1, r3, #19
 8000e50:	6922      	ldr	r2, [r4, #16]
 8000e52:	6022      	str	r2, [r4, #0]
 8000e54:	d504      	bpl.n	8000e60 <__sflush_r+0x78>
 8000e56:	1c42      	adds	r2, r0, #1
 8000e58:	d101      	bne.n	8000e5e <__sflush_r+0x76>
 8000e5a:	682b      	ldr	r3, [r5, #0]
 8000e5c:	b903      	cbnz	r3, 8000e60 <__sflush_r+0x78>
 8000e5e:	6560      	str	r0, [r4, #84]	@ 0x54
 8000e60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8000e62:	602f      	str	r7, [r5, #0]
 8000e64:	b1b9      	cbz	r1, 8000e96 <__sflush_r+0xae>
 8000e66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8000e6a:	4299      	cmp	r1, r3
 8000e6c:	d002      	beq.n	8000e74 <__sflush_r+0x8c>
 8000e6e:	4628      	mov	r0, r5
 8000e70:	f000 f920 	bl	80010b4 <_free_r>
 8000e74:	2300      	movs	r3, #0
 8000e76:	6363      	str	r3, [r4, #52]	@ 0x34
 8000e78:	e00d      	b.n	8000e96 <__sflush_r+0xae>
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	47b0      	blx	r6
 8000e80:	4602      	mov	r2, r0
 8000e82:	1c50      	adds	r0, r2, #1
 8000e84:	d1c9      	bne.n	8000e1a <__sflush_r+0x32>
 8000e86:	682b      	ldr	r3, [r5, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d0c6      	beq.n	8000e1a <__sflush_r+0x32>
 8000e8c:	2b1d      	cmp	r3, #29
 8000e8e:	d001      	beq.n	8000e94 <__sflush_r+0xac>
 8000e90:	2b16      	cmp	r3, #22
 8000e92:	d11e      	bne.n	8000ed2 <__sflush_r+0xea>
 8000e94:	602f      	str	r7, [r5, #0]
 8000e96:	2000      	movs	r0, #0
 8000e98:	e022      	b.n	8000ee0 <__sflush_r+0xf8>
 8000e9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e9e:	b21b      	sxth	r3, r3
 8000ea0:	e01b      	b.n	8000eda <__sflush_r+0xf2>
 8000ea2:	690f      	ldr	r7, [r1, #16]
 8000ea4:	2f00      	cmp	r7, #0
 8000ea6:	d0f6      	beq.n	8000e96 <__sflush_r+0xae>
 8000ea8:	0793      	lsls	r3, r2, #30
 8000eaa:	680e      	ldr	r6, [r1, #0]
 8000eac:	bf08      	it	eq
 8000eae:	694b      	ldreq	r3, [r1, #20]
 8000eb0:	600f      	str	r7, [r1, #0]
 8000eb2:	bf18      	it	ne
 8000eb4:	2300      	movne	r3, #0
 8000eb6:	eba6 0807 	sub.w	r8, r6, r7
 8000eba:	608b      	str	r3, [r1, #8]
 8000ebc:	f1b8 0f00 	cmp.w	r8, #0
 8000ec0:	dde9      	ble.n	8000e96 <__sflush_r+0xae>
 8000ec2:	6a21      	ldr	r1, [r4, #32]
 8000ec4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8000ec6:	4643      	mov	r3, r8
 8000ec8:	463a      	mov	r2, r7
 8000eca:	4628      	mov	r0, r5
 8000ecc:	47b0      	blx	r6
 8000ece:	2800      	cmp	r0, #0
 8000ed0:	dc08      	bgt.n	8000ee4 <__sflush_r+0xfc>
 8000ed2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8000ed6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000eda:	81a3      	strh	r3, [r4, #12]
 8000edc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ee0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ee4:	4407      	add	r7, r0
 8000ee6:	eba8 0800 	sub.w	r8, r8, r0
 8000eea:	e7e7      	b.n	8000ebc <__sflush_r+0xd4>
 8000eec:	20400001 	subcs	r0, r0, r1

08000ef0 <_fflush_r>:
 8000ef0:	b538      	push	{r3, r4, r5, lr}
 8000ef2:	690b      	ldr	r3, [r1, #16]
 8000ef4:	4605      	mov	r5, r0
 8000ef6:	460c      	mov	r4, r1
 8000ef8:	b913      	cbnz	r3, 8000f00 <_fflush_r+0x10>
 8000efa:	2500      	movs	r5, #0
 8000efc:	4628      	mov	r0, r5
 8000efe:	bd38      	pop	{r3, r4, r5, pc}
 8000f00:	b118      	cbz	r0, 8000f0a <_fflush_r+0x1a>
 8000f02:	6a03      	ldr	r3, [r0, #32]
 8000f04:	b90b      	cbnz	r3, 8000f0a <_fflush_r+0x1a>
 8000f06:	f7ff fe67 	bl	8000bd8 <__sinit>
 8000f0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d0f3      	beq.n	8000efa <_fflush_r+0xa>
 8000f12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8000f14:	07d0      	lsls	r0, r2, #31
 8000f16:	d404      	bmi.n	8000f22 <_fflush_r+0x32>
 8000f18:	0599      	lsls	r1, r3, #22
 8000f1a:	d402      	bmi.n	8000f22 <_fflush_r+0x32>
 8000f1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8000f1e:	f7ff febe 	bl	8000c9e <__retarget_lock_acquire_recursive>
 8000f22:	4628      	mov	r0, r5
 8000f24:	4621      	mov	r1, r4
 8000f26:	f7ff ff5f 	bl	8000de8 <__sflush_r>
 8000f2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8000f2c:	07da      	lsls	r2, r3, #31
 8000f2e:	4605      	mov	r5, r0
 8000f30:	d4e4      	bmi.n	8000efc <_fflush_r+0xc>
 8000f32:	89a3      	ldrh	r3, [r4, #12]
 8000f34:	059b      	lsls	r3, r3, #22
 8000f36:	d4e1      	bmi.n	8000efc <_fflush_r+0xc>
 8000f38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8000f3a:	f7ff feb1 	bl	8000ca0 <__retarget_lock_release_recursive>
 8000f3e:	e7dd      	b.n	8000efc <_fflush_r+0xc>

08000f40 <fflush>:
 8000f40:	4601      	mov	r1, r0
 8000f42:	b920      	cbnz	r0, 8000f4e <fflush+0xe>
 8000f44:	4a04      	ldr	r2, [pc, #16]	@ (8000f58 <fflush+0x18>)
 8000f46:	4905      	ldr	r1, [pc, #20]	@ (8000f5c <fflush+0x1c>)
 8000f48:	4805      	ldr	r0, [pc, #20]	@ (8000f60 <fflush+0x20>)
 8000f4a:	f7ff be5d 	b.w	8000c08 <_fwalk_sglue>
 8000f4e:	4b05      	ldr	r3, [pc, #20]	@ (8000f64 <fflush+0x24>)
 8000f50:	6818      	ldr	r0, [r3, #0]
 8000f52:	f7ff bfcd 	b.w	8000ef0 <_fflush_r>
 8000f56:	bf00      	nop
 8000f58:	20000000 	andcs	r0, r0, r0
 8000f5c:	08000ef1 	stmdaeq	r0, {r0, r4, r5, r6, r7, r9, sl, fp}
 8000f60:	20000010 	andcs	r0, r0, r0, lsl r0
 8000f64:	2000000c 	andcs	r0, r0, ip

08000f68 <__malloc_lock>:
 8000f68:	4801      	ldr	r0, [pc, #4]	@ (8000f70 <__malloc_lock+0x8>)
 8000f6a:	f7ff be98 	b.w	8000c9e <__retarget_lock_acquire_recursive>
 8000f6e:	bf00      	nop
 8000f70:	200003a8 	andcs	r0, r0, r8, lsr #7

08000f74 <__malloc_unlock>:
 8000f74:	4801      	ldr	r0, [pc, #4]	@ (8000f7c <__malloc_unlock+0x8>)
 8000f76:	f7ff be93 	b.w	8000ca0 <__retarget_lock_release_recursive>
 8000f7a:	bf00      	nop
 8000f7c:	200003a8 	andcs	r0, r0, r8, lsr #7

08000f80 <__sread>:
 8000f80:	b510      	push	{r4, lr}
 8000f82:	460c      	mov	r4, r1
 8000f84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8000f88:	f000 f850 	bl	800102c <_read_r>
 8000f8c:	2800      	cmp	r0, #0
 8000f8e:	bfab      	itete	ge
 8000f90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8000f92:	89a3      	ldrhlt	r3, [r4, #12]
 8000f94:	181b      	addge	r3, r3, r0
 8000f96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8000f9a:	bfac      	ite	ge
 8000f9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8000f9e:	81a3      	strhlt	r3, [r4, #12]
 8000fa0:	bd10      	pop	{r4, pc}

08000fa2 <__swrite>:
 8000fa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fa6:	461f      	mov	r7, r3
 8000fa8:	898b      	ldrh	r3, [r1, #12]
 8000faa:	05db      	lsls	r3, r3, #23
 8000fac:	4605      	mov	r5, r0
 8000fae:	460c      	mov	r4, r1
 8000fb0:	4616      	mov	r6, r2
 8000fb2:	d505      	bpl.n	8000fc0 <__swrite+0x1e>
 8000fb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8000fb8:	2302      	movs	r3, #2
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f000 f824 	bl	8001008 <_lseek_r>
 8000fc0:	89a3      	ldrh	r3, [r4, #12]
 8000fc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8000fc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000fca:	81a3      	strh	r3, [r4, #12]
 8000fcc:	4632      	mov	r2, r6
 8000fce:	463b      	mov	r3, r7
 8000fd0:	4628      	mov	r0, r5
 8000fd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000fd6:	f000 b84b 	b.w	8001070 <_write_r>

08000fda <__sseek>:
 8000fda:	b510      	push	{r4, lr}
 8000fdc:	460c      	mov	r4, r1
 8000fde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8000fe2:	f000 f811 	bl	8001008 <_lseek_r>
 8000fe6:	1c43      	adds	r3, r0, #1
 8000fe8:	89a3      	ldrh	r3, [r4, #12]
 8000fea:	bf15      	itete	ne
 8000fec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8000fee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8000ff2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8000ff6:	81a3      	strheq	r3, [r4, #12]
 8000ff8:	bf18      	it	ne
 8000ffa:	81a3      	strhne	r3, [r4, #12]
 8000ffc:	bd10      	pop	{r4, pc}

08000ffe <__sclose>:
 8000ffe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001002:	f000 b847 	b.w	8001094 <_close_r>
	...

08001008 <_lseek_r>:
 8001008:	b538      	push	{r3, r4, r5, lr}
 800100a:	4d07      	ldr	r5, [pc, #28]	@ (8001028 <_lseek_r+0x20>)
 800100c:	4604      	mov	r4, r0
 800100e:	4608      	mov	r0, r1
 8001010:	4611      	mov	r1, r2
 8001012:	2200      	movs	r2, #0
 8001014:	602a      	str	r2, [r5, #0]
 8001016:	461a      	mov	r2, r3
 8001018:	f000 fbf2 	bl	8001800 <_lseek>
 800101c:	1c43      	adds	r3, r0, #1
 800101e:	d102      	bne.n	8001026 <_lseek_r+0x1e>
 8001020:	682b      	ldr	r3, [r5, #0]
 8001022:	b103      	cbz	r3, 8001026 <_lseek_r+0x1e>
 8001024:	6023      	str	r3, [r4, #0]
 8001026:	bd38      	pop	{r3, r4, r5, pc}
 8001028:	200003b4 			@ <UNDEFINED> instruction: 0x200003b4

0800102c <_read_r>:
 800102c:	b538      	push	{r3, r4, r5, lr}
 800102e:	4d07      	ldr	r5, [pc, #28]	@ (800104c <_read_r+0x20>)
 8001030:	4604      	mov	r4, r0
 8001032:	4608      	mov	r0, r1
 8001034:	4611      	mov	r1, r2
 8001036:	2200      	movs	r2, #0
 8001038:	602a      	str	r2, [r5, #0]
 800103a:	461a      	mov	r2, r3
 800103c:	f000 fbc6 	bl	80017cc <_read>
 8001040:	1c43      	adds	r3, r0, #1
 8001042:	d102      	bne.n	800104a <_read_r+0x1e>
 8001044:	682b      	ldr	r3, [r5, #0]
 8001046:	b103      	cbz	r3, 800104a <_read_r+0x1e>
 8001048:	6023      	str	r3, [r4, #0]
 800104a:	bd38      	pop	{r3, r4, r5, pc}
 800104c:	200003b4 			@ <UNDEFINED> instruction: 0x200003b4

08001050 <_sbrk_r>:
 8001050:	b538      	push	{r3, r4, r5, lr}
 8001052:	4d06      	ldr	r5, [pc, #24]	@ (800106c <_sbrk_r+0x1c>)
 8001054:	2300      	movs	r3, #0
 8001056:	4604      	mov	r4, r0
 8001058:	4608      	mov	r0, r1
 800105a:	602b      	str	r3, [r5, #0]
 800105c:	f000 fbd2 	bl	8001804 <_sbrk>
 8001060:	1c43      	adds	r3, r0, #1
 8001062:	d102      	bne.n	800106a <_sbrk_r+0x1a>
 8001064:	682b      	ldr	r3, [r5, #0]
 8001066:	b103      	cbz	r3, 800106a <_sbrk_r+0x1a>
 8001068:	6023      	str	r3, [r4, #0]
 800106a:	bd38      	pop	{r3, r4, r5, pc}
 800106c:	200003b4 			@ <UNDEFINED> instruction: 0x200003b4

08001070 <_write_r>:
 8001070:	b538      	push	{r3, r4, r5, lr}
 8001072:	4d07      	ldr	r5, [pc, #28]	@ (8001090 <_write_r+0x20>)
 8001074:	4604      	mov	r4, r0
 8001076:	4608      	mov	r0, r1
 8001078:	4611      	mov	r1, r2
 800107a:	2200      	movs	r2, #0
 800107c:	602a      	str	r2, [r5, #0]
 800107e:	461a      	mov	r2, r3
 8001080:	f000 f87c 	bl	800117c <_write>
 8001084:	1c43      	adds	r3, r0, #1
 8001086:	d102      	bne.n	800108e <_write_r+0x1e>
 8001088:	682b      	ldr	r3, [r5, #0]
 800108a:	b103      	cbz	r3, 800108e <_write_r+0x1e>
 800108c:	6023      	str	r3, [r4, #0]
 800108e:	bd38      	pop	{r3, r4, r5, pc}
 8001090:	200003b4 			@ <UNDEFINED> instruction: 0x200003b4

08001094 <_close_r>:
 8001094:	b538      	push	{r3, r4, r5, lr}
 8001096:	4d06      	ldr	r5, [pc, #24]	@ (80010b0 <_close_r+0x1c>)
 8001098:	2300      	movs	r3, #0
 800109a:	4604      	mov	r4, r0
 800109c:	4608      	mov	r0, r1
 800109e:	602b      	str	r3, [r5, #0]
 80010a0:	f000 fba4 	bl	80017ec <_close>
 80010a4:	1c43      	adds	r3, r0, #1
 80010a6:	d102      	bne.n	80010ae <_close_r+0x1a>
 80010a8:	682b      	ldr	r3, [r5, #0]
 80010aa:	b103      	cbz	r3, 80010ae <_close_r+0x1a>
 80010ac:	6023      	str	r3, [r4, #0]
 80010ae:	bd38      	pop	{r3, r4, r5, pc}
 80010b0:	200003b4 			@ <UNDEFINED> instruction: 0x200003b4

080010b4 <_free_r>:
 80010b4:	b538      	push	{r3, r4, r5, lr}
 80010b6:	4605      	mov	r5, r0
 80010b8:	2900      	cmp	r1, #0
 80010ba:	d041      	beq.n	8001140 <_free_r+0x8c>
 80010bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80010c0:	1f0c      	subs	r4, r1, #4
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	bfb8      	it	lt
 80010c6:	18e4      	addlt	r4, r4, r3
 80010c8:	f7ff ff4e 	bl	8000f68 <__malloc_lock>
 80010cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001144 <_free_r+0x90>)
 80010ce:	6813      	ldr	r3, [r2, #0]
 80010d0:	b933      	cbnz	r3, 80010e0 <_free_r+0x2c>
 80010d2:	6063      	str	r3, [r4, #4]
 80010d4:	6014      	str	r4, [r2, #0]
 80010d6:	4628      	mov	r0, r5
 80010d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010dc:	f7ff bf4a 	b.w	8000f74 <__malloc_unlock>
 80010e0:	42a3      	cmp	r3, r4
 80010e2:	d908      	bls.n	80010f6 <_free_r+0x42>
 80010e4:	6820      	ldr	r0, [r4, #0]
 80010e6:	1821      	adds	r1, r4, r0
 80010e8:	428b      	cmp	r3, r1
 80010ea:	bf01      	itttt	eq
 80010ec:	6819      	ldreq	r1, [r3, #0]
 80010ee:	685b      	ldreq	r3, [r3, #4]
 80010f0:	1809      	addeq	r1, r1, r0
 80010f2:	6021      	streq	r1, [r4, #0]
 80010f4:	e7ed      	b.n	80010d2 <_free_r+0x1e>
 80010f6:	461a      	mov	r2, r3
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	b10b      	cbz	r3, 8001100 <_free_r+0x4c>
 80010fc:	42a3      	cmp	r3, r4
 80010fe:	d9fa      	bls.n	80010f6 <_free_r+0x42>
 8001100:	6811      	ldr	r1, [r2, #0]
 8001102:	1850      	adds	r0, r2, r1
 8001104:	42a0      	cmp	r0, r4
 8001106:	d10b      	bne.n	8001120 <_free_r+0x6c>
 8001108:	6820      	ldr	r0, [r4, #0]
 800110a:	4401      	add	r1, r0
 800110c:	1850      	adds	r0, r2, r1
 800110e:	4283      	cmp	r3, r0
 8001110:	6011      	str	r1, [r2, #0]
 8001112:	d1e0      	bne.n	80010d6 <_free_r+0x22>
 8001114:	6818      	ldr	r0, [r3, #0]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	6053      	str	r3, [r2, #4]
 800111a:	4408      	add	r0, r1
 800111c:	6010      	str	r0, [r2, #0]
 800111e:	e7da      	b.n	80010d6 <_free_r+0x22>
 8001120:	d902      	bls.n	8001128 <_free_r+0x74>
 8001122:	230c      	movs	r3, #12
 8001124:	602b      	str	r3, [r5, #0]
 8001126:	e7d6      	b.n	80010d6 <_free_r+0x22>
 8001128:	6820      	ldr	r0, [r4, #0]
 800112a:	1821      	adds	r1, r4, r0
 800112c:	428b      	cmp	r3, r1
 800112e:	bf04      	itt	eq
 8001130:	6819      	ldreq	r1, [r3, #0]
 8001132:	685b      	ldreq	r3, [r3, #4]
 8001134:	6063      	str	r3, [r4, #4]
 8001136:	bf04      	itt	eq
 8001138:	1809      	addeq	r1, r1, r0
 800113a:	6021      	streq	r1, [r4, #0]
 800113c:	6054      	str	r4, [r2, #4]
 800113e:	e7ca      	b.n	80010d6 <_free_r+0x22>
 8001140:	bd38      	pop	{r3, r4, r5, pc}
 8001142:	bf00      	nop
 8001144:	200003b0 			@ <UNDEFINED> instruction: 0x200003b0

08001148 <MX_USART2_UART_Init>:
 8001148:	b508      	push	{r3, lr}
 800114a:	480a      	ldr	r0, [pc, #40]	@ (8001174 <MX_USART2_UART_Init+0x2c>)
 800114c:	4b0a      	ldr	r3, [pc, #40]	@ (8001178 <MX_USART2_UART_Init+0x30>)
 800114e:	6003      	str	r3, [r0, #0]
 8001150:	f44f 3361 	mov.w	r3, #230400	@ 0x38400
 8001154:	6043      	str	r3, [r0, #4]
 8001156:	2300      	movs	r3, #0
 8001158:	6083      	str	r3, [r0, #8]
 800115a:	60c3      	str	r3, [r0, #12]
 800115c:	6103      	str	r3, [r0, #16]
 800115e:	220c      	movs	r2, #12
 8001160:	6142      	str	r2, [r0, #20]
 8001162:	6183      	str	r3, [r0, #24]
 8001164:	61c3      	str	r3, [r0, #28]
 8001166:	f002 f818 	bl	800319a <HAL_UART_Init>
 800116a:	b108      	cbz	r0, 8001170 <MX_USART2_UART_Init+0x28>
 800116c:	b672      	cpsid	i
 800116e:	e7fe      	b.n	800116e <MX_USART2_UART_Init+0x26>
 8001170:	bd08      	pop	{r3, pc}
 8001172:	bf00      	nop
 8001174:	200003b8 			@ <UNDEFINED> instruction: 0x200003b8
 8001178:	40004400 	andmi	r4, r0, r0, lsl #8

0800117c <_write>:
 800117c:	b510      	push	{r4, lr}
 800117e:	4614      	mov	r4, r2
 8001180:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001184:	b292      	uxth	r2, r2
 8001186:	4802      	ldr	r0, [pc, #8]	@ (8001190 <_write+0x14>)
 8001188:	f002 f837 	bl	80031fa <HAL_UART_Transmit>
 800118c:	4620      	mov	r0, r4
 800118e:	bd10      	pop	{r4, pc}
 8001190:	200003b8 			@ <UNDEFINED> instruction: 0x200003b8

08001194 <SystemClock_Config>:
 8001194:	b500      	push	{lr}
 8001196:	b095      	sub	sp, #84	@ 0x54
 8001198:	2234      	movs	r2, #52	@ 0x34
 800119a:	2100      	movs	r1, #0
 800119c:	a807      	add	r0, sp, #28
 800119e:	f7ff fd51 	bl	8000c44 <memset>
 80011a2:	2300      	movs	r3, #0
 80011a4:	9302      	str	r3, [sp, #8]
 80011a6:	9303      	str	r3, [sp, #12]
 80011a8:	9304      	str	r3, [sp, #16]
 80011aa:	9305      	str	r3, [sp, #20]
 80011ac:	9306      	str	r3, [sp, #24]
 80011ae:	9300      	str	r3, [sp, #0]
 80011b0:	4a1a      	ldr	r2, [pc, #104]	@ (800121c <SystemClock_Config+0x88>)
 80011b2:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80011b4:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 80011b8:	6411      	str	r1, [r2, #64]	@ 0x40
 80011ba:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80011bc:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 80011c0:	9200      	str	r2, [sp, #0]
 80011c2:	9a00      	ldr	r2, [sp, #0]
 80011c4:	9301      	str	r3, [sp, #4]
 80011c6:	4916      	ldr	r1, [pc, #88]	@ (8001220 <SystemClock_Config+0x8c>)
 80011c8:	680a      	ldr	r2, [r1, #0]
 80011ca:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80011ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80011d2:	600a      	str	r2, [r1, #0]
 80011d4:	680a      	ldr	r2, [r1, #0]
 80011d6:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 80011da:	9201      	str	r2, [sp, #4]
 80011dc:	9a01      	ldr	r2, [sp, #4]
 80011de:	2202      	movs	r2, #2
 80011e0:	9207      	str	r2, [sp, #28]
 80011e2:	2201      	movs	r2, #1
 80011e4:	920a      	str	r2, [sp, #40]	@ 0x28
 80011e6:	2210      	movs	r2, #16
 80011e8:	920b      	str	r2, [sp, #44]	@ 0x2c
 80011ea:	930d      	str	r3, [sp, #52]	@ 0x34
 80011ec:	a807      	add	r0, sp, #28
 80011ee:	f001 f8e3 	bl	80023b8 <HAL_RCC_OscConfig>
 80011f2:	b968      	cbnz	r0, 8001210 <SystemClock_Config+0x7c>
 80011f4:	230f      	movs	r3, #15
 80011f6:	9302      	str	r3, [sp, #8]
 80011f8:	2100      	movs	r1, #0
 80011fa:	9103      	str	r1, [sp, #12]
 80011fc:	9104      	str	r1, [sp, #16]
 80011fe:	9105      	str	r1, [sp, #20]
 8001200:	9106      	str	r1, [sp, #24]
 8001202:	a802      	add	r0, sp, #8
 8001204:	f000 ff6e 	bl	80020e4 <HAL_RCC_ClockConfig>
 8001208:	b928      	cbnz	r0, 8001216 <SystemClock_Config+0x82>
 800120a:	b015      	add	sp, #84	@ 0x54
 800120c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001210:	f00b fc08 	bl	800ca24 <Error_Handler>
 8001214:	e7ee      	b.n	80011f4 <SystemClock_Config+0x60>
 8001216:	f00b fc05 	bl	800ca24 <Error_Handler>
 800121a:	e7f6      	b.n	800120a <SystemClock_Config+0x76>
 800121c:	40023800 	andmi	r3, r2, r0, lsl #16
 8001220:	40007000 	andmi	r7, r0, r0

08001224 <stm32_startup>:
 8001224:	b510      	push	{r4, lr}
 8001226:	f7ff ff8f 	bl	8001148 <MX_USART2_UART_Init>
 800122a:	f7ff ffb3 	bl	8001194 <SystemClock_Config>
 800122e:	4c06      	ldr	r4, [pc, #24]	@ (8001248 <stm32_startup+0x24>)
 8001230:	4620      	mov	r0, r4
 8001232:	f00c fb7f 	bl	800d934 <puts>
 8001236:	4805      	ldr	r0, [pc, #20]	@ (800124c <stm32_startup+0x28>)
 8001238:	f00c fb7c 	bl	800d934 <puts>
 800123c:	4620      	mov	r0, r4
 800123e:	f00c fb79 	bl	800d934 <puts>
 8001242:	f005 fbab 	bl	800699c <main>
 8001246:	bd10      	pop	{r4, pc}
 8001248:	0800e144 	stmdaeq	r0, {r2, r6, r8, sp, lr, pc}
 800124c:	0800e05c 	stmdaeq	r0, {r2, r3, r4, r6, sp, lr, pc}

08001250 <HAL_MspInit>:
 8001250:	b082      	sub	sp, #8
 8001252:	2100      	movs	r1, #0
 8001254:	9100      	str	r1, [sp, #0]
 8001256:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <HAL_MspInit+0x34>)
 8001258:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800125a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800125e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001260:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001262:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001266:	9200      	str	r2, [sp, #0]
 8001268:	9a00      	ldr	r2, [sp, #0]
 800126a:	9101      	str	r1, [sp, #4]
 800126c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800126e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001272:	641a      	str	r2, [r3, #64]	@ 0x40
 8001274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800127a:	9301      	str	r3, [sp, #4]
 800127c:	9b01      	ldr	r3, [sp, #4]
 800127e:	b002      	add	sp, #8
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	40023800 	andmi	r3, r2, r0, lsl #16

08001288 <HAL_TIM_Base_MspInit>:
 8001288:	b082      	sub	sp, #8
 800128a:	6803      	ldr	r3, [r0, #0]
 800128c:	4a10      	ldr	r2, [pc, #64]	@ (80012d0 <HAL_TIM_Base_MspInit+0x48>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d004      	beq.n	800129c <HAL_TIM_Base_MspInit+0x14>
 8001292:	4a10      	ldr	r2, [pc, #64]	@ (80012d4 <HAL_TIM_Base_MspInit+0x4c>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d00e      	beq.n	80012b6 <HAL_TIM_Base_MspInit+0x2e>
 8001298:	b002      	add	sp, #8
 800129a:	4770      	bx	lr
 800129c:	2300      	movs	r3, #0
 800129e:	9300      	str	r3, [sp, #0]
 80012a0:	4b0d      	ldr	r3, [pc, #52]	@ (80012d8 <HAL_TIM_Base_MspInit+0x50>)
 80012a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012a4:	f042 0202 	orr.w	r2, r2, #2
 80012a8:	641a      	str	r2, [r3, #64]	@ 0x40
 80012aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ac:	f003 0302 	and.w	r3, r3, #2
 80012b0:	9300      	str	r3, [sp, #0]
 80012b2:	9b00      	ldr	r3, [sp, #0]
 80012b4:	e7f0      	b.n	8001298 <HAL_TIM_Base_MspInit+0x10>
 80012b6:	2300      	movs	r3, #0
 80012b8:	9301      	str	r3, [sp, #4]
 80012ba:	4b07      	ldr	r3, [pc, #28]	@ (80012d8 <HAL_TIM_Base_MspInit+0x50>)
 80012bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012be:	f042 0204 	orr.w	r2, r2, #4
 80012c2:	641a      	str	r2, [r3, #64]	@ 0x40
 80012c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c6:	f003 0304 	and.w	r3, r3, #4
 80012ca:	9301      	str	r3, [sp, #4]
 80012cc:	9b01      	ldr	r3, [sp, #4]
 80012ce:	e7e3      	b.n	8001298 <HAL_TIM_Base_MspInit+0x10>
 80012d0:	40000400 	andmi	r0, r0, r0, lsl #8
 80012d4:	40000800 	andmi	r0, r0, r0, lsl #16
 80012d8:	40023800 	andmi	r3, r2, r0, lsl #16

080012dc <HAL_TIM_MspPostInit>:
 80012dc:	b530      	push	{r4, r5, lr}
 80012de:	b089      	sub	sp, #36	@ 0x24
 80012e0:	2300      	movs	r3, #0
 80012e2:	9303      	str	r3, [sp, #12]
 80012e4:	9304      	str	r3, [sp, #16]
 80012e6:	9305      	str	r3, [sp, #20]
 80012e8:	9306      	str	r3, [sp, #24]
 80012ea:	9307      	str	r3, [sp, #28]
 80012ec:	6803      	ldr	r3, [r0, #0]
 80012ee:	4a25      	ldr	r2, [pc, #148]	@ (8001384 <HAL_TIM_MspPostInit+0xa8>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d004      	beq.n	80012fe <HAL_TIM_MspPostInit+0x22>
 80012f4:	4a24      	ldr	r2, [pc, #144]	@ (8001388 <HAL_TIM_MspPostInit+0xac>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d02c      	beq.n	8001354 <HAL_TIM_MspPostInit+0x78>
 80012fa:	b009      	add	sp, #36	@ 0x24
 80012fc:	bd30      	pop	{r4, r5, pc}
 80012fe:	2500      	movs	r5, #0
 8001300:	9500      	str	r5, [sp, #0]
 8001302:	4b22      	ldr	r3, [pc, #136]	@ (800138c <HAL_TIM_MspPostInit+0xb0>)
 8001304:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001306:	f042 0204 	orr.w	r2, r2, #4
 800130a:	631a      	str	r2, [r3, #48]	@ 0x30
 800130c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800130e:	f002 0204 	and.w	r2, r2, #4
 8001312:	9200      	str	r2, [sp, #0]
 8001314:	9a00      	ldr	r2, [sp, #0]
 8001316:	9501      	str	r5, [sp, #4]
 8001318:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800131a:	f042 0202 	orr.w	r2, r2, #2
 800131e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	9301      	str	r3, [sp, #4]
 8001328:	9b01      	ldr	r3, [sp, #4]
 800132a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800132e:	9303      	str	r3, [sp, #12]
 8001330:	2402      	movs	r4, #2
 8001332:	9404      	str	r4, [sp, #16]
 8001334:	9407      	str	r4, [sp, #28]
 8001336:	a903      	add	r1, sp, #12
 8001338:	4815      	ldr	r0, [pc, #84]	@ (8001390 <HAL_TIM_MspPostInit+0xb4>)
 800133a:	f000 fdd5 	bl	8001ee8 <HAL_GPIO_Init>
 800133e:	2330      	movs	r3, #48	@ 0x30
 8001340:	9303      	str	r3, [sp, #12]
 8001342:	9404      	str	r4, [sp, #16]
 8001344:	9505      	str	r5, [sp, #20]
 8001346:	9506      	str	r5, [sp, #24]
 8001348:	9407      	str	r4, [sp, #28]
 800134a:	a903      	add	r1, sp, #12
 800134c:	4811      	ldr	r0, [pc, #68]	@ (8001394 <HAL_TIM_MspPostInit+0xb8>)
 800134e:	f000 fdcb 	bl	8001ee8 <HAL_GPIO_Init>
 8001352:	e7d2      	b.n	80012fa <HAL_TIM_MspPostInit+0x1e>
 8001354:	2300      	movs	r3, #0
 8001356:	9302      	str	r3, [sp, #8]
 8001358:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <HAL_TIM_MspPostInit+0xb0>)
 800135a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800135c:	f042 0202 	orr.w	r2, r2, #2
 8001360:	631a      	str	r2, [r3, #48]	@ 0x30
 8001362:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001364:	f003 0302 	and.w	r3, r3, #2
 8001368:	9302      	str	r3, [sp, #8]
 800136a:	9b02      	ldr	r3, [sp, #8]
 800136c:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001370:	9303      	str	r3, [sp, #12]
 8001372:	2302      	movs	r3, #2
 8001374:	9304      	str	r3, [sp, #16]
 8001376:	9307      	str	r3, [sp, #28]
 8001378:	a903      	add	r1, sp, #12
 800137a:	4806      	ldr	r0, [pc, #24]	@ (8001394 <HAL_TIM_MspPostInit+0xb8>)
 800137c:	f000 fdb4 	bl	8001ee8 <HAL_GPIO_Init>
 8001380:	e7bb      	b.n	80012fa <HAL_TIM_MspPostInit+0x1e>
 8001382:	bf00      	nop
 8001384:	40000400 	andmi	r0, r0, r0, lsl #8
 8001388:	40000800 	andmi	r0, r0, r0, lsl #16
 800138c:	40023800 	andmi	r3, r2, r0, lsl #16
 8001390:	40020800 	andmi	r0, r2, r0, lsl #16
 8001394:	40020400 	andmi	r0, r2, r0, lsl #8

08001398 <HAL_UART_MspInit>:
 8001398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800139a:	b093      	sub	sp, #76	@ 0x4c
 800139c:	2300      	movs	r3, #0
 800139e:	930d      	str	r3, [sp, #52]	@ 0x34
 80013a0:	930e      	str	r3, [sp, #56]	@ 0x38
 80013a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80013a4:	9310      	str	r3, [sp, #64]	@ 0x40
 80013a6:	9311      	str	r3, [sp, #68]	@ 0x44
 80013a8:	6803      	ldr	r3, [r0, #0]
 80013aa:	4a7c      	ldr	r2, [pc, #496]	@ (800159c <HAL_UART_MspInit+0x204>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d014      	beq.n	80013da <HAL_UART_MspInit+0x42>
 80013b0:	4604      	mov	r4, r0
 80013b2:	4a7b      	ldr	r2, [pc, #492]	@ (80015a0 <HAL_UART_MspInit+0x208>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d032      	beq.n	800141e <HAL_UART_MspInit+0x86>
 80013b8:	4a7a      	ldr	r2, [pc, #488]	@ (80015a4 <HAL_UART_MspInit+0x20c>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d067      	beq.n	800148e <HAL_UART_MspInit+0xf6>
 80013be:	4a7a      	ldr	r2, [pc, #488]	@ (80015a8 <HAL_UART_MspInit+0x210>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	f000 80c8 	beq.w	8001556 <HAL_UART_MspInit+0x1be>
 80013c6:	4a79      	ldr	r2, [pc, #484]	@ (80015ac <HAL_UART_MspInit+0x214>)
 80013c8:	4293      	cmp	r3, r2
 80013ca:	f000 8103 	beq.w	80015d4 <HAL_UART_MspInit+0x23c>
 80013ce:	4a78      	ldr	r2, [pc, #480]	@ (80015b0 <HAL_UART_MspInit+0x218>)
 80013d0:	4293      	cmp	r3, r2
 80013d2:	f000 816a 	beq.w	80016aa <HAL_UART_MspInit+0x312>
 80013d6:	b013      	add	sp, #76	@ 0x4c
 80013d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013da:	2100      	movs	r1, #0
 80013dc:	9100      	str	r1, [sp, #0]
 80013de:	4b75      	ldr	r3, [pc, #468]	@ (80015b4 <HAL_UART_MspInit+0x21c>)
 80013e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013e2:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80013e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80013e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013ea:	f402 2200 	and.w	r2, r2, #524288	@ 0x80000
 80013ee:	9200      	str	r2, [sp, #0]
 80013f0:	9a00      	ldr	r2, [sp, #0]
 80013f2:	9101      	str	r1, [sp, #4]
 80013f4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80013f6:	f042 0201 	orr.w	r2, r2, #1
 80013fa:	631a      	str	r2, [r3, #48]	@ 0x30
 80013fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	9301      	str	r3, [sp, #4]
 8001404:	9b01      	ldr	r3, [sp, #4]
 8001406:	2303      	movs	r3, #3
 8001408:	930d      	str	r3, [sp, #52]	@ 0x34
 800140a:	2202      	movs	r2, #2
 800140c:	920e      	str	r2, [sp, #56]	@ 0x38
 800140e:	9310      	str	r3, [sp, #64]	@ 0x40
 8001410:	2308      	movs	r3, #8
 8001412:	9311      	str	r3, [sp, #68]	@ 0x44
 8001414:	a90d      	add	r1, sp, #52	@ 0x34
 8001416:	4868      	ldr	r0, [pc, #416]	@ (80015b8 <HAL_UART_MspInit+0x220>)
 8001418:	f000 fd66 	bl	8001ee8 <HAL_GPIO_Init>
 800141c:	e7db      	b.n	80013d6 <HAL_UART_MspInit+0x3e>
 800141e:	2400      	movs	r4, #0
 8001420:	9402      	str	r4, [sp, #8]
 8001422:	4b64      	ldr	r3, [pc, #400]	@ (80015b4 <HAL_UART_MspInit+0x21c>)
 8001424:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001426:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800142a:	641a      	str	r2, [r3, #64]	@ 0x40
 800142c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800142e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001432:	9202      	str	r2, [sp, #8]
 8001434:	9a02      	ldr	r2, [sp, #8]
 8001436:	9403      	str	r4, [sp, #12]
 8001438:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800143a:	f042 0204 	orr.w	r2, r2, #4
 800143e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001440:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001442:	f002 0204 	and.w	r2, r2, #4
 8001446:	9203      	str	r2, [sp, #12]
 8001448:	9a03      	ldr	r2, [sp, #12]
 800144a:	9404      	str	r4, [sp, #16]
 800144c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800144e:	f042 0208 	orr.w	r2, r2, #8
 8001452:	631a      	str	r2, [r3, #48]	@ 0x30
 8001454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001456:	f003 0308 	and.w	r3, r3, #8
 800145a:	9304      	str	r3, [sp, #16]
 800145c:	9b04      	ldr	r3, [sp, #16]
 800145e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001462:	930d      	str	r3, [sp, #52]	@ 0x34
 8001464:	2702      	movs	r7, #2
 8001466:	970e      	str	r7, [sp, #56]	@ 0x38
 8001468:	2603      	movs	r6, #3
 800146a:	9610      	str	r6, [sp, #64]	@ 0x40
 800146c:	2508      	movs	r5, #8
 800146e:	9511      	str	r5, [sp, #68]	@ 0x44
 8001470:	a90d      	add	r1, sp, #52	@ 0x34
 8001472:	4852      	ldr	r0, [pc, #328]	@ (80015bc <HAL_UART_MspInit+0x224>)
 8001474:	f000 fd38 	bl	8001ee8 <HAL_GPIO_Init>
 8001478:	2304      	movs	r3, #4
 800147a:	930d      	str	r3, [sp, #52]	@ 0x34
 800147c:	970e      	str	r7, [sp, #56]	@ 0x38
 800147e:	940f      	str	r4, [sp, #60]	@ 0x3c
 8001480:	9610      	str	r6, [sp, #64]	@ 0x40
 8001482:	9511      	str	r5, [sp, #68]	@ 0x44
 8001484:	a90d      	add	r1, sp, #52	@ 0x34
 8001486:	484e      	ldr	r0, [pc, #312]	@ (80015c0 <HAL_UART_MspInit+0x228>)
 8001488:	f000 fd2e 	bl	8001ee8 <HAL_GPIO_Init>
 800148c:	e7a3      	b.n	80013d6 <HAL_UART_MspInit+0x3e>
 800148e:	2500      	movs	r5, #0
 8001490:	9505      	str	r5, [sp, #20]
 8001492:	4b48      	ldr	r3, [pc, #288]	@ (80015b4 <HAL_UART_MspInit+0x21c>)
 8001494:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001496:	f042 0210 	orr.w	r2, r2, #16
 800149a:	645a      	str	r2, [r3, #68]	@ 0x44
 800149c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800149e:	f002 0210 	and.w	r2, r2, #16
 80014a2:	9205      	str	r2, [sp, #20]
 80014a4:	9a05      	ldr	r2, [sp, #20]
 80014a6:	9506      	str	r5, [sp, #24]
 80014a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80014aa:	f042 0201 	orr.w	r2, r2, #1
 80014ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	9306      	str	r3, [sp, #24]
 80014b8:	9b06      	ldr	r3, [sp, #24]
 80014ba:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80014be:	930d      	str	r3, [sp, #52]	@ 0x34
 80014c0:	2302      	movs	r3, #2
 80014c2:	930e      	str	r3, [sp, #56]	@ 0x38
 80014c4:	2303      	movs	r3, #3
 80014c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80014c8:	2307      	movs	r3, #7
 80014ca:	9311      	str	r3, [sp, #68]	@ 0x44
 80014cc:	a90d      	add	r1, sp, #52	@ 0x34
 80014ce:	483a      	ldr	r0, [pc, #232]	@ (80015b8 <HAL_UART_MspInit+0x220>)
 80014d0:	f000 fd0a 	bl	8001ee8 <HAL_GPIO_Init>
 80014d4:	483b      	ldr	r0, [pc, #236]	@ (80015c4 <HAL_UART_MspInit+0x22c>)
 80014d6:	4b3c      	ldr	r3, [pc, #240]	@ (80015c8 <HAL_UART_MspInit+0x230>)
 80014d8:	6003      	str	r3, [r0, #0]
 80014da:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80014de:	6043      	str	r3, [r0, #4]
 80014e0:	6085      	str	r5, [r0, #8]
 80014e2:	60c5      	str	r5, [r0, #12]
 80014e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014e8:	6103      	str	r3, [r0, #16]
 80014ea:	6145      	str	r5, [r0, #20]
 80014ec:	6185      	str	r5, [r0, #24]
 80014ee:	61c5      	str	r5, [r0, #28]
 80014f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80014f4:	6203      	str	r3, [r0, #32]
 80014f6:	6245      	str	r5, [r0, #36]	@ 0x24
 80014f8:	f000 fb10 	bl	8001b1c <HAL_DMA_Init>
 80014fc:	bb28      	cbnz	r0, 800154a <HAL_UART_MspInit+0x1b2>
 80014fe:	4b31      	ldr	r3, [pc, #196]	@ (80015c4 <HAL_UART_MspInit+0x22c>)
 8001500:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8001502:	639c      	str	r4, [r3, #56]	@ 0x38
 8001504:	4831      	ldr	r0, [pc, #196]	@ (80015cc <HAL_UART_MspInit+0x234>)
 8001506:	4b32      	ldr	r3, [pc, #200]	@ (80015d0 <HAL_UART_MspInit+0x238>)
 8001508:	6003      	str	r3, [r0, #0]
 800150a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800150e:	6043      	str	r3, [r0, #4]
 8001510:	2340      	movs	r3, #64	@ 0x40
 8001512:	6083      	str	r3, [r0, #8]
 8001514:	2300      	movs	r3, #0
 8001516:	60c3      	str	r3, [r0, #12]
 8001518:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800151c:	6102      	str	r2, [r0, #16]
 800151e:	6143      	str	r3, [r0, #20]
 8001520:	6183      	str	r3, [r0, #24]
 8001522:	61c3      	str	r3, [r0, #28]
 8001524:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001528:	6202      	str	r2, [r0, #32]
 800152a:	6243      	str	r3, [r0, #36]	@ 0x24
 800152c:	f000 faf6 	bl	8001b1c <HAL_DMA_Init>
 8001530:	b970      	cbnz	r0, 8001550 <HAL_UART_MspInit+0x1b8>
 8001532:	4b26      	ldr	r3, [pc, #152]	@ (80015cc <HAL_UART_MspInit+0x234>)
 8001534:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001536:	639c      	str	r4, [r3, #56]	@ 0x38
 8001538:	2200      	movs	r2, #0
 800153a:	4611      	mov	r1, r2
 800153c:	2025      	movs	r0, #37	@ 0x25
 800153e:	f000 fa49 	bl	80019d4 <HAL_NVIC_SetPriority>
 8001542:	2025      	movs	r0, #37	@ 0x25
 8001544:	f000 fa56 	bl	80019f4 <HAL_NVIC_EnableIRQ>
 8001548:	e745      	b.n	80013d6 <HAL_UART_MspInit+0x3e>
 800154a:	f00b fa6b 	bl	800ca24 <Error_Handler>
 800154e:	e7d6      	b.n	80014fe <HAL_UART_MspInit+0x166>
 8001550:	f00b fa68 	bl	800ca24 <Error_Handler>
 8001554:	e7ed      	b.n	8001532 <HAL_UART_MspInit+0x19a>
 8001556:	2100      	movs	r1, #0
 8001558:	9107      	str	r1, [sp, #28]
 800155a:	4b16      	ldr	r3, [pc, #88]	@ (80015b4 <HAL_UART_MspInit+0x21c>)
 800155c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800155e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001562:	641a      	str	r2, [r3, #64]	@ 0x40
 8001564:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001566:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800156a:	9207      	str	r2, [sp, #28]
 800156c:	9a07      	ldr	r2, [sp, #28]
 800156e:	9108      	str	r1, [sp, #32]
 8001570:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001572:	f042 0201 	orr.w	r2, r2, #1
 8001576:	631a      	str	r2, [r3, #48]	@ 0x30
 8001578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800157a:	f003 0301 	and.w	r3, r3, #1
 800157e:	9308      	str	r3, [sp, #32]
 8001580:	9b08      	ldr	r3, [sp, #32]
 8001582:	230c      	movs	r3, #12
 8001584:	930d      	str	r3, [sp, #52]	@ 0x34
 8001586:	2302      	movs	r3, #2
 8001588:	930e      	str	r3, [sp, #56]	@ 0x38
 800158a:	2303      	movs	r3, #3
 800158c:	9310      	str	r3, [sp, #64]	@ 0x40
 800158e:	2307      	movs	r3, #7
 8001590:	9311      	str	r3, [sp, #68]	@ 0x44
 8001592:	a90d      	add	r1, sp, #52	@ 0x34
 8001594:	4808      	ldr	r0, [pc, #32]	@ (80015b8 <HAL_UART_MspInit+0x220>)
 8001596:	f000 fca7 	bl	8001ee8 <HAL_GPIO_Init>
 800159a:	e71c      	b.n	80013d6 <HAL_UART_MspInit+0x3e>
 800159c:	40004c00 	andmi	r4, r0, r0, lsl #24
 80015a0:	40005000 	andmi	r5, r0, r0
 80015a4:	40011000 	andmi	r1, r1, r0
 80015a8:	40004400 	andmi	r4, r0, r0, lsl #8
 80015ac:	40004800 	andmi	r4, r0, r0, lsl #16
 80015b0:	40011400 	andmi	r1, r1, r0, lsl #8
 80015b4:	40023800 	andmi	r3, r2, r0, lsl #16
 80015b8:	40020000 	andmi	r0, r2, r0
 80015bc:	40020800 	andmi	r0, r2, r0, lsl #16
 80015c0:	40020c00 	andmi	r0, r2, r0, lsl #24
 80015c4:	200010dc 	ldrdcs	r1, [r0], -ip
 80015c8:	40026440 	andmi	r6, r2, r0, asr #8
 80015cc:	2000107c 	andcs	r1, r0, ip, ror r0
 80015d0:	400264b8 			@ <UNDEFINED> instruction: 0x400264b8
 80015d4:	2500      	movs	r5, #0
 80015d6:	9509      	str	r5, [sp, #36]	@ 0x24
 80015d8:	4b45      	ldr	r3, [pc, #276]	@ (80016f0 <HAL_UART_MspInit+0x358>)
 80015da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015dc:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80015e0:	641a      	str	r2, [r3, #64]	@ 0x40
 80015e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015e4:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 80015e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80015ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80015ec:	950a      	str	r5, [sp, #40]	@ 0x28
 80015ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80015f0:	f042 0204 	orr.w	r2, r2, #4
 80015f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80015f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f8:	f003 0304 	and.w	r3, r3, #4
 80015fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80015fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8001600:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001604:	930d      	str	r3, [sp, #52]	@ 0x34
 8001606:	2302      	movs	r3, #2
 8001608:	930e      	str	r3, [sp, #56]	@ 0x38
 800160a:	2301      	movs	r3, #1
 800160c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800160e:	2603      	movs	r6, #3
 8001610:	9610      	str	r6, [sp, #64]	@ 0x40
 8001612:	2307      	movs	r3, #7
 8001614:	9311      	str	r3, [sp, #68]	@ 0x44
 8001616:	a90d      	add	r1, sp, #52	@ 0x34
 8001618:	4836      	ldr	r0, [pc, #216]	@ (80016f4 <HAL_UART_MspInit+0x35c>)
 800161a:	f000 fc65 	bl	8001ee8 <HAL_GPIO_Init>
 800161e:	4836      	ldr	r0, [pc, #216]	@ (80016f8 <HAL_UART_MspInit+0x360>)
 8001620:	4b36      	ldr	r3, [pc, #216]	@ (80016fc <HAL_UART_MspInit+0x364>)
 8001622:	6003      	str	r3, [r0, #0]
 8001624:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8001628:	6043      	str	r3, [r0, #4]
 800162a:	6085      	str	r5, [r0, #8]
 800162c:	60c5      	str	r5, [r0, #12]
 800162e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001632:	6103      	str	r3, [r0, #16]
 8001634:	6145      	str	r5, [r0, #20]
 8001636:	6185      	str	r5, [r0, #24]
 8001638:	61c5      	str	r5, [r0, #28]
 800163a:	6205      	str	r5, [r0, #32]
 800163c:	2304      	movs	r3, #4
 800163e:	6243      	str	r3, [r0, #36]	@ 0x24
 8001640:	6286      	str	r6, [r0, #40]	@ 0x28
 8001642:	62c5      	str	r5, [r0, #44]	@ 0x2c
 8001644:	6305      	str	r5, [r0, #48]	@ 0x30
 8001646:	f000 fa69 	bl	8001b1c <HAL_DMA_Init>
 800164a:	bb40      	cbnz	r0, 800169e <HAL_UART_MspInit+0x306>
 800164c:	4b2a      	ldr	r3, [pc, #168]	@ (80016f8 <HAL_UART_MspInit+0x360>)
 800164e:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8001650:	639c      	str	r4, [r3, #56]	@ 0x38
 8001652:	482b      	ldr	r0, [pc, #172]	@ (8001700 <HAL_UART_MspInit+0x368>)
 8001654:	4b2b      	ldr	r3, [pc, #172]	@ (8001704 <HAL_UART_MspInit+0x36c>)
 8001656:	6003      	str	r3, [r0, #0]
 8001658:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800165c:	6043      	str	r3, [r0, #4]
 800165e:	2340      	movs	r3, #64	@ 0x40
 8001660:	6083      	str	r3, [r0, #8]
 8001662:	2300      	movs	r3, #0
 8001664:	60c3      	str	r3, [r0, #12]
 8001666:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800166a:	6102      	str	r2, [r0, #16]
 800166c:	6143      	str	r3, [r0, #20]
 800166e:	6183      	str	r3, [r0, #24]
 8001670:	61c3      	str	r3, [r0, #28]
 8001672:	6203      	str	r3, [r0, #32]
 8001674:	2204      	movs	r2, #4
 8001676:	6242      	str	r2, [r0, #36]	@ 0x24
 8001678:	2203      	movs	r2, #3
 800167a:	6282      	str	r2, [r0, #40]	@ 0x28
 800167c:	62c3      	str	r3, [r0, #44]	@ 0x2c
 800167e:	6303      	str	r3, [r0, #48]	@ 0x30
 8001680:	f000 fa4c 	bl	8001b1c <HAL_DMA_Init>
 8001684:	b970      	cbnz	r0, 80016a4 <HAL_UART_MspInit+0x30c>
 8001686:	4b1e      	ldr	r3, [pc, #120]	@ (8001700 <HAL_UART_MspInit+0x368>)
 8001688:	63a3      	str	r3, [r4, #56]	@ 0x38
 800168a:	639c      	str	r4, [r3, #56]	@ 0x38
 800168c:	2200      	movs	r2, #0
 800168e:	4611      	mov	r1, r2
 8001690:	2027      	movs	r0, #39	@ 0x27
 8001692:	f000 f99f 	bl	80019d4 <HAL_NVIC_SetPriority>
 8001696:	2027      	movs	r0, #39	@ 0x27
 8001698:	f000 f9ac 	bl	80019f4 <HAL_NVIC_EnableIRQ>
 800169c:	e69b      	b.n	80013d6 <HAL_UART_MspInit+0x3e>
 800169e:	f00b f9c1 	bl	800ca24 <Error_Handler>
 80016a2:	e7d3      	b.n	800164c <HAL_UART_MspInit+0x2b4>
 80016a4:	f00b f9be 	bl	800ca24 <Error_Handler>
 80016a8:	e7ed      	b.n	8001686 <HAL_UART_MspInit+0x2ee>
 80016aa:	2100      	movs	r1, #0
 80016ac:	910b      	str	r1, [sp, #44]	@ 0x2c
 80016ae:	4b10      	ldr	r3, [pc, #64]	@ (80016f0 <HAL_UART_MspInit+0x358>)
 80016b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80016b2:	f042 0220 	orr.w	r2, r2, #32
 80016b6:	645a      	str	r2, [r3, #68]	@ 0x44
 80016b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80016ba:	f002 0220 	and.w	r2, r2, #32
 80016be:	920b      	str	r2, [sp, #44]	@ 0x2c
 80016c0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80016c2:	910c      	str	r1, [sp, #48]	@ 0x30
 80016c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80016c6:	f042 0204 	orr.w	r2, r2, #4
 80016ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	f003 0304 	and.w	r3, r3, #4
 80016d2:	930c      	str	r3, [sp, #48]	@ 0x30
 80016d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80016d6:	23c0      	movs	r3, #192	@ 0xc0
 80016d8:	930d      	str	r3, [sp, #52]	@ 0x34
 80016da:	2302      	movs	r3, #2
 80016dc:	930e      	str	r3, [sp, #56]	@ 0x38
 80016de:	2303      	movs	r3, #3
 80016e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80016e2:	2308      	movs	r3, #8
 80016e4:	9311      	str	r3, [sp, #68]	@ 0x44
 80016e6:	a90d      	add	r1, sp, #52	@ 0x34
 80016e8:	4802      	ldr	r0, [pc, #8]	@ (80016f4 <HAL_UART_MspInit+0x35c>)
 80016ea:	f000 fbfd 	bl	8001ee8 <HAL_GPIO_Init>
 80016ee:	e672      	b.n	80013d6 <HAL_UART_MspInit+0x3e>
 80016f0:	40023800 	andmi	r3, r2, r0, lsl #16
 80016f4:	40020800 	andmi	r0, r2, r0, lsl #16
 80016f8:	20000e54 	andcs	r0, r0, r4, asr lr
 80016fc:	40026028 	andmi	r6, r2, r8, lsr #32
 8001700:	20000df4 	strdcs	r0, [r0], -r4
 8001704:	40026058 	andmi	r6, r2, r8, asr r0

08001708 <NMI_Handler>:
 8001708:	e7fe      	b.n	8001708 <NMI_Handler>

0800170a <HardFault_Handler>:
 800170a:	e7fe      	b.n	800170a <HardFault_Handler>

0800170c <MemManage_Handler>:
 800170c:	e7fe      	b.n	800170c <MemManage_Handler>

0800170e <BusFault_Handler>:
 800170e:	e7fe      	b.n	800170e <BusFault_Handler>

08001710 <UsageFault_Handler>:
 8001710:	e7fe      	b.n	8001710 <UsageFault_Handler>

08001712 <SVC_Handler>:
 8001712:	4770      	bx	lr

08001714 <DebugMon_Handler>:
 8001714:	4770      	bx	lr

08001716 <PendSV_Handler>:
 8001716:	4770      	bx	lr

08001718 <SysTick_Handler>:
 8001718:	b508      	push	{r3, lr}
 800171a:	f000 f8e1 	bl	80018e0 <HAL_IncTick>
 800171e:	bd08      	pop	{r3, pc}

08001720 <USART2_IRQHandler>:
 8001720:	b508      	push	{r3, lr}
 8001722:	4802      	ldr	r0, [pc, #8]	@ (800172c <USART2_IRQHandler+0xc>)
 8001724:	f001 ff5e 	bl	80035e4 <HAL_UART_IRQHandler>
 8001728:	bd08      	pop	{r3, pc}
 800172a:	bf00      	nop
 800172c:	200003b8 			@ <UNDEFINED> instruction: 0x200003b8

08001730 <USART3_IRQHandler>:
 8001730:	b508      	push	{r3, lr}
 8001732:	4802      	ldr	r0, [pc, #8]	@ (800173c <USART3_IRQHandler+0xc>)
 8001734:	f001 ff56 	bl	80035e4 <HAL_UART_IRQHandler>
 8001738:	bd08      	pop	{r3, pc}
 800173a:	bf00      	nop
 800173c:	20000eb4 			@ <UNDEFINED> instruction: 0x20000eb4

08001740 <UART4_IRQHandler>:
 8001740:	b508      	push	{r3, lr}
 8001742:	4802      	ldr	r0, [pc, #8]	@ (800174c <UART4_IRQHandler+0xc>)
 8001744:	f001 ff4e 	bl	80035e4 <HAL_UART_IRQHandler>
 8001748:	bd08      	pop	{r3, pc}
 800174a:	bf00      	nop
 800174c:	20000ca4 	andcs	r0, r0, r4, lsr #25

08001750 <UART5_IRQHandler>:
 8001750:	b508      	push	{r3, lr}
 8001752:	4802      	ldr	r0, [pc, #8]	@ (800175c <UART5_IRQHandler+0xc>)
 8001754:	f001 ff46 	bl	80035e4 <HAL_UART_IRQHandler>
 8001758:	bd08      	pop	{r3, pc}
 800175a:	bf00      	nop
 800175c:	20000c5c 	andcs	r0, r0, ip, asr ip

08001760 <DMA1_Stream1_IRQHandler>:
 8001760:	b508      	push	{r3, lr}
 8001762:	4802      	ldr	r0, [pc, #8]	@ (800176c <DMA1_Stream1_IRQHandler+0xc>)
 8001764:	f000 fad2 	bl	8001d0c <HAL_DMA_IRQHandler>
 8001768:	bd08      	pop	{r3, pc}
 800176a:	bf00      	nop
 800176c:	20000e54 	andcs	r0, r0, r4, asr lr

08001770 <DMA1_Stream3_IRQHandler>:
 8001770:	b508      	push	{r3, lr}
 8001772:	4802      	ldr	r0, [pc, #8]	@ (800177c <DMA1_Stream3_IRQHandler+0xc>)
 8001774:	f000 faca 	bl	8001d0c <HAL_DMA_IRQHandler>
 8001778:	bd08      	pop	{r3, pc}
 800177a:	bf00      	nop
 800177c:	20000df4 	strdcs	r0, [r0], -r4

08001780 <USART1_IRQHandler>:
 8001780:	b508      	push	{r3, lr}
 8001782:	4802      	ldr	r0, [pc, #8]	@ (800178c <USART1_IRQHandler+0xc>)
 8001784:	f001 ff2e 	bl	80035e4 <HAL_UART_IRQHandler>
 8001788:	bd08      	pop	{r3, pc}
 800178a:	bf00      	nop
 800178c:	2000113c 	andcs	r1, r0, ip, lsr r1

08001790 <DMA2_Stream2_IRQHandler>:
 8001790:	b508      	push	{r3, lr}
 8001792:	4802      	ldr	r0, [pc, #8]	@ (800179c <DMA2_Stream2_IRQHandler+0xc>)
 8001794:	f000 faba 	bl	8001d0c <HAL_DMA_IRQHandler>
 8001798:	bd08      	pop	{r3, pc}
 800179a:	bf00      	nop
 800179c:	200010dc 	ldrdcs	r1, [r0], -ip

080017a0 <DMA2_Stream7_IRQHandler>:
 80017a0:	b508      	push	{r3, lr}
 80017a2:	4802      	ldr	r0, [pc, #8]	@ (80017ac <DMA2_Stream7_IRQHandler+0xc>)
 80017a4:	f000 fab2 	bl	8001d0c <HAL_DMA_IRQHandler>
 80017a8:	bd08      	pop	{r3, pc}
 80017aa:	bf00      	nop
 80017ac:	2000107c 	andcs	r1, r0, ip, ror r0

080017b0 <_kill>:
 80017b0:	b508      	push	{r3, lr}
 80017b2:	f00c f94b 	bl	800da4c <__errno>
 80017b6:	2316      	movs	r3, #22
 80017b8:	6003      	str	r3, [r0, #0]
 80017ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017be:	bd08      	pop	{r3, pc}

080017c0 <_exit>:
 80017c0:	b508      	push	{r3, lr}
 80017c2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80017c6:	f7ff fff3 	bl	80017b0 <_kill>
 80017ca:	e7fe      	b.n	80017ca <_exit+0xa>

080017cc <_read>:
 80017cc:	b570      	push	{r4, r5, r6, lr}
 80017ce:	460c      	mov	r4, r1
 80017d0:	4616      	mov	r6, r2
 80017d2:	2500      	movs	r5, #0
 80017d4:	e006      	b.n	80017e4 <_read+0x18>
 80017d6:	f3af 8000 	nop.w
 80017da:	4621      	mov	r1, r4
 80017dc:	f801 0b01 	strb.w	r0, [r1], #1
 80017e0:	3501      	adds	r5, #1
 80017e2:	460c      	mov	r4, r1
 80017e4:	42b5      	cmp	r5, r6
 80017e6:	dbf6      	blt.n	80017d6 <_read+0xa>
 80017e8:	4630      	mov	r0, r6
 80017ea:	bd70      	pop	{r4, r5, r6, pc}

080017ec <_close>:
 80017ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80017f0:	4770      	bx	lr

080017f2 <_fstat>:
 80017f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017f6:	604b      	str	r3, [r1, #4]
 80017f8:	2000      	movs	r0, #0
 80017fa:	4770      	bx	lr

080017fc <_isatty>:
 80017fc:	2001      	movs	r0, #1
 80017fe:	4770      	bx	lr

08001800 <_lseek>:
 8001800:	2000      	movs	r0, #0
 8001802:	4770      	bx	lr

08001804 <_sbrk>:
 8001804:	b510      	push	{r4, lr}
 8001806:	4603      	mov	r3, r0
 8001808:	4a0c      	ldr	r2, [pc, #48]	@ (800183c <_sbrk+0x38>)
 800180a:	490d      	ldr	r1, [pc, #52]	@ (8001840 <_sbrk+0x3c>)
 800180c:	480d      	ldr	r0, [pc, #52]	@ (8001844 <_sbrk+0x40>)
 800180e:	6800      	ldr	r0, [r0, #0]
 8001810:	b140      	cbz	r0, 8001824 <_sbrk+0x20>
 8001812:	480c      	ldr	r0, [pc, #48]	@ (8001844 <_sbrk+0x40>)
 8001814:	6800      	ldr	r0, [r0, #0]
 8001816:	4403      	add	r3, r0
 8001818:	1a52      	subs	r2, r2, r1
 800181a:	4293      	cmp	r3, r2
 800181c:	d806      	bhi.n	800182c <_sbrk+0x28>
 800181e:	4a09      	ldr	r2, [pc, #36]	@ (8001844 <_sbrk+0x40>)
 8001820:	6013      	str	r3, [r2, #0]
 8001822:	bd10      	pop	{r4, pc}
 8001824:	4807      	ldr	r0, [pc, #28]	@ (8001844 <_sbrk+0x40>)
 8001826:	4c08      	ldr	r4, [pc, #32]	@ (8001848 <_sbrk+0x44>)
 8001828:	6004      	str	r4, [r0, #0]
 800182a:	e7f2      	b.n	8001812 <_sbrk+0xe>
 800182c:	f00c f90e 	bl	800da4c <__errno>
 8001830:	230c      	movs	r3, #12
 8001832:	6003      	str	r3, [r0, #0]
 8001834:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001838:	e7f3      	b.n	8001822 <_sbrk+0x1e>
 800183a:	bf00      	nop
 800183c:	20020000 	andcs	r0, r2, r0
 8001840:	00000400 	andeq	r0, r0, r0, lsl #8
 8001844:	20000400 	andcs	r0, r0, r0, lsl #8
 8001848:	20001420 	andcs	r1, r0, r0, lsr #8

0800184c <SystemInit>:
 800184c:	4a03      	ldr	r2, [pc, #12]	@ (800185c <SystemInit+0x10>)
 800184e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001852:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001856:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800185a:	4770      	bx	lr
 800185c:	e000ed00 	and	lr, r0, r0, lsl #26

08001860 <HAL_InitTick>:
 8001860:	b510      	push	{r4, lr}
 8001862:	4604      	mov	r4, r0
 8001864:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <HAL_InitTick+0x40>)
 8001866:	781a      	ldrb	r2, [r3, #0]
 8001868:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800186c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001870:	4a0c      	ldr	r2, [pc, #48]	@ (80018a4 <HAL_InitTick+0x44>)
 8001872:	6810      	ldr	r0, [r2, #0]
 8001874:	fbb0 f0f3 	udiv	r0, r0, r3
 8001878:	f000 f8c0 	bl	80019fc <HAL_SYSTICK_Config>
 800187c:	b968      	cbnz	r0, 800189a <HAL_InitTick+0x3a>
 800187e:	2c0f      	cmp	r4, #15
 8001880:	d901      	bls.n	8001886 <HAL_InitTick+0x26>
 8001882:	2001      	movs	r0, #1
 8001884:	e00a      	b.n	800189c <HAL_InitTick+0x3c>
 8001886:	2200      	movs	r2, #0
 8001888:	4621      	mov	r1, r4
 800188a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800188e:	f000 f8a1 	bl	80019d4 <HAL_NVIC_SetPriority>
 8001892:	4b05      	ldr	r3, [pc, #20]	@ (80018a8 <HAL_InitTick+0x48>)
 8001894:	601c      	str	r4, [r3, #0]
 8001896:	2000      	movs	r0, #0
 8001898:	e000      	b.n	800189c <HAL_InitTick+0x3c>
 800189a:	2001      	movs	r0, #1
 800189c:	bd10      	pop	{r4, pc}
 800189e:	bf00      	nop
 80018a0:	20000060 	andcs	r0, r0, r0, rrx
 80018a4:	2000005c 	andcs	r0, r0, ip, asr r0
 80018a8:	20000064 	andcs	r0, r0, r4, rrx

080018ac <HAL_Init>:
 80018ac:	b508      	push	{r3, lr}
 80018ae:	4b0b      	ldr	r3, [pc, #44]	@ (80018dc <HAL_Init+0x30>)
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	2003      	movs	r0, #3
 80018ca:	f000 f871 	bl	80019b0 <HAL_NVIC_SetPriorityGrouping>
 80018ce:	200f      	movs	r0, #15
 80018d0:	f7ff ffc6 	bl	8001860 <HAL_InitTick>
 80018d4:	f7ff fcbc 	bl	8001250 <HAL_MspInit>
 80018d8:	2000      	movs	r0, #0
 80018da:	bd08      	pop	{r3, pc}
 80018dc:	40023c00 	andmi	r3, r2, r0, lsl #24

080018e0 <HAL_IncTick>:
 80018e0:	4a03      	ldr	r2, [pc, #12]	@ (80018f0 <HAL_IncTick+0x10>)
 80018e2:	6811      	ldr	r1, [r2, #0]
 80018e4:	4b03      	ldr	r3, [pc, #12]	@ (80018f4 <HAL_IncTick+0x14>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	440b      	add	r3, r1
 80018ea:	6013      	str	r3, [r2, #0]
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	20000404 	andcs	r0, r0, r4, lsl #8
 80018f4:	20000060 	andcs	r0, r0, r0, rrx

080018f8 <HAL_GetTick>:
 80018f8:	4b01      	ldr	r3, [pc, #4]	@ (8001900 <HAL_GetTick+0x8>)
 80018fa:	6818      	ldr	r0, [r3, #0]
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	20000404 	andcs	r0, r0, r4, lsl #8

08001904 <HAL_Delay>:
 8001904:	b538      	push	{r3, r4, r5, lr}
 8001906:	4604      	mov	r4, r0
 8001908:	f7ff fff6 	bl	80018f8 <HAL_GetTick>
 800190c:	4605      	mov	r5, r0
 800190e:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8001912:	d002      	beq.n	800191a <HAL_Delay+0x16>
 8001914:	4b04      	ldr	r3, [pc, #16]	@ (8001928 <HAL_Delay+0x24>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	441c      	add	r4, r3
 800191a:	f7ff ffed 	bl	80018f8 <HAL_GetTick>
 800191e:	1b40      	subs	r0, r0, r5
 8001920:	42a0      	cmp	r0, r4
 8001922:	d3fa      	bcc.n	800191a <HAL_Delay+0x16>
 8001924:	bd38      	pop	{r3, r4, r5, pc}
 8001926:	bf00      	nop
 8001928:	20000060 	andcs	r0, r0, r0, rrx

0800192c <__NVIC_EnableIRQ>:
 800192c:	2800      	cmp	r0, #0
 800192e:	db07      	blt.n	8001940 <__NVIC_EnableIRQ+0x14>
 8001930:	f000 021f 	and.w	r2, r0, #31
 8001934:	0940      	lsrs	r0, r0, #5
 8001936:	2301      	movs	r3, #1
 8001938:	4093      	lsls	r3, r2
 800193a:	4a02      	ldr	r2, [pc, #8]	@ (8001944 <__NVIC_EnableIRQ+0x18>)
 800193c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	e000e100 	and	lr, r0, r0, lsl #2

08001948 <__NVIC_SetPriority>:
 8001948:	2800      	cmp	r0, #0
 800194a:	db08      	blt.n	800195e <__NVIC_SetPriority+0x16>
 800194c:	0109      	lsls	r1, r1, #4
 800194e:	b2c9      	uxtb	r1, r1
 8001950:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001954:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001958:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 800195c:	4770      	bx	lr
 800195e:	f000 000f 	and.w	r0, r0, #15
 8001962:	0109      	lsls	r1, r1, #4
 8001964:	b2c9      	uxtb	r1, r1
 8001966:	4b01      	ldr	r3, [pc, #4]	@ (800196c <__NVIC_SetPriority+0x24>)
 8001968:	5419      	strb	r1, [r3, r0]
 800196a:	4770      	bx	lr
 800196c:	e000ed14 	and	lr, r0, r4, lsl sp

08001970 <NVIC_EncodePriority>:
 8001970:	b500      	push	{lr}
 8001972:	f000 0007 	and.w	r0, r0, #7
 8001976:	f1c0 0c07 	rsb	ip, r0, #7
 800197a:	f1bc 0f04 	cmp.w	ip, #4
 800197e:	bf28      	it	cs
 8001980:	f04f 0c04 	movcs.w	ip, #4
 8001984:	1d03      	adds	r3, r0, #4
 8001986:	2b06      	cmp	r3, #6
 8001988:	d90f      	bls.n	80019aa <NVIC_EncodePriority+0x3a>
 800198a:	1ec3      	subs	r3, r0, #3
 800198c:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8001990:	fa0e f00c 	lsl.w	r0, lr, ip
 8001994:	ea21 0100 	bic.w	r1, r1, r0
 8001998:	4099      	lsls	r1, r3
 800199a:	fa0e fe03 	lsl.w	lr, lr, r3
 800199e:	ea22 020e 	bic.w	r2, r2, lr
 80019a2:	ea41 0002 	orr.w	r0, r1, r2
 80019a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80019aa:	2300      	movs	r3, #0
 80019ac:	e7ee      	b.n	800198c <NVIC_EncodePriority+0x1c>
	...

080019b0 <HAL_NVIC_SetPriorityGrouping>:
 80019b0:	4a07      	ldr	r2, [pc, #28]	@ (80019d0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80019b2:	68d3      	ldr	r3, [r2, #12]
 80019b4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80019b8:	041b      	lsls	r3, r3, #16
 80019ba:	0c1b      	lsrs	r3, r3, #16
 80019bc:	0200      	lsls	r0, r0, #8
 80019be:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
 80019c2:	4303      	orrs	r3, r0
 80019c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019cc:	60d3      	str	r3, [r2, #12]
 80019ce:	4770      	bx	lr
 80019d0:	e000ed00 	and	lr, r0, r0, lsl #26

080019d4 <HAL_NVIC_SetPriority>:
 80019d4:	b510      	push	{r4, lr}
 80019d6:	4604      	mov	r4, r0
 80019d8:	4b05      	ldr	r3, [pc, #20]	@ (80019f0 <HAL_NVIC_SetPriority+0x1c>)
 80019da:	68d8      	ldr	r0, [r3, #12]
 80019dc:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80019e0:	f7ff ffc6 	bl	8001970 <NVIC_EncodePriority>
 80019e4:	4601      	mov	r1, r0
 80019e6:	4620      	mov	r0, r4
 80019e8:	f7ff ffae 	bl	8001948 <__NVIC_SetPriority>
 80019ec:	bd10      	pop	{r4, pc}
 80019ee:	bf00      	nop
 80019f0:	e000ed00 	and	lr, r0, r0, lsl #26

080019f4 <HAL_NVIC_EnableIRQ>:
 80019f4:	b508      	push	{r3, lr}
 80019f6:	f7ff ff99 	bl	800192c <__NVIC_EnableIRQ>
 80019fa:	bd08      	pop	{r3, pc}

080019fc <HAL_SYSTICK_Config>:
 80019fc:	3801      	subs	r0, #1
 80019fe:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001a02:	d20b      	bcs.n	8001a1c <HAL_SYSTICK_Config+0x20>
 8001a04:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001a08:	6158      	str	r0, [r3, #20]
 8001a0a:	4a05      	ldr	r2, [pc, #20]	@ (8001a20 <HAL_SYSTICK_Config+0x24>)
 8001a0c:	21f0      	movs	r1, #240	@ 0xf0
 8001a0e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
 8001a12:	2000      	movs	r0, #0
 8001a14:	6198      	str	r0, [r3, #24]
 8001a16:	2207      	movs	r2, #7
 8001a18:	611a      	str	r2, [r3, #16]
 8001a1a:	4770      	bx	lr
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	4770      	bx	lr
 8001a20:	e000ed00 	and	lr, r0, r0, lsl #26

08001a24 <DMA_SetConfig>:
 8001a24:	b430      	push	{r4, r5}
 8001a26:	6805      	ldr	r5, [r0, #0]
 8001a28:	682c      	ldr	r4, [r5, #0]
 8001a2a:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8001a2e:	602c      	str	r4, [r5, #0]
 8001a30:	6804      	ldr	r4, [r0, #0]
 8001a32:	6063      	str	r3, [r4, #4]
 8001a34:	6883      	ldr	r3, [r0, #8]
 8001a36:	2b40      	cmp	r3, #64	@ 0x40
 8001a38:	d005      	beq.n	8001a46 <DMA_SetConfig+0x22>
 8001a3a:	6803      	ldr	r3, [r0, #0]
 8001a3c:	6099      	str	r1, [r3, #8]
 8001a3e:	6803      	ldr	r3, [r0, #0]
 8001a40:	60da      	str	r2, [r3, #12]
 8001a42:	bc30      	pop	{r4, r5}
 8001a44:	4770      	bx	lr
 8001a46:	6803      	ldr	r3, [r0, #0]
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	6803      	ldr	r3, [r0, #0]
 8001a4c:	60d9      	str	r1, [r3, #12]
 8001a4e:	e7f8      	b.n	8001a42 <DMA_SetConfig+0x1e>

08001a50 <DMA_CalcBaseAndBitshift>:
 8001a50:	b410      	push	{r4}
 8001a52:	6803      	ldr	r3, [r0, #0]
 8001a54:	b2d9      	uxtb	r1, r3
 8001a56:	3910      	subs	r1, #16
 8001a58:	4a0a      	ldr	r2, [pc, #40]	@ (8001a84 <DMA_CalcBaseAndBitshift+0x34>)
 8001a5a:	fba2 4201 	umull	r4, r2, r2, r1
 8001a5e:	0912      	lsrs	r2, r2, #4
 8001a60:	4c09      	ldr	r4, [pc, #36]	@ (8001a88 <DMA_CalcBaseAndBitshift+0x38>)
 8001a62:	5ca2      	ldrb	r2, [r4, r2]
 8001a64:	65c2      	str	r2, [r0, #92]	@ 0x5c
 8001a66:	295f      	cmp	r1, #95	@ 0x5f
 8001a68:	d907      	bls.n	8001a7a <DMA_CalcBaseAndBitshift+0x2a>
 8001a6a:	f36f 0309 	bfc	r3, #0, #10
 8001a6e:	3304      	adds	r3, #4
 8001a70:	6583      	str	r3, [r0, #88]	@ 0x58
 8001a72:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8001a74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a78:	4770      	bx	lr
 8001a7a:	f36f 0309 	bfc	r3, #0, #10
 8001a7e:	6583      	str	r3, [r0, #88]	@ 0x58
 8001a80:	e7f7      	b.n	8001a72 <DMA_CalcBaseAndBitshift+0x22>
 8001a82:	bf00      	nop
 8001a84:	aaaaaaab 	bge	6aac538 <_Min_Stack_Size+0x6aac138>
 8001a88:	0800eba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}

08001a8c <DMA_CheckFifoParam>:
 8001a8c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8001a8e:	6982      	ldr	r2, [r0, #24]
 8001a90:	b992      	cbnz	r2, 8001ab8 <DMA_CheckFifoParam+0x2c>
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d00a      	beq.n	8001aac <DMA_CheckFifoParam+0x20>
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d002      	beq.n	8001aa0 <DMA_CheckFifoParam+0x14>
 8001a9a:	b10b      	cbz	r3, 8001aa0 <DMA_CheckFifoParam+0x14>
 8001a9c:	2000      	movs	r0, #0
 8001a9e:	4770      	bx	lr
 8001aa0:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001aa2:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001aa6:	d128      	bne.n	8001afa <DMA_CheckFifoParam+0x6e>
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	4770      	bx	lr
 8001aac:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001aae:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001ab2:	d024      	beq.n	8001afe <DMA_CheckFifoParam+0x72>
 8001ab4:	2000      	movs	r0, #0
 8001ab6:	4770      	bx	lr
 8001ab8:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8001abc:	d009      	beq.n	8001ad2 <DMA_CheckFifoParam+0x46>
 8001abe:	2b02      	cmp	r3, #2
 8001ac0:	d925      	bls.n	8001b0e <DMA_CheckFifoParam+0x82>
 8001ac2:	2b03      	cmp	r3, #3
 8001ac4:	d125      	bne.n	8001b12 <DMA_CheckFifoParam+0x86>
 8001ac6:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001ac8:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001acc:	d123      	bne.n	8001b16 <DMA_CheckFifoParam+0x8a>
 8001ace:	2000      	movs	r0, #0
 8001ad0:	4770      	bx	lr
 8001ad2:	2b03      	cmp	r3, #3
 8001ad4:	d803      	bhi.n	8001ade <DMA_CheckFifoParam+0x52>
 8001ad6:	e8df f003 	tbb	[pc, r3]
 8001ada:	0a140414 	beq	8502b32 <_sidata+0x4f3dee>
 8001ade:	2000      	movs	r0, #0
 8001ae0:	4770      	bx	lr
 8001ae2:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001ae4:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001ae8:	d10d      	bne.n	8001b06 <DMA_CheckFifoParam+0x7a>
 8001aea:	2000      	movs	r0, #0
 8001aec:	4770      	bx	lr
 8001aee:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001af0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001af4:	d009      	beq.n	8001b0a <DMA_CheckFifoParam+0x7e>
 8001af6:	2000      	movs	r0, #0
 8001af8:	4770      	bx	lr
 8001afa:	2001      	movs	r0, #1
 8001afc:	4770      	bx	lr
 8001afe:	2001      	movs	r0, #1
 8001b00:	4770      	bx	lr
 8001b02:	2001      	movs	r0, #1
 8001b04:	4770      	bx	lr
 8001b06:	2001      	movs	r0, #1
 8001b08:	4770      	bx	lr
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	4770      	bx	lr
 8001b0e:	2001      	movs	r0, #1
 8001b10:	4770      	bx	lr
 8001b12:	2000      	movs	r0, #0
 8001b14:	4770      	bx	lr
 8001b16:	2001      	movs	r0, #1
 8001b18:	4770      	bx	lr
	...

08001b1c <HAL_DMA_Init>:
 8001b1c:	b570      	push	{r4, r5, r6, lr}
 8001b1e:	4604      	mov	r4, r0
 8001b20:	f7ff feea 	bl	80018f8 <HAL_GetTick>
 8001b24:	2c00      	cmp	r4, #0
 8001b26:	d05b      	beq.n	8001be0 <HAL_DMA_Init+0xc4>
 8001b28:	4605      	mov	r5, r0
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
 8001b30:	2300      	movs	r3, #0
 8001b32:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8001b36:	6822      	ldr	r2, [r4, #0]
 8001b38:	6813      	ldr	r3, [r2, #0]
 8001b3a:	f023 0301 	bic.w	r3, r3, #1
 8001b3e:	6013      	str	r3, [r2, #0]
 8001b40:	6823      	ldr	r3, [r4, #0]
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	f012 0f01 	tst.w	r2, #1
 8001b48:	d00a      	beq.n	8001b60 <HAL_DMA_Init+0x44>
 8001b4a:	f7ff fed5 	bl	80018f8 <HAL_GetTick>
 8001b4e:	1b43      	subs	r3, r0, r5
 8001b50:	2b05      	cmp	r3, #5
 8001b52:	d9f5      	bls.n	8001b40 <HAL_DMA_Init+0x24>
 8001b54:	2320      	movs	r3, #32
 8001b56:	6563      	str	r3, [r4, #84]	@ 0x54
 8001b58:	2003      	movs	r0, #3
 8001b5a:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
 8001b5e:	bd70      	pop	{r4, r5, r6, pc}
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	4920      	ldr	r1, [pc, #128]	@ (8001be4 <HAL_DMA_Init+0xc8>)
 8001b64:	4011      	ands	r1, r2
 8001b66:	6862      	ldr	r2, [r4, #4]
 8001b68:	68a0      	ldr	r0, [r4, #8]
 8001b6a:	4302      	orrs	r2, r0
 8001b6c:	68e0      	ldr	r0, [r4, #12]
 8001b6e:	4302      	orrs	r2, r0
 8001b70:	6920      	ldr	r0, [r4, #16]
 8001b72:	4302      	orrs	r2, r0
 8001b74:	6960      	ldr	r0, [r4, #20]
 8001b76:	4302      	orrs	r2, r0
 8001b78:	69a0      	ldr	r0, [r4, #24]
 8001b7a:	4302      	orrs	r2, r0
 8001b7c:	69e0      	ldr	r0, [r4, #28]
 8001b7e:	4302      	orrs	r2, r0
 8001b80:	6a20      	ldr	r0, [r4, #32]
 8001b82:	4302      	orrs	r2, r0
 8001b84:	430a      	orrs	r2, r1
 8001b86:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001b88:	2904      	cmp	r1, #4
 8001b8a:	d01e      	beq.n	8001bca <HAL_DMA_Init+0xae>
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	6826      	ldr	r6, [r4, #0]
 8001b90:	6975      	ldr	r5, [r6, #20]
 8001b92:	f025 0507 	bic.w	r5, r5, #7
 8001b96:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001b98:	431d      	orrs	r5, r3
 8001b9a:	2b04      	cmp	r3, #4
 8001b9c:	d107      	bne.n	8001bae <HAL_DMA_Init+0x92>
 8001b9e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001ba0:	431d      	orrs	r5, r3
 8001ba2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001ba4:	b11b      	cbz	r3, 8001bae <HAL_DMA_Init+0x92>
 8001ba6:	4620      	mov	r0, r4
 8001ba8:	f7ff ff70 	bl	8001a8c <DMA_CheckFifoParam>
 8001bac:	b990      	cbnz	r0, 8001bd4 <HAL_DMA_Init+0xb8>
 8001bae:	6175      	str	r5, [r6, #20]
 8001bb0:	4620      	mov	r0, r4
 8001bb2:	f7ff ff4d 	bl	8001a50 <DMA_CalcBaseAndBitshift>
 8001bb6:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001bb8:	233f      	movs	r3, #63	@ 0x3f
 8001bba:	4093      	lsls	r3, r2
 8001bbc:	6083      	str	r3, [r0, #8]
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	6560      	str	r0, [r4, #84]	@ 0x54
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
 8001bc8:	e7c9      	b.n	8001b5e <HAL_DMA_Init+0x42>
 8001bca:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001bcc:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001bce:	4301      	orrs	r1, r0
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	e7db      	b.n	8001b8c <HAL_DMA_Init+0x70>
 8001bd4:	2340      	movs	r3, #64	@ 0x40
 8001bd6:	6563      	str	r3, [r4, #84]	@ 0x54
 8001bd8:	2001      	movs	r0, #1
 8001bda:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
 8001bde:	e7be      	b.n	8001b5e <HAL_DMA_Init+0x42>
 8001be0:	2001      	movs	r0, #1
 8001be2:	e7bc      	b.n	8001b5e <HAL_DMA_Init+0x42>
 8001be4:	f010803f 			@ <UNDEFINED> instruction: 0xf010803f

08001be8 <HAL_DMA_Start_IT>:
 8001be8:	b538      	push	{r3, r4, r5, lr}
 8001bea:	4604      	mov	r4, r0
 8001bec:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 8001bee:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 8001bf2:	2801      	cmp	r0, #1
 8001bf4:	d02b      	beq.n	8001c4e <HAL_DMA_Start_IT+0x66>
 8001bf6:	2001      	movs	r0, #1
 8001bf8:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
 8001bfc:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
 8001c00:	b2c0      	uxtb	r0, r0
 8001c02:	2801      	cmp	r0, #1
 8001c04:	d004      	beq.n	8001c10 <HAL_DMA_Start_IT+0x28>
 8001c06:	2300      	movs	r3, #0
 8001c08:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8001c0c:	2002      	movs	r0, #2
 8001c0e:	bd38      	pop	{r3, r4, r5, pc}
 8001c10:	2002      	movs	r0, #2
 8001c12:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
 8001c16:	2000      	movs	r0, #0
 8001c18:	6560      	str	r0, [r4, #84]	@ 0x54
 8001c1a:	4620      	mov	r0, r4
 8001c1c:	f7ff ff02 	bl	8001a24 <DMA_SetConfig>
 8001c20:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001c22:	233f      	movs	r3, #63	@ 0x3f
 8001c24:	4093      	lsls	r3, r2
 8001c26:	60ab      	str	r3, [r5, #8]
 8001c28:	6822      	ldr	r2, [r4, #0]
 8001c2a:	6813      	ldr	r3, [r2, #0]
 8001c2c:	f043 0316 	orr.w	r3, r3, #22
 8001c30:	6013      	str	r3, [r2, #0]
 8001c32:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001c34:	b123      	cbz	r3, 8001c40 <HAL_DMA_Start_IT+0x58>
 8001c36:	6822      	ldr	r2, [r4, #0]
 8001c38:	6813      	ldr	r3, [r2, #0]
 8001c3a:	f043 0308 	orr.w	r3, r3, #8
 8001c3e:	6013      	str	r3, [r2, #0]
 8001c40:	6822      	ldr	r2, [r4, #0]
 8001c42:	6813      	ldr	r3, [r2, #0]
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	6013      	str	r3, [r2, #0]
 8001c4a:	2000      	movs	r0, #0
 8001c4c:	e7df      	b.n	8001c0e <HAL_DMA_Start_IT+0x26>
 8001c4e:	2002      	movs	r0, #2
 8001c50:	e7dd      	b.n	8001c0e <HAL_DMA_Start_IT+0x26>

08001c52 <HAL_DMA_Abort>:
 8001c52:	b570      	push	{r4, r5, r6, lr}
 8001c54:	4604      	mov	r4, r0
 8001c56:	6d86      	ldr	r6, [r0, #88]	@ 0x58
 8001c58:	f7ff fe4e 	bl	80018f8 <HAL_GetTick>
 8001c5c:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d006      	beq.n	8001c74 <HAL_DMA_Abort+0x22>
 8001c66:	2380      	movs	r3, #128	@ 0x80
 8001c68:	6563      	str	r3, [r4, #84]	@ 0x54
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8001c70:	2001      	movs	r0, #1
 8001c72:	bd70      	pop	{r4, r5, r6, pc}
 8001c74:	4605      	mov	r5, r0
 8001c76:	6822      	ldr	r2, [r4, #0]
 8001c78:	6813      	ldr	r3, [r2, #0]
 8001c7a:	f023 0316 	bic.w	r3, r3, #22
 8001c7e:	6013      	str	r3, [r2, #0]
 8001c80:	6822      	ldr	r2, [r4, #0]
 8001c82:	6953      	ldr	r3, [r2, #20]
 8001c84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c88:	6153      	str	r3, [r2, #20]
 8001c8a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001c8c:	b1e3      	cbz	r3, 8001cc8 <HAL_DMA_Abort+0x76>
 8001c8e:	6822      	ldr	r2, [r4, #0]
 8001c90:	6813      	ldr	r3, [r2, #0]
 8001c92:	f023 0308 	bic.w	r3, r3, #8
 8001c96:	6013      	str	r3, [r2, #0]
 8001c98:	6822      	ldr	r2, [r4, #0]
 8001c9a:	6813      	ldr	r3, [r2, #0]
 8001c9c:	f023 0301 	bic.w	r3, r3, #1
 8001ca0:	6013      	str	r3, [r2, #0]
 8001ca2:	6823      	ldr	r3, [r4, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f013 0f01 	tst.w	r3, #1
 8001caa:	d011      	beq.n	8001cd0 <HAL_DMA_Abort+0x7e>
 8001cac:	f7ff fe24 	bl	80018f8 <HAL_GetTick>
 8001cb0:	1b43      	subs	r3, r0, r5
 8001cb2:	2b05      	cmp	r3, #5
 8001cb4:	d9f5      	bls.n	8001ca2 <HAL_DMA_Abort+0x50>
 8001cb6:	2320      	movs	r3, #32
 8001cb8:	6563      	str	r3, [r4, #84]	@ 0x54
 8001cba:	2003      	movs	r0, #3
 8001cbc:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8001cc6:	e7d4      	b.n	8001c72 <HAL_DMA_Abort+0x20>
 8001cc8:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d1df      	bne.n	8001c8e <HAL_DMA_Abort+0x3c>
 8001cce:	e7e3      	b.n	8001c98 <HAL_DMA_Abort+0x46>
 8001cd0:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001cd2:	233f      	movs	r3, #63	@ 0x3f
 8001cd4:	4093      	lsls	r3, r2
 8001cd6:	60b3      	str	r3, [r6, #8]
 8001cd8:	2301      	movs	r3, #1
 8001cda:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
 8001cde:	2000      	movs	r0, #0
 8001ce0:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
 8001ce4:	e7c5      	b.n	8001c72 <HAL_DMA_Abort+0x20>

08001ce6 <HAL_DMA_Abort_IT>:
 8001ce6:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d003      	beq.n	8001cf8 <HAL_DMA_Abort_IT+0x12>
 8001cf0:	2380      	movs	r3, #128	@ 0x80
 8001cf2:	6543      	str	r3, [r0, #84]	@ 0x54
 8001cf4:	2001      	movs	r0, #1
 8001cf6:	4770      	bx	lr
 8001cf8:	2305      	movs	r3, #5
 8001cfa:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
 8001cfe:	6802      	ldr	r2, [r0, #0]
 8001d00:	6813      	ldr	r3, [r2, #0]
 8001d02:	f023 0301 	bic.w	r3, r3, #1
 8001d06:	6013      	str	r3, [r2, #0]
 8001d08:	2000      	movs	r0, #0
 8001d0a:	4770      	bx	lr

08001d0c <HAL_DMA_IRQHandler>:
 8001d0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d0e:	b083      	sub	sp, #12
 8001d10:	4604      	mov	r4, r0
 8001d12:	2300      	movs	r3, #0
 8001d14:	9301      	str	r3, [sp, #4]
 8001d16:	4b72      	ldr	r3, [pc, #456]	@ (8001ee0 <HAL_DMA_IRQHandler+0x1d4>)
 8001d18:	681d      	ldr	r5, [r3, #0]
 8001d1a:	4b72      	ldr	r3, [pc, #456]	@ (8001ee4 <HAL_DMA_IRQHandler+0x1d8>)
 8001d1c:	fba3 3505 	umull	r3, r5, r3, r5
 8001d20:	0aad      	lsrs	r5, r5, #10
 8001d22:	6d87      	ldr	r7, [r0, #88]	@ 0x58
 8001d24:	683e      	ldr	r6, [r7, #0]
 8001d26:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001d28:	2308      	movs	r3, #8
 8001d2a:	4093      	lsls	r3, r2
 8001d2c:	4233      	tst	r3, r6
 8001d2e:	d010      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x46>
 8001d30:	6803      	ldr	r3, [r0, #0]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	f012 0f04 	tst.w	r2, #4
 8001d38:	d00b      	beq.n	8001d52 <HAL_DMA_IRQHandler+0x46>
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	f022 0204 	bic.w	r2, r2, #4
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	6dc2      	ldr	r2, [r0, #92]	@ 0x5c
 8001d44:	2308      	movs	r3, #8
 8001d46:	4093      	lsls	r3, r2
 8001d48:	60bb      	str	r3, [r7, #8]
 8001d4a:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001d4c:	f043 0301 	orr.w	r3, r3, #1
 8001d50:	6543      	str	r3, [r0, #84]	@ 0x54
 8001d52:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001d54:	2301      	movs	r3, #1
 8001d56:	4093      	lsls	r3, r2
 8001d58:	4233      	tst	r3, r6
 8001d5a:	d009      	beq.n	8001d70 <HAL_DMA_IRQHandler+0x64>
 8001d5c:	6822      	ldr	r2, [r4, #0]
 8001d5e:	6952      	ldr	r2, [r2, #20]
 8001d60:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8001d64:	d004      	beq.n	8001d70 <HAL_DMA_IRQHandler+0x64>
 8001d66:	60bb      	str	r3, [r7, #8]
 8001d68:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001d6a:	f043 0302 	orr.w	r3, r3, #2
 8001d6e:	6563      	str	r3, [r4, #84]	@ 0x54
 8001d70:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001d72:	2304      	movs	r3, #4
 8001d74:	4093      	lsls	r3, r2
 8001d76:	4233      	tst	r3, r6
 8001d78:	d009      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x82>
 8001d7a:	6822      	ldr	r2, [r4, #0]
 8001d7c:	6812      	ldr	r2, [r2, #0]
 8001d7e:	f012 0f02 	tst.w	r2, #2
 8001d82:	d004      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x82>
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001d88:	f043 0304 	orr.w	r3, r3, #4
 8001d8c:	6563      	str	r3, [r4, #84]	@ 0x54
 8001d8e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001d90:	2310      	movs	r3, #16
 8001d92:	4093      	lsls	r3, r2
 8001d94:	4233      	tst	r3, r6
 8001d96:	d024      	beq.n	8001de2 <HAL_DMA_IRQHandler+0xd6>
 8001d98:	6822      	ldr	r2, [r4, #0]
 8001d9a:	6812      	ldr	r2, [r2, #0]
 8001d9c:	f012 0f08 	tst.w	r2, #8
 8001da0:	d01f      	beq.n	8001de2 <HAL_DMA_IRQHandler+0xd6>
 8001da2:	60bb      	str	r3, [r7, #8]
 8001da4:	6823      	ldr	r3, [r4, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8001dac:	d00d      	beq.n	8001dca <HAL_DMA_IRQHandler+0xbe>
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001db4:	d104      	bne.n	8001dc0 <HAL_DMA_IRQHandler+0xb4>
 8001db6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001db8:	b19b      	cbz	r3, 8001de2 <HAL_DMA_IRQHandler+0xd6>
 8001dba:	4620      	mov	r0, r4
 8001dbc:	4798      	blx	r3
 8001dbe:	e010      	b.n	8001de2 <HAL_DMA_IRQHandler+0xd6>
 8001dc0:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001dc2:	b173      	cbz	r3, 8001de2 <HAL_DMA_IRQHandler+0xd6>
 8001dc4:	4620      	mov	r0, r4
 8001dc6:	4798      	blx	r3
 8001dc8:	e00b      	b.n	8001de2 <HAL_DMA_IRQHandler+0xd6>
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001dd0:	d103      	bne.n	8001dda <HAL_DMA_IRQHandler+0xce>
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	f022 0208 	bic.w	r2, r2, #8
 8001dd8:	601a      	str	r2, [r3, #0]
 8001dda:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001ddc:	b10b      	cbz	r3, 8001de2 <HAL_DMA_IRQHandler+0xd6>
 8001dde:	4620      	mov	r0, r4
 8001de0:	4798      	blx	r3
 8001de2:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001de4:	2320      	movs	r3, #32
 8001de6:	4093      	lsls	r3, r2
 8001de8:	4233      	tst	r3, r6
 8001dea:	d055      	beq.n	8001e98 <HAL_DMA_IRQHandler+0x18c>
 8001dec:	6822      	ldr	r2, [r4, #0]
 8001dee:	6812      	ldr	r2, [r2, #0]
 8001df0:	f012 0f10 	tst.w	r2, #16
 8001df4:	d050      	beq.n	8001e98 <HAL_DMA_IRQHandler+0x18c>
 8001df6:	60bb      	str	r3, [r7, #8]
 8001df8:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b05      	cmp	r3, #5
 8001e00:	d00e      	beq.n	8001e20 <HAL_DMA_IRQHandler+0x114>
 8001e02:	6823      	ldr	r3, [r4, #0]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
 8001e0a:	d033      	beq.n	8001e74 <HAL_DMA_IRQHandler+0x168>
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8001e12:	d12a      	bne.n	8001e6a <HAL_DMA_IRQHandler+0x15e>
 8001e14:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d03e      	beq.n	8001e98 <HAL_DMA_IRQHandler+0x18c>
 8001e1a:	4620      	mov	r0, r4
 8001e1c:	4798      	blx	r3
 8001e1e:	e03b      	b.n	8001e98 <HAL_DMA_IRQHandler+0x18c>
 8001e20:	6822      	ldr	r2, [r4, #0]
 8001e22:	6813      	ldr	r3, [r2, #0]
 8001e24:	f023 0316 	bic.w	r3, r3, #22
 8001e28:	6013      	str	r3, [r2, #0]
 8001e2a:	6822      	ldr	r2, [r4, #0]
 8001e2c:	6953      	ldr	r3, [r2, #20]
 8001e2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e32:	6153      	str	r3, [r2, #20]
 8001e34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001e36:	b1a3      	cbz	r3, 8001e62 <HAL_DMA_IRQHandler+0x156>
 8001e38:	6822      	ldr	r2, [r4, #0]
 8001e3a:	6813      	ldr	r3, [r2, #0]
 8001e3c:	f023 0308 	bic.w	r3, r3, #8
 8001e40:	6013      	str	r3, [r2, #0]
 8001e42:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001e44:	233f      	movs	r3, #63	@ 0x3f
 8001e46:	4093      	lsls	r3, r2
 8001e48:	60bb      	str	r3, [r7, #8]
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
 8001e50:	2300      	movs	r3, #0
 8001e52:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8001e56:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d03f      	beq.n	8001edc <HAL_DMA_IRQHandler+0x1d0>
 8001e5c:	4620      	mov	r0, r4
 8001e5e:	4798      	blx	r3
 8001e60:	e03c      	b.n	8001edc <HAL_DMA_IRQHandler+0x1d0>
 8001e62:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d1e7      	bne.n	8001e38 <HAL_DMA_IRQHandler+0x12c>
 8001e68:	e7eb      	b.n	8001e42 <HAL_DMA_IRQHandler+0x136>
 8001e6a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001e6c:	b1a3      	cbz	r3, 8001e98 <HAL_DMA_IRQHandler+0x18c>
 8001e6e:	4620      	mov	r0, r4
 8001e70:	4798      	blx	r3
 8001e72:	e011      	b.n	8001e98 <HAL_DMA_IRQHandler+0x18c>
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	f412 7f80 	tst.w	r2, #256	@ 0x100
 8001e7a:	d109      	bne.n	8001e90 <HAL_DMA_IRQHandler+0x184>
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	f022 0210 	bic.w	r2, r2, #16
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	2301      	movs	r3, #1
 8001e86:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8001e90:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001e92:	b10b      	cbz	r3, 8001e98 <HAL_DMA_IRQHandler+0x18c>
 8001e94:	4620      	mov	r0, r4
 8001e96:	4798      	blx	r3
 8001e98:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001e9a:	b1fb      	cbz	r3, 8001edc <HAL_DMA_IRQHandler+0x1d0>
 8001e9c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001e9e:	f013 0f01 	tst.w	r3, #1
 8001ea2:	d017      	beq.n	8001ed4 <HAL_DMA_IRQHandler+0x1c8>
 8001ea4:	2305      	movs	r3, #5
 8001ea6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
 8001eaa:	6822      	ldr	r2, [r4, #0]
 8001eac:	6813      	ldr	r3, [r2, #0]
 8001eae:	f023 0301 	bic.w	r3, r3, #1
 8001eb2:	6013      	str	r3, [r2, #0]
 8001eb4:	9b01      	ldr	r3, [sp, #4]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	9301      	str	r3, [sp, #4]
 8001eba:	42ab      	cmp	r3, r5
 8001ebc:	d804      	bhi.n	8001ec8 <HAL_DMA_IRQHandler+0x1bc>
 8001ebe:	6823      	ldr	r3, [r4, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f013 0f01 	tst.w	r3, #1
 8001ec6:	d1f5      	bne.n	8001eb4 <HAL_DMA_IRQHandler+0x1a8>
 8001ec8:	2301      	movs	r3, #1
 8001eca:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
 8001ece:	2300      	movs	r3, #0
 8001ed0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8001ed4:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8001ed6:	b10b      	cbz	r3, 8001edc <HAL_DMA_IRQHandler+0x1d0>
 8001ed8:	4620      	mov	r0, r4
 8001eda:	4798      	blx	r3
 8001edc:	b003      	add	sp, #12
 8001ede:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ee0:	2000005c 	andcs	r0, r0, ip, asr r0
 8001ee4:	1b4e81b5 	blne	93a25c0 <_sidata+0x139387c>

08001ee8 <HAL_GPIO_Init>:
 8001ee8:	2300      	movs	r3, #0
 8001eea:	2b0f      	cmp	r3, #15
 8001eec:	f200 80e3 	bhi.w	80020b6 <HAL_GPIO_Init+0x1ce>
 8001ef0:	b570      	push	{r4, r5, r6, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	e065      	b.n	8001fc2 <HAL_GPIO_Init+0xda>
 8001ef6:	6885      	ldr	r5, [r0, #8]
 8001ef8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001efc:	2403      	movs	r4, #3
 8001efe:	fa04 f40e 	lsl.w	r4, r4, lr
 8001f02:	ea25 0504 	bic.w	r5, r5, r4
 8001f06:	68cc      	ldr	r4, [r1, #12]
 8001f08:	fa04 f40e 	lsl.w	r4, r4, lr
 8001f0c:	432c      	orrs	r4, r5
 8001f0e:	6084      	str	r4, [r0, #8]
 8001f10:	6844      	ldr	r4, [r0, #4]
 8001f12:	ea24 0402 	bic.w	r4, r4, r2
 8001f16:	684a      	ldr	r2, [r1, #4]
 8001f18:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8001f1c:	409a      	lsls	r2, r3
 8001f1e:	4322      	orrs	r2, r4
 8001f20:	6042      	str	r2, [r0, #4]
 8001f22:	e05c      	b.n	8001fde <HAL_GPIO_Init+0xf6>
 8001f24:	08dc      	lsrs	r4, r3, #3
 8001f26:	3408      	adds	r4, #8
 8001f28:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
 8001f2c:	f003 0507 	and.w	r5, r3, #7
 8001f30:	00ad      	lsls	r5, r5, #2
 8001f32:	f04f 0e0f 	mov.w	lr, #15
 8001f36:	fa0e fe05 	lsl.w	lr, lr, r5
 8001f3a:	ea22 0e0e 	bic.w	lr, r2, lr
 8001f3e:	690a      	ldr	r2, [r1, #16]
 8001f40:	40aa      	lsls	r2, r5
 8001f42:	ea42 020e 	orr.w	r2, r2, lr
 8001f46:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8001f4a:	e05c      	b.n	8002006 <HAL_GPIO_Init+0x11e>
 8001f4c:	2206      	movs	r2, #6
 8001f4e:	e000      	b.n	8001f52 <HAL_GPIO_Init+0x6a>
 8001f50:	2200      	movs	r2, #0
 8001f52:	fa02 f20e 	lsl.w	r2, r2, lr
 8001f56:	432a      	orrs	r2, r5
 8001f58:	3402      	adds	r4, #2
 8001f5a:	4d57      	ldr	r5, [pc, #348]	@ (80020b8 <HAL_GPIO_Init+0x1d0>)
 8001f5c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
 8001f60:	4a56      	ldr	r2, [pc, #344]	@ (80020bc <HAL_GPIO_Init+0x1d4>)
 8001f62:	6894      	ldr	r4, [r2, #8]
 8001f64:	ea6f 020c 	mvn.w	r2, ip
 8001f68:	ea24 050c 	bic.w	r5, r4, ip
 8001f6c:	684e      	ldr	r6, [r1, #4]
 8001f6e:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8001f72:	d001      	beq.n	8001f78 <HAL_GPIO_Init+0x90>
 8001f74:	ea4c 0504 	orr.w	r5, ip, r4
 8001f78:	4c50      	ldr	r4, [pc, #320]	@ (80020bc <HAL_GPIO_Init+0x1d4>)
 8001f7a:	60a5      	str	r5, [r4, #8]
 8001f7c:	68e4      	ldr	r4, [r4, #12]
 8001f7e:	ea02 0504 	and.w	r5, r2, r4
 8001f82:	684e      	ldr	r6, [r1, #4]
 8001f84:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8001f88:	d001      	beq.n	8001f8e <HAL_GPIO_Init+0xa6>
 8001f8a:	ea4c 0504 	orr.w	r5, ip, r4
 8001f8e:	4c4b      	ldr	r4, [pc, #300]	@ (80020bc <HAL_GPIO_Init+0x1d4>)
 8001f90:	60e5      	str	r5, [r4, #12]
 8001f92:	6864      	ldr	r4, [r4, #4]
 8001f94:	ea02 0504 	and.w	r5, r2, r4
 8001f98:	684e      	ldr	r6, [r1, #4]
 8001f9a:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8001f9e:	d001      	beq.n	8001fa4 <HAL_GPIO_Init+0xbc>
 8001fa0:	ea4c 0504 	orr.w	r5, ip, r4
 8001fa4:	4c45      	ldr	r4, [pc, #276]	@ (80020bc <HAL_GPIO_Init+0x1d4>)
 8001fa6:	6065      	str	r5, [r4, #4]
 8001fa8:	6824      	ldr	r4, [r4, #0]
 8001faa:	4022      	ands	r2, r4
 8001fac:	684d      	ldr	r5, [r1, #4]
 8001fae:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8001fb2:	d001      	beq.n	8001fb8 <HAL_GPIO_Init+0xd0>
 8001fb4:	ea4c 0204 	orr.w	r2, ip, r4
 8001fb8:	4c40      	ldr	r4, [pc, #256]	@ (80020bc <HAL_GPIO_Init+0x1d4>)
 8001fba:	6022      	str	r2, [r4, #0]
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	2b0f      	cmp	r3, #15
 8001fc0:	d877      	bhi.n	80020b2 <HAL_GPIO_Init+0x1ca>
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	409a      	lsls	r2, r3
 8001fc6:	680c      	ldr	r4, [r1, #0]
 8001fc8:	ea04 0c02 	and.w	ip, r4, r2
 8001fcc:	ea32 0404 	bics.w	r4, r2, r4
 8001fd0:	d1f4      	bne.n	8001fbc <HAL_GPIO_Init+0xd4>
 8001fd2:	684c      	ldr	r4, [r1, #4]
 8001fd4:	f004 0403 	and.w	r4, r4, #3
 8001fd8:	3c01      	subs	r4, #1
 8001fda:	2c01      	cmp	r4, #1
 8001fdc:	d98b      	bls.n	8001ef6 <HAL_GPIO_Init+0xe>
 8001fde:	684a      	ldr	r2, [r1, #4]
 8001fe0:	f002 0203 	and.w	r2, r2, #3
 8001fe4:	2a03      	cmp	r2, #3
 8001fe6:	d009      	beq.n	8001ffc <HAL_GPIO_Init+0x114>
 8001fe8:	68c4      	ldr	r4, [r0, #12]
 8001fea:	005d      	lsls	r5, r3, #1
 8001fec:	2203      	movs	r2, #3
 8001fee:	40aa      	lsls	r2, r5
 8001ff0:	ea24 0402 	bic.w	r4, r4, r2
 8001ff4:	688a      	ldr	r2, [r1, #8]
 8001ff6:	40aa      	lsls	r2, r5
 8001ff8:	4322      	orrs	r2, r4
 8001ffa:	60c2      	str	r2, [r0, #12]
 8001ffc:	684a      	ldr	r2, [r1, #4]
 8001ffe:	f002 0203 	and.w	r2, r2, #3
 8002002:	2a02      	cmp	r2, #2
 8002004:	d08e      	beq.n	8001f24 <HAL_GPIO_Init+0x3c>
 8002006:	6804      	ldr	r4, [r0, #0]
 8002008:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800200c:	2203      	movs	r2, #3
 800200e:	fa02 f20e 	lsl.w	r2, r2, lr
 8002012:	ea24 0402 	bic.w	r4, r4, r2
 8002016:	684a      	ldr	r2, [r1, #4]
 8002018:	f002 0203 	and.w	r2, r2, #3
 800201c:	fa02 f20e 	lsl.w	r2, r2, lr
 8002020:	4322      	orrs	r2, r4
 8002022:	6002      	str	r2, [r0, #0]
 8002024:	684a      	ldr	r2, [r1, #4]
 8002026:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 800202a:	d0c7      	beq.n	8001fbc <HAL_GPIO_Init+0xd4>
 800202c:	2200      	movs	r2, #0
 800202e:	9201      	str	r2, [sp, #4]
 8002030:	4a23      	ldr	r2, [pc, #140]	@ (80020c0 <HAL_GPIO_Init+0x1d8>)
 8002032:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8002034:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8002038:	6454      	str	r4, [r2, #68]	@ 0x44
 800203a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800203c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002040:	9201      	str	r2, [sp, #4]
 8002042:	9a01      	ldr	r2, [sp, #4]
 8002044:	089c      	lsrs	r4, r3, #2
 8002046:	1ca5      	adds	r5, r4, #2
 8002048:	4a1b      	ldr	r2, [pc, #108]	@ (80020b8 <HAL_GPIO_Init+0x1d0>)
 800204a:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
 800204e:	f003 0e03 	and.w	lr, r3, #3
 8002052:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002056:	220f      	movs	r2, #15
 8002058:	fa02 f20e 	lsl.w	r2, r2, lr
 800205c:	ea25 0502 	bic.w	r5, r5, r2
 8002060:	4a18      	ldr	r2, [pc, #96]	@ (80020c4 <HAL_GPIO_Init+0x1dc>)
 8002062:	4290      	cmp	r0, r2
 8002064:	f43f af74 	beq.w	8001f50 <HAL_GPIO_Init+0x68>
 8002068:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800206c:	4290      	cmp	r0, r2
 800206e:	d016      	beq.n	800209e <HAL_GPIO_Init+0x1b6>
 8002070:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002074:	4290      	cmp	r0, r2
 8002076:	d014      	beq.n	80020a2 <HAL_GPIO_Init+0x1ba>
 8002078:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800207c:	4290      	cmp	r0, r2
 800207e:	d012      	beq.n	80020a6 <HAL_GPIO_Init+0x1be>
 8002080:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002084:	4290      	cmp	r0, r2
 8002086:	d010      	beq.n	80020aa <HAL_GPIO_Init+0x1c2>
 8002088:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800208c:	4290      	cmp	r0, r2
 800208e:	d00e      	beq.n	80020ae <HAL_GPIO_Init+0x1c6>
 8002090:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002094:	4290      	cmp	r0, r2
 8002096:	f43f af59 	beq.w	8001f4c <HAL_GPIO_Init+0x64>
 800209a:	2207      	movs	r2, #7
 800209c:	e759      	b.n	8001f52 <HAL_GPIO_Init+0x6a>
 800209e:	2201      	movs	r2, #1
 80020a0:	e757      	b.n	8001f52 <HAL_GPIO_Init+0x6a>
 80020a2:	2202      	movs	r2, #2
 80020a4:	e755      	b.n	8001f52 <HAL_GPIO_Init+0x6a>
 80020a6:	2203      	movs	r2, #3
 80020a8:	e753      	b.n	8001f52 <HAL_GPIO_Init+0x6a>
 80020aa:	2204      	movs	r2, #4
 80020ac:	e751      	b.n	8001f52 <HAL_GPIO_Init+0x6a>
 80020ae:	2205      	movs	r2, #5
 80020b0:	e74f      	b.n	8001f52 <HAL_GPIO_Init+0x6a>
 80020b2:	b002      	add	sp, #8
 80020b4:	bd70      	pop	{r4, r5, r6, pc}
 80020b6:	4770      	bx	lr
 80020b8:	40013800 	andmi	r3, r1, r0, lsl #16
 80020bc:	40013c00 	andmi	r3, r1, r0, lsl #24
 80020c0:	40023800 	andmi	r3, r2, r0, lsl #16
 80020c4:	40020000 	andmi	r0, r2, r0

080020c8 <HAL_GPIO_ReadPin>:
 80020c8:	6903      	ldr	r3, [r0, #16]
 80020ca:	4219      	tst	r1, r3
 80020cc:	d001      	beq.n	80020d2 <HAL_GPIO_ReadPin+0xa>
 80020ce:	2001      	movs	r0, #1
 80020d0:	4770      	bx	lr
 80020d2:	2000      	movs	r0, #0
 80020d4:	4770      	bx	lr

080020d6 <HAL_GPIO_WritePin>:
 80020d6:	b10a      	cbz	r2, 80020dc <HAL_GPIO_WritePin+0x6>
 80020d8:	6181      	str	r1, [r0, #24]
 80020da:	4770      	bx	lr
 80020dc:	0409      	lsls	r1, r1, #16
 80020de:	6181      	str	r1, [r0, #24]
 80020e0:	4770      	bx	lr
	...

080020e4 <HAL_RCC_ClockConfig>:
 80020e4:	2800      	cmp	r0, #0
 80020e6:	f000 809b 	beq.w	8002220 <HAL_RCC_ClockConfig+0x13c>
 80020ea:	b570      	push	{r4, r5, r6, lr}
 80020ec:	460d      	mov	r5, r1
 80020ee:	4604      	mov	r4, r0
 80020f0:	4b4f      	ldr	r3, [pc, #316]	@ (8002230 <HAL_RCC_ClockConfig+0x14c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f003 030f 	and.w	r3, r3, #15
 80020f8:	428b      	cmp	r3, r1
 80020fa:	d208      	bcs.n	800210e <HAL_RCC_ClockConfig+0x2a>
 80020fc:	b2cb      	uxtb	r3, r1
 80020fe:	4a4c      	ldr	r2, [pc, #304]	@ (8002230 <HAL_RCC_ClockConfig+0x14c>)
 8002100:	7013      	strb	r3, [r2, #0]
 8002102:	6813      	ldr	r3, [r2, #0]
 8002104:	f003 030f 	and.w	r3, r3, #15
 8002108:	428b      	cmp	r3, r1
 800210a:	f040 808b 	bne.w	8002224 <HAL_RCC_ClockConfig+0x140>
 800210e:	6823      	ldr	r3, [r4, #0]
 8002110:	f013 0f02 	tst.w	r3, #2
 8002114:	d017      	beq.n	8002146 <HAL_RCC_ClockConfig+0x62>
 8002116:	f013 0f04 	tst.w	r3, #4
 800211a:	d004      	beq.n	8002126 <HAL_RCC_ClockConfig+0x42>
 800211c:	4a45      	ldr	r2, [pc, #276]	@ (8002234 <HAL_RCC_ClockConfig+0x150>)
 800211e:	6893      	ldr	r3, [r2, #8]
 8002120:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002124:	6093      	str	r3, [r2, #8]
 8002126:	6823      	ldr	r3, [r4, #0]
 8002128:	f013 0f08 	tst.w	r3, #8
 800212c:	d004      	beq.n	8002138 <HAL_RCC_ClockConfig+0x54>
 800212e:	4a41      	ldr	r2, [pc, #260]	@ (8002234 <HAL_RCC_ClockConfig+0x150>)
 8002130:	6893      	ldr	r3, [r2, #8]
 8002132:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002136:	6093      	str	r3, [r2, #8]
 8002138:	4a3e      	ldr	r2, [pc, #248]	@ (8002234 <HAL_RCC_ClockConfig+0x150>)
 800213a:	6893      	ldr	r3, [r2, #8]
 800213c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002140:	68a1      	ldr	r1, [r4, #8]
 8002142:	430b      	orrs	r3, r1
 8002144:	6093      	str	r3, [r2, #8]
 8002146:	6823      	ldr	r3, [r4, #0]
 8002148:	f013 0f01 	tst.w	r3, #1
 800214c:	d032      	beq.n	80021b4 <HAL_RCC_ClockConfig+0xd0>
 800214e:	6863      	ldr	r3, [r4, #4]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d021      	beq.n	8002198 <HAL_RCC_ClockConfig+0xb4>
 8002154:	1e9a      	subs	r2, r3, #2
 8002156:	2a01      	cmp	r2, #1
 8002158:	d925      	bls.n	80021a6 <HAL_RCC_ClockConfig+0xc2>
 800215a:	4a36      	ldr	r2, [pc, #216]	@ (8002234 <HAL_RCC_ClockConfig+0x150>)
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	f012 0f02 	tst.w	r2, #2
 8002162:	d061      	beq.n	8002228 <HAL_RCC_ClockConfig+0x144>
 8002164:	4933      	ldr	r1, [pc, #204]	@ (8002234 <HAL_RCC_ClockConfig+0x150>)
 8002166:	688a      	ldr	r2, [r1, #8]
 8002168:	f022 0203 	bic.w	r2, r2, #3
 800216c:	4313      	orrs	r3, r2
 800216e:	608b      	str	r3, [r1, #8]
 8002170:	f7ff fbc2 	bl	80018f8 <HAL_GetTick>
 8002174:	4606      	mov	r6, r0
 8002176:	4b2f      	ldr	r3, [pc, #188]	@ (8002234 <HAL_RCC_ClockConfig+0x150>)
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	f003 030c 	and.w	r3, r3, #12
 800217e:	6862      	ldr	r2, [r4, #4]
 8002180:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002184:	d016      	beq.n	80021b4 <HAL_RCC_ClockConfig+0xd0>
 8002186:	f7ff fbb7 	bl	80018f8 <HAL_GetTick>
 800218a:	1b80      	subs	r0, r0, r6
 800218c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002190:	4298      	cmp	r0, r3
 8002192:	d9f0      	bls.n	8002176 <HAL_RCC_ClockConfig+0x92>
 8002194:	2003      	movs	r0, #3
 8002196:	e042      	b.n	800221e <HAL_RCC_ClockConfig+0x13a>
 8002198:	4a26      	ldr	r2, [pc, #152]	@ (8002234 <HAL_RCC_ClockConfig+0x150>)
 800219a:	6812      	ldr	r2, [r2, #0]
 800219c:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80021a0:	d1e0      	bne.n	8002164 <HAL_RCC_ClockConfig+0x80>
 80021a2:	2001      	movs	r0, #1
 80021a4:	e03b      	b.n	800221e <HAL_RCC_ClockConfig+0x13a>
 80021a6:	4a23      	ldr	r2, [pc, #140]	@ (8002234 <HAL_RCC_ClockConfig+0x150>)
 80021a8:	6812      	ldr	r2, [r2, #0]
 80021aa:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80021ae:	d1d9      	bne.n	8002164 <HAL_RCC_ClockConfig+0x80>
 80021b0:	2001      	movs	r0, #1
 80021b2:	e034      	b.n	800221e <HAL_RCC_ClockConfig+0x13a>
 80021b4:	4b1e      	ldr	r3, [pc, #120]	@ (8002230 <HAL_RCC_ClockConfig+0x14c>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 030f 	and.w	r3, r3, #15
 80021bc:	42ab      	cmp	r3, r5
 80021be:	d907      	bls.n	80021d0 <HAL_RCC_ClockConfig+0xec>
 80021c0:	b2ea      	uxtb	r2, r5
 80021c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002230 <HAL_RCC_ClockConfig+0x14c>)
 80021c4:	701a      	strb	r2, [r3, #0]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 030f 	and.w	r3, r3, #15
 80021cc:	42ab      	cmp	r3, r5
 80021ce:	d12d      	bne.n	800222c <HAL_RCC_ClockConfig+0x148>
 80021d0:	6823      	ldr	r3, [r4, #0]
 80021d2:	f013 0f04 	tst.w	r3, #4
 80021d6:	d006      	beq.n	80021e6 <HAL_RCC_ClockConfig+0x102>
 80021d8:	4a16      	ldr	r2, [pc, #88]	@ (8002234 <HAL_RCC_ClockConfig+0x150>)
 80021da:	6893      	ldr	r3, [r2, #8]
 80021dc:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80021e0:	68e1      	ldr	r1, [r4, #12]
 80021e2:	430b      	orrs	r3, r1
 80021e4:	6093      	str	r3, [r2, #8]
 80021e6:	6823      	ldr	r3, [r4, #0]
 80021e8:	f013 0f08 	tst.w	r3, #8
 80021ec:	d007      	beq.n	80021fe <HAL_RCC_ClockConfig+0x11a>
 80021ee:	4a11      	ldr	r2, [pc, #68]	@ (8002234 <HAL_RCC_ClockConfig+0x150>)
 80021f0:	6893      	ldr	r3, [r2, #8]
 80021f2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80021f6:	6921      	ldr	r1, [r4, #16]
 80021f8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80021fc:	6093      	str	r3, [r2, #8]
 80021fe:	f000 f847 	bl	8002290 <HAL_RCC_GetSysClockFreq>
 8002202:	4b0c      	ldr	r3, [pc, #48]	@ (8002234 <HAL_RCC_ClockConfig+0x150>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800220a:	4a0b      	ldr	r2, [pc, #44]	@ (8002238 <HAL_RCC_ClockConfig+0x154>)
 800220c:	5cd3      	ldrb	r3, [r2, r3]
 800220e:	40d8      	lsrs	r0, r3
 8002210:	4b0a      	ldr	r3, [pc, #40]	@ (800223c <HAL_RCC_ClockConfig+0x158>)
 8002212:	6018      	str	r0, [r3, #0]
 8002214:	4b0a      	ldr	r3, [pc, #40]	@ (8002240 <HAL_RCC_ClockConfig+0x15c>)
 8002216:	6818      	ldr	r0, [r3, #0]
 8002218:	f7ff fb22 	bl	8001860 <HAL_InitTick>
 800221c:	2000      	movs	r0, #0
 800221e:	bd70      	pop	{r4, r5, r6, pc}
 8002220:	2001      	movs	r0, #1
 8002222:	4770      	bx	lr
 8002224:	2001      	movs	r0, #1
 8002226:	e7fa      	b.n	800221e <HAL_RCC_ClockConfig+0x13a>
 8002228:	2001      	movs	r0, #1
 800222a:	e7f8      	b.n	800221e <HAL_RCC_ClockConfig+0x13a>
 800222c:	2001      	movs	r0, #1
 800222e:	e7f6      	b.n	800221e <HAL_RCC_ClockConfig+0x13a>
 8002230:	40023c00 	andmi	r3, r2, r0, lsl #24
 8002234:	40023800 	andmi	r3, r2, r0, lsl #16
 8002238:	0800eb94 	stmdaeq	r0, {r2, r4, r7, r8, r9, fp, sp, lr, pc}
 800223c:	2000005c 	andcs	r0, r0, ip, asr r0
 8002240:	20000064 	andcs	r0, r0, r4, rrx

08002244 <HAL_RCC_GetHCLKFreq>:
 8002244:	4b01      	ldr	r3, [pc, #4]	@ (800224c <HAL_RCC_GetHCLKFreq+0x8>)
 8002246:	6818      	ldr	r0, [r3, #0]
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	2000005c 	andcs	r0, r0, ip, asr r0

08002250 <HAL_RCC_GetPCLK1Freq>:
 8002250:	b508      	push	{r3, lr}
 8002252:	f7ff fff7 	bl	8002244 <HAL_RCC_GetHCLKFreq>
 8002256:	4b04      	ldr	r3, [pc, #16]	@ (8002268 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800225e:	4a03      	ldr	r2, [pc, #12]	@ (800226c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002260:	5cd3      	ldrb	r3, [r2, r3]
 8002262:	40d8      	lsrs	r0, r3
 8002264:	bd08      	pop	{r3, pc}
 8002266:	bf00      	nop
 8002268:	40023800 	andmi	r3, r2, r0, lsl #16
 800226c:	0800eb8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, sp, lr, pc}

08002270 <HAL_RCC_GetPCLK2Freq>:
 8002270:	b508      	push	{r3, lr}
 8002272:	f7ff ffe7 	bl	8002244 <HAL_RCC_GetHCLKFreq>
 8002276:	4b04      	ldr	r3, [pc, #16]	@ (8002288 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800227e:	4a03      	ldr	r2, [pc, #12]	@ (800228c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002280:	5cd3      	ldrb	r3, [r2, r3]
 8002282:	40d8      	lsrs	r0, r3
 8002284:	bd08      	pop	{r3, pc}
 8002286:	bf00      	nop
 8002288:	40023800 	andmi	r3, r2, r0, lsl #16
 800228c:	0800eb8c 	stmdaeq	r0, {r2, r3, r7, r8, r9, fp, sp, lr, pc}

08002290 <HAL_RCC_GetSysClockFreq>:
 8002290:	b508      	push	{r3, lr}
 8002292:	4b46      	ldr	r3, [pc, #280]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x11c>)
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f003 030c 	and.w	r3, r3, #12
 800229a:	2b08      	cmp	r3, #8
 800229c:	d005      	beq.n	80022aa <HAL_RCC_GetSysClockFreq+0x1a>
 800229e:	2b0c      	cmp	r3, #12
 80022a0:	d043      	beq.n	800232a <HAL_RCC_GetSysClockFreq+0x9a>
 80022a2:	2b04      	cmp	r3, #4
 80022a4:	d17f      	bne.n	80023a6 <HAL_RCC_GetSysClockFreq+0x116>
 80022a6:	4842      	ldr	r0, [pc, #264]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0x120>)
 80022a8:	e019      	b.n	80022de <HAL_RCC_GetSysClockFreq+0x4e>
 80022aa:	4b40      	ldr	r3, [pc, #256]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x11c>)
 80022ac:	685a      	ldr	r2, [r3, #4]
 80022ae:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80022b8:	d012      	beq.n	80022e0 <HAL_RCC_GetSysClockFreq+0x50>
 80022ba:	4b3c      	ldr	r3, [pc, #240]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x11c>)
 80022bc:	6859      	ldr	r1, [r3, #4]
 80022be:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80022c2:	483b      	ldr	r0, [pc, #236]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0x120>)
 80022c4:	2300      	movs	r3, #0
 80022c6:	fba1 0100 	umull	r0, r1, r1, r0
 80022ca:	f7fe fb23 	bl	8000914 <__aeabi_uldivmod>
 80022ce:	4b37      	ldr	r3, [pc, #220]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x11c>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80022d6:	3301      	adds	r3, #1
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	fbb0 f0f3 	udiv	r0, r0, r3
 80022de:	bd08      	pop	{r3, pc}
 80022e0:	4b32      	ldr	r3, [pc, #200]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x11c>)
 80022e2:	6858      	ldr	r0, [r3, #4]
 80022e4:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80022e8:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80022ec:	ebbc 0c00 	subs.w	ip, ip, r0
 80022f0:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80022f4:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80022f8:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 80022fc:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8002300:	ebb1 010c 	subs.w	r1, r1, ip
 8002304:	eb63 030e 	sbc.w	r3, r3, lr
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800230e:	00c9      	lsls	r1, r1, #3
 8002310:	eb11 0c00 	adds.w	ip, r1, r0
 8002314:	f143 0300 	adc.w	r3, r3, #0
 8002318:	0299      	lsls	r1, r3, #10
 800231a:	2300      	movs	r3, #0
 800231c:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8002320:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8002324:	f7fe faf6 	bl	8000914 <__aeabi_uldivmod>
 8002328:	e7d1      	b.n	80022ce <HAL_RCC_GetSysClockFreq+0x3e>
 800232a:	4b20      	ldr	r3, [pc, #128]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x11c>)
 800232c:	685a      	ldr	r2, [r3, #4]
 800232e:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002338:	d010      	beq.n	800235c <HAL_RCC_GetSysClockFreq+0xcc>
 800233a:	4b1c      	ldr	r3, [pc, #112]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x11c>)
 800233c:	6859      	ldr	r1, [r3, #4]
 800233e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002342:	481b      	ldr	r0, [pc, #108]	@ (80023b0 <HAL_RCC_GetSysClockFreq+0x120>)
 8002344:	2300      	movs	r3, #0
 8002346:	fba1 0100 	umull	r0, r1, r1, r0
 800234a:	f7fe fae3 	bl	8000914 <__aeabi_uldivmod>
 800234e:	4b17      	ldr	r3, [pc, #92]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x11c>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	f3c3 7302 	ubfx	r3, r3, #28, #3
 8002356:	fbb0 f0f3 	udiv	r0, r0, r3
 800235a:	e7c0      	b.n	80022de <HAL_RCC_GetSysClockFreq+0x4e>
 800235c:	4b13      	ldr	r3, [pc, #76]	@ (80023ac <HAL_RCC_GetSysClockFreq+0x11c>)
 800235e:	6858      	ldr	r0, [r3, #4]
 8002360:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8002364:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8002368:	ebbc 0c00 	subs.w	ip, ip, r0
 800236c:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8002370:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8002374:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8002378:	ea4f 118c 	mov.w	r1, ip, lsl #6
 800237c:	ebb1 010c 	subs.w	r1, r1, ip
 8002380:	eb63 030e 	sbc.w	r3, r3, lr
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800238a:	00c9      	lsls	r1, r1, #3
 800238c:	eb11 0c00 	adds.w	ip, r1, r0
 8002390:	f143 0300 	adc.w	r3, r3, #0
 8002394:	0299      	lsls	r1, r3, #10
 8002396:	2300      	movs	r3, #0
 8002398:	ea4f 208c 	mov.w	r0, ip, lsl #10
 800239c:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 80023a0:	f7fe fab8 	bl	8000914 <__aeabi_uldivmod>
 80023a4:	e7d3      	b.n	800234e <HAL_RCC_GetSysClockFreq+0xbe>
 80023a6:	4803      	ldr	r0, [pc, #12]	@ (80023b4 <HAL_RCC_GetSysClockFreq+0x124>)
 80023a8:	e799      	b.n	80022de <HAL_RCC_GetSysClockFreq+0x4e>
 80023aa:	bf00      	nop
 80023ac:	40023800 	andmi	r3, r2, r0, lsl #16
 80023b0:	017d7840 	cmneq	sp, r0, asr #16
 80023b4:	00f42400 	rscseq	r2, r4, r0, lsl #8

080023b8 <HAL_RCC_OscConfig>:
 80023b8:	2800      	cmp	r0, #0
 80023ba:	f000 8201 	beq.w	80027c0 <HAL_RCC_OscConfig+0x408>
 80023be:	b570      	push	{r4, r5, r6, lr}
 80023c0:	b082      	sub	sp, #8
 80023c2:	4604      	mov	r4, r0
 80023c4:	6803      	ldr	r3, [r0, #0]
 80023c6:	f013 0f01 	tst.w	r3, #1
 80023ca:	d041      	beq.n	8002450 <HAL_RCC_OscConfig+0x98>
 80023cc:	4b99      	ldr	r3, [pc, #612]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	f003 030c 	and.w	r3, r3, #12
 80023d4:	2b04      	cmp	r3, #4
 80023d6:	d032      	beq.n	800243e <HAL_RCC_OscConfig+0x86>
 80023d8:	4b96      	ldr	r3, [pc, #600]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	f003 030c 	and.w	r3, r3, #12
 80023e0:	2b08      	cmp	r3, #8
 80023e2:	d027      	beq.n	8002434 <HAL_RCC_OscConfig+0x7c>
 80023e4:	4b93      	ldr	r3, [pc, #588]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f003 030c 	and.w	r3, r3, #12
 80023ec:	2b0c      	cmp	r3, #12
 80023ee:	d059      	beq.n	80024a4 <HAL_RCC_OscConfig+0xec>
 80023f0:	6863      	ldr	r3, [r4, #4]
 80023f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023f6:	d05b      	beq.n	80024b0 <HAL_RCC_OscConfig+0xf8>
 80023f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023fc:	d05e      	beq.n	80024bc <HAL_RCC_OscConfig+0x104>
 80023fe:	4b8d      	ldr	r3, [pc, #564]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 8002400:	681a      	ldr	r2, [r3, #0]
 8002402:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	681a      	ldr	r2, [r3, #0]
 800240a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800240e:	601a      	str	r2, [r3, #0]
 8002410:	6863      	ldr	r3, [r4, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d05c      	beq.n	80024d0 <HAL_RCC_OscConfig+0x118>
 8002416:	f7ff fa6f 	bl	80018f8 <HAL_GetTick>
 800241a:	4605      	mov	r5, r0
 800241c:	4b85      	ldr	r3, [pc, #532]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002424:	d114      	bne.n	8002450 <HAL_RCC_OscConfig+0x98>
 8002426:	f7ff fa67 	bl	80018f8 <HAL_GetTick>
 800242a:	1b40      	subs	r0, r0, r5
 800242c:	2864      	cmp	r0, #100	@ 0x64
 800242e:	d9f5      	bls.n	800241c <HAL_RCC_OscConfig+0x64>
 8002430:	2003      	movs	r0, #3
 8002432:	e1cc      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 8002434:	4b7f      	ldr	r3, [pc, #508]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800243c:	d0d2      	beq.n	80023e4 <HAL_RCC_OscConfig+0x2c>
 800243e:	4b7d      	ldr	r3, [pc, #500]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002446:	d003      	beq.n	8002450 <HAL_RCC_OscConfig+0x98>
 8002448:	6863      	ldr	r3, [r4, #4]
 800244a:	2b00      	cmp	r3, #0
 800244c:	f000 81ba 	beq.w	80027c4 <HAL_RCC_OscConfig+0x40c>
 8002450:	6823      	ldr	r3, [r4, #0]
 8002452:	f013 0f02 	tst.w	r3, #2
 8002456:	d060      	beq.n	800251a <HAL_RCC_OscConfig+0x162>
 8002458:	4b76      	ldr	r3, [pc, #472]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	f013 0f0c 	tst.w	r3, #12
 8002460:	d04a      	beq.n	80024f8 <HAL_RCC_OscConfig+0x140>
 8002462:	4b74      	ldr	r3, [pc, #464]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f003 030c 	and.w	r3, r3, #12
 800246a:	2b08      	cmp	r3, #8
 800246c:	d03f      	beq.n	80024ee <HAL_RCC_OscConfig+0x136>
 800246e:	4b71      	ldr	r3, [pc, #452]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	f003 030c 	and.w	r3, r3, #12
 8002476:	2b0c      	cmp	r3, #12
 8002478:	d069      	beq.n	800254e <HAL_RCC_OscConfig+0x196>
 800247a:	68e3      	ldr	r3, [r4, #12]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d075      	beq.n	800256c <HAL_RCC_OscConfig+0x1b4>
 8002480:	4b6d      	ldr	r3, [pc, #436]	@ (8002638 <HAL_RCC_OscConfig+0x280>)
 8002482:	2201      	movs	r2, #1
 8002484:	601a      	str	r2, [r3, #0]
 8002486:	f7ff fa37 	bl	80018f8 <HAL_GetTick>
 800248a:	4605      	mov	r5, r0
 800248c:	4b69      	ldr	r3, [pc, #420]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f013 0f02 	tst.w	r3, #2
 8002494:	d161      	bne.n	800255a <HAL_RCC_OscConfig+0x1a2>
 8002496:	f7ff fa2f 	bl	80018f8 <HAL_GetTick>
 800249a:	1b40      	subs	r0, r0, r5
 800249c:	2802      	cmp	r0, #2
 800249e:	d9f5      	bls.n	800248c <HAL_RCC_OscConfig+0xd4>
 80024a0:	2003      	movs	r0, #3
 80024a2:	e194      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80024a4:	4b63      	ldr	r3, [pc, #396]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80024ac:	d0a0      	beq.n	80023f0 <HAL_RCC_OscConfig+0x38>
 80024ae:	e7c6      	b.n	800243e <HAL_RCC_OscConfig+0x86>
 80024b0:	4a60      	ldr	r2, [pc, #384]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80024b2:	6813      	ldr	r3, [r2, #0]
 80024b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	e7a9      	b.n	8002410 <HAL_RCC_OscConfig+0x58>
 80024bc:	4b5d      	ldr	r3, [pc, #372]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80024cc:	601a      	str	r2, [r3, #0]
 80024ce:	e79f      	b.n	8002410 <HAL_RCC_OscConfig+0x58>
 80024d0:	f7ff fa12 	bl	80018f8 <HAL_GetTick>
 80024d4:	4605      	mov	r5, r0
 80024d6:	4b57      	ldr	r3, [pc, #348]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80024de:	d0b7      	beq.n	8002450 <HAL_RCC_OscConfig+0x98>
 80024e0:	f7ff fa0a 	bl	80018f8 <HAL_GetTick>
 80024e4:	1b40      	subs	r0, r0, r5
 80024e6:	2864      	cmp	r0, #100	@ 0x64
 80024e8:	d9f5      	bls.n	80024d6 <HAL_RCC_OscConfig+0x11e>
 80024ea:	2003      	movs	r0, #3
 80024ec:	e16f      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80024ee:	4b51      	ldr	r3, [pc, #324]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80024f6:	d1ba      	bne.n	800246e <HAL_RCC_OscConfig+0xb6>
 80024f8:	4b4e      	ldr	r3, [pc, #312]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f013 0f02 	tst.w	r3, #2
 8002500:	d003      	beq.n	800250a <HAL_RCC_OscConfig+0x152>
 8002502:	68e3      	ldr	r3, [r4, #12]
 8002504:	2b01      	cmp	r3, #1
 8002506:	f040 815f 	bne.w	80027c8 <HAL_RCC_OscConfig+0x410>
 800250a:	4a4a      	ldr	r2, [pc, #296]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 800250c:	6813      	ldr	r3, [r2, #0]
 800250e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002512:	6921      	ldr	r1, [r4, #16]
 8002514:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002518:	6013      	str	r3, [r2, #0]
 800251a:	6823      	ldr	r3, [r4, #0]
 800251c:	f013 0f08 	tst.w	r3, #8
 8002520:	d049      	beq.n	80025b6 <HAL_RCC_OscConfig+0x1fe>
 8002522:	6963      	ldr	r3, [r4, #20]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d033      	beq.n	8002590 <HAL_RCC_OscConfig+0x1d8>
 8002528:	4b43      	ldr	r3, [pc, #268]	@ (8002638 <HAL_RCC_OscConfig+0x280>)
 800252a:	2201      	movs	r2, #1
 800252c:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
 8002530:	f7ff f9e2 	bl	80018f8 <HAL_GetTick>
 8002534:	4605      	mov	r5, r0
 8002536:	4b3f      	ldr	r3, [pc, #252]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 8002538:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800253a:	f013 0f02 	tst.w	r3, #2
 800253e:	d13a      	bne.n	80025b6 <HAL_RCC_OscConfig+0x1fe>
 8002540:	f7ff f9da 	bl	80018f8 <HAL_GetTick>
 8002544:	1b40      	subs	r0, r0, r5
 8002546:	2802      	cmp	r0, #2
 8002548:	d9f5      	bls.n	8002536 <HAL_RCC_OscConfig+0x17e>
 800254a:	2003      	movs	r0, #3
 800254c:	e13f      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 800254e:	4b39      	ldr	r3, [pc, #228]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8002556:	d190      	bne.n	800247a <HAL_RCC_OscConfig+0xc2>
 8002558:	e7ce      	b.n	80024f8 <HAL_RCC_OscConfig+0x140>
 800255a:	4a36      	ldr	r2, [pc, #216]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 800255c:	6813      	ldr	r3, [r2, #0]
 800255e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8002562:	6921      	ldr	r1, [r4, #16]
 8002564:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002568:	6013      	str	r3, [r2, #0]
 800256a:	e7d6      	b.n	800251a <HAL_RCC_OscConfig+0x162>
 800256c:	4b32      	ldr	r3, [pc, #200]	@ (8002638 <HAL_RCC_OscConfig+0x280>)
 800256e:	2200      	movs	r2, #0
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	f7ff f9c1 	bl	80018f8 <HAL_GetTick>
 8002576:	4605      	mov	r5, r0
 8002578:	4b2e      	ldr	r3, [pc, #184]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f013 0f02 	tst.w	r3, #2
 8002580:	d0cb      	beq.n	800251a <HAL_RCC_OscConfig+0x162>
 8002582:	f7ff f9b9 	bl	80018f8 <HAL_GetTick>
 8002586:	1b40      	subs	r0, r0, r5
 8002588:	2802      	cmp	r0, #2
 800258a:	d9f5      	bls.n	8002578 <HAL_RCC_OscConfig+0x1c0>
 800258c:	2003      	movs	r0, #3
 800258e:	e11e      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 8002590:	4b29      	ldr	r3, [pc, #164]	@ (8002638 <HAL_RCC_OscConfig+0x280>)
 8002592:	2200      	movs	r2, #0
 8002594:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
 8002598:	f7ff f9ae 	bl	80018f8 <HAL_GetTick>
 800259c:	4605      	mov	r5, r0
 800259e:	4b25      	ldr	r3, [pc, #148]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80025a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025a2:	f013 0f02 	tst.w	r3, #2
 80025a6:	d006      	beq.n	80025b6 <HAL_RCC_OscConfig+0x1fe>
 80025a8:	f7ff f9a6 	bl	80018f8 <HAL_GetTick>
 80025ac:	1b40      	subs	r0, r0, r5
 80025ae:	2802      	cmp	r0, #2
 80025b0:	d9f5      	bls.n	800259e <HAL_RCC_OscConfig+0x1e6>
 80025b2:	2003      	movs	r0, #3
 80025b4:	e10b      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80025b6:	6823      	ldr	r3, [r4, #0]
 80025b8:	f013 0f04 	tst.w	r3, #4
 80025bc:	d076      	beq.n	80026ac <HAL_RCC_OscConfig+0x2f4>
 80025be:	4b1d      	ldr	r3, [pc, #116]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80025c6:	d133      	bne.n	8002630 <HAL_RCC_OscConfig+0x278>
 80025c8:	2300      	movs	r3, #0
 80025ca:	9301      	str	r3, [sp, #4]
 80025cc:	4b19      	ldr	r3, [pc, #100]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80025ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80025d0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80025d4:	641a      	str	r2, [r3, #64]	@ 0x40
 80025d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025dc:	9301      	str	r3, [sp, #4]
 80025de:	9b01      	ldr	r3, [sp, #4]
 80025e0:	2501      	movs	r5, #1
 80025e2:	4b16      	ldr	r3, [pc, #88]	@ (800263c <HAL_RCC_OscConfig+0x284>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80025ea:	d029      	beq.n	8002640 <HAL_RCC_OscConfig+0x288>
 80025ec:	68a3      	ldr	r3, [r4, #8]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d03a      	beq.n	8002668 <HAL_RCC_OscConfig+0x2b0>
 80025f2:	2b05      	cmp	r3, #5
 80025f4:	d03e      	beq.n	8002674 <HAL_RCC_OscConfig+0x2bc>
 80025f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 80025f8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80025fa:	f022 0201 	bic.w	r2, r2, #1
 80025fe:	671a      	str	r2, [r3, #112]	@ 0x70
 8002600:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002602:	f022 0204 	bic.w	r2, r2, #4
 8002606:	671a      	str	r2, [r3, #112]	@ 0x70
 8002608:	68a3      	ldr	r3, [r4, #8]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d03c      	beq.n	8002688 <HAL_RCC_OscConfig+0x2d0>
 800260e:	f7ff f973 	bl	80018f8 <HAL_GetTick>
 8002612:	4606      	mov	r6, r0
 8002614:	4b07      	ldr	r3, [pc, #28]	@ (8002634 <HAL_RCC_OscConfig+0x27c>)
 8002616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002618:	f013 0f02 	tst.w	r3, #2
 800261c:	d145      	bne.n	80026aa <HAL_RCC_OscConfig+0x2f2>
 800261e:	f7ff f96b 	bl	80018f8 <HAL_GetTick>
 8002622:	1b80      	subs	r0, r0, r6
 8002624:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002628:	4298      	cmp	r0, r3
 800262a:	d9f3      	bls.n	8002614 <HAL_RCC_OscConfig+0x25c>
 800262c:	2003      	movs	r0, #3
 800262e:	e0ce      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 8002630:	2500      	movs	r5, #0
 8002632:	e7d6      	b.n	80025e2 <HAL_RCC_OscConfig+0x22a>
 8002634:	40023800 	andmi	r3, r2, r0, lsl #16
 8002638:	42470000 	submi	r0, r7, #0
 800263c:	40007000 	andmi	r7, r0, r0
 8002640:	4a6b      	ldr	r2, [pc, #428]	@ (80027f0 <HAL_RCC_OscConfig+0x438>)
 8002642:	6813      	ldr	r3, [r2, #0]
 8002644:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002648:	6013      	str	r3, [r2, #0]
 800264a:	f7ff f955 	bl	80018f8 <HAL_GetTick>
 800264e:	4606      	mov	r6, r0
 8002650:	4b67      	ldr	r3, [pc, #412]	@ (80027f0 <HAL_RCC_OscConfig+0x438>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002658:	d1c8      	bne.n	80025ec <HAL_RCC_OscConfig+0x234>
 800265a:	f7ff f94d 	bl	80018f8 <HAL_GetTick>
 800265e:	1b80      	subs	r0, r0, r6
 8002660:	2802      	cmp	r0, #2
 8002662:	d9f5      	bls.n	8002650 <HAL_RCC_OscConfig+0x298>
 8002664:	2003      	movs	r0, #3
 8002666:	e0b2      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 8002668:	4a62      	ldr	r2, [pc, #392]	@ (80027f4 <HAL_RCC_OscConfig+0x43c>)
 800266a:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800266c:	f043 0301 	orr.w	r3, r3, #1
 8002670:	6713      	str	r3, [r2, #112]	@ 0x70
 8002672:	e7c9      	b.n	8002608 <HAL_RCC_OscConfig+0x250>
 8002674:	4b5f      	ldr	r3, [pc, #380]	@ (80027f4 <HAL_RCC_OscConfig+0x43c>)
 8002676:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002678:	f042 0204 	orr.w	r2, r2, #4
 800267c:	671a      	str	r2, [r3, #112]	@ 0x70
 800267e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002680:	f042 0201 	orr.w	r2, r2, #1
 8002684:	671a      	str	r2, [r3, #112]	@ 0x70
 8002686:	e7bf      	b.n	8002608 <HAL_RCC_OscConfig+0x250>
 8002688:	f7ff f936 	bl	80018f8 <HAL_GetTick>
 800268c:	4606      	mov	r6, r0
 800268e:	4b59      	ldr	r3, [pc, #356]	@ (80027f4 <HAL_RCC_OscConfig+0x43c>)
 8002690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002692:	f013 0f02 	tst.w	r3, #2
 8002696:	d008      	beq.n	80026aa <HAL_RCC_OscConfig+0x2f2>
 8002698:	f7ff f92e 	bl	80018f8 <HAL_GetTick>
 800269c:	1b80      	subs	r0, r0, r6
 800269e:	f241 3388 	movw	r3, #5000	@ 0x1388
 80026a2:	4298      	cmp	r0, r3
 80026a4:	d9f3      	bls.n	800268e <HAL_RCC_OscConfig+0x2d6>
 80026a6:	2003      	movs	r0, #3
 80026a8:	e091      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80026aa:	b9ed      	cbnz	r5, 80026e8 <HAL_RCC_OscConfig+0x330>
 80026ac:	69a3      	ldr	r3, [r4, #24]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	f000 808c 	beq.w	80027cc <HAL_RCC_OscConfig+0x414>
 80026b4:	4a4f      	ldr	r2, [pc, #316]	@ (80027f4 <HAL_RCC_OscConfig+0x43c>)
 80026b6:	6892      	ldr	r2, [r2, #8]
 80026b8:	f002 020c 	and.w	r2, r2, #12
 80026bc:	2a08      	cmp	r2, #8
 80026be:	d054      	beq.n	800276a <HAL_RCC_OscConfig+0x3b2>
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d017      	beq.n	80026f4 <HAL_RCC_OscConfig+0x33c>
 80026c4:	4b4c      	ldr	r3, [pc, #304]	@ (80027f8 <HAL_RCC_OscConfig+0x440>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	661a      	str	r2, [r3, #96]	@ 0x60
 80026ca:	f7ff f915 	bl	80018f8 <HAL_GetTick>
 80026ce:	4604      	mov	r4, r0
 80026d0:	4b48      	ldr	r3, [pc, #288]	@ (80027f4 <HAL_RCC_OscConfig+0x43c>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80026d8:	d045      	beq.n	8002766 <HAL_RCC_OscConfig+0x3ae>
 80026da:	f7ff f90d 	bl	80018f8 <HAL_GetTick>
 80026de:	1b00      	subs	r0, r0, r4
 80026e0:	2802      	cmp	r0, #2
 80026e2:	d9f5      	bls.n	80026d0 <HAL_RCC_OscConfig+0x318>
 80026e4:	2003      	movs	r0, #3
 80026e6:	e072      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80026e8:	4a42      	ldr	r2, [pc, #264]	@ (80027f4 <HAL_RCC_OscConfig+0x43c>)
 80026ea:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80026ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026f2:	e7db      	b.n	80026ac <HAL_RCC_OscConfig+0x2f4>
 80026f4:	4b40      	ldr	r3, [pc, #256]	@ (80027f8 <HAL_RCC_OscConfig+0x440>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	661a      	str	r2, [r3, #96]	@ 0x60
 80026fa:	f7ff f8fd 	bl	80018f8 <HAL_GetTick>
 80026fe:	4605      	mov	r5, r0
 8002700:	4b3c      	ldr	r3, [pc, #240]	@ (80027f4 <HAL_RCC_OscConfig+0x43c>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002708:	d006      	beq.n	8002718 <HAL_RCC_OscConfig+0x360>
 800270a:	f7ff f8f5 	bl	80018f8 <HAL_GetTick>
 800270e:	1b40      	subs	r0, r0, r5
 8002710:	2802      	cmp	r0, #2
 8002712:	d9f5      	bls.n	8002700 <HAL_RCC_OscConfig+0x348>
 8002714:	2003      	movs	r0, #3
 8002716:	e05a      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 8002718:	69e3      	ldr	r3, [r4, #28]
 800271a:	6a22      	ldr	r2, [r4, #32]
 800271c:	4313      	orrs	r3, r2
 800271e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002720:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002724:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002726:	0852      	lsrs	r2, r2, #1
 8002728:	3a01      	subs	r2, #1
 800272a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800272e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8002730:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002734:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002736:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800273a:	4a2e      	ldr	r2, [pc, #184]	@ (80027f4 <HAL_RCC_OscConfig+0x43c>)
 800273c:	6053      	str	r3, [r2, #4]
 800273e:	4b2e      	ldr	r3, [pc, #184]	@ (80027f8 <HAL_RCC_OscConfig+0x440>)
 8002740:	2201      	movs	r2, #1
 8002742:	661a      	str	r2, [r3, #96]	@ 0x60
 8002744:	f7ff f8d8 	bl	80018f8 <HAL_GetTick>
 8002748:	4604      	mov	r4, r0
 800274a:	4b2a      	ldr	r3, [pc, #168]	@ (80027f4 <HAL_RCC_OscConfig+0x43c>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002752:	d106      	bne.n	8002762 <HAL_RCC_OscConfig+0x3aa>
 8002754:	f7ff f8d0 	bl	80018f8 <HAL_GetTick>
 8002758:	1b00      	subs	r0, r0, r4
 800275a:	2802      	cmp	r0, #2
 800275c:	d9f5      	bls.n	800274a <HAL_RCC_OscConfig+0x392>
 800275e:	2003      	movs	r0, #3
 8002760:	e035      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 8002762:	2000      	movs	r0, #0
 8002764:	e033      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 8002766:	2000      	movs	r0, #0
 8002768:	e031      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 800276a:	2b01      	cmp	r3, #1
 800276c:	d031      	beq.n	80027d2 <HAL_RCC_OscConfig+0x41a>
 800276e:	4b21      	ldr	r3, [pc, #132]	@ (80027f4 <HAL_RCC_OscConfig+0x43c>)
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 8002776:	69e2      	ldr	r2, [r4, #28]
 8002778:	4291      	cmp	r1, r2
 800277a:	d12c      	bne.n	80027d6 <HAL_RCC_OscConfig+0x41e>
 800277c:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002780:	6a21      	ldr	r1, [r4, #32]
 8002782:	428a      	cmp	r2, r1
 8002784:	d129      	bne.n	80027da <HAL_RCC_OscConfig+0x422>
 8002786:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002788:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 800278c:	401a      	ands	r2, r3
 800278e:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8002792:	d124      	bne.n	80027de <HAL_RCC_OscConfig+0x426>
 8002794:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8002798:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800279a:	0852      	lsrs	r2, r2, #1
 800279c:	3a01      	subs	r2, #1
 800279e:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80027a2:	d11e      	bne.n	80027e2 <HAL_RCC_OscConfig+0x42a>
 80027a4:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80027a8:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80027aa:	ebb2 6f01 	cmp.w	r2, r1, lsl #24
 80027ae:	d11a      	bne.n	80027e6 <HAL_RCC_OscConfig+0x42e>
 80027b0:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80027b4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80027b6:	ebb3 7f02 	cmp.w	r3, r2, lsl #28
 80027ba:	d116      	bne.n	80027ea <HAL_RCC_OscConfig+0x432>
 80027bc:	2000      	movs	r0, #0
 80027be:	e006      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80027c0:	2001      	movs	r0, #1
 80027c2:	4770      	bx	lr
 80027c4:	2001      	movs	r0, #1
 80027c6:	e002      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80027c8:	2001      	movs	r0, #1
 80027ca:	e000      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80027cc:	2000      	movs	r0, #0
 80027ce:	b002      	add	sp, #8
 80027d0:	bd70      	pop	{r4, r5, r6, pc}
 80027d2:	2001      	movs	r0, #1
 80027d4:	e7fb      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80027d6:	2001      	movs	r0, #1
 80027d8:	e7f9      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80027da:	2001      	movs	r0, #1
 80027dc:	e7f7      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80027de:	2001      	movs	r0, #1
 80027e0:	e7f5      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80027e2:	2001      	movs	r0, #1
 80027e4:	e7f3      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80027e6:	2001      	movs	r0, #1
 80027e8:	e7f1      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80027ea:	2001      	movs	r0, #1
 80027ec:	e7ef      	b.n	80027ce <HAL_RCC_OscConfig+0x416>
 80027ee:	bf00      	nop
 80027f0:	40007000 	andmi	r7, r0, r0
 80027f4:	40023800 	andmi	r3, r2, r0, lsl #16
 80027f8:	42470000 	submi	r0, r7, #0

080027fc <TIM_OC1_SetConfig>:
 80027fc:	b430      	push	{r4, r5}
 80027fe:	6a03      	ldr	r3, [r0, #32]
 8002800:	6a02      	ldr	r2, [r0, #32]
 8002802:	f022 0201 	bic.w	r2, r2, #1
 8002806:	6202      	str	r2, [r0, #32]
 8002808:	6842      	ldr	r2, [r0, #4]
 800280a:	6984      	ldr	r4, [r0, #24]
 800280c:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
 8002810:	680c      	ldr	r4, [r1, #0]
 8002812:	ea44 040c 	orr.w	r4, r4, ip
 8002816:	f023 0c02 	bic.w	ip, r3, #2
 800281a:	688b      	ldr	r3, [r1, #8]
 800281c:	ea43 030c 	orr.w	r3, r3, ip
 8002820:	4d11      	ldr	r5, [pc, #68]	@ (8002868 <TIM_OC1_SetConfig+0x6c>)
 8002822:	42a8      	cmp	r0, r5
 8002824:	d003      	beq.n	800282e <TIM_OC1_SetConfig+0x32>
 8002826:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800282a:	42a8      	cmp	r0, r5
 800282c:	d105      	bne.n	800283a <TIM_OC1_SetConfig+0x3e>
 800282e:	f023 0308 	bic.w	r3, r3, #8
 8002832:	68cd      	ldr	r5, [r1, #12]
 8002834:	432b      	orrs	r3, r5
 8002836:	f023 0304 	bic.w	r3, r3, #4
 800283a:	4d0b      	ldr	r5, [pc, #44]	@ (8002868 <TIM_OC1_SetConfig+0x6c>)
 800283c:	42a8      	cmp	r0, r5
 800283e:	d003      	beq.n	8002848 <TIM_OC1_SetConfig+0x4c>
 8002840:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002844:	42a8      	cmp	r0, r5
 8002846:	d107      	bne.n	8002858 <TIM_OC1_SetConfig+0x5c>
 8002848:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800284c:	694d      	ldr	r5, [r1, #20]
 800284e:	ea45 0c02 	orr.w	ip, r5, r2
 8002852:	698a      	ldr	r2, [r1, #24]
 8002854:	ea42 020c 	orr.w	r2, r2, ip
 8002858:	6042      	str	r2, [r0, #4]
 800285a:	6184      	str	r4, [r0, #24]
 800285c:	684a      	ldr	r2, [r1, #4]
 800285e:	6342      	str	r2, [r0, #52]	@ 0x34
 8002860:	6203      	str	r3, [r0, #32]
 8002862:	bc30      	pop	{r4, r5}
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	40010000 	andmi	r0, r1, r0

0800286c <TIM_OC3_SetConfig>:
 800286c:	b430      	push	{r4, r5}
 800286e:	6a03      	ldr	r3, [r0, #32]
 8002870:	6a02      	ldr	r2, [r0, #32]
 8002872:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002876:	6202      	str	r2, [r0, #32]
 8002878:	6842      	ldr	r2, [r0, #4]
 800287a:	69c4      	ldr	r4, [r0, #28]
 800287c:	f024 0c73 	bic.w	ip, r4, #115	@ 0x73
 8002880:	680c      	ldr	r4, [r1, #0]
 8002882:	ea44 050c 	orr.w	r5, r4, ip
 8002886:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800288a:	688c      	ldr	r4, [r1, #8]
 800288c:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8002890:	4c11      	ldr	r4, [pc, #68]	@ (80028d8 <TIM_OC3_SetConfig+0x6c>)
 8002892:	42a0      	cmp	r0, r4
 8002894:	d003      	beq.n	800289e <TIM_OC3_SetConfig+0x32>
 8002896:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 800289a:	42a0      	cmp	r0, r4
 800289c:	d106      	bne.n	80028ac <TIM_OC3_SetConfig+0x40>
 800289e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80028a2:	68cc      	ldr	r4, [r1, #12]
 80028a4:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 80028a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80028ac:	4c0a      	ldr	r4, [pc, #40]	@ (80028d8 <TIM_OC3_SetConfig+0x6c>)
 80028ae:	42a0      	cmp	r0, r4
 80028b0:	d003      	beq.n	80028ba <TIM_OC3_SetConfig+0x4e>
 80028b2:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80028b6:	42a0      	cmp	r0, r4
 80028b8:	d107      	bne.n	80028ca <TIM_OC3_SetConfig+0x5e>
 80028ba:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 80028be:	694c      	ldr	r4, [r1, #20]
 80028c0:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80028c4:	698c      	ldr	r4, [r1, #24]
 80028c6:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
 80028ca:	6042      	str	r2, [r0, #4]
 80028cc:	61c5      	str	r5, [r0, #28]
 80028ce:	684a      	ldr	r2, [r1, #4]
 80028d0:	63c2      	str	r2, [r0, #60]	@ 0x3c
 80028d2:	6203      	str	r3, [r0, #32]
 80028d4:	bc30      	pop	{r4, r5}
 80028d6:	4770      	bx	lr
 80028d8:	40010000 	andmi	r0, r1, r0

080028dc <TIM_OC4_SetConfig>:
 80028dc:	b430      	push	{r4, r5}
 80028de:	6a03      	ldr	r3, [r0, #32]
 80028e0:	6a02      	ldr	r2, [r0, #32]
 80028e2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80028e6:	6202      	str	r2, [r0, #32]
 80028e8:	6844      	ldr	r4, [r0, #4]
 80028ea:	69c2      	ldr	r2, [r0, #28]
 80028ec:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 80028f0:	680d      	ldr	r5, [r1, #0]
 80028f2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 80028f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80028fa:	688d      	ldr	r5, [r1, #8]
 80028fc:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
 8002900:	4d09      	ldr	r5, [pc, #36]	@ (8002928 <TIM_OC4_SetConfig+0x4c>)
 8002902:	42a8      	cmp	r0, r5
 8002904:	d003      	beq.n	800290e <TIM_OC4_SetConfig+0x32>
 8002906:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800290a:	42a8      	cmp	r0, r5
 800290c:	d104      	bne.n	8002918 <TIM_OC4_SetConfig+0x3c>
 800290e:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
 8002912:	694d      	ldr	r5, [r1, #20]
 8002914:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8002918:	6044      	str	r4, [r0, #4]
 800291a:	61c2      	str	r2, [r0, #28]
 800291c:	684a      	ldr	r2, [r1, #4]
 800291e:	6402      	str	r2, [r0, #64]	@ 0x40
 8002920:	6203      	str	r3, [r0, #32]
 8002922:	bc30      	pop	{r4, r5}
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	40010000 	andmi	r0, r1, r0

0800292c <TIM_TI1_ConfigInputStage>:
 800292c:	b410      	push	{r4}
 800292e:	6a03      	ldr	r3, [r0, #32]
 8002930:	6a04      	ldr	r4, [r0, #32]
 8002932:	f024 0401 	bic.w	r4, r4, #1
 8002936:	6204      	str	r4, [r0, #32]
 8002938:	6984      	ldr	r4, [r0, #24]
 800293a:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
 800293e:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4
 8002942:	f023 030a 	bic.w	r3, r3, #10
 8002946:	430b      	orrs	r3, r1
 8002948:	6182      	str	r2, [r0, #24]
 800294a:	6203      	str	r3, [r0, #32]
 800294c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002950:	4770      	bx	lr

08002952 <TIM_TI2_ConfigInputStage>:
 8002952:	b410      	push	{r4}
 8002954:	6a03      	ldr	r3, [r0, #32]
 8002956:	6a04      	ldr	r4, [r0, #32]
 8002958:	f024 0410 	bic.w	r4, r4, #16
 800295c:	6204      	str	r4, [r0, #32]
 800295e:	6984      	ldr	r4, [r0, #24]
 8002960:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
 8002964:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12
 8002968:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800296c:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8002970:	6182      	str	r2, [r0, #24]
 8002972:	6203      	str	r3, [r0, #32]
 8002974:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002978:	4770      	bx	lr

0800297a <TIM_ITRx_SetConfig>:
 800297a:	6883      	ldr	r3, [r0, #8]
 800297c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002980:	430b      	orrs	r3, r1
 8002982:	f043 0307 	orr.w	r3, r3, #7
 8002986:	6083      	str	r3, [r0, #8]
 8002988:	4770      	bx	lr

0800298a <HAL_TIM_PWM_MspInit>:
 800298a:	4770      	bx	lr

0800298c <TIM_Base_SetConfig>:
 800298c:	6803      	ldr	r3, [r0, #0]
 800298e:	4a34      	ldr	r2, [pc, #208]	@ (8002a60 <TIM_Base_SetConfig+0xd4>)
 8002990:	4290      	cmp	r0, r2
 8002992:	d012      	beq.n	80029ba <TIM_Base_SetConfig+0x2e>
 8002994:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002998:	d00f      	beq.n	80029ba <TIM_Base_SetConfig+0x2e>
 800299a:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 800299e:	4290      	cmp	r0, r2
 80029a0:	d00b      	beq.n	80029ba <TIM_Base_SetConfig+0x2e>
 80029a2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80029a6:	4290      	cmp	r0, r2
 80029a8:	d007      	beq.n	80029ba <TIM_Base_SetConfig+0x2e>
 80029aa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80029ae:	4290      	cmp	r0, r2
 80029b0:	d003      	beq.n	80029ba <TIM_Base_SetConfig+0x2e>
 80029b2:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80029b6:	4290      	cmp	r0, r2
 80029b8:	d103      	bne.n	80029c2 <TIM_Base_SetConfig+0x36>
 80029ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029be:	684a      	ldr	r2, [r1, #4]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	4a27      	ldr	r2, [pc, #156]	@ (8002a60 <TIM_Base_SetConfig+0xd4>)
 80029c4:	4290      	cmp	r0, r2
 80029c6:	d02a      	beq.n	8002a1e <TIM_Base_SetConfig+0x92>
 80029c8:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80029cc:	d027      	beq.n	8002a1e <TIM_Base_SetConfig+0x92>
 80029ce:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80029d2:	4290      	cmp	r0, r2
 80029d4:	d023      	beq.n	8002a1e <TIM_Base_SetConfig+0x92>
 80029d6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80029da:	4290      	cmp	r0, r2
 80029dc:	d01f      	beq.n	8002a1e <TIM_Base_SetConfig+0x92>
 80029de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80029e2:	4290      	cmp	r0, r2
 80029e4:	d01b      	beq.n	8002a1e <TIM_Base_SetConfig+0x92>
 80029e6:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 80029ea:	4290      	cmp	r0, r2
 80029ec:	d017      	beq.n	8002a1e <TIM_Base_SetConfig+0x92>
 80029ee:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 80029f2:	4290      	cmp	r0, r2
 80029f4:	d013      	beq.n	8002a1e <TIM_Base_SetConfig+0x92>
 80029f6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80029fa:	4290      	cmp	r0, r2
 80029fc:	d00f      	beq.n	8002a1e <TIM_Base_SetConfig+0x92>
 80029fe:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a02:	4290      	cmp	r0, r2
 8002a04:	d00b      	beq.n	8002a1e <TIM_Base_SetConfig+0x92>
 8002a06:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8002a0a:	4290      	cmp	r0, r2
 8002a0c:	d007      	beq.n	8002a1e <TIM_Base_SetConfig+0x92>
 8002a0e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a12:	4290      	cmp	r0, r2
 8002a14:	d003      	beq.n	8002a1e <TIM_Base_SetConfig+0x92>
 8002a16:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a1a:	4290      	cmp	r0, r2
 8002a1c:	d103      	bne.n	8002a26 <TIM_Base_SetConfig+0x9a>
 8002a1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a22:	68ca      	ldr	r2, [r1, #12]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a2a:	694a      	ldr	r2, [r1, #20]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	6003      	str	r3, [r0, #0]
 8002a30:	688b      	ldr	r3, [r1, #8]
 8002a32:	62c3      	str	r3, [r0, #44]	@ 0x2c
 8002a34:	680b      	ldr	r3, [r1, #0]
 8002a36:	6283      	str	r3, [r0, #40]	@ 0x28
 8002a38:	4b09      	ldr	r3, [pc, #36]	@ (8002a60 <TIM_Base_SetConfig+0xd4>)
 8002a3a:	4298      	cmp	r0, r3
 8002a3c:	d003      	beq.n	8002a46 <TIM_Base_SetConfig+0xba>
 8002a3e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002a42:	4298      	cmp	r0, r3
 8002a44:	d101      	bne.n	8002a4a <TIM_Base_SetConfig+0xbe>
 8002a46:	690b      	ldr	r3, [r1, #16]
 8002a48:	6303      	str	r3, [r0, #48]	@ 0x30
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	6143      	str	r3, [r0, #20]
 8002a4e:	6903      	ldr	r3, [r0, #16]
 8002a50:	f013 0f01 	tst.w	r3, #1
 8002a54:	d003      	beq.n	8002a5e <TIM_Base_SetConfig+0xd2>
 8002a56:	6903      	ldr	r3, [r0, #16]
 8002a58:	f023 0301 	bic.w	r3, r3, #1
 8002a5c:	6103      	str	r3, [r0, #16]
 8002a5e:	4770      	bx	lr
 8002a60:	40010000 	andmi	r0, r1, r0

08002a64 <HAL_TIM_Base_Init>:
 8002a64:	b340      	cbz	r0, 8002ab8 <HAL_TIM_Base_Init+0x54>
 8002a66:	b510      	push	{r4, lr}
 8002a68:	4604      	mov	r4, r0
 8002a6a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002a6e:	b1f3      	cbz	r3, 8002aae <HAL_TIM_Base_Init+0x4a>
 8002a70:	2302      	movs	r3, #2
 8002a72:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
 8002a76:	4621      	mov	r1, r4
 8002a78:	f851 0b04 	ldr.w	r0, [r1], #4
 8002a7c:	f7ff ff86 	bl	800298c <TIM_Base_SetConfig>
 8002a80:	2301      	movs	r3, #1
 8002a82:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8002a86:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002a8a:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002a8e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002a92:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8002a96:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002a9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002a9e:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002aa2:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8002aa6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
 8002aaa:	2000      	movs	r0, #0
 8002aac:	bd10      	pop	{r4, pc}
 8002aae:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
 8002ab2:	f7fe fbe9 	bl	8001288 <HAL_TIM_Base_MspInit>
 8002ab6:	e7db      	b.n	8002a70 <HAL_TIM_Base_Init+0xc>
 8002ab8:	2001      	movs	r0, #1
 8002aba:	4770      	bx	lr

08002abc <HAL_TIM_PWM_Init>:
 8002abc:	b340      	cbz	r0, 8002b10 <HAL_TIM_PWM_Init+0x54>
 8002abe:	b510      	push	{r4, lr}
 8002ac0:	4604      	mov	r4, r0
 8002ac2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002ac6:	b1f3      	cbz	r3, 8002b06 <HAL_TIM_PWM_Init+0x4a>
 8002ac8:	2302      	movs	r3, #2
 8002aca:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
 8002ace:	4621      	mov	r1, r4
 8002ad0:	f851 0b04 	ldr.w	r0, [r1], #4
 8002ad4:	f7ff ff5a 	bl	800298c <TIM_Base_SetConfig>
 8002ad8:	2301      	movs	r3, #1
 8002ada:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 8002ade:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002ae2:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002ae6:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002aea:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8002aee:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002af2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002af6:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002afa:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8002afe:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
 8002b02:	2000      	movs	r0, #0
 8002b04:	bd10      	pop	{r4, pc}
 8002b06:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
 8002b0a:	f7ff ff3e 	bl	800298a <HAL_TIM_PWM_MspInit>
 8002b0e:	e7db      	b.n	8002ac8 <HAL_TIM_PWM_Init+0xc>
 8002b10:	2001      	movs	r0, #1
 8002b12:	4770      	bx	lr

08002b14 <TIM_OC2_SetConfig>:
 8002b14:	b430      	push	{r4, r5}
 8002b16:	6a03      	ldr	r3, [r0, #32]
 8002b18:	6a02      	ldr	r2, [r0, #32]
 8002b1a:	f022 0210 	bic.w	r2, r2, #16
 8002b1e:	6202      	str	r2, [r0, #32]
 8002b20:	6844      	ldr	r4, [r0, #4]
 8002b22:	6982      	ldr	r2, [r0, #24]
 8002b24:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
 8002b28:	680d      	ldr	r5, [r1, #0]
 8002b2a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8002b2e:	f023 0320 	bic.w	r3, r3, #32
 8002b32:	688d      	ldr	r5, [r1, #8]
 8002b34:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8002b38:	4d11      	ldr	r5, [pc, #68]	@ (8002b80 <TIM_OC2_SetConfig+0x6c>)
 8002b3a:	42a8      	cmp	r0, r5
 8002b3c:	d003      	beq.n	8002b46 <TIM_OC2_SetConfig+0x32>
 8002b3e:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002b42:	42a8      	cmp	r0, r5
 8002b44:	d106      	bne.n	8002b54 <TIM_OC2_SetConfig+0x40>
 8002b46:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b4a:	68cd      	ldr	r5, [r1, #12]
 8002b4c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8002b50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b54:	4d0a      	ldr	r5, [pc, #40]	@ (8002b80 <TIM_OC2_SetConfig+0x6c>)
 8002b56:	42a8      	cmp	r0, r5
 8002b58:	d003      	beq.n	8002b62 <TIM_OC2_SetConfig+0x4e>
 8002b5a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8002b5e:	42a8      	cmp	r0, r5
 8002b60:	d107      	bne.n	8002b72 <TIM_OC2_SetConfig+0x5e>
 8002b62:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
 8002b66:	694d      	ldr	r5, [r1, #20]
 8002b68:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8002b6c:	698d      	ldr	r5, [r1, #24]
 8002b6e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8002b72:	6044      	str	r4, [r0, #4]
 8002b74:	6182      	str	r2, [r0, #24]
 8002b76:	684a      	ldr	r2, [r1, #4]
 8002b78:	6382      	str	r2, [r0, #56]	@ 0x38
 8002b7a:	6203      	str	r3, [r0, #32]
 8002b7c:	bc30      	pop	{r4, r5}
 8002b7e:	4770      	bx	lr
 8002b80:	40010000 	andmi	r0, r1, r0

08002b84 <HAL_TIM_PWM_ConfigChannel>:
 8002b84:	b538      	push	{r3, r4, r5, lr}
 8002b86:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d066      	beq.n	8002c5c <HAL_TIM_PWM_ConfigChannel+0xd8>
 8002b8e:	4604      	mov	r4, r0
 8002b90:	460d      	mov	r5, r1
 8002b92:	2301      	movs	r3, #1
 8002b94:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
 8002b98:	2a0c      	cmp	r2, #12
 8002b9a:	d85a      	bhi.n	8002c52 <HAL_TIM_PWM_ConfigChannel+0xce>
 8002b9c:	e8df f002 	tbb	[pc, r2]
 8002ba0:	59595907 	ldmdbpl	r9, {r0, r1, r2, r8, fp, ip, lr}^
 8002ba4:	5959591b 	ldmdbpl	r9, {r0, r1, r3, r4, r8, fp, ip, lr}^
 8002ba8:	59595930 	ldmdbpl	r9, {r4, r5, r8, fp, ip, lr}^
 8002bac:	68000044 	stmdavs	r0, {r2, r6}
 8002bb0:	f7ff fe24 	bl	80027fc <TIM_OC1_SetConfig>
 8002bb4:	6822      	ldr	r2, [r4, #0]
 8002bb6:	6993      	ldr	r3, [r2, #24]
 8002bb8:	f043 0308 	orr.w	r3, r3, #8
 8002bbc:	6193      	str	r3, [r2, #24]
 8002bbe:	6822      	ldr	r2, [r4, #0]
 8002bc0:	6993      	ldr	r3, [r2, #24]
 8002bc2:	f023 0304 	bic.w	r3, r3, #4
 8002bc6:	6193      	str	r3, [r2, #24]
 8002bc8:	6822      	ldr	r2, [r4, #0]
 8002bca:	6993      	ldr	r3, [r2, #24]
 8002bcc:	6929      	ldr	r1, [r5, #16]
 8002bce:	430b      	orrs	r3, r1
 8002bd0:	6193      	str	r3, [r2, #24]
 8002bd2:	2000      	movs	r0, #0
 8002bd4:	e03e      	b.n	8002c54 <HAL_TIM_PWM_ConfigChannel+0xd0>
 8002bd6:	6800      	ldr	r0, [r0, #0]
 8002bd8:	f7ff ff9c 	bl	8002b14 <TIM_OC2_SetConfig>
 8002bdc:	6822      	ldr	r2, [r4, #0]
 8002bde:	6993      	ldr	r3, [r2, #24]
 8002be0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002be4:	6193      	str	r3, [r2, #24]
 8002be6:	6822      	ldr	r2, [r4, #0]
 8002be8:	6993      	ldr	r3, [r2, #24]
 8002bea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002bee:	6193      	str	r3, [r2, #24]
 8002bf0:	6822      	ldr	r2, [r4, #0]
 8002bf2:	6993      	ldr	r3, [r2, #24]
 8002bf4:	6929      	ldr	r1, [r5, #16]
 8002bf6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002bfa:	6193      	str	r3, [r2, #24]
 8002bfc:	2000      	movs	r0, #0
 8002bfe:	e029      	b.n	8002c54 <HAL_TIM_PWM_ConfigChannel+0xd0>
 8002c00:	6800      	ldr	r0, [r0, #0]
 8002c02:	f7ff fe33 	bl	800286c <TIM_OC3_SetConfig>
 8002c06:	6822      	ldr	r2, [r4, #0]
 8002c08:	69d3      	ldr	r3, [r2, #28]
 8002c0a:	f043 0308 	orr.w	r3, r3, #8
 8002c0e:	61d3      	str	r3, [r2, #28]
 8002c10:	6822      	ldr	r2, [r4, #0]
 8002c12:	69d3      	ldr	r3, [r2, #28]
 8002c14:	f023 0304 	bic.w	r3, r3, #4
 8002c18:	61d3      	str	r3, [r2, #28]
 8002c1a:	6822      	ldr	r2, [r4, #0]
 8002c1c:	69d3      	ldr	r3, [r2, #28]
 8002c1e:	6929      	ldr	r1, [r5, #16]
 8002c20:	430b      	orrs	r3, r1
 8002c22:	61d3      	str	r3, [r2, #28]
 8002c24:	2000      	movs	r0, #0
 8002c26:	e015      	b.n	8002c54 <HAL_TIM_PWM_ConfigChannel+0xd0>
 8002c28:	6800      	ldr	r0, [r0, #0]
 8002c2a:	f7ff fe57 	bl	80028dc <TIM_OC4_SetConfig>
 8002c2e:	6822      	ldr	r2, [r4, #0]
 8002c30:	69d3      	ldr	r3, [r2, #28]
 8002c32:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c36:	61d3      	str	r3, [r2, #28]
 8002c38:	6822      	ldr	r2, [r4, #0]
 8002c3a:	69d3      	ldr	r3, [r2, #28]
 8002c3c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002c40:	61d3      	str	r3, [r2, #28]
 8002c42:	6822      	ldr	r2, [r4, #0]
 8002c44:	69d3      	ldr	r3, [r2, #28]
 8002c46:	6929      	ldr	r1, [r5, #16]
 8002c48:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002c4c:	61d3      	str	r3, [r2, #28]
 8002c4e:	2000      	movs	r0, #0
 8002c50:	e000      	b.n	8002c54 <HAL_TIM_PWM_ConfigChannel+0xd0>
 8002c52:	2001      	movs	r0, #1
 8002c54:	2300      	movs	r3, #0
 8002c56:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 8002c5a:	bd38      	pop	{r3, r4, r5, pc}
 8002c5c:	2002      	movs	r0, #2
 8002c5e:	e7fc      	b.n	8002c5a <HAL_TIM_PWM_ConfigChannel+0xd6>

08002c60 <TIM_ETR_SetConfig>:
 8002c60:	b410      	push	{r4}
 8002c62:	6884      	ldr	r4, [r0, #8]
 8002c64:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00
 8002c68:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002c6c:	430a      	orrs	r2, r1
 8002c6e:	ea42 020c 	orr.w	r2, r2, ip
 8002c72:	6082      	str	r2, [r0, #8]
 8002c74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002c78:	4770      	bx	lr

08002c7a <HAL_TIM_ConfigClockSource>:
 8002c7a:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d078      	beq.n	8002d74 <HAL_TIM_ConfigClockSource+0xfa>
 8002c82:	b510      	push	{r4, lr}
 8002c84:	4604      	mov	r4, r0
 8002c86:	2301      	movs	r3, #1
 8002c88:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
 8002c92:	6802      	ldr	r2, [r0, #0]
 8002c94:	6893      	ldr	r3, [r2, #8]
 8002c96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002c9a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002c9e:	6093      	str	r3, [r2, #8]
 8002ca0:	680b      	ldr	r3, [r1, #0]
 8002ca2:	2b60      	cmp	r3, #96	@ 0x60
 8002ca4:	d04c      	beq.n	8002d40 <HAL_TIM_ConfigClockSource+0xc6>
 8002ca6:	d823      	bhi.n	8002cf0 <HAL_TIM_ConfigClockSource+0x76>
 8002ca8:	2b40      	cmp	r3, #64	@ 0x40
 8002caa:	d054      	beq.n	8002d56 <HAL_TIM_ConfigClockSource+0xdc>
 8002cac:	d811      	bhi.n	8002cd2 <HAL_TIM_ConfigClockSource+0x58>
 8002cae:	2b20      	cmp	r3, #32
 8002cb0:	d003      	beq.n	8002cba <HAL_TIM_ConfigClockSource+0x40>
 8002cb2:	d80a      	bhi.n	8002cca <HAL_TIM_ConfigClockSource+0x50>
 8002cb4:	b10b      	cbz	r3, 8002cba <HAL_TIM_ConfigClockSource+0x40>
 8002cb6:	2b10      	cmp	r3, #16
 8002cb8:	d105      	bne.n	8002cc6 <HAL_TIM_ConfigClockSource+0x4c>
 8002cba:	4619      	mov	r1, r3
 8002cbc:	6820      	ldr	r0, [r4, #0]
 8002cbe:	f7ff fe5c 	bl	800297a <TIM_ITRx_SetConfig>
 8002cc2:	2000      	movs	r0, #0
 8002cc4:	e028      	b.n	8002d18 <HAL_TIM_ConfigClockSource+0x9e>
 8002cc6:	2001      	movs	r0, #1
 8002cc8:	e026      	b.n	8002d18 <HAL_TIM_ConfigClockSource+0x9e>
 8002cca:	2b30      	cmp	r3, #48	@ 0x30
 8002ccc:	d0f5      	beq.n	8002cba <HAL_TIM_ConfigClockSource+0x40>
 8002cce:	2001      	movs	r0, #1
 8002cd0:	e022      	b.n	8002d18 <HAL_TIM_ConfigClockSource+0x9e>
 8002cd2:	2b50      	cmp	r3, #80	@ 0x50
 8002cd4:	d10a      	bne.n	8002cec <HAL_TIM_ConfigClockSource+0x72>
 8002cd6:	68ca      	ldr	r2, [r1, #12]
 8002cd8:	6849      	ldr	r1, [r1, #4]
 8002cda:	6800      	ldr	r0, [r0, #0]
 8002cdc:	f7ff fe26 	bl	800292c <TIM_TI1_ConfigInputStage>
 8002ce0:	2150      	movs	r1, #80	@ 0x50
 8002ce2:	6820      	ldr	r0, [r4, #0]
 8002ce4:	f7ff fe49 	bl	800297a <TIM_ITRx_SetConfig>
 8002ce8:	2000      	movs	r0, #0
 8002cea:	e015      	b.n	8002d18 <HAL_TIM_ConfigClockSource+0x9e>
 8002cec:	2001      	movs	r0, #1
 8002cee:	e013      	b.n	8002d18 <HAL_TIM_ConfigClockSource+0x9e>
 8002cf0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cf4:	d03a      	beq.n	8002d6c <HAL_TIM_ConfigClockSource+0xf2>
 8002cf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002cfa:	d014      	beq.n	8002d26 <HAL_TIM_ConfigClockSource+0xac>
 8002cfc:	2b70      	cmp	r3, #112	@ 0x70
 8002cfe:	d137      	bne.n	8002d70 <HAL_TIM_ConfigClockSource+0xf6>
 8002d00:	68cb      	ldr	r3, [r1, #12]
 8002d02:	684a      	ldr	r2, [r1, #4]
 8002d04:	6889      	ldr	r1, [r1, #8]
 8002d06:	6800      	ldr	r0, [r0, #0]
 8002d08:	f7ff ffaa 	bl	8002c60 <TIM_ETR_SetConfig>
 8002d0c:	6822      	ldr	r2, [r4, #0]
 8002d0e:	6893      	ldr	r3, [r2, #8]
 8002d10:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002d14:	6093      	str	r3, [r2, #8]
 8002d16:	2000      	movs	r0, #0
 8002d18:	2301      	movs	r3, #1
 8002d1a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
 8002d1e:	2300      	movs	r3, #0
 8002d20:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 8002d24:	bd10      	pop	{r4, pc}
 8002d26:	68cb      	ldr	r3, [r1, #12]
 8002d28:	684a      	ldr	r2, [r1, #4]
 8002d2a:	6889      	ldr	r1, [r1, #8]
 8002d2c:	6800      	ldr	r0, [r0, #0]
 8002d2e:	f7ff ff97 	bl	8002c60 <TIM_ETR_SetConfig>
 8002d32:	6822      	ldr	r2, [r4, #0]
 8002d34:	6893      	ldr	r3, [r2, #8]
 8002d36:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d3a:	6093      	str	r3, [r2, #8]
 8002d3c:	2000      	movs	r0, #0
 8002d3e:	e7eb      	b.n	8002d18 <HAL_TIM_ConfigClockSource+0x9e>
 8002d40:	68ca      	ldr	r2, [r1, #12]
 8002d42:	6849      	ldr	r1, [r1, #4]
 8002d44:	6800      	ldr	r0, [r0, #0]
 8002d46:	f7ff fe04 	bl	8002952 <TIM_TI2_ConfigInputStage>
 8002d4a:	2160      	movs	r1, #96	@ 0x60
 8002d4c:	6820      	ldr	r0, [r4, #0]
 8002d4e:	f7ff fe14 	bl	800297a <TIM_ITRx_SetConfig>
 8002d52:	2000      	movs	r0, #0
 8002d54:	e7e0      	b.n	8002d18 <HAL_TIM_ConfigClockSource+0x9e>
 8002d56:	68ca      	ldr	r2, [r1, #12]
 8002d58:	6849      	ldr	r1, [r1, #4]
 8002d5a:	6800      	ldr	r0, [r0, #0]
 8002d5c:	f7ff fde6 	bl	800292c <TIM_TI1_ConfigInputStage>
 8002d60:	2140      	movs	r1, #64	@ 0x40
 8002d62:	6820      	ldr	r0, [r4, #0]
 8002d64:	f7ff fe09 	bl	800297a <TIM_ITRx_SetConfig>
 8002d68:	2000      	movs	r0, #0
 8002d6a:	e7d5      	b.n	8002d18 <HAL_TIM_ConfigClockSource+0x9e>
 8002d6c:	2000      	movs	r0, #0
 8002d6e:	e7d3      	b.n	8002d18 <HAL_TIM_ConfigClockSource+0x9e>
 8002d70:	2001      	movs	r0, #1
 8002d72:	e7d1      	b.n	8002d18 <HAL_TIM_ConfigClockSource+0x9e>
 8002d74:	2002      	movs	r0, #2
 8002d76:	4770      	bx	lr

08002d78 <TIM_CCxChannelCmd>:
 8002d78:	f001 011f 	and.w	r1, r1, #31
 8002d7c:	f04f 0c01 	mov.w	ip, #1
 8002d80:	fa0c fc01 	lsl.w	ip, ip, r1
 8002d84:	6a03      	ldr	r3, [r0, #32]
 8002d86:	ea23 030c 	bic.w	r3, r3, ip
 8002d8a:	6203      	str	r3, [r0, #32]
 8002d8c:	6a03      	ldr	r3, [r0, #32]
 8002d8e:	408a      	lsls	r2, r1
 8002d90:	4313      	orrs	r3, r2
 8002d92:	6203      	str	r3, [r0, #32]
 8002d94:	4770      	bx	lr
	...

08002d98 <HAL_TIM_PWM_Start>:
 8002d98:	b510      	push	{r4, lr}
 8002d9a:	4604      	mov	r4, r0
 8002d9c:	4608      	mov	r0, r1
 8002d9e:	2900      	cmp	r1, #0
 8002da0:	d142      	bne.n	8002e28 <HAL_TIM_PWM_Start+0x90>
 8002da2:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	3b01      	subs	r3, #1
 8002daa:	bf18      	it	ne
 8002dac:	2301      	movne	r3, #1
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d16e      	bne.n	8002e90 <HAL_TIM_PWM_Start+0xf8>
 8002db2:	2800      	cmp	r0, #0
 8002db4:	d151      	bne.n	8002e5a <HAL_TIM_PWM_Start+0xc2>
 8002db6:	2302      	movs	r3, #2
 8002db8:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	4601      	mov	r1, r0
 8002dc0:	6820      	ldr	r0, [r4, #0]
 8002dc2:	f7ff ffd9 	bl	8002d78 <TIM_CCxChannelCmd>
 8002dc6:	6823      	ldr	r3, [r4, #0]
 8002dc8:	4a33      	ldr	r2, [pc, #204]	@ (8002e98 <HAL_TIM_PWM_Start+0x100>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d003      	beq.n	8002dd6 <HAL_TIM_PWM_Start+0x3e>
 8002dce:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d103      	bne.n	8002dde <HAL_TIM_PWM_Start+0x46>
 8002dd6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002dd8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ddc:	645a      	str	r2, [r3, #68]	@ 0x44
 8002dde:	6823      	ldr	r3, [r4, #0]
 8002de0:	4a2d      	ldr	r2, [pc, #180]	@ (8002e98 <HAL_TIM_PWM_Start+0x100>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d049      	beq.n	8002e7a <HAL_TIM_PWM_Start+0xe2>
 8002de6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dea:	d046      	beq.n	8002e7a <HAL_TIM_PWM_Start+0xe2>
 8002dec:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002df0:	4293      	cmp	r3, r2
 8002df2:	d042      	beq.n	8002e7a <HAL_TIM_PWM_Start+0xe2>
 8002df4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d03e      	beq.n	8002e7a <HAL_TIM_PWM_Start+0xe2>
 8002dfc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d03a      	beq.n	8002e7a <HAL_TIM_PWM_Start+0xe2>
 8002e04:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d036      	beq.n	8002e7a <HAL_TIM_PWM_Start+0xe2>
 8002e0c:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d032      	beq.n	8002e7a <HAL_TIM_PWM_Start+0xe2>
 8002e14:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d02e      	beq.n	8002e7a <HAL_TIM_PWM_Start+0xe2>
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	f042 0201 	orr.w	r2, r2, #1
 8002e22:	601a      	str	r2, [r3, #0]
 8002e24:	2000      	movs	r0, #0
 8002e26:	e032      	b.n	8002e8e <HAL_TIM_PWM_Start+0xf6>
 8002e28:	2904      	cmp	r1, #4
 8002e2a:	d008      	beq.n	8002e3e <HAL_TIM_PWM_Start+0xa6>
 8002e2c:	2908      	cmp	r1, #8
 8002e2e:	d00d      	beq.n	8002e4c <HAL_TIM_PWM_Start+0xb4>
 8002e30:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	3b01      	subs	r3, #1
 8002e38:	bf18      	it	ne
 8002e3a:	2301      	movne	r3, #1
 8002e3c:	e7b7      	b.n	8002dae <HAL_TIM_PWM_Start+0x16>
 8002e3e:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	3b01      	subs	r3, #1
 8002e46:	bf18      	it	ne
 8002e48:	2301      	movne	r3, #1
 8002e4a:	e7b0      	b.n	8002dae <HAL_TIM_PWM_Start+0x16>
 8002e4c:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	3b01      	subs	r3, #1
 8002e54:	bf18      	it	ne
 8002e56:	2301      	movne	r3, #1
 8002e58:	e7a9      	b.n	8002dae <HAL_TIM_PWM_Start+0x16>
 8002e5a:	2804      	cmp	r0, #4
 8002e5c:	d005      	beq.n	8002e6a <HAL_TIM_PWM_Start+0xd2>
 8002e5e:	2808      	cmp	r0, #8
 8002e60:	d007      	beq.n	8002e72 <HAL_TIM_PWM_Start+0xda>
 8002e62:	2302      	movs	r3, #2
 8002e64:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8002e68:	e7a8      	b.n	8002dbc <HAL_TIM_PWM_Start+0x24>
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002e70:	e7a4      	b.n	8002dbc <HAL_TIM_PWM_Start+0x24>
 8002e72:	2302      	movs	r3, #2
 8002e74:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002e78:	e7a0      	b.n	8002dbc <HAL_TIM_PWM_Start+0x24>
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	f002 0207 	and.w	r2, r2, #7
 8002e80:	2a06      	cmp	r2, #6
 8002e82:	d007      	beq.n	8002e94 <HAL_TIM_PWM_Start+0xfc>
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	f042 0201 	orr.w	r2, r2, #1
 8002e8a:	601a      	str	r2, [r3, #0]
 8002e8c:	2000      	movs	r0, #0
 8002e8e:	bd10      	pop	{r4, pc}
 8002e90:	2001      	movs	r0, #1
 8002e92:	e7fc      	b.n	8002e8e <HAL_TIM_PWM_Start+0xf6>
 8002e94:	2000      	movs	r0, #0
 8002e96:	e7fa      	b.n	8002e8e <HAL_TIM_PWM_Start+0xf6>
 8002e98:	40010000 	andmi	r0, r1, r0

08002e9c <HAL_TIMEx_MasterConfigSynchronization>:
 8002e9c:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002ea0:	2a01      	cmp	r2, #1
 8002ea2:	d03d      	beq.n	8002f20 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8002ea4:	b410      	push	{r4}
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
 8002eae:	2202      	movs	r2, #2
 8002eb0:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
 8002eb4:	6802      	ldr	r2, [r0, #0]
 8002eb6:	6850      	ldr	r0, [r2, #4]
 8002eb8:	6894      	ldr	r4, [r2, #8]
 8002eba:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
 8002ebe:	6808      	ldr	r0, [r1, #0]
 8002ec0:	ea40 000c 	orr.w	r0, r0, ip
 8002ec4:	6050      	str	r0, [r2, #4]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	4816      	ldr	r0, [pc, #88]	@ (8002f24 <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8002eca:	4282      	cmp	r2, r0
 8002ecc:	d01a      	beq.n	8002f04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002ece:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002ed2:	d017      	beq.n	8002f04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002ed4:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8002ed8:	4282      	cmp	r2, r0
 8002eda:	d013      	beq.n	8002f04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002edc:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002ee0:	4282      	cmp	r2, r0
 8002ee2:	d00f      	beq.n	8002f04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002ee4:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002ee8:	4282      	cmp	r2, r0
 8002eea:	d00b      	beq.n	8002f04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002eec:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8002ef0:	4282      	cmp	r2, r0
 8002ef2:	d007      	beq.n	8002f04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002ef4:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8002ef8:	4282      	cmp	r2, r0
 8002efa:	d003      	beq.n	8002f04 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002efc:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8002f00:	4282      	cmp	r2, r0
 8002f02:	d104      	bne.n	8002f0e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002f04:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
 8002f08:	6849      	ldr	r1, [r1, #4]
 8002f0a:	4321      	orrs	r1, r4
 8002f0c:	6091      	str	r1, [r2, #8]
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8002f14:	2000      	movs	r0, #0
 8002f16:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
 8002f1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f1e:	4770      	bx	lr
 8002f20:	2002      	movs	r0, #2
 8002f22:	4770      	bx	lr
 8002f24:	40010000 	andmi	r0, r1, r0

08002f28 <UART_EndTxTransfer>:
 8002f28:	6802      	ldr	r2, [r0, #0]
 8002f2a:	f102 030c 	add.w	r3, r2, #12
 8002f2e:	e853 3f00 	ldrex	r3, [r3]
 8002f32:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002f36:	320c      	adds	r2, #12
 8002f38:	e842 3100 	strex	r1, r3, [r2]
 8002f3c:	2900      	cmp	r1, #0
 8002f3e:	d1f3      	bne.n	8002f28 <UART_EndTxTransfer>
 8002f40:	2320      	movs	r3, #32
 8002f42:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 8002f46:	4770      	bx	lr

08002f48 <UART_EndRxTransfer>:
 8002f48:	6802      	ldr	r2, [r0, #0]
 8002f4a:	f102 030c 	add.w	r3, r2, #12
 8002f4e:	e853 3f00 	ldrex	r3, [r3]
 8002f52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f56:	320c      	adds	r2, #12
 8002f58:	e842 3100 	strex	r1, r3, [r2]
 8002f5c:	2900      	cmp	r1, #0
 8002f5e:	d1f3      	bne.n	8002f48 <UART_EndRxTransfer>
 8002f60:	6802      	ldr	r2, [r0, #0]
 8002f62:	f102 0314 	add.w	r3, r2, #20
 8002f66:	e853 3f00 	ldrex	r3, [r3]
 8002f6a:	f023 0301 	bic.w	r3, r3, #1
 8002f6e:	3214      	adds	r2, #20
 8002f70:	e842 3100 	strex	r1, r3, [r2]
 8002f74:	2900      	cmp	r1, #0
 8002f76:	d1f3      	bne.n	8002f60 <UART_EndRxTransfer+0x18>
 8002f78:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d005      	beq.n	8002f8a <UART_EndRxTransfer+0x42>
 8002f7e:	2320      	movs	r3, #32
 8002f80:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
 8002f84:	2300      	movs	r3, #0
 8002f86:	6303      	str	r3, [r0, #48]	@ 0x30
 8002f88:	4770      	bx	lr
 8002f8a:	6802      	ldr	r2, [r0, #0]
 8002f8c:	f102 030c 	add.w	r3, r2, #12
 8002f90:	e853 3f00 	ldrex	r3, [r3]
 8002f94:	f023 0310 	bic.w	r3, r3, #16
 8002f98:	320c      	adds	r2, #12
 8002f9a:	e842 3100 	strex	r1, r3, [r2]
 8002f9e:	2900      	cmp	r1, #0
 8002fa0:	d1f3      	bne.n	8002f8a <UART_EndRxTransfer+0x42>
 8002fa2:	e7ec      	b.n	8002f7e <UART_EndRxTransfer+0x36>

08002fa4 <UART_Transmit_IT>:
 8002fa4:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b21      	cmp	r3, #33	@ 0x21
 8002fac:	d001      	beq.n	8002fb2 <UART_Transmit_IT+0xe>
 8002fae:	2002      	movs	r0, #2
 8002fb0:	4770      	bx	lr
 8002fb2:	6883      	ldr	r3, [r0, #8]
 8002fb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fb8:	d017      	beq.n	8002fea <UART_Transmit_IT+0x46>
 8002fba:	6a03      	ldr	r3, [r0, #32]
 8002fbc:	1c5a      	adds	r2, r3, #1
 8002fbe:	6202      	str	r2, [r0, #32]
 8002fc0:	781a      	ldrb	r2, [r3, #0]
 8002fc2:	6803      	ldr	r3, [r0, #0]
 8002fc4:	605a      	str	r2, [r3, #4]
 8002fc6:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	b29b      	uxth	r3, r3
 8002fce:	84c3      	strh	r3, [r0, #38]	@ 0x26
 8002fd0:	b94b      	cbnz	r3, 8002fe6 <UART_Transmit_IT+0x42>
 8002fd2:	6802      	ldr	r2, [r0, #0]
 8002fd4:	68d3      	ldr	r3, [r2, #12]
 8002fd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002fda:	60d3      	str	r3, [r2, #12]
 8002fdc:	6802      	ldr	r2, [r0, #0]
 8002fde:	68d3      	ldr	r3, [r2, #12]
 8002fe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002fe4:	60d3      	str	r3, [r2, #12]
 8002fe6:	2000      	movs	r0, #0
 8002fe8:	4770      	bx	lr
 8002fea:	6903      	ldr	r3, [r0, #16]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d1e4      	bne.n	8002fba <UART_Transmit_IT+0x16>
 8002ff0:	6a03      	ldr	r3, [r0, #32]
 8002ff2:	881b      	ldrh	r3, [r3, #0]
 8002ff4:	6802      	ldr	r2, [r0, #0]
 8002ff6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ffa:	6053      	str	r3, [r2, #4]
 8002ffc:	6a03      	ldr	r3, [r0, #32]
 8002ffe:	3302      	adds	r3, #2
 8003000:	6203      	str	r3, [r0, #32]
 8003002:	e7e0      	b.n	8002fc6 <UART_Transmit_IT+0x22>

08003004 <UART_SetConfig>:
 8003004:	b510      	push	{r4, lr}
 8003006:	4604      	mov	r4, r0
 8003008:	6802      	ldr	r2, [r0, #0]
 800300a:	6913      	ldr	r3, [r2, #16]
 800300c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003010:	68c1      	ldr	r1, [r0, #12]
 8003012:	430b      	orrs	r3, r1
 8003014:	6113      	str	r3, [r2, #16]
 8003016:	6883      	ldr	r3, [r0, #8]
 8003018:	6902      	ldr	r2, [r0, #16]
 800301a:	431a      	orrs	r2, r3
 800301c:	6943      	ldr	r3, [r0, #20]
 800301e:	431a      	orrs	r2, r3
 8003020:	69c3      	ldr	r3, [r0, #28]
 8003022:	431a      	orrs	r2, r3
 8003024:	6801      	ldr	r1, [r0, #0]
 8003026:	68cb      	ldr	r3, [r1, #12]
 8003028:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800302c:	f023 030c 	bic.w	r3, r3, #12
 8003030:	4313      	orrs	r3, r2
 8003032:	60cb      	str	r3, [r1, #12]
 8003034:	6802      	ldr	r2, [r0, #0]
 8003036:	6953      	ldr	r3, [r2, #20]
 8003038:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800303c:	6981      	ldr	r1, [r0, #24]
 800303e:	430b      	orrs	r3, r1
 8003040:	6153      	str	r3, [r2, #20]
 8003042:	6803      	ldr	r3, [r0, #0]
 8003044:	4a31      	ldr	r2, [pc, #196]	@ (800310c <UART_SetConfig+0x108>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d006      	beq.n	8003058 <UART_SetConfig+0x54>
 800304a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800304e:	4293      	cmp	r3, r2
 8003050:	d002      	beq.n	8003058 <UART_SetConfig+0x54>
 8003052:	f7ff f8fd 	bl	8002250 <HAL_RCC_GetPCLK1Freq>
 8003056:	e001      	b.n	800305c <UART_SetConfig+0x58>
 8003058:	f7ff f90a 	bl	8002270 <HAL_RCC_GetPCLK2Freq>
 800305c:	69e3      	ldr	r3, [r4, #28]
 800305e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003062:	d029      	beq.n	80030b8 <UART_SetConfig+0xb4>
 8003064:	2100      	movs	r1, #0
 8003066:	1803      	adds	r3, r0, r0
 8003068:	4149      	adcs	r1, r1
 800306a:	181b      	adds	r3, r3, r0
 800306c:	f141 0100 	adc.w	r1, r1, #0
 8003070:	00c9      	lsls	r1, r1, #3
 8003072:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8003076:	00db      	lsls	r3, r3, #3
 8003078:	1818      	adds	r0, r3, r0
 800307a:	6863      	ldr	r3, [r4, #4]
 800307c:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8003080:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8003084:	f141 0100 	adc.w	r1, r1, #0
 8003088:	f7fd fc44 	bl	8000914 <__aeabi_uldivmod>
 800308c:	4a20      	ldr	r2, [pc, #128]	@ (8003110 <UART_SetConfig+0x10c>)
 800308e:	fba2 3100 	umull	r3, r1, r2, r0
 8003092:	0949      	lsrs	r1, r1, #5
 8003094:	2364      	movs	r3, #100	@ 0x64
 8003096:	fb03 0311 	mls	r3, r3, r1, r0
 800309a:	011b      	lsls	r3, r3, #4
 800309c:	3332      	adds	r3, #50	@ 0x32
 800309e:	fba2 2303 	umull	r2, r3, r2, r3
 80030a2:	095b      	lsrs	r3, r3, #5
 80030a4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80030a8:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80030ac:	f003 030f 	and.w	r3, r3, #15
 80030b0:	6821      	ldr	r1, [r4, #0]
 80030b2:	4413      	add	r3, r2
 80030b4:	608b      	str	r3, [r1, #8]
 80030b6:	bd10      	pop	{r4, pc}
 80030b8:	2300      	movs	r3, #0
 80030ba:	1802      	adds	r2, r0, r0
 80030bc:	eb43 0103 	adc.w	r1, r3, r3
 80030c0:	1812      	adds	r2, r2, r0
 80030c2:	f141 0100 	adc.w	r1, r1, #0
 80030c6:	00c9      	lsls	r1, r1, #3
 80030c8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80030cc:	00d2      	lsls	r2, r2, #3
 80030ce:	1810      	adds	r0, r2, r0
 80030d0:	f141 0100 	adc.w	r1, r1, #0
 80030d4:	6862      	ldr	r2, [r4, #4]
 80030d6:	1892      	adds	r2, r2, r2
 80030d8:	415b      	adcs	r3, r3
 80030da:	f7fd fc1b 	bl	8000914 <__aeabi_uldivmod>
 80030de:	4a0c      	ldr	r2, [pc, #48]	@ (8003110 <UART_SetConfig+0x10c>)
 80030e0:	fba2 3100 	umull	r3, r1, r2, r0
 80030e4:	0949      	lsrs	r1, r1, #5
 80030e6:	2364      	movs	r3, #100	@ 0x64
 80030e8:	fb03 0311 	mls	r3, r3, r1, r0
 80030ec:	00db      	lsls	r3, r3, #3
 80030ee:	3332      	adds	r3, #50	@ 0x32
 80030f0:	fba2 2303 	umull	r2, r3, r2, r3
 80030f4:	095b      	lsrs	r3, r3, #5
 80030f6:	005a      	lsls	r2, r3, #1
 80030f8:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 80030fc:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003100:	f003 0307 	and.w	r3, r3, #7
 8003104:	6821      	ldr	r1, [r4, #0]
 8003106:	4413      	add	r3, r2
 8003108:	608b      	str	r3, [r1, #8]
 800310a:	e7d4      	b.n	80030b6 <UART_SetConfig+0xb2>
 800310c:	40011000 	andmi	r1, r1, r0
 8003110:	51eb851f 	mvnpl	r8, pc, lsl r5

08003114 <UART_WaitOnFlagUntilTimeout>:
 8003114:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003118:	b083      	sub	sp, #12
 800311a:	4605      	mov	r5, r0
 800311c:	460e      	mov	r6, r1
 800311e:	4617      	mov	r7, r2
 8003120:	4699      	mov	r9, r3
 8003122:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
 8003126:	682b      	ldr	r3, [r5, #0]
 8003128:	681c      	ldr	r4, [r3, #0]
 800312a:	ea36 0404 	bics.w	r4, r6, r4
 800312e:	bf0c      	ite	eq
 8003130:	2401      	moveq	r4, #1
 8003132:	2400      	movne	r4, #0
 8003134:	42bc      	cmp	r4, r7
 8003136:	d128      	bne.n	800318a <UART_WaitOnFlagUntilTimeout+0x76>
 8003138:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 800313c:	d0f3      	beq.n	8003126 <UART_WaitOnFlagUntilTimeout+0x12>
 800313e:	f7fe fbdb 	bl	80018f8 <HAL_GetTick>
 8003142:	eba0 0009 	sub.w	r0, r0, r9
 8003146:	4540      	cmp	r0, r8
 8003148:	d823      	bhi.n	8003192 <UART_WaitOnFlagUntilTimeout+0x7e>
 800314a:	f1b8 0f00 	cmp.w	r8, #0
 800314e:	d022      	beq.n	8003196 <UART_WaitOnFlagUntilTimeout+0x82>
 8003150:	682b      	ldr	r3, [r5, #0]
 8003152:	68da      	ldr	r2, [r3, #12]
 8003154:	f012 0f04 	tst.w	r2, #4
 8003158:	d0e5      	beq.n	8003126 <UART_WaitOnFlagUntilTimeout+0x12>
 800315a:	2e80      	cmp	r6, #128	@ 0x80
 800315c:	d0e3      	beq.n	8003126 <UART_WaitOnFlagUntilTimeout+0x12>
 800315e:	2e40      	cmp	r6, #64	@ 0x40
 8003160:	d0e1      	beq.n	8003126 <UART_WaitOnFlagUntilTimeout+0x12>
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	f012 0f08 	tst.w	r2, #8
 8003168:	d0dd      	beq.n	8003126 <UART_WaitOnFlagUntilTimeout+0x12>
 800316a:	2400      	movs	r4, #0
 800316c:	9401      	str	r4, [sp, #4]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	9201      	str	r2, [sp, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	9301      	str	r3, [sp, #4]
 8003176:	9b01      	ldr	r3, [sp, #4]
 8003178:	4628      	mov	r0, r5
 800317a:	f7ff fee5 	bl	8002f48 <UART_EndRxTransfer>
 800317e:	2308      	movs	r3, #8
 8003180:	646b      	str	r3, [r5, #68]	@ 0x44
 8003182:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
 8003186:	2001      	movs	r0, #1
 8003188:	e000      	b.n	800318c <UART_WaitOnFlagUntilTimeout+0x78>
 800318a:	2000      	movs	r0, #0
 800318c:	b003      	add	sp, #12
 800318e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003192:	2003      	movs	r0, #3
 8003194:	e7fa      	b.n	800318c <UART_WaitOnFlagUntilTimeout+0x78>
 8003196:	2003      	movs	r0, #3
 8003198:	e7f8      	b.n	800318c <UART_WaitOnFlagUntilTimeout+0x78>

0800319a <HAL_UART_Init>:
 800319a:	b360      	cbz	r0, 80031f6 <HAL_UART_Init+0x5c>
 800319c:	b510      	push	{r4, lr}
 800319e:	4604      	mov	r4, r0
 80031a0:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80031a4:	b313      	cbz	r3, 80031ec <HAL_UART_Init+0x52>
 80031a6:	2324      	movs	r3, #36	@ 0x24
 80031a8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80031ac:	6822      	ldr	r2, [r4, #0]
 80031ae:	68d3      	ldr	r3, [r2, #12]
 80031b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80031b4:	60d3      	str	r3, [r2, #12]
 80031b6:	4620      	mov	r0, r4
 80031b8:	f7ff ff24 	bl	8003004 <UART_SetConfig>
 80031bc:	6822      	ldr	r2, [r4, #0]
 80031be:	6913      	ldr	r3, [r2, #16]
 80031c0:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80031c4:	6113      	str	r3, [r2, #16]
 80031c6:	6822      	ldr	r2, [r4, #0]
 80031c8:	6953      	ldr	r3, [r2, #20]
 80031ca:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80031ce:	6153      	str	r3, [r2, #20]
 80031d0:	6822      	ldr	r2, [r4, #0]
 80031d2:	68d3      	ldr	r3, [r2, #12]
 80031d4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80031d8:	60d3      	str	r3, [r2, #12]
 80031da:	2000      	movs	r0, #0
 80031dc:	6460      	str	r0, [r4, #68]	@ 0x44
 80031de:	2320      	movs	r3, #32
 80031e0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80031e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80031e8:	6360      	str	r0, [r4, #52]	@ 0x34
 80031ea:	bd10      	pop	{r4, pc}
 80031ec:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 80031f0:	f7fe f8d2 	bl	8001398 <HAL_UART_MspInit>
 80031f4:	e7d7      	b.n	80031a6 <HAL_UART_Init+0xc>
 80031f6:	2001      	movs	r0, #1
 80031f8:	4770      	bx	lr

080031fa <HAL_UART_Transmit>:
 80031fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80031fe:	b082      	sub	sp, #8
 8003200:	461e      	mov	r6, r3
 8003202:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003206:	b2db      	uxtb	r3, r3
 8003208:	2b20      	cmp	r3, #32
 800320a:	d156      	bne.n	80032ba <HAL_UART_Transmit+0xc0>
 800320c:	4604      	mov	r4, r0
 800320e:	460d      	mov	r5, r1
 8003210:	4690      	mov	r8, r2
 8003212:	2900      	cmp	r1, #0
 8003214:	d055      	beq.n	80032c2 <HAL_UART_Transmit+0xc8>
 8003216:	b90a      	cbnz	r2, 800321c <HAL_UART_Transmit+0x22>
 8003218:	2001      	movs	r0, #1
 800321a:	e04f      	b.n	80032bc <HAL_UART_Transmit+0xc2>
 800321c:	2300      	movs	r3, #0
 800321e:	6443      	str	r3, [r0, #68]	@ 0x44
 8003220:	2321      	movs	r3, #33	@ 0x21
 8003222:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
 8003226:	f7fe fb67 	bl	80018f8 <HAL_GetTick>
 800322a:	4607      	mov	r7, r0
 800322c:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
 8003230:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
 8003234:	68a3      	ldr	r3, [r4, #8]
 8003236:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800323a:	d002      	beq.n	8003242 <HAL_UART_Transmit+0x48>
 800323c:	f04f 0800 	mov.w	r8, #0
 8003240:	e014      	b.n	800326c <HAL_UART_Transmit+0x72>
 8003242:	6923      	ldr	r3, [r4, #16]
 8003244:	b32b      	cbz	r3, 8003292 <HAL_UART_Transmit+0x98>
 8003246:	f04f 0800 	mov.w	r8, #0
 800324a:	e00f      	b.n	800326c <HAL_UART_Transmit+0x72>
 800324c:	2320      	movs	r3, #32
 800324e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8003252:	2003      	movs	r0, #3
 8003254:	e032      	b.n	80032bc <HAL_UART_Transmit+0xc2>
 8003256:	f838 3b02 	ldrh.w	r3, [r8], #2
 800325a:	6822      	ldr	r2, [r4, #0]
 800325c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003260:	6053      	str	r3, [r2, #4]
 8003262:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8003264:	b292      	uxth	r2, r2
 8003266:	3a01      	subs	r2, #1
 8003268:	b292      	uxth	r2, r2
 800326a:	84e2      	strh	r2, [r4, #38]	@ 0x26
 800326c:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 800326e:	b29b      	uxth	r3, r3
 8003270:	b193      	cbz	r3, 8003298 <HAL_UART_Transmit+0x9e>
 8003272:	9600      	str	r6, [sp, #0]
 8003274:	463b      	mov	r3, r7
 8003276:	2200      	movs	r2, #0
 8003278:	2180      	movs	r1, #128	@ 0x80
 800327a:	4620      	mov	r0, r4
 800327c:	f7ff ff4a 	bl	8003114 <UART_WaitOnFlagUntilTimeout>
 8003280:	2800      	cmp	r0, #0
 8003282:	d1e3      	bne.n	800324c <HAL_UART_Transmit+0x52>
 8003284:	2d00      	cmp	r5, #0
 8003286:	d0e6      	beq.n	8003256 <HAL_UART_Transmit+0x5c>
 8003288:	f815 2b01 	ldrb.w	r2, [r5], #1
 800328c:	6823      	ldr	r3, [r4, #0]
 800328e:	605a      	str	r2, [r3, #4]
 8003290:	e7e7      	b.n	8003262 <HAL_UART_Transmit+0x68>
 8003292:	46a8      	mov	r8, r5
 8003294:	2500      	movs	r5, #0
 8003296:	e7e9      	b.n	800326c <HAL_UART_Transmit+0x72>
 8003298:	9600      	str	r6, [sp, #0]
 800329a:	463b      	mov	r3, r7
 800329c:	2200      	movs	r2, #0
 800329e:	2140      	movs	r1, #64	@ 0x40
 80032a0:	4620      	mov	r0, r4
 80032a2:	f7ff ff37 	bl	8003114 <UART_WaitOnFlagUntilTimeout>
 80032a6:	b918      	cbnz	r0, 80032b0 <HAL_UART_Transmit+0xb6>
 80032a8:	2320      	movs	r3, #32
 80032aa:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80032ae:	e005      	b.n	80032bc <HAL_UART_Transmit+0xc2>
 80032b0:	2320      	movs	r3, #32
 80032b2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80032b6:	2003      	movs	r0, #3
 80032b8:	e000      	b.n	80032bc <HAL_UART_Transmit+0xc2>
 80032ba:	2002      	movs	r0, #2
 80032bc:	b002      	add	sp, #8
 80032be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032c2:	2001      	movs	r0, #1
 80032c4:	e7fa      	b.n	80032bc <HAL_UART_Transmit+0xc2>

080032c6 <HAL_UART_Receive>:
 80032c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	461e      	mov	r6, r3
 80032ce:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2b20      	cmp	r3, #32
 80032d6:	d159      	bne.n	800338c <HAL_UART_Receive+0xc6>
 80032d8:	4604      	mov	r4, r0
 80032da:	460d      	mov	r5, r1
 80032dc:	4690      	mov	r8, r2
 80032de:	2900      	cmp	r1, #0
 80032e0:	d058      	beq.n	8003394 <HAL_UART_Receive+0xce>
 80032e2:	b90a      	cbnz	r2, 80032e8 <HAL_UART_Receive+0x22>
 80032e4:	2001      	movs	r0, #1
 80032e6:	e052      	b.n	800338e <HAL_UART_Receive+0xc8>
 80032e8:	2300      	movs	r3, #0
 80032ea:	6443      	str	r3, [r0, #68]	@ 0x44
 80032ec:	2222      	movs	r2, #34	@ 0x22
 80032ee:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
 80032f2:	6303      	str	r3, [r0, #48]	@ 0x30
 80032f4:	f7fe fb00 	bl	80018f8 <HAL_GetTick>
 80032f8:	4607      	mov	r7, r0
 80032fa:	f8a4 802c 	strh.w	r8, [r4, #44]	@ 0x2c
 80032fe:	f8a4 802e 	strh.w	r8, [r4, #46]	@ 0x2e
 8003302:	68a3      	ldr	r3, [r4, #8]
 8003304:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003308:	d002      	beq.n	8003310 <HAL_UART_Receive+0x4a>
 800330a:	f04f 0800 	mov.w	r8, #0
 800330e:	e01c      	b.n	800334a <HAL_UART_Receive+0x84>
 8003310:	6923      	ldr	r3, [r4, #16]
 8003312:	b113      	cbz	r3, 800331a <HAL_UART_Receive+0x54>
 8003314:	f04f 0800 	mov.w	r8, #0
 8003318:	e017      	b.n	800334a <HAL_UART_Receive+0x84>
 800331a:	46a8      	mov	r8, r5
 800331c:	2500      	movs	r5, #0
 800331e:	e014      	b.n	800334a <HAL_UART_Receive+0x84>
 8003320:	2320      	movs	r3, #32
 8003322:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003326:	2003      	movs	r0, #3
 8003328:	e031      	b.n	800338e <HAL_UART_Receive+0xc8>
 800332a:	6823      	ldr	r3, [r4, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003332:	f828 3b02 	strh.w	r3, [r8], #2
 8003336:	e003      	b.n	8003340 <HAL_UART_Receive+0x7a>
 8003338:	6823      	ldr	r3, [r4, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	702b      	strb	r3, [r5, #0]
 800333e:	3501      	adds	r5, #1
 8003340:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
 8003342:	b292      	uxth	r2, r2
 8003344:	3a01      	subs	r2, #1
 8003346:	b292      	uxth	r2, r2
 8003348:	85e2      	strh	r2, [r4, #46]	@ 0x2e
 800334a:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800334c:	b29b      	uxth	r3, r3
 800334e:	b1c3      	cbz	r3, 8003382 <HAL_UART_Receive+0xbc>
 8003350:	9600      	str	r6, [sp, #0]
 8003352:	463b      	mov	r3, r7
 8003354:	2200      	movs	r2, #0
 8003356:	2120      	movs	r1, #32
 8003358:	4620      	mov	r0, r4
 800335a:	f7ff fedb 	bl	8003114 <UART_WaitOnFlagUntilTimeout>
 800335e:	2800      	cmp	r0, #0
 8003360:	d1de      	bne.n	8003320 <HAL_UART_Receive+0x5a>
 8003362:	2d00      	cmp	r5, #0
 8003364:	d0e1      	beq.n	800332a <HAL_UART_Receive+0x64>
 8003366:	68a3      	ldr	r3, [r4, #8]
 8003368:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800336c:	d0e4      	beq.n	8003338 <HAL_UART_Receive+0x72>
 800336e:	b913      	cbnz	r3, 8003376 <HAL_UART_Receive+0xb0>
 8003370:	6923      	ldr	r3, [r4, #16]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d0e0      	beq.n	8003338 <HAL_UART_Receive+0x72>
 8003376:	6823      	ldr	r3, [r4, #0]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800337e:	702b      	strb	r3, [r5, #0]
 8003380:	e7dd      	b.n	800333e <HAL_UART_Receive+0x78>
 8003382:	2320      	movs	r3, #32
 8003384:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003388:	2000      	movs	r0, #0
 800338a:	e000      	b.n	800338e <HAL_UART_Receive+0xc8>
 800338c:	2002      	movs	r0, #2
 800338e:	b002      	add	sp, #8
 8003390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003394:	2001      	movs	r0, #1
 8003396:	e7fa      	b.n	800338e <HAL_UART_Receive+0xc8>

08003398 <HAL_UART_Transmit_DMA>:
 8003398:	b538      	push	{r3, r4, r5, lr}
 800339a:	4613      	mov	r3, r2
 800339c:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 80033a0:	b2d2      	uxtb	r2, r2
 80033a2:	2a20      	cmp	r2, #32
 80033a4:	d12f      	bne.n	8003406 <HAL_UART_Transmit_DMA+0x6e>
 80033a6:	4604      	mov	r4, r0
 80033a8:	2900      	cmp	r1, #0
 80033aa:	d02e      	beq.n	800340a <HAL_UART_Transmit_DMA+0x72>
 80033ac:	b90b      	cbnz	r3, 80033b2 <HAL_UART_Transmit_DMA+0x1a>
 80033ae:	2001      	movs	r0, #1
 80033b0:	bd38      	pop	{r3, r4, r5, pc}
 80033b2:	6201      	str	r1, [r0, #32]
 80033b4:	8483      	strh	r3, [r0, #36]	@ 0x24
 80033b6:	84c3      	strh	r3, [r0, #38]	@ 0x26
 80033b8:	2200      	movs	r2, #0
 80033ba:	6442      	str	r2, [r0, #68]	@ 0x44
 80033bc:	2021      	movs	r0, #33	@ 0x21
 80033be:	f884 0041 	strb.w	r0, [r4, #65]	@ 0x41
 80033c2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80033c4:	4d12      	ldr	r5, [pc, #72]	@ (8003410 <HAL_UART_Transmit_DMA+0x78>)
 80033c6:	63c5      	str	r5, [r0, #60]	@ 0x3c
 80033c8:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80033ca:	4d12      	ldr	r5, [pc, #72]	@ (8003414 <HAL_UART_Transmit_DMA+0x7c>)
 80033cc:	6405      	str	r5, [r0, #64]	@ 0x40
 80033ce:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80033d0:	4d11      	ldr	r5, [pc, #68]	@ (8003418 <HAL_UART_Transmit_DMA+0x80>)
 80033d2:	64c5      	str	r5, [r0, #76]	@ 0x4c
 80033d4:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80033d6:	6502      	str	r2, [r0, #80]	@ 0x50
 80033d8:	6822      	ldr	r2, [r4, #0]
 80033da:	3204      	adds	r2, #4
 80033dc:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80033de:	f7fe fc03 	bl	8001be8 <HAL_DMA_Start_IT>
 80033e2:	6823      	ldr	r3, [r4, #0]
 80033e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80033e8:	601a      	str	r2, [r3, #0]
 80033ea:	6822      	ldr	r2, [r4, #0]
 80033ec:	f102 0314 	add.w	r3, r2, #20
 80033f0:	e853 3f00 	ldrex	r3, [r3]
 80033f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80033f8:	3214      	adds	r2, #20
 80033fa:	e842 3100 	strex	r1, r3, [r2]
 80033fe:	2900      	cmp	r1, #0
 8003400:	d1f3      	bne.n	80033ea <HAL_UART_Transmit_DMA+0x52>
 8003402:	2000      	movs	r0, #0
 8003404:	e7d4      	b.n	80033b0 <HAL_UART_Transmit_DMA+0x18>
 8003406:	2002      	movs	r0, #2
 8003408:	e7d2      	b.n	80033b0 <HAL_UART_Transmit_DMA+0x18>
 800340a:	2001      	movs	r0, #1
 800340c:	e7d0      	b.n	80033b0 <HAL_UART_Transmit_DMA+0x18>
 800340e:	bf00      	nop
 8003410:	0800341d 	stmdaeq	r0, {r0, r2, r3, r4, sl, ip, sp}
 8003414:	08003485 	stmdaeq	r0, {r0, r2, r7, sl, ip, sp}
 8003418:	08003493 	stmdaeq	r0, {r0, r1, r4, r7, sl, ip, sp}

0800341c <UART_DMATransmitCplt>:
 800341c:	b508      	push	{r3, lr}
 800341e:	4603      	mov	r3, r0
 8003420:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800342a:	d11a      	bne.n	8003462 <UART_DMATransmitCplt+0x46>
 800342c:	2300      	movs	r3, #0
 800342e:	84c3      	strh	r3, [r0, #38]	@ 0x26
 8003430:	6802      	ldr	r2, [r0, #0]
 8003432:	f102 0314 	add.w	r3, r2, #20
 8003436:	e853 3f00 	ldrex	r3, [r3]
 800343a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800343e:	3214      	adds	r2, #20
 8003440:	e842 3100 	strex	r1, r3, [r2]
 8003444:	2900      	cmp	r1, #0
 8003446:	d1f3      	bne.n	8003430 <UART_DMATransmitCplt+0x14>
 8003448:	6802      	ldr	r2, [r0, #0]
 800344a:	f102 030c 	add.w	r3, r2, #12
 800344e:	e853 3f00 	ldrex	r3, [r3]
 8003452:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003456:	320c      	adds	r2, #12
 8003458:	e842 3100 	strex	r1, r3, [r2]
 800345c:	2900      	cmp	r1, #0
 800345e:	d1f3      	bne.n	8003448 <UART_DMATransmitCplt+0x2c>
 8003460:	bd08      	pop	{r3, pc}
 8003462:	f002 f801 	bl	8005468 <HAL_UART_TxCpltCallback>
 8003466:	e7fb      	b.n	8003460 <UART_DMATransmitCplt+0x44>

08003468 <UART_EndTransmit_IT>:
 8003468:	b508      	push	{r3, lr}
 800346a:	6801      	ldr	r1, [r0, #0]
 800346c:	68ca      	ldr	r2, [r1, #12]
 800346e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003472:	60ca      	str	r2, [r1, #12]
 8003474:	2220      	movs	r2, #32
 8003476:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
 800347a:	f001 fff5 	bl	8005468 <HAL_UART_TxCpltCallback>
 800347e:	2000      	movs	r0, #0
 8003480:	bd08      	pop	{r3, pc}

08003482 <HAL_UART_TxHalfCpltCallback>:
 8003482:	4770      	bx	lr

08003484 <UART_DMATxHalfCplt>:
 8003484:	b508      	push	{r3, lr}
 8003486:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8003488:	f7ff fffb 	bl	8003482 <HAL_UART_TxHalfCpltCallback>
 800348c:	bd08      	pop	{r3, pc}

0800348e <HAL_UART_RxHalfCpltCallback>:
 800348e:	4770      	bx	lr

08003490 <HAL_UART_ErrorCallback>:
 8003490:	4770      	bx	lr

08003492 <UART_DMAError>:
 8003492:	b510      	push	{r4, lr}
 8003494:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8003496:	6823      	ldr	r3, [r4, #0]
 8003498:	695a      	ldr	r2, [r3, #20]
 800349a:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b21      	cmp	r3, #33	@ 0x21
 80034a2:	d010      	beq.n	80034c6 <UART_DMAError+0x34>
 80034a4:	6823      	ldr	r3, [r4, #0]
 80034a6:	695a      	ldr	r2, [r3, #20]
 80034a8:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 80034ac:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	2b22      	cmp	r3, #34	@ 0x22
 80034b4:	d011      	beq.n	80034da <UART_DMAError+0x48>
 80034b6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80034b8:	f043 0310 	orr.w	r3, r3, #16
 80034bc:	6463      	str	r3, [r4, #68]	@ 0x44
 80034be:	4620      	mov	r0, r4
 80034c0:	f7ff ffe6 	bl	8003490 <HAL_UART_ErrorCallback>
 80034c4:	bd10      	pop	{r4, pc}
 80034c6:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 80034ca:	2a00      	cmp	r2, #0
 80034cc:	d0ea      	beq.n	80034a4 <UART_DMAError+0x12>
 80034ce:	2300      	movs	r3, #0
 80034d0:	84e3      	strh	r3, [r4, #38]	@ 0x26
 80034d2:	4620      	mov	r0, r4
 80034d4:	f7ff fd28 	bl	8002f28 <UART_EndTxTransfer>
 80034d8:	e7e4      	b.n	80034a4 <UART_DMAError+0x12>
 80034da:	2a00      	cmp	r2, #0
 80034dc:	d0eb      	beq.n	80034b6 <UART_DMAError+0x24>
 80034de:	2300      	movs	r3, #0
 80034e0:	85e3      	strh	r3, [r4, #46]	@ 0x2e
 80034e2:	4620      	mov	r0, r4
 80034e4:	f7ff fd30 	bl	8002f48 <UART_EndRxTransfer>
 80034e8:	e7e5      	b.n	80034b6 <UART_DMAError+0x24>

080034ea <UART_DMAAbortOnError>:
 80034ea:	b508      	push	{r3, lr}
 80034ec:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 80034ee:	2300      	movs	r3, #0
 80034f0:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 80034f2:	84c3      	strh	r3, [r0, #38]	@ 0x26
 80034f4:	f7ff ffcc 	bl	8003490 <HAL_UART_ErrorCallback>
 80034f8:	bd08      	pop	{r3, pc}

080034fa <HAL_UARTEx_RxEventCallback>:
 80034fa:	4770      	bx	lr

080034fc <UART_Receive_IT>:
 80034fc:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b22      	cmp	r3, #34	@ 0x22
 8003504:	d169      	bne.n	80035da <UART_Receive_IT+0xde>
 8003506:	6883      	ldr	r3, [r0, #8]
 8003508:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800350c:	d04f      	beq.n	80035ae <UART_Receive_IT+0xb2>
 800350e:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8003510:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003514:	d004      	beq.n	8003520 <UART_Receive_IT+0x24>
 8003516:	2b00      	cmp	r3, #0
 8003518:	d156      	bne.n	80035c8 <UART_Receive_IT+0xcc>
 800351a:	6903      	ldr	r3, [r0, #16]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d153      	bne.n	80035c8 <UART_Receive_IT+0xcc>
 8003520:	6803      	ldr	r3, [r0, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	7013      	strb	r3, [r2, #0]
 8003526:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003528:	3301      	adds	r3, #1
 800352a:	6283      	str	r3, [r0, #40]	@ 0x28
 800352c:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 800352e:	b29b      	uxth	r3, r3
 8003530:	3b01      	subs	r3, #1
 8003532:	b29b      	uxth	r3, r3
 8003534:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 8003536:	2b00      	cmp	r3, #0
 8003538:	d151      	bne.n	80035de <UART_Receive_IT+0xe2>
 800353a:	b500      	push	{lr}
 800353c:	b083      	sub	sp, #12
 800353e:	6802      	ldr	r2, [r0, #0]
 8003540:	68d3      	ldr	r3, [r2, #12]
 8003542:	f023 0320 	bic.w	r3, r3, #32
 8003546:	60d3      	str	r3, [r2, #12]
 8003548:	6802      	ldr	r2, [r0, #0]
 800354a:	68d3      	ldr	r3, [r2, #12]
 800354c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003550:	60d3      	str	r3, [r2, #12]
 8003552:	6802      	ldr	r2, [r0, #0]
 8003554:	6953      	ldr	r3, [r2, #20]
 8003556:	f023 0301 	bic.w	r3, r3, #1
 800355a:	6153      	str	r3, [r2, #20]
 800355c:	2320      	movs	r3, #32
 800355e:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
 8003562:	2300      	movs	r3, #0
 8003564:	6343      	str	r3, [r0, #52]	@ 0x34
 8003566:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003568:	2b01      	cmp	r3, #1
 800356a:	d133      	bne.n	80035d4 <UART_Receive_IT+0xd8>
 800356c:	2300      	movs	r3, #0
 800356e:	6303      	str	r3, [r0, #48]	@ 0x30
 8003570:	6802      	ldr	r2, [r0, #0]
 8003572:	f102 030c 	add.w	r3, r2, #12
 8003576:	e853 3f00 	ldrex	r3, [r3]
 800357a:	f023 0310 	bic.w	r3, r3, #16
 800357e:	320c      	adds	r2, #12
 8003580:	e842 3100 	strex	r1, r3, [r2]
 8003584:	2900      	cmp	r1, #0
 8003586:	d1f3      	bne.n	8003570 <UART_Receive_IT+0x74>
 8003588:	6803      	ldr	r3, [r0, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	f012 0f10 	tst.w	r2, #16
 8003590:	d006      	beq.n	80035a0 <UART_Receive_IT+0xa4>
 8003592:	2200      	movs	r2, #0
 8003594:	9201      	str	r2, [sp, #4]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	9201      	str	r2, [sp, #4]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	9301      	str	r3, [sp, #4]
 800359e:	9b01      	ldr	r3, [sp, #4]
 80035a0:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80035a2:	f7ff ffaa 	bl	80034fa <HAL_UARTEx_RxEventCallback>
 80035a6:	2000      	movs	r0, #0
 80035a8:	b003      	add	sp, #12
 80035aa:	f85d fb04 	ldr.w	pc, [sp], #4
 80035ae:	6902      	ldr	r2, [r0, #16]
 80035b0:	2a00      	cmp	r2, #0
 80035b2:	d1ac      	bne.n	800350e <UART_Receive_IT+0x12>
 80035b4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80035b6:	6803      	ldr	r3, [r0, #0]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035be:	8013      	strh	r3, [r2, #0]
 80035c0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80035c2:	3302      	adds	r3, #2
 80035c4:	6283      	str	r3, [r0, #40]	@ 0x28
 80035c6:	e7b1      	b.n	800352c <UART_Receive_IT+0x30>
 80035c8:	6803      	ldr	r3, [r0, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035d0:	7013      	strb	r3, [r2, #0]
 80035d2:	e7a8      	b.n	8003526 <UART_Receive_IT+0x2a>
 80035d4:	f001 f8ee 	bl	80047b4 <HAL_UART_RxCpltCallback>
 80035d8:	e7e5      	b.n	80035a6 <UART_Receive_IT+0xaa>
 80035da:	2002      	movs	r0, #2
 80035dc:	4770      	bx	lr
 80035de:	2000      	movs	r0, #0
 80035e0:	4770      	bx	lr
	...

080035e4 <HAL_UART_IRQHandler>:
 80035e4:	b510      	push	{r4, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	4604      	mov	r4, r0
 80035ea:	6802      	ldr	r2, [r0, #0]
 80035ec:	6813      	ldr	r3, [r2, #0]
 80035ee:	68d0      	ldr	r0, [r2, #12]
 80035f0:	6951      	ldr	r1, [r2, #20]
 80035f2:	f013 0f0f 	tst.w	r3, #15
 80035f6:	d109      	bne.n	800360c <HAL_UART_IRQHandler+0x28>
 80035f8:	f013 0f20 	tst.w	r3, #32
 80035fc:	d00c      	beq.n	8003618 <HAL_UART_IRQHandler+0x34>
 80035fe:	f010 0f20 	tst.w	r0, #32
 8003602:	d009      	beq.n	8003618 <HAL_UART_IRQHandler+0x34>
 8003604:	4620      	mov	r0, r4
 8003606:	f7ff ff79 	bl	80034fc <UART_Receive_IT>
 800360a:	e016      	b.n	800363a <HAL_UART_IRQHandler+0x56>
 800360c:	f011 0101 	ands.w	r1, r1, #1
 8003610:	d115      	bne.n	800363e <HAL_UART_IRQHandler+0x5a>
 8003612:	f410 7f90 	tst.w	r0, #288	@ 0x120
 8003616:	d112      	bne.n	800363e <HAL_UART_IRQHandler+0x5a>
 8003618:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800361a:	2901      	cmp	r1, #1
 800361c:	d079      	beq.n	8003712 <HAL_UART_IRQHandler+0x12e>
 800361e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003622:	d003      	beq.n	800362c <HAL_UART_IRQHandler+0x48>
 8003624:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8003628:	f040 8114 	bne.w	8003854 <HAL_UART_IRQHandler+0x270>
 800362c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003630:	d003      	beq.n	800363a <HAL_UART_IRQHandler+0x56>
 8003632:	f010 0f40 	tst.w	r0, #64	@ 0x40
 8003636:	f040 8111 	bne.w	800385c <HAL_UART_IRQHandler+0x278>
 800363a:	b002      	add	sp, #8
 800363c:	bd10      	pop	{r4, pc}
 800363e:	f013 0f01 	tst.w	r3, #1
 8003642:	d006      	beq.n	8003652 <HAL_UART_IRQHandler+0x6e>
 8003644:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8003648:	d003      	beq.n	8003652 <HAL_UART_IRQHandler+0x6e>
 800364a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800364c:	f042 0201 	orr.w	r2, r2, #1
 8003650:	6462      	str	r2, [r4, #68]	@ 0x44
 8003652:	f013 0f04 	tst.w	r3, #4
 8003656:	d004      	beq.n	8003662 <HAL_UART_IRQHandler+0x7e>
 8003658:	b119      	cbz	r1, 8003662 <HAL_UART_IRQHandler+0x7e>
 800365a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800365c:	f042 0202 	orr.w	r2, r2, #2
 8003660:	6462      	str	r2, [r4, #68]	@ 0x44
 8003662:	f013 0f02 	tst.w	r3, #2
 8003666:	d004      	beq.n	8003672 <HAL_UART_IRQHandler+0x8e>
 8003668:	b119      	cbz	r1, 8003672 <HAL_UART_IRQHandler+0x8e>
 800366a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800366c:	f042 0204 	orr.w	r2, r2, #4
 8003670:	6462      	str	r2, [r4, #68]	@ 0x44
 8003672:	f013 0f08 	tst.w	r3, #8
 8003676:	d007      	beq.n	8003688 <HAL_UART_IRQHandler+0xa4>
 8003678:	f010 0f20 	tst.w	r0, #32
 800367c:	d100      	bne.n	8003680 <HAL_UART_IRQHandler+0x9c>
 800367e:	b119      	cbz	r1, 8003688 <HAL_UART_IRQHandler+0xa4>
 8003680:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003682:	f042 0208 	orr.w	r2, r2, #8
 8003686:	6462      	str	r2, [r4, #68]	@ 0x44
 8003688:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800368a:	2a00      	cmp	r2, #0
 800368c:	d0d5      	beq.n	800363a <HAL_UART_IRQHandler+0x56>
 800368e:	f013 0f20 	tst.w	r3, #32
 8003692:	d002      	beq.n	800369a <HAL_UART_IRQHandler+0xb6>
 8003694:	f010 0f20 	tst.w	r0, #32
 8003698:	d129      	bne.n	80036ee <HAL_UART_IRQHandler+0x10a>
 800369a:	6823      	ldr	r3, [r4, #0]
 800369c:	695b      	ldr	r3, [r3, #20]
 800369e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036a2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80036a4:	f012 0f08 	tst.w	r2, #8
 80036a8:	d100      	bne.n	80036ac <HAL_UART_IRQHandler+0xc8>
 80036aa:	b363      	cbz	r3, 8003706 <HAL_UART_IRQHandler+0x122>
 80036ac:	4620      	mov	r0, r4
 80036ae:	f7ff fc4b 	bl	8002f48 <UART_EndRxTransfer>
 80036b2:	6823      	ldr	r3, [r4, #0]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80036ba:	d020      	beq.n	80036fe <HAL_UART_IRQHandler+0x11a>
 80036bc:	6822      	ldr	r2, [r4, #0]
 80036be:	f102 0314 	add.w	r3, r2, #20
 80036c2:	e853 3f00 	ldrex	r3, [r3]
 80036c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80036ca:	3214      	adds	r2, #20
 80036cc:	e842 3100 	strex	r1, r3, [r2]
 80036d0:	2900      	cmp	r1, #0
 80036d2:	d1f3      	bne.n	80036bc <HAL_UART_IRQHandler+0xd8>
 80036d4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80036d6:	b173      	cbz	r3, 80036f6 <HAL_UART_IRQHandler+0x112>
 80036d8:	4a62      	ldr	r2, [pc, #392]	@ (8003864 <HAL_UART_IRQHandler+0x280>)
 80036da:	651a      	str	r2, [r3, #80]	@ 0x50
 80036dc:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80036de:	f7fe fb02 	bl	8001ce6 <HAL_DMA_Abort_IT>
 80036e2:	2800      	cmp	r0, #0
 80036e4:	d0a9      	beq.n	800363a <HAL_UART_IRQHandler+0x56>
 80036e6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80036e8:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 80036ea:	4798      	blx	r3
 80036ec:	e7a5      	b.n	800363a <HAL_UART_IRQHandler+0x56>
 80036ee:	4620      	mov	r0, r4
 80036f0:	f7ff ff04 	bl	80034fc <UART_Receive_IT>
 80036f4:	e7d1      	b.n	800369a <HAL_UART_IRQHandler+0xb6>
 80036f6:	4620      	mov	r0, r4
 80036f8:	f7ff feca 	bl	8003490 <HAL_UART_ErrorCallback>
 80036fc:	e79d      	b.n	800363a <HAL_UART_IRQHandler+0x56>
 80036fe:	4620      	mov	r0, r4
 8003700:	f7ff fec6 	bl	8003490 <HAL_UART_ErrorCallback>
 8003704:	e799      	b.n	800363a <HAL_UART_IRQHandler+0x56>
 8003706:	4620      	mov	r0, r4
 8003708:	f7ff fec2 	bl	8003490 <HAL_UART_ErrorCallback>
 800370c:	2300      	movs	r3, #0
 800370e:	6463      	str	r3, [r4, #68]	@ 0x44
 8003710:	e793      	b.n	800363a <HAL_UART_IRQHandler+0x56>
 8003712:	f013 0f10 	tst.w	r3, #16
 8003716:	d082      	beq.n	800361e <HAL_UART_IRQHandler+0x3a>
 8003718:	f010 0f10 	tst.w	r0, #16
 800371c:	f43f af7f 	beq.w	800361e <HAL_UART_IRQHandler+0x3a>
 8003720:	2300      	movs	r3, #0
 8003722:	9301      	str	r3, [sp, #4]
 8003724:	6813      	ldr	r3, [r2, #0]
 8003726:	9301      	str	r3, [sp, #4]
 8003728:	6853      	ldr	r3, [r2, #4]
 800372a:	9301      	str	r3, [sp, #4]
 800372c:	9b01      	ldr	r3, [sp, #4]
 800372e:	6953      	ldr	r3, [r2, #20]
 8003730:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003734:	d052      	beq.n	80037dc <HAL_UART_IRQHandler+0x1f8>
 8003736:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003738:	6813      	ldr	r3, [r2, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	b29b      	uxth	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	f43f af7b 	beq.w	800363a <HAL_UART_IRQHandler+0x56>
 8003744:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8003746:	4299      	cmp	r1, r3
 8003748:	f67f af77 	bls.w	800363a <HAL_UART_IRQHandler+0x56>
 800374c:	85e3      	strh	r3, [r4, #46]	@ 0x2e
 800374e:	69d3      	ldr	r3, [r2, #28]
 8003750:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003754:	d037      	beq.n	80037c6 <HAL_UART_IRQHandler+0x1e2>
 8003756:	6822      	ldr	r2, [r4, #0]
 8003758:	f102 030c 	add.w	r3, r2, #12
 800375c:	e853 3f00 	ldrex	r3, [r3]
 8003760:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003764:	320c      	adds	r2, #12
 8003766:	e842 3100 	strex	r1, r3, [r2]
 800376a:	2900      	cmp	r1, #0
 800376c:	d1f3      	bne.n	8003756 <HAL_UART_IRQHandler+0x172>
 800376e:	6822      	ldr	r2, [r4, #0]
 8003770:	f102 0314 	add.w	r3, r2, #20
 8003774:	e853 3f00 	ldrex	r3, [r3]
 8003778:	f023 0301 	bic.w	r3, r3, #1
 800377c:	3214      	adds	r2, #20
 800377e:	e842 3100 	strex	r1, r3, [r2]
 8003782:	2900      	cmp	r1, #0
 8003784:	d1f3      	bne.n	800376e <HAL_UART_IRQHandler+0x18a>
 8003786:	6822      	ldr	r2, [r4, #0]
 8003788:	f102 0314 	add.w	r3, r2, #20
 800378c:	e853 3f00 	ldrex	r3, [r3]
 8003790:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003794:	3214      	adds	r2, #20
 8003796:	e842 3100 	strex	r1, r3, [r2]
 800379a:	2900      	cmp	r1, #0
 800379c:	d1f3      	bne.n	8003786 <HAL_UART_IRQHandler+0x1a2>
 800379e:	2320      	movs	r3, #32
 80037a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80037a4:	2300      	movs	r3, #0
 80037a6:	6323      	str	r3, [r4, #48]	@ 0x30
 80037a8:	6822      	ldr	r2, [r4, #0]
 80037aa:	f102 030c 	add.w	r3, r2, #12
 80037ae:	e853 3f00 	ldrex	r3, [r3]
 80037b2:	f023 0310 	bic.w	r3, r3, #16
 80037b6:	320c      	adds	r2, #12
 80037b8:	e842 3100 	strex	r1, r3, [r2]
 80037bc:	2900      	cmp	r1, #0
 80037be:	d1f3      	bne.n	80037a8 <HAL_UART_IRQHandler+0x1c4>
 80037c0:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80037c2:	f7fe fa46 	bl	8001c52 <HAL_DMA_Abort>
 80037c6:	2302      	movs	r3, #2
 80037c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80037ca:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 80037cc:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	1ac9      	subs	r1, r1, r3
 80037d2:	b289      	uxth	r1, r1
 80037d4:	4620      	mov	r0, r4
 80037d6:	f7ff fe90 	bl	80034fa <HAL_UARTEx_RxEventCallback>
 80037da:	e72e      	b.n	800363a <HAL_UART_IRQHandler+0x56>
 80037dc:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 80037de:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	1ac9      	subs	r1, r1, r3
 80037e4:	b289      	uxth	r1, r1
 80037e6:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f43f af25 	beq.w	800363a <HAL_UART_IRQHandler+0x56>
 80037f0:	2900      	cmp	r1, #0
 80037f2:	f43f af22 	beq.w	800363a <HAL_UART_IRQHandler+0x56>
 80037f6:	6822      	ldr	r2, [r4, #0]
 80037f8:	f102 030c 	add.w	r3, r2, #12
 80037fc:	e853 3f00 	ldrex	r3, [r3]
 8003800:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003804:	320c      	adds	r2, #12
 8003806:	e842 3000 	strex	r0, r3, [r2]
 800380a:	2800      	cmp	r0, #0
 800380c:	d1f3      	bne.n	80037f6 <HAL_UART_IRQHandler+0x212>
 800380e:	6822      	ldr	r2, [r4, #0]
 8003810:	f102 0314 	add.w	r3, r2, #20
 8003814:	e853 3f00 	ldrex	r3, [r3]
 8003818:	f023 0301 	bic.w	r3, r3, #1
 800381c:	3214      	adds	r2, #20
 800381e:	e842 3000 	strex	r0, r3, [r2]
 8003822:	2800      	cmp	r0, #0
 8003824:	d1f3      	bne.n	800380e <HAL_UART_IRQHandler+0x22a>
 8003826:	2320      	movs	r3, #32
 8003828:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800382c:	2300      	movs	r3, #0
 800382e:	6323      	str	r3, [r4, #48]	@ 0x30
 8003830:	6822      	ldr	r2, [r4, #0]
 8003832:	f102 030c 	add.w	r3, r2, #12
 8003836:	e853 3f00 	ldrex	r3, [r3]
 800383a:	f023 0310 	bic.w	r3, r3, #16
 800383e:	320c      	adds	r2, #12
 8003840:	e842 3000 	strex	r0, r3, [r2]
 8003844:	2800      	cmp	r0, #0
 8003846:	d1f3      	bne.n	8003830 <HAL_UART_IRQHandler+0x24c>
 8003848:	2302      	movs	r3, #2
 800384a:	6363      	str	r3, [r4, #52]	@ 0x34
 800384c:	4620      	mov	r0, r4
 800384e:	f7ff fe54 	bl	80034fa <HAL_UARTEx_RxEventCallback>
 8003852:	e6f2      	b.n	800363a <HAL_UART_IRQHandler+0x56>
 8003854:	4620      	mov	r0, r4
 8003856:	f7ff fba5 	bl	8002fa4 <UART_Transmit_IT>
 800385a:	e6ee      	b.n	800363a <HAL_UART_IRQHandler+0x56>
 800385c:	4620      	mov	r0, r4
 800385e:	f7ff fe03 	bl	8003468 <UART_EndTransmit_IT>
 8003862:	e6ea      	b.n	800363a <HAL_UART_IRQHandler+0x56>
 8003864:	080034eb 	stmdaeq	r0, {r0, r1, r3, r5, r6, r7, sl, ip, sp}

08003868 <UART_DMARxHalfCplt>:
 8003868:	b508      	push	{r3, lr}
 800386a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 800386c:	2301      	movs	r3, #1
 800386e:	6343      	str	r3, [r0, #52]	@ 0x34
 8003870:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8003872:	2b01      	cmp	r3, #1
 8003874:	d002      	beq.n	800387c <UART_DMARxHalfCplt+0x14>
 8003876:	f7ff fe0a 	bl	800348e <HAL_UART_RxHalfCpltCallback>
 800387a:	bd08      	pop	{r3, pc}
 800387c:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800387e:	0849      	lsrs	r1, r1, #1
 8003880:	f7ff fe3b 	bl	80034fa <HAL_UARTEx_RxEventCallback>
 8003884:	e7f9      	b.n	800387a <UART_DMARxHalfCplt+0x12>

08003886 <UART_DMAReceiveCplt>:
 8003886:	b508      	push	{r3, lr}
 8003888:	4603      	mov	r3, r0
 800388a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8003894:	d12b      	bne.n	80038ee <UART_DMAReceiveCplt+0x68>
 8003896:	2300      	movs	r3, #0
 8003898:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 800389a:	6802      	ldr	r2, [r0, #0]
 800389c:	f102 030c 	add.w	r3, r2, #12
 80038a0:	e853 3f00 	ldrex	r3, [r3]
 80038a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038a8:	320c      	adds	r2, #12
 80038aa:	e842 3100 	strex	r1, r3, [r2]
 80038ae:	2900      	cmp	r1, #0
 80038b0:	d1f3      	bne.n	800389a <UART_DMAReceiveCplt+0x14>
 80038b2:	6802      	ldr	r2, [r0, #0]
 80038b4:	f102 0314 	add.w	r3, r2, #20
 80038b8:	e853 3f00 	ldrex	r3, [r3]
 80038bc:	f023 0301 	bic.w	r3, r3, #1
 80038c0:	3214      	adds	r2, #20
 80038c2:	e842 3100 	strex	r1, r3, [r2]
 80038c6:	2900      	cmp	r1, #0
 80038c8:	d1f3      	bne.n	80038b2 <UART_DMAReceiveCplt+0x2c>
 80038ca:	6802      	ldr	r2, [r0, #0]
 80038cc:	f102 0314 	add.w	r3, r2, #20
 80038d0:	e853 3f00 	ldrex	r3, [r3]
 80038d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038d8:	3214      	adds	r2, #20
 80038da:	e842 3100 	strex	r1, r3, [r2]
 80038de:	2900      	cmp	r1, #0
 80038e0:	d1f3      	bne.n	80038ca <UART_DMAReceiveCplt+0x44>
 80038e2:	2320      	movs	r3, #32
 80038e4:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
 80038e8:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d007      	beq.n	80038fe <UART_DMAReceiveCplt+0x78>
 80038ee:	2300      	movs	r3, #0
 80038f0:	6343      	str	r3, [r0, #52]	@ 0x34
 80038f2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d00f      	beq.n	8003918 <UART_DMAReceiveCplt+0x92>
 80038f8:	f000 ff5c 	bl	80047b4 <HAL_UART_RxCpltCallback>
 80038fc:	bd08      	pop	{r3, pc}
 80038fe:	6802      	ldr	r2, [r0, #0]
 8003900:	f102 030c 	add.w	r3, r2, #12
 8003904:	e853 3f00 	ldrex	r3, [r3]
 8003908:	f023 0310 	bic.w	r3, r3, #16
 800390c:	320c      	adds	r2, #12
 800390e:	e842 3100 	strex	r1, r3, [r2]
 8003912:	2900      	cmp	r1, #0
 8003914:	d1f3      	bne.n	80038fe <UART_DMAReceiveCplt+0x78>
 8003916:	e7ea      	b.n	80038ee <UART_DMAReceiveCplt+0x68>
 8003918:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800391a:	f7ff fdee 	bl	80034fa <HAL_UARTEx_RxEventCallback>
 800391e:	e7ed      	b.n	80038fc <UART_DMAReceiveCplt+0x76>

08003920 <UART_Start_Receive_DMA>:
 8003920:	b530      	push	{r4, r5, lr}
 8003922:	b083      	sub	sp, #12
 8003924:	4604      	mov	r4, r0
 8003926:	4613      	mov	r3, r2
 8003928:	6281      	str	r1, [r0, #40]	@ 0x28
 800392a:	8582      	strh	r2, [r0, #44]	@ 0x2c
 800392c:	2500      	movs	r5, #0
 800392e:	6445      	str	r5, [r0, #68]	@ 0x44
 8003930:	2222      	movs	r2, #34	@ 0x22
 8003932:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
 8003936:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003938:	481f      	ldr	r0, [pc, #124]	@ (80039b8 <UART_Start_Receive_DMA+0x98>)
 800393a:	63d0      	str	r0, [r2, #60]	@ 0x3c
 800393c:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800393e:	481f      	ldr	r0, [pc, #124]	@ (80039bc <UART_Start_Receive_DMA+0x9c>)
 8003940:	6410      	str	r0, [r2, #64]	@ 0x40
 8003942:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003944:	481e      	ldr	r0, [pc, #120]	@ (80039c0 <UART_Start_Receive_DMA+0xa0>)
 8003946:	64d0      	str	r0, [r2, #76]	@ 0x4c
 8003948:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800394a:	6515      	str	r5, [r2, #80]	@ 0x50
 800394c:	6820      	ldr	r0, [r4, #0]
 800394e:	460a      	mov	r2, r1
 8003950:	1d01      	adds	r1, r0, #4
 8003952:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003954:	f7fe f948 	bl	8001be8 <HAL_DMA_Start_IT>
 8003958:	9501      	str	r5, [sp, #4]
 800395a:	6823      	ldr	r3, [r4, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	9201      	str	r2, [sp, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	9301      	str	r3, [sp, #4]
 8003964:	9b01      	ldr	r3, [sp, #4]
 8003966:	6923      	ldr	r3, [r4, #16]
 8003968:	b15b      	cbz	r3, 8003982 <UART_Start_Receive_DMA+0x62>
 800396a:	6822      	ldr	r2, [r4, #0]
 800396c:	f102 030c 	add.w	r3, r2, #12
 8003970:	e853 3f00 	ldrex	r3, [r3]
 8003974:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003978:	320c      	adds	r2, #12
 800397a:	e842 3100 	strex	r1, r3, [r2]
 800397e:	2900      	cmp	r1, #0
 8003980:	d1f3      	bne.n	800396a <UART_Start_Receive_DMA+0x4a>
 8003982:	6822      	ldr	r2, [r4, #0]
 8003984:	f102 0314 	add.w	r3, r2, #20
 8003988:	e853 3f00 	ldrex	r3, [r3]
 800398c:	f043 0301 	orr.w	r3, r3, #1
 8003990:	3214      	adds	r2, #20
 8003992:	e842 3100 	strex	r1, r3, [r2]
 8003996:	2900      	cmp	r1, #0
 8003998:	d1f3      	bne.n	8003982 <UART_Start_Receive_DMA+0x62>
 800399a:	6822      	ldr	r2, [r4, #0]
 800399c:	f102 0314 	add.w	r3, r2, #20
 80039a0:	e853 3f00 	ldrex	r3, [r3]
 80039a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80039a8:	3214      	adds	r2, #20
 80039aa:	e842 3100 	strex	r1, r3, [r2]
 80039ae:	2900      	cmp	r1, #0
 80039b0:	d1f3      	bne.n	800399a <UART_Start_Receive_DMA+0x7a>
 80039b2:	2000      	movs	r0, #0
 80039b4:	b003      	add	sp, #12
 80039b6:	bd30      	pop	{r4, r5, pc}
 80039b8:	08003887 	stmdaeq	r0, {r0, r1, r2, r7, fp, ip, sp}
 80039bc:	08003869 	stmdaeq	r0, {r0, r3, r5, r6, fp, ip, sp}
 80039c0:	08003493 	stmdaeq	r0, {r0, r1, r4, r7, sl, ip, sp}

080039c4 <HAL_UART_Receive_DMA>:
 80039c4:	b508      	push	{r3, lr}
 80039c6:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b20      	cmp	r3, #32
 80039ce:	d108      	bne.n	80039e2 <HAL_UART_Receive_DMA+0x1e>
 80039d0:	b149      	cbz	r1, 80039e6 <HAL_UART_Receive_DMA+0x22>
 80039d2:	b90a      	cbnz	r2, 80039d8 <HAL_UART_Receive_DMA+0x14>
 80039d4:	2001      	movs	r0, #1
 80039d6:	bd08      	pop	{r3, pc}
 80039d8:	2300      	movs	r3, #0
 80039da:	6303      	str	r3, [r0, #48]	@ 0x30
 80039dc:	f7ff ffa0 	bl	8003920 <UART_Start_Receive_DMA>
 80039e0:	e7f9      	b.n	80039d6 <HAL_UART_Receive_DMA+0x12>
 80039e2:	2002      	movs	r0, #2
 80039e4:	e7f7      	b.n	80039d6 <HAL_UART_Receive_DMA+0x12>
 80039e6:	2001      	movs	r0, #1
 80039e8:	e7f5      	b.n	80039d6 <HAL_UART_Receive_DMA+0x12>
	...

080039ec <Reset_Handler>:
 80039ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003a24 <LoopFillZerobss+0xe>
 80039f0:	f7fd ff2c 	bl	800184c <SystemInit>
 80039f4:	480c      	ldr	r0, [pc, #48]	@ (8003a28 <LoopFillZerobss+0x12>)
 80039f6:	490d      	ldr	r1, [pc, #52]	@ (8003a2c <LoopFillZerobss+0x16>)
 80039f8:	4a0d      	ldr	r2, [pc, #52]	@ (8003a30 <LoopFillZerobss+0x1a>)
 80039fa:	2300      	movs	r3, #0
 80039fc:	e002      	b.n	8003a04 <LoopCopyDataInit>

080039fe <CopyDataInit>:
 80039fe:	58d4      	ldr	r4, [r2, r3]
 8003a00:	50c4      	str	r4, [r0, r3]
 8003a02:	3304      	adds	r3, #4

08003a04 <LoopCopyDataInit>:
 8003a04:	18c4      	adds	r4, r0, r3
 8003a06:	428c      	cmp	r4, r1
 8003a08:	d3f9      	bcc.n	80039fe <CopyDataInit>
 8003a0a:	4a0a      	ldr	r2, [pc, #40]	@ (8003a34 <LoopFillZerobss+0x1e>)
 8003a0c:	4c0a      	ldr	r4, [pc, #40]	@ (8003a38 <LoopFillZerobss+0x22>)
 8003a0e:	2300      	movs	r3, #0
 8003a10:	e001      	b.n	8003a16 <LoopFillZerobss>

08003a12 <FillZerobss>:
 8003a12:	6013      	str	r3, [r2, #0]
 8003a14:	3204      	adds	r2, #4

08003a16 <LoopFillZerobss>:
 8003a16:	42a2      	cmp	r2, r4
 8003a18:	d3fb      	bcc.n	8003a12 <FillZerobss>
 8003a1a:	f7fd f91b 	bl	8000c54 <__libc_init_array>
 8003a1e:	f7fd fc01 	bl	8001224 <stm32_startup>
 8003a22:	4770      	bx	lr
 8003a24:	20020000 	andcs	r0, r2, r0
 8003a28:	20000000 	andcs	r0, r0, r0
 8003a2c:	2000024c 	andcs	r0, r0, ip, asr #4
 8003a30:	0800ed44 	stmdaeq	r0, {r2, r6, r8, sl, fp, sp, lr, pc}
 8003a34:	20000250 	andcs	r0, r0, r0, asr r2
 8003a38:	2000141c 	andcs	r1, r0, ip, lsl r4

08003a3c <ADC_IRQHandler>:
 8003a3c:	e7fe      	b.n	8003a3c <ADC_IRQHandler>
	...

08003a40 <lf_schedule_trigger>:
 8003a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a44:	b089      	sub	sp, #36	@ 0x24
 8003a46:	4605      	mov	r5, r0
 8003a48:	460e      	mov	r6, r1
 8003a4a:	4693      	mov	fp, r2
 8003a4c:	461f      	mov	r7, r3
 8003a4e:	f8dd 8048 	ldr.w	r8, [sp, #72]	@ 0x48
 8003a52:	f100 0318 	add.w	r3, r0, #24
 8003a56:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003a5a:	e88d 0003 	stmia.w	sp, {r0, r1}
 8003a5e:	f105 0310 	add.w	r3, r5, #16
 8003a62:	cb0c      	ldmia	r3, {r2, r3}
 8003a64:	4628      	mov	r0, r5
 8003a66:	f006 fe74 	bl	800a752 <lf_is_tag_after_stop_tag>
 8003a6a:	2800      	cmp	r0, #0
 8003a6c:	d159      	bne.n	8003b22 <lf_schedule_trigger+0xe2>
 8003a6e:	2f00      	cmp	r7, #0
 8003a70:	db5f      	blt.n	8003b32 <lf_schedule_trigger+0xf2>
 8003a72:	f1b8 0f00 	cmp.w	r8, #0
 8003a76:	d004      	beq.n	8003a82 <lf_schedule_trigger+0x42>
 8003a78:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	f8c8 300c 	str.w	r3, [r8, #12]
 8003a82:	2e00      	cmp	r6, #0
 8003a84:	d05e      	beq.n	8003b44 <lf_schedule_trigger+0x104>
 8003a86:	7f33      	ldrb	r3, [r6, #28]
 8003a88:	b933      	cbnz	r3, 8003a98 <lf_schedule_trigger+0x58>
 8003a8a:	6a33      	ldr	r3, [r6, #32]
 8003a8c:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8003a8e:	eb13 030b 	adds.w	r3, r3, fp
 8003a92:	469b      	mov	fp, r3
 8003a94:	eb42 0707 	adc.w	r7, r2, r7
 8003a98:	f8cd b008 	str.w	fp, [sp, #8]
 8003a9c:	9703      	str	r7, [sp, #12]
 8003a9e:	f105 0318 	add.w	r3, r5, #24
 8003aa2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003aa6:	e88d 0003 	stmia.w	sp, {r0, r1}
 8003aaa:	f105 0310 	add.w	r3, r5, #16
 8003aae:	cb0c      	ldmia	r3, {r2, r3}
 8003ab0:	a804      	add	r0, sp, #16
 8003ab2:	f006 fc51 	bl	800a358 <lf_delay_tag>
 8003ab6:	f8d6 9028 	ldr.w	r9, [r6, #40]	@ 0x28
 8003aba:	f8d6 a02c 	ldr.w	sl, [r6, #44]	@ 0x2c
 8003abe:	4628      	mov	r0, r5
 8003ac0:	f006 fe5e 	bl	800a780 <lf_get_new_event>
 8003ac4:	4604      	mov	r4, r0
 8003ac6:	f8c0 801c 	str.w	r8, [r0, #28]
 8003aca:	6186      	str	r6, [r0, #24]
 8003acc:	f896 3030 	ldrb.w	r3, [r6, #48]	@ 0x30
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d13c      	bne.n	8003b4e <lf_schedule_trigger+0x10e>
 8003ad4:	f1b9 0f01 	cmp.w	r9, #1
 8003ad8:	f17a 0300 	sbcs.w	r3, sl, #0
 8003adc:	db42      	blt.n	8003b64 <lf_schedule_trigger+0x124>
 8003ade:	7f33      	ldrb	r3, [r6, #28]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d14a      	bne.n	8003b7a <lf_schedule_trigger+0x13a>
 8003ae4:	6bb7      	ldr	r7, [r6, #56]	@ 0x38
 8003ae6:	6bf2      	ldr	r2, [r6, #60]	@ 0x3c
 8003ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8003aec:	bf08      	it	eq
 8003aee:	2f00      	cmpeq	r7, #0
 8003af0:	d043      	beq.n	8003b7a <lf_schedule_trigger+0x13a>
 8003af2:	eb17 0709 	adds.w	r7, r7, r9
 8003af6:	eb42 090a 	adc.w	r9, r2, sl
 8003afa:	9b04      	ldr	r3, [sp, #16]
 8003afc:	42bb      	cmp	r3, r7
 8003afe:	9b05      	ldr	r3, [sp, #20]
 8003b00:	eb73 0309 	sbcs.w	r3, r3, r9
 8003b04:	da39      	bge.n	8003b7a <lf_schedule_trigger+0x13a>
 8003b06:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	f000 8091 	beq.w	8003c32 <lf_schedule_trigger+0x1f2>
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	f000 8097 	beq.w	8003c44 <lf_schedule_trigger+0x204>
 8003b16:	9704      	str	r7, [sp, #16]
 8003b18:	f8cd 9014 	str.w	r9, [sp, #20]
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	9306      	str	r3, [sp, #24]
 8003b20:	e02b      	b.n	8003b7a <lf_schedule_trigger+0x13a>
 8003b22:	4640      	mov	r0, r8
 8003b24:	f007 fc78 	bl	800b418 <_lf_done_using>
 8003b28:	485f      	ldr	r0, [pc, #380]	@ (8003ca8 <lf_schedule_trigger+0x268>)
 8003b2a:	f008 fad9 	bl	800c0e0 <lf_print_warning>
 8003b2e:	2000      	movs	r0, #0
 8003b30:	e051      	b.n	8003bd6 <lf_schedule_trigger+0x196>
 8003b32:	465a      	mov	r2, fp
 8003b34:	463b      	mov	r3, r7
 8003b36:	485d      	ldr	r0, [pc, #372]	@ (8003cac <lf_schedule_trigger+0x26c>)
 8003b38:	f008 fad2 	bl	800c0e0 <lf_print_warning>
 8003b3c:	f04f 0b00 	mov.w	fp, #0
 8003b40:	465f      	mov	r7, fp
 8003b42:	e796      	b.n	8003a72 <lf_schedule_trigger+0x32>
 8003b44:	4640      	mov	r0, r8
 8003b46:	f007 fc67 	bl	800b418 <_lf_done_using>
 8003b4a:	2000      	movs	r0, #0
 8003b4c:	e043      	b.n	8003bd6 <lf_schedule_trigger+0x196>
 8003b4e:	f006 fc59 	bl	800a404 <lf_time_physical>
 8003b52:	eb10 000b 	adds.w	r0, r0, fp
 8003b56:	eb47 0701 	adc.w	r7, r7, r1
 8003b5a:	9004      	str	r0, [sp, #16]
 8003b5c:	9705      	str	r7, [sp, #20]
 8003b5e:	2300      	movs	r3, #0
 8003b60:	9306      	str	r3, [sp, #24]
 8003b62:	e7b7      	b.n	8003ad4 <lf_schedule_trigger+0x94>
 8003b64:	ab08      	add	r3, sp, #32
 8003b66:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8003b6a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003b6e:	4621      	mov	r1, r4
 8003b70:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8003b72:	f008 f9e4 	bl	800bf3e <pqueue_tag_find_equal_same_tag>
 8003b76:	2800      	cmp	r0, #0
 8003b78:	d13c      	bne.n	8003bf4 <lf_schedule_trigger+0x1b4>
 8003b7a:	f105 0310 	add.w	r3, r5, #16
 8003b7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b80:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8003b84:	ab08      	add	r3, sp, #32
 8003b86:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8003b8a:	f006 fbc2 	bl	800a312 <lf_tag_compare>
 8003b8e:	b910      	cbnz	r0, 8003b96 <lf_schedule_trigger+0x156>
 8003b90:	9b06      	ldr	r3, [sp, #24]
 8003b92:	3301      	adds	r3, #1
 8003b94:	9306      	str	r3, [sp, #24]
 8003b96:	af04      	add	r7, sp, #16
 8003b98:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8003b9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003ba0:	ab08      	add	r3, sp, #32
 8003ba2:	e913 0003 	ldmdb	r3, {r0, r1}
 8003ba6:	e88d 0003 	stmia.w	sp, {r0, r1}
 8003baa:	e897 000c 	ldmia.w	r7, {r2, r3}
 8003bae:	4628      	mov	r0, r5
 8003bb0:	f006 fdcf 	bl	800a752 <lf_is_tag_after_stop_tag>
 8003bb4:	2800      	cmp	r0, #0
 8003bb6:	d16b      	bne.n	8003c90 <lf_schedule_trigger+0x250>
 8003bb8:	3638      	adds	r6, #56	@ 0x38
 8003bba:	ab08      	add	r3, sp, #32
 8003bbc:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8003bc0:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8003bc4:	4621      	mov	r1, r4
 8003bc6:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8003bc8:	f008 f9b5 	bl	800bf36 <pqueue_tag_insert>
 8003bcc:	6de8      	ldr	r0, [r5, #92]	@ 0x5c
 8003bce:	1c43      	adds	r3, r0, #1
 8003bd0:	65eb      	str	r3, [r5, #92]	@ 0x5c
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	db65      	blt.n	8003ca2 <lf_schedule_trigger+0x262>
 8003bd6:	b009      	add	sp, #36	@ 0x24
 8003bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bdc:	9b06      	ldr	r3, [sp, #24]
 8003bde:	3301      	adds	r3, #1
 8003be0:	9306      	str	r3, [sp, #24]
 8003be2:	ab08      	add	r3, sp, #32
 8003be4:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8003be8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003bec:	4621      	mov	r1, r4
 8003bee:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8003bf0:	f008 f9a5 	bl	800bf3e <pqueue_tag_find_equal_same_tag>
 8003bf4:	2800      	cmp	r0, #0
 8003bf6:	d1f1      	bne.n	8003bdc <lf_schedule_trigger+0x19c>
 8003bf8:	ab08      	add	r3, sp, #32
 8003bfa:	e913 0003 	ldmdb	r3, {r0, r1}
 8003bfe:	e88d 0003 	stmia.w	sp, {r0, r1}
 8003c02:	ab04      	add	r3, sp, #16
 8003c04:	cb0c      	ldmia	r3, {r2, r3}
 8003c06:	4628      	mov	r0, r5
 8003c08:	f006 fda3 	bl	800a752 <lf_is_tag_after_stop_tag>
 8003c0c:	b128      	cbz	r0, 8003c1a <lf_schedule_trigger+0x1da>
 8003c0e:	4621      	mov	r1, r4
 8003c10:	4628      	mov	r0, r5
 8003c12:	f006 fe6d 	bl	800a8f0 <lf_recycle_event>
 8003c16:	2000      	movs	r0, #0
 8003c18:	e7dd      	b.n	8003bd6 <lf_schedule_trigger+0x196>
 8003c1a:	3638      	adds	r6, #56	@ 0x38
 8003c1c:	ab08      	add	r3, sp, #32
 8003c1e:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8003c22:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8003c26:	4621      	mov	r1, r4
 8003c28:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8003c2a:	f008 f984 	bl	800bf36 <pqueue_tag_insert>
 8003c2e:	2000      	movs	r0, #0
 8003c30:	e7d1      	b.n	8003bd6 <lf_schedule_trigger+0x196>
 8003c32:	4640      	mov	r0, r8
 8003c34:	f007 fbf0 	bl	800b418 <_lf_done_using>
 8003c38:	4621      	mov	r1, r4
 8003c3a:	4628      	mov	r0, r5
 8003c3c:	f006 fe58 	bl	800a8f0 <lf_recycle_event>
 8003c40:	2000      	movs	r0, #0
 8003c42:	e7c8      	b.n	8003bd6 <lf_schedule_trigger+0x196>
 8003c44:	4628      	mov	r0, r5
 8003c46:	f006 fd9b 	bl	800a780 <lf_get_new_event>
 8003c4a:	4682      	mov	sl, r0
 8003c4c:	6186      	str	r6, [r0, #24]
 8003c4e:	f106 0338 	add.w	r3, r6, #56	@ 0x38
 8003c52:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c54:	e88a 000f 	stmia.w	sl, {r0, r1, r2, r3}
 8003c58:	4651      	mov	r1, sl
 8003c5a:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8003c5c:	f008 f96f 	bl	800bf3e <pqueue_tag_find_equal_same_tag>
 8003c60:	b160      	cbz	r0, 8003c7c <lf_schedule_trigger+0x23c>
 8003c62:	4641      	mov	r1, r8
 8003c64:	f006 ff06 	bl	800aa74 <lf_replace_token>
 8003c68:	4621      	mov	r1, r4
 8003c6a:	4628      	mov	r0, r5
 8003c6c:	f006 fe40 	bl	800a8f0 <lf_recycle_event>
 8003c70:	4651      	mov	r1, sl
 8003c72:	4628      	mov	r0, r5
 8003c74:	f006 fe3c 	bl	800a8f0 <lf_recycle_event>
 8003c78:	2000      	movs	r0, #0
 8003c7a:	e7ac      	b.n	8003bd6 <lf_schedule_trigger+0x196>
 8003c7c:	4651      	mov	r1, sl
 8003c7e:	4628      	mov	r0, r5
 8003c80:	f006 fe36 	bl	800a8f0 <lf_recycle_event>
 8003c84:	9704      	str	r7, [sp, #16]
 8003c86:	f8cd 9014 	str.w	r9, [sp, #20]
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	9306      	str	r3, [sp, #24]
 8003c8e:	e774      	b.n	8003b7a <lf_schedule_trigger+0x13a>
 8003c90:	4640      	mov	r0, r8
 8003c92:	f007 fbc1 	bl	800b418 <_lf_done_using>
 8003c96:	4621      	mov	r1, r4
 8003c98:	4628      	mov	r0, r5
 8003c9a:	f006 fe29 	bl	800a8f0 <lf_recycle_event>
 8003c9e:	2000      	movs	r0, #0
 8003ca0:	e799      	b.n	8003bd6 <lf_schedule_trigger+0x196>
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	65eb      	str	r3, [r5, #92]	@ 0x5c
 8003ca6:	e796      	b.n	8003bd6 <lf_schedule_trigger+0x196>
 8003ca8:	0800e074 	stmdaeq	r0, {r2, r4, r5, r6, sp, lr, pc}
 8003cac:	0800e09c 	stmdaeq	r0, {r2, r3, r4, r7, sp, lr, pc}

08003cb0 <run_test>:
 8003cb0:	4601      	mov	r1, r0
 8003cb2:	2000      	movs	r0, #0
 8003cb4:	e00d      	b.n	8003cd2 <run_test+0x22>
 8003cb6:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8003cba:	edd2 7a00 	vldr	s15, [r2]
 8003cbe:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003cc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cc6:	edc2 7a00 	vstr	s15, [r2]
 8003cca:	3301      	adds	r3, #1
 8003ccc:	2b63      	cmp	r3, #99	@ 0x63
 8003cce:	ddf2      	ble.n	8003cb6 <run_test+0x6>
 8003cd0:	3001      	adds	r0, #1
 8003cd2:	f5b0 7ffa 	cmp.w	r0, #500	@ 0x1f4
 8003cd6:	da01      	bge.n	8003cdc <run_test+0x2c>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	e7f7      	b.n	8003ccc <run_test+0x1c>
 8003cdc:	4770      	bx	lr
	...

08003ce0 <_main_mainreaction_function_3>:
 8003ce0:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8003ce2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ce4:	4b01      	ldr	r3, [pc, #4]	@ (8003cec <_main_mainreaction_function_3+0xc>)
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	4770      	bx	lr
 8003cea:	bf00      	nop
 8003cec:	20000bd8 	ldrdcs	r0, [r0], -r8

08003cf0 <_main_mainreaction_function_4>:
 8003cf0:	b410      	push	{r4}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	f8d0 40b4 	ldr.w	r4, [r0, #180]	@ 0xb4
 8003cf8:	9400      	str	r4, [sp, #0]
 8003cfa:	f8d0 30b8 	ldr.w	r3, [r0, #184]	@ 0xb8
 8003cfe:	9301      	str	r3, [sp, #4]
 8003d00:	2300      	movs	r3, #0
 8003d02:	e007      	b.n	8003d14 <_main_mainreaction_function_4+0x24>
 8003d04:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 8003d08:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003d0a:	4a05      	ldr	r2, [pc, #20]	@ (8003d20 <_main_mainreaction_function_4+0x30>)
 8003d0c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8003d10:	6011      	str	r1, [r2, #0]
 8003d12:	3301      	adds	r3, #1
 8003d14:	2b06      	cmp	r3, #6
 8003d16:	ddf5      	ble.n	8003d04 <_main_mainreaction_function_4+0x14>
 8003d18:	b003      	add	sp, #12
 8003d1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003d1e:	4770      	bx	lr
 8003d20:	20000bdc 	ldrdcs	r0, [r0], -ip

08003d24 <MX_GPIO_Init>:
 8003d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d26:	b089      	sub	sp, #36	@ 0x24
 8003d28:	2400      	movs	r4, #0
 8003d2a:	9403      	str	r4, [sp, #12]
 8003d2c:	9404      	str	r4, [sp, #16]
 8003d2e:	9405      	str	r4, [sp, #20]
 8003d30:	9406      	str	r4, [sp, #24]
 8003d32:	9407      	str	r4, [sp, #28]
 8003d34:	9400      	str	r4, [sp, #0]
 8003d36:	4b24      	ldr	r3, [pc, #144]	@ (8003dc8 <MX_GPIO_Init+0xa4>)
 8003d38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d3a:	f042 0201 	orr.w	r2, r2, #1
 8003d3e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d42:	f002 0201 	and.w	r2, r2, #1
 8003d46:	9200      	str	r2, [sp, #0]
 8003d48:	9a00      	ldr	r2, [sp, #0]
 8003d4a:	9401      	str	r4, [sp, #4]
 8003d4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d4e:	f042 0202 	orr.w	r2, r2, #2
 8003d52:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d56:	f002 0202 	and.w	r2, r2, #2
 8003d5a:	9201      	str	r2, [sp, #4]
 8003d5c:	9a01      	ldr	r2, [sp, #4]
 8003d5e:	9402      	str	r4, [sp, #8]
 8003d60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d62:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003d66:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d6e:	9302      	str	r3, [sp, #8]
 8003d70:	9b02      	ldr	r3, [sp, #8]
 8003d72:	4e16      	ldr	r6, [pc, #88]	@ (8003dcc <MX_GPIO_Init+0xa8>)
 8003d74:	4622      	mov	r2, r4
 8003d76:	2103      	movs	r1, #3
 8003d78:	4630      	mov	r0, r6
 8003d7a:	f7fe f9ac 	bl	80020d6 <HAL_GPIO_WritePin>
 8003d7e:	2503      	movs	r5, #3
 8003d80:	9503      	str	r5, [sp, #12]
 8003d82:	2701      	movs	r7, #1
 8003d84:	9704      	str	r7, [sp, #16]
 8003d86:	9405      	str	r4, [sp, #20]
 8003d88:	9406      	str	r4, [sp, #24]
 8003d8a:	a903      	add	r1, sp, #12
 8003d8c:	4630      	mov	r0, r6
 8003d8e:	f7fe f8ab 	bl	8001ee8 <HAL_GPIO_Init>
 8003d92:	f5a6 56e0 	sub.w	r6, r6, #7168	@ 0x1c00
 8003d96:	4622      	mov	r2, r4
 8003d98:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d9c:	4630      	mov	r0, r6
 8003d9e:	f7fe f99a 	bl	80020d6 <HAL_GPIO_WritePin>
 8003da2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003da6:	9303      	str	r3, [sp, #12]
 8003da8:	9704      	str	r7, [sp, #16]
 8003daa:	9405      	str	r4, [sp, #20]
 8003dac:	9406      	str	r4, [sp, #24]
 8003dae:	a903      	add	r1, sp, #12
 8003db0:	4630      	mov	r0, r6
 8003db2:	f7fe f899 	bl	8001ee8 <HAL_GPIO_Init>
 8003db6:	9503      	str	r5, [sp, #12]
 8003db8:	9404      	str	r4, [sp, #16]
 8003dba:	9405      	str	r4, [sp, #20]
 8003dbc:	a903      	add	r1, sp, #12
 8003dbe:	4804      	ldr	r0, [pc, #16]	@ (8003dd0 <MX_GPIO_Init+0xac>)
 8003dc0:	f7fe f892 	bl	8001ee8 <HAL_GPIO_Init>
 8003dc4:	b009      	add	sp, #36	@ 0x24
 8003dc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dc8:	40023800 	andmi	r3, r2, r0, lsl #16
 8003dcc:	40021c00 	andmi	r1, r2, r0, lsl #24
 8003dd0:	40020800 	andmi	r0, r2, r0, lsl #16

08003dd4 <MX_UART4_Init>:
 8003dd4:	b508      	push	{r3, lr}
 8003dd6:	4808      	ldr	r0, [pc, #32]	@ (8003df8 <MX_UART4_Init+0x24>)
 8003dd8:	4b08      	ldr	r3, [pc, #32]	@ (8003dfc <MX_UART4_Init+0x28>)
 8003dda:	6003      	str	r3, [r0, #0]
 8003ddc:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003de0:	6043      	str	r3, [r0, #4]
 8003de2:	2300      	movs	r3, #0
 8003de4:	6083      	str	r3, [r0, #8]
 8003de6:	60c3      	str	r3, [r0, #12]
 8003de8:	6103      	str	r3, [r0, #16]
 8003dea:	220c      	movs	r2, #12
 8003dec:	6142      	str	r2, [r0, #20]
 8003dee:	6183      	str	r3, [r0, #24]
 8003df0:	61c3      	str	r3, [r0, #28]
 8003df2:	f7ff f9d2 	bl	800319a <HAL_UART_Init>
 8003df6:	bd08      	pop	{r3, pc}
 8003df8:	20000ca4 	andcs	r0, r0, r4, lsr #25
 8003dfc:	40004c00 	andmi	r4, r0, r0, lsl #24

08003e00 <MX_UART5_Init>:
 8003e00:	b508      	push	{r3, lr}
 8003e02:	4808      	ldr	r0, [pc, #32]	@ (8003e24 <MX_UART5_Init+0x24>)
 8003e04:	4b08      	ldr	r3, [pc, #32]	@ (8003e28 <MX_UART5_Init+0x28>)
 8003e06:	6003      	str	r3, [r0, #0]
 8003e08:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003e0c:	6043      	str	r3, [r0, #4]
 8003e0e:	2300      	movs	r3, #0
 8003e10:	6083      	str	r3, [r0, #8]
 8003e12:	60c3      	str	r3, [r0, #12]
 8003e14:	6103      	str	r3, [r0, #16]
 8003e16:	220c      	movs	r2, #12
 8003e18:	6142      	str	r2, [r0, #20]
 8003e1a:	6183      	str	r3, [r0, #24]
 8003e1c:	61c3      	str	r3, [r0, #28]
 8003e1e:	f7ff f9bc 	bl	800319a <HAL_UART_Init>
 8003e22:	bd08      	pop	{r3, pc}
 8003e24:	20000c5c 	andcs	r0, r0, ip, asr ip
 8003e28:	40005000 	andmi	r5, r0, r0

08003e2c <MX_UART6_Init>:
 8003e2c:	b508      	push	{r3, lr}
 8003e2e:	4808      	ldr	r0, [pc, #32]	@ (8003e50 <MX_UART6_Init+0x24>)
 8003e30:	4b08      	ldr	r3, [pc, #32]	@ (8003e54 <MX_UART6_Init+0x28>)
 8003e32:	6003      	str	r3, [r0, #0]
 8003e34:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8003e38:	6043      	str	r3, [r0, #4]
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	6083      	str	r3, [r0, #8]
 8003e3e:	60c3      	str	r3, [r0, #12]
 8003e40:	6103      	str	r3, [r0, #16]
 8003e42:	220c      	movs	r2, #12
 8003e44:	6142      	str	r2, [r0, #20]
 8003e46:	6183      	str	r3, [r0, #24]
 8003e48:	61c3      	str	r3, [r0, #28]
 8003e4a:	f7ff f9a6 	bl	800319a <HAL_UART_Init>
 8003e4e:	bd08      	pop	{r3, pc}
 8003e50:	20000c14 	andcs	r0, r0, r4, lsl ip
 8003e54:	40011400 	andmi	r1, r1, r0, lsl #8

08003e58 <_main_mainreaction_function_0>:
 8003e58:	b508      	push	{r3, lr}
 8003e5a:	f7ff ff63 	bl	8003d24 <MX_GPIO_Init>
 8003e5e:	f7ff ffb9 	bl	8003dd4 <MX_UART4_Init>
 8003e62:	f7ff ffcd 	bl	8003e00 <MX_UART5_Init>
 8003e66:	f7ff ffe1 	bl	8003e2c <MX_UART6_Init>
 8003e6a:	bd08      	pop	{r3, pc}

08003e6c <_main_mainreaction_function_5>:
 8003e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e6e:	b085      	sub	sp, #20
 8003e70:	f8d0 711c 	ldr.w	r7, [r0, #284]	@ 0x11c
 8003e74:	9700      	str	r7, [sp, #0]
 8003e76:	f8d0 3120 	ldr.w	r3, [r0, #288]	@ 0x120
 8003e7a:	9301      	str	r3, [sp, #4]
 8003e7c:	f8d0 6124 	ldr.w	r6, [r0, #292]	@ 0x124
 8003e80:	9602      	str	r6, [sp, #8]
 8003e82:	f8d0 3128 	ldr.w	r3, [r0, #296]	@ 0x128
 8003e86:	9303      	str	r3, [sp, #12]
 8003e88:	2400      	movs	r4, #0
 8003e8a:	e000      	b.n	8003e8e <_main_mainreaction_function_5+0x22>
 8003e8c:	3401      	adds	r4, #1
 8003e8e:	2c06      	cmp	r4, #6
 8003e90:	dc23      	bgt.n	8003eda <_main_mainreaction_function_5+0x6e>
 8003e92:	00a5      	lsls	r5, r4, #2
 8003e94:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8003e9e:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 8003ea2:	f007 fca1 	bl	800b7e8 <lf_set_present>
 8003ea6:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 8003eaa:	68c3      	ldr	r3, [r0, #12]
 8003eac:	b11b      	cbz	r3, 8003eb6 <_main_mainreaction_function_5+0x4a>
 8003eae:	2201      	movs	r2, #1
 8003eb0:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8003eb2:	f007 fadc 	bl	800b46e <_lf_initialize_token_with_value>
 8003eb6:	5972      	ldr	r2, [r6, r5]
 8003eb8:	4b09      	ldr	r3, [pc, #36]	@ (8003ee0 <_main_mainreaction_function_5+0x74>)
 8003eba:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	6293      	str	r3, [r2, #40]	@ 0x28
 8003ec2:	5970      	ldr	r0, [r6, r5]
 8003ec4:	f007 fc90 	bl	800b7e8 <lf_set_present>
 8003ec8:	5970      	ldr	r0, [r6, r5]
 8003eca:	68c3      	ldr	r3, [r0, #12]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d0dd      	beq.n	8003e8c <_main_mainreaction_function_5+0x20>
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8003ed4:	f007 facb 	bl	800b46e <_lf_initialize_token_with_value>
 8003ed8:	e7d8      	b.n	8003e8c <_main_mainreaction_function_5+0x20>
 8003eda:	b005      	add	sp, #20
 8003edc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	20000bdc 	ldrdcs	r0, [r0], -ip

08003ee4 <_main_mainreaction_function_7>:
 8003ee4:	b570      	push	{r4, r5, r6, lr}
 8003ee6:	b086      	sub	sp, #24
 8003ee8:	4606      	mov	r6, r0
 8003eea:	f8d0 511c 	ldr.w	r5, [r0, #284]	@ 0x11c
 8003eee:	9500      	str	r5, [sp, #0]
 8003ef0:	f8d0 3120 	ldr.w	r3, [r0, #288]	@ 0x120
 8003ef4:	9301      	str	r3, [sp, #4]
 8003ef6:	f8d0 312c 	ldr.w	r3, [r0, #300]	@ 0x12c
 8003efa:	9302      	str	r3, [sp, #8]
 8003efc:	f8d0 3130 	ldr.w	r3, [r0, #304]	@ 0x130
 8003f00:	9303      	str	r3, [sp, #12]
 8003f02:	f8d0 4124 	ldr.w	r4, [r0, #292]	@ 0x124
 8003f06:	9404      	str	r4, [sp, #16]
 8003f08:	f8d0 3128 	ldr.w	r3, [r0, #296]	@ 0x128
 8003f0c:	9305      	str	r3, [sp, #20]
 8003f0e:	6a02      	ldr	r2, [r0, #32]
 8003f10:	fab2 f282 	clz	r2, r2
 8003f14:	0952      	lsrs	r2, r2, #5
 8003f16:	2102      	movs	r1, #2
 8003f18:	4855      	ldr	r0, [pc, #340]	@ (8004070 <_main_mainreaction_function_7+0x18c>)
 8003f1a:	f7fe f8dc 	bl	80020d6 <HAL_GPIO_WritePin>
 8003f1e:	6a36      	ldr	r6, [r6, #32]
 8003f20:	2e04      	cmp	r6, #4
 8003f22:	f200 808b 	bhi.w	800403c <_main_mainreaction_function_7+0x158>
 8003f26:	e8df f006 	tbb	[pc, r6]
 8003f2a:	5b442d08 	blpl	910f352 <_sidata+0x110060e>
 8003f2e:	22010072 	andcs	r0, r1, #114	@ 0x72
 8003f32:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8003f34:	f007 fa9b 	bl	800b46e <_lf_initialize_token_with_value>
 8003f38:	3601      	adds	r6, #1
 8003f3a:	2e06      	cmp	r6, #6
 8003f3c:	dc7c      	bgt.n	8004038 <_main_mainreaction_function_7+0x154>
 8003f3e:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
 8003f42:	2200      	movs	r2, #0
 8003f44:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f46:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003f4a:	f007 fc4d 	bl	800b7e8 <lf_set_present>
 8003f4e:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003f52:	68c3      	ldr	r3, [r0, #12]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1eb      	bne.n	8003f30 <_main_mainreaction_function_7+0x4c>
 8003f58:	e7ee      	b.n	8003f38 <_main_mainreaction_function_7+0x54>
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8003f5e:	f007 fa86 	bl	800b46e <_lf_initialize_token_with_value>
 8003f62:	3601      	adds	r6, #1
 8003f64:	2e06      	cmp	r6, #6
 8003f66:	dc67      	bgt.n	8004038 <_main_mainreaction_function_7+0x154>
 8003f68:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
 8003f6c:	4a41      	ldr	r2, [pc, #260]	@ (8004074 <_main_mainreaction_function_7+0x190>)
 8003f6e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f70:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003f74:	f007 fc38 	bl	800b7e8 <lf_set_present>
 8003f78:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003f7c:	68c3      	ldr	r3, [r0, #12]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1eb      	bne.n	8003f5a <_main_mainreaction_function_7+0x76>
 8003f82:	e7ee      	b.n	8003f62 <_main_mainreaction_function_7+0x7e>
 8003f84:	2600      	movs	r6, #0
 8003f86:	e7ed      	b.n	8003f64 <_main_mainreaction_function_7+0x80>
 8003f88:	2201      	movs	r2, #1
 8003f8a:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8003f8c:	f007 fa6f 	bl	800b46e <_lf_initialize_token_with_value>
 8003f90:	3601      	adds	r6, #1
 8003f92:	2e06      	cmp	r6, #6
 8003f94:	dc50      	bgt.n	8004038 <_main_mainreaction_function_7+0x154>
 8003f96:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
 8003f9a:	4a37      	ldr	r2, [pc, #220]	@ (8004078 <_main_mainreaction_function_7+0x194>)
 8003f9c:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f9e:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003fa2:	f007 fc21 	bl	800b7e8 <lf_set_present>
 8003fa6:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003faa:	68c3      	ldr	r3, [r0, #12]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1eb      	bne.n	8003f88 <_main_mainreaction_function_7+0xa4>
 8003fb0:	e7ee      	b.n	8003f90 <_main_mainreaction_function_7+0xac>
 8003fb2:	2600      	movs	r6, #0
 8003fb4:	e7ed      	b.n	8003f92 <_main_mainreaction_function_7+0xae>
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8003fba:	f007 fa58 	bl	800b46e <_lf_initialize_token_with_value>
 8003fbe:	3601      	adds	r6, #1
 8003fc0:	2e06      	cmp	r6, #6
 8003fc2:	dc39      	bgt.n	8004038 <_main_mainreaction_function_7+0x154>
 8003fc4:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
 8003fc8:	4a2c      	ldr	r2, [pc, #176]	@ (800407c <_main_mainreaction_function_7+0x198>)
 8003fca:	629a      	str	r2, [r3, #40]	@ 0x28
 8003fcc:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003fd0:	f007 fc0a 	bl	800b7e8 <lf_set_present>
 8003fd4:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003fd8:	68c3      	ldr	r3, [r0, #12]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d1eb      	bne.n	8003fb6 <_main_mainreaction_function_7+0xd2>
 8003fde:	e7ee      	b.n	8003fbe <_main_mainreaction_function_7+0xda>
 8003fe0:	2600      	movs	r6, #0
 8003fe2:	e7ed      	b.n	8003fc0 <_main_mainreaction_function_7+0xdc>
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8003fe8:	f007 fa41 	bl	800b46e <_lf_initialize_token_with_value>
 8003fec:	3601      	adds	r6, #1
 8003fee:	2e06      	cmp	r6, #6
 8003ff0:	dc22      	bgt.n	8004038 <_main_mainreaction_function_7+0x154>
 8003ff2:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
 8003ff6:	4a22      	ldr	r2, [pc, #136]	@ (8004080 <_main_mainreaction_function_7+0x19c>)
 8003ff8:	629a      	str	r2, [r3, #40]	@ 0x28
 8003ffa:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8003ffe:	f007 fbf3 	bl	800b7e8 <lf_set_present>
 8004002:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8004006:	68c3      	ldr	r3, [r0, #12]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d1eb      	bne.n	8003fe4 <_main_mainreaction_function_7+0x100>
 800400c:	e7ee      	b.n	8003fec <_main_mainreaction_function_7+0x108>
 800400e:	2600      	movs	r6, #0
 8004010:	e7ed      	b.n	8003fee <_main_mainreaction_function_7+0x10a>
 8004012:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
 8004016:	4a1b      	ldr	r2, [pc, #108]	@ (8004084 <_main_mainreaction_function_7+0x1a0>)
 8004018:	629a      	str	r2, [r3, #40]	@ 0x28
 800401a:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 800401e:	f007 fbe3 	bl	800b7e8 <lf_set_present>
 8004022:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 8004026:	68c3      	ldr	r3, [r0, #12]
 8004028:	b11b      	cbz	r3, 8004032 <_main_mainreaction_function_7+0x14e>
 800402a:	2201      	movs	r2, #1
 800402c:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800402e:	f007 fa1e 	bl	800b46e <_lf_initialize_token_with_value>
 8004032:	3601      	adds	r6, #1
 8004034:	2e06      	cmp	r6, #6
 8004036:	ddec      	ble.n	8004012 <_main_mainreaction_function_7+0x12e>
 8004038:	2400      	movs	r4, #0
 800403a:	e002      	b.n	8004042 <_main_mainreaction_function_7+0x15e>
 800403c:	2600      	movs	r6, #0
 800403e:	e7f9      	b.n	8004034 <_main_mainreaction_function_7+0x150>
 8004040:	3401      	adds	r4, #1
 8004042:	2c06      	cmp	r4, #6
 8004044:	dc12      	bgt.n	800406c <_main_mainreaction_function_7+0x188>
 8004046:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8004050:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8004054:	f007 fbc8 	bl	800b7e8 <lf_set_present>
 8004058:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 800405c:	68c3      	ldr	r3, [r0, #12]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d0ee      	beq.n	8004040 <_main_mainreaction_function_7+0x15c>
 8004062:	2201      	movs	r2, #1
 8004064:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8004066:	f007 fa02 	bl	800b46e <_lf_initialize_token_with_value>
 800406a:	e7e9      	b.n	8004040 <_main_mainreaction_function_7+0x15c>
 800406c:	b006      	add	sp, #24
 800406e:	bd70      	pop	{r4, r5, r6, pc}
 8004070:	40021c00 	andmi	r1, r2, r0, lsl #24
 8004074:	41200000 			@ <UNDEFINED> instruction: 0x41200000
 8004078:	41a00000 	movmi	r0, r0
 800407c:	41f00000 	mvnsmi	r0, r0
 8004080:	42200000 	eormi	r0, r0, #0
 8004084:	42480000 	submi	r0, r8, #0

08004088 <_main_mainreaction_function_1>:
 8004088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800408a:	4604      	mov	r4, r0
 800408c:	f100 0524 	add.w	r5, r0, #36	@ 0x24
 8004090:	f500 67ba 	add.w	r7, r0, #1488	@ 0x5d0
 8004094:	f500 66b7 	add.w	r6, r0, #1464	@ 0x5b8
 8004098:	2301      	movs	r3, #1
 800409a:	f880 304c 	strb.w	r3, [r0, #76]	@ 0x4c
 800409e:	4628      	mov	r0, r5
 80040a0:	f007 fba2 	bl	800b7e8 <lf_set_present>
 80040a4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80040a6:	b123      	cbz	r3, 80040b2 <_main_mainreaction_function_1+0x2a>
 80040a8:	2201      	movs	r2, #1
 80040aa:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 80040ac:	4628      	mov	r0, r5
 80040ae:	f007 f9de 	bl	800b46e <_lf_initialize_token_with_value>
 80040b2:	2101      	movs	r1, #1
 80040b4:	4811      	ldr	r0, [pc, #68]	@ (80040fc <_main_mainreaction_function_1+0x74>)
 80040b6:	f7fe f807 	bl	80020c8 <HAL_GPIO_ReadPin>
 80040ba:	b178      	cbz	r0, 80040dc <_main_mainreaction_function_1+0x54>
 80040bc:	4810      	ldr	r0, [pc, #64]	@ (8004100 <_main_mainreaction_function_1+0x78>)
 80040be:	f009 fc39 	bl	800d934 <puts>
 80040c2:	4810      	ldr	r0, [pc, #64]	@ (8004104 <_main_mainreaction_function_1+0x7c>)
 80040c4:	f009 fc36 	bl	800d934 <puts>
 80040c8:	480f      	ldr	r0, [pc, #60]	@ (8004108 <_main_mainreaction_function_1+0x80>)
 80040ca:	f009 fc33 	bl	800d934 <puts>
 80040ce:	480f      	ldr	r0, [pc, #60]	@ (800410c <_main_mainreaction_function_1+0x84>)
 80040d0:	f009 fc30 	bl	800d934 <puts>
 80040d4:	61a7      	str	r7, [r4, #24]
 80040d6:	2301      	movs	r3, #1
 80040d8:	7723      	strb	r3, [r4, #28]
 80040da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040dc:	4808      	ldr	r0, [pc, #32]	@ (8004100 <_main_mainreaction_function_1+0x78>)
 80040de:	f009 fc29 	bl	800d934 <puts>
 80040e2:	4808      	ldr	r0, [pc, #32]	@ (8004104 <_main_mainreaction_function_1+0x7c>)
 80040e4:	f009 fc26 	bl	800d934 <puts>
 80040e8:	4809      	ldr	r0, [pc, #36]	@ (8004110 <_main_mainreaction_function_1+0x88>)
 80040ea:	f009 fc23 	bl	800d934 <puts>
 80040ee:	4807      	ldr	r0, [pc, #28]	@ (800410c <_main_mainreaction_function_1+0x84>)
 80040f0:	f009 fc20 	bl	800d934 <puts>
 80040f4:	61a6      	str	r6, [r4, #24]
 80040f6:	2301      	movs	r3, #1
 80040f8:	7723      	strb	r3, [r4, #28]
 80040fa:	e7ee      	b.n	80040da <_main_mainreaction_function_1+0x52>
 80040fc:	40020800 	andmi	r0, r2, r0, lsl #16
 8004100:	0800e144 	stmdaeq	r0, {r2, r6, r8, sp, lr, pc}
 8004104:	0800e0e4 	stmdaeq	r0, {r2, r5, r6, r7, sp, lr, pc}
 8004108:	0800e104 	stmdaeq	r0, {r2, r8, sp, lr, pc}
 800410c:	0800e124 	stmdaeq	r0, {r2, r5, r8, sp, lr, pc}
 8004110:	0800e148 	stmdaeq	r0, {r3, r6, r8, sp, lr, pc}

08004114 <_main_mainreaction_function_2>:
 8004114:	4b13      	ldr	r3, [pc, #76]	@ (8004164 <_main_mainreaction_function_2+0x50>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	b9e3      	cbnz	r3, 8004154 <_main_mainreaction_function_2+0x40>
 800411a:	4770      	bx	lr
 800411c:	4a12      	ldr	r2, [pc, #72]	@ (8004168 <_main_mainreaction_function_2+0x54>)
 800411e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8004122:	2100      	movs	r1, #0
 8004124:	6011      	str	r1, [r2, #0]
 8004126:	3301      	adds	r3, #1
 8004128:	2b06      	cmp	r3, #6
 800412a:	ddf7      	ble.n	800411c <_main_mainreaction_function_2+0x8>
 800412c:	2301      	movs	r3, #1
 800412e:	f885 3028 	strb.w	r3, [r5, #40]	@ 0x28
 8004132:	4628      	mov	r0, r5
 8004134:	f007 fb58 	bl	800b7e8 <lf_set_present>
 8004138:	68eb      	ldr	r3, [r5, #12]
 800413a:	b123      	cbz	r3, 8004146 <_main_mainreaction_function_2+0x32>
 800413c:	2201      	movs	r2, #1
 800413e:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8004140:	4628      	mov	r0, r5
 8004142:	f007 f994 	bl	800b46e <_lf_initialize_token_with_value>
 8004146:	61a6      	str	r6, [r4, #24]
 8004148:	2301      	movs	r3, #1
 800414a:	7723      	strb	r3, [r4, #28]
 800414c:	4807      	ldr	r0, [pc, #28]	@ (800416c <_main_mainreaction_function_2+0x58>)
 800414e:	f009 fbf1 	bl	800d934 <puts>
 8004152:	bd70      	pop	{r4, r5, r6, pc}
 8004154:	b570      	push	{r4, r5, r6, lr}
 8004156:	4604      	mov	r4, r0
 8004158:	f100 0524 	add.w	r5, r0, #36	@ 0x24
 800415c:	f500 66ba 	add.w	r6, r0, #1488	@ 0x5d0
 8004160:	2300      	movs	r3, #0
 8004162:	e7e1      	b.n	8004128 <_main_mainreaction_function_2+0x14>
 8004164:	20000bd8 	ldrdcs	r0, [r0], -r8
 8004168:	20000bf8 	strdcs	r0, [r0], -r8
 800416c:	0800e168 	stmdaeq	r0, {r3, r5, r6, r8, sp, lr, pc}

08004170 <_main_mainreaction_function_6>:
 8004170:	b510      	push	{r4, lr}
 8004172:	6a03      	ldr	r3, [r0, #32]
 8004174:	2b03      	cmp	r3, #3
 8004176:	d814      	bhi.n	80041a2 <_main_mainreaction_function_6+0x32>
 8004178:	e8df f003 	tbb	[pc, r3]
 800417c:	100d0a02 	andne	r0, sp, r2, lsl #20
 8004180:	2301      	movs	r3, #1
 8004182:	6203      	str	r3, [r0, #32]
 8004184:	6a01      	ldr	r1, [r0, #32]
 8004186:	4814      	ldr	r0, [pc, #80]	@ (80041d8 <_main_mainreaction_function_6+0x68>)
 8004188:	f009 fb6c 	bl	800d864 <iprintf>
 800418c:	2300      	movs	r3, #0
 800418e:	e012      	b.n	80041b6 <_main_mainreaction_function_6+0x46>
 8004190:	2302      	movs	r3, #2
 8004192:	6203      	str	r3, [r0, #32]
 8004194:	e7f6      	b.n	8004184 <_main_mainreaction_function_6+0x14>
 8004196:	2303      	movs	r3, #3
 8004198:	6203      	str	r3, [r0, #32]
 800419a:	e7f3      	b.n	8004184 <_main_mainreaction_function_6+0x14>
 800419c:	2304      	movs	r3, #4
 800419e:	6203      	str	r3, [r0, #32]
 80041a0:	e7f0      	b.n	8004184 <_main_mainreaction_function_6+0x14>
 80041a2:	2300      	movs	r3, #0
 80041a4:	6203      	str	r3, [r0, #32]
 80041a6:	e7ed      	b.n	8004184 <_main_mainreaction_function_6+0x14>
 80041a8:	4a0c      	ldr	r2, [pc, #48]	@ (80041dc <_main_mainreaction_function_6+0x6c>)
 80041aa:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80041ae:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80041b2:	6011      	str	r1, [r2, #0]
 80041b4:	3301      	adds	r3, #1
 80041b6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80041ba:	dbf5      	blt.n	80041a8 <_main_mainreaction_function_6+0x38>
 80041bc:	f7fd fb9c 	bl	80018f8 <HAL_GetTick>
 80041c0:	4604      	mov	r4, r0
 80041c2:	4806      	ldr	r0, [pc, #24]	@ (80041dc <_main_mainreaction_function_6+0x6c>)
 80041c4:	f7ff fd74 	bl	8003cb0 <run_test>
 80041c8:	f7fd fb96 	bl	80018f8 <HAL_GetTick>
 80041cc:	1b01      	subs	r1, r0, r4
 80041ce:	4804      	ldr	r0, [pc, #16]	@ (80041e0 <_main_mainreaction_function_6+0x70>)
 80041d0:	f009 fb48 	bl	800d864 <iprintf>
 80041d4:	bd10      	pop	{r4, pc}
 80041d6:	bf00      	nop
 80041d8:	0800e184 	stmdaeq	r0, {r2, r7, r8, sp, lr, pc}
 80041dc:	20000408 	andcs	r0, r0, r8, lsl #8
 80041e0:	0800e198 	stmdaeq	r0, {r3, r4, r7, r8, sp, lr, pc}
 80041e4:	00000000 	andeq	r0, r0, r0

080041e8 <new__main_main>:
 80041e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ea:	f44f 60bd 	mov.w	r0, #1512	@ 0x5e8
 80041ee:	f006 fa27 	bl	800a640 <lf_new_reactor>
 80041f2:	f06f 0401 	mvn.w	r4, #1
 80041f6:	6504      	str	r4, [r0, #80]	@ 0x50
 80041f8:	f8c0 4118 	str.w	r4, [r0, #280]	@ 0x118
 80041fc:	f500 7116 	add.w	r1, r0, #600	@ 0x258
 8004200:	4602      	mov	r2, r0
 8004202:	f842 1fb0 	str.w	r1, [r2, #176]!
 8004206:	6742      	str	r2, [r0, #116]	@ 0x74
 8004208:	ed9f 7b8f 	vldr	d7, [pc, #572]	@ 8004448 <new__main_main+0x260>
 800420c:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 8004210:	2200      	movs	r2, #0
 8004212:	f8c0 20a0 	str.w	r2, [r0, #160]	@ 0xa0
 8004216:	2101      	movs	r1, #1
 8004218:	6781      	str	r1, [r0, #120]	@ 0x78
 800421a:	f500 752e 	add.w	r5, r0, #696	@ 0x2b8
 800421e:	f8c0 5110 	str.w	r5, [r0, #272]	@ 0x110
 8004222:	f500 7588 	add.w	r5, r0, #272	@ 0x110
 8004226:	f8c0 50d4 	str.w	r5, [r0, #212]	@ 0xd4
 800422a:	ed80 7b3e 	vstr	d7, [r0, #248]	@ 0xf8
 800422e:	f8c0 2100 	str.w	r2, [r0, #256]	@ 0x100
 8004232:	f8c0 10d8 	str.w	r1, [r0, #216]	@ 0xd8
 8004236:	f8c0 4134 	str.w	r4, [r0, #308]	@ 0x134
 800423a:	f8c0 2140 	str.w	r2, [r0, #320]	@ 0x140
 800423e:	4c84      	ldr	r4, [pc, #528]	@ (8004450 <new__main_main+0x268>)
 8004240:	f8c0 4138 	str.w	r4, [r0, #312]	@ 0x138
 8004244:	f8c0 013c 	str.w	r0, [r0, #316]	@ 0x13c
 8004248:	f8c0 217c 	str.w	r2, [r0, #380]	@ 0x17c
 800424c:	f8c0 2180 	str.w	r2, [r0, #384]	@ 0x180
 8004250:	4c80      	ldr	r4, [pc, #512]	@ (8004454 <new__main_main+0x26c>)
 8004252:	f8c0 418c 	str.w	r4, [r0, #396]	@ 0x18c
 8004256:	f8c0 2190 	str.w	r2, [r0, #400]	@ 0x190
 800425a:	f8c0 11a0 	str.w	r1, [r0, #416]	@ 0x1a0
 800425e:	4d7e      	ldr	r5, [pc, #504]	@ (8004458 <new__main_main+0x270>)
 8004260:	f8c0 5198 	str.w	r5, [r0, #408]	@ 0x198
 8004264:	f8c0 019c 	str.w	r0, [r0, #412]	@ 0x19c
 8004268:	f8c0 21dc 	str.w	r2, [r0, #476]	@ 0x1dc
 800426c:	f8c0 21e0 	str.w	r2, [r0, #480]	@ 0x1e0
 8004270:	f8c0 41ec 	str.w	r4, [r0, #492]	@ 0x1ec
 8004274:	f500 66b4 	add.w	r6, r0, #1440	@ 0x5a0
 8004278:	f8c0 61f0 	str.w	r6, [r0, #496]	@ 0x1f0
 800427c:	2502      	movs	r5, #2
 800427e:	f8c0 5200 	str.w	r5, [r0, #512]	@ 0x200
 8004282:	4d76      	ldr	r5, [pc, #472]	@ (800445c <new__main_main+0x274>)
 8004284:	f8c0 51f8 	str.w	r5, [r0, #504]	@ 0x1f8
 8004288:	f8c0 01fc 	str.w	r0, [r0, #508]	@ 0x1fc
 800428c:	f8c0 223c 	str.w	r2, [r0, #572]	@ 0x23c
 8004290:	f8c0 2240 	str.w	r2, [r0, #576]	@ 0x240
 8004294:	f8c0 424c 	str.w	r4, [r0, #588]	@ 0x24c
 8004298:	f500 65b7 	add.w	r5, r0, #1464	@ 0x5b8
 800429c:	f8c0 5250 	str.w	r5, [r0, #592]	@ 0x250
 80042a0:	2703      	movs	r7, #3
 80042a2:	f8c0 7260 	str.w	r7, [r0, #608]	@ 0x260
 80042a6:	f8df c1c8 	ldr.w	ip, [pc, #456]	@ 8004470 <new__main_main+0x288>
 80042aa:	f8c0 c258 	str.w	ip, [r0, #600]	@ 0x258
 80042ae:	f8c0 025c 	str.w	r0, [r0, #604]	@ 0x25c
 80042b2:	f8c0 229c 	str.w	r2, [r0, #668]	@ 0x29c
 80042b6:	f8c0 22a0 	str.w	r2, [r0, #672]	@ 0x2a0
 80042ba:	f8c0 42ac 	str.w	r4, [r0, #684]	@ 0x2ac
 80042be:	f8c0 52b0 	str.w	r5, [r0, #688]	@ 0x2b0
 80042c2:	f04f 0c04 	mov.w	ip, #4
 80042c6:	f8c0 c2c0 	str.w	ip, [r0, #704]	@ 0x2c0
 80042ca:	f8df c1a8 	ldr.w	ip, [pc, #424]	@ 8004474 <new__main_main+0x28c>
 80042ce:	f8c0 c2b8 	str.w	ip, [r0, #696]	@ 0x2b8
 80042d2:	f8c0 02bc 	str.w	r0, [r0, #700]	@ 0x2bc
 80042d6:	f8c0 22fc 	str.w	r2, [r0, #764]	@ 0x2fc
 80042da:	f8c0 2300 	str.w	r2, [r0, #768]	@ 0x300
 80042de:	f8c0 430c 	str.w	r4, [r0, #780]	@ 0x30c
 80042e2:	f8c0 5310 	str.w	r5, [r0, #784]	@ 0x310
 80042e6:	f04f 0c05 	mov.w	ip, #5
 80042ea:	f8c0 c320 	str.w	ip, [r0, #800]	@ 0x320
 80042ee:	f8df c188 	ldr.w	ip, [pc, #392]	@ 8004478 <new__main_main+0x290>
 80042f2:	f8c0 c318 	str.w	ip, [r0, #792]	@ 0x318
 80042f6:	f8c0 031c 	str.w	r0, [r0, #796]	@ 0x31c
 80042fa:	f8c0 235c 	str.w	r2, [r0, #860]	@ 0x35c
 80042fe:	f8c0 2360 	str.w	r2, [r0, #864]	@ 0x360
 8004302:	f8c0 436c 	str.w	r4, [r0, #876]	@ 0x36c
 8004306:	f8c0 5370 	str.w	r5, [r0, #880]	@ 0x370
 800430a:	2506      	movs	r5, #6
 800430c:	f8c0 5380 	str.w	r5, [r0, #896]	@ 0x380
 8004310:	4d53      	ldr	r5, [pc, #332]	@ (8004460 <new__main_main+0x278>)
 8004312:	f8c0 5378 	str.w	r5, [r0, #888]	@ 0x378
 8004316:	f8c0 037c 	str.w	r0, [r0, #892]	@ 0x37c
 800431a:	f8c0 23bc 	str.w	r2, [r0, #956]	@ 0x3bc
 800431e:	f8c0 23c0 	str.w	r2, [r0, #960]	@ 0x3c0
 8004322:	f8c0 43cc 	str.w	r4, [r0, #972]	@ 0x3cc
 8004326:	f500 65ba 	add.w	r5, r0, #1488	@ 0x5d0
 800432a:	f8c0 53d0 	str.w	r5, [r0, #976]	@ 0x3d0
 800432e:	f04f 0c07 	mov.w	ip, #7
 8004332:	f8c0 c3e0 	str.w	ip, [r0, #992]	@ 0x3e0
 8004336:	f8df c144 	ldr.w	ip, [pc, #324]	@ 800447c <new__main_main+0x294>
 800433a:	f8c0 c3d8 	str.w	ip, [r0, #984]	@ 0x3d8
 800433e:	f8c0 03dc 	str.w	r0, [r0, #988]	@ 0x3dc
 8004342:	f8c0 241c 	str.w	r2, [r0, #1052]	@ 0x41c
 8004346:	f8c0 2420 	str.w	r2, [r0, #1056]	@ 0x420
 800434a:	f8c0 442c 	str.w	r4, [r0, #1068]	@ 0x42c
 800434e:	f8c0 5430 	str.w	r5, [r0, #1072]	@ 0x430
 8004352:	f500 648e 	add.w	r4, r0, #1136	@ 0x470
 8004356:	ed84 7b00 	vstr	d7, [r4]
 800435a:	f8c0 2478 	str.w	r2, [r0, #1144]	@ 0x478
 800435e:	f500 74cc 	add.w	r4, r0, #408	@ 0x198
 8004362:	f8c0 4488 	str.w	r4, [r0, #1160]	@ 0x488
 8004366:	f500 7446 	add.w	r4, r0, #792	@ 0x318
 800436a:	f8c0 448c 	str.w	r4, [r0, #1164]	@ 0x48c
 800436e:	f500 7476 	add.w	r4, r0, #984	@ 0x3d8
 8004372:	f8c0 4490 	str.w	r4, [r0, #1168]	@ 0x490
 8004376:	f500 6491 	add.w	r4, r0, #1160	@ 0x488
 800437a:	f8c0 444c 	str.w	r4, [r0, #1100]	@ 0x44c
 800437e:	f8c0 7450 	str.w	r7, [r0, #1104]	@ 0x450
 8004382:	f880 1454 	strb.w	r1, [r0, #1108]	@ 0x454
 8004386:	f500 649a 	add.w	r4, r0, #1232	@ 0x4d0
 800438a:	ed84 7b00 	vstr	d7, [r4]
 800438e:	f8c0 24d8 	str.w	r2, [r0, #1240]	@ 0x4d8
 8004392:	f500 745e 	add.w	r4, r0, #888	@ 0x378
 8004396:	f8c0 44e8 	str.w	r4, [r0, #1256]	@ 0x4e8
 800439a:	f500 649d 	add.w	r4, r0, #1256	@ 0x4e8
 800439e:	f8c0 44ac 	str.w	r4, [r0, #1196]	@ 0x4ac
 80043a2:	f8c0 14b0 	str.w	r1, [r0, #1200]	@ 0x4b0
 80043a6:	f880 14b4 	strb.w	r1, [r0, #1204]	@ 0x4b4
 80043aa:	f500 64a6 	add.w	r4, r0, #1328	@ 0x530
 80043ae:	ed04 7b02 	vstr	d7, [r4, #-8]
 80043b2:	f8c0 2530 	str.w	r2, [r0, #1328]	@ 0x530
 80043b6:	f500 74fc 	add.w	r4, r0, #504	@ 0x1f8
 80043ba:	f8c0 4540 	str.w	r4, [r0, #1344]	@ 0x540
 80043be:	f500 64a8 	add.w	r4, r0, #1344	@ 0x540
 80043c2:	f8c0 4504 	str.w	r4, [r0, #1284]	@ 0x504
 80043c6:	f8c0 1508 	str.w	r1, [r0, #1288]	@ 0x508
 80043ca:	f880 150c 	strb.w	r1, [r0, #1292]	@ 0x50c
 80043ce:	f500 749c 	add.w	r4, r0, #312	@ 0x138
 80043d2:	f8c0 4598 	str.w	r4, [r0, #1432]	@ 0x598
 80043d6:	f500 64b0 	add.w	r4, r0, #1408	@ 0x580
 80043da:	ed84 7b00 	vstr	d7, [r4]
 80043de:	f8c0 2588 	str.w	r2, [r0, #1416]	@ 0x588
 80043e2:	f500 64b3 	add.w	r4, r0, #1432	@ 0x598
 80043e6:	f8c0 455c 	str.w	r4, [r0, #1372]	@ 0x55c
 80043ea:	f8c0 1560 	str.w	r1, [r0, #1376]	@ 0x560
 80043ee:	f880 2564 	strb.w	r2, [r0, #1380]	@ 0x564
 80043f2:	f100 010c 	add.w	r1, r0, #12
 80043f6:	f8c0 15a0 	str.w	r1, [r0, #1440]	@ 0x5a0
 80043fa:	4c1a      	ldr	r4, [pc, #104]	@ (8004464 <new__main_main+0x27c>)
 80043fc:	f8c0 45a4 	str.w	r4, [r0, #1444]	@ 0x5a4
 8004400:	f500 67b6 	add.w	r7, r0, #1456	@ 0x5b0
 8004404:	2400      	movs	r4, #0
 8004406:	2500      	movs	r5, #0
 8004408:	e947 4502 	strd	r4, r5, [r7, #-8]
 800440c:	f880 25b0 	strb.w	r2, [r0, #1456]	@ 0x5b0
 8004410:	f8c0 15b8 	str.w	r1, [r0, #1464]	@ 0x5b8
 8004414:	4f14      	ldr	r7, [pc, #80]	@ (8004468 <new__main_main+0x280>)
 8004416:	f8c0 75bc 	str.w	r7, [r0, #1468]	@ 0x5bc
 800441a:	f500 67b8 	add.w	r7, r0, #1472	@ 0x5c0
 800441e:	e9c7 4500 	strd	r4, r5, [r7]
 8004422:	f880 25c8 	strb.w	r2, [r0, #1480]	@ 0x5c8
 8004426:	f8c0 15d0 	str.w	r1, [r0, #1488]	@ 0x5d0
 800442a:	4910      	ldr	r1, [pc, #64]	@ (800446c <new__main_main+0x284>)
 800442c:	f8c0 15d4 	str.w	r1, [r0, #1492]	@ 0x5d4
 8004430:	f500 61bc 	add.w	r1, r0, #1504	@ 0x5e0
 8004434:	e941 4502 	strd	r4, r5, [r1, #-8]
 8004438:	f880 25e0 	strb.w	r2, [r0, #1504]	@ 0x5e0
 800443c:	60c2      	str	r2, [r0, #12]
 800443e:	6106      	str	r6, [r0, #16]
 8004440:	6146      	str	r6, [r0, #20]
 8004442:	6182      	str	r2, [r0, #24]
 8004444:	7702      	strb	r2, [r0, #28]
 8004446:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004448:	00000000 	andeq	r0, r0, r0
 800444c:	80000000 	andhi	r0, r0, r0
 8004450:	08003e59 	stmdaeq	r0, {r0, r3, r4, r6, r9, sl, fp, ip, sp}
 8004454:	0800e1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, lr, pc}
 8004458:	08004089 	stmdaeq	r0, {r0, r3, r7, lr}
 800445c:	08004115 	stmdaeq	r0, {r0, r2, r4, r8, lr}
 8004460:	08004171 	stmdaeq	r0, {r0, r4, r5, r6, r8, lr}
 8004464:	0800e1b0 	stmdaeq	r0, {r4, r5, r7, r8, sp, lr, pc}
 8004468:	0800e1b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sp, lr, pc}
 800446c:	0800e1c0 	stmdaeq	r0, {r6, r7, r8, sp, lr, pc}
 8004470:	08003ce1 	stmdaeq	r0, {r0, r5, r6, r7, sl, fp, ip, sp}
 8004474:	08003cf1 	stmdaeq	r0, {r0, r4, r5, r6, r7, sl, fp, ip, sp}
 8004478:	08003e6d 	stmdaeq	r0, {r0, r2, r3, r5, r6, r9, sl, fp, ip, sp}
 800447c:	08003ee5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp}

08004480 <_qdecreaction_function_1>:
 8004480:	b510      	push	{r4, lr}
 8004482:	4c07      	ldr	r4, [pc, #28]	@ (80044a0 <_qdecreaction_function_1+0x20>)
 8004484:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004488:	2201      	movs	r2, #1
 800448a:	4906      	ldr	r1, [pc, #24]	@ (80044a4 <_qdecreaction_function_1+0x24>)
 800448c:	4620      	mov	r0, r4
 800448e:	f7fe feb4 	bl	80031fa <HAL_UART_Transmit>
 8004492:	2262      	movs	r2, #98	@ 0x62
 8004494:	4904      	ldr	r1, [pc, #16]	@ (80044a8 <_qdecreaction_function_1+0x28>)
 8004496:	4620      	mov	r0, r4
 8004498:	f7ff fa94 	bl	80039c4 <HAL_UART_Receive_DMA>
 800449c:	bd10      	pop	{r4, pc}
 800449e:	bf00      	nop
 80044a0:	20000eb4 			@ <UNDEFINED> instruction: 0x20000eb4
 80044a4:	20000078 	andcs	r0, r0, r8, ror r0
 80044a8:	20000d28 	andcs	r0, r0, r8, lsr #26

080044ac <MX_DMA_Init>:
 80044ac:	b510      	push	{r4, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	2400      	movs	r4, #0
 80044b2:	9401      	str	r4, [sp, #4]
 80044b4:	4b0d      	ldr	r3, [pc, #52]	@ (80044ec <MX_DMA_Init+0x40>)
 80044b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044b8:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 80044bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80044be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044c4:	9301      	str	r3, [sp, #4]
 80044c6:	9b01      	ldr	r3, [sp, #4]
 80044c8:	4622      	mov	r2, r4
 80044ca:	4621      	mov	r1, r4
 80044cc:	200c      	movs	r0, #12
 80044ce:	f7fd fa81 	bl	80019d4 <HAL_NVIC_SetPriority>
 80044d2:	200c      	movs	r0, #12
 80044d4:	f7fd fa8e 	bl	80019f4 <HAL_NVIC_EnableIRQ>
 80044d8:	4622      	mov	r2, r4
 80044da:	4621      	mov	r1, r4
 80044dc:	200e      	movs	r0, #14
 80044de:	f7fd fa79 	bl	80019d4 <HAL_NVIC_SetPriority>
 80044e2:	200e      	movs	r0, #14
 80044e4:	f7fd fa86 	bl	80019f4 <HAL_NVIC_EnableIRQ>
 80044e8:	b002      	add	sp, #8
 80044ea:	bd10      	pop	{r4, pc}
 80044ec:	40023800 	andmi	r3, r2, r0, lsl #16

080044f0 <MX_UART3_Init>:
 80044f0:	b508      	push	{r3, lr}
 80044f2:	4808      	ldr	r0, [pc, #32]	@ (8004514 <MX_UART3_Init+0x24>)
 80044f4:	4b08      	ldr	r3, [pc, #32]	@ (8004518 <MX_UART3_Init+0x28>)
 80044f6:	6003      	str	r3, [r0, #0]
 80044f8:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
 80044fc:	6043      	str	r3, [r0, #4]
 80044fe:	2300      	movs	r3, #0
 8004500:	6083      	str	r3, [r0, #8]
 8004502:	60c3      	str	r3, [r0, #12]
 8004504:	6103      	str	r3, [r0, #16]
 8004506:	220c      	movs	r2, #12
 8004508:	6142      	str	r2, [r0, #20]
 800450a:	6183      	str	r3, [r0, #24]
 800450c:	61c3      	str	r3, [r0, #28]
 800450e:	f7fe fe44 	bl	800319a <HAL_UART_Init>
 8004512:	bd08      	pop	{r3, pc}
 8004514:	20000eb4 			@ <UNDEFINED> instruction: 0x20000eb4
 8004518:	40004800 	andmi	r4, r0, r0, lsl #16

0800451c <MX_GPIO_Init>:
 800451c:	b530      	push	{r4, r5, lr}
 800451e:	b087      	sub	sp, #28
 8004520:	2400      	movs	r4, #0
 8004522:	9401      	str	r4, [sp, #4]
 8004524:	9402      	str	r4, [sp, #8]
 8004526:	9403      	str	r4, [sp, #12]
 8004528:	9404      	str	r4, [sp, #16]
 800452a:	9405      	str	r4, [sp, #20]
 800452c:	9400      	str	r4, [sp, #0]
 800452e:	4b13      	ldr	r3, [pc, #76]	@ (800457c <MX_GPIO_Init+0x60>)
 8004530:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004532:	f042 0202 	orr.w	r2, r2, #2
 8004536:	631a      	str	r2, [r3, #48]	@ 0x30
 8004538:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	9b00      	ldr	r3, [sp, #0]
 8004542:	4d0f      	ldr	r5, [pc, #60]	@ (8004580 <MX_GPIO_Init+0x64>)
 8004544:	4622      	mov	r2, r4
 8004546:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800454a:	4628      	mov	r0, r5
 800454c:	f7fd fdc3 	bl	80020d6 <HAL_GPIO_WritePin>
 8004550:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004554:	9301      	str	r3, [sp, #4]
 8004556:	2301      	movs	r3, #1
 8004558:	9302      	str	r3, [sp, #8]
 800455a:	9403      	str	r4, [sp, #12]
 800455c:	9404      	str	r4, [sp, #16]
 800455e:	a901      	add	r1, sp, #4
 8004560:	4628      	mov	r0, r5
 8004562:	f7fd fcc1 	bl	8001ee8 <HAL_GPIO_Init>
 8004566:	2304      	movs	r3, #4
 8004568:	9301      	str	r3, [sp, #4]
 800456a:	9402      	str	r4, [sp, #8]
 800456c:	9403      	str	r4, [sp, #12]
 800456e:	eb0d 0103 	add.w	r1, sp, r3
 8004572:	4804      	ldr	r0, [pc, #16]	@ (8004584 <MX_GPIO_Init+0x68>)
 8004574:	f7fd fcb8 	bl	8001ee8 <HAL_GPIO_Init>
 8004578:	b007      	add	sp, #28
 800457a:	bd30      	pop	{r4, r5, pc}
 800457c:	40023800 	andmi	r3, r2, r0, lsl #16
 8004580:	40020000 	andmi	r0, r2, r0
 8004584:	40020800 	andmi	r0, r2, r0, lsl #16

08004588 <_qdecreaction_function_0>:
 8004588:	b510      	push	{r4, lr}
 800458a:	f7ff ff8f 	bl	80044ac <MX_DMA_Init>
 800458e:	f7ff ffaf 	bl	80044f0 <MX_UART3_Init>
 8004592:	f7ff ffc3 	bl	800451c <MX_GPIO_Init>
 8004596:	4c0e      	ldr	r4, [pc, #56]	@ (80045d0 <_qdecreaction_function_0+0x48>)
 8004598:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800459c:	2201      	movs	r2, #1
 800459e:	490d      	ldr	r1, [pc, #52]	@ (80045d4 <_qdecreaction_function_0+0x4c>)
 80045a0:	4620      	mov	r0, r4
 80045a2:	f7fe fe2a 	bl	80031fa <HAL_UART_Transmit>
 80045a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80045aa:	2201      	movs	r2, #1
 80045ac:	490a      	ldr	r1, [pc, #40]	@ (80045d8 <_qdecreaction_function_0+0x50>)
 80045ae:	4620      	mov	r0, r4
 80045b0:	f7fe fe23 	bl	80031fa <HAL_UART_Transmit>
 80045b4:	2262      	movs	r2, #98	@ 0x62
 80045b6:	4909      	ldr	r1, [pc, #36]	@ (80045dc <_qdecreaction_function_0+0x54>)
 80045b8:	4620      	mov	r0, r4
 80045ba:	f7ff fa03 	bl	80039c4 <HAL_UART_Receive_DMA>
 80045be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80045c2:	2202      	movs	r2, #2
 80045c4:	4906      	ldr	r1, [pc, #24]	@ (80045e0 <_qdecreaction_function_0+0x58>)
 80045c6:	4620      	mov	r0, r4
 80045c8:	f7fe fe17 	bl	80031fa <HAL_UART_Transmit>
 80045cc:	bd10      	pop	{r4, pc}
 80045ce:	bf00      	nop
 80045d0:	20000eb4 			@ <UNDEFINED> instruction: 0x20000eb4
 80045d4:	20000078 	andcs	r0, r0, r8, ror r0
 80045d8:	20000070 	andcs	r0, r0, r0, ror r0
 80045dc:	20000d28 	andcs	r0, r0, r8, lsr #26
 80045e0:	2000006c 	andcs	r0, r0, ip, rrx

080045e4 <_qdecreaction_function_2>:
 80045e4:	b570      	push	{r4, r5, r6, lr}
 80045e6:	6e44      	ldr	r4, [r0, #100]	@ 0x64
 80045e8:	6f05      	ldr	r5, [r0, #112]	@ 0x70
 80045ea:	f7fd f985 	bl	80018f8 <HAL_GetTick>
 80045ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80045f2:	2202      	movs	r2, #2
 80045f4:	4945      	ldr	r1, [pc, #276]	@ (800470c <_qdecreaction_function_2+0x128>)
 80045f6:	4846      	ldr	r0, [pc, #280]	@ (8004710 <_qdecreaction_function_2+0x12c>)
 80045f8:	f7fe fdff 	bl	80031fa <HAL_UART_Transmit>
 80045fc:	2100      	movs	r1, #0
 80045fe:	e013      	b.n	8004628 <_qdecreaction_function_2+0x44>
 8004600:	ebc1 02c1 	rsb	r2, r1, r1, lsl #3
 8004604:	4843      	ldr	r0, [pc, #268]	@ (8004714 <_qdecreaction_function_2+0x130>)
 8004606:	5c83      	ldrb	r3, [r0, r2]
 8004608:	1c56      	adds	r6, r2, #1
 800460a:	5d86      	ldrb	r6, [r0, r6]
 800460c:	eb03 2306 	add.w	r3, r3, r6, lsl #8
 8004610:	1c96      	adds	r6, r2, #2
 8004612:	5d86      	ldrb	r6, [r0, r6]
 8004614:	eb03 4306 	add.w	r3, r3, r6, lsl #16
 8004618:	3203      	adds	r2, #3
 800461a:	5c82      	ldrb	r2, [r0, r2]
 800461c:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 8004620:	4a3d      	ldr	r2, [pc, #244]	@ (8004718 <_qdecreaction_function_2+0x134>)
 8004622:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8004626:	3101      	adds	r1, #1
 8004628:	290d      	cmp	r1, #13
 800462a:	dde9      	ble.n	8004600 <_qdecreaction_function_2+0x1c>
 800462c:	2600      	movs	r6, #0
 800462e:	e000      	b.n	8004632 <_qdecreaction_function_2+0x4e>
 8004630:	3601      	adds	r6, #1
 8004632:	2e06      	cmp	r6, #6
 8004634:	dc2e      	bgt.n	8004694 <_qdecreaction_function_2+0xb0>
 8004636:	4b39      	ldr	r3, [pc, #228]	@ (800471c <_qdecreaction_function_2+0x138>)
 8004638:	edd3 7a00 	vldr	s15, [r3]
 800463c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004640:	4b35      	ldr	r3, [pc, #212]	@ (8004718 <_qdecreaction_function_2+0x134>)
 8004642:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8004646:	ed93 7a00 	vldr	s14, [r3]
 800464a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800464e:	4b34      	ldr	r3, [pc, #208]	@ (8004720 <_qdecreaction_function_2+0x13c>)
 8004650:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
 8004654:	ed93 6a03 	vldr	s12, [r3, #12]
 8004658:	eec7 6a06 	vdiv.f32	s13, s14, s12
 800465c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004660:	ed93 6a04 	vldr	s12, [r3, #16]
 8004664:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8004724 <_qdecreaction_function_2+0x140>
 8004668:	ee86 7a26 	vdiv.f32	s14, s12, s13
 800466c:	f855 3026 	ldr.w	r3, [r5, r6, lsl #2]
 8004670:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004674:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 8004678:	f855 0026 	ldr.w	r0, [r5, r6, lsl #2]
 800467c:	f007 f8b4 	bl	800b7e8 <lf_set_present>
 8004680:	f855 0026 	ldr.w	r0, [r5, r6, lsl #2]
 8004684:	68c3      	ldr	r3, [r0, #12]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d0d2      	beq.n	8004630 <_qdecreaction_function_2+0x4c>
 800468a:	2201      	movs	r2, #1
 800468c:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800468e:	f006 feee 	bl	800b46e <_lf_initialize_token_with_value>
 8004692:	e7cd      	b.n	8004630 <_qdecreaction_function_2+0x4c>
 8004694:	2507      	movs	r5, #7
 8004696:	e000      	b.n	800469a <_qdecreaction_function_2+0xb6>
 8004698:	3501      	adds	r5, #1
 800469a:	2d0d      	cmp	r5, #13
 800469c:	dc2a      	bgt.n	80046f4 <_qdecreaction_function_2+0x110>
 800469e:	4b1f      	ldr	r3, [pc, #124]	@ (800471c <_qdecreaction_function_2+0x138>)
 80046a0:	edd3 7a00 	vldr	s15, [r3]
 80046a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80046a8:	4b1b      	ldr	r3, [pc, #108]	@ (8004718 <_qdecreaction_function_2+0x134>)
 80046aa:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 80046ae:	ed93 7a00 	vldr	s14, [r3]
 80046b2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80046b6:	1feb      	subs	r3, r5, #7
 80046b8:	4a19      	ldr	r2, [pc, #100]	@ (8004720 <_qdecreaction_function_2+0x13c>)
 80046ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046be:	ed93 6a02 	vldr	s12, [r3, #8]
 80046c2:	eec7 6a06 	vdiv.f32	s13, s14, s12
 80046c6:	f105 4680 	add.w	r6, r5, #1073741824	@ 0x40000000
 80046ca:	3e07      	subs	r6, #7
 80046cc:	f854 3026 	ldr.w	r3, [r4, r6, lsl #2]
 80046d0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80046d4:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
 80046d8:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80046dc:	f007 f884 	bl	800b7e8 <lf_set_present>
 80046e0:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80046e4:	68c3      	ldr	r3, [r0, #12]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d0d6      	beq.n	8004698 <_qdecreaction_function_2+0xb4>
 80046ea:	2201      	movs	r2, #1
 80046ec:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80046ee:	f006 febe 	bl	800b46e <_lf_initialize_token_with_value>
 80046f2:	e7d1      	b.n	8004698 <_qdecreaction_function_2+0xb4>
 80046f4:	f7fd f900 	bl	80018f8 <HAL_GetTick>
 80046f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004728 <_qdecreaction_function_2+0x144>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2b31      	cmp	r3, #49	@ 0x31
 80046fe:	dc03      	bgt.n	8004708 <_qdecreaction_function_2+0x124>
 8004700:	3301      	adds	r3, #1
 8004702:	4a09      	ldr	r2, [pc, #36]	@ (8004728 <_qdecreaction_function_2+0x144>)
 8004704:	6013      	str	r3, [r2, #0]
 8004706:	bd70      	pop	{r4, r5, r6, pc}
 8004708:	2300      	movs	r3, #0
 800470a:	e7fa      	b.n	8004702 <_qdecreaction_function_2+0x11e>
 800470c:	2000006c 	andcs	r0, r0, ip, rrx
 8004710:	20000eb4 			@ <UNDEFINED> instruction: 0x20000eb4
 8004714:	20000d28 	andcs	r0, r0, r8, lsr #26
 8004718:	20000cf0 	strdcs	r0, [r0], -r0	@ <UNPREDICTABLE>
 800471c:	20000068 	andcs	r0, r0, r8, rrx
 8004720:	0800ebac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
 8004724:	42c80000 	sbcmi	r0, r8, #0
 8004728:	20000df0 	strdcs	r0, [r0], -r0	@ <UNPREDICTABLE>

0800472c <_qdecreaction_function_3>:
 800472c:	b500      	push	{lr}
 800472e:	b083      	sub	sp, #12
 8004730:	2104      	movs	r1, #4
 8004732:	4818      	ldr	r0, [pc, #96]	@ (8004794 <_qdecreaction_function_3+0x68>)
 8004734:	f7fd fcc8 	bl	80020c8 <HAL_GPIO_ReadPin>
 8004738:	9001      	str	r0, [sp, #4]
 800473a:	9a01      	ldr	r2, [sp, #4]
 800473c:	b2d2      	uxtb	r2, r2
 800473e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004742:	4815      	ldr	r0, [pc, #84]	@ (8004798 <_qdecreaction_function_3+0x6c>)
 8004744:	f7fd fcc7 	bl	80020d6 <HAL_GPIO_WritePin>
 8004748:	9b01      	ldr	r3, [sp, #4]
 800474a:	b113      	cbz	r3, 8004752 <_qdecreaction_function_3+0x26>
 800474c:	4b13      	ldr	r3, [pc, #76]	@ (800479c <_qdecreaction_function_3+0x70>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	b153      	cbz	r3, 8004768 <_qdecreaction_function_3+0x3c>
 8004752:	9b01      	ldr	r3, [sp, #4]
 8004754:	b913      	cbnz	r3, 800475c <_qdecreaction_function_3+0x30>
 8004756:	4b11      	ldr	r3, [pc, #68]	@ (800479c <_qdecreaction_function_3+0x70>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	b983      	cbnz	r3, 800477e <_qdecreaction_function_3+0x52>
 800475c:	9a01      	ldr	r2, [sp, #4]
 800475e:	4b0f      	ldr	r3, [pc, #60]	@ (800479c <_qdecreaction_function_3+0x70>)
 8004760:	601a      	str	r2, [r3, #0]
 8004762:	b003      	add	sp, #12
 8004764:	f85d fb04 	ldr.w	pc, [sp], #4
 8004768:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800476c:	2201      	movs	r2, #1
 800476e:	490c      	ldr	r1, [pc, #48]	@ (80047a0 <_qdecreaction_function_3+0x74>)
 8004770:	480c      	ldr	r0, [pc, #48]	@ (80047a4 <_qdecreaction_function_3+0x78>)
 8004772:	f7fe fd42 	bl	80031fa <HAL_UART_Transmit>
 8004776:	480c      	ldr	r0, [pc, #48]	@ (80047a8 <_qdecreaction_function_3+0x7c>)
 8004778:	f009 f8dc 	bl	800d934 <puts>
 800477c:	e7ee      	b.n	800475c <_qdecreaction_function_3+0x30>
 800477e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004782:	2201      	movs	r2, #1
 8004784:	4909      	ldr	r1, [pc, #36]	@ (80047ac <_qdecreaction_function_3+0x80>)
 8004786:	4807      	ldr	r0, [pc, #28]	@ (80047a4 <_qdecreaction_function_3+0x78>)
 8004788:	f7fe fd37 	bl	80031fa <HAL_UART_Transmit>
 800478c:	4808      	ldr	r0, [pc, #32]	@ (80047b0 <_qdecreaction_function_3+0x84>)
 800478e:	f009 f8d1 	bl	800d934 <puts>
 8004792:	e7e3      	b.n	800475c <_qdecreaction_function_3+0x30>
 8004794:	40020800 	andmi	r0, r2, r0, lsl #16
 8004798:	40020000 	andmi	r0, r2, r0
 800479c:	20000cec 	andcs	r0, r0, ip, ror #25
 80047a0:	20000074 	andcs	r0, r0, r4, ror r0
 80047a4:	20000eb4 			@ <UNDEFINED> instruction: 0x20000eb4
 80047a8:	0800e1c4 	stmdaeq	r0, {r2, r6, r7, r8, sp, lr, pc}
 80047ac:	20000070 	andcs	r0, r0, r0, ror r0
 80047b0:	0800e1d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, sp, lr, pc}

080047b4 <HAL_UART_RxCpltCallback>:
 80047b4:	b508      	push	{r3, lr}
 80047b6:	2262      	movs	r2, #98	@ 0x62
 80047b8:	4902      	ldr	r1, [pc, #8]	@ (80047c4 <HAL_UART_RxCpltCallback+0x10>)
 80047ba:	4803      	ldr	r0, [pc, #12]	@ (80047c8 <HAL_UART_RxCpltCallback+0x14>)
 80047bc:	f7ff f902 	bl	80039c4 <HAL_UART_Receive_DMA>
 80047c0:	bd08      	pop	{r3, pc}
 80047c2:	bf00      	nop
 80047c4:	20000d28 	andcs	r0, r0, r8, lsr #26
 80047c8:	20000eb4 			@ <UNDEFINED> instruction: 0x20000eb4
 80047cc:	00000000 	andeq	r0, r0, r0

080047d0 <new__qdec>:
 80047d0:	b538      	push	{r3, r4, r5, lr}
 80047d2:	f44f 7056 	mov.w	r0, #856	@ 0x358
 80047d6:	f005 ff33 	bl	800a640 <lf_new_reactor>
 80047da:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 80047de:	6282      	str	r2, [r0, #40]	@ 0x28
 80047e0:	6540      	str	r0, [r0, #84]	@ 0x54
 80047e2:	2200      	movs	r2, #0
 80047e4:	f8c0 2080 	str.w	r2, [r0, #128]	@ 0x80
 80047e8:	4941      	ldr	r1, [pc, #260]	@ (80048f0 <new__qdec+0x120>)
 80047ea:	6781      	str	r1, [r0, #120]	@ 0x78
 80047ec:	67c0      	str	r0, [r0, #124]	@ 0x7c
 80047ee:	f8c0 20bc 	str.w	r2, [r0, #188]	@ 0xbc
 80047f2:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 80047f6:	4c3f      	ldr	r4, [pc, #252]	@ (80048f4 <new__qdec+0x124>)
 80047f8:	f8c0 40cc 	str.w	r4, [r0, #204]	@ 0xcc
 80047fc:	f8c0 20d0 	str.w	r2, [r0, #208]	@ 0xd0
 8004800:	2101      	movs	r1, #1
 8004802:	f8c0 10e0 	str.w	r1, [r0, #224]	@ 0xe0
 8004806:	4d3c      	ldr	r5, [pc, #240]	@ (80048f8 <new__qdec+0x128>)
 8004808:	f8c0 50d8 	str.w	r5, [r0, #216]	@ 0xd8
 800480c:	f8c0 00dc 	str.w	r0, [r0, #220]	@ 0xdc
 8004810:	f8c0 211c 	str.w	r2, [r0, #284]	@ 0x11c
 8004814:	f8c0 2120 	str.w	r2, [r0, #288]	@ 0x120
 8004818:	f8c0 412c 	str.w	r4, [r0, #300]	@ 0x12c
 800481c:	f8c0 2130 	str.w	r2, [r0, #304]	@ 0x130
 8004820:	2502      	movs	r5, #2
 8004822:	f8c0 5140 	str.w	r5, [r0, #320]	@ 0x140
 8004826:	4d35      	ldr	r5, [pc, #212]	@ (80048fc <new__qdec+0x12c>)
 8004828:	f8c0 5138 	str.w	r5, [r0, #312]	@ 0x138
 800482c:	f8c0 013c 	str.w	r0, [r0, #316]	@ 0x13c
 8004830:	f8c0 217c 	str.w	r2, [r0, #380]	@ 0x17c
 8004834:	f8c0 2180 	str.w	r2, [r0, #384]	@ 0x180
 8004838:	f8c0 418c 	str.w	r4, [r0, #396]	@ 0x18c
 800483c:	f8c0 2190 	str.w	r2, [r0, #400]	@ 0x190
 8004840:	2503      	movs	r5, #3
 8004842:	f8c0 51a0 	str.w	r5, [r0, #416]	@ 0x1a0
 8004846:	4d2e      	ldr	r5, [pc, #184]	@ (8004900 <new__qdec+0x130>)
 8004848:	f8c0 5198 	str.w	r5, [r0, #408]	@ 0x198
 800484c:	f8c0 019c 	str.w	r0, [r0, #412]	@ 0x19c
 8004850:	f8c0 21dc 	str.w	r2, [r0, #476]	@ 0x1dc
 8004854:	f8c0 21e0 	str.w	r2, [r0, #480]	@ 0x1e0
 8004858:	f8c0 41ec 	str.w	r4, [r0, #492]	@ 0x1ec
 800485c:	f8c0 21f0 	str.w	r2, [r0, #496]	@ 0x1f0
 8004860:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80048e8 <new__qdec+0x118>
 8004864:	ed80 7b8c 	vstr	d7, [r0, #560]	@ 0x230
 8004868:	f8c0 2238 	str.w	r2, [r0, #568]	@ 0x238
 800486c:	f500 749c 	add.w	r4, r0, #312	@ 0x138
 8004870:	f8c0 4248 	str.w	r4, [r0, #584]	@ 0x248
 8004874:	f500 7412 	add.w	r4, r0, #584	@ 0x248
 8004878:	f8c0 420c 	str.w	r4, [r0, #524]	@ 0x20c
 800487c:	f8c0 1210 	str.w	r1, [r0, #528]	@ 0x210
 8004880:	f880 1214 	strb.w	r1, [r0, #532]	@ 0x214
 8004884:	ed80 7ba2 	vstr	d7, [r0, #648]	@ 0x288
 8004888:	f8c0 2290 	str.w	r2, [r0, #656]	@ 0x290
 800488c:	f500 74cc 	add.w	r4, r0, #408	@ 0x198
 8004890:	f8c0 42a0 	str.w	r4, [r0, #672]	@ 0x2a0
 8004894:	f500 7428 	add.w	r4, r0, #672	@ 0x2a0
 8004898:	f8c0 4264 	str.w	r4, [r0, #612]	@ 0x264
 800489c:	f8c0 1268 	str.w	r1, [r0, #616]	@ 0x268
 80048a0:	f880 126c 	strb.w	r1, [r0, #620]	@ 0x26c
 80048a4:	f100 0478 	add.w	r4, r0, #120	@ 0x78
 80048a8:	f8c0 42f8 	str.w	r4, [r0, #760]	@ 0x2f8
 80048ac:	ed80 7bb8 	vstr	d7, [r0, #736]	@ 0x2e0
 80048b0:	f8c0 22e8 	str.w	r2, [r0, #744]	@ 0x2e8
 80048b4:	f500 743e 	add.w	r4, r0, #760	@ 0x2f8
 80048b8:	f8c0 42bc 	str.w	r4, [r0, #700]	@ 0x2bc
 80048bc:	f8c0 12c0 	str.w	r1, [r0, #704]	@ 0x2c0
 80048c0:	f880 22c4 	strb.w	r2, [r0, #708]	@ 0x2c4
 80048c4:	ed80 7bce 	vstr	d7, [r0, #824]	@ 0x338
 80048c8:	f8c0 2340 	str.w	r2, [r0, #832]	@ 0x340
 80048cc:	f100 02d8 	add.w	r2, r0, #216	@ 0xd8
 80048d0:	f8c0 2350 	str.w	r2, [r0, #848]	@ 0x350
 80048d4:	f500 7254 	add.w	r2, r0, #848	@ 0x350
 80048d8:	f8c0 2314 	str.w	r2, [r0, #788]	@ 0x314
 80048dc:	f8c0 1318 	str.w	r1, [r0, #792]	@ 0x318
 80048e0:	f8c0 1300 	str.w	r1, [r0, #768]	@ 0x300
 80048e4:	bd38      	pop	{r3, r4, r5, pc}
 80048e6:	bf00      	nop
 80048e8:	00000000 	andeq	r0, r0, r0
 80048ec:	80000000 	andhi	r0, r0, r0
 80048f0:	08004589 	stmdaeq	r0, {r0, r3, r7, r8, sl, lr}
 80048f4:	0800e1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, lr, pc}
 80048f8:	08004481 	stmdaeq	r0, {r0, r7, sl, lr}
 80048fc:	080045e5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r8, sl, lr}
 8004900:	0800472d 	stmdaeq	r0, {r0, r2, r3, r5, r8, r9, sl, lr}

08004904 <min>:
 8004904:	4288      	cmp	r0, r1
 8004906:	bfa8      	it	ge
 8004908:	4608      	movge	r0, r1
 800490a:	4770      	bx	lr

0800490c <max>:
 800490c:	4288      	cmp	r0, r1
 800490e:	bfb8      	it	lt
 8004910:	4608      	movlt	r0, r1
 8004912:	4770      	bx	lr

08004914 <convSpeed>:
 8004914:	b510      	push	{r4, lr}
 8004916:	ee07 0a90 	vmov	s15, r0
 800491a:	460c      	mov	r4, r1
 800491c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004924:	d421      	bmi.n	800496a <convSpeed+0x56>
 8004926:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800492a:	ee17 1a90 	vmov	r1, s15
 800492e:	2003      	movs	r0, #3
 8004930:	f7ff ffec 	bl	800490c <max>
 8004934:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004938:	fb03 f300 	mul.w	r3, r3, r0
 800493c:	ee07 3a90 	vmov	s15, r3
 8004940:	4b1c      	ldr	r3, [pc, #112]	@ (80049b4 <convSpeed+0xa0>)
 8004942:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004946:	ed93 7a05 	vldr	s14, [r3, #20]
 800494a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800494e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004952:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80049b8 <convSpeed+0xa4>
 8004956:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800495a:	6859      	ldr	r1, [r3, #4]
 800495c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8004960:	ee17 0a90 	vmov	r0, s15
 8004964:	f7ff ffce 	bl	8004904 <min>
 8004968:	bd10      	pop	{r4, pc}
 800496a:	eef1 7a67 	vneg.f32	s15, s15
 800496e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004972:	ee17 1a90 	vmov	r1, s15
 8004976:	2003      	movs	r0, #3
 8004978:	f7ff ffc8 	bl	800490c <max>
 800497c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004980:	fb03 f300 	mul.w	r3, r3, r0
 8004984:	ee07 3a90 	vmov	s15, r3
 8004988:	4b0a      	ldr	r3, [pc, #40]	@ (80049b4 <convSpeed+0xa0>)
 800498a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800498e:	ed93 7a05 	vldr	s14, [r3, #20]
 8004992:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004996:	ee67 7a87 	vmul.f32	s15, s15, s14
 800499a:	eddf 6a07 	vldr	s13, [pc, #28]	@ 80049b8 <convSpeed+0xa4>
 800499e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80049a2:	6859      	ldr	r1, [r3, #4]
 80049a4:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80049a8:	ee17 0a90 	vmov	r0, s15
 80049ac:	f7ff ffaa 	bl	8004904 <min>
 80049b0:	e7da      	b.n	8004968 <convSpeed+0x54>
 80049b2:	bf00      	nop
 80049b4:	0800ebc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
 80049b8:	42c80000 	sbcmi	r0, r8, #0

080049bc <MX_TIM3_Init>:
 80049bc:	b530      	push	{r4, r5, lr}
 80049be:	b08f      	sub	sp, #60	@ 0x3c
 80049c0:	2400      	movs	r4, #0
 80049c2:	940a      	str	r4, [sp, #40]	@ 0x28
 80049c4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80049c6:	940c      	str	r4, [sp, #48]	@ 0x30
 80049c8:	940d      	str	r4, [sp, #52]	@ 0x34
 80049ca:	9408      	str	r4, [sp, #32]
 80049cc:	9409      	str	r4, [sp, #36]	@ 0x24
 80049ce:	9401      	str	r4, [sp, #4]
 80049d0:	9402      	str	r4, [sp, #8]
 80049d2:	9403      	str	r4, [sp, #12]
 80049d4:	9404      	str	r4, [sp, #16]
 80049d6:	9405      	str	r4, [sp, #20]
 80049d8:	9406      	str	r4, [sp, #24]
 80049da:	9407      	str	r4, [sp, #28]
 80049dc:	4d1d      	ldr	r5, [pc, #116]	@ (8004a54 <MX_TIM3_Init+0x98>)
 80049de:	4b1e      	ldr	r3, [pc, #120]	@ (8004a58 <MX_TIM3_Init+0x9c>)
 80049e0:	602b      	str	r3, [r5, #0]
 80049e2:	606c      	str	r4, [r5, #4]
 80049e4:	60ac      	str	r4, [r5, #8]
 80049e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80049ea:	60eb      	str	r3, [r5, #12]
 80049ec:	612c      	str	r4, [r5, #16]
 80049ee:	61ac      	str	r4, [r5, #24]
 80049f0:	4628      	mov	r0, r5
 80049f2:	f7fe f837 	bl	8002a64 <HAL_TIM_Base_Init>
 80049f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80049fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80049fc:	a90a      	add	r1, sp, #40	@ 0x28
 80049fe:	4628      	mov	r0, r5
 8004a00:	f7fe f93b 	bl	8002c7a <HAL_TIM_ConfigClockSource>
 8004a04:	4628      	mov	r0, r5
 8004a06:	f7fe f859 	bl	8002abc <HAL_TIM_PWM_Init>
 8004a0a:	9408      	str	r4, [sp, #32]
 8004a0c:	9409      	str	r4, [sp, #36]	@ 0x24
 8004a0e:	a908      	add	r1, sp, #32
 8004a10:	4628      	mov	r0, r5
 8004a12:	f7fe fa43 	bl	8002e9c <HAL_TIMEx_MasterConfigSynchronization>
 8004a16:	2360      	movs	r3, #96	@ 0x60
 8004a18:	9301      	str	r3, [sp, #4]
 8004a1a:	9402      	str	r4, [sp, #8]
 8004a1c:	9403      	str	r4, [sp, #12]
 8004a1e:	9405      	str	r4, [sp, #20]
 8004a20:	4622      	mov	r2, r4
 8004a22:	a901      	add	r1, sp, #4
 8004a24:	4628      	mov	r0, r5
 8004a26:	f7fe f8ad 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 8004a2a:	2204      	movs	r2, #4
 8004a2c:	eb0d 0102 	add.w	r1, sp, r2
 8004a30:	4628      	mov	r0, r5
 8004a32:	f7fe f8a7 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 8004a36:	2208      	movs	r2, #8
 8004a38:	a901      	add	r1, sp, #4
 8004a3a:	4628      	mov	r0, r5
 8004a3c:	f7fe f8a2 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 8004a40:	220c      	movs	r2, #12
 8004a42:	a901      	add	r1, sp, #4
 8004a44:	4628      	mov	r0, r5
 8004a46:	f7fe f89d 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 8004a4a:	4628      	mov	r0, r5
 8004a4c:	f7fc fc46 	bl	80012dc <HAL_TIM_MspPostInit>
 8004a50:	b00f      	add	sp, #60	@ 0x3c
 8004a52:	bd30      	pop	{r4, r5, pc}
 8004a54:	20000f64 	andcs	r0, r0, r4, ror #30
 8004a58:	40000400 	andmi	r0, r0, r0, lsl #8

08004a5c <MX_TIM4_Init>:
 8004a5c:	b530      	push	{r4, r5, lr}
 8004a5e:	b08f      	sub	sp, #60	@ 0x3c
 8004a60:	2400      	movs	r4, #0
 8004a62:	940a      	str	r4, [sp, #40]	@ 0x28
 8004a64:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004a66:	940c      	str	r4, [sp, #48]	@ 0x30
 8004a68:	940d      	str	r4, [sp, #52]	@ 0x34
 8004a6a:	9408      	str	r4, [sp, #32]
 8004a6c:	9409      	str	r4, [sp, #36]	@ 0x24
 8004a6e:	9401      	str	r4, [sp, #4]
 8004a70:	9402      	str	r4, [sp, #8]
 8004a72:	9403      	str	r4, [sp, #12]
 8004a74:	9404      	str	r4, [sp, #16]
 8004a76:	9405      	str	r4, [sp, #20]
 8004a78:	9406      	str	r4, [sp, #24]
 8004a7a:	9407      	str	r4, [sp, #28]
 8004a7c:	4d1b      	ldr	r5, [pc, #108]	@ (8004aec <MX_TIM4_Init+0x90>)
 8004a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8004af0 <MX_TIM4_Init+0x94>)
 8004a80:	602b      	str	r3, [r5, #0]
 8004a82:	606c      	str	r4, [r5, #4]
 8004a84:	60ac      	str	r4, [r5, #8]
 8004a86:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a8a:	60eb      	str	r3, [r5, #12]
 8004a8c:	612c      	str	r4, [r5, #16]
 8004a8e:	61ac      	str	r4, [r5, #24]
 8004a90:	4628      	mov	r0, r5
 8004a92:	f7fd ffe7 	bl	8002a64 <HAL_TIM_Base_Init>
 8004a96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a9c:	a90a      	add	r1, sp, #40	@ 0x28
 8004a9e:	4628      	mov	r0, r5
 8004aa0:	f7fe f8eb 	bl	8002c7a <HAL_TIM_ConfigClockSource>
 8004aa4:	4628      	mov	r0, r5
 8004aa6:	f7fe f809 	bl	8002abc <HAL_TIM_PWM_Init>
 8004aaa:	9408      	str	r4, [sp, #32]
 8004aac:	9409      	str	r4, [sp, #36]	@ 0x24
 8004aae:	a908      	add	r1, sp, #32
 8004ab0:	4628      	mov	r0, r5
 8004ab2:	f7fe f9f3 	bl	8002e9c <HAL_TIMEx_MasterConfigSynchronization>
 8004ab6:	2360      	movs	r3, #96	@ 0x60
 8004ab8:	9301      	str	r3, [sp, #4]
 8004aba:	9402      	str	r4, [sp, #8]
 8004abc:	9403      	str	r4, [sp, #12]
 8004abe:	9405      	str	r4, [sp, #20]
 8004ac0:	4622      	mov	r2, r4
 8004ac2:	a901      	add	r1, sp, #4
 8004ac4:	4628      	mov	r0, r5
 8004ac6:	f7fe f85d 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 8004aca:	2204      	movs	r2, #4
 8004acc:	eb0d 0102 	add.w	r1, sp, r2
 8004ad0:	4628      	mov	r0, r5
 8004ad2:	f7fe f857 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 8004ad6:	2208      	movs	r2, #8
 8004ad8:	a901      	add	r1, sp, #4
 8004ada:	4628      	mov	r0, r5
 8004adc:	f7fe f852 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 8004ae0:	4628      	mov	r0, r5
 8004ae2:	f7fc fbfb 	bl	80012dc <HAL_TIM_MspPostInit>
 8004ae6:	b00f      	add	sp, #60	@ 0x3c
 8004ae8:	bd30      	pop	{r4, r5, pc}
 8004aea:	bf00      	nop
 8004aec:	20000f1c 	andcs	r0, r0, ip, lsl pc
 8004af0:	40000800 	andmi	r0, r0, r0, lsl #16

08004af4 <USM_GPIO_Init>:
 8004af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004af8:	b088      	sub	sp, #32
 8004afa:	2400      	movs	r4, #0
 8004afc:	9403      	str	r4, [sp, #12]
 8004afe:	9404      	str	r4, [sp, #16]
 8004b00:	9405      	str	r4, [sp, #20]
 8004b02:	9406      	str	r4, [sp, #24]
 8004b04:	9407      	str	r4, [sp, #28]
 8004b06:	9401      	str	r4, [sp, #4]
 8004b08:	4b31      	ldr	r3, [pc, #196]	@ (8004bd0 <USM_GPIO_Init+0xdc>)
 8004b0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b0c:	f042 0202 	orr.w	r2, r2, #2
 8004b10:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b14:	f002 0202 	and.w	r2, r2, #2
 8004b18:	9201      	str	r2, [sp, #4]
 8004b1a:	9a01      	ldr	r2, [sp, #4]
 8004b1c:	9402      	str	r4, [sp, #8]
 8004b1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b20:	f042 0204 	orr.w	r2, r2, #4
 8004b24:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b28:	f003 0304 	and.w	r3, r3, #4
 8004b2c:	9302      	str	r3, [sp, #8]
 8004b2e:	9b02      	ldr	r3, [sp, #8]
 8004b30:	4e28      	ldr	r6, [pc, #160]	@ (8004bd4 <USM_GPIO_Init+0xe0>)
 8004b32:	4622      	mov	r2, r4
 8004b34:	2130      	movs	r1, #48	@ 0x30
 8004b36:	4630      	mov	r0, r6
 8004b38:	f7fd facd 	bl	80020d6 <HAL_GPIO_WritePin>
 8004b3c:	2330      	movs	r3, #48	@ 0x30
 8004b3e:	9303      	str	r3, [sp, #12]
 8004b40:	2501      	movs	r5, #1
 8004b42:	9504      	str	r5, [sp, #16]
 8004b44:	f04f 0802 	mov.w	r8, #2
 8004b48:	f8cd 8014 	str.w	r8, [sp, #20]
 8004b4c:	9406      	str	r4, [sp, #24]
 8004b4e:	a903      	add	r1, sp, #12
 8004b50:	4630      	mov	r0, r6
 8004b52:	f7fd f9c9 	bl	8001ee8 <HAL_GPIO_Init>
 8004b56:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8004b5a:	4622      	mov	r2, r4
 8004b5c:	f24f 610e 	movw	r1, #62990	@ 0xf60e
 8004b60:	4630      	mov	r0, r6
 8004b62:	f7fd fab8 	bl	80020d6 <HAL_GPIO_WritePin>
 8004b66:	f24f 630e 	movw	r3, #62990	@ 0xf60e
 8004b6a:	9303      	str	r3, [sp, #12]
 8004b6c:	9504      	str	r5, [sp, #16]
 8004b6e:	f8cd 8014 	str.w	r8, [sp, #20]
 8004b72:	9406      	str	r4, [sp, #24]
 8004b74:	a903      	add	r1, sp, #12
 8004b76:	4630      	mov	r0, r6
 8004b78:	f7fd f9b6 	bl	8001ee8 <HAL_GPIO_Init>
 8004b7c:	4f16      	ldr	r7, [pc, #88]	@ (8004bd8 <USM_GPIO_Init+0xe4>)
 8004b7e:	4622      	mov	r2, r4
 8004b80:	f24e 0130 	movw	r1, #57392	@ 0xe030
 8004b84:	4638      	mov	r0, r7
 8004b86:	f7fd faa6 	bl	80020d6 <HAL_GPIO_WritePin>
 8004b8a:	f24e 0330 	movw	r3, #57392	@ 0xe030
 8004b8e:	9303      	str	r3, [sp, #12]
 8004b90:	9504      	str	r5, [sp, #16]
 8004b92:	f8cd 8014 	str.w	r8, [sp, #20]
 8004b96:	9406      	str	r4, [sp, #24]
 8004b98:	a903      	add	r1, sp, #12
 8004b9a:	4638      	mov	r0, r7
 8004b9c:	f7fd f9a4 	bl	8001ee8 <HAL_GPIO_Init>
 8004ba0:	2308      	movs	r3, #8
 8004ba2:	9303      	str	r3, [sp, #12]
 8004ba4:	9404      	str	r4, [sp, #16]
 8004ba6:	9405      	str	r4, [sp, #20]
 8004ba8:	a903      	add	r1, sp, #12
 8004baa:	4638      	mov	r0, r7
 8004bac:	f7fd f99c 	bl	8001ee8 <HAL_GPIO_Init>
 8004bb0:	4622      	mov	r2, r4
 8004bb2:	4629      	mov	r1, r5
 8004bb4:	4630      	mov	r0, r6
 8004bb6:	f7fd fa8e 	bl	80020d6 <HAL_GPIO_WritePin>
 8004bba:	9503      	str	r5, [sp, #12]
 8004bbc:	9504      	str	r5, [sp, #16]
 8004bbe:	9405      	str	r4, [sp, #20]
 8004bc0:	9406      	str	r4, [sp, #24]
 8004bc2:	a903      	add	r1, sp, #12
 8004bc4:	4630      	mov	r0, r6
 8004bc6:	f7fd f98f 	bl	8001ee8 <HAL_GPIO_Init>
 8004bca:	b008      	add	sp, #32
 8004bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bd0:	40023800 	andmi	r3, r2, r0, lsl #16
 8004bd4:	40020000 	andmi	r0, r2, r0
 8004bd8:	40020800 	andmi	r0, r2, r0, lsl #16

08004bdc <_usmreaction_function_0>:
 8004bdc:	b530      	push	{r4, r5, lr}
 8004bde:	b085      	sub	sp, #20
 8004be0:	2400      	movs	r4, #0
 8004be2:	9401      	str	r4, [sp, #4]
 8004be4:	4b35      	ldr	r3, [pc, #212]	@ (8004cbc <_usmreaction_function_0+0xe0>)
 8004be6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004be8:	f042 0201 	orr.w	r2, r2, #1
 8004bec:	631a      	str	r2, [r3, #48]	@ 0x30
 8004bee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004bf0:	f002 0201 	and.w	r2, r2, #1
 8004bf4:	9201      	str	r2, [sp, #4]
 8004bf6:	9a01      	ldr	r2, [sp, #4]
 8004bf8:	9402      	str	r4, [sp, #8]
 8004bfa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004bfc:	f042 0202 	orr.w	r2, r2, #2
 8004c00:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c04:	f002 0202 	and.w	r2, r2, #2
 8004c08:	9202      	str	r2, [sp, #8]
 8004c0a:	9a02      	ldr	r2, [sp, #8]
 8004c0c:	9403      	str	r4, [sp, #12]
 8004c0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c10:	f042 0204 	orr.w	r2, r2, #4
 8004c14:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c18:	f003 0304 	and.w	r3, r3, #4
 8004c1c:	9303      	str	r3, [sp, #12]
 8004c1e:	9b03      	ldr	r3, [sp, #12]
 8004c20:	f7ff fecc 	bl	80049bc <MX_TIM3_Init>
 8004c24:	f7ff ff1a 	bl	8004a5c <MX_TIM4_Init>
 8004c28:	f7ff ff64 	bl	8004af4 <USM_GPIO_Init>
 8004c2c:	4d24      	ldr	r5, [pc, #144]	@ (8004cc0 <_usmreaction_function_0+0xe4>)
 8004c2e:	4622      	mov	r2, r4
 8004c30:	2102      	movs	r1, #2
 8004c32:	4628      	mov	r0, r5
 8004c34:	f7fd fa4f 	bl	80020d6 <HAL_GPIO_WritePin>
 8004c38:	4622      	mov	r2, r4
 8004c3a:	2104      	movs	r1, #4
 8004c3c:	4628      	mov	r0, r5
 8004c3e:	f7fd fa4a 	bl	80020d6 <HAL_GPIO_WritePin>
 8004c42:	4622      	mov	r2, r4
 8004c44:	2108      	movs	r1, #8
 8004c46:	4628      	mov	r0, r5
 8004c48:	f7fd fa45 	bl	80020d6 <HAL_GPIO_WritePin>
 8004c4c:	4622      	mov	r2, r4
 8004c4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004c52:	4628      	mov	r0, r5
 8004c54:	f7fd fa3f 	bl	80020d6 <HAL_GPIO_WritePin>
 8004c58:	4622      	mov	r2, r4
 8004c5a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004c5e:	4628      	mov	r0, r5
 8004c60:	f7fd fa39 	bl	80020d6 <HAL_GPIO_WritePin>
 8004c64:	4622      	mov	r2, r4
 8004c66:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004c6a:	4628      	mov	r0, r5
 8004c6c:	f7fd fa33 	bl	80020d6 <HAL_GPIO_WritePin>
 8004c70:	4622      	mov	r2, r4
 8004c72:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004c76:	4628      	mov	r0, r5
 8004c78:	f7fd fa2d 	bl	80020d6 <HAL_GPIO_WritePin>
 8004c7c:	4d11      	ldr	r5, [pc, #68]	@ (8004cc4 <_usmreaction_function_0+0xe8>)
 8004c7e:	4621      	mov	r1, r4
 8004c80:	4628      	mov	r0, r5
 8004c82:	f7fe f889 	bl	8002d98 <HAL_TIM_PWM_Start>
 8004c86:	2104      	movs	r1, #4
 8004c88:	4628      	mov	r0, r5
 8004c8a:	f7fe f885 	bl	8002d98 <HAL_TIM_PWM_Start>
 8004c8e:	2108      	movs	r1, #8
 8004c90:	4628      	mov	r0, r5
 8004c92:	f7fe f881 	bl	8002d98 <HAL_TIM_PWM_Start>
 8004c96:	210c      	movs	r1, #12
 8004c98:	4628      	mov	r0, r5
 8004c9a:	f7fe f87d 	bl	8002d98 <HAL_TIM_PWM_Start>
 8004c9e:	4d0a      	ldr	r5, [pc, #40]	@ (8004cc8 <_usmreaction_function_0+0xec>)
 8004ca0:	4621      	mov	r1, r4
 8004ca2:	4628      	mov	r0, r5
 8004ca4:	f7fe f878 	bl	8002d98 <HAL_TIM_PWM_Start>
 8004ca8:	2104      	movs	r1, #4
 8004caa:	4628      	mov	r0, r5
 8004cac:	f7fe f874 	bl	8002d98 <HAL_TIM_PWM_Start>
 8004cb0:	2108      	movs	r1, #8
 8004cb2:	4628      	mov	r0, r5
 8004cb4:	f7fe f870 	bl	8002d98 <HAL_TIM_PWM_Start>
 8004cb8:	b005      	add	sp, #20
 8004cba:	bd30      	pop	{r4, r5, pc}
 8004cbc:	40023800 	andmi	r3, r2, r0, lsl #16
 8004cc0:	40020400 	andmi	r0, r2, r0, lsl #8
 8004cc4:	20000f64 	andcs	r0, r0, r4, ror #30
 8004cc8:	20000f1c 	andcs	r0, r0, ip, lsl pc

08004ccc <_usmreaction_function_1>:
 8004ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cce:	6a04      	ldr	r4, [r0, #32]
 8004cd0:	2108      	movs	r1, #8
 8004cd2:	488c      	ldr	r0, [pc, #560]	@ (8004f04 <_usmreaction_function_1+0x238>)
 8004cd4:	f7fd f9f8 	bl	80020c8 <HAL_GPIO_ReadPin>
 8004cd8:	b950      	cbnz	r0, 8004cf0 <_usmreaction_function_1+0x24>
 8004cda:	2200      	movs	r2, #0
 8004cdc:	4b8a      	ldr	r3, [pc, #552]	@ (8004f08 <_usmreaction_function_1+0x23c>)
 8004cde:	601a      	str	r2, [r3, #0]
 8004ce0:	681a      	ldr	r2, [r3, #0]
 8004ce2:	b2d2      	uxtb	r2, r2
 8004ce4:	2101      	movs	r1, #1
 8004ce6:	4889      	ldr	r0, [pc, #548]	@ (8004f0c <_usmreaction_function_1+0x240>)
 8004ce8:	f7fd f9f5 	bl	80020d6 <HAL_GPIO_WritePin>
 8004cec:	2300      	movs	r3, #0
 8004cee:	e010      	b.n	8004d12 <_usmreaction_function_1+0x46>
 8004cf0:	2104      	movs	r1, #4
 8004cf2:	4884      	ldr	r0, [pc, #528]	@ (8004f04 <_usmreaction_function_1+0x238>)
 8004cf4:	f7fd f9e8 	bl	80020c8 <HAL_GPIO_ReadPin>
 8004cf8:	b908      	cbnz	r0, 8004cfe <_usmreaction_function_1+0x32>
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	e7ee      	b.n	8004cdc <_usmreaction_function_1+0x10>
 8004cfe:	2200      	movs	r2, #0
 8004d00:	e7ec      	b.n	8004cdc <_usmreaction_function_1+0x10>
 8004d02:	eddf 7a83 	vldr	s15, [pc, #524]	@ 8004f10 <_usmreaction_function_1+0x244>
 8004d06:	4a83      	ldr	r2, [pc, #524]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004d08:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8004d0c:	edc2 7a00 	vstr	s15, [r2]
 8004d10:	3301      	adds	r3, #1
 8004d12:	2b06      	cmp	r3, #6
 8004d14:	dc11      	bgt.n	8004d3a <_usmreaction_function_1+0x6e>
 8004d16:	4a7c      	ldr	r2, [pc, #496]	@ (8004f08 <_usmreaction_function_1+0x23c>)
 8004d18:	6812      	ldr	r2, [r2, #0]
 8004d1a:	2a00      	cmp	r2, #0
 8004d1c:	d0f1      	beq.n	8004d02 <_usmreaction_function_1+0x36>
 8004d1e:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 8004d22:	edd2 7a0a 	vldr	s15, [r2, #40]	@ 0x28
 8004d26:	4a7c      	ldr	r2, [pc, #496]	@ (8004f18 <_usmreaction_function_1+0x24c>)
 8004d28:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004d2c:	ed92 7a00 	vldr	s14, [r2]
 8004d30:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004d34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d38:	e7e5      	b.n	8004d06 <_usmreaction_function_1+0x3a>
 8004d3a:	4b76      	ldr	r3, [pc, #472]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004d3c:	ed93 7a00 	vldr	s14, [r3]
 8004d40:	4b76      	ldr	r3, [pc, #472]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004d42:	edd3 7a00 	vldr	s15, [r3]
 8004d46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d4e:	dc0e      	bgt.n	8004d6e <_usmreaction_function_1+0xa2>
 8004d50:	4b70      	ldr	r3, [pc, #448]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004d52:	ed93 7a00 	vldr	s14, [r3]
 8004d56:	4b71      	ldr	r3, [pc, #452]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004d58:	edd3 7a00 	vldr	s15, [r3]
 8004d5c:	eef1 7a67 	vneg.f32	s15, s15
 8004d60:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d68:	d520      	bpl.n	8004dac <_usmreaction_function_1+0xe0>
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	e000      	b.n	8004d70 <_usmreaction_function_1+0xa4>
 8004d6e:	2201      	movs	r2, #1
 8004d70:	2102      	movs	r1, #2
 8004d72:	4866      	ldr	r0, [pc, #408]	@ (8004f0c <_usmreaction_function_1+0x240>)
 8004d74:	f7fd f9af 	bl	80020d6 <HAL_GPIO_WritePin>
 8004d78:	4b66      	ldr	r3, [pc, #408]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004d7a:	ed93 7a01 	vldr	s14, [r3, #4]
 8004d7e:	4b67      	ldr	r3, [pc, #412]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004d80:	edd3 7a00 	vldr	s15, [r3]
 8004d84:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d8c:	dc10      	bgt.n	8004db0 <_usmreaction_function_1+0xe4>
 8004d8e:	4b61      	ldr	r3, [pc, #388]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004d90:	ed93 7a01 	vldr	s14, [r3, #4]
 8004d94:	4b61      	ldr	r3, [pc, #388]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004d96:	edd3 7a00 	vldr	s15, [r3]
 8004d9a:	eef1 7a67 	vneg.f32	s15, s15
 8004d9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004da6:	d522      	bpl.n	8004dee <_usmreaction_function_1+0x122>
 8004da8:	2201      	movs	r2, #1
 8004daa:	e002      	b.n	8004db2 <_usmreaction_function_1+0xe6>
 8004dac:	2200      	movs	r2, #0
 8004dae:	e7df      	b.n	8004d70 <_usmreaction_function_1+0xa4>
 8004db0:	2201      	movs	r2, #1
 8004db2:	2104      	movs	r1, #4
 8004db4:	4855      	ldr	r0, [pc, #340]	@ (8004f0c <_usmreaction_function_1+0x240>)
 8004db6:	f7fd f98e 	bl	80020d6 <HAL_GPIO_WritePin>
 8004dba:	4b56      	ldr	r3, [pc, #344]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004dbc:	ed93 7a02 	vldr	s14, [r3, #8]
 8004dc0:	4b56      	ldr	r3, [pc, #344]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004dc2:	edd3 7a00 	vldr	s15, [r3]
 8004dc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004dca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dce:	dc10      	bgt.n	8004df2 <_usmreaction_function_1+0x126>
 8004dd0:	4b50      	ldr	r3, [pc, #320]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004dd2:	ed93 7a02 	vldr	s14, [r3, #8]
 8004dd6:	4b51      	ldr	r3, [pc, #324]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004dd8:	edd3 7a00 	vldr	s15, [r3]
 8004ddc:	eef1 7a67 	vneg.f32	s15, s15
 8004de0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004de8:	d522      	bpl.n	8004e30 <_usmreaction_function_1+0x164>
 8004dea:	2201      	movs	r2, #1
 8004dec:	e002      	b.n	8004df4 <_usmreaction_function_1+0x128>
 8004dee:	2200      	movs	r2, #0
 8004df0:	e7df      	b.n	8004db2 <_usmreaction_function_1+0xe6>
 8004df2:	2201      	movs	r2, #1
 8004df4:	2108      	movs	r1, #8
 8004df6:	4845      	ldr	r0, [pc, #276]	@ (8004f0c <_usmreaction_function_1+0x240>)
 8004df8:	f7fd f96d 	bl	80020d6 <HAL_GPIO_WritePin>
 8004dfc:	4b45      	ldr	r3, [pc, #276]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004dfe:	ed93 7a03 	vldr	s14, [r3, #12]
 8004e02:	4b46      	ldr	r3, [pc, #280]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004e04:	edd3 7a00 	vldr	s15, [r3]
 8004e08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e10:	dc10      	bgt.n	8004e34 <_usmreaction_function_1+0x168>
 8004e12:	4b40      	ldr	r3, [pc, #256]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004e14:	ed93 7a03 	vldr	s14, [r3, #12]
 8004e18:	4b40      	ldr	r3, [pc, #256]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004e1a:	edd3 7a00 	vldr	s15, [r3]
 8004e1e:	eef1 7a67 	vneg.f32	s15, s15
 8004e22:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e2a:	d523      	bpl.n	8004e74 <_usmreaction_function_1+0x1a8>
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	e002      	b.n	8004e36 <_usmreaction_function_1+0x16a>
 8004e30:	2200      	movs	r2, #0
 8004e32:	e7df      	b.n	8004df4 <_usmreaction_function_1+0x128>
 8004e34:	2201      	movs	r2, #1
 8004e36:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004e3a:	4834      	ldr	r0, [pc, #208]	@ (8004f0c <_usmreaction_function_1+0x240>)
 8004e3c:	f7fd f94b 	bl	80020d6 <HAL_GPIO_WritePin>
 8004e40:	4b34      	ldr	r3, [pc, #208]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004e42:	ed93 7a04 	vldr	s14, [r3, #16]
 8004e46:	4b35      	ldr	r3, [pc, #212]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004e48:	edd3 7a00 	vldr	s15, [r3]
 8004e4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e54:	dc10      	bgt.n	8004e78 <_usmreaction_function_1+0x1ac>
 8004e56:	4b2f      	ldr	r3, [pc, #188]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004e58:	ed93 7a04 	vldr	s14, [r3, #16]
 8004e5c:	4b2f      	ldr	r3, [pc, #188]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004e5e:	edd3 7a00 	vldr	s15, [r3]
 8004e62:	eef1 7a67 	vneg.f32	s15, s15
 8004e66:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e6e:	d523      	bpl.n	8004eb8 <_usmreaction_function_1+0x1ec>
 8004e70:	2201      	movs	r2, #1
 8004e72:	e002      	b.n	8004e7a <_usmreaction_function_1+0x1ae>
 8004e74:	2200      	movs	r2, #0
 8004e76:	e7de      	b.n	8004e36 <_usmreaction_function_1+0x16a>
 8004e78:	2201      	movs	r2, #1
 8004e7a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8004e7e:	4823      	ldr	r0, [pc, #140]	@ (8004f0c <_usmreaction_function_1+0x240>)
 8004e80:	f7fd f929 	bl	80020d6 <HAL_GPIO_WritePin>
 8004e84:	4b23      	ldr	r3, [pc, #140]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004e86:	ed93 7a05 	vldr	s14, [r3, #20]
 8004e8a:	4b24      	ldr	r3, [pc, #144]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004e8c:	edd3 7a00 	vldr	s15, [r3]
 8004e90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e98:	dc10      	bgt.n	8004ebc <_usmreaction_function_1+0x1f0>
 8004e9a:	4b1e      	ldr	r3, [pc, #120]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004e9c:	ed93 7a05 	vldr	s14, [r3, #20]
 8004ea0:	4b1e      	ldr	r3, [pc, #120]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004ea2:	edd3 7a00 	vldr	s15, [r3]
 8004ea6:	eef1 7a67 	vneg.f32	s15, s15
 8004eaa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eb2:	d524      	bpl.n	8004efe <_usmreaction_function_1+0x232>
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	e002      	b.n	8004ebe <_usmreaction_function_1+0x1f2>
 8004eb8:	2200      	movs	r2, #0
 8004eba:	e7de      	b.n	8004e7a <_usmreaction_function_1+0x1ae>
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004ec2:	4812      	ldr	r0, [pc, #72]	@ (8004f0c <_usmreaction_function_1+0x240>)
 8004ec4:	f7fd f907 	bl	80020d6 <HAL_GPIO_WritePin>
 8004ec8:	4b12      	ldr	r3, [pc, #72]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004eca:	ed93 7a06 	vldr	s14, [r3, #24]
 8004ece:	4b13      	ldr	r3, [pc, #76]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004ed0:	edd3 7a00 	vldr	s15, [r3]
 8004ed4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004edc:	dc20      	bgt.n	8004f20 <_usmreaction_function_1+0x254>
 8004ede:	4b0d      	ldr	r3, [pc, #52]	@ (8004f14 <_usmreaction_function_1+0x248>)
 8004ee0:	ed93 7a06 	vldr	s14, [r3, #24]
 8004ee4:	4b0d      	ldr	r3, [pc, #52]	@ (8004f1c <_usmreaction_function_1+0x250>)
 8004ee6:	edd3 7a00 	vldr	s15, [r3]
 8004eea:	eef1 7a67 	vneg.f32	s15, s15
 8004eee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef6:	f140 80a9 	bpl.w	800504c <_usmreaction_function_1+0x380>
 8004efa:	2201      	movs	r2, #1
 8004efc:	e011      	b.n	8004f22 <_usmreaction_function_1+0x256>
 8004efe:	2200      	movs	r2, #0
 8004f00:	e7dd      	b.n	8004ebe <_usmreaction_function_1+0x1f2>
 8004f02:	bf00      	nop
 8004f04:	40020800 	andmi	r0, r2, r0, lsl #16
 8004f08:	20000efc 	strdcs	r0, [r0], -ip
 8004f0c:	40020400 	andmi	r0, r2, r0, lsl #8
 8004f10:	00000000 	andeq	r0, r0, r0
 8004f14:	20000f00 	andcs	r0, r0, r0, lsl #30
 8004f18:	0800ebc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
 8004f1c:	20000140 	andcs	r0, r0, r0, asr #2
 8004f20:	2201      	movs	r2, #1
 8004f22:	4d4b      	ldr	r5, [pc, #300]	@ (8005050 <_usmreaction_function_1+0x384>)
 8004f24:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004f28:	4628      	mov	r0, r5
 8004f2a:	f7fd f8d4 	bl	80020d6 <HAL_GPIO_WritePin>
 8004f2e:	2001      	movs	r0, #1
 8004f30:	f7fc fce8 	bl	8001904 <HAL_Delay>
 8004f34:	4c47      	ldr	r4, [pc, #284]	@ (8005054 <_usmreaction_function_1+0x388>)
 8004f36:	edd4 7a00 	vldr	s15, [r4]
 8004f3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f42:	4e45      	ldr	r6, [pc, #276]	@ (8005058 <_usmreaction_function_1+0x38c>)
 8004f44:	bfac      	ite	ge
 8004f46:	2201      	movge	r2, #1
 8004f48:	2200      	movlt	r2, #0
 8004f4a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004f4e:	4630      	mov	r0, r6
 8004f50:	f7fd f8c1 	bl	80020d6 <HAL_GPIO_WritePin>
 8004f54:	edd4 7a01 	vldr	s15, [r4, #4]
 8004f58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f60:	4f3e      	ldr	r7, [pc, #248]	@ (800505c <_usmreaction_function_1+0x390>)
 8004f62:	bfac      	ite	ge
 8004f64:	2201      	movge	r2, #1
 8004f66:	2200      	movlt	r2, #0
 8004f68:	2120      	movs	r1, #32
 8004f6a:	4638      	mov	r0, r7
 8004f6c:	f7fd f8b3 	bl	80020d6 <HAL_GPIO_WritePin>
 8004f70:	edd4 7a02 	vldr	s15, [r4, #8]
 8004f74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f7c:	bfac      	ite	ge
 8004f7e:	2201      	movge	r2, #1
 8004f80:	2200      	movlt	r2, #0
 8004f82:	2110      	movs	r1, #16
 8004f84:	4638      	mov	r0, r7
 8004f86:	f7fd f8a6 	bl	80020d6 <HAL_GPIO_WritePin>
 8004f8a:	edd4 7a03 	vldr	s15, [r4, #12]
 8004f8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f96:	bfac      	ite	ge
 8004f98:	2201      	movge	r2, #1
 8004f9a:	2200      	movlt	r2, #0
 8004f9c:	2110      	movs	r1, #16
 8004f9e:	4630      	mov	r0, r6
 8004fa0:	f7fd f899 	bl	80020d6 <HAL_GPIO_WritePin>
 8004fa4:	edd4 7a04 	vldr	s15, [r4, #16]
 8004fa8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fb0:	bfac      	ite	ge
 8004fb2:	2201      	movge	r2, #1
 8004fb4:	2200      	movlt	r2, #0
 8004fb6:	2120      	movs	r1, #32
 8004fb8:	4630      	mov	r0, r6
 8004fba:	f7fd f88c 	bl	80020d6 <HAL_GPIO_WritePin>
 8004fbe:	edd4 7a05 	vldr	s15, [r4, #20]
 8004fc2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fca:	bfac      	ite	ge
 8004fcc:	2201      	movge	r2, #1
 8004fce:	2200      	movlt	r2, #0
 8004fd0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004fd4:	4628      	mov	r0, r5
 8004fd6:	f7fd f87e 	bl	80020d6 <HAL_GPIO_WritePin>
 8004fda:	edd4 7a06 	vldr	s15, [r4, #24]
 8004fde:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fe6:	bfac      	ite	ge
 8004fe8:	2201      	movge	r2, #1
 8004fea:	2200      	movlt	r2, #0
 8004fec:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004ff0:	4628      	mov	r0, r5
 8004ff2:	f7fd f870 	bl	80020d6 <HAL_GPIO_WritePin>
 8004ff6:	2001      	movs	r0, #1
 8004ff8:	f7fc fc84 	bl	8001904 <HAL_Delay>
 8004ffc:	6820      	ldr	r0, [r4, #0]
 8004ffe:	2100      	movs	r1, #0
 8005000:	f7ff fc88 	bl	8004914 <convSpeed>
 8005004:	f5a5 3500 	sub.w	r5, r5, #131072	@ 0x20000
 8005008:	6368      	str	r0, [r5, #52]	@ 0x34
 800500a:	6860      	ldr	r0, [r4, #4]
 800500c:	2101      	movs	r1, #1
 800500e:	f7ff fc81 	bl	8004914 <convSpeed>
 8005012:	63a8      	str	r0, [r5, #56]	@ 0x38
 8005014:	68a0      	ldr	r0, [r4, #8]
 8005016:	2102      	movs	r1, #2
 8005018:	f7ff fc7c 	bl	8004914 <convSpeed>
 800501c:	63e8      	str	r0, [r5, #60]	@ 0x3c
 800501e:	68e0      	ldr	r0, [r4, #12]
 8005020:	2103      	movs	r1, #3
 8005022:	f7ff fc77 	bl	8004914 <convSpeed>
 8005026:	6428      	str	r0, [r5, #64]	@ 0x40
 8005028:	6920      	ldr	r0, [r4, #16]
 800502a:	2104      	movs	r1, #4
 800502c:	f7ff fc72 	bl	8004914 <convSpeed>
 8005030:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005034:	6368      	str	r0, [r5, #52]	@ 0x34
 8005036:	6960      	ldr	r0, [r4, #20]
 8005038:	2105      	movs	r1, #5
 800503a:	f7ff fc6b 	bl	8004914 <convSpeed>
 800503e:	63a8      	str	r0, [r5, #56]	@ 0x38
 8005040:	69a0      	ldr	r0, [r4, #24]
 8005042:	2106      	movs	r1, #6
 8005044:	f7ff fc66 	bl	8004914 <convSpeed>
 8005048:	63e8      	str	r0, [r5, #60]	@ 0x3c
 800504a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800504c:	2200      	movs	r2, #0
 800504e:	e768      	b.n	8004f22 <_usmreaction_function_1+0x256>
 8005050:	40020400 	andmi	r0, r2, r0, lsl #8
 8005054:	20000f00 	andcs	r0, r0, r0, lsl #30
 8005058:	40020800 	andmi	r0, r2, r0, lsl #16
 800505c:	40020000 	andmi	r0, r2, r0

08005060 <new__usm>:
 8005060:	b538      	push	{r3, r4, r5, lr}
 8005062:	f44f 70e4 	mov.w	r0, #456	@ 0x1c8
 8005066:	f005 faeb 	bl	800a640 <lf_new_reactor>
 800506a:	64c0      	str	r0, [r0, #76]	@ 0x4c
 800506c:	2200      	movs	r2, #0
 800506e:	6602      	str	r2, [r0, #96]	@ 0x60
 8005070:	4921      	ldr	r1, [pc, #132]	@ (80050f8 <new__usm+0x98>)
 8005072:	6581      	str	r1, [r0, #88]	@ 0x58
 8005074:	65c0      	str	r0, [r0, #92]	@ 0x5c
 8005076:	f8c0 209c 	str.w	r2, [r0, #156]	@ 0x9c
 800507a:	f8c0 20a0 	str.w	r2, [r0, #160]	@ 0xa0
 800507e:	4c1f      	ldr	r4, [pc, #124]	@ (80050fc <new__usm+0x9c>)
 8005080:	f8c0 40ac 	str.w	r4, [r0, #172]	@ 0xac
 8005084:	f8c0 20b0 	str.w	r2, [r0, #176]	@ 0xb0
 8005088:	2101      	movs	r1, #1
 800508a:	f8c0 10c0 	str.w	r1, [r0, #192]	@ 0xc0
 800508e:	4d1c      	ldr	r5, [pc, #112]	@ (8005100 <new__usm+0xa0>)
 8005090:	f8c0 50b8 	str.w	r5, [r0, #184]	@ 0xb8
 8005094:	f8c0 00bc 	str.w	r0, [r0, #188]	@ 0xbc
 8005098:	f8c0 20fc 	str.w	r2, [r0, #252]	@ 0xfc
 800509c:	f8c0 2100 	str.w	r2, [r0, #256]	@ 0x100
 80050a0:	f8c0 410c 	str.w	r4, [r0, #268]	@ 0x10c
 80050a4:	f8c0 2110 	str.w	r2, [r0, #272]	@ 0x110
 80050a8:	f100 0458 	add.w	r4, r0, #88	@ 0x58
 80050ac:	f8c0 4168 	str.w	r4, [r0, #360]	@ 0x168
 80050b0:	ed9f 7b0f 	vldr	d7, [pc, #60]	@ 80050f0 <new__usm+0x90>
 80050b4:	ed80 7b54 	vstr	d7, [r0, #336]	@ 0x150
 80050b8:	f8c0 2158 	str.w	r2, [r0, #344]	@ 0x158
 80050bc:	f500 74b4 	add.w	r4, r0, #360	@ 0x168
 80050c0:	f8c0 412c 	str.w	r4, [r0, #300]	@ 0x12c
 80050c4:	f8c0 1130 	str.w	r1, [r0, #304]	@ 0x130
 80050c8:	f880 2134 	strb.w	r2, [r0, #308]	@ 0x134
 80050cc:	ed80 7b6a 	vstr	d7, [r0, #424]	@ 0x1a8
 80050d0:	f8c0 21b0 	str.w	r2, [r0, #432]	@ 0x1b0
 80050d4:	f100 02b8 	add.w	r2, r0, #184	@ 0xb8
 80050d8:	f8c0 21c0 	str.w	r2, [r0, #448]	@ 0x1c0
 80050dc:	f500 72e0 	add.w	r2, r0, #448	@ 0x1c0
 80050e0:	f8c0 2184 	str.w	r2, [r0, #388]	@ 0x184
 80050e4:	f8c0 1188 	str.w	r1, [r0, #392]	@ 0x188
 80050e8:	2204      	movs	r2, #4
 80050ea:	f8c0 2170 	str.w	r2, [r0, #368]	@ 0x170
 80050ee:	bd38      	pop	{r3, r4, r5, pc}
 80050f0:	00000000 	andeq	r0, r0, r0
 80050f4:	80000000 	andhi	r0, r0, r0
 80050f8:	08004bdd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r8, r9, fp, lr}
 80050fc:	0800e1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, lr, pc}
 8005100:	08004ccd 	stmdaeq	r0, {r0, r2, r3, r6, r7, sl, fp, lr}

08005104 <_ros_interfacereaction_function_3>:
 8005104:	6a02      	ldr	r2, [r0, #32]
 8005106:	6813      	ldr	r3, [r2, #0]
 8005108:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800510c:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800518c <_ros_interfacereaction_function_3+0x88>
 8005110:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005114:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8005118:	4b1d      	ldr	r3, [pc, #116]	@ (8005190 <_ros_interfacereaction_function_3+0x8c>)
 800511a:	ed83 7a00 	vstr	s14, [r3]
 800511e:	6851      	ldr	r1, [r2, #4]
 8005120:	ed91 7a0a 	vldr	s14, [r1, #40]	@ 0x28
 8005124:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005128:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800512c:	ed83 7a01 	vstr	s14, [r3, #4]
 8005130:	6891      	ldr	r1, [r2, #8]
 8005132:	ed91 7a0a 	vldr	s14, [r1, #40]	@ 0x28
 8005136:	ee27 7a27 	vmul.f32	s14, s14, s15
 800513a:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800513e:	ed83 7a02 	vstr	s14, [r3, #8]
 8005142:	68d1      	ldr	r1, [r2, #12]
 8005144:	ed91 7a0a 	vldr	s14, [r1, #40]	@ 0x28
 8005148:	ee27 7a27 	vmul.f32	s14, s14, s15
 800514c:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8005150:	ed83 7a03 	vstr	s14, [r3, #12]
 8005154:	6911      	ldr	r1, [r2, #16]
 8005156:	ed91 7a0a 	vldr	s14, [r1, #40]	@ 0x28
 800515a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800515e:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8005162:	ed83 7a04 	vstr	s14, [r3, #16]
 8005166:	6951      	ldr	r1, [r2, #20]
 8005168:	ed91 7a0a 	vldr	s14, [r1, #40]	@ 0x28
 800516c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005170:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8005174:	ed83 7a05 	vstr	s14, [r3, #20]
 8005178:	6992      	ldr	r2, [r2, #24]
 800517a:	ed92 7a0a 	vldr	s14, [r2, #40]	@ 0x28
 800517e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005182:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005186:	edc3 7a06 	vstr	s15, [r3, #24]
 800518a:	4770      	bx	lr
 800518c:	447a0000 	ldrbtmi	r0, [sl], #-0
 8005190:	20000ff8 	strdcs	r0, [r0], -r8

08005194 <_ros_interfacereaction_function_4>:
 8005194:	6d82      	ldr	r2, [r0, #88]	@ 0x58
 8005196:	6813      	ldr	r3, [r2, #0]
 8005198:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 800519c:	eddf 7a1f 	vldr	s15, [pc, #124]	@ 800521c <_ros_interfacereaction_function_4+0x88>
 80051a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80051a4:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80051a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005220 <_ros_interfacereaction_function_4+0x8c>)
 80051aa:	ed83 7a00 	vstr	s14, [r3]
 80051ae:	6851      	ldr	r1, [r2, #4]
 80051b0:	ed91 7a0a 	vldr	s14, [r1, #40]	@ 0x28
 80051b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80051b8:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80051bc:	ed83 7a01 	vstr	s14, [r3, #4]
 80051c0:	6891      	ldr	r1, [r2, #8]
 80051c2:	ed91 7a0a 	vldr	s14, [r1, #40]	@ 0x28
 80051c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80051ca:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80051ce:	ed83 7a02 	vstr	s14, [r3, #8]
 80051d2:	68d1      	ldr	r1, [r2, #12]
 80051d4:	ed91 7a0a 	vldr	s14, [r1, #40]	@ 0x28
 80051d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80051dc:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80051e0:	ed83 7a03 	vstr	s14, [r3, #12]
 80051e4:	6911      	ldr	r1, [r2, #16]
 80051e6:	ed91 7a0a 	vldr	s14, [r1, #40]	@ 0x28
 80051ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80051ee:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80051f2:	ed83 7a04 	vstr	s14, [r3, #16]
 80051f6:	6951      	ldr	r1, [r2, #20]
 80051f8:	ed91 7a0a 	vldr	s14, [r1, #40]	@ 0x28
 80051fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005200:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8005204:	ed83 7a05 	vstr	s14, [r3, #20]
 8005208:	6992      	ldr	r2, [r2, #24]
 800520a:	ed92 7a0a 	vldr	s14, [r2, #40]	@ 0x28
 800520e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005212:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005216:	edc3 7a06 	vstr	s15, [r3, #24]
 800521a:	4770      	bx	lr
 800521c:	447a0000 	ldrbtmi	r0, [sl], #-0
 8005220:	20000fdc 	ldrdcs	r0, [r0], -ip

08005224 <MX_DMA_Init>:
 8005224:	b510      	push	{r4, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	2400      	movs	r4, #0
 800522a:	9401      	str	r4, [sp, #4]
 800522c:	4b0d      	ldr	r3, [pc, #52]	@ (8005264 <MX_DMA_Init+0x40>)
 800522e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005230:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8005234:	631a      	str	r2, [r3, #48]	@ 0x30
 8005236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005238:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800523c:	9301      	str	r3, [sp, #4]
 800523e:	9b01      	ldr	r3, [sp, #4]
 8005240:	4622      	mov	r2, r4
 8005242:	4621      	mov	r1, r4
 8005244:	203a      	movs	r0, #58	@ 0x3a
 8005246:	f7fc fbc5 	bl	80019d4 <HAL_NVIC_SetPriority>
 800524a:	203a      	movs	r0, #58	@ 0x3a
 800524c:	f7fc fbd2 	bl	80019f4 <HAL_NVIC_EnableIRQ>
 8005250:	4622      	mov	r2, r4
 8005252:	4621      	mov	r1, r4
 8005254:	2046      	movs	r0, #70	@ 0x46
 8005256:	f7fc fbbd 	bl	80019d4 <HAL_NVIC_SetPriority>
 800525a:	2046      	movs	r0, #70	@ 0x46
 800525c:	f7fc fbca 	bl	80019f4 <HAL_NVIC_EnableIRQ>
 8005260:	b002      	add	sp, #8
 8005262:	bd10      	pop	{r4, pc}
 8005264:	40023800 	andmi	r3, r2, r0, lsl #16

08005268 <MX_UART1_Init>:
 8005268:	b508      	push	{r3, lr}
 800526a:	4808      	ldr	r0, [pc, #32]	@ (800528c <MX_UART1_Init+0x24>)
 800526c:	4b08      	ldr	r3, [pc, #32]	@ (8005290 <MX_UART1_Init+0x28>)
 800526e:	6003      	str	r3, [r0, #0]
 8005270:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
 8005274:	6043      	str	r3, [r0, #4]
 8005276:	2300      	movs	r3, #0
 8005278:	6083      	str	r3, [r0, #8]
 800527a:	60c3      	str	r3, [r0, #12]
 800527c:	6103      	str	r3, [r0, #16]
 800527e:	220c      	movs	r2, #12
 8005280:	6142      	str	r2, [r0, #20]
 8005282:	6183      	str	r3, [r0, #24]
 8005284:	61c3      	str	r3, [r0, #28]
 8005286:	f7fd ff88 	bl	800319a <HAL_UART_Init>
 800528a:	bd08      	pop	{r3, pc}
 800528c:	2000113c 	andcs	r1, r0, ip, lsr r1
 8005290:	40011000 	andmi	r1, r1, r0

08005294 <_ros_interfacereaction_function_0>:
 8005294:	b508      	push	{r3, lr}
 8005296:	4b04      	ldr	r3, [pc, #16]	@ (80052a8 <_ros_interfacereaction_function_0+0x14>)
 8005298:	2265      	movs	r2, #101	@ 0x65
 800529a:	701a      	strb	r2, [r3, #0]
 800529c:	f7ff ffc2 	bl	8005224 <MX_DMA_Init>
 80052a0:	f7ff ffe2 	bl	8005268 <MX_UART1_Init>
 80052a4:	bd08      	pop	{r3, pc}
 80052a6:	bf00      	nop
 80052a8:	20001014 	andcs	r1, r0, r4, lsl r0

080052ac <_ros_interfacereaction_function_1>:
 80052ac:	4b18      	ldr	r3, [pc, #96]	@ (8005310 <_ros_interfacereaction_function_1+0x64>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	b103      	cbz	r3, 80052b4 <_ros_interfacereaction_function_1+0x8>
 80052b2:	4770      	bx	lr
 80052b4:	b510      	push	{r4, lr}
 80052b6:	b08c      	sub	sp, #48	@ 0x30
 80052b8:	4b15      	ldr	r3, [pc, #84]	@ (8005310 <_ros_interfacereaction_function_1+0x64>)
 80052ba:	2201      	movs	r2, #1
 80052bc:	601a      	str	r2, [r3, #0]
 80052be:	4a15      	ldr	r2, [pc, #84]	@ (8005314 <_ros_interfacereaction_function_1+0x68>)
 80052c0:	4c15      	ldr	r4, [pc, #84]	@ (8005318 <_ros_interfacereaction_function_1+0x6c>)
 80052c2:	4b16      	ldr	r3, [pc, #88]	@ (800531c <_ros_interfacereaction_function_1+0x70>)
 80052c4:	6999      	ldr	r1, [r3, #24]
 80052c6:	910b      	str	r1, [sp, #44]	@ 0x2c
 80052c8:	6959      	ldr	r1, [r3, #20]
 80052ca:	910a      	str	r1, [sp, #40]	@ 0x28
 80052cc:	6919      	ldr	r1, [r3, #16]
 80052ce:	9109      	str	r1, [sp, #36]	@ 0x24
 80052d0:	68d9      	ldr	r1, [r3, #12]
 80052d2:	9108      	str	r1, [sp, #32]
 80052d4:	6899      	ldr	r1, [r3, #8]
 80052d6:	9107      	str	r1, [sp, #28]
 80052d8:	6859      	ldr	r1, [r3, #4]
 80052da:	9106      	str	r1, [sp, #24]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	9305      	str	r3, [sp, #20]
 80052e0:	6993      	ldr	r3, [r2, #24]
 80052e2:	9304      	str	r3, [sp, #16]
 80052e4:	6953      	ldr	r3, [r2, #20]
 80052e6:	9303      	str	r3, [sp, #12]
 80052e8:	6913      	ldr	r3, [r2, #16]
 80052ea:	9302      	str	r3, [sp, #8]
 80052ec:	68d3      	ldr	r3, [r2, #12]
 80052ee:	9301      	str	r3, [sp, #4]
 80052f0:	6893      	ldr	r3, [r2, #8]
 80052f2:	9300      	str	r3, [sp, #0]
 80052f4:	6853      	ldr	r3, [r2, #4]
 80052f6:	6812      	ldr	r2, [r2, #0]
 80052f8:	4909      	ldr	r1, [pc, #36]	@ (8005320 <_ros_interfacereaction_function_1+0x74>)
 80052fa:	4620      	mov	r0, r4
 80052fc:	f008 f8e0 	bl	800d4c0 <siprintf>
 8005300:	b282      	uxth	r2, r0
 8005302:	4621      	mov	r1, r4
 8005304:	4807      	ldr	r0, [pc, #28]	@ (8005324 <_ros_interfacereaction_function_1+0x78>)
 8005306:	f7fe f847 	bl	8003398 <HAL_UART_Transmit_DMA>
 800530a:	b00c      	add	sp, #48	@ 0x30
 800530c:	bd10      	pop	{r4, pc}
 800530e:	bf00      	nop
 8005310:	20000fac 	andcs	r0, r0, ip, lsr #31
 8005314:	20000ff8 	strdcs	r0, [r0], -r8
 8005318:	20001014 	andcs	r1, r0, r4, lsl r0
 800531c:	20000fdc 	ldrdcs	r0, [r0], -ip
 8005320:	0800e1ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sp, lr, pc}
 8005324:	2000113c 	andcs	r1, r0, ip, lsr r1

08005328 <_ros_interfacereaction_function_2>:
 8005328:	b530      	push	{r4, r5, lr}
 800532a:	b085      	sub	sp, #20
 800532c:	f8d0 5098 	ldr.w	r5, [r0, #152]	@ 0x98
 8005330:	2300      	movs	r3, #0
 8005332:	2201      	movs	r2, #1
 8005334:	4946      	ldr	r1, [pc, #280]	@ (8005450 <_ros_interfacereaction_function_2+0x128>)
 8005336:	4847      	ldr	r0, [pc, #284]	@ (8005454 <_ros_interfacereaction_function_2+0x12c>)
 8005338:	f7fd ffc5 	bl	80032c6 <HAL_UART_Receive>
 800533c:	b918      	cbnz	r0, 8005346 <_ros_interfacereaction_function_2+0x1e>
 800533e:	4b44      	ldr	r3, [pc, #272]	@ (8005450 <_ros_interfacereaction_function_2+0x128>)
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	2b70      	cmp	r3, #112	@ 0x70
 8005344:	d001      	beq.n	800534a <_ros_interfacereaction_function_2+0x22>
 8005346:	b005      	add	sp, #20
 8005348:	bd30      	pop	{r4, r5, pc}
 800534a:	2364      	movs	r3, #100	@ 0x64
 800534c:	220e      	movs	r2, #14
 800534e:	4940      	ldr	r1, [pc, #256]	@ (8005450 <_ros_interfacereaction_function_2+0x128>)
 8005350:	4840      	ldr	r0, [pc, #256]	@ (8005454 <_ros_interfacereaction_function_2+0x12c>)
 8005352:	f7fd ffb8 	bl	80032c6 <HAL_UART_Receive>
 8005356:	2800      	cmp	r0, #0
 8005358:	d1f5      	bne.n	8005346 <_ros_interfacereaction_function_2+0x1e>
 800535a:	2300      	movs	r3, #0
 800535c:	e00b      	b.n	8005376 <_ros_interfacereaction_function_2+0x4e>
 800535e:	005a      	lsls	r2, r3, #1
 8005360:	3201      	adds	r2, #1
 8005362:	493b      	ldr	r1, [pc, #236]	@ (8005450 <_ros_interfacereaction_function_2+0x128>)
 8005364:	5c8a      	ldrb	r2, [r1, r2]
 8005366:	f811 1013 	ldrb.w	r1, [r1, r3, lsl #1]
 800536a:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 800536e:	493a      	ldr	r1, [pc, #232]	@ (8005458 <_ros_interfacereaction_function_2+0x130>)
 8005370:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8005374:	3301      	adds	r3, #1
 8005376:	2b06      	cmp	r3, #6
 8005378:	ddf1      	ble.n	800535e <_ros_interfacereaction_function_2+0x36>
 800537a:	4a37      	ldr	r2, [pc, #220]	@ (8005458 <_ros_interfacereaction_function_2+0x130>)
 800537c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005380:	ee07 3a10 	vmov	s14, r3
 8005384:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005388:	eddf 7a34 	vldr	s15, [pc, #208]	@ 800545c <_ros_interfacereaction_function_2+0x134>
 800538c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005390:	4b33      	ldr	r3, [pc, #204]	@ (8005460 <_ros_interfacereaction_function_2+0x138>)
 8005392:	edc3 6a00 	vstr	s13, [r3]
 8005396:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 800539a:	ee07 1a10 	vmov	s14, r1
 800539e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80053a2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80053a6:	edc3 6a01 	vstr	s13, [r3, #4]
 80053aa:	f9b2 1004 	ldrsh.w	r1, [r2, #4]
 80053ae:	ee07 1a10 	vmov	s14, r1
 80053b2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80053b6:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80053ba:	ed83 6a02 	vstr	s12, [r3, #8]
 80053be:	f9b2 1006 	ldrsh.w	r1, [r2, #6]
 80053c2:	ee07 1a10 	vmov	s14, r1
 80053c6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80053ca:	ee87 6a27 	vdiv.f32	s12, s14, s15
 80053ce:	ed83 6a03 	vstr	s12, [r3, #12]
 80053d2:	ed83 6a04 	vstr	s12, [r3, #16]
 80053d6:	edc3 6a05 	vstr	s13, [r3, #20]
 80053da:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 80053de:	ee07 2a10 	vmov	s14, r2
 80053e2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80053e6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80053ea:	edc3 6a06 	vstr	s13, [r3, #24]
 80053ee:	2400      	movs	r4, #0
 80053f0:	e000      	b.n	80053f4 <_ros_interfacereaction_function_2+0xcc>
 80053f2:	3401      	adds	r4, #1
 80053f4:	2c06      	cmp	r4, #6
 80053f6:	dc14      	bgt.n	8005422 <_ros_interfacereaction_function_2+0xfa>
 80053f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053fc:	4b18      	ldr	r3, [pc, #96]	@ (8005460 <_ros_interfacereaction_function_2+0x138>)
 80053fe:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	6293      	str	r3, [r2, #40]	@ 0x28
 8005406:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 800540a:	f006 f9ed 	bl	800b7e8 <lf_set_present>
 800540e:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8005412:	68c3      	ldr	r3, [r0, #12]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d0ec      	beq.n	80053f2 <_ros_interfacereaction_function_2+0xca>
 8005418:	2201      	movs	r2, #1
 800541a:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800541c:	f006 f827 	bl	800b46e <_lf_initialize_token_with_value>
 8005420:	e7e7      	b.n	80053f2 <_ros_interfacereaction_function_2+0xca>
 8005422:	490d      	ldr	r1, [pc, #52]	@ (8005458 <_ros_interfacereaction_function_2+0x130>)
 8005424:	f9b1 3006 	ldrsh.w	r3, [r1, #6]
 8005428:	f9b1 2008 	ldrsh.w	r2, [r1, #8]
 800542c:	f9b1 000a 	ldrsh.w	r0, [r1, #10]
 8005430:	f9b1 400c 	ldrsh.w	r4, [r1, #12]
 8005434:	9403      	str	r4, [sp, #12]
 8005436:	9002      	str	r0, [sp, #8]
 8005438:	9201      	str	r2, [sp, #4]
 800543a:	9300      	str	r3, [sp, #0]
 800543c:	f9b1 3004 	ldrsh.w	r3, [r1, #4]
 8005440:	f9b1 2002 	ldrsh.w	r2, [r1, #2]
 8005444:	f9b1 1000 	ldrsh.w	r1, [r1]
 8005448:	4806      	ldr	r0, [pc, #24]	@ (8005464 <_ros_interfacereaction_function_2+0x13c>)
 800544a:	f008 fa0b 	bl	800d864 <iprintf>
 800544e:	e77a      	b.n	8005346 <_ros_interfacereaction_function_2+0x1e>
 8005450:	20001048 	andcs	r1, r0, r8, asr #32
 8005454:	2000113c 	andcs	r1, r0, ip, lsr r1
 8005458:	20000fcc 	andcs	r0, r0, ip, asr #31
 800545c:	447a0000 	ldrbtmi	r0, [sl], #-0
 8005460:	20000fb0 			@ <UNDEFINED> instruction: 0x20000fb0
 8005464:	0800e21c 	stmdaeq	r0, {r2, r3, r4, r9, sp, lr, pc}

08005468 <HAL_UART_TxCpltCallback>:
 8005468:	4b03      	ldr	r3, [pc, #12]	@ (8005478 <HAL_UART_TxCpltCallback+0x10>)
 800546a:	4283      	cmp	r3, r0
 800546c:	d000      	beq.n	8005470 <HAL_UART_TxCpltCallback+0x8>
 800546e:	4770      	bx	lr
 8005470:	4b02      	ldr	r3, [pc, #8]	@ (800547c <HAL_UART_TxCpltCallback+0x14>)
 8005472:	2200      	movs	r2, #0
 8005474:	601a      	str	r2, [r3, #0]
 8005476:	e7fa      	b.n	800546e <HAL_UART_TxCpltCallback+0x6>
 8005478:	2000113c 	andcs	r1, r0, ip, lsr r1
 800547c:	20000fac 	andcs	r0, r0, ip, lsr #31

08005480 <new__ros_interface>:
 8005480:	b570      	push	{r4, r5, r6, lr}
 8005482:	f44f 6087 	mov.w	r0, #1080	@ 0x438
 8005486:	f005 f8db 	bl	800a640 <lf_new_reactor>
 800548a:	64c0      	str	r0, [r0, #76]	@ 0x4c
 800548c:	f8c0 0084 	str.w	r0, [r0, #132]	@ 0x84
 8005490:	2200      	movs	r2, #0
 8005492:	f8c0 20a8 	str.w	r2, [r0, #168]	@ 0xa8
 8005496:	4954      	ldr	r1, [pc, #336]	@ (80055e8 <new__ros_interface+0x168>)
 8005498:	f8c0 10a0 	str.w	r1, [r0, #160]	@ 0xa0
 800549c:	f8c0 00a4 	str.w	r0, [r0, #164]	@ 0xa4
 80054a0:	f8c0 20e4 	str.w	r2, [r0, #228]	@ 0xe4
 80054a4:	f8c0 20e8 	str.w	r2, [r0, #232]	@ 0xe8
 80054a8:	4c50      	ldr	r4, [pc, #320]	@ (80055ec <new__ros_interface+0x16c>)
 80054aa:	f8c0 40f4 	str.w	r4, [r0, #244]	@ 0xf4
 80054ae:	f8c0 20f8 	str.w	r2, [r0, #248]	@ 0xf8
 80054b2:	2101      	movs	r1, #1
 80054b4:	f8c0 1108 	str.w	r1, [r0, #264]	@ 0x108
 80054b8:	4d4d      	ldr	r5, [pc, #308]	@ (80055f0 <new__ros_interface+0x170>)
 80054ba:	f8c0 5100 	str.w	r5, [r0, #256]	@ 0x100
 80054be:	f8c0 0104 	str.w	r0, [r0, #260]	@ 0x104
 80054c2:	f8c0 2144 	str.w	r2, [r0, #324]	@ 0x144
 80054c6:	f8c0 2148 	str.w	r2, [r0, #328]	@ 0x148
 80054ca:	f8c0 4154 	str.w	r4, [r0, #340]	@ 0x154
 80054ce:	f8c0 2158 	str.w	r2, [r0, #344]	@ 0x158
 80054d2:	2502      	movs	r5, #2
 80054d4:	f8c0 5168 	str.w	r5, [r0, #360]	@ 0x168
 80054d8:	4d46      	ldr	r5, [pc, #280]	@ (80055f4 <new__ros_interface+0x174>)
 80054da:	f8c0 5160 	str.w	r5, [r0, #352]	@ 0x160
 80054de:	f8c0 0164 	str.w	r0, [r0, #356]	@ 0x164
 80054e2:	f8c0 21a4 	str.w	r2, [r0, #420]	@ 0x1a4
 80054e6:	f8c0 21a8 	str.w	r2, [r0, #424]	@ 0x1a8
 80054ea:	f8c0 41b4 	str.w	r4, [r0, #436]	@ 0x1b4
 80054ee:	f8c0 21b8 	str.w	r2, [r0, #440]	@ 0x1b8
 80054f2:	2503      	movs	r5, #3
 80054f4:	f8c0 51c8 	str.w	r5, [r0, #456]	@ 0x1c8
 80054f8:	4d3f      	ldr	r5, [pc, #252]	@ (80055f8 <new__ros_interface+0x178>)
 80054fa:	f8c0 51c0 	str.w	r5, [r0, #448]	@ 0x1c0
 80054fe:	f8c0 01c4 	str.w	r0, [r0, #452]	@ 0x1c4
 8005502:	f8c0 2204 	str.w	r2, [r0, #516]	@ 0x204
 8005506:	f8c0 2208 	str.w	r2, [r0, #520]	@ 0x208
 800550a:	f8c0 4214 	str.w	r4, [r0, #532]	@ 0x214
 800550e:	f8c0 2218 	str.w	r2, [r0, #536]	@ 0x218
 8005512:	2504      	movs	r5, #4
 8005514:	f8c0 5228 	str.w	r5, [r0, #552]	@ 0x228
 8005518:	4e38      	ldr	r6, [pc, #224]	@ (80055fc <new__ros_interface+0x17c>)
 800551a:	f8c0 6220 	str.w	r6, [r0, #544]	@ 0x220
 800551e:	f8c0 0224 	str.w	r0, [r0, #548]	@ 0x224
 8005522:	f8c0 2264 	str.w	r2, [r0, #612]	@ 0x264
 8005526:	f8c0 2268 	str.w	r2, [r0, #616]	@ 0x268
 800552a:	f8c0 4274 	str.w	r4, [r0, #628]	@ 0x274
 800552e:	f8c0 2278 	str.w	r2, [r0, #632]	@ 0x278
 8005532:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80055e0 <new__ros_interface+0x160>
 8005536:	ed80 7bae 	vstr	d7, [r0, #696]	@ 0x2b8
 800553a:	f8c0 22c0 	str.w	r2, [r0, #704]	@ 0x2c0
 800553e:	f500 7480 	add.w	r4, r0, #256	@ 0x100
 8005542:	f8c0 42d0 	str.w	r4, [r0, #720]	@ 0x2d0
 8005546:	f500 7434 	add.w	r4, r0, #720	@ 0x2d0
 800554a:	f8c0 4294 	str.w	r4, [r0, #660]	@ 0x294
 800554e:	f8c0 1298 	str.w	r1, [r0, #664]	@ 0x298
 8005552:	f880 129c 	strb.w	r1, [r0, #668]	@ 0x29c
 8005556:	ed80 7bc4 	vstr	d7, [r0, #784]	@ 0x310
 800555a:	f8c0 2318 	str.w	r2, [r0, #792]	@ 0x318
 800555e:	f500 74b0 	add.w	r4, r0, #352	@ 0x160
 8005562:	f8c0 4328 	str.w	r4, [r0, #808]	@ 0x328
 8005566:	f500 744a 	add.w	r4, r0, #808	@ 0x328
 800556a:	f8c0 42ec 	str.w	r4, [r0, #748]	@ 0x2ec
 800556e:	f8c0 12f0 	str.w	r1, [r0, #752]	@ 0x2f0
 8005572:	f880 12f4 	strb.w	r1, [r0, #756]	@ 0x2f4
 8005576:	f100 04a0 	add.w	r4, r0, #160	@ 0xa0
 800557a:	f8c0 4380 	str.w	r4, [r0, #896]	@ 0x380
 800557e:	ed80 7bda 	vstr	d7, [r0, #872]	@ 0x368
 8005582:	f8c0 2370 	str.w	r2, [r0, #880]	@ 0x370
 8005586:	f500 7460 	add.w	r4, r0, #896	@ 0x380
 800558a:	f8c0 4344 	str.w	r4, [r0, #836]	@ 0x344
 800558e:	f8c0 1348 	str.w	r1, [r0, #840]	@ 0x348
 8005592:	f880 234c 	strb.w	r2, [r0, #844]	@ 0x34c
 8005596:	ed80 7bf0 	vstr	d7, [r0, #960]	@ 0x3c0
 800559a:	f8c0 23c8 	str.w	r2, [r0, #968]	@ 0x3c8
 800559e:	f500 74e0 	add.w	r4, r0, #448	@ 0x1c0
 80055a2:	f8c0 43d8 	str.w	r4, [r0, #984]	@ 0x3d8
 80055a6:	f500 7476 	add.w	r4, r0, #984	@ 0x3d8
 80055aa:	f8c0 439c 	str.w	r4, [r0, #924]	@ 0x39c
 80055ae:	f8c0 13a0 	str.w	r1, [r0, #928]	@ 0x3a0
 80055b2:	f8c0 5388 	str.w	r5, [r0, #904]	@ 0x388
 80055b6:	f500 6484 	add.w	r4, r0, #1056	@ 0x420
 80055ba:	ed04 7b02 	vstr	d7, [r4, #-8]
 80055be:	f8c0 2420 	str.w	r2, [r0, #1056]	@ 0x420
 80055c2:	f500 7208 	add.w	r2, r0, #544	@ 0x220
 80055c6:	f8c0 2430 	str.w	r2, [r0, #1072]	@ 0x430
 80055ca:	f500 6286 	add.w	r2, r0, #1072	@ 0x430
 80055ce:	f8c0 23f4 	str.w	r2, [r0, #1012]	@ 0x3f4
 80055d2:	f8c0 13f8 	str.w	r1, [r0, #1016]	@ 0x3f8
 80055d6:	f8c0 53e0 	str.w	r5, [r0, #992]	@ 0x3e0
 80055da:	bd70      	pop	{r4, r5, r6, pc}
 80055dc:	f3af 8000 	nop.w
 80055e0:	00000000 	andeq	r0, r0, r0
 80055e4:	80000000 	andhi	r0, r0, r0
 80055e8:	08005295 	stmdaeq	r0, {r0, r2, r4, r7, r9, ip, lr}
 80055ec:	0800e1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, lr, pc}
 80055f0:	080052ad 	stmdaeq	r0, {r0, r2, r3, r5, r7, r9, ip, lr}
 80055f4:	08005329 	stmdaeq	r0, {r0, r3, r5, r8, r9, ip, lr}
 80055f8:	08005105 	stmdaeq	r0, {r0, r2, r8, ip, lr}
 80055fc:	08005195 	stmdaeq	r0, {r0, r2, r4, r7, r8, ip, lr}

08005600 <_motorcontrollerreaction_function_0>:
 8005600:	b4f0      	push	{r4, r5, r6, r7}
 8005602:	b082      	sub	sp, #8
 8005604:	f8d0 71c0 	ldr.w	r7, [r0, #448]	@ 0x1c0
 8005608:	f8d0 6228 	ldr.w	r6, [r0, #552]	@ 0x228
 800560c:	f8d0 5290 	ldr.w	r5, [r0, #656]	@ 0x290
 8005610:	f8d0 42f8 	ldr.w	r4, [r0, #760]	@ 0x2f8
 8005614:	f8d0 1360 	ldr.w	r1, [r0, #864]	@ 0x360
 8005618:	f8d0 23c8 	ldr.w	r2, [r0, #968]	@ 0x3c8
 800561c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800561e:	9301      	str	r3, [sp, #4]
 8005620:	f8d0 3158 	ldr.w	r3, [r0, #344]	@ 0x158
 8005624:	f8d3 c028 	ldr.w	ip, [r3, #40]	@ 0x28
 8005628:	9b01      	ldr	r3, [sp, #4]
 800562a:	f8c3 c000 	str.w	ip, [r3]
 800562e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8005630:	f8d7 c028 	ldr.w	ip, [r7, #40]	@ 0x28
 8005634:	f8c3 c004 	str.w	ip, [r3, #4]
 8005638:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800563a:	f8d6 c028 	ldr.w	ip, [r6, #40]	@ 0x28
 800563e:	f8c3 c008 	str.w	ip, [r3, #8]
 8005642:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8005644:	f8d5 c028 	ldr.w	ip, [r5, #40]	@ 0x28
 8005648:	f8c3 c00c 	str.w	ip, [r3, #12]
 800564c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800564e:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005652:	f8c3 c010 	str.w	ip, [r3, #16]
 8005656:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8005658:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800565a:	6159      	str	r1, [r3, #20]
 800565c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800565e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005660:	619a      	str	r2, [r3, #24]
 8005662:	b002      	add	sp, #8
 8005664:	bcf0      	pop	{r4, r5, r6, r7}
 8005666:	4770      	bx	lr

08005668 <_motorcontrollerreaction_function_1>:
 8005668:	b430      	push	{r4, r5}
 800566a:	6b45      	ldr	r5, [r0, #52]	@ 0x34
 800566c:	6ec4      	ldr	r4, [r0, #108]	@ 0x6c
 800566e:	2300      	movs	r3, #0
 8005670:	e00d      	b.n	800568e <_motorcontrollerreaction_function_1+0x26>
 8005672:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8005676:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8005678:	f891 1028 	ldrb.w	r1, [r1, #40]	@ 0x28
 800567c:	54d1      	strb	r1, [r2, r3]
 800567e:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8005682:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 8005684:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8005688:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800568a:	6011      	str	r1, [r2, #0]
 800568c:	3301      	adds	r3, #1
 800568e:	2b06      	cmp	r3, #6
 8005690:	ddef      	ble.n	8005672 <_motorcontrollerreaction_function_1+0xa>
 8005692:	bc30      	pop	{r4, r5}
 8005694:	4770      	bx	lr

08005696 <_motorcontrollerreaction_function_2>:
 8005696:	b538      	push	{r3, r4, r5, lr}
 8005698:	4605      	mov	r5, r0
 800569a:	f8d0 4154 	ldr.w	r4, [r0, #340]	@ 0x154
 800569e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d179      	bne.n	800579a <_motorcontrollerreaction_function_2+0x104>
 80056a6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	6823      	ldr	r3, [r4, #0]
 80056ac:	629a      	str	r2, [r3, #40]	@ 0x28
 80056ae:	6820      	ldr	r0, [r4, #0]
 80056b0:	f006 f89a 	bl	800b7e8 <lf_set_present>
 80056b4:	6820      	ldr	r0, [r4, #0]
 80056b6:	68c3      	ldr	r3, [r0, #12]
 80056b8:	b11b      	cbz	r3, 80056c2 <_motorcontrollerreaction_function_2+0x2c>
 80056ba:	2201      	movs	r2, #1
 80056bc:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80056be:	f005 fed6 	bl	800b46e <_lf_initialize_token_with_value>
 80056c2:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80056c4:	785b      	ldrb	r3, [r3, #1]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d16a      	bne.n	80057a0 <_motorcontrollerreaction_function_2+0x10a>
 80056ca:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80056cc:	685a      	ldr	r2, [r3, #4]
 80056ce:	6863      	ldr	r3, [r4, #4]
 80056d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80056d2:	6860      	ldr	r0, [r4, #4]
 80056d4:	f006 f888 	bl	800b7e8 <lf_set_present>
 80056d8:	6860      	ldr	r0, [r4, #4]
 80056da:	68c3      	ldr	r3, [r0, #12]
 80056dc:	b11b      	cbz	r3, 80056e6 <_motorcontrollerreaction_function_2+0x50>
 80056de:	2201      	movs	r2, #1
 80056e0:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80056e2:	f005 fec4 	bl	800b46e <_lf_initialize_token_with_value>
 80056e6:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80056e8:	789b      	ldrb	r3, [r3, #2]
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d15b      	bne.n	80057a6 <_motorcontrollerreaction_function_2+0x110>
 80056ee:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80056f0:	689a      	ldr	r2, [r3, #8]
 80056f2:	68a3      	ldr	r3, [r4, #8]
 80056f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80056f6:	68a0      	ldr	r0, [r4, #8]
 80056f8:	f006 f876 	bl	800b7e8 <lf_set_present>
 80056fc:	68a0      	ldr	r0, [r4, #8]
 80056fe:	68c3      	ldr	r3, [r0, #12]
 8005700:	b11b      	cbz	r3, 800570a <_motorcontrollerreaction_function_2+0x74>
 8005702:	2201      	movs	r2, #1
 8005704:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8005706:	f005 feb2 	bl	800b46e <_lf_initialize_token_with_value>
 800570a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800570c:	78db      	ldrb	r3, [r3, #3]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d14c      	bne.n	80057ac <_motorcontrollerreaction_function_2+0x116>
 8005712:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8005714:	68da      	ldr	r2, [r3, #12]
 8005716:	68e3      	ldr	r3, [r4, #12]
 8005718:	629a      	str	r2, [r3, #40]	@ 0x28
 800571a:	68e0      	ldr	r0, [r4, #12]
 800571c:	f006 f864 	bl	800b7e8 <lf_set_present>
 8005720:	68e0      	ldr	r0, [r4, #12]
 8005722:	68c3      	ldr	r3, [r0, #12]
 8005724:	b11b      	cbz	r3, 800572e <_motorcontrollerreaction_function_2+0x98>
 8005726:	2201      	movs	r2, #1
 8005728:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800572a:	f005 fea0 	bl	800b46e <_lf_initialize_token_with_value>
 800572e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8005730:	791b      	ldrb	r3, [r3, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d13d      	bne.n	80057b2 <_motorcontrollerreaction_function_2+0x11c>
 8005736:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8005738:	691a      	ldr	r2, [r3, #16]
 800573a:	6923      	ldr	r3, [r4, #16]
 800573c:	629a      	str	r2, [r3, #40]	@ 0x28
 800573e:	6920      	ldr	r0, [r4, #16]
 8005740:	f006 f852 	bl	800b7e8 <lf_set_present>
 8005744:	6920      	ldr	r0, [r4, #16]
 8005746:	68c3      	ldr	r3, [r0, #12]
 8005748:	b11b      	cbz	r3, 8005752 <_motorcontrollerreaction_function_2+0xbc>
 800574a:	2201      	movs	r2, #1
 800574c:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800574e:	f005 fe8e 	bl	800b46e <_lf_initialize_token_with_value>
 8005752:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8005754:	795b      	ldrb	r3, [r3, #5]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d12e      	bne.n	80057b8 <_motorcontrollerreaction_function_2+0x122>
 800575a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800575c:	695a      	ldr	r2, [r3, #20]
 800575e:	6963      	ldr	r3, [r4, #20]
 8005760:	629a      	str	r2, [r3, #40]	@ 0x28
 8005762:	6960      	ldr	r0, [r4, #20]
 8005764:	f006 f840 	bl	800b7e8 <lf_set_present>
 8005768:	6960      	ldr	r0, [r4, #20]
 800576a:	68c3      	ldr	r3, [r0, #12]
 800576c:	b11b      	cbz	r3, 8005776 <_motorcontrollerreaction_function_2+0xe0>
 800576e:	2201      	movs	r2, #1
 8005770:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8005772:	f005 fe7c 	bl	800b46e <_lf_initialize_token_with_value>
 8005776:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8005778:	799b      	ldrb	r3, [r3, #6]
 800577a:	bb03      	cbnz	r3, 80057be <_motorcontrollerreaction_function_2+0x128>
 800577c:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800577e:	699a      	ldr	r2, [r3, #24]
 8005780:	69a3      	ldr	r3, [r4, #24]
 8005782:	629a      	str	r2, [r3, #40]	@ 0x28
 8005784:	69a0      	ldr	r0, [r4, #24]
 8005786:	f006 f82f 	bl	800b7e8 <lf_set_present>
 800578a:	69a0      	ldr	r0, [r4, #24]
 800578c:	68c3      	ldr	r3, [r0, #12]
 800578e:	b11b      	cbz	r3, 8005798 <_motorcontrollerreaction_function_2+0x102>
 8005790:	2201      	movs	r2, #1
 8005792:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8005794:	f005 fe6b 	bl	800b46e <_lf_initialize_token_with_value>
 8005798:	bd38      	pop	{r3, r4, r5, pc}
 800579a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	e784      	b.n	80056aa <_motorcontrollerreaction_function_2+0x14>
 80057a0:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80057a2:	685a      	ldr	r2, [r3, #4]
 80057a4:	e793      	b.n	80056ce <_motorcontrollerreaction_function_2+0x38>
 80057a6:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80057a8:	689a      	ldr	r2, [r3, #8]
 80057aa:	e7a2      	b.n	80056f2 <_motorcontrollerreaction_function_2+0x5c>
 80057ac:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80057ae:	68da      	ldr	r2, [r3, #12]
 80057b0:	e7b1      	b.n	8005716 <_motorcontrollerreaction_function_2+0x80>
 80057b2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80057b4:	691a      	ldr	r2, [r3, #16]
 80057b6:	e7c0      	b.n	800573a <_motorcontrollerreaction_function_2+0xa4>
 80057b8:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80057ba:	695a      	ldr	r2, [r3, #20]
 80057bc:	e7cf      	b.n	800575e <_motorcontrollerreaction_function_2+0xc8>
 80057be:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80057c0:	699a      	ldr	r2, [r3, #24]
 80057c2:	e7dd      	b.n	8005780 <_motorcontrollerreaction_function_2+0xea>
 80057c4:	0000      	movs	r0, r0
	...

080057c8 <new__motorcontroller>:
 80057c8:	b570      	push	{r4, r5, r6, lr}
 80057ca:	f44f 60e9 	mov.w	r0, #1864	@ 0x748
 80057ce:	f004 ff37 	bl	800a640 <lf_new_reactor>
 80057d2:	6600      	str	r0, [r0, #96]	@ 0x60
 80057d4:	f8c0 0098 	str.w	r0, [r0, #152]	@ 0x98
 80057d8:	f8c0 00d0 	str.w	r0, [r0, #208]	@ 0xd0
 80057dc:	f8c0 0108 	str.w	r0, [r0, #264]	@ 0x108
 80057e0:	f8c0 0140 	str.w	r0, [r0, #320]	@ 0x140
 80057e4:	f06f 0501 	mvn.w	r5, #1
 80057e8:	f8c0 51b8 	str.w	r5, [r0, #440]	@ 0x1b8
 80057ec:	f500 6486 	add.w	r4, r0, #1072	@ 0x430
 80057f0:	f8c0 41b0 	str.w	r4, [r0, #432]	@ 0x1b0
 80057f4:	f500 72d8 	add.w	r2, r0, #432	@ 0x1b0
 80057f8:	f8c0 2174 	str.w	r2, [r0, #372]	@ 0x174
 80057fc:	ed9f 7b6e 	vldr	d7, [pc, #440]	@ 80059b8 <new__motorcontroller+0x1f0>
 8005800:	ed80 7b66 	vstr	d7, [r0, #408]	@ 0x198
 8005804:	2200      	movs	r2, #0
 8005806:	f8c0 21a0 	str.w	r2, [r0, #416]	@ 0x1a0
 800580a:	2101      	movs	r1, #1
 800580c:	f8c0 1178 	str.w	r1, [r0, #376]	@ 0x178
 8005810:	f8c0 5220 	str.w	r5, [r0, #544]	@ 0x220
 8005814:	f8c0 4218 	str.w	r4, [r0, #536]	@ 0x218
 8005818:	f500 7606 	add.w	r6, r0, #536	@ 0x218
 800581c:	f8c0 61dc 	str.w	r6, [r0, #476]	@ 0x1dc
 8005820:	ed80 7b80 	vstr	d7, [r0, #512]	@ 0x200
 8005824:	f8c0 2208 	str.w	r2, [r0, #520]	@ 0x208
 8005828:	f8c0 11e0 	str.w	r1, [r0, #480]	@ 0x1e0
 800582c:	f8c0 5288 	str.w	r5, [r0, #648]	@ 0x288
 8005830:	f8c0 4280 	str.w	r4, [r0, #640]	@ 0x280
 8005834:	f500 7620 	add.w	r6, r0, #640	@ 0x280
 8005838:	f8c0 6244 	str.w	r6, [r0, #580]	@ 0x244
 800583c:	ed80 7b9a 	vstr	d7, [r0, #616]	@ 0x268
 8005840:	f8c0 2270 	str.w	r2, [r0, #624]	@ 0x270
 8005844:	f8c0 1248 	str.w	r1, [r0, #584]	@ 0x248
 8005848:	f8c0 52f0 	str.w	r5, [r0, #752]	@ 0x2f0
 800584c:	f8c0 42e8 	str.w	r4, [r0, #744]	@ 0x2e8
 8005850:	f500 763a 	add.w	r6, r0, #744	@ 0x2e8
 8005854:	f8c0 62ac 	str.w	r6, [r0, #684]	@ 0x2ac
 8005858:	ed80 7bb4 	vstr	d7, [r0, #720]	@ 0x2d0
 800585c:	f8c0 22d8 	str.w	r2, [r0, #728]	@ 0x2d8
 8005860:	f8c0 12b0 	str.w	r1, [r0, #688]	@ 0x2b0
 8005864:	f8c0 5358 	str.w	r5, [r0, #856]	@ 0x358
 8005868:	f8c0 4350 	str.w	r4, [r0, #848]	@ 0x350
 800586c:	f500 7654 	add.w	r6, r0, #848	@ 0x350
 8005870:	f8c0 6314 	str.w	r6, [r0, #788]	@ 0x314
 8005874:	ed80 7bce 	vstr	d7, [r0, #824]	@ 0x338
 8005878:	f8c0 2340 	str.w	r2, [r0, #832]	@ 0x340
 800587c:	f8c0 1318 	str.w	r1, [r0, #792]	@ 0x318
 8005880:	f8c0 53c0 	str.w	r5, [r0, #960]	@ 0x3c0
 8005884:	f8c0 43b8 	str.w	r4, [r0, #952]	@ 0x3b8
 8005888:	f500 766e 	add.w	r6, r0, #952	@ 0x3b8
 800588c:	f8c0 637c 	str.w	r6, [r0, #892]	@ 0x37c
 8005890:	ed80 7be8 	vstr	d7, [r0, #928]	@ 0x3a0
 8005894:	f8c0 23a8 	str.w	r2, [r0, #936]	@ 0x3a8
 8005898:	f8c0 1380 	str.w	r1, [r0, #896]	@ 0x380
 800589c:	f8c0 5428 	str.w	r5, [r0, #1064]	@ 0x428
 80058a0:	f8c0 4420 	str.w	r4, [r0, #1056]	@ 0x420
 80058a4:	f500 6484 	add.w	r4, r0, #1056	@ 0x420
 80058a8:	f8c0 43e4 	str.w	r4, [r0, #996]	@ 0x3e4
 80058ac:	f500 6482 	add.w	r4, r0, #1040	@ 0x410
 80058b0:	ed04 7b02 	vstr	d7, [r4, #-8]
 80058b4:	f8c0 2410 	str.w	r2, [r0, #1040]	@ 0x410
 80058b8:	f8c0 13e8 	str.w	r1, [r0, #1000]	@ 0x3e8
 80058bc:	f8c0 2438 	str.w	r2, [r0, #1080]	@ 0x438
 80058c0:	4c3f      	ldr	r4, [pc, #252]	@ (80059c0 <new__motorcontroller+0x1f8>)
 80058c2:	f8c0 4430 	str.w	r4, [r0, #1072]	@ 0x430
 80058c6:	f8c0 0434 	str.w	r0, [r0, #1076]	@ 0x434
 80058ca:	f8c0 2474 	str.w	r2, [r0, #1140]	@ 0x474
 80058ce:	f8c0 2478 	str.w	r2, [r0, #1144]	@ 0x478
 80058d2:	4c3c      	ldr	r4, [pc, #240]	@ (80059c4 <new__motorcontroller+0x1fc>)
 80058d4:	f8c0 4484 	str.w	r4, [r0, #1156]	@ 0x484
 80058d8:	f8c0 2488 	str.w	r2, [r0, #1160]	@ 0x488
 80058dc:	f8c0 1498 	str.w	r1, [r0, #1176]	@ 0x498
 80058e0:	4d39      	ldr	r5, [pc, #228]	@ (80059c8 <new__motorcontroller+0x200>)
 80058e2:	f8c0 5490 	str.w	r5, [r0, #1168]	@ 0x490
 80058e6:	f8c0 0494 	str.w	r0, [r0, #1172]	@ 0x494
 80058ea:	f8c0 24d4 	str.w	r2, [r0, #1236]	@ 0x4d4
 80058ee:	f8c0 24d8 	str.w	r2, [r0, #1240]	@ 0x4d8
 80058f2:	f8c0 44e4 	str.w	r4, [r0, #1252]	@ 0x4e4
 80058f6:	f8c0 24e8 	str.w	r2, [r0, #1256]	@ 0x4e8
 80058fa:	2502      	movs	r5, #2
 80058fc:	f8c0 54f8 	str.w	r5, [r0, #1272]	@ 0x4f8
 8005900:	4d32      	ldr	r5, [pc, #200]	@ (80059cc <new__motorcontroller+0x204>)
 8005902:	f8c0 54f0 	str.w	r5, [r0, #1264]	@ 0x4f0
 8005906:	f8c0 04f4 	str.w	r0, [r0, #1268]	@ 0x4f4
 800590a:	f8c0 2534 	str.w	r2, [r0, #1332]	@ 0x534
 800590e:	f8c0 2538 	str.w	r2, [r0, #1336]	@ 0x538
 8005912:	f8c0 4544 	str.w	r4, [r0, #1348]	@ 0x544
 8005916:	f8c0 2548 	str.w	r2, [r0, #1352]	@ 0x548
 800591a:	f500 64b2 	add.w	r4, r0, #1424	@ 0x590
 800591e:	ed04 7b02 	vstr	d7, [r4, #-8]
 8005922:	f8c0 2590 	str.w	r2, [r0, #1424]	@ 0x590
 8005926:	f500 649e 	add.w	r4, r0, #1264	@ 0x4f0
 800592a:	f8c0 45a0 	str.w	r4, [r0, #1440]	@ 0x5a0
 800592e:	f500 64b4 	add.w	r4, r0, #1440	@ 0x5a0
 8005932:	f8c0 4564 	str.w	r4, [r0, #1380]	@ 0x564
 8005936:	f8c0 1568 	str.w	r1, [r0, #1384]	@ 0x568
 800593a:	f880 156c 	strb.w	r1, [r0, #1388]	@ 0x56c
 800593e:	f500 64bc 	add.w	r4, r0, #1504	@ 0x5e0
 8005942:	ed84 7b00 	vstr	d7, [r4]
 8005946:	f8c0 25e8 	str.w	r2, [r0, #1512]	@ 0x5e8
 800594a:	f500 6492 	add.w	r4, r0, #1168	@ 0x490
 800594e:	f8c0 45f8 	str.w	r4, [r0, #1528]	@ 0x5f8
 8005952:	f500 65bf 	add.w	r5, r0, #1528	@ 0x5f8
 8005956:	f8c0 55bc 	str.w	r5, [r0, #1468]	@ 0x5bc
 800595a:	f8c0 15c0 	str.w	r1, [r0, #1472]	@ 0x5c0
 800595e:	f8c0 15a8 	str.w	r1, [r0, #1448]	@ 0x5a8
 8005962:	f500 65c8 	add.w	r5, r0, #1600	@ 0x640
 8005966:	ed05 7b02 	vstr	d7, [r5, #-8]
 800596a:	f8c0 2640 	str.w	r2, [r0, #1600]	@ 0x640
 800596e:	f8c0 4650 	str.w	r4, [r0, #1616]	@ 0x650
 8005972:	f500 64ca 	add.w	r4, r0, #1616	@ 0x650
 8005976:	f8c0 4614 	str.w	r4, [r0, #1556]	@ 0x614
 800597a:	f8c0 1618 	str.w	r1, [r0, #1560]	@ 0x618
 800597e:	2104      	movs	r1, #4
 8005980:	f8c0 1600 	str.w	r1, [r0, #1536]	@ 0x600
 8005984:	f500 64d2 	add.w	r4, r0, #1680	@ 0x690
 8005988:	ed84 7b00 	vstr	d7, [r4]
 800598c:	f8c0 2698 	str.w	r2, [r0, #1688]	@ 0x698
 8005990:	f8c0 1658 	str.w	r1, [r0, #1624]	@ 0x658
 8005994:	f500 64dc 	add.w	r4, r0, #1760	@ 0x6e0
 8005998:	ed84 7b00 	vstr	d7, [r4]
 800599c:	f8c0 26e8 	str.w	r2, [r0, #1768]	@ 0x6e8
 80059a0:	f8c0 16a8 	str.w	r1, [r0, #1704]	@ 0x6a8
 80059a4:	f500 64e6 	add.w	r4, r0, #1840	@ 0x730
 80059a8:	ed84 7b00 	vstr	d7, [r4]
 80059ac:	f8c0 2738 	str.w	r2, [r0, #1848]	@ 0x738
 80059b0:	f8c0 16f8 	str.w	r1, [r0, #1784]	@ 0x6f8
 80059b4:	bd70      	pop	{r4, r5, r6, pc}
 80059b6:	bf00      	nop
 80059b8:	00000000 	andeq	r0, r0, r0
 80059bc:	80000000 	andhi	r0, r0, r0
 80059c0:	08005601 	stmdaeq	r0, {r0, r9, sl, ip, lr}
 80059c4:	0800e1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, lr, pc}
 80059c8:	08005669 	stmdaeq	r0, {r0, r3, r5, r6, r9, sl, ip, lr}
 80059cc:	08005697 	stmdaeq	r0, {r0, r1, r2, r4, r7, r9, sl, ip, lr}

080059d0 <_seacontroller0reaction_function_0>:
 80059d0:	b538      	push	{r3, r4, r5, lr}
 80059d2:	4604      	mov	r4, r0
 80059d4:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 80059d8:	f8d0 50c4 	ldr.w	r5, [r0, #196]	@ 0xc4
 80059dc:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80059e0:	ed90 7a13 	vldr	s14, [r0, #76]	@ 0x4c
 80059e4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80059e8:	edc0 7a13 	vstr	s15, [r0, #76]	@ 0x4c
 80059ec:	edd0 6a0c 	vldr	s13, [r0, #48]	@ 0x30
 80059f0:	eef4 7ae6 	vcmpe.f32	s15, s13
 80059f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059f8:	dc08      	bgt.n	8005a0c <_seacontroller0reaction_function_0+0x3c>
 80059fa:	eef1 6a66 	vneg.f32	s13, s13
 80059fe:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a06:	d513      	bpl.n	8005a30 <_seacontroller0reaction_function_0+0x60>
 8005a08:	2101      	movs	r1, #1
 8005a0a:	e000      	b.n	8005a0e <_seacontroller0reaction_function_0+0x3e>
 8005a0c:	2101      	movs	r1, #1
 8005a0e:	4608      	mov	r0, r1
 8005a10:	edd4 6a0d 	vldr	s13, [r4, #52]	@ 0x34
 8005a14:	eef4 6ac7 	vcmpe.f32	s13, s14
 8005a18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a1c:	d40a      	bmi.n	8005a34 <_seacontroller0reaction_function_0+0x64>
 8005a1e:	eef1 6a66 	vneg.f32	s13, s13
 8005a22:	eef4 6ac7 	vcmpe.f32	s13, s14
 8005a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a2a:	dd17      	ble.n	8005a5c <_seacontroller0reaction_function_0+0x8c>
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e002      	b.n	8005a36 <_seacontroller0reaction_function_0+0x66>
 8005a30:	2100      	movs	r1, #0
 8005a32:	e7ec      	b.n	8005a0e <_seacontroller0reaction_function_0+0x3e>
 8005a34:	2301      	movs	r3, #1
 8005a36:	edd4 6a12 	vldr	s13, [r4, #72]	@ 0x48
 8005a3a:	ed95 7a0a 	vldr	s14, [r5, #40]	@ 0x28
 8005a3e:	eef4 6a47 	vcmp.f32	s13, s14
 8005a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a46:	d002      	beq.n	8005a4e <_seacontroller0reaction_function_0+0x7e>
 8005a48:	2200      	movs	r2, #0
 8005a4a:	6462      	str	r2, [r4, #68]	@ 0x44
 8005a4c:	6562      	str	r2, [r4, #84]	@ 0x54
 8005a4e:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8005a50:	b132      	cbz	r2, 8005a60 <_seacontroller0reaction_function_0+0x90>
 8005a52:	2a01      	cmp	r2, #1
 8005a54:	d015      	beq.n	8005a82 <_seacontroller0reaction_function_0+0xb2>
 8005a56:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8005a58:	64a3      	str	r3, [r4, #72]	@ 0x48
 8005a5a:	bd38      	pop	{r3, r4, r5, pc}
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	e7ea      	b.n	8005a36 <_seacontroller0reaction_function_0+0x66>
 8005a60:	b908      	cbnz	r0, 8005a66 <_seacontroller0reaction_function_0+0x96>
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d0f7      	beq.n	8005a56 <_seacontroller0reaction_function_0+0x86>
 8005a66:	2302      	movs	r3, #2
 8005a68:	6463      	str	r3, [r4, #68]	@ 0x44
 8005a6a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8005aa8 <_seacontroller0reaction_function_0+0xd8>
 8005a6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005a72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005a76:	ee17 2a90 	vmov	r2, s15
 8005a7a:	480c      	ldr	r0, [pc, #48]	@ (8005aac <_seacontroller0reaction_function_0+0xdc>)
 8005a7c:	f007 fef2 	bl	800d864 <iprintf>
 8005a80:	e7e9      	b.n	8005a56 <_seacontroller0reaction_function_0+0x86>
 8005a82:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8005a84:	3301      	adds	r3, #1
 8005a86:	6563      	str	r3, [r4, #84]	@ 0x54
 8005a88:	b110      	cbz	r0, 8005a90 <_seacontroller0reaction_function_0+0xc0>
 8005a8a:	2302      	movs	r3, #2
 8005a8c:	6463      	str	r3, [r4, #68]	@ 0x44
 8005a8e:	e7e2      	b.n	8005a56 <_seacontroller0reaction_function_0+0x86>
 8005a90:	ee07 3a90 	vmov	s15, r3
 8005a94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005a9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005aa0:	dbd9      	blt.n	8005a56 <_seacontroller0reaction_function_0+0x86>
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	6463      	str	r3, [r4, #68]	@ 0x44
 8005aa6:	e7d6      	b.n	8005a56 <_seacontroller0reaction_function_0+0x86>
 8005aa8:	461c4000 	ldrmi	r4, [ip], -r0
 8005aac:	0800e238 	stmdaeq	r0, {r3, r4, r5, r9, sp, lr, pc}

08005ab0 <_seacontroller0reaction_function_1>:
 8005ab0:	b538      	push	{r3, r4, r5, lr}
 8005ab2:	ed2d 8b02 	vpush	{d8}
 8005ab6:	4604      	mov	r4, r0
 8005ab8:	f8d0 2128 	ldr.w	r2, [r0, #296]	@ 0x128
 8005abc:	f8d0 1190 	ldr.w	r1, [r0, #400]	@ 0x190
 8005ac0:	f100 05f8 	add.w	r5, r0, #248	@ 0xf8
 8005ac4:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8005ac6:	b19b      	cbz	r3, 8005af0 <_seacontroller0reaction_function_1+0x40>
 8005ac8:	2b02      	cmp	r3, #2
 8005aca:	d13b      	bne.n	8005b44 <_seacontroller0reaction_function_1+0x94>
 8005acc:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8005ace:	f8c0 3120 	str.w	r3, [r0, #288]	@ 0x120
 8005ad2:	4628      	mov	r0, r5
 8005ad4:	f005 fe88 	bl	800b7e8 <lf_set_present>
 8005ad8:	f8d4 3104 	ldr.w	r3, [r4, #260]	@ 0x104
 8005adc:	b12b      	cbz	r3, 8005aea <_seacontroller0reaction_function_1+0x3a>
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f8d4 1120 	ldr.w	r1, [r4, #288]	@ 0x120
 8005ae4:	4628      	mov	r0, r5
 8005ae6:	f005 fcc2 	bl	800b46e <_lf_initialize_token_with_value>
 8005aea:	2300      	movs	r3, #0
 8005aec:	6523      	str	r3, [r4, #80]	@ 0x50
 8005aee:	e029      	b.n	8005b44 <_seacontroller0reaction_function_1+0x94>
 8005af0:	ed91 8a0a 	vldr	s16, [r1, #40]	@ 0x28
 8005af4:	ed90 7a14 	vldr	s14, [r0, #80]	@ 0x50
 8005af8:	ee78 7a47 	vsub.f32	s15, s16, s14
 8005afc:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8005b00:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b08:	dd01      	ble.n	8005b0e <_seacontroller0reaction_function_1+0x5e>
 8005b0a:	ee37 8a26 	vadd.f32	s16, s14, s13
 8005b0e:	eefb 6a04 	vmov.f32	s13, #180	@ 0xc1a00000 -20.0
 8005b12:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b1a:	d503      	bpl.n	8005b24 <_seacontroller0reaction_function_1+0x74>
 8005b1c:	eeb3 8a04 	vmov.f32	s16, #52	@ 0x41a00000  20.0
 8005b20:	ee37 8a48 	vsub.f32	s16, s14, s16
 8005b24:	ed84 8a48 	vstr	s16, [r4, #288]	@ 0x120
 8005b28:	4628      	mov	r0, r5
 8005b2a:	f005 fe5d 	bl	800b7e8 <lf_set_present>
 8005b2e:	f8d4 3104 	ldr.w	r3, [r4, #260]	@ 0x104
 8005b32:	b12b      	cbz	r3, 8005b40 <_seacontroller0reaction_function_1+0x90>
 8005b34:	2201      	movs	r2, #1
 8005b36:	f8d4 1120 	ldr.w	r1, [r4, #288]	@ 0x120
 8005b3a:	4628      	mov	r0, r5
 8005b3c:	f005 fc97 	bl	800b46e <_lf_initialize_token_with_value>
 8005b40:	ed84 8a14 	vstr	s16, [r4, #80]	@ 0x50
 8005b44:	ecbd 8b02 	vpop	{d8}
 8005b48:	bd38      	pop	{r3, r4, r5, pc}
 8005b4a:	0000      	movs	r0, r0
 8005b4c:	0000      	movs	r0, r0
	...

08005b50 <new__seacontroller0>:
 8005b50:	b570      	push	{r4, r5, r6, lr}
 8005b52:	f44f 706e 	mov.w	r0, #952	@ 0x3b8
 8005b56:	f004 fd73 	bl	800a640 <lf_new_reactor>
 8005b5a:	f100 0264 	add.w	r2, r0, #100	@ 0x64
 8005b5e:	65c2      	str	r2, [r0, #92]	@ 0x5c
 8005b60:	f8c0 0088 	str.w	r0, [r0, #136]	@ 0x88
 8005b64:	f100 0298 	add.w	r2, r0, #152	@ 0x98
 8005b68:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
 8005b6c:	f8c0 00bc 	str.w	r0, [r0, #188]	@ 0xbc
 8005b70:	f100 02cc 	add.w	r2, r0, #204	@ 0xcc
 8005b74:	f8c0 20c4 	str.w	r2, [r0, #196]	@ 0xc4
 8005b78:	f8c0 00f0 	str.w	r0, [r0, #240]	@ 0xf0
 8005b7c:	f06f 0501 	mvn.w	r5, #1
 8005b80:	f8c0 5188 	str.w	r5, [r0, #392]	@ 0x188
 8005b84:	f500 7416 	add.w	r4, r0, #600	@ 0x258
 8005b88:	f8c0 4180 	str.w	r4, [r0, #384]	@ 0x180
 8005b8c:	f500 72c0 	add.w	r2, r0, #384	@ 0x180
 8005b90:	f8c0 2144 	str.w	r2, [r0, #324]	@ 0x144
 8005b94:	ed9f 7b2e 	vldr	d7, [pc, #184]	@ 8005c50 <new__seacontroller0+0x100>
 8005b98:	ed80 7b5a 	vstr	d7, [r0, #360]	@ 0x168
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f8c0 2170 	str.w	r2, [r0, #368]	@ 0x170
 8005ba2:	2101      	movs	r1, #1
 8005ba4:	f8c0 1148 	str.w	r1, [r0, #328]	@ 0x148
 8005ba8:	f8c0 51f0 	str.w	r5, [r0, #496]	@ 0x1f0
 8005bac:	f8c0 41e8 	str.w	r4, [r0, #488]	@ 0x1e8
 8005bb0:	f500 74f4 	add.w	r4, r0, #488	@ 0x1e8
 8005bb4:	f8c0 41ac 	str.w	r4, [r0, #428]	@ 0x1ac
 8005bb8:	ed80 7b74 	vstr	d7, [r0, #464]	@ 0x1d0
 8005bbc:	f8c0 21d8 	str.w	r2, [r0, #472]	@ 0x1d8
 8005bc0:	f8c0 11b0 	str.w	r1, [r0, #432]	@ 0x1b0
 8005bc4:	f8c0 2200 	str.w	r2, [r0, #512]	@ 0x200
 8005bc8:	4c23      	ldr	r4, [pc, #140]	@ (8005c58 <new__seacontroller0+0x108>)
 8005bca:	f8c0 41f8 	str.w	r4, [r0, #504]	@ 0x1f8
 8005bce:	f8c0 01fc 	str.w	r0, [r0, #508]	@ 0x1fc
 8005bd2:	f8c0 223c 	str.w	r2, [r0, #572]	@ 0x23c
 8005bd6:	f8c0 2240 	str.w	r2, [r0, #576]	@ 0x240
 8005bda:	4c20      	ldr	r4, [pc, #128]	@ (8005c5c <new__seacontroller0+0x10c>)
 8005bdc:	f8c0 424c 	str.w	r4, [r0, #588]	@ 0x24c
 8005be0:	f8c0 2250 	str.w	r2, [r0, #592]	@ 0x250
 8005be4:	f8c0 1260 	str.w	r1, [r0, #608]	@ 0x260
 8005be8:	4d1d      	ldr	r5, [pc, #116]	@ (8005c60 <new__seacontroller0+0x110>)
 8005bea:	f8c0 5258 	str.w	r5, [r0, #600]	@ 0x258
 8005bee:	f8c0 025c 	str.w	r0, [r0, #604]	@ 0x25c
 8005bf2:	f8c0 229c 	str.w	r2, [r0, #668]	@ 0x29c
 8005bf6:	f8c0 22a0 	str.w	r2, [r0, #672]	@ 0x2a0
 8005bfa:	f8c0 42ac 	str.w	r4, [r0, #684]	@ 0x2ac
 8005bfe:	f8c0 22b0 	str.w	r2, [r0, #688]	@ 0x2b0
 8005c02:	ed80 7bbc 	vstr	d7, [r0, #752]	@ 0x2f0
 8005c06:	f8c0 22f8 	str.w	r2, [r0, #760]	@ 0x2f8
 8005c0a:	2404      	movs	r4, #4
 8005c0c:	f8c0 42b8 	str.w	r4, [r0, #696]	@ 0x2b8
 8005c10:	ed80 7bd0 	vstr	d7, [r0, #832]	@ 0x340
 8005c14:	f8c0 2348 	str.w	r2, [r0, #840]	@ 0x348
 8005c18:	f500 75fc 	add.w	r5, r0, #504	@ 0x1f8
 8005c1c:	f8c0 5358 	str.w	r5, [r0, #856]	@ 0x358
 8005c20:	f500 7656 	add.w	r6, r0, #856	@ 0x358
 8005c24:	f8c0 631c 	str.w	r6, [r0, #796]	@ 0x31c
 8005c28:	f8c0 1320 	str.w	r1, [r0, #800]	@ 0x320
 8005c2c:	f8c0 4308 	str.w	r4, [r0, #776]	@ 0x308
 8005c30:	ed80 7be6 	vstr	d7, [r0, #920]	@ 0x398
 8005c34:	f8c0 23a0 	str.w	r2, [r0, #928]	@ 0x3a0
 8005c38:	f8c0 53b0 	str.w	r5, [r0, #944]	@ 0x3b0
 8005c3c:	f500 726c 	add.w	r2, r0, #944	@ 0x3b0
 8005c40:	f8c0 2374 	str.w	r2, [r0, #884]	@ 0x374
 8005c44:	f8c0 1378 	str.w	r1, [r0, #888]	@ 0x378
 8005c48:	f8c0 4360 	str.w	r4, [r0, #864]	@ 0x360
 8005c4c:	bd70      	pop	{r4, r5, r6, pc}
 8005c4e:	bf00      	nop
 8005c50:	00000000 	andeq	r0, r0, r0
 8005c54:	80000000 	andhi	r0, r0, r0
 8005c58:	080059d1 	stmdaeq	r0, {r0, r4, r6, r7, r8, fp, ip, lr}
 8005c5c:	0800e1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, lr, pc}
 8005c60:	08005ab1 	stmdaeq	r0, {r0, r4, r5, r7, r9, fp, ip, lr}

08005c64 <_ffbcontrollerreaction_function_0>:
 8005c64:	b538      	push	{r3, r4, r5, lr}
 8005c66:	4604      	mov	r4, r0
 8005c68:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 8005c6a:	f100 05d4 	add.w	r5, r0, #212	@ 0xd4
 8005c6e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8005c72:	ed90 7a0d 	vldr	s14, [r0, #52]	@ 0x34
 8005c76:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005c7a:	edc0 7a0d 	vstr	s15, [r0, #52]	@ 0x34
 8005c7e:	ed90 6a0a 	vldr	s12, [r0, #40]	@ 0x28
 8005c82:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8005c86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c8a:	d408      	bmi.n	8005c9e <_ffbcontrollerreaction_function_0+0x3a>
 8005c8c:	eeb1 6a46 	vneg.f32	s12, s12
 8005c90:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8005c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c98:	dd13      	ble.n	8005cc2 <_ffbcontrollerreaction_function_0+0x5e>
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e000      	b.n	8005ca0 <_ffbcontrollerreaction_function_0+0x3c>
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	ed94 6a0b 	vldr	s12, [r4, #44]	@ 0x2c
 8005ca6:	eeb4 6ac7 	vcmpe.f32	s12, s14
 8005caa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cae:	d40a      	bmi.n	8005cc6 <_ffbcontrollerreaction_function_0+0x62>
 8005cb0:	eeb1 6a46 	vneg.f32	s12, s12
 8005cb4:	eeb4 6ac7 	vcmpe.f32	s12, s14
 8005cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cbc:	dd27      	ble.n	8005d0e <_ffbcontrollerreaction_function_0+0xaa>
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e002      	b.n	8005cc8 <_ffbcontrollerreaction_function_0+0x64>
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	e7ec      	b.n	8005ca0 <_ffbcontrollerreaction_function_0+0x3c>
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	4619      	mov	r1, r3
 8005cca:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8005ccc:	b30b      	cbz	r3, 8005d12 <_ffbcontrollerreaction_function_0+0xae>
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d113      	bne.n	8005cfa <_ffbcontrollerreaction_function_0+0x96>
 8005cd2:	edd4 6a08 	vldr	s13, [r4, #32]
 8005cd6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8005cda:	ed94 7a09 	vldr	s14, [r4, #36]	@ 0x24
 8005cde:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ce6:	d407      	bmi.n	8005cf8 <_ffbcontrollerreaction_function_0+0x94>
 8005ce8:	eeb1 7a47 	vneg.f32	s14, s14
 8005cec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005cf4:	dc00      	bgt.n	8005cf8 <_ffbcontrollerreaction_function_0+0x94>
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	6323      	str	r3, [r4, #48]	@ 0x30
 8005cfa:	eddf 7a16 	vldr	s15, [pc, #88]	@ 8005d54 <_ffbcontrollerreaction_function_0+0xf0>
 8005cfe:	eef4 6ae7 	vcmpe.f32	s13, s15
 8005d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d06:	d50c      	bpl.n	8005d22 <_ffbcontrollerreaction_function_0+0xbe>
 8005d08:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8005d54 <_ffbcontrollerreaction_function_0+0xf0>
 8005d0c:	e012      	b.n	8005d34 <_ffbcontrollerreaction_function_0+0xd0>
 8005d0e:	2300      	movs	r3, #0
 8005d10:	e7da      	b.n	8005cc8 <_ffbcontrollerreaction_function_0+0x64>
 8005d12:	b912      	cbnz	r2, 8005d1a <_ffbcontrollerreaction_function_0+0xb6>
 8005d14:	b111      	cbz	r1, 8005d1c <_ffbcontrollerreaction_function_0+0xb8>
 8005d16:	2301      	movs	r3, #1
 8005d18:	e000      	b.n	8005d1c <_ffbcontrollerreaction_function_0+0xb8>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	6323      	str	r3, [r4, #48]	@ 0x30
 8005d1e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8005d58 <_ffbcontrollerreaction_function_0+0xf4>
 8005d22:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8005d5c <_ffbcontrollerreaction_function_0+0xf8>
 8005d26:	eef4 6ae7 	vcmpe.f32	s13, s15
 8005d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d2e:	dd01      	ble.n	8005d34 <_ffbcontrollerreaction_function_0+0xd0>
 8005d30:	eef0 6a67 	vmov.f32	s13, s15
 8005d34:	edc4 6a3f 	vstr	s13, [r4, #252]	@ 0xfc
 8005d38:	4628      	mov	r0, r5
 8005d3a:	f005 fd55 	bl	800b7e8 <lf_set_present>
 8005d3e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	@ 0xe0
 8005d42:	b12b      	cbz	r3, 8005d50 <_ffbcontrollerreaction_function_0+0xec>
 8005d44:	2201      	movs	r2, #1
 8005d46:	f8d4 10fc 	ldr.w	r1, [r4, #252]	@ 0xfc
 8005d4a:	4628      	mov	r0, r5
 8005d4c:	f005 fb8f 	bl	800b46e <_lf_initialize_token_with_value>
 8005d50:	bd38      	pop	{r3, r4, r5, pc}
 8005d52:	bf00      	nop
 8005d54:	c2c80000 	sbcgt	r0, r8, #0
 8005d58:	00000000 	andeq	r0, r0, r0
 8005d5c:	42c80000 	sbcmi	r0, r8, #0

08005d60 <new__ffbcontroller>:
 8005d60:	b570      	push	{r4, r5, r6, lr}
 8005d62:	f44f 701c 	mov.w	r0, #624	@ 0x270
 8005d66:	f004 fc6b 	bl	800a640 <lf_new_reactor>
 8005d6a:	f100 0240 	add.w	r2, r0, #64	@ 0x40
 8005d6e:	6382      	str	r2, [r0, #56]	@ 0x38
 8005d70:	6640      	str	r0, [r0, #100]	@ 0x64
 8005d72:	f100 0274 	add.w	r2, r0, #116	@ 0x74
 8005d76:	66c2      	str	r2, [r0, #108]	@ 0x6c
 8005d78:	f8c0 0098 	str.w	r0, [r0, #152]	@ 0x98
 8005d7c:	f100 02a8 	add.w	r2, r0, #168	@ 0xa8
 8005d80:	f8c0 20a0 	str.w	r2, [r0, #160]	@ 0xa0
 8005d84:	f8c0 00cc 	str.w	r0, [r0, #204]	@ 0xcc
 8005d88:	2200      	movs	r2, #0
 8005d8a:	f8c0 2110 	str.w	r2, [r0, #272]	@ 0x110
 8005d8e:	4922      	ldr	r1, [pc, #136]	@ (8005e18 <new__ffbcontroller+0xb8>)
 8005d90:	f8c0 1108 	str.w	r1, [r0, #264]	@ 0x108
 8005d94:	f8c0 010c 	str.w	r0, [r0, #268]	@ 0x10c
 8005d98:	f8c0 214c 	str.w	r2, [r0, #332]	@ 0x14c
 8005d9c:	f8c0 2150 	str.w	r2, [r0, #336]	@ 0x150
 8005da0:	491e      	ldr	r1, [pc, #120]	@ (8005e1c <new__ffbcontroller+0xbc>)
 8005da2:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
 8005da6:	f8c0 2160 	str.w	r2, [r0, #352]	@ 0x160
 8005daa:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8005e10 <new__ffbcontroller+0xb0>
 8005dae:	ed80 7b68 	vstr	d7, [r0, #416]	@ 0x1a0
 8005db2:	f8c0 21a8 	str.w	r2, [r0, #424]	@ 0x1a8
 8005db6:	f500 7584 	add.w	r5, r0, #264	@ 0x108
 8005dba:	f8c0 51b8 	str.w	r5, [r0, #440]	@ 0x1b8
 8005dbe:	f500 71dc 	add.w	r1, r0, #440	@ 0x1b8
 8005dc2:	f8c0 117c 	str.w	r1, [r0, #380]	@ 0x17c
 8005dc6:	2401      	movs	r4, #1
 8005dc8:	f8c0 4180 	str.w	r4, [r0, #384]	@ 0x180
 8005dcc:	2104      	movs	r1, #4
 8005dce:	f8c0 1168 	str.w	r1, [r0, #360]	@ 0x168
 8005dd2:	ed80 7b7e 	vstr	d7, [r0, #504]	@ 0x1f8
 8005dd6:	f8c0 2200 	str.w	r2, [r0, #512]	@ 0x200
 8005dda:	f8c0 5210 	str.w	r5, [r0, #528]	@ 0x210
 8005dde:	f500 7604 	add.w	r6, r0, #528	@ 0x210
 8005de2:	f8c0 61d4 	str.w	r6, [r0, #468]	@ 0x1d4
 8005de6:	f8c0 41d8 	str.w	r4, [r0, #472]	@ 0x1d8
 8005dea:	f8c0 11c0 	str.w	r1, [r0, #448]	@ 0x1c0
 8005dee:	ed80 7b94 	vstr	d7, [r0, #592]	@ 0x250
 8005df2:	f8c0 2258 	str.w	r2, [r0, #600]	@ 0x258
 8005df6:	f8c0 5268 	str.w	r5, [r0, #616]	@ 0x268
 8005dfa:	f500 721a 	add.w	r2, r0, #616	@ 0x268
 8005dfe:	f8c0 222c 	str.w	r2, [r0, #556]	@ 0x22c
 8005e02:	f8c0 4230 	str.w	r4, [r0, #560]	@ 0x230
 8005e06:	f8c0 1218 	str.w	r1, [r0, #536]	@ 0x218
 8005e0a:	bd70      	pop	{r4, r5, r6, pc}
 8005e0c:	f3af 8000 	nop.w
 8005e10:	00000000 	andeq	r0, r0, r0
 8005e14:	80000000 	andhi	r0, r0, r0
 8005e18:	08005c65 	stmdaeq	r0, {r0, r2, r5, r6, sl, fp, ip, lr}
 8005e1c:	0800e1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, lr, pc}

08005e20 <_pidcontrollerreaction_function_0>:
 8005e20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e24:	ed2d 8b02 	vpush	{d8}
 8005e28:	4604      	mov	r4, r0
 8005e2a:	f8d0 90a8 	ldr.w	r9, [r0, #168]	@ 0xa8
 8005e2e:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8005e30:	f100 08dc 	add.w	r8, r0, #220	@ 0xdc
 8005e34:	6880      	ldr	r0, [r0, #8]
 8005e36:	f004 fad5 	bl	800a3e4 <lf_time_logical>
 8005e3a:	4605      	mov	r5, r0
 8005e3c:	460e      	mov	r6, r1
 8005e3e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8005e40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e42:	1a28      	subs	r0, r5, r0
 8005e44:	ed99 8a0a 	vldr	s16, [r9, #40]	@ 0x28
 8005e48:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8005e4c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8005e50:	ed94 7a0b 	vldr	s14, [r4, #44]	@ 0x2c
 8005e54:	ee77 8ac7 	vsub.f32	s17, s15, s14
 8005e58:	eb66 0101 	sbc.w	r1, r6, r1
 8005e5c:	f7fa fccc 	bl	80007f8 <__aeabi_l2f>
 8005e60:	ee07 0a90 	vmov	s15, r0
 8005e64:	eec8 6aa7 	vdiv.f32	s13, s17, s15
 8005e68:	edd4 7a0e 	vldr	s15, [r4, #56]	@ 0x38
 8005e6c:	ed94 7a0f 	vldr	s14, [r4, #60]	@ 0x3c
 8005e70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005e74:	ee77 7a88 	vadd.f32	s15, s15, s16
 8005e78:	edc4 7a0f 	vstr	s15, [r4, #60]	@ 0x3c
 8005e7c:	edd4 7a08 	vldr	s15, [r4, #32]
 8005e80:	ee67 7a88 	vmul.f32	s15, s15, s16
 8005e84:	ed94 7a0a 	vldr	s14, [r4, #40]	@ 0x28
 8005e88:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005e8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005e90:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8005ee4 <_pidcontrollerreaction_function_0+0xc4>
 8005e94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e9c:	dc09      	bgt.n	8005eb2 <_pidcontrollerreaction_function_0+0x92>
 8005e9e:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8005ee8 <_pidcontrollerreaction_function_0+0xc8>
 8005ea2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eaa:	d504      	bpl.n	8005eb6 <_pidcontrollerreaction_function_0+0x96>
 8005eac:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8005ee8 <_pidcontrollerreaction_function_0+0xc8>
 8005eb0:	e001      	b.n	8005eb6 <_pidcontrollerreaction_function_0+0x96>
 8005eb2:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8005ee4 <_pidcontrollerreaction_function_0+0xc4>
 8005eb6:	edc4 7a41 	vstr	s15, [r4, #260]	@ 0x104
 8005eba:	4640      	mov	r0, r8
 8005ebc:	f005 fc94 	bl	800b7e8 <lf_set_present>
 8005ec0:	f8d4 30e8 	ldr.w	r3, [r4, #232]	@ 0xe8
 8005ec4:	b12b      	cbz	r3, 8005ed2 <_pidcontrollerreaction_function_0+0xb2>
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f8d4 1104 	ldr.w	r1, [r4, #260]	@ 0x104
 8005ecc:	4640      	mov	r0, r8
 8005ece:	f005 face 	bl	800b46e <_lf_initialize_token_with_value>
 8005ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005ed6:	6325      	str	r5, [r4, #48]	@ 0x30
 8005ed8:	6366      	str	r6, [r4, #52]	@ 0x34
 8005eda:	ecbd 8b02 	vpop	{d8}
 8005ede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ee2:	bf00      	nop
 8005ee4:	42c80000 	sbcmi	r0, r8, #0
 8005ee8:	c2c80000 	sbcgt	r0, r8, #0
 8005eec:	00000000 	andeq	r0, r0, r0

08005ef0 <new__pidcontroller>:
 8005ef0:	b538      	push	{r3, r4, r5, lr}
 8005ef2:	f44f 701c 	mov.w	r0, #624	@ 0x270
 8005ef6:	f004 fba3 	bl	800a640 <lf_new_reactor>
 8005efa:	f100 0248 	add.w	r2, r0, #72	@ 0x48
 8005efe:	6402      	str	r2, [r0, #64]	@ 0x40
 8005f00:	66c0      	str	r0, [r0, #108]	@ 0x6c
 8005f02:	f100 027c 	add.w	r2, r0, #124	@ 0x7c
 8005f06:	6742      	str	r2, [r0, #116]	@ 0x74
 8005f08:	f8c0 00a0 	str.w	r0, [r0, #160]	@ 0xa0
 8005f0c:	f100 02b0 	add.w	r2, r0, #176	@ 0xb0
 8005f10:	f8c0 20a8 	str.w	r2, [r0, #168]	@ 0xa8
 8005f14:	f8c0 00d4 	str.w	r0, [r0, #212]	@ 0xd4
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f8c0 2118 	str.w	r2, [r0, #280]	@ 0x118
 8005f1e:	491e      	ldr	r1, [pc, #120]	@ (8005f98 <new__pidcontroller+0xa8>)
 8005f20:	f8c0 1110 	str.w	r1, [r0, #272]	@ 0x110
 8005f24:	f8c0 0114 	str.w	r0, [r0, #276]	@ 0x114
 8005f28:	f8c0 2154 	str.w	r2, [r0, #340]	@ 0x154
 8005f2c:	f8c0 2158 	str.w	r2, [r0, #344]	@ 0x158
 8005f30:	491a      	ldr	r1, [pc, #104]	@ (8005f9c <new__pidcontroller+0xac>)
 8005f32:	f8c0 1164 	str.w	r1, [r0, #356]	@ 0x164
 8005f36:	f8c0 2168 	str.w	r2, [r0, #360]	@ 0x168
 8005f3a:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 8005f90 <new__pidcontroller+0xa0>
 8005f3e:	ed80 7b6a 	vstr	d7, [r0, #424]	@ 0x1a8
 8005f42:	f8c0 21b0 	str.w	r2, [r0, #432]	@ 0x1b0
 8005f46:	f500 7588 	add.w	r5, r0, #272	@ 0x110
 8005f4a:	f8c0 51c0 	str.w	r5, [r0, #448]	@ 0x1c0
 8005f4e:	f500 71e0 	add.w	r1, r0, #448	@ 0x1c0
 8005f52:	f8c0 1184 	str.w	r1, [r0, #388]	@ 0x184
 8005f56:	2401      	movs	r4, #1
 8005f58:	f8c0 4188 	str.w	r4, [r0, #392]	@ 0x188
 8005f5c:	2104      	movs	r1, #4
 8005f5e:	f8c0 1170 	str.w	r1, [r0, #368]	@ 0x170
 8005f62:	ed80 7b80 	vstr	d7, [r0, #512]	@ 0x200
 8005f66:	f8c0 2208 	str.w	r2, [r0, #520]	@ 0x208
 8005f6a:	f8c0 11c8 	str.w	r1, [r0, #456]	@ 0x1c8
 8005f6e:	ed80 7b94 	vstr	d7, [r0, #592]	@ 0x250
 8005f72:	f8c0 2258 	str.w	r2, [r0, #600]	@ 0x258
 8005f76:	f8c0 5268 	str.w	r5, [r0, #616]	@ 0x268
 8005f7a:	f500 721a 	add.w	r2, r0, #616	@ 0x268
 8005f7e:	f8c0 222c 	str.w	r2, [r0, #556]	@ 0x22c
 8005f82:	f8c0 4230 	str.w	r4, [r0, #560]	@ 0x230
 8005f86:	f8c0 1218 	str.w	r1, [r0, #536]	@ 0x218
 8005f8a:	bd38      	pop	{r3, r4, r5, pc}
 8005f8c:	f3af 8000 	nop.w
 8005f90:	00000000 	andeq	r0, r0, r0
 8005f94:	80000000 	andhi	r0, r0, r0
 8005f98:	08005e21 	stmdaeq	r0, {r0, r5, r9, sl, fp, ip, lr}
 8005f9c:	0800e1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, lr, pc}

08005fa0 <_seacontroller1reaction_function_0>:
 8005fa0:	b538      	push	{r3, r4, r5, lr}
 8005fa2:	4604      	mov	r4, r0
 8005fa4:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 8005fa8:	f8d0 50c4 	ldr.w	r5, [r0, #196]	@ 0xc4
 8005fac:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8005fb0:	ed90 7a13 	vldr	s14, [r0, #76]	@ 0x4c
 8005fb4:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8005fb8:	edc0 7a13 	vstr	s15, [r0, #76]	@ 0x4c
 8005fbc:	edd0 6a0c 	vldr	s13, [r0, #48]	@ 0x30
 8005fc0:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fc8:	dc08      	bgt.n	8005fdc <_seacontroller1reaction_function_0+0x3c>
 8005fca:	eef1 6a66 	vneg.f32	s13, s13
 8005fce:	eef4 7ae6 	vcmpe.f32	s15, s13
 8005fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fd6:	d513      	bpl.n	8006000 <_seacontroller1reaction_function_0+0x60>
 8005fd8:	2101      	movs	r1, #1
 8005fda:	e000      	b.n	8005fde <_seacontroller1reaction_function_0+0x3e>
 8005fdc:	2101      	movs	r1, #1
 8005fde:	4608      	mov	r0, r1
 8005fe0:	edd4 6a0d 	vldr	s13, [r4, #52]	@ 0x34
 8005fe4:	eef4 6ac7 	vcmpe.f32	s13, s14
 8005fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fec:	d40a      	bmi.n	8006004 <_seacontroller1reaction_function_0+0x64>
 8005fee:	eef1 6a66 	vneg.f32	s13, s13
 8005ff2:	eef4 6ac7 	vcmpe.f32	s13, s14
 8005ff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ffa:	dd17      	ble.n	800602c <_seacontroller1reaction_function_0+0x8c>
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	e002      	b.n	8006006 <_seacontroller1reaction_function_0+0x66>
 8006000:	2100      	movs	r1, #0
 8006002:	e7ec      	b.n	8005fde <_seacontroller1reaction_function_0+0x3e>
 8006004:	2301      	movs	r3, #1
 8006006:	edd4 6a12 	vldr	s13, [r4, #72]	@ 0x48
 800600a:	ed95 7a0a 	vldr	s14, [r5, #40]	@ 0x28
 800600e:	eef4 6a47 	vcmp.f32	s13, s14
 8006012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006016:	d002      	beq.n	800601e <_seacontroller1reaction_function_0+0x7e>
 8006018:	2200      	movs	r2, #0
 800601a:	6462      	str	r2, [r4, #68]	@ 0x44
 800601c:	6562      	str	r2, [r4, #84]	@ 0x54
 800601e:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8006020:	b132      	cbz	r2, 8006030 <_seacontroller1reaction_function_0+0x90>
 8006022:	2a01      	cmp	r2, #1
 8006024:	d015      	beq.n	8006052 <_seacontroller1reaction_function_0+0xb2>
 8006026:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8006028:	64a3      	str	r3, [r4, #72]	@ 0x48
 800602a:	bd38      	pop	{r3, r4, r5, pc}
 800602c:	2300      	movs	r3, #0
 800602e:	e7ea      	b.n	8006006 <_seacontroller1reaction_function_0+0x66>
 8006030:	b908      	cbnz	r0, 8006036 <_seacontroller1reaction_function_0+0x96>
 8006032:	2b00      	cmp	r3, #0
 8006034:	d0f7      	beq.n	8006026 <_seacontroller1reaction_function_0+0x86>
 8006036:	2302      	movs	r3, #2
 8006038:	6463      	str	r3, [r4, #68]	@ 0x44
 800603a:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8006078 <_seacontroller1reaction_function_0+0xd8>
 800603e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006042:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006046:	ee17 2a90 	vmov	r2, s15
 800604a:	480c      	ldr	r0, [pc, #48]	@ (800607c <_seacontroller1reaction_function_0+0xdc>)
 800604c:	f007 fc0a 	bl	800d864 <iprintf>
 8006050:	e7e9      	b.n	8006026 <_seacontroller1reaction_function_0+0x86>
 8006052:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006054:	3301      	adds	r3, #1
 8006056:	6563      	str	r3, [r4, #84]	@ 0x54
 8006058:	b110      	cbz	r0, 8006060 <_seacontroller1reaction_function_0+0xc0>
 800605a:	2302      	movs	r3, #2
 800605c:	6463      	str	r3, [r4, #68]	@ 0x44
 800605e:	e7e2      	b.n	8006026 <_seacontroller1reaction_function_0+0x86>
 8006060:	ee07 3a90 	vmov	s15, r3
 8006064:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006068:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800606c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006070:	dbd9      	blt.n	8006026 <_seacontroller1reaction_function_0+0x86>
 8006072:	2300      	movs	r3, #0
 8006074:	6463      	str	r3, [r4, #68]	@ 0x44
 8006076:	e7d6      	b.n	8006026 <_seacontroller1reaction_function_0+0x86>
 8006078:	461c4000 	ldrmi	r4, [ip], -r0
 800607c:	0800e238 	stmdaeq	r0, {r3, r4, r5, r9, sp, lr, pc}

08006080 <_seacontroller1reaction_function_1>:
 8006080:	b538      	push	{r3, r4, r5, lr}
 8006082:	ed2d 8b02 	vpush	{d8}
 8006086:	4604      	mov	r4, r0
 8006088:	f8d0 2128 	ldr.w	r2, [r0, #296]	@ 0x128
 800608c:	f8d0 1190 	ldr.w	r1, [r0, #400]	@ 0x190
 8006090:	f100 05f8 	add.w	r5, r0, #248	@ 0xf8
 8006094:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8006096:	b19b      	cbz	r3, 80060c0 <_seacontroller1reaction_function_1+0x40>
 8006098:	2b02      	cmp	r3, #2
 800609a:	d13b      	bne.n	8006114 <_seacontroller1reaction_function_1+0x94>
 800609c:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800609e:	f8c0 3120 	str.w	r3, [r0, #288]	@ 0x120
 80060a2:	4628      	mov	r0, r5
 80060a4:	f005 fba0 	bl	800b7e8 <lf_set_present>
 80060a8:	f8d4 3104 	ldr.w	r3, [r4, #260]	@ 0x104
 80060ac:	b12b      	cbz	r3, 80060ba <_seacontroller1reaction_function_1+0x3a>
 80060ae:	2201      	movs	r2, #1
 80060b0:	f8d4 1120 	ldr.w	r1, [r4, #288]	@ 0x120
 80060b4:	4628      	mov	r0, r5
 80060b6:	f005 f9da 	bl	800b46e <_lf_initialize_token_with_value>
 80060ba:	2300      	movs	r3, #0
 80060bc:	6523      	str	r3, [r4, #80]	@ 0x50
 80060be:	e029      	b.n	8006114 <_seacontroller1reaction_function_1+0x94>
 80060c0:	ed91 8a0a 	vldr	s16, [r1, #40]	@ 0x28
 80060c4:	ed90 7a14 	vldr	s14, [r0, #80]	@ 0x50
 80060c8:	ee78 7a47 	vsub.f32	s15, s16, s14
 80060cc:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 80060d0:	eef4 7ae6 	vcmpe.f32	s15, s13
 80060d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060d8:	dd01      	ble.n	80060de <_seacontroller1reaction_function_1+0x5e>
 80060da:	ee37 8a26 	vadd.f32	s16, s14, s13
 80060de:	eefb 6a04 	vmov.f32	s13, #180	@ 0xc1a00000 -20.0
 80060e2:	eef4 7ae6 	vcmpe.f32	s15, s13
 80060e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060ea:	d503      	bpl.n	80060f4 <_seacontroller1reaction_function_1+0x74>
 80060ec:	eeb3 8a04 	vmov.f32	s16, #52	@ 0x41a00000  20.0
 80060f0:	ee37 8a48 	vsub.f32	s16, s14, s16
 80060f4:	ed84 8a48 	vstr	s16, [r4, #288]	@ 0x120
 80060f8:	4628      	mov	r0, r5
 80060fa:	f005 fb75 	bl	800b7e8 <lf_set_present>
 80060fe:	f8d4 3104 	ldr.w	r3, [r4, #260]	@ 0x104
 8006102:	b12b      	cbz	r3, 8006110 <_seacontroller1reaction_function_1+0x90>
 8006104:	2201      	movs	r2, #1
 8006106:	f8d4 1120 	ldr.w	r1, [r4, #288]	@ 0x120
 800610a:	4628      	mov	r0, r5
 800610c:	f005 f9af 	bl	800b46e <_lf_initialize_token_with_value>
 8006110:	ed84 8a14 	vstr	s16, [r4, #80]	@ 0x50
 8006114:	ecbd 8b02 	vpop	{d8}
 8006118:	bd38      	pop	{r3, r4, r5, pc}
 800611a:	0000      	movs	r0, r0
 800611c:	0000      	movs	r0, r0
	...

08006120 <new__seacontroller1>:
 8006120:	b570      	push	{r4, r5, r6, lr}
 8006122:	f44f 706e 	mov.w	r0, #952	@ 0x3b8
 8006126:	f004 fa8b 	bl	800a640 <lf_new_reactor>
 800612a:	f100 0264 	add.w	r2, r0, #100	@ 0x64
 800612e:	65c2      	str	r2, [r0, #92]	@ 0x5c
 8006130:	f8c0 0088 	str.w	r0, [r0, #136]	@ 0x88
 8006134:	f100 0298 	add.w	r2, r0, #152	@ 0x98
 8006138:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
 800613c:	f8c0 00bc 	str.w	r0, [r0, #188]	@ 0xbc
 8006140:	f100 02cc 	add.w	r2, r0, #204	@ 0xcc
 8006144:	f8c0 20c4 	str.w	r2, [r0, #196]	@ 0xc4
 8006148:	f8c0 00f0 	str.w	r0, [r0, #240]	@ 0xf0
 800614c:	f06f 0501 	mvn.w	r5, #1
 8006150:	f8c0 5188 	str.w	r5, [r0, #392]	@ 0x188
 8006154:	f500 7416 	add.w	r4, r0, #600	@ 0x258
 8006158:	f8c0 4180 	str.w	r4, [r0, #384]	@ 0x180
 800615c:	f500 72c0 	add.w	r2, r0, #384	@ 0x180
 8006160:	f8c0 2144 	str.w	r2, [r0, #324]	@ 0x144
 8006164:	ed9f 7b2e 	vldr	d7, [pc, #184]	@ 8006220 <new__seacontroller1+0x100>
 8006168:	ed80 7b5a 	vstr	d7, [r0, #360]	@ 0x168
 800616c:	2200      	movs	r2, #0
 800616e:	f8c0 2170 	str.w	r2, [r0, #368]	@ 0x170
 8006172:	2101      	movs	r1, #1
 8006174:	f8c0 1148 	str.w	r1, [r0, #328]	@ 0x148
 8006178:	f8c0 51f0 	str.w	r5, [r0, #496]	@ 0x1f0
 800617c:	f8c0 41e8 	str.w	r4, [r0, #488]	@ 0x1e8
 8006180:	f500 74f4 	add.w	r4, r0, #488	@ 0x1e8
 8006184:	f8c0 41ac 	str.w	r4, [r0, #428]	@ 0x1ac
 8006188:	ed80 7b74 	vstr	d7, [r0, #464]	@ 0x1d0
 800618c:	f8c0 21d8 	str.w	r2, [r0, #472]	@ 0x1d8
 8006190:	f8c0 11b0 	str.w	r1, [r0, #432]	@ 0x1b0
 8006194:	f8c0 2200 	str.w	r2, [r0, #512]	@ 0x200
 8006198:	4c23      	ldr	r4, [pc, #140]	@ (8006228 <new__seacontroller1+0x108>)
 800619a:	f8c0 41f8 	str.w	r4, [r0, #504]	@ 0x1f8
 800619e:	f8c0 01fc 	str.w	r0, [r0, #508]	@ 0x1fc
 80061a2:	f8c0 223c 	str.w	r2, [r0, #572]	@ 0x23c
 80061a6:	f8c0 2240 	str.w	r2, [r0, #576]	@ 0x240
 80061aa:	4c20      	ldr	r4, [pc, #128]	@ (800622c <new__seacontroller1+0x10c>)
 80061ac:	f8c0 424c 	str.w	r4, [r0, #588]	@ 0x24c
 80061b0:	f8c0 2250 	str.w	r2, [r0, #592]	@ 0x250
 80061b4:	f8c0 1260 	str.w	r1, [r0, #608]	@ 0x260
 80061b8:	4d1d      	ldr	r5, [pc, #116]	@ (8006230 <new__seacontroller1+0x110>)
 80061ba:	f8c0 5258 	str.w	r5, [r0, #600]	@ 0x258
 80061be:	f8c0 025c 	str.w	r0, [r0, #604]	@ 0x25c
 80061c2:	f8c0 229c 	str.w	r2, [r0, #668]	@ 0x29c
 80061c6:	f8c0 22a0 	str.w	r2, [r0, #672]	@ 0x2a0
 80061ca:	f8c0 42ac 	str.w	r4, [r0, #684]	@ 0x2ac
 80061ce:	f8c0 22b0 	str.w	r2, [r0, #688]	@ 0x2b0
 80061d2:	ed80 7bbc 	vstr	d7, [r0, #752]	@ 0x2f0
 80061d6:	f8c0 22f8 	str.w	r2, [r0, #760]	@ 0x2f8
 80061da:	2404      	movs	r4, #4
 80061dc:	f8c0 42b8 	str.w	r4, [r0, #696]	@ 0x2b8
 80061e0:	ed80 7bd0 	vstr	d7, [r0, #832]	@ 0x340
 80061e4:	f8c0 2348 	str.w	r2, [r0, #840]	@ 0x348
 80061e8:	f500 75fc 	add.w	r5, r0, #504	@ 0x1f8
 80061ec:	f8c0 5358 	str.w	r5, [r0, #856]	@ 0x358
 80061f0:	f500 7656 	add.w	r6, r0, #856	@ 0x358
 80061f4:	f8c0 631c 	str.w	r6, [r0, #796]	@ 0x31c
 80061f8:	f8c0 1320 	str.w	r1, [r0, #800]	@ 0x320
 80061fc:	f8c0 4308 	str.w	r4, [r0, #776]	@ 0x308
 8006200:	ed80 7be6 	vstr	d7, [r0, #920]	@ 0x398
 8006204:	f8c0 23a0 	str.w	r2, [r0, #928]	@ 0x3a0
 8006208:	f8c0 53b0 	str.w	r5, [r0, #944]	@ 0x3b0
 800620c:	f500 726c 	add.w	r2, r0, #944	@ 0x3b0
 8006210:	f8c0 2374 	str.w	r2, [r0, #884]	@ 0x374
 8006214:	f8c0 1378 	str.w	r1, [r0, #888]	@ 0x378
 8006218:	f8c0 4360 	str.w	r4, [r0, #864]	@ 0x360
 800621c:	bd70      	pop	{r4, r5, r6, pc}
 800621e:	bf00      	nop
 8006220:	00000000 	andeq	r0, r0, r0
 8006224:	80000000 	andhi	r0, r0, r0
 8006228:	08005fa1 	stmdaeq	r0, {r0, r5, r7, r8, r9, sl, fp, ip, lr}
 800622c:	0800e1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, lr, pc}
 8006230:	08006081 	stmdaeq	r0, {r0, r7, sp, lr}

08006234 <_seacontroller2reaction_function_0>:
 8006234:	b538      	push	{r3, r4, r5, lr}
 8006236:	4604      	mov	r4, r0
 8006238:	f8d0 3090 	ldr.w	r3, [r0, #144]	@ 0x90
 800623c:	f8d0 50c4 	ldr.w	r5, [r0, #196]	@ 0xc4
 8006240:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8006244:	ed90 7a13 	vldr	s14, [r0, #76]	@ 0x4c
 8006248:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800624c:	edc0 7a13 	vstr	s15, [r0, #76]	@ 0x4c
 8006250:	edd0 6a0c 	vldr	s13, [r0, #48]	@ 0x30
 8006254:	eef4 7ae6 	vcmpe.f32	s15, s13
 8006258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800625c:	dc08      	bgt.n	8006270 <_seacontroller2reaction_function_0+0x3c>
 800625e:	eef1 6a66 	vneg.f32	s13, s13
 8006262:	eef4 7ae6 	vcmpe.f32	s15, s13
 8006266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800626a:	d513      	bpl.n	8006294 <_seacontroller2reaction_function_0+0x60>
 800626c:	2101      	movs	r1, #1
 800626e:	e000      	b.n	8006272 <_seacontroller2reaction_function_0+0x3e>
 8006270:	2101      	movs	r1, #1
 8006272:	4608      	mov	r0, r1
 8006274:	edd4 6a0d 	vldr	s13, [r4, #52]	@ 0x34
 8006278:	eef4 6ac7 	vcmpe.f32	s13, s14
 800627c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006280:	d40a      	bmi.n	8006298 <_seacontroller2reaction_function_0+0x64>
 8006282:	eef1 6a66 	vneg.f32	s13, s13
 8006286:	eef4 6ac7 	vcmpe.f32	s13, s14
 800628a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800628e:	dd17      	ble.n	80062c0 <_seacontroller2reaction_function_0+0x8c>
 8006290:	2301      	movs	r3, #1
 8006292:	e002      	b.n	800629a <_seacontroller2reaction_function_0+0x66>
 8006294:	2100      	movs	r1, #0
 8006296:	e7ec      	b.n	8006272 <_seacontroller2reaction_function_0+0x3e>
 8006298:	2301      	movs	r3, #1
 800629a:	edd4 6a12 	vldr	s13, [r4, #72]	@ 0x48
 800629e:	ed95 7a0a 	vldr	s14, [r5, #40]	@ 0x28
 80062a2:	eef4 6a47 	vcmp.f32	s13, s14
 80062a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062aa:	d002      	beq.n	80062b2 <_seacontroller2reaction_function_0+0x7e>
 80062ac:	2200      	movs	r2, #0
 80062ae:	6462      	str	r2, [r4, #68]	@ 0x44
 80062b0:	6562      	str	r2, [r4, #84]	@ 0x54
 80062b2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80062b4:	b132      	cbz	r2, 80062c4 <_seacontroller2reaction_function_0+0x90>
 80062b6:	2a01      	cmp	r2, #1
 80062b8:	d015      	beq.n	80062e6 <_seacontroller2reaction_function_0+0xb2>
 80062ba:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80062bc:	64a3      	str	r3, [r4, #72]	@ 0x48
 80062be:	bd38      	pop	{r3, r4, r5, pc}
 80062c0:	2300      	movs	r3, #0
 80062c2:	e7ea      	b.n	800629a <_seacontroller2reaction_function_0+0x66>
 80062c4:	b908      	cbnz	r0, 80062ca <_seacontroller2reaction_function_0+0x96>
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d0f7      	beq.n	80062ba <_seacontroller2reaction_function_0+0x86>
 80062ca:	2302      	movs	r3, #2
 80062cc:	6463      	str	r3, [r4, #68]	@ 0x44
 80062ce:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800630c <_seacontroller2reaction_function_0+0xd8>
 80062d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80062da:	ee17 2a90 	vmov	r2, s15
 80062de:	480c      	ldr	r0, [pc, #48]	@ (8006310 <_seacontroller2reaction_function_0+0xdc>)
 80062e0:	f007 fac0 	bl	800d864 <iprintf>
 80062e4:	e7e9      	b.n	80062ba <_seacontroller2reaction_function_0+0x86>
 80062e6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80062e8:	3301      	adds	r3, #1
 80062ea:	6563      	str	r3, [r4, #84]	@ 0x54
 80062ec:	b110      	cbz	r0, 80062f4 <_seacontroller2reaction_function_0+0xc0>
 80062ee:	2302      	movs	r3, #2
 80062f0:	6463      	str	r3, [r4, #68]	@ 0x44
 80062f2:	e7e2      	b.n	80062ba <_seacontroller2reaction_function_0+0x86>
 80062f4:	ee07 3a90 	vmov	s15, r3
 80062f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80062fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006304:	dbd9      	blt.n	80062ba <_seacontroller2reaction_function_0+0x86>
 8006306:	2300      	movs	r3, #0
 8006308:	6463      	str	r3, [r4, #68]	@ 0x44
 800630a:	e7d6      	b.n	80062ba <_seacontroller2reaction_function_0+0x86>
 800630c:	461c4000 	ldrmi	r4, [ip], -r0
 8006310:	0800e238 	stmdaeq	r0, {r3, r4, r5, r9, sp, lr, pc}

08006314 <_seacontroller2reaction_function_1>:
 8006314:	b538      	push	{r3, r4, r5, lr}
 8006316:	ed2d 8b02 	vpush	{d8}
 800631a:	4604      	mov	r4, r0
 800631c:	f8d0 2128 	ldr.w	r2, [r0, #296]	@ 0x128
 8006320:	f8d0 1190 	ldr.w	r1, [r0, #400]	@ 0x190
 8006324:	f100 05f8 	add.w	r5, r0, #248	@ 0xf8
 8006328:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800632a:	b19b      	cbz	r3, 8006354 <_seacontroller2reaction_function_1+0x40>
 800632c:	2b02      	cmp	r3, #2
 800632e:	d13b      	bne.n	80063a8 <_seacontroller2reaction_function_1+0x94>
 8006330:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8006332:	f8c0 3120 	str.w	r3, [r0, #288]	@ 0x120
 8006336:	4628      	mov	r0, r5
 8006338:	f005 fa56 	bl	800b7e8 <lf_set_present>
 800633c:	f8d4 3104 	ldr.w	r3, [r4, #260]	@ 0x104
 8006340:	b12b      	cbz	r3, 800634e <_seacontroller2reaction_function_1+0x3a>
 8006342:	2201      	movs	r2, #1
 8006344:	f8d4 1120 	ldr.w	r1, [r4, #288]	@ 0x120
 8006348:	4628      	mov	r0, r5
 800634a:	f005 f890 	bl	800b46e <_lf_initialize_token_with_value>
 800634e:	2300      	movs	r3, #0
 8006350:	6523      	str	r3, [r4, #80]	@ 0x50
 8006352:	e029      	b.n	80063a8 <_seacontroller2reaction_function_1+0x94>
 8006354:	ed91 8a0a 	vldr	s16, [r1, #40]	@ 0x28
 8006358:	ed90 7a14 	vldr	s14, [r0, #80]	@ 0x50
 800635c:	ee78 7a47 	vsub.f32	s15, s16, s14
 8006360:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8006364:	eef4 7ae6 	vcmpe.f32	s15, s13
 8006368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800636c:	dd01      	ble.n	8006372 <_seacontroller2reaction_function_1+0x5e>
 800636e:	ee37 8a26 	vadd.f32	s16, s14, s13
 8006372:	eefb 6a04 	vmov.f32	s13, #180	@ 0xc1a00000 -20.0
 8006376:	eef4 7ae6 	vcmpe.f32	s15, s13
 800637a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800637e:	d503      	bpl.n	8006388 <_seacontroller2reaction_function_1+0x74>
 8006380:	eeb3 8a04 	vmov.f32	s16, #52	@ 0x41a00000  20.0
 8006384:	ee37 8a48 	vsub.f32	s16, s14, s16
 8006388:	ed84 8a48 	vstr	s16, [r4, #288]	@ 0x120
 800638c:	4628      	mov	r0, r5
 800638e:	f005 fa2b 	bl	800b7e8 <lf_set_present>
 8006392:	f8d4 3104 	ldr.w	r3, [r4, #260]	@ 0x104
 8006396:	b12b      	cbz	r3, 80063a4 <_seacontroller2reaction_function_1+0x90>
 8006398:	2201      	movs	r2, #1
 800639a:	f8d4 1120 	ldr.w	r1, [r4, #288]	@ 0x120
 800639e:	4628      	mov	r0, r5
 80063a0:	f005 f865 	bl	800b46e <_lf_initialize_token_with_value>
 80063a4:	ed84 8a14 	vstr	s16, [r4, #80]	@ 0x50
 80063a8:	ecbd 8b02 	vpop	{d8}
 80063ac:	bd38      	pop	{r3, r4, r5, pc}
	...

080063b0 <new__seacontroller2>:
 80063b0:	b570      	push	{r4, r5, r6, lr}
 80063b2:	f44f 706e 	mov.w	r0, #952	@ 0x3b8
 80063b6:	f004 f943 	bl	800a640 <lf_new_reactor>
 80063ba:	f100 0264 	add.w	r2, r0, #100	@ 0x64
 80063be:	65c2      	str	r2, [r0, #92]	@ 0x5c
 80063c0:	f8c0 0088 	str.w	r0, [r0, #136]	@ 0x88
 80063c4:	f100 0298 	add.w	r2, r0, #152	@ 0x98
 80063c8:	f8c0 2090 	str.w	r2, [r0, #144]	@ 0x90
 80063cc:	f8c0 00bc 	str.w	r0, [r0, #188]	@ 0xbc
 80063d0:	f100 02cc 	add.w	r2, r0, #204	@ 0xcc
 80063d4:	f8c0 20c4 	str.w	r2, [r0, #196]	@ 0xc4
 80063d8:	f8c0 00f0 	str.w	r0, [r0, #240]	@ 0xf0
 80063dc:	f06f 0501 	mvn.w	r5, #1
 80063e0:	f8c0 5188 	str.w	r5, [r0, #392]	@ 0x188
 80063e4:	f500 7416 	add.w	r4, r0, #600	@ 0x258
 80063e8:	f8c0 4180 	str.w	r4, [r0, #384]	@ 0x180
 80063ec:	f500 72c0 	add.w	r2, r0, #384	@ 0x180
 80063f0:	f8c0 2144 	str.w	r2, [r0, #324]	@ 0x144
 80063f4:	ed9f 7b2e 	vldr	d7, [pc, #184]	@ 80064b0 <new__seacontroller2+0x100>
 80063f8:	ed80 7b5a 	vstr	d7, [r0, #360]	@ 0x168
 80063fc:	2200      	movs	r2, #0
 80063fe:	f8c0 2170 	str.w	r2, [r0, #368]	@ 0x170
 8006402:	2101      	movs	r1, #1
 8006404:	f8c0 1148 	str.w	r1, [r0, #328]	@ 0x148
 8006408:	f8c0 51f0 	str.w	r5, [r0, #496]	@ 0x1f0
 800640c:	f8c0 41e8 	str.w	r4, [r0, #488]	@ 0x1e8
 8006410:	f500 74f4 	add.w	r4, r0, #488	@ 0x1e8
 8006414:	f8c0 41ac 	str.w	r4, [r0, #428]	@ 0x1ac
 8006418:	ed80 7b74 	vstr	d7, [r0, #464]	@ 0x1d0
 800641c:	f8c0 21d8 	str.w	r2, [r0, #472]	@ 0x1d8
 8006420:	f8c0 11b0 	str.w	r1, [r0, #432]	@ 0x1b0
 8006424:	f8c0 2200 	str.w	r2, [r0, #512]	@ 0x200
 8006428:	4c23      	ldr	r4, [pc, #140]	@ (80064b8 <new__seacontroller2+0x108>)
 800642a:	f8c0 41f8 	str.w	r4, [r0, #504]	@ 0x1f8
 800642e:	f8c0 01fc 	str.w	r0, [r0, #508]	@ 0x1fc
 8006432:	f8c0 223c 	str.w	r2, [r0, #572]	@ 0x23c
 8006436:	f8c0 2240 	str.w	r2, [r0, #576]	@ 0x240
 800643a:	4c20      	ldr	r4, [pc, #128]	@ (80064bc <new__seacontroller2+0x10c>)
 800643c:	f8c0 424c 	str.w	r4, [r0, #588]	@ 0x24c
 8006440:	f8c0 2250 	str.w	r2, [r0, #592]	@ 0x250
 8006444:	f8c0 1260 	str.w	r1, [r0, #608]	@ 0x260
 8006448:	4d1d      	ldr	r5, [pc, #116]	@ (80064c0 <new__seacontroller2+0x110>)
 800644a:	f8c0 5258 	str.w	r5, [r0, #600]	@ 0x258
 800644e:	f8c0 025c 	str.w	r0, [r0, #604]	@ 0x25c
 8006452:	f8c0 229c 	str.w	r2, [r0, #668]	@ 0x29c
 8006456:	f8c0 22a0 	str.w	r2, [r0, #672]	@ 0x2a0
 800645a:	f8c0 42ac 	str.w	r4, [r0, #684]	@ 0x2ac
 800645e:	f8c0 22b0 	str.w	r2, [r0, #688]	@ 0x2b0
 8006462:	ed80 7bbc 	vstr	d7, [r0, #752]	@ 0x2f0
 8006466:	f8c0 22f8 	str.w	r2, [r0, #760]	@ 0x2f8
 800646a:	2404      	movs	r4, #4
 800646c:	f8c0 42b8 	str.w	r4, [r0, #696]	@ 0x2b8
 8006470:	ed80 7bd0 	vstr	d7, [r0, #832]	@ 0x340
 8006474:	f8c0 2348 	str.w	r2, [r0, #840]	@ 0x348
 8006478:	f500 75fc 	add.w	r5, r0, #504	@ 0x1f8
 800647c:	f8c0 5358 	str.w	r5, [r0, #856]	@ 0x358
 8006480:	f500 7656 	add.w	r6, r0, #856	@ 0x358
 8006484:	f8c0 631c 	str.w	r6, [r0, #796]	@ 0x31c
 8006488:	f8c0 1320 	str.w	r1, [r0, #800]	@ 0x320
 800648c:	f8c0 4308 	str.w	r4, [r0, #776]	@ 0x308
 8006490:	ed80 7be6 	vstr	d7, [r0, #920]	@ 0x398
 8006494:	f8c0 23a0 	str.w	r2, [r0, #928]	@ 0x3a0
 8006498:	f8c0 53b0 	str.w	r5, [r0, #944]	@ 0x3b0
 800649c:	f500 726c 	add.w	r2, r0, #944	@ 0x3b0
 80064a0:	f8c0 2374 	str.w	r2, [r0, #884]	@ 0x374
 80064a4:	f8c0 1378 	str.w	r1, [r0, #888]	@ 0x378
 80064a8:	f8c0 4360 	str.w	r4, [r0, #864]	@ 0x360
 80064ac:	bd70      	pop	{r4, r5, r6, pc}
 80064ae:	bf00      	nop
 80064b0:	00000000 	andeq	r0, r0, r0
 80064b4:	80000000 	andhi	r0, r0, r0
 80064b8:	08006235 	stmdaeq	r0, {r0, r2, r4, r5, r9, sp, lr}
 80064bc:	0800e1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, lr, pc}
 80064c0:	08006315 	stmdaeq	r0, {r0, r2, r4, r8, r9, sp, lr}

080064c4 <get_speed>:
 80064c4:	ee07 0a90 	vmov	s15, r0
 80064c8:	ee07 1a10 	vmov	s14, r1
 80064cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80064d0:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8006504 <get_speed+0x40>
 80064d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064d8:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80064dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80064e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064e4:	dc09      	bgt.n	80064fa <get_speed+0x36>
 80064e6:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 80064ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80064ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064f2:	d504      	bpl.n	80064fe <get_speed+0x3a>
 80064f4:	eef0 7a47 	vmov.f32	s15, s14
 80064f8:	e001      	b.n	80064fe <get_speed+0x3a>
 80064fa:	eef3 7a04 	vmov.f32	s15, #52	@ 0x41a00000  20.0
 80064fe:	ee17 0a90 	vmov	r0, s15
 8006502:	4770      	bx	lr
 8006504:	42dc0000 	sbcsmi	r0, ip, #0

08006508 <absf>:
 8006508:	ee07 0a90 	vmov	s15, r0
 800650c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006510:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006514:	d402      	bmi.n	800651c <absf+0x14>
 8006516:	ee17 0a90 	vmov	r0, s15
 800651a:	4770      	bx	lr
 800651c:	eef1 7a67 	vneg.f32	s15, s15
 8006520:	e7f9      	b.n	8006516 <absf+0xe>
	...

08006524 <_homereaction_function_0>:
 8006524:	b538      	push	{r3, r4, r5, lr}
 8006526:	4d14      	ldr	r5, [pc, #80]	@ (8006578 <_homereaction_function_0+0x54>)
 8006528:	2140      	movs	r1, #64	@ 0x40
 800652a:	4628      	mov	r0, r5
 800652c:	f7fb fdcc 	bl	80020c8 <HAL_GPIO_ReadPin>
 8006530:	4c12      	ldr	r4, [pc, #72]	@ (800657c <_homereaction_function_0+0x58>)
 8006532:	60a0      	str	r0, [r4, #8]
 8006534:	2180      	movs	r1, #128	@ 0x80
 8006536:	4628      	mov	r0, r5
 8006538:	f7fb fdc6 	bl	80020c8 <HAL_GPIO_ReadPin>
 800653c:	60e0      	str	r0, [r4, #12]
 800653e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006542:	4628      	mov	r0, r5
 8006544:	f7fb fdc0 	bl	80020c8 <HAL_GPIO_ReadPin>
 8006548:	6120      	str	r0, [r4, #16]
 800654a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800654e:	4628      	mov	r0, r5
 8006550:	f7fb fdba 	bl	80020c8 <HAL_GPIO_ReadPin>
 8006554:	6160      	str	r0, [r4, #20]
 8006556:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800655a:	4628      	mov	r0, r5
 800655c:	f7fb fdb4 	bl	80020c8 <HAL_GPIO_ReadPin>
 8006560:	61a0      	str	r0, [r4, #24]
 8006562:	4b07      	ldr	r3, [pc, #28]	@ (8006580 <_homereaction_function_0+0x5c>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	2b13      	cmp	r3, #19
 8006568:	dc03      	bgt.n	8006572 <_homereaction_function_0+0x4e>
 800656a:	3301      	adds	r3, #1
 800656c:	4a04      	ldr	r2, [pc, #16]	@ (8006580 <_homereaction_function_0+0x5c>)
 800656e:	6013      	str	r3, [r2, #0]
 8006570:	bd38      	pop	{r3, r4, r5, pc}
 8006572:	2300      	movs	r3, #0
 8006574:	e7fa      	b.n	800656c <_homereaction_function_0+0x48>
 8006576:	bf00      	nop
 8006578:	40020000 	andmi	r0, r2, r0
 800657c:	200011e4 	andcs	r1, r0, r4, ror #3
 8006580:	2000118c 	andcs	r1, r0, ip, lsl #3
 8006584:	00000000 	andeq	r0, r0, r0

08006588 <_homereaction_function_1>:
 8006588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800658c:	b082      	sub	sp, #8
 800658e:	4606      	mov	r6, r0
 8006590:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8006592:	6f80      	ldr	r0, [r0, #120]	@ 0x78
 8006594:	f8d6 50b8 	ldr.w	r5, [r6, #184]	@ 0xb8
 8006598:	f106 07bc 	add.w	r7, r6, #188	@ 0xbc
 800659c:	2300      	movs	r3, #0
 800659e:	f88d 3004 	strb.w	r3, [sp, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f88d 2005 	strb.w	r2, [sp, #5]
 80065a8:	f88d 3006 	strb.w	r3, [sp, #6]
 80065ac:	e014      	b.n	80065d8 <_homereaction_function_1+0x50>
 80065ae:	f04f 0c01 	mov.w	ip, #1
 80065b2:	4aa9      	ldr	r2, [pc, #676]	@ (8006858 <_homereaction_function_1+0x2d0>)
 80065b4:	f842 c023 	str.w	ip, [r2, r3, lsl #2]
 80065b8:	5862      	ldr	r2, [r4, r1]
 80065ba:	edd2 7a0a 	vldr	s15, [r2, #40]	@ 0x28
 80065be:	4aa7      	ldr	r2, [pc, #668]	@ (800685c <_homereaction_function_1+0x2d4>)
 80065c0:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80065c4:	ed92 7a00 	vldr	s14, [r2]
 80065c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80065cc:	4aa4      	ldr	r2, [pc, #656]	@ (8006860 <_homereaction_function_1+0x2d8>)
 80065ce:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80065d2:	edc2 7a00 	vstr	s15, [r2]
 80065d6:	3301      	adds	r3, #1
 80065d8:	2b06      	cmp	r3, #6
 80065da:	dc1b      	bgt.n	8006614 <_homereaction_function_1+0x8c>
 80065dc:	0099      	lsls	r1, r3, #2
 80065de:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 80065e2:	ed92 7a0a 	vldr	s14, [r2, #40]	@ 0x28
 80065e6:	4a9f      	ldr	r2, [pc, #636]	@ (8006864 <_homereaction_function_1+0x2dc>)
 80065e8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80065ec:	edd2 7a00 	vldr	s15, [r2]
 80065f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80065f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80065f8:	dcd9      	bgt.n	80065ae <_homereaction_function_1+0x26>
 80065fa:	eef1 7a67 	vneg.f32	s15, s15
 80065fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006606:	d502      	bpl.n	800660e <_homereaction_function_1+0x86>
 8006608:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800660c:	e7d1      	b.n	80065b2 <_homereaction_function_1+0x2a>
 800660e:	f04f 0c00 	mov.w	ip, #0
 8006612:	e7ce      	b.n	80065b2 <_homereaction_function_1+0x2a>
 8006614:	4b94      	ldr	r3, [pc, #592]	@ (8006868 <_homereaction_function_1+0x2e0>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	2b00      	cmp	r3, #0
 800661a:	f040 80f1 	bne.w	8006800 <_homereaction_function_1+0x278>
 800661e:	4b93      	ldr	r3, [pc, #588]	@ (800686c <_homereaction_function_1+0x2e4>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2b1e      	cmp	r3, #30
 8006624:	f200 80e8 	bhi.w	80067f8 <_homereaction_function_1+0x270>
 8006628:	e8df f013 	tbh	[pc, r3, lsl #1]
 800662c:	0026001f 	eoreq	r0, r6, pc, lsl r0
 8006630:	00e600f6 	strdeq	r0, [r6], #6	@ <UNPREDICTABLE>
 8006634:	00e600e6 	rsceq	r0, r6, r6, ror #1
 8006638:	00e600e6 	rsceq	r0, r6, r6, ror #1
 800663c:	00e600e6 	rsceq	r0, r6, r6, ror #1
 8006640:	0031002a 	eorseq	r0, r1, sl, lsr #32
 8006644:	0096005f 	addseq	r0, r6, pc, asr r0
 8006648:	00e600e6 	rsceq	r0, r6, r6, ror #1
 800664c:	00e600e6 	rsceq	r0, r6, r6, ror #1
 8006650:	00e600e6 	rsceq	r0, r6, r6, ror #1
 8006654:	00d700d0 	ldrsbeq	r0, [r7], #0
 8006658:	00e600db 	ldrdeq	r0, [r6], #11	@ <UNPREDICTABLE>
 800665c:	00e600e6 	rsceq	r0, r6, r6, ror #1
 8006660:	00e600e6 	rsceq	r0, r6, r6, ror #1
 8006664:	00e600e6 	rsceq	r0, r6, r6, ror #1
 8006668:	488100df 	stmmi	r1, {r0, r1, r2, r3, r4, r6, r7}
 800666c:	f007 f962 	bl	800d934 <puts>
 8006670:	4b7e      	ldr	r3, [pc, #504]	@ (800686c <_homereaction_function_1+0x2e4>)
 8006672:	220a      	movs	r2, #10
 8006674:	601a      	str	r2, [r3, #0]
 8006676:	e0cf      	b.n	8006818 <_homereaction_function_1+0x290>
 8006678:	4b7c      	ldr	r3, [pc, #496]	@ (800686c <_homereaction_function_1+0x2e4>)
 800667a:	2202      	movs	r2, #2
 800667c:	601a      	str	r2, [r3, #0]
 800667e:	e0cb      	b.n	8006818 <_homereaction_function_1+0x290>
 8006680:	487c      	ldr	r0, [pc, #496]	@ (8006874 <_homereaction_function_1+0x2ec>)
 8006682:	f007 f957 	bl	800d934 <puts>
 8006686:	4b79      	ldr	r3, [pc, #484]	@ (800686c <_homereaction_function_1+0x2e4>)
 8006688:	220b      	movs	r2, #11
 800668a:	601a      	str	r2, [r3, #0]
 800668c:	e0c4      	b.n	8006818 <_homereaction_function_1+0x290>
 800668e:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8006690:	4a79      	ldr	r2, [pc, #484]	@ (8006878 <_homereaction_function_1+0x2f0>)
 8006692:	60da      	str	r2, [r3, #12]
 8006694:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8006696:	4a79      	ldr	r2, [pc, #484]	@ (800687c <_homereaction_function_1+0x2f4>)
 8006698:	611a      	str	r2, [r3, #16]
 800669a:	4b6f      	ldr	r3, [pc, #444]	@ (8006858 <_homereaction_function_1+0x2d0>)
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	2b01      	cmp	r3, #1
 80066a0:	f040 80ba 	bne.w	8006818 <_homereaction_function_1+0x290>
 80066a4:	4b6c      	ldr	r3, [pc, #432]	@ (8006858 <_homereaction_function_1+0x2d0>)
 80066a6:	691b      	ldr	r3, [r3, #16]
 80066a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80066ac:	f040 80b4 	bne.w	8006818 <_homereaction_function_1+0x290>
 80066b0:	4873      	ldr	r0, [pc, #460]	@ (8006880 <_homereaction_function_1+0x2f8>)
 80066b2:	f007 f93f 	bl	800d934 <puts>
 80066b6:	6ab2      	ldr	r2, [r6, #40]	@ 0x28
 80066b8:	2300      	movs	r3, #0
 80066ba:	60d3      	str	r3, [r2, #12]
 80066bc:	6ab2      	ldr	r2, [r6, #40]	@ 0x28
 80066be:	6113      	str	r3, [r2, #16]
 80066c0:	68e3      	ldr	r3, [r4, #12]
 80066c2:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80066c6:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80066ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80066ce:	4b63      	ldr	r3, [pc, #396]	@ (800685c <_homereaction_function_1+0x2d4>)
 80066d0:	edc3 7a03 	vstr	s15, [r3, #12]
 80066d4:	6922      	ldr	r2, [r4, #16]
 80066d6:	edd2 7a0a 	vldr	s15, [r2, #40]	@ 0x28
 80066da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80066de:	edc3 7a04 	vstr	s15, [r3, #16]
 80066e2:	4b62      	ldr	r3, [pc, #392]	@ (800686c <_homereaction_function_1+0x2e4>)
 80066e4:	220c      	movs	r2, #12
 80066e6:	601a      	str	r2, [r3, #0]
 80066e8:	e096      	b.n	8006818 <_homereaction_function_1+0x290>
 80066ea:	f8d6 a028 	ldr.w	sl, [r6, #40]	@ 0x28
 80066ee:	f04f 0900 	mov.w	r9, #0
 80066f2:	f8df 816c 	ldr.w	r8, [pc, #364]	@ 8006860 <_homereaction_function_1+0x2d8>
 80066f6:	f8d8 400c 	ldr.w	r4, [r8, #12]
 80066fa:	4649      	mov	r1, r9
 80066fc:	4620      	mov	r0, r4
 80066fe:	f7ff fee1 	bl	80064c4 <get_speed>
 8006702:	f8ca 000c 	str.w	r0, [sl, #12]
 8006706:	f8d6 a028 	ldr.w	sl, [r6, #40]	@ 0x28
 800670a:	4649      	mov	r1, r9
 800670c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8006710:	f7ff fed8 	bl	80064c4 <get_speed>
 8006714:	f8ca 0010 	str.w	r0, [sl, #16]
 8006718:	4620      	mov	r0, r4
 800671a:	f7ff fef5 	bl	8006508 <absf>
 800671e:	f7f9 febb 	bl	8000498 <__aeabi_f2d>
 8006722:	a34b      	add	r3, pc, #300	@ (adr r3, 8006850 <_homereaction_function_1+0x2c8>)
 8006724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006728:	f7f9 ff6e 	bl	8000608 <__aeabi_dcmplt>
 800672c:	2800      	cmp	r0, #0
 800672e:	d073      	beq.n	8006818 <_homereaction_function_1+0x290>
 8006730:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8006734:	f7ff fee8 	bl	8006508 <absf>
 8006738:	f7f9 feae 	bl	8000498 <__aeabi_f2d>
 800673c:	a344      	add	r3, pc, #272	@ (adr r3, 8006850 <_homereaction_function_1+0x2c8>)
 800673e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006742:	f7f9 ff61 	bl	8000608 <__aeabi_dcmplt>
 8006746:	2800      	cmp	r0, #0
 8006748:	d066      	beq.n	8006818 <_homereaction_function_1+0x290>
 800674a:	484e      	ldr	r0, [pc, #312]	@ (8006884 <_homereaction_function_1+0x2fc>)
 800674c:	f007 f8f2 	bl	800d934 <puts>
 8006750:	4b46      	ldr	r3, [pc, #280]	@ (800686c <_homereaction_function_1+0x2e4>)
 8006752:	220d      	movs	r2, #13
 8006754:	601a      	str	r2, [r3, #0]
 8006756:	e05f      	b.n	8006818 <_homereaction_function_1+0x290>
 8006758:	4b41      	ldr	r3, [pc, #260]	@ (8006860 <_homereaction_function_1+0x2d8>)
 800675a:	edd3 7a04 	vldr	s15, [r3, #16]
 800675e:	ed93 7a03 	vldr	s14, [r3, #12]
 8006762:	f04f 0800 	mov.w	r8, #0
 8006766:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800676a:	ee17 4a90 	vmov	r4, s15
 800676e:	4641      	mov	r1, r8
 8006770:	4620      	mov	r0, r4
 8006772:	f7ff fea7 	bl	80064c4 <get_speed>
 8006776:	ee07 0a10 	vmov	s14, r0
 800677a:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 800677c:	eefa 7a04 	vmov.f32	s15, #164	@ 0xc1200000 -10.0
 8006780:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006784:	edc3 7a03 	vstr	s15, [r3, #12]
 8006788:	4641      	mov	r1, r8
 800678a:	4620      	mov	r0, r4
 800678c:	f7ff fe9a 	bl	80064c4 <get_speed>
 8006790:	ee07 0a90 	vmov	s15, r0
 8006794:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8006796:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800679a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800679e:	edc3 7a04 	vstr	s15, [r3, #16]
 80067a2:	4b2d      	ldr	r3, [pc, #180]	@ (8006858 <_homereaction_function_1+0x2d0>)
 80067a4:	68db      	ldr	r3, [r3, #12]
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d136      	bne.n	8006818 <_homereaction_function_1+0x290>
 80067aa:	4b2b      	ldr	r3, [pc, #172]	@ (8006858 <_homereaction_function_1+0x2d0>)
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d132      	bne.n	8006818 <_homereaction_function_1+0x290>
 80067b2:	4835      	ldr	r0, [pc, #212]	@ (8006888 <_homereaction_function_1+0x300>)
 80067b4:	f007 f8be 	bl	800d934 <puts>
 80067b8:	4b2c      	ldr	r3, [pc, #176]	@ (800686c <_homereaction_function_1+0x2e4>)
 80067ba:	2214      	movs	r2, #20
 80067bc:	601a      	str	r2, [r3, #0]
 80067be:	6ab2      	ldr	r2, [r6, #40]	@ 0x28
 80067c0:	f8c2 800c 	str.w	r8, [r2, #12]
 80067c4:	6ab2      	ldr	r2, [r6, #40]	@ 0x28
 80067c6:	f8c2 8010 	str.w	r8, [r2, #16]
 80067ca:	e025      	b.n	8006818 <_homereaction_function_1+0x290>
 80067cc:	482f      	ldr	r0, [pc, #188]	@ (800688c <_homereaction_function_1+0x304>)
 80067ce:	f007 f8b1 	bl	800d934 <puts>
 80067d2:	4b26      	ldr	r3, [pc, #152]	@ (800686c <_homereaction_function_1+0x2e4>)
 80067d4:	221e      	movs	r2, #30
 80067d6:	601a      	str	r2, [r3, #0]
 80067d8:	e01e      	b.n	8006818 <_homereaction_function_1+0x290>
 80067da:	4b24      	ldr	r3, [pc, #144]	@ (800686c <_homereaction_function_1+0x2e4>)
 80067dc:	2216      	movs	r2, #22
 80067de:	601a      	str	r2, [r3, #0]
 80067e0:	e01a      	b.n	8006818 <_homereaction_function_1+0x290>
 80067e2:	4b22      	ldr	r3, [pc, #136]	@ (800686c <_homereaction_function_1+0x2e4>)
 80067e4:	221e      	movs	r2, #30
 80067e6:	601a      	str	r2, [r3, #0]
 80067e8:	e016      	b.n	8006818 <_homereaction_function_1+0x290>
 80067ea:	4829      	ldr	r0, [pc, #164]	@ (8006890 <_homereaction_function_1+0x308>)
 80067ec:	f007 f8a2 	bl	800d934 <puts>
 80067f0:	4b1d      	ldr	r3, [pc, #116]	@ (8006868 <_homereaction_function_1+0x2e0>)
 80067f2:	2201      	movs	r2, #1
 80067f4:	601a      	str	r2, [r3, #0]
 80067f6:	e00f      	b.n	8006818 <_homereaction_function_1+0x290>
 80067f8:	4b1b      	ldr	r3, [pc, #108]	@ (8006868 <_homereaction_function_1+0x2e0>)
 80067fa:	2201      	movs	r2, #1
 80067fc:	601a      	str	r2, [r3, #0]
 80067fe:	e00b      	b.n	8006818 <_homereaction_function_1+0x290>
 8006800:	2300      	movs	r3, #0
 8006802:	4a1a      	ldr	r2, [pc, #104]	@ (800686c <_homereaction_function_1+0x2e4>)
 8006804:	6013      	str	r3, [r2, #0]
 8006806:	e005      	b.n	8006814 <_homereaction_function_1+0x28c>
 8006808:	6ab2      	ldr	r2, [r6, #40]	@ 0x28
 800680a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800680e:	2100      	movs	r1, #0
 8006810:	6011      	str	r1, [r2, #0]
 8006812:	3301      	adds	r3, #1
 8006814:	2b06      	cmp	r3, #6
 8006816:	ddf7      	ble.n	8006808 <_homereaction_function_1+0x280>
 8006818:	2400      	movs	r4, #0
 800681a:	e000      	b.n	800681e <_homereaction_function_1+0x296>
 800681c:	3401      	adds	r4, #1
 800681e:	2c06      	cmp	r4, #6
 8006820:	dc38      	bgt.n	8006894 <_homereaction_function_1+0x30c>
 8006822:	6ab3      	ldr	r3, [r6, #40]	@ 0x28
 8006824:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006828:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	6293      	str	r3, [r2, #40]	@ 0x28
 8006830:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8006834:	f004 ffd8 	bl	800b7e8 <lf_set_present>
 8006838:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 800683c:	68c3      	ldr	r3, [r0, #12]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d0ec      	beq.n	800681c <_homereaction_function_1+0x294>
 8006842:	2201      	movs	r2, #1
 8006844:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8006846:	f004 fe12 	bl	800b46e <_lf_initialize_token_with_value>
 800684a:	e7e7      	b.n	800681c <_homereaction_function_1+0x294>
 800684c:	f3af 8000 	nop.w
 8006850:	47ae147b 			@ <UNDEFINED> instruction: 0x47ae147b
 8006854:	3f847ae1 	svccc	0x00847ae1
 8006858:	200011c8 	andcs	r1, r0, r8, asr #3
 800685c:	200011ac 	andcs	r1, r0, ip, lsr #3
 8006860:	20001190 	mulcs	r0, r0, r1
 8006864:	0800ebe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}
 8006868:	20001184 	andcs	r1, r0, r4, lsl #3
 800686c:	20001188 	andcs	r1, r0, r8, lsl #3
 8006870:	0800e250 	stmdaeq	r0, {r4, r6, r9, sp, lr, pc}
 8006874:	0800e268 	stmdaeq	r0, {r3, r5, r6, r9, sp, lr, pc}
 8006878:	c1200000 			@ <UNDEFINED> instruction: 0xc1200000
 800687c:	41200000 			@ <UNDEFINED> instruction: 0x41200000
 8006880:	0800e280 	stmdaeq	r0, {r7, r9, sp, lr, pc}
 8006884:	0800e29c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sp, lr, pc}
 8006888:	0800e2b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sp, lr, pc}
 800688c:	0800e2d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sp, lr, pc}
 8006890:	0800e2ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sp, lr, pc}
 8006894:	4b09      	ldr	r3, [pc, #36]	@ (80068bc <_homereaction_function_1+0x334>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f8c6 30e4 	str.w	r3, [r6, #228]	@ 0xe4
 800689c:	4638      	mov	r0, r7
 800689e:	f004 ffa3 	bl	800b7e8 <lf_set_present>
 80068a2:	f8d6 30c8 	ldr.w	r3, [r6, #200]	@ 0xc8
 80068a6:	b12b      	cbz	r3, 80068b4 <_homereaction_function_1+0x32c>
 80068a8:	2201      	movs	r2, #1
 80068aa:	f8d6 10e4 	ldr.w	r1, [r6, #228]	@ 0xe4
 80068ae:	4638      	mov	r0, r7
 80068b0:	f004 fddd 	bl	800b46e <_lf_initialize_token_with_value>
 80068b4:	b002      	add	sp, #8
 80068b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068ba:	bf00      	nop
 80068bc:	20001184 	andcs	r1, r0, r4, lsl #3

080068c0 <new__home>:
 80068c0:	b538      	push	{r3, r4, r5, lr}
 80068c2:	f44f 7042 	mov.w	r0, #776	@ 0x308
 80068c6:	f003 febb 	bl	800a640 <lf_new_reactor>
 80068ca:	66c0      	str	r0, [r0, #108]	@ 0x6c
 80068cc:	f8c0 00a4 	str.w	r0, [r0, #164]	@ 0xa4
 80068d0:	2200      	movs	r2, #0
 80068d2:	f8c0 20f8 	str.w	r2, [r0, #248]	@ 0xf8
 80068d6:	492e      	ldr	r1, [pc, #184]	@ (8006990 <new__home+0xd0>)
 80068d8:	f8c0 10f0 	str.w	r1, [r0, #240]	@ 0xf0
 80068dc:	f8c0 00f4 	str.w	r0, [r0, #244]	@ 0xf4
 80068e0:	f8c0 2134 	str.w	r2, [r0, #308]	@ 0x134
 80068e4:	f8c0 2138 	str.w	r2, [r0, #312]	@ 0x138
 80068e8:	4c2a      	ldr	r4, [pc, #168]	@ (8006994 <new__home+0xd4>)
 80068ea:	f8c0 4144 	str.w	r4, [r0, #324]	@ 0x144
 80068ee:	f8c0 2148 	str.w	r2, [r0, #328]	@ 0x148
 80068f2:	2101      	movs	r1, #1
 80068f4:	f8c0 1158 	str.w	r1, [r0, #344]	@ 0x158
 80068f8:	4d27      	ldr	r5, [pc, #156]	@ (8006998 <new__home+0xd8>)
 80068fa:	f8c0 5150 	str.w	r5, [r0, #336]	@ 0x150
 80068fe:	f8c0 0154 	str.w	r0, [r0, #340]	@ 0x154
 8006902:	f8c0 2194 	str.w	r2, [r0, #404]	@ 0x194
 8006906:	f8c0 2198 	str.w	r2, [r0, #408]	@ 0x198
 800690a:	f8c0 41a4 	str.w	r4, [r0, #420]	@ 0x1a4
 800690e:	f8c0 21a8 	str.w	r2, [r0, #424]	@ 0x1a8
 8006912:	ed9f 7b1d 	vldr	d7, [pc, #116]	@ 8006988 <new__home+0xc8>
 8006916:	ed80 7b7a 	vstr	d7, [r0, #488]	@ 0x1e8
 800691a:	f8c0 21f0 	str.w	r2, [r0, #496]	@ 0x1f0
 800691e:	f880 11cc 	strb.w	r1, [r0, #460]	@ 0x1cc
 8006922:	ed80 7b8e 	vstr	d7, [r0, #568]	@ 0x238
 8006926:	f8c0 2240 	str.w	r2, [r0, #576]	@ 0x240
 800692a:	f100 04f0 	add.w	r4, r0, #240	@ 0xf0
 800692e:	f8c0 4250 	str.w	r4, [r0, #592]	@ 0x250
 8006932:	f500 7414 	add.w	r4, r0, #592	@ 0x250
 8006936:	f8c0 4214 	str.w	r4, [r0, #532]	@ 0x214
 800693a:	f8c0 1218 	str.w	r1, [r0, #536]	@ 0x218
 800693e:	f880 121c 	strb.w	r1, [r0, #540]	@ 0x21c
 8006942:	ed80 7ba4 	vstr	d7, [r0, #656]	@ 0x290
 8006946:	f8c0 2298 	str.w	r2, [r0, #664]	@ 0x298
 800694a:	f500 75a8 	add.w	r5, r0, #336	@ 0x150
 800694e:	f8c0 52a8 	str.w	r5, [r0, #680]	@ 0x2a8
 8006952:	f500 742a 	add.w	r4, r0, #680	@ 0x2a8
 8006956:	f8c0 426c 	str.w	r4, [r0, #620]	@ 0x26c
 800695a:	f8c0 1270 	str.w	r1, [r0, #624]	@ 0x270
 800695e:	2404      	movs	r4, #4
 8006960:	f8c0 4258 	str.w	r4, [r0, #600]	@ 0x258
 8006964:	ed80 7bba 	vstr	d7, [r0, #744]	@ 0x2e8
 8006968:	f8c0 22f0 	str.w	r2, [r0, #752]	@ 0x2f0
 800696c:	f8c0 5300 	str.w	r5, [r0, #768]	@ 0x300
 8006970:	f500 7240 	add.w	r2, r0, #768	@ 0x300
 8006974:	f8c0 22c4 	str.w	r2, [r0, #708]	@ 0x2c4
 8006978:	f8c0 12c8 	str.w	r1, [r0, #712]	@ 0x2c8
 800697c:	f8c0 42b0 	str.w	r4, [r0, #688]	@ 0x2b0
 8006980:	bd38      	pop	{r3, r4, r5, pc}
 8006982:	bf00      	nop
 8006984:	f3af 8000 	nop.w
 8006988:	00000000 	andeq	r0, r0, r0
 800698c:	80000000 	andhi	r0, r0, r0
 8006990:	08006525 	stmdaeq	r0, {r0, r2, r5, r8, sl, sp, lr}
 8006994:	0800e1ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, sp, lr, pc}
 8006998:	08006589 	stmdaeq	r0, {r0, r3, r7, r8, sl, sp, lr}

0800699c <main>:
 800699c:	b508      	push	{r3, lr}
 800699e:	2100      	movs	r1, #0
 80069a0:	4608      	mov	r0, r1
 80069a2:	f005 f843 	bl	800ba2c <lf_reactor_c_main>
 80069a6:	bd08      	pop	{r3, pc}

080069a8 <lf_set_default_command_line_options>:
 80069a8:	4770      	bx	lr
	...

080069ac <lf_create_environments>:
 80069ac:	b500      	push	{lr}
 80069ae:	b08b      	sub	sp, #44	@ 0x2c
 80069b0:	2200      	movs	r2, #0
 80069b2:	9208      	str	r2, [sp, #32]
 80069b4:	9207      	str	r2, [sp, #28]
 80069b6:	9206      	str	r2, [sp, #24]
 80069b8:	2301      	movs	r3, #1
 80069ba:	9305      	str	r3, [sp, #20]
 80069bc:	234f      	movs	r3, #79	@ 0x4f
 80069be:	9304      	str	r3, [sp, #16]
 80069c0:	9203      	str	r2, [sp, #12]
 80069c2:	9202      	str	r2, [sp, #8]
 80069c4:	2304      	movs	r3, #4
 80069c6:	9301      	str	r3, [sp, #4]
 80069c8:	230a      	movs	r3, #10
 80069ca:	9300      	str	r3, [sp, #0]
 80069cc:	4b04      	ldr	r3, [pc, #16]	@ (80069e0 <lf_create_environments+0x34>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	4904      	ldr	r1, [pc, #16]	@ (80069e4 <lf_create_environments+0x38>)
 80069d2:	4805      	ldr	r0, [pc, #20]	@ (80069e8 <lf_create_environments+0x3c>)
 80069d4:	f004 fe68 	bl	800b6a8 <environment_init>
 80069d8:	b00b      	add	sp, #44	@ 0x2c
 80069da:	f85d fb04 	ldr.w	pc, [sp], #4
 80069de:	bf00      	nop
 80069e0:	2000135c 	andcs	r1, r0, ip, asr r3
 80069e4:	0800e304 	stmdaeq	r0, {r2, r8, r9, sp, lr, pc}
 80069e8:	200012b0 			@ <UNDEFINED> instruction: 0x200012b0

080069ec <_lf_get_environments>:
 80069ec:	4b01      	ldr	r3, [pc, #4]	@ (80069f4 <_lf_get_environments+0x8>)
 80069ee:	6003      	str	r3, [r0, #0]
 80069f0:	2001      	movs	r0, #1
 80069f2:	4770      	bx	lr
 80069f4:	200012b0 			@ <UNDEFINED> instruction: 0x200012b0

080069f8 <_lf_initialize_trigger_objects>:
 80069f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069fc:	ed2d 8b0e 	vpush	{d8-d14}
 8006a00:	b0b3      	sub	sp, #204	@ 0xcc
 8006a02:	f7fd fbf1 	bl	80041e8 <new__main_main>
 8006a06:	4605      	mov	r5, r0
 8006a08:	9031      	str	r0, [sp, #196]	@ 0xc4
 8006a0a:	4fd3      	ldr	r7, [pc, #844]	@ (8006d58 <_lf_initialize_trigger_objects+0x360>)
 8006a0c:	6087      	str	r7, [r0, #8]
 8006a0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006a10:	f500 729c 	add.w	r2, r0, #312	@ 0x138
 8006a14:	601a      	str	r2, [r3, #0]
 8006a16:	2301      	movs	r3, #1
 8006a18:	6203      	str	r3, [r0, #32]
 8006a1a:	f500 638c 	add.w	r3, r0, #1120	@ 0x460
 8006a1e:	2000      	movs	r0, #0
 8006a20:	2100      	movs	r1, #0
 8006a22:	e943 0102 	strd	r0, r1, [r3, #-8]
 8006a26:	f8df 8334 	ldr.w	r8, [pc, #820]	@ 8006d5c <_lf_initialize_trigger_objects+0x364>
 8006a2a:	f04f 0900 	mov.w	r9, #0
 8006a2e:	e9c3 8900 	strd	r8, r9, [r3]
 8006a32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a34:	f505 6287 	add.w	r2, r5, #1080	@ 0x438
 8006a38:	601a      	str	r2, [r3, #0]
 8006a3a:	2600      	movs	r6, #0
 8006a3c:	f8c5 6484 	str.w	r6, [r5, #1156]	@ 0x484
 8006a40:	f505 6398 	add.w	r3, r5, #1216	@ 0x4c0
 8006a44:	e943 0102 	strd	r0, r1, [r3, #-8]
 8006a48:	a1b9      	add	r1, pc, #740	@ (adr r1, 8006d30 <_lf_initialize_trigger_objects+0x338>)
 8006a4a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a4e:	e9c3 0100 	strd	r0, r1, [r3]
 8006a52:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a54:	f505 6293 	add.w	r2, r5, #1176	@ 0x498
 8006a58:	605a      	str	r2, [r3, #4]
 8006a5a:	f8c5 64e4 	str.w	r6, [r5, #1252]	@ 0x4e4
 8006a5e:	f505 63a2 	add.w	r3, r5, #1296	@ 0x510
 8006a62:	a1b5      	add	r1, pc, #724	@ (adr r1, 8006d38 <_lf_initialize_trigger_objects+0x340>)
 8006a64:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a68:	e9c3 0100 	strd	r0, r1, [r3]
 8006a6c:	f505 63a4 	add.w	r3, r5, #1312	@ 0x520
 8006a70:	a1b3      	add	r1, pc, #716	@ (adr r1, 8006d40 <_lf_initialize_trigger_objects+0x348>)
 8006a72:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a76:	e943 0102 	strd	r0, r1, [r3, #-8]
 8006a7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a7c:	f505 629e 	add.w	r2, r5, #1264	@ 0x4f0
 8006a80:	609a      	str	r2, [r3, #8]
 8006a82:	f505 63b7 	add.w	r3, r5, #1464	@ 0x5b8
 8006a86:	f8c5 353c 	str.w	r3, [r5, #1340]	@ 0x53c
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006a90:	e9c5 235c 	strd	r2, r3, [r5, #368]	@ 0x170
 8006a94:	e9c5 2374 	strd	r2, r3, [r5, #464]	@ 0x1d0
 8006a98:	e9c5 238c 	strd	r2, r3, [r5, #560]	@ 0x230
 8006a9c:	e9c5 23a4 	strd	r2, r3, [r5, #656]	@ 0x290
 8006aa0:	e9c5 23bc 	strd	r2, r3, [r5, #752]	@ 0x2f0
 8006aa4:	e9c5 23d4 	strd	r2, r3, [r5, #848]	@ 0x350
 8006aa8:	e9c5 23ec 	strd	r2, r3, [r5, #944]	@ 0x3b0
 8006aac:	f505 6182 	add.w	r1, r5, #1040	@ 0x410
 8006ab0:	e9c1 2300 	strd	r2, r3, [r1]
 8006ab4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	f105 020c 	add.w	r2, r5, #12
 8006abe:	601a      	str	r2, [r3, #0]
 8006ac0:	f7fd fe86 	bl	80047d0 <new__qdec>
 8006ac4:	4604      	mov	r4, r0
 8006ac6:	9006      	str	r0, [sp, #24]
 8006ac8:	6087      	str	r7, [r0, #8]
 8006aca:	a39f      	add	r3, pc, #636	@ (adr r3, 8006d48 <_lf_initialize_trigger_objects+0x350>)
 8006acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad0:	e9c0 2308 	strd	r2, r3, [r0, #32]
 8006ad4:	2707      	movs	r7, #7
 8006ad6:	6607      	str	r7, [r0, #96]	@ 0x60
 8006ad8:	4602      	mov	r2, r0
 8006ada:	212c      	movs	r1, #44	@ 0x2c
 8006adc:	4638      	mov	r0, r7
 8006ade:	f003 fd91 	bl	800a604 <lf_allocate>
 8006ae2:	65e0      	str	r0, [r4, #92]	@ 0x5c
 8006ae4:	4622      	mov	r2, r4
 8006ae6:	2104      	movs	r1, #4
 8006ae8:	4638      	mov	r0, r7
 8006aea:	f003 fd8b 	bl	800a604 <lf_allocate>
 8006aee:	4621      	mov	r1, r4
 8006af0:	6660      	str	r0, [r4, #100]	@ 0x64
 8006af2:	4633      	mov	r3, r6
 8006af4:	e007      	b.n	8006b06 <_lf_initialize_trigger_objects+0x10e>
 8006af6:	6dca      	ldr	r2, [r1, #92]	@ 0x5c
 8006af8:	6e48      	ldr	r0, [r1, #100]	@ 0x64
 8006afa:	242c      	movs	r4, #44	@ 0x2c
 8006afc:	fb04 2203 	mla	r2, r4, r3, r2
 8006b00:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8006b04:	3301      	adds	r3, #1
 8006b06:	2b06      	cmp	r3, #6
 8006b08:	ddf5      	ble.n	8006af6 <_lf_initialize_trigger_objects+0xfe>
 8006b0a:	2607      	movs	r6, #7
 8006b0c:	9c06      	ldr	r4, [sp, #24]
 8006b0e:	66e6      	str	r6, [r4, #108]	@ 0x6c
 8006b10:	4622      	mov	r2, r4
 8006b12:	212c      	movs	r1, #44	@ 0x2c
 8006b14:	4630      	mov	r0, r6
 8006b16:	f003 fd75 	bl	800a604 <lf_allocate>
 8006b1a:	66a0      	str	r0, [r4, #104]	@ 0x68
 8006b1c:	4622      	mov	r2, r4
 8006b1e:	2104      	movs	r1, #4
 8006b20:	4630      	mov	r0, r6
 8006b22:	f003 fd6f 	bl	800a604 <lf_allocate>
 8006b26:	4621      	mov	r1, r4
 8006b28:	6720      	str	r0, [r4, #112]	@ 0x70
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	e007      	b.n	8006b3e <_lf_initialize_trigger_objects+0x146>
 8006b2e:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 8006b30:	6f08      	ldr	r0, [r1, #112]	@ 0x70
 8006b32:	242c      	movs	r4, #44	@ 0x2c
 8006b34:	fb04 2203 	mla	r2, r4, r3, r2
 8006b38:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	2b06      	cmp	r3, #6
 8006b40:	ddf5      	ble.n	8006b2e <_lf_initialize_trigger_objects+0x136>
 8006b42:	f06f 0301 	mvn.w	r3, #1
 8006b46:	9c06      	ldr	r4, [sp, #24]
 8006b48:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006b4a:	4f83      	ldr	r7, [pc, #524]	@ (8006d58 <_lf_initialize_trigger_objects+0x360>)
 8006b4c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b4e:	f104 0278 	add.w	r2, r4, #120	@ 0x78
 8006b52:	605a      	str	r2, [r3, #4]
 8006b54:	2200      	movs	r2, #0
 8006b56:	2300      	movs	r3, #0
 8006b58:	e9c4 2386 	strd	r2, r3, [r4, #536]	@ 0x218
 8006b5c:	a17a      	add	r1, pc, #488	@ (adr r1, 8006d48 <_lf_initialize_trigger_objects+0x350>)
 8006b5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b62:	e9c4 0188 	strd	r0, r1, [r4, #544]	@ 0x220
 8006b66:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8006b68:	f504 70fc 	add.w	r0, r4, #504	@ 0x1f8
 8006b6c:	60c8      	str	r0, [r1, #12]
 8006b6e:	2600      	movs	r6, #0
 8006b70:	f8c4 6244 	str.w	r6, [r4, #580]	@ 0x244
 8006b74:	e9c4 239c 	strd	r2, r3, [r4, #624]	@ 0x270
 8006b78:	a375      	add	r3, pc, #468	@ (adr r3, 8006d50 <_lf_initialize_trigger_objects+0x358>)
 8006b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b7e:	e9c4 239e 	strd	r2, r3, [r4, #632]	@ 0x278
 8006b82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006b84:	f504 7214 	add.w	r2, r4, #592	@ 0x250
 8006b88:	611a      	str	r2, [r3, #16]
 8006b8a:	f8c4 629c 	str.w	r6, [r4, #668]	@ 0x29c
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006b94:	e9c4 232c 	strd	r2, r3, [r4, #176]	@ 0xb0
 8006b98:	e9c4 2344 	strd	r2, r3, [r4, #272]	@ 0x110
 8006b9c:	e9c4 235c 	strd	r2, r3, [r4, #368]	@ 0x170
 8006ba0:	e9c4 2374 	strd	r2, r3, [r4, #464]	@ 0x1d0
 8006ba4:	f7fe fa5c 	bl	8005060 <new__usm>
 8006ba8:	4681      	mov	r9, r0
 8006baa:	9030      	str	r0, [sp, #192]	@ 0xc0
 8006bac:	6087      	str	r7, [r0, #8]
 8006bae:	2007      	movs	r0, #7
 8006bb0:	f8c9 0024 	str.w	r0, [r9, #36]	@ 0x24
 8006bb4:	464a      	mov	r2, r9
 8006bb6:	2104      	movs	r1, #4
 8006bb8:	f003 fd24 	bl	800a604 <lf_allocate>
 8006bbc:	f8c9 0020 	str.w	r0, [r9, #32]
 8006bc0:	4633      	mov	r3, r6
 8006bc2:	e006      	b.n	8006bd2 <_lf_initialize_trigger_objects+0x1da>
 8006bc4:	f8d9 2020 	ldr.w	r2, [r9, #32]
 8006bc8:	f109 0128 	add.w	r1, r9, #40	@ 0x28
 8006bcc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006bd0:	3301      	adds	r3, #1
 8006bd2:	2b06      	cmp	r3, #6
 8006bd4:	ddf6      	ble.n	8006bc4 <_lf_initialize_trigger_objects+0x1cc>
 8006bd6:	4e60      	ldr	r6, [pc, #384]	@ (8006d58 <_lf_initialize_trigger_objects+0x360>)
 8006bd8:	6eb3      	ldr	r3, [r6, #104]	@ 0x68
 8006bda:	f109 0258 	add.w	r2, r9, #88	@ 0x58
 8006bde:	609a      	str	r2, [r3, #8]
 8006be0:	2200      	movs	r2, #0
 8006be2:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006be6:	e9c9 2324 	strd	r2, r3, [r9, #144]	@ 0x90
 8006bea:	e9c9 233c 	strd	r2, r3, [r9, #240]	@ 0xf0
 8006bee:	f7fe fc47 	bl	8005480 <new__ros_interface>
 8006bf2:	4683      	mov	fp, r0
 8006bf4:	6086      	str	r6, [r0, #8]
 8006bf6:	2607      	movs	r6, #7
 8006bf8:	f8c0 6094 	str.w	r6, [r0, #148]	@ 0x94
 8006bfc:	4602      	mov	r2, r0
 8006bfe:	212c      	movs	r1, #44	@ 0x2c
 8006c00:	4630      	mov	r0, r6
 8006c02:	f003 fcff 	bl	800a604 <lf_allocate>
 8006c06:	f8cb 0090 	str.w	r0, [fp, #144]	@ 0x90
 8006c0a:	465a      	mov	r2, fp
 8006c0c:	2104      	movs	r1, #4
 8006c0e:	4630      	mov	r0, r6
 8006c10:	f003 fcf8 	bl	800a604 <lf_allocate>
 8006c14:	f8cb 0098 	str.w	r0, [fp, #152]	@ 0x98
 8006c18:	2300      	movs	r3, #0
 8006c1a:	e009      	b.n	8006c30 <_lf_initialize_trigger_objects+0x238>
 8006c1c:	f8db 2090 	ldr.w	r2, [fp, #144]	@ 0x90
 8006c20:	f8db 1098 	ldr.w	r1, [fp, #152]	@ 0x98
 8006c24:	202c      	movs	r0, #44	@ 0x2c
 8006c26:	fb00 2203 	mla	r2, r0, r3, r2
 8006c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006c2e:	3301      	adds	r3, #1
 8006c30:	2b06      	cmp	r3, #6
 8006c32:	ddf3      	ble.n	8006c1c <_lf_initialize_trigger_objects+0x224>
 8006c34:	2007      	movs	r0, #7
 8006c36:	f8cb 0024 	str.w	r0, [fp, #36]	@ 0x24
 8006c3a:	465a      	mov	r2, fp
 8006c3c:	2104      	movs	r1, #4
 8006c3e:	f003 fce1 	bl	800a604 <lf_allocate>
 8006c42:	f8cb 0020 	str.w	r0, [fp, #32]
 8006c46:	2300      	movs	r3, #0
 8006c48:	e006      	b.n	8006c58 <_lf_initialize_trigger_objects+0x260>
 8006c4a:	f8db 2020 	ldr.w	r2, [fp, #32]
 8006c4e:	f10b 0128 	add.w	r1, fp, #40	@ 0x28
 8006c52:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006c56:	3301      	adds	r3, #1
 8006c58:	2b06      	cmp	r3, #6
 8006c5a:	ddf6      	ble.n	8006c4a <_lf_initialize_trigger_objects+0x252>
 8006c5c:	2007      	movs	r0, #7
 8006c5e:	f8cb 005c 	str.w	r0, [fp, #92]	@ 0x5c
 8006c62:	465a      	mov	r2, fp
 8006c64:	2104      	movs	r1, #4
 8006c66:	f003 fccd 	bl	800a604 <lf_allocate>
 8006c6a:	f8cb 0058 	str.w	r0, [fp, #88]	@ 0x58
 8006c6e:	2300      	movs	r3, #0
 8006c70:	e006      	b.n	8006c80 <_lf_initialize_trigger_objects+0x288>
 8006c72:	f8db 2058 	ldr.w	r2, [fp, #88]	@ 0x58
 8006c76:	f10b 0160 	add.w	r1, fp, #96	@ 0x60
 8006c7a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006c7e:	3301      	adds	r3, #1
 8006c80:	2b06      	cmp	r3, #6
 8006c82:	ddf6      	ble.n	8006c72 <_lf_initialize_trigger_objects+0x27a>
 8006c84:	f8df 80d0 	ldr.w	r8, [pc, #208]	@ 8006d58 <_lf_initialize_trigger_objects+0x360>
 8006c88:	f8d8 3068 	ldr.w	r3, [r8, #104]	@ 0x68
 8006c8c:	f10b 02a0 	add.w	r2, fp, #160	@ 0xa0
 8006c90:	60da      	str	r2, [r3, #12]
 8006c92:	a327      	add	r3, pc, #156	@ (adr r3, 8006d30 <_lf_initialize_trigger_objects+0x338>)
 8006c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c98:	e9cb 23a8 	strd	r2, r3, [fp, #672]	@ 0x2a0
 8006c9c:	a326      	add	r3, pc, #152	@ (adr r3, 8006d38 <_lf_initialize_trigger_objects+0x340>)
 8006c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ca2:	e9cb 23aa 	strd	r2, r3, [fp, #680]	@ 0x2a8
 8006ca6:	f8d8 3060 	ldr.w	r3, [r8, #96]	@ 0x60
 8006caa:	f50b 7220 	add.w	r2, fp, #640	@ 0x280
 8006cae:	615a      	str	r2, [r3, #20]
 8006cb0:	2700      	movs	r7, #0
 8006cb2:	f8cb 72cc 	str.w	r7, [fp, #716]	@ 0x2cc
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	2300      	movs	r3, #0
 8006cba:	e9cb 23be 	strd	r2, r3, [fp, #760]	@ 0x2f8
 8006cbe:	a324      	add	r3, pc, #144	@ (adr r3, 8006d50 <_lf_initialize_trigger_objects+0x358>)
 8006cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cc4:	e9cb 23c0 	strd	r2, r3, [fp, #768]	@ 0x300
 8006cc8:	f8d8 3060 	ldr.w	r3, [r8, #96]	@ 0x60
 8006ccc:	f50b 7236 	add.w	r2, fp, #728	@ 0x2d8
 8006cd0:	619a      	str	r2, [r3, #24]
 8006cd2:	f8cb 7324 	str.w	r7, [fp, #804]	@ 0x324
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006cdc:	e9cb 2336 	strd	r2, r3, [fp, #216]	@ 0xd8
 8006ce0:	e9cb 234e 	strd	r2, r3, [fp, #312]	@ 0x138
 8006ce4:	e9cb 2366 	strd	r2, r3, [fp, #408]	@ 0x198
 8006ce8:	e9cb 237e 	strd	r2, r3, [fp, #504]	@ 0x1f8
 8006cec:	e9cb 2396 	strd	r2, r3, [fp, #600]	@ 0x258
 8006cf0:	f7fe fd6a 	bl	80057c8 <new__motorcontroller>
 8006cf4:	4606      	mov	r6, r0
 8006cf6:	902f      	str	r0, [sp, #188]	@ 0xbc
 8006cf8:	f8c0 8008 	str.w	r8, [r0, #8]
 8006cfc:	a312      	add	r3, pc, #72	@ (adr r3, 8006d48 <_lf_initialize_trigger_objects+0x350>)
 8006cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d02:	e9c0 2308 	strd	r2, r3, [r0, #32]
 8006d06:	f04f 0807 	mov.w	r8, #7
 8006d0a:	f8c0 8150 	str.w	r8, [r0, #336]	@ 0x150
 8006d0e:	4602      	mov	r2, r0
 8006d10:	212c      	movs	r1, #44	@ 0x2c
 8006d12:	4640      	mov	r0, r8
 8006d14:	f003 fc76 	bl	800a604 <lf_allocate>
 8006d18:	f8c6 014c 	str.w	r0, [r6, #332]	@ 0x14c
 8006d1c:	4632      	mov	r2, r6
 8006d1e:	2104      	movs	r1, #4
 8006d20:	4640      	mov	r0, r8
 8006d22:	f003 fc6f 	bl	800a604 <lf_allocate>
 8006d26:	f8c6 0154 	str.w	r0, [r6, #340]	@ 0x154
 8006d2a:	463b      	mov	r3, r7
 8006d2c:	e022      	b.n	8006d74 <_lf_initialize_trigger_objects+0x37c>
 8006d2e:	bf00      	nop
 8006d30:	3b9aca00 	blcc	66b9538 <_Min_Stack_Size+0x66b9138>
 8006d34:	00000000 	andeq	r0, r0, r0
 8006d38:	02faf080 	rscseq	pc, sl, #128	@ 0x80
 8006d3c:	00000000 	andeq	r0, r0, r0
 8006d40:	05f5e100 	ldrbeq	lr, [r5, #256]!	@ 0x100
 8006d44:	00000000 	andeq	r0, r0, r0
 8006d48:	004c4b40 	subeq	r4, ip, r0, asr #22
 8006d4c:	00000000 	andeq	r0, r0, r0
 8006d50:	01312d00 	teqeq	r1, r0, lsl #26
 8006d54:	00000000 	andeq	r0, r0, r0
 8006d58:	200012b0 			@ <UNDEFINED> instruction: 0x200012b0
 8006d5c:	00989680 	addseq	r9, r8, r0, lsl #13
 8006d60:	f8d6 214c 	ldr.w	r2, [r6, #332]	@ 0x14c
 8006d64:	f8d6 1154 	ldr.w	r1, [r6, #340]	@ 0x154
 8006d68:	202c      	movs	r0, #44	@ 0x2c
 8006d6a:	fb00 2203 	mla	r2, r0, r3, r2
 8006d6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006d72:	3301      	adds	r3, #1
 8006d74:	2b06      	cmp	r3, #6
 8006d76:	ddf3      	ble.n	8006d60 <_lf_initialize_trigger_objects+0x368>
 8006d78:	2007      	movs	r0, #7
 8006d7a:	63b0      	str	r0, [r6, #56]	@ 0x38
 8006d7c:	4632      	mov	r2, r6
 8006d7e:	2104      	movs	r1, #4
 8006d80:	f003 fc40 	bl	800a604 <lf_allocate>
 8006d84:	6370      	str	r0, [r6, #52]	@ 0x34
 8006d86:	2300      	movs	r3, #0
 8006d88:	e005      	b.n	8006d96 <_lf_initialize_trigger_objects+0x39e>
 8006d8a:	6b72      	ldr	r2, [r6, #52]	@ 0x34
 8006d8c:	f106 013c 	add.w	r1, r6, #60	@ 0x3c
 8006d90:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006d94:	3301      	adds	r3, #1
 8006d96:	2b06      	cmp	r3, #6
 8006d98:	ddf7      	ble.n	8006d8a <_lf_initialize_trigger_objects+0x392>
 8006d9a:	2007      	movs	r0, #7
 8006d9c:	6730      	str	r0, [r6, #112]	@ 0x70
 8006d9e:	4632      	mov	r2, r6
 8006da0:	2104      	movs	r1, #4
 8006da2:	f003 fc2f 	bl	800a604 <lf_allocate>
 8006da6:	66f0      	str	r0, [r6, #108]	@ 0x6c
 8006da8:	2300      	movs	r3, #0
 8006daa:	e005      	b.n	8006db8 <_lf_initialize_trigger_objects+0x3c0>
 8006dac:	6ef2      	ldr	r2, [r6, #108]	@ 0x6c
 8006dae:	f106 0174 	add.w	r1, r6, #116	@ 0x74
 8006db2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006db6:	3301      	adds	r3, #1
 8006db8:	2b06      	cmp	r3, #6
 8006dba:	ddf7      	ble.n	8006dac <_lf_initialize_trigger_objects+0x3b4>
 8006dbc:	2007      	movs	r0, #7
 8006dbe:	f8c6 00a8 	str.w	r0, [r6, #168]	@ 0xa8
 8006dc2:	4632      	mov	r2, r6
 8006dc4:	2104      	movs	r1, #4
 8006dc6:	f003 fc1d 	bl	800a604 <lf_allocate>
 8006dca:	f8c6 00a4 	str.w	r0, [r6, #164]	@ 0xa4
 8006dce:	2300      	movs	r3, #0
 8006dd0:	e006      	b.n	8006de0 <_lf_initialize_trigger_objects+0x3e8>
 8006dd2:	f8d6 20a4 	ldr.w	r2, [r6, #164]	@ 0xa4
 8006dd6:	f106 01ac 	add.w	r1, r6, #172	@ 0xac
 8006dda:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006dde:	3301      	adds	r3, #1
 8006de0:	2b06      	cmp	r3, #6
 8006de2:	ddf6      	ble.n	8006dd2 <_lf_initialize_trigger_objects+0x3da>
 8006de4:	2007      	movs	r0, #7
 8006de6:	f8c6 00e0 	str.w	r0, [r6, #224]	@ 0xe0
 8006dea:	4632      	mov	r2, r6
 8006dec:	2104      	movs	r1, #4
 8006dee:	f003 fc09 	bl	800a604 <lf_allocate>
 8006df2:	f8c6 00dc 	str.w	r0, [r6, #220]	@ 0xdc
 8006df6:	2300      	movs	r3, #0
 8006df8:	e006      	b.n	8006e08 <_lf_initialize_trigger_objects+0x410>
 8006dfa:	f8d6 20dc 	ldr.w	r2, [r6, #220]	@ 0xdc
 8006dfe:	f106 01e4 	add.w	r1, r6, #228	@ 0xe4
 8006e02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006e06:	3301      	adds	r3, #1
 8006e08:	2b06      	cmp	r3, #6
 8006e0a:	ddf6      	ble.n	8006dfa <_lf_initialize_trigger_objects+0x402>
 8006e0c:	2007      	movs	r0, #7
 8006e0e:	f8c6 0118 	str.w	r0, [r6, #280]	@ 0x118
 8006e12:	4632      	mov	r2, r6
 8006e14:	2104      	movs	r1, #4
 8006e16:	f003 fbf5 	bl	800a604 <lf_allocate>
 8006e1a:	f8c6 0114 	str.w	r0, [r6, #276]	@ 0x114
 8006e1e:	2300      	movs	r3, #0
 8006e20:	e006      	b.n	8006e30 <_lf_initialize_trigger_objects+0x438>
 8006e22:	f8d6 2114 	ldr.w	r2, [r6, #276]	@ 0x114
 8006e26:	f506 718e 	add.w	r1, r6, #284	@ 0x11c
 8006e2a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8006e2e:	3301      	adds	r3, #1
 8006e30:	2b06      	cmp	r3, #6
 8006e32:	ddf6      	ble.n	8006e22 <_lf_initialize_trigger_objects+0x42a>
 8006e34:	4bd4      	ldr	r3, [pc, #848]	@ (8007188 <_lf_initialize_trigger_objects+0x790>)
 8006e36:	62b3      	str	r3, [r6, #40]	@ 0x28
 8006e38:	4bd4      	ldr	r3, [pc, #848]	@ (800718c <_lf_initialize_trigger_objects+0x794>)
 8006e3a:	62f3      	str	r3, [r6, #44]	@ 0x2c
 8006e3c:	4bd4      	ldr	r3, [pc, #848]	@ (8007190 <_lf_initialize_trigger_objects+0x798>)
 8006e3e:	6333      	str	r3, [r6, #48]	@ 0x30
 8006e40:	f506 63ae 	add.w	r3, r6, #1392	@ 0x570
 8006e44:	ed9f abca 	vldr	d10, [pc, #808]	@ 8007170 <_lf_initialize_trigger_objects+0x778>
 8006e48:	ed83 ab00 	vstr	d10, [r3]
 8006e4c:	f506 63b0 	add.w	r3, r6, #1408	@ 0x580
 8006e50:	a1c9      	add	r1, pc, #804	@ (adr r1, 8007178 <_lf_initialize_trigger_objects+0x780>)
 8006e52:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e56:	e943 0102 	strd	r0, r1, [r3, #-8]
 8006e5a:	f8df a358 	ldr.w	sl, [pc, #856]	@ 80071b4 <_lf_initialize_trigger_objects+0x7bc>
 8006e5e:	f8da 3060 	ldr.w	r3, [sl, #96]	@ 0x60
 8006e62:	f506 62aa 	add.w	r2, r6, #1360	@ 0x550
 8006e66:	61da      	str	r2, [r3, #28]
 8006e68:	f04f 0800 	mov.w	r8, #0
 8006e6c:	f8c6 859c 	str.w	r8, [r6, #1436]	@ 0x59c
 8006e70:	f506 638e 	add.w	r3, r6, #1136	@ 0x470
 8006e74:	ed9f 9bc2 	vldr	d9, [pc, #776]	@ 8007180 <_lf_initialize_trigger_objects+0x788>
 8006e78:	ed03 9b02 	vstr	d9, [r3, #-8]
 8006e7c:	f506 639a 	add.w	r3, r6, #1232	@ 0x4d0
 8006e80:	ed03 9b02 	vstr	d9, [r3, #-8]
 8006e84:	f506 63a6 	add.w	r3, r6, #1328	@ 0x530
 8006e88:	ed03 9b02 	vstr	d9, [r3, #-8]
 8006e8c:	f7fe fe60 	bl	8005b50 <new__seacontroller0>
 8006e90:	f8c0 a008 	str.w	sl, [r0, #8]
 8006e94:	eef1 ca00 	vmov.f32	s25, #16	@ 0x40800000  4.0
 8006e98:	edc0 ca08 	vstr	s25, [r0, #32]
 8006e9c:	eeb6 ca00 	vmov.f32	s24, #96	@ 0x3f000000  0.5
 8006ea0:	ed80 ca09 	vstr	s24, [r0, #36]	@ 0x24
 8006ea4:	eeff ba00 	vmov.f32	s23, #240	@ 0xbf800000 -1.0
 8006ea8:	edc0 ba0a 	vstr	s23, [r0, #40]	@ 0x28
 8006eac:	eef2 8a04 	vmov.f32	s17, #36	@ 0x41200000  10.0
 8006eb0:	edc0 8a0b 	vstr	s17, [r0, #44]	@ 0x2c
 8006eb4:	ed9f eab7 	vldr	s28, [pc, #732]	@ 8007194 <_lf_initialize_trigger_objects+0x79c>
 8006eb8:	ed80 ea0c 	vstr	s28, [r0, #48]	@ 0x30
 8006ebc:	edc0 8a0d 	vstr	s17, [r0, #52]	@ 0x34
 8006ec0:	ed9f dab5 	vldr	s26, [pc, #724]	@ 8007198 <_lf_initialize_trigger_objects+0x7a0>
 8006ec4:	ed80 da0e 	vstr	s26, [r0, #56]	@ 0x38
 8006ec8:	ed80 da0f 	vstr	s26, [r0, #60]	@ 0x3c
 8006ecc:	eddf dab3 	vldr	s27, [pc, #716]	@ 800719c <_lf_initialize_trigger_objects+0x7a4>
 8006ed0:	edc0 da10 	vstr	s27, [r0, #64]	@ 0x40
 8006ed4:	f06f 0701 	mvn.w	r7, #1
 8006ed8:	f8c0 7124 	str.w	r7, [r0, #292]	@ 0x124
 8006edc:	6607      	str	r7, [r0, #96]	@ 0x60
 8006ede:	f8c0 7094 	str.w	r7, [r0, #148]	@ 0x94
 8006ee2:	f8c0 70c8 	str.w	r7, [r0, #200]	@ 0xc8
 8006ee6:	f8c0 8044 	str.w	r8, [r0, #68]	@ 0x44
 8006eea:	ed9f 8aad 	vldr	s16, [pc, #692]	@ 80071a0 <_lf_initialize_trigger_objects+0x7a8>
 8006eee:	ed80 8a12 	vstr	s16, [r0, #72]	@ 0x48
 8006ef2:	ed80 8a13 	vstr	s16, [r0, #76]	@ 0x4c
 8006ef6:	ed80 8a14 	vstr	s16, [r0, #80]	@ 0x50
 8006efa:	f8c0 8054 	str.w	r8, [r0, #84]	@ 0x54
 8006efe:	2401      	movs	r4, #1
 8006f00:	f880 4058 	strb.w	r4, [r0, #88]	@ 0x58
 8006f04:	ed80 9b8c 	vstr	d9, [r0, #560]	@ 0x230
 8006f08:	9000      	str	r0, [sp, #0]
 8006f0a:	ed80 9ba4 	vstr	d9, [r0, #656]	@ 0x290
 8006f0e:	f7fe ff27 	bl	8005d60 <new__ffbcontroller>
 8006f12:	900b      	str	r0, [sp, #44]	@ 0x2c
 8006f14:	f8c0 a008 	str.w	sl, [r0, #8]
 8006f18:	9a00      	ldr	r2, [sp, #0]
 8006f1a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8006f1c:	6203      	str	r3, [r0, #32]
 8006f1e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006f20:	6243      	str	r3, [r0, #36]	@ 0x24
 8006f22:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8006f24:	6283      	str	r3, [r0, #40]	@ 0x28
 8006f26:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006f28:	62c3      	str	r3, [r0, #44]	@ 0x2c
 8006f2a:	f8c0 7100 	str.w	r7, [r0, #256]	@ 0x100
 8006f2e:	63c7      	str	r7, [r0, #60]	@ 0x3c
 8006f30:	6707      	str	r7, [r0, #112]	@ 0x70
 8006f32:	f8c0 70a4 	str.w	r7, [r0, #164]	@ 0xa4
 8006f36:	ed80 8a0d 	vstr	s16, [r0, #52]	@ 0x34
 8006f3a:	ed80 9b50 	vstr	d9, [r0, #320]	@ 0x140
 8006f3e:	f7fe ffd7 	bl	8005ef0 <new__pidcontroller>
 8006f42:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006f44:	f8c0 a008 	str.w	sl, [r0, #8]
 8006f48:	9a00      	ldr	r2, [sp, #0]
 8006f4a:	6a13      	ldr	r3, [r2, #32]
 8006f4c:	6203      	str	r3, [r0, #32]
 8006f4e:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8006f50:	6243      	str	r3, [r0, #36]	@ 0x24
 8006f52:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8006f54:	6283      	str	r3, [r0, #40]	@ 0x28
 8006f56:	f8c0 7108 	str.w	r7, [r0, #264]	@ 0x108
 8006f5a:	6447      	str	r7, [r0, #68]	@ 0x44
 8006f5c:	6787      	str	r7, [r0, #120]	@ 0x78
 8006f5e:	f8c0 70ac 	str.w	r7, [r0, #172]	@ 0xac
 8006f62:	ed80 8a0b 	vstr	s16, [r0, #44]	@ 0x2c
 8006f66:	ed80 ab0c 	vstr	d10, [r0, #48]	@ 0x30
 8006f6a:	ed9f ba8e 	vldr	s22, [pc, #568]	@ 80071a4 <_lf_initialize_trigger_objects+0x7ac>
 8006f6e:	ed80 ba0e 	vstr	s22, [r0, #56]	@ 0x38
 8006f72:	ed80 8a0f 	vstr	s16, [r0, #60]	@ 0x3c
 8006f76:	ed80 9b52 	vstr	d9, [r0, #328]	@ 0x148
 8006f7a:	f7fe fde9 	bl	8005b50 <new__seacontroller0>
 8006f7e:	f8c0 a008 	str.w	sl, [r0, #8]
 8006f82:	edc0 ca08 	vstr	s25, [r0, #32]
 8006f86:	ed80 ca09 	vstr	s24, [r0, #36]	@ 0x24
 8006f8a:	edc0 ba0a 	vstr	s23, [r0, #40]	@ 0x28
 8006f8e:	edc0 8a0b 	vstr	s17, [r0, #44]	@ 0x2c
 8006f92:	ed80 ea0c 	vstr	s28, [r0, #48]	@ 0x30
 8006f96:	edc0 8a0d 	vstr	s17, [r0, #52]	@ 0x34
 8006f9a:	ed80 da0e 	vstr	s26, [r0, #56]	@ 0x38
 8006f9e:	ed80 da0f 	vstr	s26, [r0, #60]	@ 0x3c
 8006fa2:	edc0 da10 	vstr	s27, [r0, #64]	@ 0x40
 8006fa6:	f8c0 7124 	str.w	r7, [r0, #292]	@ 0x124
 8006faa:	6607      	str	r7, [r0, #96]	@ 0x60
 8006fac:	f8c0 7094 	str.w	r7, [r0, #148]	@ 0x94
 8006fb0:	f8c0 70c8 	str.w	r7, [r0, #200]	@ 0xc8
 8006fb4:	f8c0 8044 	str.w	r8, [r0, #68]	@ 0x44
 8006fb8:	ed80 8a12 	vstr	s16, [r0, #72]	@ 0x48
 8006fbc:	ed80 8a13 	vstr	s16, [r0, #76]	@ 0x4c
 8006fc0:	ed80 8a14 	vstr	s16, [r0, #80]	@ 0x50
 8006fc4:	f8c0 8054 	str.w	r8, [r0, #84]	@ 0x54
 8006fc8:	f880 4058 	strb.w	r4, [r0, #88]	@ 0x58
 8006fcc:	ed80 9b8c 	vstr	d9, [r0, #560]	@ 0x230
 8006fd0:	9001      	str	r0, [sp, #4]
 8006fd2:	ed80 9ba4 	vstr	d9, [r0, #656]	@ 0x290
 8006fd6:	f7fe fec3 	bl	8005d60 <new__ffbcontroller>
 8006fda:	900c      	str	r0, [sp, #48]	@ 0x30
 8006fdc:	f8c0 a008 	str.w	sl, [r0, #8]
 8006fe0:	9a01      	ldr	r2, [sp, #4]
 8006fe2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8006fe4:	6203      	str	r3, [r0, #32]
 8006fe6:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8006fe8:	6243      	str	r3, [r0, #36]	@ 0x24
 8006fea:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 8006fec:	6283      	str	r3, [r0, #40]	@ 0x28
 8006fee:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8006ff0:	62c3      	str	r3, [r0, #44]	@ 0x2c
 8006ff2:	f8c0 7100 	str.w	r7, [r0, #256]	@ 0x100
 8006ff6:	63c7      	str	r7, [r0, #60]	@ 0x3c
 8006ff8:	6707      	str	r7, [r0, #112]	@ 0x70
 8006ffa:	f8c0 70a4 	str.w	r7, [r0, #164]	@ 0xa4
 8006ffe:	ed80 8a0d 	vstr	s16, [r0, #52]	@ 0x34
 8007002:	ed80 9b50 	vstr	d9, [r0, #320]	@ 0x140
 8007006:	f7fe ff73 	bl	8005ef0 <new__pidcontroller>
 800700a:	9010      	str	r0, [sp, #64]	@ 0x40
 800700c:	f8c0 a008 	str.w	sl, [r0, #8]
 8007010:	9a01      	ldr	r2, [sp, #4]
 8007012:	6a13      	ldr	r3, [r2, #32]
 8007014:	6203      	str	r3, [r0, #32]
 8007016:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8007018:	6243      	str	r3, [r0, #36]	@ 0x24
 800701a:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800701c:	6283      	str	r3, [r0, #40]	@ 0x28
 800701e:	f8c0 7108 	str.w	r7, [r0, #264]	@ 0x108
 8007022:	6447      	str	r7, [r0, #68]	@ 0x44
 8007024:	6787      	str	r7, [r0, #120]	@ 0x78
 8007026:	f8c0 70ac 	str.w	r7, [r0, #172]	@ 0xac
 800702a:	ed80 8a0b 	vstr	s16, [r0, #44]	@ 0x2c
 800702e:	ed80 ab0c 	vstr	d10, [r0, #48]	@ 0x30
 8007032:	ed80 ba0e 	vstr	s22, [r0, #56]	@ 0x38
 8007036:	ed80 8a0f 	vstr	s16, [r0, #60]	@ 0x3c
 800703a:	ed80 9b52 	vstr	d9, [r0, #328]	@ 0x148
 800703e:	f7fe fd87 	bl	8005b50 <new__seacontroller0>
 8007042:	f8c0 a008 	str.w	sl, [r0, #8]
 8007046:	edc0 ca08 	vstr	s25, [r0, #32]
 800704a:	ed80 ca09 	vstr	s24, [r0, #36]	@ 0x24
 800704e:	edc0 ba0a 	vstr	s23, [r0, #40]	@ 0x28
 8007052:	edc0 8a0b 	vstr	s17, [r0, #44]	@ 0x2c
 8007056:	ed80 ea0c 	vstr	s28, [r0, #48]	@ 0x30
 800705a:	edc0 8a0d 	vstr	s17, [r0, #52]	@ 0x34
 800705e:	ed80 da0e 	vstr	s26, [r0, #56]	@ 0x38
 8007062:	ed80 da0f 	vstr	s26, [r0, #60]	@ 0x3c
 8007066:	edc0 da10 	vstr	s27, [r0, #64]	@ 0x40
 800706a:	f8c0 7124 	str.w	r7, [r0, #292]	@ 0x124
 800706e:	6607      	str	r7, [r0, #96]	@ 0x60
 8007070:	f8c0 7094 	str.w	r7, [r0, #148]	@ 0x94
 8007074:	f8c0 70c8 	str.w	r7, [r0, #200]	@ 0xc8
 8007078:	f8c0 8044 	str.w	r8, [r0, #68]	@ 0x44
 800707c:	ed80 8a12 	vstr	s16, [r0, #72]	@ 0x48
 8007080:	ed80 8a13 	vstr	s16, [r0, #76]	@ 0x4c
 8007084:	ed80 8a14 	vstr	s16, [r0, #80]	@ 0x50
 8007088:	f8c0 8054 	str.w	r8, [r0, #84]	@ 0x54
 800708c:	f880 4058 	strb.w	r4, [r0, #88]	@ 0x58
 8007090:	ed80 9b8c 	vstr	d9, [r0, #560]	@ 0x230
 8007094:	9002      	str	r0, [sp, #8]
 8007096:	ed80 9ba4 	vstr	d9, [r0, #656]	@ 0x290
 800709a:	f7fe fe61 	bl	8005d60 <new__ffbcontroller>
 800709e:	900d      	str	r0, [sp, #52]	@ 0x34
 80070a0:	f8c0 a008 	str.w	sl, [r0, #8]
 80070a4:	9a02      	ldr	r2, [sp, #8]
 80070a6:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80070a8:	6203      	str	r3, [r0, #32]
 80070aa:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80070ac:	6243      	str	r3, [r0, #36]	@ 0x24
 80070ae:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80070b0:	6283      	str	r3, [r0, #40]	@ 0x28
 80070b2:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80070b4:	62c3      	str	r3, [r0, #44]	@ 0x2c
 80070b6:	f8c0 7100 	str.w	r7, [r0, #256]	@ 0x100
 80070ba:	63c7      	str	r7, [r0, #60]	@ 0x3c
 80070bc:	6707      	str	r7, [r0, #112]	@ 0x70
 80070be:	f8c0 70a4 	str.w	r7, [r0, #164]	@ 0xa4
 80070c2:	ed80 8a0d 	vstr	s16, [r0, #52]	@ 0x34
 80070c6:	ed80 9b50 	vstr	d9, [r0, #320]	@ 0x140
 80070ca:	f7fe ff11 	bl	8005ef0 <new__pidcontroller>
 80070ce:	9011      	str	r0, [sp, #68]	@ 0x44
 80070d0:	f8c0 a008 	str.w	sl, [r0, #8]
 80070d4:	9a02      	ldr	r2, [sp, #8]
 80070d6:	6a13      	ldr	r3, [r2, #32]
 80070d8:	6203      	str	r3, [r0, #32]
 80070da:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80070dc:	6243      	str	r3, [r0, #36]	@ 0x24
 80070de:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80070e0:	6283      	str	r3, [r0, #40]	@ 0x28
 80070e2:	f8c0 7108 	str.w	r7, [r0, #264]	@ 0x108
 80070e6:	6447      	str	r7, [r0, #68]	@ 0x44
 80070e8:	6787      	str	r7, [r0, #120]	@ 0x78
 80070ea:	f8c0 70ac 	str.w	r7, [r0, #172]	@ 0xac
 80070ee:	ed80 8a0b 	vstr	s16, [r0, #44]	@ 0x2c
 80070f2:	ed80 ab0c 	vstr	d10, [r0, #48]	@ 0x30
 80070f6:	ed80 ba0e 	vstr	s22, [r0, #56]	@ 0x38
 80070fa:	ed80 8a0f 	vstr	s16, [r0, #60]	@ 0x3c
 80070fe:	ed80 9b52 	vstr	d9, [r0, #328]	@ 0x148
 8007102:	f7ff f80d 	bl	8006120 <new__seacontroller1>
 8007106:	f8c0 a008 	str.w	sl, [r0, #8]
 800710a:	edc0 ca08 	vstr	s25, [r0, #32]
 800710e:	ed80 ca09 	vstr	s24, [r0, #36]	@ 0x24
 8007112:	edc0 ba0a 	vstr	s23, [r0, #40]	@ 0x28
 8007116:	edc0 8a0b 	vstr	s17, [r0, #44]	@ 0x2c
 800711a:	eddf da23 	vldr	s27, [pc, #140]	@ 80071a8 <_lf_initialize_trigger_objects+0x7b0>
 800711e:	edc0 da0c 	vstr	s27, [r0, #48]	@ 0x30
 8007122:	edc0 8a0d 	vstr	s17, [r0, #52]	@ 0x34
 8007126:	eddf ea21 	vldr	s29, [pc, #132]	@ 80071ac <_lf_initialize_trigger_objects+0x7b4>
 800712a:	edc0 ea0e 	vstr	s29, [r0, #56]	@ 0x38
 800712e:	ed9f ea20 	vldr	s28, [pc, #128]	@ 80071b0 <_lf_initialize_trigger_objects+0x7b8>
 8007132:	ed80 ea0f 	vstr	s28, [r0, #60]	@ 0x3c
 8007136:	eeb0 da00 	vmov.f32	s26, #0	@ 0x40000000  2.0
 800713a:	ed80 da10 	vstr	s26, [r0, #64]	@ 0x40
 800713e:	f8c0 7124 	str.w	r7, [r0, #292]	@ 0x124
 8007142:	6607      	str	r7, [r0, #96]	@ 0x60
 8007144:	f8c0 7094 	str.w	r7, [r0, #148]	@ 0x94
 8007148:	f8c0 70c8 	str.w	r7, [r0, #200]	@ 0xc8
 800714c:	f8c0 8044 	str.w	r8, [r0, #68]	@ 0x44
 8007150:	ed80 8a12 	vstr	s16, [r0, #72]	@ 0x48
 8007154:	ed80 8a13 	vstr	s16, [r0, #76]	@ 0x4c
 8007158:	ed80 8a14 	vstr	s16, [r0, #80]	@ 0x50
 800715c:	f8c0 8054 	str.w	r8, [r0, #84]	@ 0x54
 8007160:	f880 4058 	strb.w	r4, [r0, #88]	@ 0x58
 8007164:	ed80 9b8c 	vstr	d9, [r0, #560]	@ 0x230
 8007168:	9003      	str	r0, [sp, #12]
 800716a:	e029      	b.n	80071c0 <_lf_initialize_trigger_objects+0x7c8>
 800716c:	f3af 8000 	nop.w
	...
 8007178:	004c4b40 	subeq	r4, ip, r0, asr #22
	...
 8007184:	80000000 	andhi	r0, r0, r0
 8007188:	200012a8 	andcs	r1, r0, r8, lsr #5
 800718c:	2000128c 	andcs	r1, r0, ip, lsl #5
 8007190:	20001270 	andcs	r1, r0, r0, ror r2
 8007194:	3f0ccccd 	svccc	0x000ccccd
 8007198:	3e4ccccd 	cdpcc	12, 4, cr12, cr12, cr13, {6}
 800719c:	3dcccccd 	stclcc	12, cr12, [ip, #820]	@ 0x334
 80071a0:	00000000 	andeq	r0, r0, r0
 80071a4:	3f666666 	svccc	0x00666666
 80071a8:	3e99999a 			@ <UNDEFINED> instruction: 0x3e99999a
 80071ac:	3e6b851f 	mcrcc	5, 3, r8, cr11, cr15, {0}
 80071b0:	3ea8f5c3 	cdpcc	5, 10, cr15, cr8, cr3, {6}
 80071b4:	200012b0 			@ <UNDEFINED> instruction: 0x200012b0
 80071b8:	3f19999a 	svccc	0x0019999a
 80071bc:	3ecccccd 	cdpcc	12, 12, cr12, cr12, cr13, {6}
 80071c0:	ed80 9ba4 	vstr	d9, [r0, #656]	@ 0x290
 80071c4:	f7fe fdcc 	bl	8005d60 <new__ffbcontroller>
 80071c8:	900e      	str	r0, [sp, #56]	@ 0x38
 80071ca:	f8c0 a008 	str.w	sl, [r0, #8]
 80071ce:	9a03      	ldr	r2, [sp, #12]
 80071d0:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80071d2:	6203      	str	r3, [r0, #32]
 80071d4:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 80071d6:	6243      	str	r3, [r0, #36]	@ 0x24
 80071d8:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80071da:	6283      	str	r3, [r0, #40]	@ 0x28
 80071dc:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80071de:	62c3      	str	r3, [r0, #44]	@ 0x2c
 80071e0:	f8c0 7100 	str.w	r7, [r0, #256]	@ 0x100
 80071e4:	63c7      	str	r7, [r0, #60]	@ 0x3c
 80071e6:	6707      	str	r7, [r0, #112]	@ 0x70
 80071e8:	f8c0 70a4 	str.w	r7, [r0, #164]	@ 0xa4
 80071ec:	ed80 8a0d 	vstr	s16, [r0, #52]	@ 0x34
 80071f0:	ed80 9b50 	vstr	d9, [r0, #320]	@ 0x140
 80071f4:	f7fe fe7c 	bl	8005ef0 <new__pidcontroller>
 80071f8:	9012      	str	r0, [sp, #72]	@ 0x48
 80071fa:	f8c0 a008 	str.w	sl, [r0, #8]
 80071fe:	9a03      	ldr	r2, [sp, #12]
 8007200:	6a13      	ldr	r3, [r2, #32]
 8007202:	6203      	str	r3, [r0, #32]
 8007204:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8007206:	6243      	str	r3, [r0, #36]	@ 0x24
 8007208:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800720a:	6283      	str	r3, [r0, #40]	@ 0x28
 800720c:	f8c0 7108 	str.w	r7, [r0, #264]	@ 0x108
 8007210:	6447      	str	r7, [r0, #68]	@ 0x44
 8007212:	6787      	str	r7, [r0, #120]	@ 0x78
 8007214:	f8c0 70ac 	str.w	r7, [r0, #172]	@ 0xac
 8007218:	ed80 8a0b 	vstr	s16, [r0, #44]	@ 0x2c
 800721c:	ed80 ab0c 	vstr	d10, [r0, #48]	@ 0x30
 8007220:	ed80 ba0e 	vstr	s22, [r0, #56]	@ 0x38
 8007224:	ed80 8a0f 	vstr	s16, [r0, #60]	@ 0x3c
 8007228:	ed80 9b52 	vstr	d9, [r0, #328]	@ 0x148
 800722c:	f7fe ff78 	bl	8006120 <new__seacontroller1>
 8007230:	f8c0 a008 	str.w	sl, [r0, #8]
 8007234:	edc0 ca08 	vstr	s25, [r0, #32]
 8007238:	ed80 ca09 	vstr	s24, [r0, #36]	@ 0x24
 800723c:	edc0 ba0a 	vstr	s23, [r0, #40]	@ 0x28
 8007240:	edc0 8a0b 	vstr	s17, [r0, #44]	@ 0x2c
 8007244:	edc0 da0c 	vstr	s27, [r0, #48]	@ 0x30
 8007248:	edc0 8a0d 	vstr	s17, [r0, #52]	@ 0x34
 800724c:	edc0 ea0e 	vstr	s29, [r0, #56]	@ 0x38
 8007250:	ed80 ea0f 	vstr	s28, [r0, #60]	@ 0x3c
 8007254:	ed80 da10 	vstr	s26, [r0, #64]	@ 0x40
 8007258:	f8c0 7124 	str.w	r7, [r0, #292]	@ 0x124
 800725c:	6607      	str	r7, [r0, #96]	@ 0x60
 800725e:	f8c0 7094 	str.w	r7, [r0, #148]	@ 0x94
 8007262:	f8c0 70c8 	str.w	r7, [r0, #200]	@ 0xc8
 8007266:	f8c0 8044 	str.w	r8, [r0, #68]	@ 0x44
 800726a:	ed80 8a12 	vstr	s16, [r0, #72]	@ 0x48
 800726e:	ed80 8a13 	vstr	s16, [r0, #76]	@ 0x4c
 8007272:	ed80 8a14 	vstr	s16, [r0, #80]	@ 0x50
 8007276:	f8c0 8054 	str.w	r8, [r0, #84]	@ 0x54
 800727a:	f880 4058 	strb.w	r4, [r0, #88]	@ 0x58
 800727e:	ed80 9b8c 	vstr	d9, [r0, #560]	@ 0x230
 8007282:	9004      	str	r0, [sp, #16]
 8007284:	ed80 9ba4 	vstr	d9, [r0, #656]	@ 0x290
 8007288:	f7fe fd6a 	bl	8005d60 <new__ffbcontroller>
 800728c:	9007      	str	r0, [sp, #28]
 800728e:	f8c0 a008 	str.w	sl, [r0, #8]
 8007292:	9a04      	ldr	r2, [sp, #16]
 8007294:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007296:	6203      	str	r3, [r0, #32]
 8007298:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800729a:	6243      	str	r3, [r0, #36]	@ 0x24
 800729c:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800729e:	6283      	str	r3, [r0, #40]	@ 0x28
 80072a0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80072a2:	62c3      	str	r3, [r0, #44]	@ 0x2c
 80072a4:	f8c0 7100 	str.w	r7, [r0, #256]	@ 0x100
 80072a8:	63c7      	str	r7, [r0, #60]	@ 0x3c
 80072aa:	6707      	str	r7, [r0, #112]	@ 0x70
 80072ac:	f8c0 70a4 	str.w	r7, [r0, #164]	@ 0xa4
 80072b0:	ed80 8a0d 	vstr	s16, [r0, #52]	@ 0x34
 80072b4:	ed80 9b50 	vstr	d9, [r0, #320]	@ 0x140
 80072b8:	f7fe fe1a 	bl	8005ef0 <new__pidcontroller>
 80072bc:	9013      	str	r0, [sp, #76]	@ 0x4c
 80072be:	f8c0 a008 	str.w	sl, [r0, #8]
 80072c2:	9a04      	ldr	r2, [sp, #16]
 80072c4:	6a13      	ldr	r3, [r2, #32]
 80072c6:	6203      	str	r3, [r0, #32]
 80072c8:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80072ca:	6243      	str	r3, [r0, #36]	@ 0x24
 80072cc:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 80072ce:	6283      	str	r3, [r0, #40]	@ 0x28
 80072d0:	f8c0 7108 	str.w	r7, [r0, #264]	@ 0x108
 80072d4:	6447      	str	r7, [r0, #68]	@ 0x44
 80072d6:	6787      	str	r7, [r0, #120]	@ 0x78
 80072d8:	f8c0 70ac 	str.w	r7, [r0, #172]	@ 0xac
 80072dc:	ed80 8a0b 	vstr	s16, [r0, #44]	@ 0x2c
 80072e0:	ed80 ab0c 	vstr	d10, [r0, #48]	@ 0x30
 80072e4:	ed80 ba0e 	vstr	s22, [r0, #56]	@ 0x38
 80072e8:	ed80 8a0f 	vstr	s16, [r0, #60]	@ 0x3c
 80072ec:	ed80 9b52 	vstr	d9, [r0, #328]	@ 0x148
 80072f0:	f7ff f85e 	bl	80063b0 <new__seacontroller2>
 80072f4:	f8c0 a008 	str.w	sl, [r0, #8]
 80072f8:	edc0 ca08 	vstr	s25, [r0, #32]
 80072fc:	ed80 ca09 	vstr	s24, [r0, #36]	@ 0x24
 8007300:	edc0 ba0a 	vstr	s23, [r0, #40]	@ 0x28
 8007304:	edc0 8a0b 	vstr	s17, [r0, #44]	@ 0x2c
 8007308:	ed5f ea55 	vldr	s29, [pc, #-340]	@ 80071b8 <_lf_initialize_trigger_objects+0x7c0>
 800730c:	edc0 ea0c 	vstr	s29, [r0, #48]	@ 0x30
 8007310:	edc0 8a0d 	vstr	s17, [r0, #52]	@ 0x34
 8007314:	edc0 da0e 	vstr	s27, [r0, #56]	@ 0x38
 8007318:	ed1f ea58 	vldr	s28, [pc, #-352]	@ 80071bc <_lf_initialize_trigger_objects+0x7c4>
 800731c:	ed80 ea0f 	vstr	s28, [r0, #60]	@ 0x3c
 8007320:	ed80 da10 	vstr	s26, [r0, #64]	@ 0x40
 8007324:	f8c0 7124 	str.w	r7, [r0, #292]	@ 0x124
 8007328:	6607      	str	r7, [r0, #96]	@ 0x60
 800732a:	f8c0 7094 	str.w	r7, [r0, #148]	@ 0x94
 800732e:	f8c0 70c8 	str.w	r7, [r0, #200]	@ 0xc8
 8007332:	f8c0 8044 	str.w	r8, [r0, #68]	@ 0x44
 8007336:	ed80 8a12 	vstr	s16, [r0, #72]	@ 0x48
 800733a:	ed80 8a13 	vstr	s16, [r0, #76]	@ 0x4c
 800733e:	ed80 8a14 	vstr	s16, [r0, #80]	@ 0x50
 8007342:	f8c0 8054 	str.w	r8, [r0, #84]	@ 0x54
 8007346:	f880 4058 	strb.w	r4, [r0, #88]	@ 0x58
 800734a:	ed80 9b8c 	vstr	d9, [r0, #560]	@ 0x230
 800734e:	9005      	str	r0, [sp, #20]
 8007350:	ed80 9ba4 	vstr	d9, [r0, #656]	@ 0x290
 8007354:	f7fe fd04 	bl	8005d60 <new__ffbcontroller>
 8007358:	9008      	str	r0, [sp, #32]
 800735a:	f8c0 a008 	str.w	sl, [r0, #8]
 800735e:	9a05      	ldr	r2, [sp, #20]
 8007360:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8007362:	6203      	str	r3, [r0, #32]
 8007364:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 8007366:	6243      	str	r3, [r0, #36]	@ 0x24
 8007368:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 800736a:	6283      	str	r3, [r0, #40]	@ 0x28
 800736c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800736e:	62c3      	str	r3, [r0, #44]	@ 0x2c
 8007370:	f8c0 7100 	str.w	r7, [r0, #256]	@ 0x100
 8007374:	63c7      	str	r7, [r0, #60]	@ 0x3c
 8007376:	6707      	str	r7, [r0, #112]	@ 0x70
 8007378:	f8c0 70a4 	str.w	r7, [r0, #164]	@ 0xa4
 800737c:	ed80 8a0d 	vstr	s16, [r0, #52]	@ 0x34
 8007380:	ed80 9b50 	vstr	d9, [r0, #320]	@ 0x140
 8007384:	f7fe fdb4 	bl	8005ef0 <new__pidcontroller>
 8007388:	9014      	str	r0, [sp, #80]	@ 0x50
 800738a:	f8c0 a008 	str.w	sl, [r0, #8]
 800738e:	9a05      	ldr	r2, [sp, #20]
 8007390:	6a13      	ldr	r3, [r2, #32]
 8007392:	6203      	str	r3, [r0, #32]
 8007394:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 8007396:	6243      	str	r3, [r0, #36]	@ 0x24
 8007398:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800739a:	6283      	str	r3, [r0, #40]	@ 0x28
 800739c:	f8c0 7108 	str.w	r7, [r0, #264]	@ 0x108
 80073a0:	6447      	str	r7, [r0, #68]	@ 0x44
 80073a2:	6787      	str	r7, [r0, #120]	@ 0x78
 80073a4:	f8c0 70ac 	str.w	r7, [r0, #172]	@ 0xac
 80073a8:	ed80 8a0b 	vstr	s16, [r0, #44]	@ 0x2c
 80073ac:	ed80 ab0c 	vstr	d10, [r0, #48]	@ 0x30
 80073b0:	ed80 ba0e 	vstr	s22, [r0, #56]	@ 0x38
 80073b4:	ed80 8a0f 	vstr	s16, [r0, #60]	@ 0x3c
 80073b8:	ed80 9b52 	vstr	d9, [r0, #328]	@ 0x148
 80073bc:	f7fe fff8 	bl	80063b0 <new__seacontroller2>
 80073c0:	9009      	str	r0, [sp, #36]	@ 0x24
 80073c2:	f8c0 a008 	str.w	sl, [r0, #8]
 80073c6:	edc0 ca08 	vstr	s25, [r0, #32]
 80073ca:	ed80 ca09 	vstr	s24, [r0, #36]	@ 0x24
 80073ce:	edc0 ba0a 	vstr	s23, [r0, #40]	@ 0x28
 80073d2:	edc0 8a0b 	vstr	s17, [r0, #44]	@ 0x2c
 80073d6:	edc0 ea0c 	vstr	s29, [r0, #48]	@ 0x30
 80073da:	edc0 8a0d 	vstr	s17, [r0, #52]	@ 0x34
 80073de:	edc0 da0e 	vstr	s27, [r0, #56]	@ 0x38
 80073e2:	ed80 ea0f 	vstr	s28, [r0, #60]	@ 0x3c
 80073e6:	ed80 da10 	vstr	s26, [r0, #64]	@ 0x40
 80073ea:	f8c0 7124 	str.w	r7, [r0, #292]	@ 0x124
 80073ee:	6607      	str	r7, [r0, #96]	@ 0x60
 80073f0:	f8c0 7094 	str.w	r7, [r0, #148]	@ 0x94
 80073f4:	f8c0 70c8 	str.w	r7, [r0, #200]	@ 0xc8
 80073f8:	f8c0 8044 	str.w	r8, [r0, #68]	@ 0x44
 80073fc:	ed80 8a12 	vstr	s16, [r0, #72]	@ 0x48
 8007400:	ed80 8a13 	vstr	s16, [r0, #76]	@ 0x4c
 8007404:	ed80 8a14 	vstr	s16, [r0, #80]	@ 0x50
 8007408:	f8c0 8054 	str.w	r8, [r0, #84]	@ 0x54
 800740c:	f880 4058 	strb.w	r4, [r0, #88]	@ 0x58
 8007410:	4604      	mov	r4, r0
 8007412:	ed80 9b8c 	vstr	d9, [r0, #560]	@ 0x230
 8007416:	ed80 9ba4 	vstr	d9, [r0, #656]	@ 0x290
 800741a:	f7fe fca1 	bl	8005d60 <new__ffbcontroller>
 800741e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007420:	f8c0 a008 	str.w	sl, [r0, #8]
 8007424:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8007426:	6203      	str	r3, [r0, #32]
 8007428:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800742a:	6243      	str	r3, [r0, #36]	@ 0x24
 800742c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800742e:	6283      	str	r3, [r0, #40]	@ 0x28
 8007430:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007432:	62c3      	str	r3, [r0, #44]	@ 0x2c
 8007434:	f8c0 7100 	str.w	r7, [r0, #256]	@ 0x100
 8007438:	63c7      	str	r7, [r0, #60]	@ 0x3c
 800743a:	6707      	str	r7, [r0, #112]	@ 0x70
 800743c:	f8c0 70a4 	str.w	r7, [r0, #164]	@ 0xa4
 8007440:	ed80 8a0d 	vstr	s16, [r0, #52]	@ 0x34
 8007444:	ed80 9b50 	vstr	d9, [r0, #320]	@ 0x140
 8007448:	f7fe fd52 	bl	8005ef0 <new__pidcontroller>
 800744c:	9015      	str	r0, [sp, #84]	@ 0x54
 800744e:	f8c0 a008 	str.w	sl, [r0, #8]
 8007452:	6a23      	ldr	r3, [r4, #32]
 8007454:	6203      	str	r3, [r0, #32]
 8007456:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007458:	6243      	str	r3, [r0, #36]	@ 0x24
 800745a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800745c:	6283      	str	r3, [r0, #40]	@ 0x28
 800745e:	f8c0 7108 	str.w	r7, [r0, #264]	@ 0x108
 8007462:	6447      	str	r7, [r0, #68]	@ 0x44
 8007464:	6787      	str	r7, [r0, #120]	@ 0x78
 8007466:	f8c0 70ac 	str.w	r7, [r0, #172]	@ 0xac
 800746a:	ed80 8a0b 	vstr	s16, [r0, #44]	@ 0x2c
 800746e:	ed80 ab0c 	vstr	d10, [r0, #48]	@ 0x30
 8007472:	ed80 ba0e 	vstr	s22, [r0, #56]	@ 0x38
 8007476:	ed80 8a0f 	vstr	s16, [r0, #60]	@ 0x3c
 800747a:	ed80 9b52 	vstr	d9, [r0, #328]	@ 0x148
 800747e:	f7ff fa1f 	bl	80068c0 <new__home>
 8007482:	4607      	mov	r7, r0
 8007484:	902e      	str	r0, [sp, #184]	@ 0xb8
 8007486:	f8c0 a008 	str.w	sl, [r0, #8]
 800748a:	4ad8      	ldr	r2, [pc, #864]	@ (80077ec <_lf_initialize_trigger_objects+0xdf4>)
 800748c:	2300      	movs	r3, #0
 800748e:	e9c0 2308 	strd	r2, r3, [r0, #32]
 8007492:	f04f 0a07 	mov.w	sl, #7
 8007496:	f8c0 a0b4 	str.w	sl, [r0, #180]	@ 0xb4
 800749a:	4602      	mov	r2, r0
 800749c:	212c      	movs	r1, #44	@ 0x2c
 800749e:	4650      	mov	r0, sl
 80074a0:	f003 f8b0 	bl	800a604 <lf_allocate>
 80074a4:	f8c7 00b0 	str.w	r0, [r7, #176]	@ 0xb0
 80074a8:	463a      	mov	r2, r7
 80074aa:	2104      	movs	r1, #4
 80074ac:	4650      	mov	r0, sl
 80074ae:	f003 f8a9 	bl	800a604 <lf_allocate>
 80074b2:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
 80074b6:	e00a      	b.n	80074ce <_lf_initialize_trigger_objects+0xad6>
 80074b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80074bc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80074c0:	212c      	movs	r1, #44	@ 0x2c
 80074c2:	fb01 3308 	mla	r3, r1, r8, r3
 80074c6:	f842 3028 	str.w	r3, [r2, r8, lsl #2]
 80074ca:	f108 0801 	add.w	r8, r8, #1
 80074ce:	f1b8 0f06 	cmp.w	r8, #6
 80074d2:	ddf1      	ble.n	80074b8 <_lf_initialize_trigger_objects+0xac0>
 80074d4:	f06f 0301 	mvn.w	r3, #1
 80074d8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80074dc:	2007      	movs	r0, #7
 80074de:	6478      	str	r0, [r7, #68]	@ 0x44
 80074e0:	463a      	mov	r2, r7
 80074e2:	2104      	movs	r1, #4
 80074e4:	f003 f88e 	bl	800a604 <lf_allocate>
 80074e8:	6438      	str	r0, [r7, #64]	@ 0x40
 80074ea:	2300      	movs	r3, #0
 80074ec:	e005      	b.n	80074fa <_lf_initialize_trigger_objects+0xb02>
 80074ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074f0:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80074f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80074f8:	3301      	adds	r3, #1
 80074fa:	2b06      	cmp	r3, #6
 80074fc:	ddf7      	ble.n	80074ee <_lf_initialize_trigger_objects+0xaf6>
 80074fe:	2007      	movs	r0, #7
 8007500:	67f8      	str	r0, [r7, #124]	@ 0x7c
 8007502:	463a      	mov	r2, r7
 8007504:	2104      	movs	r1, #4
 8007506:	f003 f87d 	bl	800a604 <lf_allocate>
 800750a:	67b8      	str	r0, [r7, #120]	@ 0x78
 800750c:	2300      	movs	r3, #0
 800750e:	e005      	b.n	800751c <_lf_initialize_trigger_objects+0xb24>
 8007510:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007512:	f107 0180 	add.w	r1, r7, #128	@ 0x80
 8007516:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800751a:	3301      	adds	r3, #1
 800751c:	2b06      	cmp	r3, #6
 800751e:	ddf7      	ble.n	8007510 <_lf_initialize_trigger_objects+0xb18>
 8007520:	4bb3      	ldr	r3, [pc, #716]	@ (80077f0 <_lf_initialize_trigger_objects+0xdf8>)
 8007522:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007524:	4bb3      	ldr	r3, [pc, #716]	@ (80077f4 <_lf_initialize_trigger_objects+0xdfc>)
 8007526:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007528:	4bb3      	ldr	r3, [pc, #716]	@ (80077f8 <_lf_initialize_trigger_objects+0xe00>)
 800752a:	633b      	str	r3, [r7, #48]	@ 0x30
 800752c:	4bb3      	ldr	r3, [pc, #716]	@ (80077fc <_lf_initialize_trigger_objects+0xe04>)
 800752e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007530:	4bb3      	ldr	r3, [pc, #716]	@ (8007800 <_lf_initialize_trigger_objects+0xe08>)
 8007532:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007534:	f04f 0800 	mov.w	r8, #0
 8007538:	f8c7 803c 	str.w	r8, [r7, #60]	@ 0x3c
 800753c:	2000      	movs	r0, #0
 800753e:	2100      	movs	r1, #0
 8007540:	e9c7 0174 	strd	r0, r1, [r7, #464]	@ 0x1d0
 8007544:	4aa9      	ldr	r2, [pc, #676]	@ (80077ec <_lf_initialize_trigger_objects+0xdf4>)
 8007546:	2300      	movs	r3, #0
 8007548:	e9c7 2376 	strd	r2, r3, [r7, #472]	@ 0x1d8
 800754c:	4bad      	ldr	r3, [pc, #692]	@ (8007804 <_lf_initialize_trigger_objects+0xe0c>)
 800754e:	6e1c      	ldr	r4, [r3, #96]	@ 0x60
 8007550:	f507 72d8 	add.w	r2, r7, #432	@ 0x1b0
 8007554:	6222      	str	r2, [r4, #32]
 8007556:	f8c7 81fc 	str.w	r8, [r7, #508]	@ 0x1fc
 800755a:	e9c7 0188 	strd	r0, r1, [r7, #544]	@ 0x220
 800755e:	48aa      	ldr	r0, [pc, #680]	@ (8007808 <_lf_initialize_trigger_objects+0xe10>)
 8007560:	2100      	movs	r1, #0
 8007562:	e9c7 018a 	strd	r0, r1, [r7, #552]	@ 0x228
 8007566:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007568:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800756c:	625a      	str	r2, [r3, #36]	@ 0x24
 800756e:	f8c7 824c 	str.w	r8, [r7, #588]	@ 0x24c
 8007572:	2200      	movs	r2, #0
 8007574:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007578:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
 800757c:	e9c7 2362 	strd	r2, r3, [r7, #392]	@ 0x188
 8007580:	2007      	movs	r0, #7
 8007582:	f8c5 0120 	str.w	r0, [r5, #288]	@ 0x120
 8007586:	462a      	mov	r2, r5
 8007588:	2104      	movs	r1, #4
 800758a:	f003 f83b 	bl	800a604 <lf_allocate>
 800758e:	f8c5 011c 	str.w	r0, [r5, #284]	@ 0x11c
 8007592:	e00a      	b.n	80075aa <_lf_initialize_trigger_objects+0xbb2>
 8007594:	f8d5 411c 	ldr.w	r4, [r5, #284]	@ 0x11c
 8007598:	462a      	mov	r2, r5
 800759a:	212c      	movs	r1, #44	@ 0x2c
 800759c:	2001      	movs	r0, #1
 800759e:	f003 f831 	bl	800a604 <lf_allocate>
 80075a2:	f844 0028 	str.w	r0, [r4, r8, lsl #2]
 80075a6:	f108 0801 	add.w	r8, r8, #1
 80075aa:	f1b8 0f06 	cmp.w	r8, #6
 80075ae:	ddf1      	ble.n	8007594 <_lf_initialize_trigger_objects+0xb9c>
 80075b0:	2007      	movs	r0, #7
 80075b2:	f8c5 0128 	str.w	r0, [r5, #296]	@ 0x128
 80075b6:	462a      	mov	r2, r5
 80075b8:	2104      	movs	r1, #4
 80075ba:	f003 f823 	bl	800a604 <lf_allocate>
 80075be:	f8c5 0124 	str.w	r0, [r5, #292]	@ 0x124
 80075c2:	f04f 0800 	mov.w	r8, #0
 80075c6:	e00a      	b.n	80075de <_lf_initialize_trigger_objects+0xbe6>
 80075c8:	f8d5 4124 	ldr.w	r4, [r5, #292]	@ 0x124
 80075cc:	462a      	mov	r2, r5
 80075ce:	212c      	movs	r1, #44	@ 0x2c
 80075d0:	2001      	movs	r0, #1
 80075d2:	f003 f817 	bl	800a604 <lf_allocate>
 80075d6:	f844 0028 	str.w	r0, [r4, r8, lsl #2]
 80075da:	f108 0801 	add.w	r8, r8, #1
 80075de:	f1b8 0f06 	cmp.w	r8, #6
 80075e2:	ddf1      	ble.n	80075c8 <_lf_initialize_trigger_objects+0xbd0>
 80075e4:	2007      	movs	r0, #7
 80075e6:	f8c5 0130 	str.w	r0, [r5, #304]	@ 0x130
 80075ea:	462a      	mov	r2, r5
 80075ec:	2104      	movs	r1, #4
 80075ee:	f003 f809 	bl	800a604 <lf_allocate>
 80075f2:	f8c5 012c 	str.w	r0, [r5, #300]	@ 0x12c
 80075f6:	f04f 0800 	mov.w	r8, #0
 80075fa:	e00a      	b.n	8007612 <_lf_initialize_trigger_objects+0xc1a>
 80075fc:	f8d5 412c 	ldr.w	r4, [r5, #300]	@ 0x12c
 8007600:	462a      	mov	r2, r5
 8007602:	212c      	movs	r1, #44	@ 0x2c
 8007604:	2001      	movs	r0, #1
 8007606:	f002 fffd 	bl	800a604 <lf_allocate>
 800760a:	f844 0028 	str.w	r0, [r4, r8, lsl #2]
 800760e:	f108 0801 	add.w	r8, r8, #1
 8007612:	f1b8 0f06 	cmp.w	r8, #6
 8007616:	ddf1      	ble.n	80075fc <_lf_initialize_trigger_objects+0xc04>
 8007618:	f04f 0800 	mov.w	r8, #0
 800761c:	f8c5 8158 	str.w	r8, [r5, #344]	@ 0x158
 8007620:	f04f 0a01 	mov.w	sl, #1
 8007624:	f8c5 a1b8 	str.w	sl, [r5, #440]	@ 0x1b8
 8007628:	462a      	mov	r2, r5
 800762a:	2104      	movs	r1, #4
 800762c:	4650      	mov	r0, sl
 800762e:	f002 ffe9 	bl	800a604 <lf_allocate>
 8007632:	f8c5 01c4 	str.w	r0, [r5, #452]	@ 0x1c4
 8007636:	462a      	mov	r2, r5
 8007638:	2104      	movs	r1, #4
 800763a:	4650      	mov	r0, sl
 800763c:	f002 ffe2 	bl	800a604 <lf_allocate>
 8007640:	f8c5 01c0 	str.w	r0, [r5, #448]	@ 0x1c0
 8007644:	462a      	mov	r2, r5
 8007646:	2104      	movs	r1, #4
 8007648:	4650      	mov	r0, sl
 800764a:	f002 ffdb 	bl	800a604 <lf_allocate>
 800764e:	f8c5 01bc 	str.w	r0, [r5, #444]	@ 0x1bc
 8007652:	f105 0438 	add.w	r4, r5, #56	@ 0x38
 8007656:	6004      	str	r4, [r0, #0]
 8007658:	f8c5 a218 	str.w	sl, [r5, #536]	@ 0x218
 800765c:	462a      	mov	r2, r5
 800765e:	2104      	movs	r1, #4
 8007660:	4650      	mov	r0, sl
 8007662:	f002 ffcf 	bl	800a604 <lf_allocate>
 8007666:	f8c5 0224 	str.w	r0, [r5, #548]	@ 0x224
 800766a:	462a      	mov	r2, r5
 800766c:	2104      	movs	r1, #4
 800766e:	4650      	mov	r0, sl
 8007670:	f002 ffc8 	bl	800a604 <lf_allocate>
 8007674:	f8c5 0220 	str.w	r0, [r5, #544]	@ 0x220
 8007678:	462a      	mov	r2, r5
 800767a:	2104      	movs	r1, #4
 800767c:	4650      	mov	r0, sl
 800767e:	f002 ffc1 	bl	800a604 <lf_allocate>
 8007682:	f8c5 021c 	str.w	r0, [r5, #540]	@ 0x21c
 8007686:	6004      	str	r4, [r0, #0]
 8007688:	f8c5 8278 	str.w	r8, [r5, #632]	@ 0x278
 800768c:	f8c5 82d8 	str.w	r8, [r5, #728]	@ 0x2d8
 8007690:	2007      	movs	r0, #7
 8007692:	f8c5 00b8 	str.w	r0, [r5, #184]	@ 0xb8
 8007696:	462a      	mov	r2, r5
 8007698:	2104      	movs	r1, #4
 800769a:	f002 ffb3 	bl	800a604 <lf_allocate>
 800769e:	f8c5 00b4 	str.w	r0, [r5, #180]	@ 0xb4
 80076a2:	f04f 0a0e 	mov.w	sl, #14
 80076a6:	f8c5 a338 	str.w	sl, [r5, #824]	@ 0x338
 80076aa:	462a      	mov	r2, r5
 80076ac:	2104      	movs	r1, #4
 80076ae:	4650      	mov	r0, sl
 80076b0:	f002 ffa8 	bl	800a604 <lf_allocate>
 80076b4:	f8c5 0344 	str.w	r0, [r5, #836]	@ 0x344
 80076b8:	462a      	mov	r2, r5
 80076ba:	2104      	movs	r1, #4
 80076bc:	4650      	mov	r0, sl
 80076be:	f002 ffa1 	bl	800a604 <lf_allocate>
 80076c2:	f8c5 0340 	str.w	r0, [r5, #832]	@ 0x340
 80076c6:	462a      	mov	r2, r5
 80076c8:	2104      	movs	r1, #4
 80076ca:	4650      	mov	r0, sl
 80076cc:	f002 ff9a 	bl	800a604 <lf_allocate>
 80076d0:	f8c5 033c 	str.w	r0, [r5, #828]	@ 0x33c
 80076d4:	e00a      	b.n	80076ec <_lf_initialize_trigger_objects+0xcf4>
 80076d6:	f8d5 311c 	ldr.w	r3, [r5, #284]	@ 0x11c
 80076da:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80076de:	f8d5 233c 	ldr.w	r2, [r5, #828]	@ 0x33c
 80076e2:	3314      	adds	r3, #20
 80076e4:	f842 3028 	str.w	r3, [r2, r8, lsl #2]
 80076e8:	f108 0801 	add.w	r8, r8, #1
 80076ec:	f1b8 0f06 	cmp.w	r8, #6
 80076f0:	ddf1      	ble.n	80076d6 <_lf_initialize_trigger_objects+0xcde>
 80076f2:	2300      	movs	r3, #0
 80076f4:	e00a      	b.n	800770c <_lf_initialize_trigger_objects+0xd14>
 80076f6:	f8d5 2124 	ldr.w	r2, [r5, #292]	@ 0x124
 80076fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80076fe:	f8d5 133c 	ldr.w	r1, [r5, #828]	@ 0x33c
 8007702:	1dd8      	adds	r0, r3, #7
 8007704:	3214      	adds	r2, #20
 8007706:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
 800770a:	3301      	adds	r3, #1
 800770c:	2b06      	cmp	r3, #6
 800770e:	ddf2      	ble.n	80076f6 <_lf_initialize_trigger_objects+0xcfe>
 8007710:	f04f 0800 	mov.w	r8, #0
 8007714:	f8c5 8398 	str.w	r8, [r5, #920]	@ 0x398
 8007718:	f04f 0a15 	mov.w	sl, #21
 800771c:	f8c5 a3f8 	str.w	sl, [r5, #1016]	@ 0x3f8
 8007720:	462a      	mov	r2, r5
 8007722:	2104      	movs	r1, #4
 8007724:	4650      	mov	r0, sl
 8007726:	f002 ff6d 	bl	800a604 <lf_allocate>
 800772a:	f8c5 0404 	str.w	r0, [r5, #1028]	@ 0x404
 800772e:	462a      	mov	r2, r5
 8007730:	2104      	movs	r1, #4
 8007732:	4650      	mov	r0, sl
 8007734:	f002 ff66 	bl	800a604 <lf_allocate>
 8007738:	f8c5 0400 	str.w	r0, [r5, #1024]	@ 0x400
 800773c:	462a      	mov	r2, r5
 800773e:	2104      	movs	r1, #4
 8007740:	4650      	mov	r0, sl
 8007742:	f002 ff5f 	bl	800a604 <lf_allocate>
 8007746:	f8c5 03fc 	str.w	r0, [r5, #1020]	@ 0x3fc
 800774a:	e00a      	b.n	8007762 <_lf_initialize_trigger_objects+0xd6a>
 800774c:	f8d5 311c 	ldr.w	r3, [r5, #284]	@ 0x11c
 8007750:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8007754:	f8d5 23fc 	ldr.w	r2, [r5, #1020]	@ 0x3fc
 8007758:	3314      	adds	r3, #20
 800775a:	f842 3028 	str.w	r3, [r2, r8, lsl #2]
 800775e:	f108 0801 	add.w	r8, r8, #1
 8007762:	f1b8 0f06 	cmp.w	r8, #6
 8007766:	ddf1      	ble.n	800774c <_lf_initialize_trigger_objects+0xd54>
 8007768:	2300      	movs	r3, #0
 800776a:	e00a      	b.n	8007782 <_lf_initialize_trigger_objects+0xd8a>
 800776c:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007770:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007774:	f8d5 13fc 	ldr.w	r1, [r5, #1020]	@ 0x3fc
 8007778:	1dd8      	adds	r0, r3, #7
 800777a:	3214      	adds	r2, #20
 800777c:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
 8007780:	3301      	adds	r3, #1
 8007782:	2b06      	cmp	r3, #6
 8007784:	ddf2      	ble.n	800776c <_lf_initialize_trigger_objects+0xd74>
 8007786:	2300      	movs	r3, #0
 8007788:	e00b      	b.n	80077a2 <_lf_initialize_trigger_objects+0xdaa>
 800778a:	f8d5 2124 	ldr.w	r2, [r5, #292]	@ 0x124
 800778e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007792:	f8d5 13fc 	ldr.w	r1, [r5, #1020]	@ 0x3fc
 8007796:	f103 000e 	add.w	r0, r3, #14
 800779a:	3214      	adds	r2, #20
 800779c:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
 80077a0:	3301      	adds	r3, #1
 80077a2:	2b06      	cmp	r3, #6
 80077a4:	ddf1      	ble.n	800778a <_lf_initialize_trigger_objects+0xd92>
 80077a6:	f04f 0800 	mov.w	r8, #0
 80077aa:	9c06      	ldr	r4, [sp, #24]
 80077ac:	f8c4 8098 	str.w	r8, [r4, #152]	@ 0x98
 80077b0:	f8c4 80f8 	str.w	r8, [r4, #248]	@ 0xf8
 80077b4:	f04f 0a0e 	mov.w	sl, #14
 80077b8:	f8c4 a158 	str.w	sl, [r4, #344]	@ 0x158
 80077bc:	4622      	mov	r2, r4
 80077be:	2104      	movs	r1, #4
 80077c0:	4650      	mov	r0, sl
 80077c2:	f002 ff1f 	bl	800a604 <lf_allocate>
 80077c6:	f8c4 0164 	str.w	r0, [r4, #356]	@ 0x164
 80077ca:	4622      	mov	r2, r4
 80077cc:	2104      	movs	r1, #4
 80077ce:	4650      	mov	r0, sl
 80077d0:	f002 ff18 	bl	800a604 <lf_allocate>
 80077d4:	f8c4 0160 	str.w	r0, [r4, #352]	@ 0x160
 80077d8:	4622      	mov	r2, r4
 80077da:	2104      	movs	r1, #4
 80077dc:	4650      	mov	r0, sl
 80077de:	f002 ff11 	bl	800a604 <lf_allocate>
 80077e2:	4622      	mov	r2, r4
 80077e4:	f8c4 015c 	str.w	r0, [r4, #348]	@ 0x15c
 80077e8:	e01b      	b.n	8007822 <_lf_initialize_trigger_objects+0xe2a>
 80077ea:	bf00      	nop
 80077ec:	00e4e1c0 	rsceq	lr, r4, r0, asr #3
 80077f0:	20000208 	andcs	r0, r0, r8, lsl #4
 80077f4:	20001254 	andcs	r1, r0, r4, asr r2
 80077f8:	20001238 	andcs	r1, r0, r8, lsr r2
 80077fc:	2000121c 	andcs	r1, r0, ip, lsl r2
 8007800:	20001200 	andcs	r1, r0, r0, lsl #4
 8007804:	200012b0 			@ <UNDEFINED> instruction: 0x200012b0
 8007808:	02625a00 	rsbeq	r5, r2, #0, 20
 800780c:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 800780e:	212c      	movs	r1, #44	@ 0x2c
 8007810:	fb01 3308 	mla	r3, r1, r8, r3
 8007814:	f8d2 115c 	ldr.w	r1, [r2, #348]	@ 0x15c
 8007818:	3314      	adds	r3, #20
 800781a:	f841 3028 	str.w	r3, [r1, r8, lsl #2]
 800781e:	f108 0801 	add.w	r8, r8, #1
 8007822:	f1b8 0f06 	cmp.w	r8, #6
 8007826:	ddf1      	ble.n	800780c <_lf_initialize_trigger_objects+0xe14>
 8007828:	2200      	movs	r2, #0
 800782a:	9906      	ldr	r1, [sp, #24]
 800782c:	e00a      	b.n	8007844 <_lf_initialize_trigger_objects+0xe4c>
 800782e:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8007830:	202c      	movs	r0, #44	@ 0x2c
 8007832:	fb00 3302 	mla	r3, r0, r2, r3
 8007836:	f8d1 015c 	ldr.w	r0, [r1, #348]	@ 0x15c
 800783a:	1dd4      	adds	r4, r2, #7
 800783c:	3314      	adds	r3, #20
 800783e:	f840 3024 	str.w	r3, [r0, r4, lsl #2]
 8007842:	3201      	adds	r2, #1
 8007844:	2a06      	cmp	r2, #6
 8007846:	ddf2      	ble.n	800782e <_lf_initialize_trigger_objects+0xe36>
 8007848:	f04f 0800 	mov.w	r8, #0
 800784c:	9b06      	ldr	r3, [sp, #24]
 800784e:	f8c3 81b8 	str.w	r8, [r3, #440]	@ 0x1b8
 8007852:	f8c9 8078 	str.w	r8, [r9, #120]	@ 0x78
 8007856:	f8c9 80d8 	str.w	r8, [r9, #216]	@ 0xd8
 800785a:	f8cb 80c0 	str.w	r8, [fp, #192]	@ 0xc0
 800785e:	f8cb 8120 	str.w	r8, [fp, #288]	@ 0x120
 8007862:	f8cb 8180 	str.w	r8, [fp, #384]	@ 0x180
 8007866:	f8cb 81e0 	str.w	r8, [fp, #480]	@ 0x1e0
 800786a:	f8cb 8240 	str.w	r8, [fp, #576]	@ 0x240
 800786e:	f8c6 8450 	str.w	r8, [r6, #1104]	@ 0x450
 8007872:	f8c6 84b0 	str.w	r8, [r6, #1200]	@ 0x4b0
 8007876:	f04f 0907 	mov.w	r9, #7
 800787a:	f8c6 9510 	str.w	r9, [r6, #1296]	@ 0x510
 800787e:	4632      	mov	r2, r6
 8007880:	2104      	movs	r1, #4
 8007882:	4648      	mov	r0, r9
 8007884:	f002 febe 	bl	800a604 <lf_allocate>
 8007888:	f8c6 051c 	str.w	r0, [r6, #1308]	@ 0x51c
 800788c:	4632      	mov	r2, r6
 800788e:	2104      	movs	r1, #4
 8007890:	4648      	mov	r0, r9
 8007892:	f002 feb7 	bl	800a604 <lf_allocate>
 8007896:	f8c6 0518 	str.w	r0, [r6, #1304]	@ 0x518
 800789a:	4632      	mov	r2, r6
 800789c:	2104      	movs	r1, #4
 800789e:	4648      	mov	r0, r9
 80078a0:	f002 feb0 	bl	800a604 <lf_allocate>
 80078a4:	f8c6 0514 	str.w	r0, [r6, #1300]	@ 0x514
 80078a8:	e00b      	b.n	80078c2 <_lf_initialize_trigger_objects+0xeca>
 80078aa:	f8d6 314c 	ldr.w	r3, [r6, #332]	@ 0x14c
 80078ae:	222c      	movs	r2, #44	@ 0x2c
 80078b0:	fb02 3308 	mla	r3, r2, r8, r3
 80078b4:	f8d6 2514 	ldr.w	r2, [r6, #1300]	@ 0x514
 80078b8:	3314      	adds	r3, #20
 80078ba:	f842 3028 	str.w	r3, [r2, r8, lsl #2]
 80078be:	f108 0801 	add.w	r8, r8, #1
 80078c2:	f1b8 0f06 	cmp.w	r8, #6
 80078c6:	ddf0      	ble.n	80078aa <_lf_initialize_trigger_objects+0xeb2>
 80078c8:	f04f 0900 	mov.w	r9, #0
 80078cc:	9c00      	ldr	r4, [sp, #0]
 80078ce:	f8c4 9218 	str.w	r9, [r4, #536]	@ 0x218
 80078d2:	f04f 0801 	mov.w	r8, #1
 80078d6:	f8c4 8278 	str.w	r8, [r4, #632]	@ 0x278
 80078da:	4622      	mov	r2, r4
 80078dc:	2104      	movs	r1, #4
 80078de:	4640      	mov	r0, r8
 80078e0:	f002 fe90 	bl	800a604 <lf_allocate>
 80078e4:	f8c4 0284 	str.w	r0, [r4, #644]	@ 0x284
 80078e8:	4622      	mov	r2, r4
 80078ea:	2104      	movs	r1, #4
 80078ec:	4640      	mov	r0, r8
 80078ee:	f002 fe89 	bl	800a604 <lf_allocate>
 80078f2:	f8c4 0280 	str.w	r0, [r4, #640]	@ 0x280
 80078f6:	4622      	mov	r2, r4
 80078f8:	2104      	movs	r1, #4
 80078fa:	4640      	mov	r0, r8
 80078fc:	f002 fe82 	bl	800a604 <lf_allocate>
 8007900:	f8c4 027c 	str.w	r0, [r4, #636]	@ 0x27c
 8007904:	f504 7386 	add.w	r3, r4, #268	@ 0x10c
 8007908:	6003      	str	r3, [r0, #0]
 800790a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800790c:	f8c4 8128 	str.w	r8, [r4, #296]	@ 0x128
 8007910:	4622      	mov	r2, r4
 8007912:	2104      	movs	r1, #4
 8007914:	4640      	mov	r0, r8
 8007916:	f002 fe75 	bl	800a604 <lf_allocate>
 800791a:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 800791e:	4622      	mov	r2, r4
 8007920:	2104      	movs	r1, #4
 8007922:	4640      	mov	r0, r8
 8007924:	f002 fe6e 	bl	800a604 <lf_allocate>
 8007928:	f8c4 0130 	str.w	r0, [r4, #304]	@ 0x130
 800792c:	4622      	mov	r2, r4
 800792e:	2104      	movs	r1, #4
 8007930:	4640      	mov	r0, r8
 8007932:	f002 fe67 	bl	800a604 <lf_allocate>
 8007936:	4623      	mov	r3, r4
 8007938:	f8c4 012c 	str.w	r0, [r4, #300]	@ 0x12c
 800793c:	33e8      	adds	r3, #232	@ 0xe8
 800793e:	6003      	str	r3, [r0, #0]
 8007940:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 8007942:	f8c4 8130 	str.w	r8, [r4, #304]	@ 0x130
 8007946:	4622      	mov	r2, r4
 8007948:	2104      	movs	r1, #4
 800794a:	4640      	mov	r0, r8
 800794c:	f002 fe5a 	bl	800a604 <lf_allocate>
 8007950:	f8c4 013c 	str.w	r0, [r4, #316]	@ 0x13c
 8007954:	4622      	mov	r2, r4
 8007956:	2104      	movs	r1, #4
 8007958:	4640      	mov	r0, r8
 800795a:	f002 fe53 	bl	800a604 <lf_allocate>
 800795e:	f8c4 0138 	str.w	r0, [r4, #312]	@ 0x138
 8007962:	4622      	mov	r2, r4
 8007964:	2104      	movs	r1, #4
 8007966:	4640      	mov	r0, r8
 8007968:	f002 fe4c 	bl	800a604 <lf_allocate>
 800796c:	4623      	mov	r3, r4
 800796e:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8007972:	33f0      	adds	r3, #240	@ 0xf0
 8007974:	6003      	str	r3, [r0, #0]
 8007976:	9c01      	ldr	r4, [sp, #4]
 8007978:	f8c4 9218 	str.w	r9, [r4, #536]	@ 0x218
 800797c:	f8c4 8278 	str.w	r8, [r4, #632]	@ 0x278
 8007980:	4622      	mov	r2, r4
 8007982:	2104      	movs	r1, #4
 8007984:	4640      	mov	r0, r8
 8007986:	f002 fe3d 	bl	800a604 <lf_allocate>
 800798a:	f8c4 0284 	str.w	r0, [r4, #644]	@ 0x284
 800798e:	4622      	mov	r2, r4
 8007990:	2104      	movs	r1, #4
 8007992:	4640      	mov	r0, r8
 8007994:	f002 fe36 	bl	800a604 <lf_allocate>
 8007998:	f8c4 0280 	str.w	r0, [r4, #640]	@ 0x280
 800799c:	4622      	mov	r2, r4
 800799e:	2104      	movs	r1, #4
 80079a0:	4640      	mov	r0, r8
 80079a2:	f002 fe2f 	bl	800a604 <lf_allocate>
 80079a6:	f8c4 027c 	str.w	r0, [r4, #636]	@ 0x27c
 80079aa:	f504 7386 	add.w	r3, r4, #268	@ 0x10c
 80079ae:	6003      	str	r3, [r0, #0]
 80079b0:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80079b2:	f8c4 8128 	str.w	r8, [r4, #296]	@ 0x128
 80079b6:	4622      	mov	r2, r4
 80079b8:	2104      	movs	r1, #4
 80079ba:	4640      	mov	r0, r8
 80079bc:	f002 fe22 	bl	800a604 <lf_allocate>
 80079c0:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 80079c4:	4622      	mov	r2, r4
 80079c6:	2104      	movs	r1, #4
 80079c8:	4640      	mov	r0, r8
 80079ca:	f002 fe1b 	bl	800a604 <lf_allocate>
 80079ce:	f8c4 0130 	str.w	r0, [r4, #304]	@ 0x130
 80079d2:	4622      	mov	r2, r4
 80079d4:	2104      	movs	r1, #4
 80079d6:	4640      	mov	r0, r8
 80079d8:	f002 fe14 	bl	800a604 <lf_allocate>
 80079dc:	4623      	mov	r3, r4
 80079de:	f8c4 012c 	str.w	r0, [r4, #300]	@ 0x12c
 80079e2:	33e8      	adds	r3, #232	@ 0xe8
 80079e4:	6003      	str	r3, [r0, #0]
 80079e6:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 80079e8:	f8c4 8130 	str.w	r8, [r4, #304]	@ 0x130
 80079ec:	4622      	mov	r2, r4
 80079ee:	2104      	movs	r1, #4
 80079f0:	4640      	mov	r0, r8
 80079f2:	f002 fe07 	bl	800a604 <lf_allocate>
 80079f6:	f8c4 013c 	str.w	r0, [r4, #316]	@ 0x13c
 80079fa:	4622      	mov	r2, r4
 80079fc:	2104      	movs	r1, #4
 80079fe:	4640      	mov	r0, r8
 8007a00:	f002 fe00 	bl	800a604 <lf_allocate>
 8007a04:	f8c4 0138 	str.w	r0, [r4, #312]	@ 0x138
 8007a08:	4622      	mov	r2, r4
 8007a0a:	2104      	movs	r1, #4
 8007a0c:	4640      	mov	r0, r8
 8007a0e:	f002 fdf9 	bl	800a604 <lf_allocate>
 8007a12:	4623      	mov	r3, r4
 8007a14:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8007a18:	33f0      	adds	r3, #240	@ 0xf0
 8007a1a:	6003      	str	r3, [r0, #0]
 8007a1c:	9c02      	ldr	r4, [sp, #8]
 8007a1e:	f8c4 9218 	str.w	r9, [r4, #536]	@ 0x218
 8007a22:	f8c4 8278 	str.w	r8, [r4, #632]	@ 0x278
 8007a26:	4622      	mov	r2, r4
 8007a28:	2104      	movs	r1, #4
 8007a2a:	4640      	mov	r0, r8
 8007a2c:	f002 fdea 	bl	800a604 <lf_allocate>
 8007a30:	f8c4 0284 	str.w	r0, [r4, #644]	@ 0x284
 8007a34:	4622      	mov	r2, r4
 8007a36:	2104      	movs	r1, #4
 8007a38:	4640      	mov	r0, r8
 8007a3a:	f002 fde3 	bl	800a604 <lf_allocate>
 8007a3e:	f8c4 0280 	str.w	r0, [r4, #640]	@ 0x280
 8007a42:	4622      	mov	r2, r4
 8007a44:	2104      	movs	r1, #4
 8007a46:	4640      	mov	r0, r8
 8007a48:	f002 fddc 	bl	800a604 <lf_allocate>
 8007a4c:	f8c4 027c 	str.w	r0, [r4, #636]	@ 0x27c
 8007a50:	f504 7386 	add.w	r3, r4, #268	@ 0x10c
 8007a54:	6003      	str	r3, [r0, #0]
 8007a56:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 8007a58:	f8c4 8128 	str.w	r8, [r4, #296]	@ 0x128
 8007a5c:	4622      	mov	r2, r4
 8007a5e:	2104      	movs	r1, #4
 8007a60:	4640      	mov	r0, r8
 8007a62:	f002 fdcf 	bl	800a604 <lf_allocate>
 8007a66:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8007a6a:	4622      	mov	r2, r4
 8007a6c:	2104      	movs	r1, #4
 8007a6e:	4640      	mov	r0, r8
 8007a70:	f002 fdc8 	bl	800a604 <lf_allocate>
 8007a74:	f8c4 0130 	str.w	r0, [r4, #304]	@ 0x130
 8007a78:	4622      	mov	r2, r4
 8007a7a:	2104      	movs	r1, #4
 8007a7c:	4640      	mov	r0, r8
 8007a7e:	f002 fdc1 	bl	800a604 <lf_allocate>
 8007a82:	4623      	mov	r3, r4
 8007a84:	f8c4 012c 	str.w	r0, [r4, #300]	@ 0x12c
 8007a88:	33e8      	adds	r3, #232	@ 0xe8
 8007a8a:	6003      	str	r3, [r0, #0]
 8007a8c:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8007a8e:	f8c4 8130 	str.w	r8, [r4, #304]	@ 0x130
 8007a92:	4622      	mov	r2, r4
 8007a94:	2104      	movs	r1, #4
 8007a96:	4640      	mov	r0, r8
 8007a98:	f002 fdb4 	bl	800a604 <lf_allocate>
 8007a9c:	f8c4 013c 	str.w	r0, [r4, #316]	@ 0x13c
 8007aa0:	4622      	mov	r2, r4
 8007aa2:	2104      	movs	r1, #4
 8007aa4:	4640      	mov	r0, r8
 8007aa6:	f002 fdad 	bl	800a604 <lf_allocate>
 8007aaa:	f8c4 0138 	str.w	r0, [r4, #312]	@ 0x138
 8007aae:	4622      	mov	r2, r4
 8007ab0:	2104      	movs	r1, #4
 8007ab2:	4640      	mov	r0, r8
 8007ab4:	f002 fda6 	bl	800a604 <lf_allocate>
 8007ab8:	4623      	mov	r3, r4
 8007aba:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8007abe:	33f0      	adds	r3, #240	@ 0xf0
 8007ac0:	6003      	str	r3, [r0, #0]
 8007ac2:	9c03      	ldr	r4, [sp, #12]
 8007ac4:	f8c4 9218 	str.w	r9, [r4, #536]	@ 0x218
 8007ac8:	f8c4 8278 	str.w	r8, [r4, #632]	@ 0x278
 8007acc:	4622      	mov	r2, r4
 8007ace:	2104      	movs	r1, #4
 8007ad0:	4640      	mov	r0, r8
 8007ad2:	f002 fd97 	bl	800a604 <lf_allocate>
 8007ad6:	f8c4 0284 	str.w	r0, [r4, #644]	@ 0x284
 8007ada:	4622      	mov	r2, r4
 8007adc:	2104      	movs	r1, #4
 8007ade:	4640      	mov	r0, r8
 8007ae0:	f002 fd90 	bl	800a604 <lf_allocate>
 8007ae4:	f8c4 0280 	str.w	r0, [r4, #640]	@ 0x280
 8007ae8:	4622      	mov	r2, r4
 8007aea:	2104      	movs	r1, #4
 8007aec:	4640      	mov	r0, r8
 8007aee:	f002 fd89 	bl	800a604 <lf_allocate>
 8007af2:	f8c4 027c 	str.w	r0, [r4, #636]	@ 0x27c
 8007af6:	f504 7386 	add.w	r3, r4, #268	@ 0x10c
 8007afa:	6003      	str	r3, [r0, #0]
 8007afc:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 8007afe:	f8c4 8128 	str.w	r8, [r4, #296]	@ 0x128
 8007b02:	4622      	mov	r2, r4
 8007b04:	2104      	movs	r1, #4
 8007b06:	4640      	mov	r0, r8
 8007b08:	f002 fd7c 	bl	800a604 <lf_allocate>
 8007b0c:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8007b10:	4622      	mov	r2, r4
 8007b12:	2104      	movs	r1, #4
 8007b14:	4640      	mov	r0, r8
 8007b16:	f002 fd75 	bl	800a604 <lf_allocate>
 8007b1a:	f8c4 0130 	str.w	r0, [r4, #304]	@ 0x130
 8007b1e:	4622      	mov	r2, r4
 8007b20:	2104      	movs	r1, #4
 8007b22:	4640      	mov	r0, r8
 8007b24:	f002 fd6e 	bl	800a604 <lf_allocate>
 8007b28:	4623      	mov	r3, r4
 8007b2a:	f8c4 012c 	str.w	r0, [r4, #300]	@ 0x12c
 8007b2e:	33e8      	adds	r3, #232	@ 0xe8
 8007b30:	6003      	str	r3, [r0, #0]
 8007b32:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8007b34:	f8c4 8130 	str.w	r8, [r4, #304]	@ 0x130
 8007b38:	4622      	mov	r2, r4
 8007b3a:	2104      	movs	r1, #4
 8007b3c:	4640      	mov	r0, r8
 8007b3e:	f002 fd61 	bl	800a604 <lf_allocate>
 8007b42:	f8c4 013c 	str.w	r0, [r4, #316]	@ 0x13c
 8007b46:	4622      	mov	r2, r4
 8007b48:	2104      	movs	r1, #4
 8007b4a:	4640      	mov	r0, r8
 8007b4c:	f002 fd5a 	bl	800a604 <lf_allocate>
 8007b50:	f8c4 0138 	str.w	r0, [r4, #312]	@ 0x138
 8007b54:	4622      	mov	r2, r4
 8007b56:	2104      	movs	r1, #4
 8007b58:	4640      	mov	r0, r8
 8007b5a:	f002 fd53 	bl	800a604 <lf_allocate>
 8007b5e:	4623      	mov	r3, r4
 8007b60:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8007b64:	33f0      	adds	r3, #240	@ 0xf0
 8007b66:	6003      	str	r3, [r0, #0]
 8007b68:	9c04      	ldr	r4, [sp, #16]
 8007b6a:	f8c4 9218 	str.w	r9, [r4, #536]	@ 0x218
 8007b6e:	f8c4 8278 	str.w	r8, [r4, #632]	@ 0x278
 8007b72:	4622      	mov	r2, r4
 8007b74:	2104      	movs	r1, #4
 8007b76:	4640      	mov	r0, r8
 8007b78:	f002 fd44 	bl	800a604 <lf_allocate>
 8007b7c:	f8c4 0284 	str.w	r0, [r4, #644]	@ 0x284
 8007b80:	4622      	mov	r2, r4
 8007b82:	2104      	movs	r1, #4
 8007b84:	4640      	mov	r0, r8
 8007b86:	f002 fd3d 	bl	800a604 <lf_allocate>
 8007b8a:	f8c4 0280 	str.w	r0, [r4, #640]	@ 0x280
 8007b8e:	4622      	mov	r2, r4
 8007b90:	2104      	movs	r1, #4
 8007b92:	4640      	mov	r0, r8
 8007b94:	f002 fd36 	bl	800a604 <lf_allocate>
 8007b98:	f8c4 027c 	str.w	r0, [r4, #636]	@ 0x27c
 8007b9c:	f504 7386 	add.w	r3, r4, #268	@ 0x10c
 8007ba0:	6003      	str	r3, [r0, #0]
 8007ba2:	9c07      	ldr	r4, [sp, #28]
 8007ba4:	f8c4 8128 	str.w	r8, [r4, #296]	@ 0x128
 8007ba8:	4622      	mov	r2, r4
 8007baa:	2104      	movs	r1, #4
 8007bac:	4640      	mov	r0, r8
 8007bae:	f002 fd29 	bl	800a604 <lf_allocate>
 8007bb2:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8007bb6:	4622      	mov	r2, r4
 8007bb8:	2104      	movs	r1, #4
 8007bba:	4640      	mov	r0, r8
 8007bbc:	f002 fd22 	bl	800a604 <lf_allocate>
 8007bc0:	f8c4 0130 	str.w	r0, [r4, #304]	@ 0x130
 8007bc4:	4622      	mov	r2, r4
 8007bc6:	2104      	movs	r1, #4
 8007bc8:	4640      	mov	r0, r8
 8007bca:	f002 fd1b 	bl	800a604 <lf_allocate>
 8007bce:	4623      	mov	r3, r4
 8007bd0:	f8c4 012c 	str.w	r0, [r4, #300]	@ 0x12c
 8007bd4:	33e8      	adds	r3, #232	@ 0xe8
 8007bd6:	6003      	str	r3, [r0, #0]
 8007bd8:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8007bda:	f8c4 8130 	str.w	r8, [r4, #304]	@ 0x130
 8007bde:	4622      	mov	r2, r4
 8007be0:	2104      	movs	r1, #4
 8007be2:	4640      	mov	r0, r8
 8007be4:	f002 fd0e 	bl	800a604 <lf_allocate>
 8007be8:	f8c4 013c 	str.w	r0, [r4, #316]	@ 0x13c
 8007bec:	4622      	mov	r2, r4
 8007bee:	2104      	movs	r1, #4
 8007bf0:	4640      	mov	r0, r8
 8007bf2:	f002 fd07 	bl	800a604 <lf_allocate>
 8007bf6:	f8c4 0138 	str.w	r0, [r4, #312]	@ 0x138
 8007bfa:	4622      	mov	r2, r4
 8007bfc:	2104      	movs	r1, #4
 8007bfe:	4640      	mov	r0, r8
 8007c00:	f002 fd00 	bl	800a604 <lf_allocate>
 8007c04:	4623      	mov	r3, r4
 8007c06:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8007c0a:	33f0      	adds	r3, #240	@ 0xf0
 8007c0c:	6003      	str	r3, [r0, #0]
 8007c0e:	9c05      	ldr	r4, [sp, #20]
 8007c10:	f8c4 9218 	str.w	r9, [r4, #536]	@ 0x218
 8007c14:	f8c4 8278 	str.w	r8, [r4, #632]	@ 0x278
 8007c18:	4622      	mov	r2, r4
 8007c1a:	2104      	movs	r1, #4
 8007c1c:	4640      	mov	r0, r8
 8007c1e:	f002 fcf1 	bl	800a604 <lf_allocate>
 8007c22:	f8c4 0284 	str.w	r0, [r4, #644]	@ 0x284
 8007c26:	4622      	mov	r2, r4
 8007c28:	2104      	movs	r1, #4
 8007c2a:	4640      	mov	r0, r8
 8007c2c:	f002 fcea 	bl	800a604 <lf_allocate>
 8007c30:	f8c4 0280 	str.w	r0, [r4, #640]	@ 0x280
 8007c34:	4622      	mov	r2, r4
 8007c36:	2104      	movs	r1, #4
 8007c38:	4640      	mov	r0, r8
 8007c3a:	f002 fce3 	bl	800a604 <lf_allocate>
 8007c3e:	f8c4 027c 	str.w	r0, [r4, #636]	@ 0x27c
 8007c42:	f504 7386 	add.w	r3, r4, #268	@ 0x10c
 8007c46:	6003      	str	r3, [r0, #0]
 8007c48:	9c08      	ldr	r4, [sp, #32]
 8007c4a:	f8c4 8128 	str.w	r8, [r4, #296]	@ 0x128
 8007c4e:	4622      	mov	r2, r4
 8007c50:	2104      	movs	r1, #4
 8007c52:	4640      	mov	r0, r8
 8007c54:	f002 fcd6 	bl	800a604 <lf_allocate>
 8007c58:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8007c5c:	4622      	mov	r2, r4
 8007c5e:	2104      	movs	r1, #4
 8007c60:	4640      	mov	r0, r8
 8007c62:	f002 fccf 	bl	800a604 <lf_allocate>
 8007c66:	f8c4 0130 	str.w	r0, [r4, #304]	@ 0x130
 8007c6a:	4622      	mov	r2, r4
 8007c6c:	2104      	movs	r1, #4
 8007c6e:	4640      	mov	r0, r8
 8007c70:	f002 fcc8 	bl	800a604 <lf_allocate>
 8007c74:	4623      	mov	r3, r4
 8007c76:	f8c4 012c 	str.w	r0, [r4, #300]	@ 0x12c
 8007c7a:	33e8      	adds	r3, #232	@ 0xe8
 8007c7c:	6003      	str	r3, [r0, #0]
 8007c7e:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 8007c80:	f8c4 8130 	str.w	r8, [r4, #304]	@ 0x130
 8007c84:	4622      	mov	r2, r4
 8007c86:	2104      	movs	r1, #4
 8007c88:	4640      	mov	r0, r8
 8007c8a:	f002 fcbb 	bl	800a604 <lf_allocate>
 8007c8e:	f8c4 013c 	str.w	r0, [r4, #316]	@ 0x13c
 8007c92:	4622      	mov	r2, r4
 8007c94:	2104      	movs	r1, #4
 8007c96:	4640      	mov	r0, r8
 8007c98:	f002 fcb4 	bl	800a604 <lf_allocate>
 8007c9c:	f8c4 0138 	str.w	r0, [r4, #312]	@ 0x138
 8007ca0:	4622      	mov	r2, r4
 8007ca2:	2104      	movs	r1, #4
 8007ca4:	4640      	mov	r0, r8
 8007ca6:	f002 fcad 	bl	800a604 <lf_allocate>
 8007caa:	4623      	mov	r3, r4
 8007cac:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8007cb0:	33f0      	adds	r3, #240	@ 0xf0
 8007cb2:	6003      	str	r3, [r0, #0]
 8007cb4:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8007cb6:	f8c4 9218 	str.w	r9, [r4, #536]	@ 0x218
 8007cba:	f8c4 8278 	str.w	r8, [r4, #632]	@ 0x278
 8007cbe:	4622      	mov	r2, r4
 8007cc0:	2104      	movs	r1, #4
 8007cc2:	4640      	mov	r0, r8
 8007cc4:	f002 fc9e 	bl	800a604 <lf_allocate>
 8007cc8:	f8c4 0284 	str.w	r0, [r4, #644]	@ 0x284
 8007ccc:	4622      	mov	r2, r4
 8007cce:	2104      	movs	r1, #4
 8007cd0:	4640      	mov	r0, r8
 8007cd2:	f002 fc97 	bl	800a604 <lf_allocate>
 8007cd6:	f8c4 0280 	str.w	r0, [r4, #640]	@ 0x280
 8007cda:	4622      	mov	r2, r4
 8007cdc:	2104      	movs	r1, #4
 8007cde:	4640      	mov	r0, r8
 8007ce0:	f002 fc90 	bl	800a604 <lf_allocate>
 8007ce4:	f8c4 027c 	str.w	r0, [r4, #636]	@ 0x27c
 8007ce8:	f504 7386 	add.w	r3, r4, #268	@ 0x10c
 8007cec:	6003      	str	r3, [r0, #0]
 8007cee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007cf0:	f8c4 8128 	str.w	r8, [r4, #296]	@ 0x128
 8007cf4:	4622      	mov	r2, r4
 8007cf6:	2104      	movs	r1, #4
 8007cf8:	4640      	mov	r0, r8
 8007cfa:	f002 fc83 	bl	800a604 <lf_allocate>
 8007cfe:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8007d02:	4622      	mov	r2, r4
 8007d04:	2104      	movs	r1, #4
 8007d06:	4640      	mov	r0, r8
 8007d08:	f002 fc7c 	bl	800a604 <lf_allocate>
 8007d0c:	f8c4 0130 	str.w	r0, [r4, #304]	@ 0x130
 8007d10:	4622      	mov	r2, r4
 8007d12:	2104      	movs	r1, #4
 8007d14:	4640      	mov	r0, r8
 8007d16:	f002 fc75 	bl	800a604 <lf_allocate>
 8007d1a:	4623      	mov	r3, r4
 8007d1c:	f8c4 012c 	str.w	r0, [r4, #300]	@ 0x12c
 8007d20:	33e8      	adds	r3, #232	@ 0xe8
 8007d22:	6003      	str	r3, [r0, #0]
 8007d24:	9c15      	ldr	r4, [sp, #84]	@ 0x54
 8007d26:	f8c4 8130 	str.w	r8, [r4, #304]	@ 0x130
 8007d2a:	4622      	mov	r2, r4
 8007d2c:	2104      	movs	r1, #4
 8007d2e:	4640      	mov	r0, r8
 8007d30:	f002 fc68 	bl	800a604 <lf_allocate>
 8007d34:	f8c4 013c 	str.w	r0, [r4, #316]	@ 0x13c
 8007d38:	4622      	mov	r2, r4
 8007d3a:	2104      	movs	r1, #4
 8007d3c:	4640      	mov	r0, r8
 8007d3e:	f002 fc61 	bl	800a604 <lf_allocate>
 8007d42:	f8c4 0138 	str.w	r0, [r4, #312]	@ 0x138
 8007d46:	4622      	mov	r2, r4
 8007d48:	2104      	movs	r1, #4
 8007d4a:	4640      	mov	r0, r8
 8007d4c:	f002 fc5a 	bl	800a604 <lf_allocate>
 8007d50:	4623      	mov	r3, r4
 8007d52:	f8c4 0134 	str.w	r0, [r4, #308]	@ 0x134
 8007d56:	33f0      	adds	r3, #240	@ 0xf0
 8007d58:	6003      	str	r3, [r0, #0]
 8007d5a:	f8c7 9110 	str.w	r9, [r7, #272]	@ 0x110
 8007d5e:	f04f 0808 	mov.w	r8, #8
 8007d62:	f8c7 8170 	str.w	r8, [r7, #368]	@ 0x170
 8007d66:	463a      	mov	r2, r7
 8007d68:	2104      	movs	r1, #4
 8007d6a:	4640      	mov	r0, r8
 8007d6c:	f002 fc4a 	bl	800a604 <lf_allocate>
 8007d70:	f8c7 017c 	str.w	r0, [r7, #380]	@ 0x17c
 8007d74:	463a      	mov	r2, r7
 8007d76:	2104      	movs	r1, #4
 8007d78:	4640      	mov	r0, r8
 8007d7a:	f002 fc43 	bl	800a604 <lf_allocate>
 8007d7e:	f8c7 0178 	str.w	r0, [r7, #376]	@ 0x178
 8007d82:	463a      	mov	r2, r7
 8007d84:	2104      	movs	r1, #4
 8007d86:	4640      	mov	r0, r8
 8007d88:	f002 fc3c 	bl	800a604 <lf_allocate>
 8007d8c:	f8c7 0174 	str.w	r0, [r7, #372]	@ 0x174
 8007d90:	e00b      	b.n	8007daa <_lf_initialize_trigger_objects+0x13b2>
 8007d92:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007d96:	222c      	movs	r2, #44	@ 0x2c
 8007d98:	fb02 3309 	mla	r3, r2, r9, r3
 8007d9c:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8007da0:	3314      	adds	r3, #20
 8007da2:	f842 3029 	str.w	r3, [r2, r9, lsl #2]
 8007da6:	f109 0901 	add.w	r9, r9, #1
 8007daa:	f1b9 0f06 	cmp.w	r9, #6
 8007dae:	ddf0      	ble.n	8007d92 <_lf_initialize_trigger_objects+0x139a>
 8007db0:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8007db4:	f107 02d0 	add.w	r2, r7, #208	@ 0xd0
 8007db8:	61da      	str	r2, [r3, #28]
 8007dba:	f04f 0c01 	mov.w	ip, #1
 8007dbe:	f8c5 c044 	str.w	ip, [r5, #68]	@ 0x44
 8007dc2:	64ad      	str	r5, [r5, #72]	@ 0x48
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	9322      	str	r3, [sp, #136]	@ 0x88
 8007dc8:	9323      	str	r3, [sp, #140]	@ 0x8c
 8007dca:	4997      	ldr	r1, [pc, #604]	@ (8008028 <_lf_initialize_trigger_objects+0x1630>)
 8007dcc:	aa24      	add	r2, sp, #144	@ 0x90
 8007dce:	c903      	ldmia	r1, {r0, r1}
 8007dd0:	e882 0003 	stmia.w	r2, {r0, r1}
 8007dd4:	9326      	str	r3, [sp, #152]	@ 0x98
 8007dd6:	f8cd c09c 	str.w	ip, [sp, #156]	@ 0x9c
 8007dda:	2102      	movs	r1, #2
 8007ddc:	912a      	str	r1, [sp, #168]	@ 0xa8
 8007dde:	a922      	add	r1, sp, #136	@ 0x88
 8007de0:	912b      	str	r1, [sp, #172]	@ 0xac
 8007de2:	922c      	str	r2, [sp, #176]	@ 0xb0
 8007de4:	aa26      	add	r2, sp, #152	@ 0x98
 8007de6:	922d      	str	r2, [sp, #180]	@ 0xb4
 8007de8:	4698      	mov	r8, r3
 8007dea:	e015      	b.n	8007e18 <_lf_initialize_trigger_objects+0x1420>
 8007dec:	2102      	movs	r1, #2
 8007dee:	a82a      	add	r0, sp, #168	@ 0xa8
 8007df0:	f002 fbed 	bl	800a5ce <mixed_radix_parent>
 8007df4:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f8d5 211c 	ldr.w	r2, [r5, #284]	@ 0x11c
 8007dfc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007e00:	2101      	movs	r1, #1
 8007e02:	6211      	str	r1, [r2, #32]
 8007e04:	f8d5 211c 	ldr.w	r2, [r5, #284]	@ 0x11c
 8007e08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e0c:	625d      	str	r5, [r3, #36]	@ 0x24
 8007e0e:	a82a      	add	r0, sp, #168	@ 0xa8
 8007e10:	f002 fbb8 	bl	800a584 <mixed_radix_incr>
 8007e14:	f108 0801 	add.w	r8, r8, #1
 8007e18:	f1b8 0f06 	cmp.w	r8, #6
 8007e1c:	dde6      	ble.n	8007dec <_lf_initialize_trigger_objects+0x13f4>
 8007e1e:	2300      	movs	r3, #0
 8007e20:	9322      	str	r3, [sp, #136]	@ 0x88
 8007e22:	9323      	str	r3, [sp, #140]	@ 0x8c
 8007e24:	4980      	ldr	r1, [pc, #512]	@ (8008028 <_lf_initialize_trigger_objects+0x1630>)
 8007e26:	aa24      	add	r2, sp, #144	@ 0x90
 8007e28:	c903      	ldmia	r1, {r0, r1}
 8007e2a:	e882 0003 	stmia.w	r2, {r0, r1}
 8007e2e:	9326      	str	r3, [sp, #152]	@ 0x98
 8007e30:	2101      	movs	r1, #1
 8007e32:	9127      	str	r1, [sp, #156]	@ 0x9c
 8007e34:	2102      	movs	r1, #2
 8007e36:	912a      	str	r1, [sp, #168]	@ 0xa8
 8007e38:	a922      	add	r1, sp, #136	@ 0x88
 8007e3a:	912b      	str	r1, [sp, #172]	@ 0xac
 8007e3c:	922c      	str	r2, [sp, #176]	@ 0xb0
 8007e3e:	aa26      	add	r2, sp, #152	@ 0x98
 8007e40:	922d      	str	r2, [sp, #180]	@ 0xb4
 8007e42:	4698      	mov	r8, r3
 8007e44:	e015      	b.n	8007e72 <_lf_initialize_trigger_objects+0x147a>
 8007e46:	2102      	movs	r1, #2
 8007e48:	a82a      	add	r0, sp, #168	@ 0xa8
 8007e4a:	f002 fbc0 	bl	800a5ce <mixed_radix_parent>
 8007e4e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f8d5 2124 	ldr.w	r2, [r5, #292]	@ 0x124
 8007e56:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007e5a:	2101      	movs	r1, #1
 8007e5c:	6211      	str	r1, [r2, #32]
 8007e5e:	f8d5 2124 	ldr.w	r2, [r5, #292]	@ 0x124
 8007e62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e66:	625d      	str	r5, [r3, #36]	@ 0x24
 8007e68:	a82a      	add	r0, sp, #168	@ 0xa8
 8007e6a:	f002 fb8b 	bl	800a584 <mixed_radix_incr>
 8007e6e:	f108 0801 	add.w	r8, r8, #1
 8007e72:	f1b8 0f06 	cmp.w	r8, #6
 8007e76:	dde6      	ble.n	8007e46 <_lf_initialize_trigger_objects+0x144e>
 8007e78:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8007e7c:	681a      	ldr	r2, [r3, #0]
 8007e7e:	2303      	movs	r3, #3
 8007e80:	6213      	str	r3, [r2, #32]
 8007e82:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007e86:	6812      	ldr	r2, [r2, #0]
 8007e88:	6255      	str	r5, [r2, #36]	@ 0x24
 8007e8a:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007e8e:	6852      	ldr	r2, [r2, #4]
 8007e90:	6213      	str	r3, [r2, #32]
 8007e92:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007e96:	6852      	ldr	r2, [r2, #4]
 8007e98:	6255      	str	r5, [r2, #36]	@ 0x24
 8007e9a:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007e9e:	6892      	ldr	r2, [r2, #8]
 8007ea0:	6213      	str	r3, [r2, #32]
 8007ea2:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007ea6:	6892      	ldr	r2, [r2, #8]
 8007ea8:	6255      	str	r5, [r2, #36]	@ 0x24
 8007eaa:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007eae:	68d2      	ldr	r2, [r2, #12]
 8007eb0:	6213      	str	r3, [r2, #32]
 8007eb2:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007eb6:	68d2      	ldr	r2, [r2, #12]
 8007eb8:	6255      	str	r5, [r2, #36]	@ 0x24
 8007eba:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007ebe:	6912      	ldr	r2, [r2, #16]
 8007ec0:	6213      	str	r3, [r2, #32]
 8007ec2:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007ec6:	6912      	ldr	r2, [r2, #16]
 8007ec8:	6255      	str	r5, [r2, #36]	@ 0x24
 8007eca:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007ece:	6952      	ldr	r2, [r2, #20]
 8007ed0:	6213      	str	r3, [r2, #32]
 8007ed2:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007ed6:	6952      	ldr	r2, [r2, #20]
 8007ed8:	6255      	str	r5, [r2, #36]	@ 0x24
 8007eda:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8007ede:	6992      	ldr	r2, [r2, #24]
 8007ee0:	6213      	str	r3, [r2, #32]
 8007ee2:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8007ee6:	699b      	ldr	r3, [r3, #24]
 8007ee8:	625d      	str	r5, [r3, #36]	@ 0x24
 8007eea:	f04f 0800 	mov.w	r8, #0
 8007eee:	f8cd 80a8 	str.w	r8, [sp, #168]	@ 0xa8
 8007ef2:	f8d5 31c0 	ldr.w	r3, [r5, #448]	@ 0x1c0
 8007ef6:	f04f 0901 	mov.w	r9, #1
 8007efa:	f8c3 9000 	str.w	r9, [r3]
 8007efe:	462a      	mov	r2, r5
 8007f00:	2104      	movs	r1, #4
 8007f02:	4648      	mov	r0, r9
 8007f04:	f002 fb7e 	bl	800a604 <lf_allocate>
 8007f08:	f8d5 31c4 	ldr.w	r3, [r5, #452]	@ 0x1c4
 8007f0c:	f8cd 90a8 	str.w	r9, [sp, #168]	@ 0xa8
 8007f10:	6018      	str	r0, [r3, #0]
 8007f12:	e007      	b.n	8007f24 <_lf_initialize_trigger_objects+0x152c>
 8007f14:	ab32      	add	r3, sp, #200	@ 0xc8
 8007f16:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f843 2c20 	str.w	r2, [r3, #-32]
 8007f20:	f108 0801 	add.w	r8, r8, #1
 8007f24:	f1b8 0f00 	cmp.w	r8, #0
 8007f28:	ddf4      	ble.n	8007f14 <_lf_initialize_trigger_objects+0x151c>
 8007f2a:	f8d5 31c4 	ldr.w	r3, [r5, #452]	@ 0x1c4
 8007f2e:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8007f30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f34:	9a06      	ldr	r2, [sp, #24]
 8007f36:	f502 7a40 	add.w	sl, r2, #768	@ 0x300
 8007f3a:	f8c3 a000 	str.w	sl, [r3]
 8007f3e:	f04f 0800 	mov.w	r8, #0
 8007f42:	f8cd 80a8 	str.w	r8, [sp, #168]	@ 0xa8
 8007f46:	f8d5 3220 	ldr.w	r3, [r5, #544]	@ 0x220
 8007f4a:	f04f 0901 	mov.w	r9, #1
 8007f4e:	f8c3 9000 	str.w	r9, [r3]
 8007f52:	462a      	mov	r2, r5
 8007f54:	2104      	movs	r1, #4
 8007f56:	4648      	mov	r0, r9
 8007f58:	f002 fb54 	bl	800a604 <lf_allocate>
 8007f5c:	f8d5 3224 	ldr.w	r3, [r5, #548]	@ 0x224
 8007f60:	f8cd 90a8 	str.w	r9, [sp, #168]	@ 0xa8
 8007f64:	6018      	str	r0, [r3, #0]
 8007f66:	f1b8 0f00 	cmp.w	r8, #0
 8007f6a:	dd1c      	ble.n	8007fa6 <_lf_initialize_trigger_objects+0x15ae>
 8007f6c:	f8d5 3224 	ldr.w	r3, [r5, #548]	@ 0x224
 8007f70:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8007f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f76:	f8c3 a000 	str.w	sl, [r3]
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	9317      	str	r3, [sp, #92]	@ 0x5c
 8007f7e:	9322      	str	r3, [sp, #136]	@ 0x88
 8007f80:	9323      	str	r3, [sp, #140]	@ 0x8c
 8007f82:	4929      	ldr	r1, [pc, #164]	@ (8008028 <_lf_initialize_trigger_objects+0x1630>)
 8007f84:	aa24      	add	r2, sp, #144	@ 0x90
 8007f86:	c903      	ldmia	r1, {r0, r1}
 8007f88:	e882 0003 	stmia.w	r2, {r0, r1}
 8007f8c:	9326      	str	r3, [sp, #152]	@ 0x98
 8007f8e:	2101      	movs	r1, #1
 8007f90:	9127      	str	r1, [sp, #156]	@ 0x9c
 8007f92:	2102      	movs	r1, #2
 8007f94:	912a      	str	r1, [sp, #168]	@ 0xa8
 8007f96:	a922      	add	r1, sp, #136	@ 0x88
 8007f98:	912b      	str	r1, [sp, #172]	@ 0xac
 8007f9a:	922c      	str	r2, [sp, #176]	@ 0xb0
 8007f9c:	aa26      	add	r2, sp, #152	@ 0x98
 8007f9e:	922d      	str	r2, [sp, #180]	@ 0xb4
 8007fa0:	4699      	mov	r9, r3
 8007fa2:	46a8      	mov	r8, r5
 8007fa4:	e026      	b.n	8007ff4 <_lf_initialize_trigger_objects+0x15fc>
 8007fa6:	ab32      	add	r3, sp, #200	@ 0xc8
 8007fa8:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8007fac:	2200      	movs	r2, #0
 8007fae:	f843 2c20 	str.w	r2, [r3, #-32]
 8007fb2:	f108 0801 	add.w	r8, r8, #1
 8007fb6:	e7d6      	b.n	8007f66 <_lf_initialize_trigger_objects+0x156e>
 8007fb8:	2102      	movs	r1, #2
 8007fba:	a82a      	add	r0, sp, #168	@ 0xa8
 8007fbc:	f002 fb07 	bl	800a5ce <mixed_radix_parent>
 8007fc0:	f8d8 3340 	ldr.w	r3, [r8, #832]	@ 0x340
 8007fc4:	aa32      	add	r2, sp, #200	@ 0xc8
 8007fc6:	eb02 0480 	add.w	r4, r2, r0, lsl #2
 8007fca:	f854 5c6c 	ldr.w	r5, [r4, #-108]
 8007fce:	2001      	movs	r0, #1
 8007fd0:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8007fd4:	4642      	mov	r2, r8
 8007fd6:	2104      	movs	r1, #4
 8007fd8:	f002 fb14 	bl	800a604 <lf_allocate>
 8007fdc:	f8d8 3344 	ldr.w	r3, [r8, #836]	@ 0x344
 8007fe0:	1c6a      	adds	r2, r5, #1
 8007fe2:	f844 2c6c 	str.w	r2, [r4, #-108]
 8007fe6:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8007fea:	a82a      	add	r0, sp, #168	@ 0xa8
 8007fec:	f002 faca 	bl	800a584 <mixed_radix_incr>
 8007ff0:	f109 0901 	add.w	r9, r9, #1
 8007ff4:	f1b9 0f06 	cmp.w	r9, #6
 8007ff8:	ddde      	ble.n	8007fb8 <_lf_initialize_trigger_objects+0x15c0>
 8007ffa:	4645      	mov	r5, r8
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	9322      	str	r3, [sp, #136]	@ 0x88
 8008000:	9323      	str	r3, [sp, #140]	@ 0x8c
 8008002:	4909      	ldr	r1, [pc, #36]	@ (8008028 <_lf_initialize_trigger_objects+0x1630>)
 8008004:	aa24      	add	r2, sp, #144	@ 0x90
 8008006:	c903      	ldmia	r1, {r0, r1}
 8008008:	e882 0003 	stmia.w	r2, {r0, r1}
 800800c:	9326      	str	r3, [sp, #152]	@ 0x98
 800800e:	2101      	movs	r1, #1
 8008010:	9127      	str	r1, [sp, #156]	@ 0x9c
 8008012:	2102      	movs	r1, #2
 8008014:	912a      	str	r1, [sp, #168]	@ 0xa8
 8008016:	a922      	add	r1, sp, #136	@ 0x88
 8008018:	912b      	str	r1, [sp, #172]	@ 0xac
 800801a:	922c      	str	r2, [sp, #176]	@ 0xb0
 800801c:	aa26      	add	r2, sp, #152	@ 0x98
 800801e:	922d      	str	r2, [sp, #180]	@ 0xb4
 8008020:	4698      	mov	r8, r3
 8008022:	46a9      	mov	r9, r5
 8008024:	e020      	b.n	8008068 <_lf_initialize_trigger_objects+0x1670>
 8008026:	bf00      	nop
 8008028:	0800e020 	stmdaeq	r0, {r5, sp, lr, pc}
 800802c:	2102      	movs	r1, #2
 800802e:	a82a      	add	r0, sp, #168	@ 0xa8
 8008030:	f002 facd 	bl	800a5ce <mixed_radix_parent>
 8008034:	f8d9 3340 	ldr.w	r3, [r9, #832]	@ 0x340
 8008038:	aa32      	add	r2, sp, #200	@ 0xc8
 800803a:	eb02 0480 	add.w	r4, r2, r0, lsl #2
 800803e:	f854 5c6c 	ldr.w	r5, [r4, #-108]
 8008042:	2001      	movs	r0, #1
 8008044:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8008048:	464a      	mov	r2, r9
 800804a:	2104      	movs	r1, #4
 800804c:	f002 fada 	bl	800a604 <lf_allocate>
 8008050:	f8d9 3344 	ldr.w	r3, [r9, #836]	@ 0x344
 8008054:	1c6a      	adds	r2, r5, #1
 8008056:	f844 2c6c 	str.w	r2, [r4, #-108]
 800805a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800805e:	a82a      	add	r0, sp, #168	@ 0xa8
 8008060:	f002 fa90 	bl	800a584 <mixed_radix_incr>
 8008064:	f108 0801 	add.w	r8, r8, #1
 8008068:	f1b8 0f06 	cmp.w	r8, #6
 800806c:	ddde      	ble.n	800802c <_lf_initialize_trigger_objects+0x1634>
 800806e:	464d      	mov	r5, r9
 8008070:	2300      	movs	r3, #0
 8008072:	2b00      	cmp	r3, #0
 8008074:	dd2f      	ble.n	80080d6 <_lf_initialize_trigger_objects+0x16de>
 8008076:	2300      	movs	r3, #0
 8008078:	9318      	str	r3, [sp, #96]	@ 0x60
 800807a:	9319      	str	r3, [sp, #100]	@ 0x64
 800807c:	931a      	str	r3, [sp, #104]	@ 0x68
 800807e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008080:	4a76      	ldr	r2, [pc, #472]	@ (800825c <_lf_initialize_trigger_objects+0x1864>)
 8008082:	f10d 0c70 	add.w	ip, sp, #112	@ 0x70
 8008086:	e892 0003 	ldmia.w	r2, {r0, r1}
 800808a:	e88c 0003 	stmia.w	ip, {r0, r1}
 800808e:	931e      	str	r3, [sp, #120]	@ 0x78
 8008090:	f04f 0801 	mov.w	r8, #1
 8008094:	f8cd 807c 	str.w	r8, [sp, #124]	@ 0x7c
 8008098:	f04f 0e02 	mov.w	lr, #2
 800809c:	f8cd e098 	str.w	lr, [sp, #152]	@ 0x98
 80080a0:	a91a      	add	r1, sp, #104	@ 0x68
 80080a2:	9127      	str	r1, [sp, #156]	@ 0x9c
 80080a4:	f8cd c0a0 	str.w	ip, [sp, #160]	@ 0xa0
 80080a8:	a91e      	add	r1, sp, #120	@ 0x78
 80080aa:	9129      	str	r1, [sp, #164]	@ 0xa4
 80080ac:	9320      	str	r3, [sp, #128]	@ 0x80
 80080ae:	9321      	str	r3, [sp, #132]	@ 0x84
 80080b0:	f10d 0c88 	add.w	ip, sp, #136	@ 0x88
 80080b4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80080b8:	e88c 0003 	stmia.w	ip, {r0, r1}
 80080bc:	9324      	str	r3, [sp, #144]	@ 0x90
 80080be:	f8cd 8094 	str.w	r8, [sp, #148]	@ 0x94
 80080c2:	f8cd e0a8 	str.w	lr, [sp, #168]	@ 0xa8
 80080c6:	aa20      	add	r2, sp, #128	@ 0x80
 80080c8:	922b      	str	r2, [sp, #172]	@ 0xac
 80080ca:	f8cd c0b0 	str.w	ip, [sp, #176]	@ 0xb0
 80080ce:	aa24      	add	r2, sp, #144	@ 0x90
 80080d0:	922d      	str	r2, [sp, #180]	@ 0xb4
 80080d2:	4698      	mov	r8, r3
 80080d4:	e018      	b.n	8008108 <_lf_initialize_trigger_objects+0x1710>
 80080d6:	aa32      	add	r2, sp, #200	@ 0xc8
 80080d8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80080dc:	2100      	movs	r1, #0
 80080de:	f842 1c6c 	str.w	r1, [r2, #-108]
 80080e2:	3301      	adds	r3, #1
 80080e4:	e7c5      	b.n	8008072 <_lf_initialize_trigger_objects+0x167a>
 80080e6:	aa32      	add	r2, sp, #200	@ 0xc8
 80080e8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80080ec:	f852 1c68 	ldr.w	r1, [r2, #-104]
 80080f0:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80080f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80080f6:	3301      	adds	r3, #1
 80080f8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80080fa:	429a      	cmp	r2, r3
 80080fc:	dcf3      	bgt.n	80080e6 <_lf_initialize_trigger_objects+0x16ee>
 80080fe:	a82a      	add	r0, sp, #168	@ 0xa8
 8008100:	f002 fa40 	bl	800a584 <mixed_radix_incr>
 8008104:	f108 0801 	add.w	r8, r8, #1
 8008108:	f1b8 0f06 	cmp.w	r8, #6
 800810c:	dc20      	bgt.n	8008150 <_lf_initialize_trigger_objects+0x1758>
 800810e:	2101      	movs	r1, #1
 8008110:	a82a      	add	r0, sp, #168	@ 0xa8
 8008112:	f002 fa5c 	bl	800a5ce <mixed_radix_parent>
 8008116:	2102      	movs	r1, #2
 8008118:	a826      	add	r0, sp, #152	@ 0x98
 800811a:	f002 fa58 	bl	800a5ce <mixed_radix_parent>
 800811e:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008120:	6819      	ldr	r1, [r3, #0]
 8008122:	f8d5 2344 	ldr.w	r2, [r5, #836]	@ 0x344
 8008126:	ab32      	add	r3, sp, #200	@ 0xc8
 8008128:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800812c:	f850 3c6c 	ldr.w	r3, [r0, #-108]
 8008130:	440b      	add	r3, r1
 8008132:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008136:	f506 62b5 	add.w	r2, r6, #1448	@ 0x5a8
 800813a:	601a      	str	r2, [r3, #0]
 800813c:	a826      	add	r0, sp, #152	@ 0x98
 800813e:	f002 fa21 	bl	800a584 <mixed_radix_incr>
 8008142:	a826      	add	r0, sp, #152	@ 0x98
 8008144:	f002 fa59 	bl	800a5fa <mixed_radix_to_int>
 8008148:	2806      	cmp	r0, #6
 800814a:	ddd8      	ble.n	80080fe <_lf_initialize_trigger_objects+0x1706>
 800814c:	2300      	movs	r3, #0
 800814e:	e7d3      	b.n	80080f8 <_lf_initialize_trigger_objects+0x1700>
 8008150:	2300      	movs	r3, #0
 8008152:	2b00      	cmp	r3, #0
 8008154:	dd2f      	ble.n	80081b6 <_lf_initialize_trigger_objects+0x17be>
 8008156:	2300      	movs	r3, #0
 8008158:	9318      	str	r3, [sp, #96]	@ 0x60
 800815a:	9319      	str	r3, [sp, #100]	@ 0x64
 800815c:	931a      	str	r3, [sp, #104]	@ 0x68
 800815e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008160:	4a3e      	ldr	r2, [pc, #248]	@ (800825c <_lf_initialize_trigger_objects+0x1864>)
 8008162:	f10d 0c70 	add.w	ip, sp, #112	@ 0x70
 8008166:	e892 0003 	ldmia.w	r2, {r0, r1}
 800816a:	e88c 0003 	stmia.w	ip, {r0, r1}
 800816e:	931e      	str	r3, [sp, #120]	@ 0x78
 8008170:	f04f 0801 	mov.w	r8, #1
 8008174:	f8cd 807c 	str.w	r8, [sp, #124]	@ 0x7c
 8008178:	f04f 0e02 	mov.w	lr, #2
 800817c:	f8cd e098 	str.w	lr, [sp, #152]	@ 0x98
 8008180:	a91a      	add	r1, sp, #104	@ 0x68
 8008182:	9127      	str	r1, [sp, #156]	@ 0x9c
 8008184:	f8cd c0a0 	str.w	ip, [sp, #160]	@ 0xa0
 8008188:	a91e      	add	r1, sp, #120	@ 0x78
 800818a:	9129      	str	r1, [sp, #164]	@ 0xa4
 800818c:	9320      	str	r3, [sp, #128]	@ 0x80
 800818e:	9321      	str	r3, [sp, #132]	@ 0x84
 8008190:	f10d 0c88 	add.w	ip, sp, #136	@ 0x88
 8008194:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008198:	e88c 0003 	stmia.w	ip, {r0, r1}
 800819c:	9324      	str	r3, [sp, #144]	@ 0x90
 800819e:	f8cd 8094 	str.w	r8, [sp, #148]	@ 0x94
 80081a2:	f8cd e0a8 	str.w	lr, [sp, #168]	@ 0xa8
 80081a6:	aa20      	add	r2, sp, #128	@ 0x80
 80081a8:	922b      	str	r2, [sp, #172]	@ 0xac
 80081aa:	f8cd c0b0 	str.w	ip, [sp, #176]	@ 0xb0
 80081ae:	aa24      	add	r2, sp, #144	@ 0x90
 80081b0:	922d      	str	r2, [sp, #180]	@ 0xb4
 80081b2:	4698      	mov	r8, r3
 80081b4:	e00c      	b.n	80081d0 <_lf_initialize_trigger_objects+0x17d8>
 80081b6:	aa32      	add	r2, sp, #200	@ 0xc8
 80081b8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80081bc:	2107      	movs	r1, #7
 80081be:	f842 1c6c 	str.w	r1, [r2, #-108]
 80081c2:	3301      	adds	r3, #1
 80081c4:	e7c5      	b.n	8008152 <_lf_initialize_trigger_objects+0x175a>
 80081c6:	a82a      	add	r0, sp, #168	@ 0xa8
 80081c8:	f002 f9dc 	bl	800a584 <mixed_radix_incr>
 80081cc:	f108 0801 	add.w	r8, r8, #1
 80081d0:	f1b8 0f06 	cmp.w	r8, #6
 80081d4:	dc2c      	bgt.n	8008230 <_lf_initialize_trigger_objects+0x1838>
 80081d6:	2101      	movs	r1, #1
 80081d8:	a82a      	add	r0, sp, #168	@ 0xa8
 80081da:	f002 f9f8 	bl	800a5ce <mixed_radix_parent>
 80081de:	2102      	movs	r1, #2
 80081e0:	a826      	add	r0, sp, #152	@ 0x98
 80081e2:	f002 f9f4 	bl	800a5ce <mixed_radix_parent>
 80081e6:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80081e8:	6819      	ldr	r1, [r3, #0]
 80081ea:	f8d5 2344 	ldr.w	r2, [r5, #836]	@ 0x344
 80081ee:	ab32      	add	r3, sp, #200	@ 0xc8
 80081f0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80081f4:	f850 3c6c 	ldr.w	r3, [r0, #-108]
 80081f8:	440b      	add	r3, r1
 80081fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081fe:	f506 62c0 	add.w	r2, r6, #1536	@ 0x600
 8008202:	601a      	str	r2, [r3, #0]
 8008204:	a826      	add	r0, sp, #152	@ 0x98
 8008206:	f002 f9bd 	bl	800a584 <mixed_radix_incr>
 800820a:	a826      	add	r0, sp, #152	@ 0x98
 800820c:	f002 f9f5 	bl	800a5fa <mixed_radix_to_int>
 8008210:	2806      	cmp	r0, #6
 8008212:	ddd8      	ble.n	80081c6 <_lf_initialize_trigger_objects+0x17ce>
 8008214:	2300      	movs	r3, #0
 8008216:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008218:	429a      	cmp	r2, r3
 800821a:	ddd4      	ble.n	80081c6 <_lf_initialize_trigger_objects+0x17ce>
 800821c:	aa32      	add	r2, sp, #200	@ 0xc8
 800821e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008222:	f852 1c68 	ldr.w	r1, [r2, #-104]
 8008226:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8008228:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800822c:	3301      	adds	r3, #1
 800822e:	e7f2      	b.n	8008216 <_lf_initialize_trigger_objects+0x181e>
 8008230:	2300      	movs	r3, #0
 8008232:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008234:	9322      	str	r3, [sp, #136]	@ 0x88
 8008236:	9323      	str	r3, [sp, #140]	@ 0x8c
 8008238:	4908      	ldr	r1, [pc, #32]	@ (800825c <_lf_initialize_trigger_objects+0x1864>)
 800823a:	aa24      	add	r2, sp, #144	@ 0x90
 800823c:	c903      	ldmia	r1, {r0, r1}
 800823e:	e882 0003 	stmia.w	r2, {r0, r1}
 8008242:	9326      	str	r3, [sp, #152]	@ 0x98
 8008244:	2101      	movs	r1, #1
 8008246:	9127      	str	r1, [sp, #156]	@ 0x9c
 8008248:	2102      	movs	r1, #2
 800824a:	912a      	str	r1, [sp, #168]	@ 0xa8
 800824c:	a922      	add	r1, sp, #136	@ 0x88
 800824e:	912b      	str	r1, [sp, #172]	@ 0xac
 8008250:	922c      	str	r2, [sp, #176]	@ 0xb0
 8008252:	aa26      	add	r2, sp, #152	@ 0x98
 8008254:	922d      	str	r2, [sp, #180]	@ 0xb4
 8008256:	4698      	mov	r8, r3
 8008258:	46b1      	mov	r9, r6
 800825a:	e021      	b.n	80082a0 <_lf_initialize_trigger_objects+0x18a8>
 800825c:	0800e020 	stmdaeq	r0, {r5, sp, lr, pc}
 8008260:	2102      	movs	r1, #2
 8008262:	a82a      	add	r0, sp, #168	@ 0xa8
 8008264:	f002 f9b3 	bl	800a5ce <mixed_radix_parent>
 8008268:	ab32      	add	r3, sp, #200	@ 0xc8
 800826a:	eb03 0480 	add.w	r4, r3, r0, lsl #2
 800826e:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8008272:	f8d6 3400 	ldr.w	r3, [r6, #1024]	@ 0x400
 8008276:	f854 5c6c 	ldr.w	r5, [r4, #-108]
 800827a:	2001      	movs	r0, #1
 800827c:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8008280:	4632      	mov	r2, r6
 8008282:	2104      	movs	r1, #4
 8008284:	f002 f9be 	bl	800a604 <lf_allocate>
 8008288:	f8d6 3404 	ldr.w	r3, [r6, #1028]	@ 0x404
 800828c:	1c6a      	adds	r2, r5, #1
 800828e:	f844 2c6c 	str.w	r2, [r4, #-108]
 8008292:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8008296:	a82a      	add	r0, sp, #168	@ 0xa8
 8008298:	f002 f974 	bl	800a584 <mixed_radix_incr>
 800829c:	f108 0801 	add.w	r8, r8, #1
 80082a0:	f1b8 0f06 	cmp.w	r8, #6
 80082a4:	dddc      	ble.n	8008260 <_lf_initialize_trigger_objects+0x1868>
 80082a6:	464e      	mov	r6, r9
 80082a8:	9d31      	ldr	r5, [sp, #196]	@ 0xc4
 80082aa:	f8d5 3400 	ldr.w	r3, [r5, #1024]	@ 0x400
 80082ae:	f8dd 905c 	ldr.w	r9, [sp, #92]	@ 0x5c
 80082b2:	f04f 0803 	mov.w	r8, #3
 80082b6:	f843 8029 	str.w	r8, [r3, r9, lsl #2]
 80082ba:	462a      	mov	r2, r5
 80082bc:	2104      	movs	r1, #4
 80082be:	4640      	mov	r0, r8
 80082c0:	f002 f9a0 	bl	800a604 <lf_allocate>
 80082c4:	f8d5 3404 	ldr.w	r3, [r5, #1028]	@ 0x404
 80082c8:	f109 0401 	add.w	r4, r9, #1
 80082cc:	9417      	str	r4, [sp, #92]	@ 0x5c
 80082ce:	f843 0029 	str.w	r0, [r3, r9, lsl #2]
 80082d2:	f8d5 3400 	ldr.w	r3, [r5, #1024]	@ 0x400
 80082d6:	f843 8024 	str.w	r8, [r3, r4, lsl #2]
 80082da:	462a      	mov	r2, r5
 80082dc:	2104      	movs	r1, #4
 80082de:	4640      	mov	r0, r8
 80082e0:	f002 f990 	bl	800a604 <lf_allocate>
 80082e4:	f8d5 3404 	ldr.w	r3, [r5, #1028]	@ 0x404
 80082e8:	f109 0a02 	add.w	sl, r9, #2
 80082ec:	f8cd a05c 	str.w	sl, [sp, #92]	@ 0x5c
 80082f0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80082f4:	f8d5 3400 	ldr.w	r3, [r5, #1024]	@ 0x400
 80082f8:	f843 802a 	str.w	r8, [r3, sl, lsl #2]
 80082fc:	462a      	mov	r2, r5
 80082fe:	2104      	movs	r1, #4
 8008300:	4640      	mov	r0, r8
 8008302:	f002 f97f 	bl	800a604 <lf_allocate>
 8008306:	f8d5 3404 	ldr.w	r3, [r5, #1028]	@ 0x404
 800830a:	eb09 0408 	add.w	r4, r9, r8
 800830e:	9417      	str	r4, [sp, #92]	@ 0x5c
 8008310:	f843 002a 	str.w	r0, [r3, sl, lsl #2]
 8008314:	f8d5 3400 	ldr.w	r3, [r5, #1024]	@ 0x400
 8008318:	f843 8024 	str.w	r8, [r3, r4, lsl #2]
 800831c:	462a      	mov	r2, r5
 800831e:	2104      	movs	r1, #4
 8008320:	4640      	mov	r0, r8
 8008322:	f002 f96f 	bl	800a604 <lf_allocate>
 8008326:	f8d5 3404 	ldr.w	r3, [r5, #1028]	@ 0x404
 800832a:	f109 0a04 	add.w	sl, r9, #4
 800832e:	f8cd a05c 	str.w	sl, [sp, #92]	@ 0x5c
 8008332:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008336:	f8d5 3400 	ldr.w	r3, [r5, #1024]	@ 0x400
 800833a:	f843 802a 	str.w	r8, [r3, sl, lsl #2]
 800833e:	462a      	mov	r2, r5
 8008340:	2104      	movs	r1, #4
 8008342:	4640      	mov	r0, r8
 8008344:	f002 f95e 	bl	800a604 <lf_allocate>
 8008348:	f8d5 3404 	ldr.w	r3, [r5, #1028]	@ 0x404
 800834c:	f109 0405 	add.w	r4, r9, #5
 8008350:	9417      	str	r4, [sp, #92]	@ 0x5c
 8008352:	f843 002a 	str.w	r0, [r3, sl, lsl #2]
 8008356:	f8d5 3400 	ldr.w	r3, [r5, #1024]	@ 0x400
 800835a:	f843 8024 	str.w	r8, [r3, r4, lsl #2]
 800835e:	462a      	mov	r2, r5
 8008360:	2104      	movs	r1, #4
 8008362:	4640      	mov	r0, r8
 8008364:	f002 f94e 	bl	800a604 <lf_allocate>
 8008368:	f8d5 3404 	ldr.w	r3, [r5, #1028]	@ 0x404
 800836c:	f109 0a06 	add.w	sl, r9, #6
 8008370:	f8cd a05c 	str.w	sl, [sp, #92]	@ 0x5c
 8008374:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8008378:	f8d5 3400 	ldr.w	r3, [r5, #1024]	@ 0x400
 800837c:	f843 802a 	str.w	r8, [r3, sl, lsl #2]
 8008380:	462a      	mov	r2, r5
 8008382:	2104      	movs	r1, #4
 8008384:	4640      	mov	r0, r8
 8008386:	f002 f93d 	bl	800a604 <lf_allocate>
 800838a:	f8d5 2404 	ldr.w	r2, [r5, #1028]	@ 0x404
 800838e:	f109 0307 	add.w	r3, r9, #7
 8008392:	9317      	str	r3, [sp, #92]	@ 0x5c
 8008394:	f842 002a 	str.w	r0, [r2, sl, lsl #2]
 8008398:	2300      	movs	r3, #0
 800839a:	9322      	str	r3, [sp, #136]	@ 0x88
 800839c:	9323      	str	r3, [sp, #140]	@ 0x8c
 800839e:	4956      	ldr	r1, [pc, #344]	@ (80084f8 <_lf_initialize_trigger_objects+0x1b00>)
 80083a0:	aa24      	add	r2, sp, #144	@ 0x90
 80083a2:	c903      	ldmia	r1, {r0, r1}
 80083a4:	e882 0003 	stmia.w	r2, {r0, r1}
 80083a8:	9326      	str	r3, [sp, #152]	@ 0x98
 80083aa:	2101      	movs	r1, #1
 80083ac:	9127      	str	r1, [sp, #156]	@ 0x9c
 80083ae:	2102      	movs	r1, #2
 80083b0:	912a      	str	r1, [sp, #168]	@ 0xa8
 80083b2:	a922      	add	r1, sp, #136	@ 0x88
 80083b4:	912b      	str	r1, [sp, #172]	@ 0xac
 80083b6:	922c      	str	r2, [sp, #176]	@ 0xb0
 80083b8:	aa26      	add	r2, sp, #152	@ 0x98
 80083ba:	922d      	str	r2, [sp, #180]	@ 0xb4
 80083bc:	4698      	mov	r8, r3
 80083be:	46b1      	mov	r9, r6
 80083c0:	46aa      	mov	sl, r5
 80083c2:	e01f      	b.n	8008404 <_lf_initialize_trigger_objects+0x1a0c>
 80083c4:	2102      	movs	r1, #2
 80083c6:	a82a      	add	r0, sp, #168	@ 0xa8
 80083c8:	f002 f901 	bl	800a5ce <mixed_radix_parent>
 80083cc:	ab32      	add	r3, sp, #200	@ 0xc8
 80083ce:	eb03 0480 	add.w	r4, r3, r0, lsl #2
 80083d2:	f854 6c04 	ldr.w	r6, [r4, #-4]
 80083d6:	f8d6 3400 	ldr.w	r3, [r6, #1024]	@ 0x400
 80083da:	f854 5c6c 	ldr.w	r5, [r4, #-108]
 80083de:	2001      	movs	r0, #1
 80083e0:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80083e4:	4632      	mov	r2, r6
 80083e6:	2104      	movs	r1, #4
 80083e8:	f002 f90c 	bl	800a604 <lf_allocate>
 80083ec:	f8d6 3404 	ldr.w	r3, [r6, #1028]	@ 0x404
 80083f0:	1c6a      	adds	r2, r5, #1
 80083f2:	f844 2c6c 	str.w	r2, [r4, #-108]
 80083f6:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 80083fa:	a82a      	add	r0, sp, #168	@ 0xa8
 80083fc:	f002 f8c2 	bl	800a584 <mixed_radix_incr>
 8008400:	f108 0801 	add.w	r8, r8, #1
 8008404:	f1b8 0f06 	cmp.w	r8, #6
 8008408:	dddc      	ble.n	80083c4 <_lf_initialize_trigger_objects+0x19cc>
 800840a:	464e      	mov	r6, r9
 800840c:	4655      	mov	r5, sl
 800840e:	2300      	movs	r3, #0
 8008410:	2b00      	cmp	r3, #0
 8008412:	dd2f      	ble.n	8008474 <_lf_initialize_trigger_objects+0x1a7c>
 8008414:	2300      	movs	r3, #0
 8008416:	9318      	str	r3, [sp, #96]	@ 0x60
 8008418:	9319      	str	r3, [sp, #100]	@ 0x64
 800841a:	931a      	str	r3, [sp, #104]	@ 0x68
 800841c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800841e:	4a36      	ldr	r2, [pc, #216]	@ (80084f8 <_lf_initialize_trigger_objects+0x1b00>)
 8008420:	f10d 0c70 	add.w	ip, sp, #112	@ 0x70
 8008424:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008428:	e88c 0003 	stmia.w	ip, {r0, r1}
 800842c:	931e      	str	r3, [sp, #120]	@ 0x78
 800842e:	f04f 0801 	mov.w	r8, #1
 8008432:	f8cd 807c 	str.w	r8, [sp, #124]	@ 0x7c
 8008436:	f04f 0e02 	mov.w	lr, #2
 800843a:	f8cd e098 	str.w	lr, [sp, #152]	@ 0x98
 800843e:	a91a      	add	r1, sp, #104	@ 0x68
 8008440:	9127      	str	r1, [sp, #156]	@ 0x9c
 8008442:	f8cd c0a0 	str.w	ip, [sp, #160]	@ 0xa0
 8008446:	a91e      	add	r1, sp, #120	@ 0x78
 8008448:	9129      	str	r1, [sp, #164]	@ 0xa4
 800844a:	9320      	str	r3, [sp, #128]	@ 0x80
 800844c:	9321      	str	r3, [sp, #132]	@ 0x84
 800844e:	f10d 0c88 	add.w	ip, sp, #136	@ 0x88
 8008452:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008456:	e88c 0003 	stmia.w	ip, {r0, r1}
 800845a:	9324      	str	r3, [sp, #144]	@ 0x90
 800845c:	f8cd 8094 	str.w	r8, [sp, #148]	@ 0x94
 8008460:	f8cd e0a8 	str.w	lr, [sp, #168]	@ 0xa8
 8008464:	aa20      	add	r2, sp, #128	@ 0x80
 8008466:	922b      	str	r2, [sp, #172]	@ 0xac
 8008468:	f8cd c0b0 	str.w	ip, [sp, #176]	@ 0xb0
 800846c:	aa24      	add	r2, sp, #144	@ 0x90
 800846e:	922d      	str	r2, [sp, #180]	@ 0xb4
 8008470:	4698      	mov	r8, r3
 8008472:	e00c      	b.n	800848e <_lf_initialize_trigger_objects+0x1a96>
 8008474:	aa32      	add	r2, sp, #200	@ 0xc8
 8008476:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800847a:	2100      	movs	r1, #0
 800847c:	f842 1c6c 	str.w	r1, [r2, #-108]
 8008480:	3301      	adds	r3, #1
 8008482:	e7c5      	b.n	8008410 <_lf_initialize_trigger_objects+0x1a18>
 8008484:	a82a      	add	r0, sp, #168	@ 0xa8
 8008486:	f002 f87d 	bl	800a584 <mixed_radix_incr>
 800848a:	f108 0801 	add.w	r8, r8, #1
 800848e:	f1b8 0f06 	cmp.w	r8, #6
 8008492:	dc2e      	bgt.n	80084f2 <_lf_initialize_trigger_objects+0x1afa>
 8008494:	2101      	movs	r1, #1
 8008496:	a82a      	add	r0, sp, #168	@ 0xa8
 8008498:	f002 f899 	bl	800a5ce <mixed_radix_parent>
 800849c:	2102      	movs	r1, #2
 800849e:	a826      	add	r0, sp, #152	@ 0x98
 80084a0:	f002 f895 	bl	800a5ce <mixed_radix_parent>
 80084a4:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80084a6:	6819      	ldr	r1, [r3, #0]
 80084a8:	ab32      	add	r3, sp, #200	@ 0xc8
 80084aa:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80084ae:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80084b2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
 80084b6:	f850 3c6c 	ldr.w	r3, [r0, #-108]
 80084ba:	440b      	add	r3, r1
 80084bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084c0:	f506 62b5 	add.w	r2, r6, #1448	@ 0x5a8
 80084c4:	601a      	str	r2, [r3, #0]
 80084c6:	a826      	add	r0, sp, #152	@ 0x98
 80084c8:	f002 f85c 	bl	800a584 <mixed_radix_incr>
 80084cc:	a826      	add	r0, sp, #152	@ 0x98
 80084ce:	f002 f894 	bl	800a5fa <mixed_radix_to_int>
 80084d2:	2806      	cmp	r0, #6
 80084d4:	ddd6      	ble.n	8008484 <_lf_initialize_trigger_objects+0x1a8c>
 80084d6:	2300      	movs	r3, #0
 80084d8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80084da:	429a      	cmp	r2, r3
 80084dc:	ddd2      	ble.n	8008484 <_lf_initialize_trigger_objects+0x1a8c>
 80084de:	aa32      	add	r2, sp, #200	@ 0xc8
 80084e0:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80084e4:	f852 1c68 	ldr.w	r1, [r2, #-104]
 80084e8:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80084ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80084ee:	3301      	adds	r3, #1
 80084f0:	e7f2      	b.n	80084d8 <_lf_initialize_trigger_objects+0x1ae0>
 80084f2:	2300      	movs	r3, #0
 80084f4:	e009      	b.n	800850a <_lf_initialize_trigger_objects+0x1b12>
 80084f6:	bf00      	nop
 80084f8:	0800e020 	stmdaeq	r0, {r5, sp, lr, pc}
 80084fc:	aa32      	add	r2, sp, #200	@ 0xc8
 80084fe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008502:	2107      	movs	r1, #7
 8008504:	f842 1c6c 	str.w	r1, [r2, #-108]
 8008508:	3301      	adds	r3, #1
 800850a:	2b00      	cmp	r3, #0
 800850c:	ddf6      	ble.n	80084fc <_lf_initialize_trigger_objects+0x1b04>
 800850e:	f8d5 2404 	ldr.w	r2, [r5, #1028]	@ 0x404
 8008512:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008514:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008518:	9900      	ldr	r1, [sp, #0]
 800851a:	f501 7158 	add.w	r1, r1, #864	@ 0x360
 800851e:	6011      	str	r1, [r2, #0]
 8008520:	f8d5 2404 	ldr.w	r2, [r5, #1028]	@ 0x404
 8008524:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008528:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800852a:	f501 7106 	add.w	r1, r1, #536	@ 0x218
 800852e:	6051      	str	r1, [r2, #4]
 8008530:	f8d5 2404 	ldr.w	r2, [r5, #1028]	@ 0x404
 8008534:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008538:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800853a:	f501 7106 	add.w	r1, r1, #536	@ 0x218
 800853e:	6091      	str	r1, [r2, #8]
 8008540:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 8008544:	1c5a      	adds	r2, r3, #1
 8008546:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800854a:	9801      	ldr	r0, [sp, #4]
 800854c:	f500 7058 	add.w	r0, r0, #864	@ 0x360
 8008550:	6008      	str	r0, [r1, #0]
 8008552:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 8008556:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800855a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800855c:	f500 7006 	add.w	r0, r0, #536	@ 0x218
 8008560:	6048      	str	r0, [r1, #4]
 8008562:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 8008566:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800856a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800856c:	f501 7106 	add.w	r1, r1, #536	@ 0x218
 8008570:	6091      	str	r1, [r2, #8]
 8008572:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 8008576:	1c9a      	adds	r2, r3, #2
 8008578:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800857c:	9802      	ldr	r0, [sp, #8]
 800857e:	f500 7058 	add.w	r0, r0, #864	@ 0x360
 8008582:	6008      	str	r0, [r1, #0]
 8008584:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 8008588:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 800858c:	9811      	ldr	r0, [sp, #68]	@ 0x44
 800858e:	f500 7006 	add.w	r0, r0, #536	@ 0x218
 8008592:	6048      	str	r0, [r1, #4]
 8008594:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 8008598:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800859c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800859e:	f501 7106 	add.w	r1, r1, #536	@ 0x218
 80085a2:	6091      	str	r1, [r2, #8]
 80085a4:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 80085a8:	1cda      	adds	r2, r3, #3
 80085aa:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80085ae:	9803      	ldr	r0, [sp, #12]
 80085b0:	f500 7058 	add.w	r0, r0, #864	@ 0x360
 80085b4:	6008      	str	r0, [r1, #0]
 80085b6:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 80085ba:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80085be:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80085c0:	f500 7006 	add.w	r0, r0, #536	@ 0x218
 80085c4:	6048      	str	r0, [r1, #4]
 80085c6:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 80085ca:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80085ce:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80085d0:	f501 7106 	add.w	r1, r1, #536	@ 0x218
 80085d4:	6091      	str	r1, [r2, #8]
 80085d6:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 80085da:	1d1a      	adds	r2, r3, #4
 80085dc:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80085e0:	9804      	ldr	r0, [sp, #16]
 80085e2:	f500 7058 	add.w	r0, r0, #864	@ 0x360
 80085e6:	6008      	str	r0, [r1, #0]
 80085e8:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 80085ec:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80085f0:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80085f2:	f500 7006 	add.w	r0, r0, #536	@ 0x218
 80085f6:	6048      	str	r0, [r1, #4]
 80085f8:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 80085fc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8008600:	9907      	ldr	r1, [sp, #28]
 8008602:	f501 7106 	add.w	r1, r1, #536	@ 0x218
 8008606:	6091      	str	r1, [r2, #8]
 8008608:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 800860c:	1d5a      	adds	r2, r3, #5
 800860e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8008612:	9805      	ldr	r0, [sp, #20]
 8008614:	f500 7058 	add.w	r0, r0, #864	@ 0x360
 8008618:	6008      	str	r0, [r1, #0]
 800861a:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 800861e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8008622:	9814      	ldr	r0, [sp, #80]	@ 0x50
 8008624:	f500 7006 	add.w	r0, r0, #536	@ 0x218
 8008628:	6048      	str	r0, [r1, #4]
 800862a:	f8d5 1404 	ldr.w	r1, [r5, #1028]	@ 0x404
 800862e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8008632:	9908      	ldr	r1, [sp, #32]
 8008634:	f501 7106 	add.w	r1, r1, #536	@ 0x218
 8008638:	6091      	str	r1, [r2, #8]
 800863a:	f8d5 2404 	ldr.w	r2, [r5, #1028]	@ 0x404
 800863e:	3306      	adds	r3, #6
 8008640:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008644:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008646:	f501 7158 	add.w	r1, r1, #864	@ 0x360
 800864a:	6011      	str	r1, [r2, #0]
 800864c:	f8d5 2404 	ldr.w	r2, [r5, #1028]	@ 0x404
 8008650:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008654:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8008656:	f501 7106 	add.w	r1, r1, #536	@ 0x218
 800865a:	6051      	str	r1, [r2, #4]
 800865c:	f8d5 2404 	ldr.w	r2, [r5, #1028]	@ 0x404
 8008660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008664:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008666:	f502 7206 	add.w	r2, r2, #536	@ 0x218
 800866a:	609a      	str	r2, [r3, #8]
 800866c:	2300      	movs	r3, #0
 800866e:	2b00      	cmp	r3, #0
 8008670:	dd2b      	ble.n	80086ca <_lf_initialize_trigger_objects+0x1cd2>
 8008672:	2300      	movs	r3, #0
 8008674:	9318      	str	r3, [sp, #96]	@ 0x60
 8008676:	9319      	str	r3, [sp, #100]	@ 0x64
 8008678:	931a      	str	r3, [sp, #104]	@ 0x68
 800867a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800867c:	4ab7      	ldr	r2, [pc, #732]	@ (800895c <_lf_initialize_trigger_objects+0x1f64>)
 800867e:	ae1c      	add	r6, sp, #112	@ 0x70
 8008680:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008684:	e886 0003 	stmia.w	r6, {r0, r1}
 8008688:	931e      	str	r3, [sp, #120]	@ 0x78
 800868a:	f04f 0e01 	mov.w	lr, #1
 800868e:	f8cd e07c 	str.w	lr, [sp, #124]	@ 0x7c
 8008692:	f04f 0c02 	mov.w	ip, #2
 8008696:	f8cd c098 	str.w	ip, [sp, #152]	@ 0x98
 800869a:	a91a      	add	r1, sp, #104	@ 0x68
 800869c:	9127      	str	r1, [sp, #156]	@ 0x9c
 800869e:	9628      	str	r6, [sp, #160]	@ 0xa0
 80086a0:	a91e      	add	r1, sp, #120	@ 0x78
 80086a2:	9129      	str	r1, [sp, #164]	@ 0xa4
 80086a4:	9320      	str	r3, [sp, #128]	@ 0x80
 80086a6:	9321      	str	r3, [sp, #132]	@ 0x84
 80086a8:	ae22      	add	r6, sp, #136	@ 0x88
 80086aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80086ae:	e886 0003 	stmia.w	r6, {r0, r1}
 80086b2:	9324      	str	r3, [sp, #144]	@ 0x90
 80086b4:	f8cd e094 	str.w	lr, [sp, #148]	@ 0x94
 80086b8:	f8cd c0a8 	str.w	ip, [sp, #168]	@ 0xa8
 80086bc:	aa20      	add	r2, sp, #128	@ 0x80
 80086be:	922b      	str	r2, [sp, #172]	@ 0xac
 80086c0:	962c      	str	r6, [sp, #176]	@ 0xb0
 80086c2:	aa24      	add	r2, sp, #144	@ 0x90
 80086c4:	922d      	str	r2, [sp, #180]	@ 0xb4
 80086c6:	4698      	mov	r8, r3
 80086c8:	e00c      	b.n	80086e4 <_lf_initialize_trigger_objects+0x1cec>
 80086ca:	aa32      	add	r2, sp, #200	@ 0xc8
 80086cc:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80086d0:	210e      	movs	r1, #14
 80086d2:	f842 1c6c 	str.w	r1, [r2, #-108]
 80086d6:	3301      	adds	r3, #1
 80086d8:	e7c9      	b.n	800866e <_lf_initialize_trigger_objects+0x1c76>
 80086da:	a82a      	add	r0, sp, #168	@ 0xa8
 80086dc:	f001 ff52 	bl	800a584 <mixed_radix_incr>
 80086e0:	f108 0801 	add.w	r8, r8, #1
 80086e4:	f1b8 0f06 	cmp.w	r8, #6
 80086e8:	dc34      	bgt.n	8008754 <_lf_initialize_trigger_objects+0x1d5c>
 80086ea:	2101      	movs	r1, #1
 80086ec:	a82a      	add	r0, sp, #168	@ 0xa8
 80086ee:	f001 ff6e 	bl	800a5ce <mixed_radix_parent>
 80086f2:	4604      	mov	r4, r0
 80086f4:	2102      	movs	r1, #2
 80086f6:	a826      	add	r0, sp, #152	@ 0x98
 80086f8:	f001 ff69 	bl	800a5ce <mixed_radix_parent>
 80086fc:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80086fe:	681e      	ldr	r6, [r3, #0]
 8008700:	ab32      	add	r3, sp, #200	@ 0xc8
 8008702:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008706:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 800870a:	aa32      	add	r2, sp, #200	@ 0xc8
 800870c:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8008710:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008714:	f8d2 1404 	ldr.w	r1, [r2, #1028]	@ 0x404
 8008718:	f850 2c6c 	ldr.w	r2, [r0, #-108]
 800871c:	4432      	add	r2, r6
 800871e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8008722:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8008726:	6013      	str	r3, [r2, #0]
 8008728:	a826      	add	r0, sp, #152	@ 0x98
 800872a:	f001 ff2b 	bl	800a584 <mixed_radix_incr>
 800872e:	a826      	add	r0, sp, #152	@ 0x98
 8008730:	f001 ff63 	bl	800a5fa <mixed_radix_to_int>
 8008734:	2806      	cmp	r0, #6
 8008736:	ddd0      	ble.n	80086da <_lf_initialize_trigger_objects+0x1ce2>
 8008738:	2300      	movs	r3, #0
 800873a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800873c:	429a      	cmp	r2, r3
 800873e:	ddcc      	ble.n	80086da <_lf_initialize_trigger_objects+0x1ce2>
 8008740:	aa32      	add	r2, sp, #200	@ 0xc8
 8008742:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008746:	f852 1c68 	ldr.w	r1, [r2, #-104]
 800874a:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800874c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8008750:	3301      	adds	r3, #1
 8008752:	e7f2      	b.n	800873a <_lf_initialize_trigger_objects+0x1d42>
 8008754:	9c06      	ldr	r4, [sp, #24]
 8008756:	4622      	mov	r2, r4
 8008758:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800875a:	2604      	movs	r6, #4
 800875c:	621e      	str	r6, [r3, #32]
 800875e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008760:	625c      	str	r4, [r3, #36]	@ 0x24
 8008762:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008764:	64de      	str	r6, [r3, #76]	@ 0x4c
 8008766:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008768:	651c      	str	r4, [r3, #80]	@ 0x50
 800876a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800876c:	679e      	str	r6, [r3, #120]	@ 0x78
 800876e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008770:	67dc      	str	r4, [r3, #124]	@ 0x7c
 8008772:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008774:	f8c3 60a4 	str.w	r6, [r3, #164]	@ 0xa4
 8008778:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800877a:	f8c3 40a8 	str.w	r4, [r3, #168]	@ 0xa8
 800877e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008780:	f8c3 60d0 	str.w	r6, [r3, #208]	@ 0xd0
 8008784:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008786:	f8c3 40d4 	str.w	r4, [r3, #212]	@ 0xd4
 800878a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800878c:	f8c3 60fc 	str.w	r6, [r3, #252]	@ 0xfc
 8008790:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008792:	f8c3 4100 	str.w	r4, [r3, #256]	@ 0x100
 8008796:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8008798:	f8c3 6128 	str.w	r6, [r3, #296]	@ 0x128
 800879c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800879e:	f8c3 412c 	str.w	r4, [r3, #300]	@ 0x12c
 80087a2:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087a4:	621e      	str	r6, [r3, #32]
 80087a6:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087a8:	625c      	str	r4, [r3, #36]	@ 0x24
 80087aa:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087ac:	64de      	str	r6, [r3, #76]	@ 0x4c
 80087ae:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087b0:	651c      	str	r4, [r3, #80]	@ 0x50
 80087b2:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087b4:	679e      	str	r6, [r3, #120]	@ 0x78
 80087b6:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087b8:	67dc      	str	r4, [r3, #124]	@ 0x7c
 80087ba:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087bc:	f8c3 60a4 	str.w	r6, [r3, #164]	@ 0xa4
 80087c0:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087c2:	f8c3 40a8 	str.w	r4, [r3, #168]	@ 0xa8
 80087c6:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087c8:	f8c3 60d0 	str.w	r6, [r3, #208]	@ 0xd0
 80087cc:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087ce:	f8c3 40d4 	str.w	r4, [r3, #212]	@ 0xd4
 80087d2:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087d4:	f8c3 60fc 	str.w	r6, [r3, #252]	@ 0xfc
 80087d8:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087da:	f8c3 4100 	str.w	r4, [r3, #256]	@ 0x100
 80087de:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087e0:	f8c3 6128 	str.w	r6, [r3, #296]	@ 0x128
 80087e4:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 80087e6:	f8c3 412c 	str.w	r4, [r3, #300]	@ 0x12c
 80087ea:	f04f 0800 	mov.w	r8, #0
 80087ee:	f8cd 80a8 	str.w	r8, [sp, #168]	@ 0xa8
 80087f2:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 80087f6:	601e      	str	r6, [r3, #0]
 80087f8:	4631      	mov	r1, r6
 80087fa:	4630      	mov	r0, r6
 80087fc:	f001 ff02 	bl	800a604 <lf_allocate>
 8008800:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 8008804:	2201      	movs	r2, #1
 8008806:	922a      	str	r2, [sp, #168]	@ 0xa8
 8008808:	6018      	str	r0, [r3, #0]
 800880a:	4622      	mov	r2, r4
 800880c:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 8008810:	605e      	str	r6, [r3, #4]
 8008812:	4631      	mov	r1, r6
 8008814:	4630      	mov	r0, r6
 8008816:	f001 fef5 	bl	800a604 <lf_allocate>
 800881a:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 800881e:	2202      	movs	r2, #2
 8008820:	922a      	str	r2, [sp, #168]	@ 0xa8
 8008822:	6058      	str	r0, [r3, #4]
 8008824:	4622      	mov	r2, r4
 8008826:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 800882a:	609e      	str	r6, [r3, #8]
 800882c:	4631      	mov	r1, r6
 800882e:	4630      	mov	r0, r6
 8008830:	f001 fee8 	bl	800a604 <lf_allocate>
 8008834:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 8008838:	2203      	movs	r2, #3
 800883a:	922a      	str	r2, [sp, #168]	@ 0xa8
 800883c:	6098      	str	r0, [r3, #8]
 800883e:	4622      	mov	r2, r4
 8008840:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 8008844:	60de      	str	r6, [r3, #12]
 8008846:	4631      	mov	r1, r6
 8008848:	4630      	mov	r0, r6
 800884a:	f001 fedb 	bl	800a604 <lf_allocate>
 800884e:	4622      	mov	r2, r4
 8008850:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 8008854:	962a      	str	r6, [sp, #168]	@ 0xa8
 8008856:	60d8      	str	r0, [r3, #12]
 8008858:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 800885c:	611e      	str	r6, [r3, #16]
 800885e:	4631      	mov	r1, r6
 8008860:	4630      	mov	r0, r6
 8008862:	f001 fecf 	bl	800a604 <lf_allocate>
 8008866:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 800886a:	2205      	movs	r2, #5
 800886c:	922a      	str	r2, [sp, #168]	@ 0xa8
 800886e:	6118      	str	r0, [r3, #16]
 8008870:	4622      	mov	r2, r4
 8008872:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 8008876:	615e      	str	r6, [r3, #20]
 8008878:	4631      	mov	r1, r6
 800887a:	4630      	mov	r0, r6
 800887c:	f001 fec2 	bl	800a604 <lf_allocate>
 8008880:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 8008884:	2206      	movs	r2, #6
 8008886:	922a      	str	r2, [sp, #168]	@ 0xa8
 8008888:	6158      	str	r0, [r3, #20]
 800888a:	4622      	mov	r2, r4
 800888c:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 8008890:	619e      	str	r6, [r3, #24]
 8008892:	4631      	mov	r1, r6
 8008894:	4630      	mov	r0, r6
 8008896:	f001 feb5 	bl	800a604 <lf_allocate>
 800889a:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 800889e:	2207      	movs	r2, #7
 80088a0:	922a      	str	r2, [sp, #168]	@ 0xa8
 80088a2:	6198      	str	r0, [r3, #24]
 80088a4:	4622      	mov	r2, r4
 80088a6:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 80088aa:	61de      	str	r6, [r3, #28]
 80088ac:	4631      	mov	r1, r6
 80088ae:	4630      	mov	r0, r6
 80088b0:	f001 fea8 	bl	800a604 <lf_allocate>
 80088b4:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 80088b8:	2208      	movs	r2, #8
 80088ba:	922a      	str	r2, [sp, #168]	@ 0xa8
 80088bc:	61d8      	str	r0, [r3, #28]
 80088be:	4622      	mov	r2, r4
 80088c0:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 80088c4:	621e      	str	r6, [r3, #32]
 80088c6:	4631      	mov	r1, r6
 80088c8:	4630      	mov	r0, r6
 80088ca:	f001 fe9b 	bl	800a604 <lf_allocate>
 80088ce:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 80088d2:	2209      	movs	r2, #9
 80088d4:	922a      	str	r2, [sp, #168]	@ 0xa8
 80088d6:	6218      	str	r0, [r3, #32]
 80088d8:	4622      	mov	r2, r4
 80088da:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 80088de:	625e      	str	r6, [r3, #36]	@ 0x24
 80088e0:	4631      	mov	r1, r6
 80088e2:	4630      	mov	r0, r6
 80088e4:	f001 fe8e 	bl	800a604 <lf_allocate>
 80088e8:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 80088ec:	220a      	movs	r2, #10
 80088ee:	922a      	str	r2, [sp, #168]	@ 0xa8
 80088f0:	6258      	str	r0, [r3, #36]	@ 0x24
 80088f2:	4622      	mov	r2, r4
 80088f4:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 80088f8:	629e      	str	r6, [r3, #40]	@ 0x28
 80088fa:	4631      	mov	r1, r6
 80088fc:	4630      	mov	r0, r6
 80088fe:	f001 fe81 	bl	800a604 <lf_allocate>
 8008902:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 8008906:	220b      	movs	r2, #11
 8008908:	922a      	str	r2, [sp, #168]	@ 0xa8
 800890a:	6298      	str	r0, [r3, #40]	@ 0x28
 800890c:	4622      	mov	r2, r4
 800890e:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 8008912:	62de      	str	r6, [r3, #44]	@ 0x2c
 8008914:	4631      	mov	r1, r6
 8008916:	4630      	mov	r0, r6
 8008918:	f001 fe74 	bl	800a604 <lf_allocate>
 800891c:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 8008920:	220c      	movs	r2, #12
 8008922:	922a      	str	r2, [sp, #168]	@ 0xa8
 8008924:	62d8      	str	r0, [r3, #44]	@ 0x2c
 8008926:	4622      	mov	r2, r4
 8008928:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 800892c:	631e      	str	r6, [r3, #48]	@ 0x30
 800892e:	4631      	mov	r1, r6
 8008930:	4630      	mov	r0, r6
 8008932:	f001 fe67 	bl	800a604 <lf_allocate>
 8008936:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 800893a:	220d      	movs	r2, #13
 800893c:	922a      	str	r2, [sp, #168]	@ 0xa8
 800893e:	6318      	str	r0, [r3, #48]	@ 0x30
 8008940:	4622      	mov	r2, r4
 8008942:	f8d4 3160 	ldr.w	r3, [r4, #352]	@ 0x160
 8008946:	635e      	str	r6, [r3, #52]	@ 0x34
 8008948:	4631      	mov	r1, r6
 800894a:	4630      	mov	r0, r6
 800894c:	f001 fe5a 	bl	800a604 <lf_allocate>
 8008950:	f8d4 3164 	ldr.w	r3, [r4, #356]	@ 0x164
 8008954:	220e      	movs	r2, #14
 8008956:	922a      	str	r2, [sp, #168]	@ 0xa8
 8008958:	6358      	str	r0, [r3, #52]	@ 0x34
 800895a:	e009      	b.n	8008970 <_lf_initialize_trigger_objects+0x1f78>
 800895c:	0800e020 	stmdaeq	r0, {r5, sp, lr, pc}
 8008960:	ab32      	add	r3, sp, #200	@ 0xc8
 8008962:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 8008966:	2200      	movs	r2, #0
 8008968:	f843 2c20 	str.w	r2, [r3, #-32]
 800896c:	f108 0801 	add.w	r8, r8, #1
 8008970:	f1b8 0f00 	cmp.w	r8, #0
 8008974:	ddf4      	ble.n	8008960 <_lf_initialize_trigger_objects+0x1f68>
 8008976:	9c06      	ldr	r4, [sp, #24]
 8008978:	f8d4 2164 	ldr.w	r2, [r4, #356]	@ 0x164
 800897c:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 800897e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008982:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008984:	f501 71b4 	add.w	r1, r1, #360	@ 0x168
 8008988:	6011      	str	r1, [r2, #0]
 800898a:	f8d4 2164 	ldr.w	r2, [r4, #356]	@ 0x164
 800898e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008992:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008994:	f501 71b8 	add.w	r1, r1, #368	@ 0x170
 8008998:	6051      	str	r1, [r2, #4]
 800899a:	f8d4 2164 	ldr.w	r2, [r4, #356]	@ 0x164
 800899e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80089a2:	f50b 7e62 	add.w	lr, fp, #904	@ 0x388
 80089a6:	f8c1 e008 	str.w	lr, [r1, #8]
 80089aa:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 80089ae:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
 80089b2:	f507 7116 	add.w	r1, r7, #600	@ 0x258
 80089b6:	60c1      	str	r1, [r0, #12]
 80089b8:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 80089bc:	1c5e      	adds	r6, r3, #1
 80089be:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 80089c2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80089c4:	f502 7cb4 	add.w	ip, r2, #360	@ 0x168
 80089c8:	f8c0 c000 	str.w	ip, [r0]
 80089cc:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 80089d0:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 80089d4:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80089d6:	f502 7cb8 	add.w	ip, r2, #368	@ 0x170
 80089da:	f8c0 c004 	str.w	ip, [r0, #4]
 80089de:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 80089e2:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 80089e6:	f8c0 e008 	str.w	lr, [r0, #8]
 80089ea:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 80089ee:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 80089f2:	60c1      	str	r1, [r0, #12]
 80089f4:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 80089f8:	1c9e      	adds	r6, r3, #2
 80089fa:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 80089fe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a00:	f502 7cb4 	add.w	ip, r2, #360	@ 0x168
 8008a04:	f8c0 c000 	str.w	ip, [r0]
 8008a08:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008a0c:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008a10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008a12:	f502 7cb8 	add.w	ip, r2, #368	@ 0x170
 8008a16:	f8c0 c004 	str.w	ip, [r0, #4]
 8008a1a:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008a1e:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008a22:	6081      	str	r1, [r0, #8]
 8008a24:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008a28:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008a2c:	f8c0 e00c 	str.w	lr, [r0, #12]
 8008a30:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008a34:	1cde      	adds	r6, r3, #3
 8008a36:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008a3a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008a3c:	f502 7cb4 	add.w	ip, r2, #360	@ 0x168
 8008a40:	f8c0 c000 	str.w	ip, [r0]
 8008a44:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008a48:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008a4c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008a4e:	f502 7cb8 	add.w	ip, r2, #368	@ 0x170
 8008a52:	f8c0 c004 	str.w	ip, [r0, #4]
 8008a56:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008a5a:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008a5e:	f8c0 e008 	str.w	lr, [r0, #8]
 8008a62:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008a66:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008a6a:	60c1      	str	r1, [r0, #12]
 8008a6c:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008a70:	1d1e      	adds	r6, r3, #4
 8008a72:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008a76:	9a07      	ldr	r2, [sp, #28]
 8008a78:	f502 7cb4 	add.w	ip, r2, #360	@ 0x168
 8008a7c:	f8c0 c000 	str.w	ip, [r0]
 8008a80:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008a84:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008a88:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008a8a:	f502 7cb8 	add.w	ip, r2, #368	@ 0x170
 8008a8e:	f8c0 c004 	str.w	ip, [r0, #4]
 8008a92:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008a96:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008a9a:	6081      	str	r1, [r0, #8]
 8008a9c:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008aa0:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008aa4:	f8c0 e00c 	str.w	lr, [r0, #12]
 8008aa8:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008aac:	1d5e      	adds	r6, r3, #5
 8008aae:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008ab2:	9a08      	ldr	r2, [sp, #32]
 8008ab4:	f502 7cb4 	add.w	ip, r2, #360	@ 0x168
 8008ab8:	f8c0 c000 	str.w	ip, [r0]
 8008abc:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008ac0:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008ac4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008ac6:	f502 7cb8 	add.w	ip, r2, #368	@ 0x170
 8008aca:	f8c0 c004 	str.w	ip, [r0, #4]
 8008ace:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008ad2:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008ad6:	f8c0 e008 	str.w	lr, [r0, #8]
 8008ada:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008ade:	f850 0026 	ldr.w	r0, [r0, r6, lsl #2]
 8008ae2:	60c1      	str	r1, [r0, #12]
 8008ae4:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008ae8:	3306      	adds	r3, #6
 8008aea:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8008aee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008af0:	f502 76b4 	add.w	r6, r2, #360	@ 0x168
 8008af4:	6006      	str	r6, [r0, #0]
 8008af6:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008afa:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8008afe:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008b00:	f502 76b8 	add.w	r6, r2, #368	@ 0x170
 8008b04:	6046      	str	r6, [r0, #4]
 8008b06:	f8d4 0164 	ldr.w	r0, [r4, #356]	@ 0x164
 8008b0a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8008b0e:	6081      	str	r1, [r0, #8]
 8008b10:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008b14:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8008b18:	f8c3 e00c 	str.w	lr, [r3, #12]
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	f340 80c5 	ble.w	8008cae <_lf_initialize_trigger_objects+0x22b6>
 8008b24:	9c06      	ldr	r4, [sp, #24]
 8008b26:	f8d4 2164 	ldr.w	r2, [r4, #356]	@ 0x164
 8008b2a:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
 8008b2c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008b30:	9900      	ldr	r1, [sp, #0]
 8008b32:	f501 7142 	add.w	r1, r1, #776	@ 0x308
 8008b36:	6011      	str	r1, [r2, #0]
 8008b38:	f8d4 2164 	ldr.w	r2, [r4, #356]	@ 0x164
 8008b3c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008b40:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b42:	f501 71e0 	add.w	r1, r1, #448	@ 0x1c0
 8008b46:	6051      	str	r1, [r2, #4]
 8008b48:	f8d4 2164 	ldr.w	r2, [r4, #356]	@ 0x164
 8008b4c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8008b50:	f50b 7278 	add.w	r2, fp, #992	@ 0x3e0
 8008b54:	608a      	str	r2, [r1, #8]
 8008b56:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008b5a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008b5e:	f507 772c 	add.w	r7, r7, #688	@ 0x2b0
 8008b62:	60cf      	str	r7, [r1, #12]
 8008b64:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008b68:	1c58      	adds	r0, r3, #1
 8008b6a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008b6e:	9e01      	ldr	r6, [sp, #4]
 8008b70:	f506 7642 	add.w	r6, r6, #776	@ 0x308
 8008b74:	600e      	str	r6, [r1, #0]
 8008b76:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008b7a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008b7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008b80:	f506 76e0 	add.w	r6, r6, #448	@ 0x1c0
 8008b84:	604e      	str	r6, [r1, #4]
 8008b86:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008b8a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008b8e:	608a      	str	r2, [r1, #8]
 8008b90:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008b94:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008b98:	60cf      	str	r7, [r1, #12]
 8008b9a:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008b9e:	1c98      	adds	r0, r3, #2
 8008ba0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008ba4:	9e02      	ldr	r6, [sp, #8]
 8008ba6:	f506 7642 	add.w	r6, r6, #776	@ 0x308
 8008baa:	600e      	str	r6, [r1, #0]
 8008bac:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008bb0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008bb4:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8008bb6:	f506 76e0 	add.w	r6, r6, #448	@ 0x1c0
 8008bba:	604e      	str	r6, [r1, #4]
 8008bbc:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008bc0:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008bc4:	608f      	str	r7, [r1, #8]
 8008bc6:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008bca:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008bce:	60ca      	str	r2, [r1, #12]
 8008bd0:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008bd4:	1cd8      	adds	r0, r3, #3
 8008bd6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008bda:	9e03      	ldr	r6, [sp, #12]
 8008bdc:	f506 7642 	add.w	r6, r6, #776	@ 0x308
 8008be0:	600e      	str	r6, [r1, #0]
 8008be2:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008be6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008bea:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8008bec:	f506 76e0 	add.w	r6, r6, #448	@ 0x1c0
 8008bf0:	604e      	str	r6, [r1, #4]
 8008bf2:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008bf6:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008bfa:	608a      	str	r2, [r1, #8]
 8008bfc:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008c00:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008c04:	60cf      	str	r7, [r1, #12]
 8008c06:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008c0a:	1d18      	adds	r0, r3, #4
 8008c0c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008c10:	9e04      	ldr	r6, [sp, #16]
 8008c12:	f506 7642 	add.w	r6, r6, #776	@ 0x308
 8008c16:	600e      	str	r6, [r1, #0]
 8008c18:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008c1c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008c20:	9e07      	ldr	r6, [sp, #28]
 8008c22:	f506 76e0 	add.w	r6, r6, #448	@ 0x1c0
 8008c26:	604e      	str	r6, [r1, #4]
 8008c28:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008c2c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008c30:	608f      	str	r7, [r1, #8]
 8008c32:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008c36:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008c3a:	60ca      	str	r2, [r1, #12]
 8008c3c:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008c40:	1d58      	adds	r0, r3, #5
 8008c42:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008c46:	9e05      	ldr	r6, [sp, #20]
 8008c48:	f506 7642 	add.w	r6, r6, #776	@ 0x308
 8008c4c:	600e      	str	r6, [r1, #0]
 8008c4e:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008c52:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008c56:	9e08      	ldr	r6, [sp, #32]
 8008c58:	f506 76e0 	add.w	r6, r6, #448	@ 0x1c0
 8008c5c:	604e      	str	r6, [r1, #4]
 8008c5e:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008c62:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008c66:	608a      	str	r2, [r1, #8]
 8008c68:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008c6c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8008c70:	60cf      	str	r7, [r1, #12]
 8008c72:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008c76:	3306      	adds	r3, #6
 8008c78:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008c7c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008c7e:	f500 7042 	add.w	r0, r0, #776	@ 0x308
 8008c82:	6008      	str	r0, [r1, #0]
 8008c84:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008c88:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008c8c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008c8e:	f500 70e0 	add.w	r0, r0, #448	@ 0x1c0
 8008c92:	6048      	str	r0, [r1, #4]
 8008c94:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008c98:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8008c9c:	608f      	str	r7, [r1, #8]
 8008c9e:	f8d4 1164 	ldr.w	r1, [r4, #356]	@ 0x164
 8008ca2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8008ca6:	60da      	str	r2, [r3, #12]
 8008ca8:	2300      	movs	r3, #0
 8008caa:	4659      	mov	r1, fp
 8008cac:	e00e      	b.n	8008ccc <_lf_initialize_trigger_objects+0x22d4>
 8008cae:	aa32      	add	r2, sp, #200	@ 0xc8
 8008cb0:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008cb4:	2107      	movs	r1, #7
 8008cb6:	f842 1c20 	str.w	r1, [r2, #-32]
 8008cba:	3301      	adds	r3, #1
 8008cbc:	e72f      	b.n	8008b1e <_lf_initialize_trigger_objects+0x2126>
 8008cbe:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8008cc2:	202c      	movs	r0, #44	@ 0x2c
 8008cc4:	fb00 2203 	mla	r2, r0, r3, r2
 8008cc8:	6251      	str	r1, [r2, #36]	@ 0x24
 8008cca:	3301      	adds	r3, #1
 8008ccc:	2b06      	cmp	r3, #6
 8008cce:	ddf6      	ble.n	8008cbe <_lf_initialize_trigger_objects+0x22c6>
 8008cd0:	468b      	mov	fp, r1
 8008cd2:	2600      	movs	r6, #0
 8008cd4:	9622      	str	r6, [sp, #136]	@ 0x88
 8008cd6:	9623      	str	r6, [sp, #140]	@ 0x8c
 8008cd8:	4ab1      	ldr	r2, [pc, #708]	@ (8008fa0 <_lf_initialize_trigger_objects+0x25a8>)
 8008cda:	ab24      	add	r3, sp, #144	@ 0x90
 8008cdc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008ce0:	e883 0003 	stmia.w	r3, {r0, r1}
 8008ce4:	9626      	str	r6, [sp, #152]	@ 0x98
 8008ce6:	2201      	movs	r2, #1
 8008ce8:	9227      	str	r2, [sp, #156]	@ 0x9c
 8008cea:	2202      	movs	r2, #2
 8008cec:	922a      	str	r2, [sp, #168]	@ 0xa8
 8008cee:	aa22      	add	r2, sp, #136	@ 0x88
 8008cf0:	922b      	str	r2, [sp, #172]	@ 0xac
 8008cf2:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008cf4:	ab26      	add	r3, sp, #152	@ 0x98
 8008cf6:	932d      	str	r3, [sp, #180]	@ 0xb4
 8008cf8:	e01a      	b.n	8008d30 <_lf_initialize_trigger_objects+0x2338>
 8008cfa:	2101      	movs	r1, #1
 8008cfc:	a82a      	add	r0, sp, #168	@ 0xa8
 8008cfe:	f001 fc66 	bl	800a5ce <mixed_radix_parent>
 8008d02:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	aa32      	add	r2, sp, #200	@ 0xc8
 8008d08:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8008d0c:	f850 1c0c 	ldr.w	r1, [r0, #-12]
 8008d10:	f8d1 214c 	ldr.w	r2, [r1, #332]	@ 0x14c
 8008d14:	202c      	movs	r0, #44	@ 0x2c
 8008d16:	fb00 f303 	mul.w	r3, r0, r3
 8008d1a:	441a      	add	r2, r3
 8008d1c:	2001      	movs	r0, #1
 8008d1e:	6210      	str	r0, [r2, #32]
 8008d20:	f8d1 214c 	ldr.w	r2, [r1, #332]	@ 0x14c
 8008d24:	441a      	add	r2, r3
 8008d26:	6251      	str	r1, [r2, #36]	@ 0x24
 8008d28:	a82a      	add	r0, sp, #168	@ 0xa8
 8008d2a:	f001 fc2b 	bl	800a584 <mixed_radix_incr>
 8008d2e:	3601      	adds	r6, #1
 8008d30:	2e06      	cmp	r6, #6
 8008d32:	dde2      	ble.n	8008cfa <_lf_initialize_trigger_objects+0x2302>
 8008d34:	2600      	movs	r6, #0
 8008d36:	9617      	str	r6, [sp, #92]	@ 0x5c
 8008d38:	9622      	str	r6, [sp, #136]	@ 0x88
 8008d3a:	9623      	str	r6, [sp, #140]	@ 0x8c
 8008d3c:	4a98      	ldr	r2, [pc, #608]	@ (8008fa0 <_lf_initialize_trigger_objects+0x25a8>)
 8008d3e:	ab24      	add	r3, sp, #144	@ 0x90
 8008d40:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008d44:	e883 0003 	stmia.w	r3, {r0, r1}
 8008d48:	9626      	str	r6, [sp, #152]	@ 0x98
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	9227      	str	r2, [sp, #156]	@ 0x9c
 8008d4e:	2202      	movs	r2, #2
 8008d50:	922a      	str	r2, [sp, #168]	@ 0xa8
 8008d52:	aa22      	add	r2, sp, #136	@ 0x88
 8008d54:	922b      	str	r2, [sp, #172]	@ 0xac
 8008d56:	932c      	str	r3, [sp, #176]	@ 0xb0
 8008d58:	ab26      	add	r3, sp, #152	@ 0x98
 8008d5a:	932d      	str	r3, [sp, #180]	@ 0xb4
 8008d5c:	46b0      	mov	r8, r6
 8008d5e:	e01f      	b.n	8008da0 <_lf_initialize_trigger_objects+0x23a8>
 8008d60:	2101      	movs	r1, #1
 8008d62:	a82a      	add	r0, sp, #168	@ 0xa8
 8008d64:	f001 fc33 	bl	800a5ce <mixed_radix_parent>
 8008d68:	ab32      	add	r3, sp, #200	@ 0xc8
 8008d6a:	eb03 0480 	add.w	r4, r3, r0, lsl #2
 8008d6e:	f854 6c0c 	ldr.w	r6, [r4, #-12]
 8008d72:	f8d6 3518 	ldr.w	r3, [r6, #1304]	@ 0x518
 8008d76:	f854 7c6c 	ldr.w	r7, [r4, #-108]
 8008d7a:	2001      	movs	r0, #1
 8008d7c:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8008d80:	4632      	mov	r2, r6
 8008d82:	2104      	movs	r1, #4
 8008d84:	f001 fc3e 	bl	800a604 <lf_allocate>
 8008d88:	f8d6 351c 	ldr.w	r3, [r6, #1308]	@ 0x51c
 8008d8c:	1c7a      	adds	r2, r7, #1
 8008d8e:	f844 2c6c 	str.w	r2, [r4, #-108]
 8008d92:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8008d96:	a82a      	add	r0, sp, #168	@ 0xa8
 8008d98:	f001 fbf4 	bl	800a584 <mixed_radix_incr>
 8008d9c:	f108 0801 	add.w	r8, r8, #1
 8008da0:	f1b8 0f06 	cmp.w	r8, #6
 8008da4:	dddc      	ble.n	8008d60 <_lf_initialize_trigger_objects+0x2368>
 8008da6:	2300      	movs	r3, #0
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	dd27      	ble.n	8008dfc <_lf_initialize_trigger_objects+0x2404>
 8008dac:	2600      	movs	r6, #0
 8008dae:	9618      	str	r6, [sp, #96]	@ 0x60
 8008db0:	9619      	str	r6, [sp, #100]	@ 0x64
 8008db2:	961a      	str	r6, [sp, #104]	@ 0x68
 8008db4:	961b      	str	r6, [sp, #108]	@ 0x6c
 8008db6:	4b7a      	ldr	r3, [pc, #488]	@ (8008fa0 <_lf_initialize_trigger_objects+0x25a8>)
 8008db8:	aa1c      	add	r2, sp, #112	@ 0x70
 8008dba:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008dbe:	e882 0003 	stmia.w	r2, {r0, r1}
 8008dc2:	961e      	str	r6, [sp, #120]	@ 0x78
 8008dc4:	f04f 0c01 	mov.w	ip, #1
 8008dc8:	f8cd c07c 	str.w	ip, [sp, #124]	@ 0x7c
 8008dcc:	2702      	movs	r7, #2
 8008dce:	9726      	str	r7, [sp, #152]	@ 0x98
 8008dd0:	a91a      	add	r1, sp, #104	@ 0x68
 8008dd2:	9127      	str	r1, [sp, #156]	@ 0x9c
 8008dd4:	9228      	str	r2, [sp, #160]	@ 0xa0
 8008dd6:	aa1e      	add	r2, sp, #120	@ 0x78
 8008dd8:	9229      	str	r2, [sp, #164]	@ 0xa4
 8008dda:	9620      	str	r6, [sp, #128]	@ 0x80
 8008ddc:	9621      	str	r6, [sp, #132]	@ 0x84
 8008dde:	aa22      	add	r2, sp, #136	@ 0x88
 8008de0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8008de4:	e882 0003 	stmia.w	r2, {r0, r1}
 8008de8:	9624      	str	r6, [sp, #144]	@ 0x90
 8008dea:	f8cd c094 	str.w	ip, [sp, #148]	@ 0x94
 8008dee:	972a      	str	r7, [sp, #168]	@ 0xa8
 8008df0:	ab20      	add	r3, sp, #128	@ 0x80
 8008df2:	932b      	str	r3, [sp, #172]	@ 0xac
 8008df4:	922c      	str	r2, [sp, #176]	@ 0xb0
 8008df6:	ab24      	add	r3, sp, #144	@ 0x90
 8008df8:	932d      	str	r3, [sp, #180]	@ 0xb4
 8008dfa:	e017      	b.n	8008e2c <_lf_initialize_trigger_objects+0x2434>
 8008dfc:	aa32      	add	r2, sp, #200	@ 0xc8
 8008dfe:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008e02:	2100      	movs	r1, #0
 8008e04:	f842 1c6c 	str.w	r1, [r2, #-108]
 8008e08:	3301      	adds	r3, #1
 8008e0a:	e7cd      	b.n	8008da8 <_lf_initialize_trigger_objects+0x23b0>
 8008e0c:	aa32      	add	r2, sp, #200	@ 0xc8
 8008e0e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008e12:	f852 1c68 	ldr.w	r1, [r2, #-104]
 8008e16:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8008e18:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8008e1c:	3301      	adds	r3, #1
 8008e1e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008e20:	429a      	cmp	r2, r3
 8008e22:	dcf3      	bgt.n	8008e0c <_lf_initialize_trigger_objects+0x2414>
 8008e24:	a82a      	add	r0, sp, #168	@ 0xa8
 8008e26:	f001 fbad 	bl	800a584 <mixed_radix_incr>
 8008e2a:	3601      	adds	r6, #1
 8008e2c:	2e06      	cmp	r6, #6
 8008e2e:	dc28      	bgt.n	8008e82 <_lf_initialize_trigger_objects+0x248a>
 8008e30:	2101      	movs	r1, #1
 8008e32:	a82a      	add	r0, sp, #168	@ 0xa8
 8008e34:	f001 fbcb 	bl	800a5ce <mixed_radix_parent>
 8008e38:	4604      	mov	r4, r0
 8008e3a:	2101      	movs	r1, #1
 8008e3c:	a826      	add	r0, sp, #152	@ 0x98
 8008e3e:	f001 fbc6 	bl	800a5ce <mixed_radix_parent>
 8008e42:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8008e44:	681f      	ldr	r7, [r3, #0]
 8008e46:	ab32      	add	r3, sp, #200	@ 0xc8
 8008e48:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008e4c:	f854 3c08 	ldr.w	r3, [r4, #-8]
 8008e50:	aa32      	add	r2, sp, #200	@ 0xc8
 8008e52:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8008e56:	f850 2c0c 	ldr.w	r2, [r0, #-12]
 8008e5a:	f8d2 151c 	ldr.w	r1, [r2, #1308]	@ 0x51c
 8008e5e:	f850 2c6c 	ldr.w	r2, [r0, #-108]
 8008e62:	443a      	add	r2, r7
 8008e64:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8008e68:	f503 73b8 	add.w	r3, r3, #368	@ 0x170
 8008e6c:	6013      	str	r3, [r2, #0]
 8008e6e:	a826      	add	r0, sp, #152	@ 0x98
 8008e70:	f001 fb88 	bl	800a584 <mixed_radix_incr>
 8008e74:	a826      	add	r0, sp, #152	@ 0x98
 8008e76:	f001 fbc0 	bl	800a5fa <mixed_radix_to_int>
 8008e7a:	2806      	cmp	r0, #6
 8008e7c:	ddd2      	ble.n	8008e24 <_lf_initialize_trigger_objects+0x242c>
 8008e7e:	2300      	movs	r3, #0
 8008e80:	e7cd      	b.n	8008e1e <_lf_initialize_trigger_objects+0x2426>
 8008e82:	2701      	movs	r7, #1
 8008e84:	9c00      	ldr	r4, [sp, #0]
 8008e86:	4622      	mov	r2, r4
 8008e88:	f8c4 7118 	str.w	r7, [r4, #280]	@ 0x118
 8008e8c:	f8c4 411c 	str.w	r4, [r4, #284]	@ 0x11c
 8008e90:	2600      	movs	r6, #0
 8008e92:	962a      	str	r6, [sp, #168]	@ 0xa8
 8008e94:	f8d4 3280 	ldr.w	r3, [r4, #640]	@ 0x280
 8008e98:	601f      	str	r7, [r3, #0]
 8008e9a:	2104      	movs	r1, #4
 8008e9c:	4638      	mov	r0, r7
 8008e9e:	f001 fbb1 	bl	800a604 <lf_allocate>
 8008ea2:	f8d4 3284 	ldr.w	r3, [r4, #644]	@ 0x284
 8008ea6:	972a      	str	r7, [sp, #168]	@ 0xa8
 8008ea8:	6018      	str	r0, [r3, #0]
 8008eaa:	2e00      	cmp	r6, #0
 8008eac:	dd1f      	ble.n	8008eee <_lf_initialize_trigger_objects+0x24f6>
 8008eae:	f8dd a0bc 	ldr.w	sl, [sp, #188]	@ 0xbc
 8008eb2:	9b00      	ldr	r3, [sp, #0]
 8008eb4:	f8d3 3284 	ldr.w	r3, [r3, #644]	@ 0x284
 8008eb8:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8008eba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ebe:	f50a 72b0 	add.w	r2, sl, #352	@ 0x160
 8008ec2:	601a      	str	r2, [r3, #0]
 8008ec4:	2701      	movs	r7, #1
 8008ec6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008ec8:	4622      	mov	r2, r4
 8008eca:	f8c4 70f4 	str.w	r7, [r4, #244]	@ 0xf4
 8008ece:	f8c4 40f8 	str.w	r4, [r4, #248]	@ 0xf8
 8008ed2:	2600      	movs	r6, #0
 8008ed4:	962a      	str	r6, [sp, #168]	@ 0xa8
 8008ed6:	f8d4 3130 	ldr.w	r3, [r4, #304]	@ 0x130
 8008eda:	601f      	str	r7, [r3, #0]
 8008edc:	2104      	movs	r1, #4
 8008ede:	4638      	mov	r0, r7
 8008ee0:	f001 fb90 	bl	800a604 <lf_allocate>
 8008ee4:	f8d4 3134 	ldr.w	r3, [r4, #308]	@ 0x134
 8008ee8:	972a      	str	r7, [sp, #168]	@ 0xa8
 8008eea:	6018      	str	r0, [r3, #0]
 8008eec:	e00e      	b.n	8008f0c <_lf_initialize_trigger_objects+0x2514>
 8008eee:	ab32      	add	r3, sp, #200	@ 0xc8
 8008ef0:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	f843 2c20 	str.w	r2, [r3, #-32]
 8008efa:	3601      	adds	r6, #1
 8008efc:	e7d5      	b.n	8008eaa <_lf_initialize_trigger_objects+0x24b2>
 8008efe:	ab32      	add	r3, sp, #200	@ 0xc8
 8008f00:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8008f04:	2200      	movs	r2, #0
 8008f06:	f843 2c20 	str.w	r2, [r3, #-32]
 8008f0a:	3601      	adds	r6, #1
 8008f0c:	2e00      	cmp	r6, #0
 8008f0e:	ddf6      	ble.n	8008efe <_lf_initialize_trigger_objects+0x2506>
 8008f10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f12:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8008f16:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8008f18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f1c:	9a00      	ldr	r2, [sp, #0]
 8008f1e:	f502 7298 	add.w	r2, r2, #304	@ 0x130
 8008f22:	601a      	str	r2, [r3, #0]
 8008f24:	2701      	movs	r7, #1
 8008f26:	9c0f      	ldr	r4, [sp, #60]	@ 0x3c
 8008f28:	4622      	mov	r2, r4
 8008f2a:	f8c4 70fc 	str.w	r7, [r4, #252]	@ 0xfc
 8008f2e:	f8c4 4100 	str.w	r4, [r4, #256]	@ 0x100
 8008f32:	2600      	movs	r6, #0
 8008f34:	962a      	str	r6, [sp, #168]	@ 0xa8
 8008f36:	f8d4 3138 	ldr.w	r3, [r4, #312]	@ 0x138
 8008f3a:	601f      	str	r7, [r3, #0]
 8008f3c:	2104      	movs	r1, #4
 8008f3e:	4638      	mov	r0, r7
 8008f40:	f001 fb60 	bl	800a604 <lf_allocate>
 8008f44:	f8d4 313c 	ldr.w	r3, [r4, #316]	@ 0x13c
 8008f48:	972a      	str	r7, [sp, #168]	@ 0xa8
 8008f4a:	6018      	str	r0, [r3, #0]
 8008f4c:	2e00      	cmp	r6, #0
 8008f4e:	dd1e      	ble.n	8008f8e <_lf_initialize_trigger_objects+0x2596>
 8008f50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008f52:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8008f56:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8008f58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f5c:	9a00      	ldr	r2, [sp, #0]
 8008f5e:	f502 72cc 	add.w	r2, r2, #408	@ 0x198
 8008f62:	601a      	str	r2, [r3, #0]
 8008f64:	2701      	movs	r7, #1
 8008f66:	9c01      	ldr	r4, [sp, #4]
 8008f68:	4622      	mov	r2, r4
 8008f6a:	f8c4 7118 	str.w	r7, [r4, #280]	@ 0x118
 8008f6e:	f8c4 411c 	str.w	r4, [r4, #284]	@ 0x11c
 8008f72:	2600      	movs	r6, #0
 8008f74:	962a      	str	r6, [sp, #168]	@ 0xa8
 8008f76:	f8d4 3280 	ldr.w	r3, [r4, #640]	@ 0x280
 8008f7a:	601f      	str	r7, [r3, #0]
 8008f7c:	2104      	movs	r1, #4
 8008f7e:	4638      	mov	r0, r7
 8008f80:	f001 fb40 	bl	800a604 <lf_allocate>
 8008f84:	f8d4 3284 	ldr.w	r3, [r4, #644]	@ 0x284
 8008f88:	972a      	str	r7, [sp, #168]	@ 0xa8
 8008f8a:	6018      	str	r0, [r3, #0]
 8008f8c:	e011      	b.n	8008fb2 <_lf_initialize_trigger_objects+0x25ba>
 8008f8e:	ab32      	add	r3, sp, #200	@ 0xc8
 8008f90:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8008f94:	2200      	movs	r2, #0
 8008f96:	f843 2c20 	str.w	r2, [r3, #-32]
 8008f9a:	3601      	adds	r6, #1
 8008f9c:	e7d6      	b.n	8008f4c <_lf_initialize_trigger_objects+0x2554>
 8008f9e:	bf00      	nop
 8008fa0:	0800e020 	stmdaeq	r0, {r5, sp, lr, pc}
 8008fa4:	ab32      	add	r3, sp, #200	@ 0xc8
 8008fa6:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8008faa:	2200      	movs	r2, #0
 8008fac:	f843 2c20 	str.w	r2, [r3, #-32]
 8008fb0:	3601      	adds	r6, #1
 8008fb2:	2e00      	cmp	r6, #0
 8008fb4:	ddf6      	ble.n	8008fa4 <_lf_initialize_trigger_objects+0x25ac>
 8008fb6:	9b01      	ldr	r3, [sp, #4]
 8008fb8:	f8d3 3284 	ldr.w	r3, [r3, #644]	@ 0x284
 8008fbc:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8008fbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fc2:	f50a 72e4 	add.w	r2, sl, #456	@ 0x1c8
 8008fc6:	601a      	str	r2, [r3, #0]
 8008fc8:	2701      	movs	r7, #1
 8008fca:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8008fcc:	4622      	mov	r2, r4
 8008fce:	f8c4 70f4 	str.w	r7, [r4, #244]	@ 0xf4
 8008fd2:	f8c4 40f8 	str.w	r4, [r4, #248]	@ 0xf8
 8008fd6:	2600      	movs	r6, #0
 8008fd8:	962a      	str	r6, [sp, #168]	@ 0xa8
 8008fda:	f8d4 3130 	ldr.w	r3, [r4, #304]	@ 0x130
 8008fde:	601f      	str	r7, [r3, #0]
 8008fe0:	2104      	movs	r1, #4
 8008fe2:	4638      	mov	r0, r7
 8008fe4:	f001 fb0e 	bl	800a604 <lf_allocate>
 8008fe8:	f8d4 3134 	ldr.w	r3, [r4, #308]	@ 0x134
 8008fec:	972a      	str	r7, [sp, #168]	@ 0xa8
 8008fee:	6018      	str	r0, [r3, #0]
 8008ff0:	2e00      	cmp	r6, #0
 8008ff2:	dd1e      	ble.n	8009032 <_lf_initialize_trigger_objects+0x263a>
 8008ff4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ff6:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8008ffa:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8008ffc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009000:	9a01      	ldr	r2, [sp, #4]
 8009002:	f502 7298 	add.w	r2, r2, #304	@ 0x130
 8009006:	601a      	str	r2, [r3, #0]
 8009008:	2701      	movs	r7, #1
 800900a:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800900c:	4622      	mov	r2, r4
 800900e:	f8c4 70fc 	str.w	r7, [r4, #252]	@ 0xfc
 8009012:	f8c4 4100 	str.w	r4, [r4, #256]	@ 0x100
 8009016:	2600      	movs	r6, #0
 8009018:	962a      	str	r6, [sp, #168]	@ 0xa8
 800901a:	f8d4 3138 	ldr.w	r3, [r4, #312]	@ 0x138
 800901e:	601f      	str	r7, [r3, #0]
 8009020:	2104      	movs	r1, #4
 8009022:	4638      	mov	r0, r7
 8009024:	f001 faee 	bl	800a604 <lf_allocate>
 8009028:	f8d4 313c 	ldr.w	r3, [r4, #316]	@ 0x13c
 800902c:	972a      	str	r7, [sp, #168]	@ 0xa8
 800902e:	6018      	str	r0, [r3, #0]
 8009030:	e00e      	b.n	8009050 <_lf_initialize_trigger_objects+0x2658>
 8009032:	ab32      	add	r3, sp, #200	@ 0xc8
 8009034:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8009038:	2200      	movs	r2, #0
 800903a:	f843 2c20 	str.w	r2, [r3, #-32]
 800903e:	3601      	adds	r6, #1
 8009040:	e7d6      	b.n	8008ff0 <_lf_initialize_trigger_objects+0x25f8>
 8009042:	ab32      	add	r3, sp, #200	@ 0xc8
 8009044:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8009048:	2200      	movs	r2, #0
 800904a:	f843 2c20 	str.w	r2, [r3, #-32]
 800904e:	3601      	adds	r6, #1
 8009050:	2e00      	cmp	r6, #0
 8009052:	ddf6      	ble.n	8009042 <_lf_initialize_trigger_objects+0x264a>
 8009054:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009056:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 800905a:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 800905c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009060:	9a01      	ldr	r2, [sp, #4]
 8009062:	f502 72cc 	add.w	r2, r2, #408	@ 0x198
 8009066:	601a      	str	r2, [r3, #0]
 8009068:	2701      	movs	r7, #1
 800906a:	9c02      	ldr	r4, [sp, #8]
 800906c:	4622      	mov	r2, r4
 800906e:	f8c4 7118 	str.w	r7, [r4, #280]	@ 0x118
 8009072:	f8c4 411c 	str.w	r4, [r4, #284]	@ 0x11c
 8009076:	2600      	movs	r6, #0
 8009078:	962a      	str	r6, [sp, #168]	@ 0xa8
 800907a:	f8d4 3280 	ldr.w	r3, [r4, #640]	@ 0x280
 800907e:	601f      	str	r7, [r3, #0]
 8009080:	2104      	movs	r1, #4
 8009082:	4638      	mov	r0, r7
 8009084:	f001 fabe 	bl	800a604 <lf_allocate>
 8009088:	f8d4 3284 	ldr.w	r3, [r4, #644]	@ 0x284
 800908c:	972a      	str	r7, [sp, #168]	@ 0xa8
 800908e:	6018      	str	r0, [r3, #0]
 8009090:	2e00      	cmp	r6, #0
 8009092:	dd1d      	ble.n	80090d0 <_lf_initialize_trigger_objects+0x26d8>
 8009094:	9b02      	ldr	r3, [sp, #8]
 8009096:	f8d3 3284 	ldr.w	r3, [r3, #644]	@ 0x284
 800909a:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 800909c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090a0:	f50a 720c 	add.w	r2, sl, #560	@ 0x230
 80090a4:	601a      	str	r2, [r3, #0]
 80090a6:	2701      	movs	r7, #1
 80090a8:	9c0d      	ldr	r4, [sp, #52]	@ 0x34
 80090aa:	4622      	mov	r2, r4
 80090ac:	f8c4 70f4 	str.w	r7, [r4, #244]	@ 0xf4
 80090b0:	f8c4 40f8 	str.w	r4, [r4, #248]	@ 0xf8
 80090b4:	2600      	movs	r6, #0
 80090b6:	962a      	str	r6, [sp, #168]	@ 0xa8
 80090b8:	f8d4 3130 	ldr.w	r3, [r4, #304]	@ 0x130
 80090bc:	601f      	str	r7, [r3, #0]
 80090be:	2104      	movs	r1, #4
 80090c0:	4638      	mov	r0, r7
 80090c2:	f001 fa9f 	bl	800a604 <lf_allocate>
 80090c6:	f8d4 3134 	ldr.w	r3, [r4, #308]	@ 0x134
 80090ca:	972a      	str	r7, [sp, #168]	@ 0xa8
 80090cc:	6018      	str	r0, [r3, #0]
 80090ce:	e00e      	b.n	80090ee <_lf_initialize_trigger_objects+0x26f6>
 80090d0:	ab32      	add	r3, sp, #200	@ 0xc8
 80090d2:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80090d6:	2200      	movs	r2, #0
 80090d8:	f843 2c20 	str.w	r2, [r3, #-32]
 80090dc:	3601      	adds	r6, #1
 80090de:	e7d7      	b.n	8009090 <_lf_initialize_trigger_objects+0x2698>
 80090e0:	ab32      	add	r3, sp, #200	@ 0xc8
 80090e2:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80090e6:	2200      	movs	r2, #0
 80090e8:	f843 2c20 	str.w	r2, [r3, #-32]
 80090ec:	3601      	adds	r6, #1
 80090ee:	2e00      	cmp	r6, #0
 80090f0:	ddf6      	ble.n	80090e0 <_lf_initialize_trigger_objects+0x26e8>
 80090f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80090f4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80090f8:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 80090fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80090fe:	9a02      	ldr	r2, [sp, #8]
 8009100:	f502 7298 	add.w	r2, r2, #304	@ 0x130
 8009104:	601a      	str	r2, [r3, #0]
 8009106:	2701      	movs	r7, #1
 8009108:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800910a:	4622      	mov	r2, r4
 800910c:	f8c4 70fc 	str.w	r7, [r4, #252]	@ 0xfc
 8009110:	f8c4 4100 	str.w	r4, [r4, #256]	@ 0x100
 8009114:	2600      	movs	r6, #0
 8009116:	962a      	str	r6, [sp, #168]	@ 0xa8
 8009118:	f8d4 3138 	ldr.w	r3, [r4, #312]	@ 0x138
 800911c:	601f      	str	r7, [r3, #0]
 800911e:	2104      	movs	r1, #4
 8009120:	4638      	mov	r0, r7
 8009122:	f001 fa6f 	bl	800a604 <lf_allocate>
 8009126:	f8d4 313c 	ldr.w	r3, [r4, #316]	@ 0x13c
 800912a:	972a      	str	r7, [sp, #168]	@ 0xa8
 800912c:	6018      	str	r0, [r3, #0]
 800912e:	2e00      	cmp	r6, #0
 8009130:	dd1e      	ble.n	8009170 <_lf_initialize_trigger_objects+0x2778>
 8009132:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009134:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8009138:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 800913a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800913e:	9a02      	ldr	r2, [sp, #8]
 8009140:	f502 72cc 	add.w	r2, r2, #408	@ 0x198
 8009144:	601a      	str	r2, [r3, #0]
 8009146:	2701      	movs	r7, #1
 8009148:	9c03      	ldr	r4, [sp, #12]
 800914a:	4622      	mov	r2, r4
 800914c:	f8c4 7118 	str.w	r7, [r4, #280]	@ 0x118
 8009150:	f8c4 411c 	str.w	r4, [r4, #284]	@ 0x11c
 8009154:	2600      	movs	r6, #0
 8009156:	962a      	str	r6, [sp, #168]	@ 0xa8
 8009158:	f8d4 3280 	ldr.w	r3, [r4, #640]	@ 0x280
 800915c:	601f      	str	r7, [r3, #0]
 800915e:	2104      	movs	r1, #4
 8009160:	4638      	mov	r0, r7
 8009162:	f001 fa4f 	bl	800a604 <lf_allocate>
 8009166:	f8d4 3284 	ldr.w	r3, [r4, #644]	@ 0x284
 800916a:	972a      	str	r7, [sp, #168]	@ 0xa8
 800916c:	6018      	str	r0, [r3, #0]
 800916e:	e00e      	b.n	800918e <_lf_initialize_trigger_objects+0x2796>
 8009170:	ab32      	add	r3, sp, #200	@ 0xc8
 8009172:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8009176:	2200      	movs	r2, #0
 8009178:	f843 2c20 	str.w	r2, [r3, #-32]
 800917c:	3601      	adds	r6, #1
 800917e:	e7d6      	b.n	800912e <_lf_initialize_trigger_objects+0x2736>
 8009180:	ab32      	add	r3, sp, #200	@ 0xc8
 8009182:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8009186:	2200      	movs	r2, #0
 8009188:	f843 2c20 	str.w	r2, [r3, #-32]
 800918c:	3601      	adds	r6, #1
 800918e:	2e00      	cmp	r6, #0
 8009190:	ddf6      	ble.n	8009180 <_lf_initialize_trigger_objects+0x2788>
 8009192:	9b03      	ldr	r3, [sp, #12]
 8009194:	f8d3 3284 	ldr.w	r3, [r3, #644]	@ 0x284
 8009198:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 800919a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800919e:	f50a 7226 	add.w	r2, sl, #664	@ 0x298
 80091a2:	601a      	str	r2, [r3, #0]
 80091a4:	2701      	movs	r7, #1
 80091a6:	9c0e      	ldr	r4, [sp, #56]	@ 0x38
 80091a8:	4622      	mov	r2, r4
 80091aa:	f8c4 70f4 	str.w	r7, [r4, #244]	@ 0xf4
 80091ae:	f8c4 40f8 	str.w	r4, [r4, #248]	@ 0xf8
 80091b2:	2600      	movs	r6, #0
 80091b4:	962a      	str	r6, [sp, #168]	@ 0xa8
 80091b6:	f8d4 3130 	ldr.w	r3, [r4, #304]	@ 0x130
 80091ba:	601f      	str	r7, [r3, #0]
 80091bc:	2104      	movs	r1, #4
 80091be:	4638      	mov	r0, r7
 80091c0:	f001 fa20 	bl	800a604 <lf_allocate>
 80091c4:	f8d4 3134 	ldr.w	r3, [r4, #308]	@ 0x134
 80091c8:	972a      	str	r7, [sp, #168]	@ 0xa8
 80091ca:	6018      	str	r0, [r3, #0]
 80091cc:	2e00      	cmp	r6, #0
 80091ce:	dd1e      	ble.n	800920e <_lf_initialize_trigger_objects+0x2816>
 80091d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80091d2:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80091d6:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 80091d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091dc:	9a03      	ldr	r2, [sp, #12]
 80091de:	f502 7298 	add.w	r2, r2, #304	@ 0x130
 80091e2:	601a      	str	r2, [r3, #0]
 80091e4:	2701      	movs	r7, #1
 80091e6:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 80091e8:	4622      	mov	r2, r4
 80091ea:	f8c4 70fc 	str.w	r7, [r4, #252]	@ 0xfc
 80091ee:	f8c4 4100 	str.w	r4, [r4, #256]	@ 0x100
 80091f2:	2600      	movs	r6, #0
 80091f4:	962a      	str	r6, [sp, #168]	@ 0xa8
 80091f6:	f8d4 3138 	ldr.w	r3, [r4, #312]	@ 0x138
 80091fa:	601f      	str	r7, [r3, #0]
 80091fc:	2104      	movs	r1, #4
 80091fe:	4638      	mov	r0, r7
 8009200:	f001 fa00 	bl	800a604 <lf_allocate>
 8009204:	f8d4 313c 	ldr.w	r3, [r4, #316]	@ 0x13c
 8009208:	972a      	str	r7, [sp, #168]	@ 0xa8
 800920a:	6018      	str	r0, [r3, #0]
 800920c:	e00e      	b.n	800922c <_lf_initialize_trigger_objects+0x2834>
 800920e:	ab32      	add	r3, sp, #200	@ 0xc8
 8009210:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8009214:	2200      	movs	r2, #0
 8009216:	f843 2c20 	str.w	r2, [r3, #-32]
 800921a:	3601      	adds	r6, #1
 800921c:	e7d6      	b.n	80091cc <_lf_initialize_trigger_objects+0x27d4>
 800921e:	ab32      	add	r3, sp, #200	@ 0xc8
 8009220:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8009224:	2200      	movs	r2, #0
 8009226:	f843 2c20 	str.w	r2, [r3, #-32]
 800922a:	3601      	adds	r6, #1
 800922c:	2e00      	cmp	r6, #0
 800922e:	ddf6      	ble.n	800921e <_lf_initialize_trigger_objects+0x2826>
 8009230:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009232:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8009236:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8009238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800923c:	9a03      	ldr	r2, [sp, #12]
 800923e:	f502 72cc 	add.w	r2, r2, #408	@ 0x198
 8009242:	601a      	str	r2, [r3, #0]
 8009244:	2701      	movs	r7, #1
 8009246:	9c04      	ldr	r4, [sp, #16]
 8009248:	4622      	mov	r2, r4
 800924a:	f8c4 7118 	str.w	r7, [r4, #280]	@ 0x118
 800924e:	f8c4 411c 	str.w	r4, [r4, #284]	@ 0x11c
 8009252:	2600      	movs	r6, #0
 8009254:	962a      	str	r6, [sp, #168]	@ 0xa8
 8009256:	f8d4 3280 	ldr.w	r3, [r4, #640]	@ 0x280
 800925a:	601f      	str	r7, [r3, #0]
 800925c:	2104      	movs	r1, #4
 800925e:	4638      	mov	r0, r7
 8009260:	f001 f9d0 	bl	800a604 <lf_allocate>
 8009264:	f8d4 3284 	ldr.w	r3, [r4, #644]	@ 0x284
 8009268:	972a      	str	r7, [sp, #168]	@ 0xa8
 800926a:	6018      	str	r0, [r3, #0]
 800926c:	2e00      	cmp	r6, #0
 800926e:	dd1d      	ble.n	80092ac <_lf_initialize_trigger_objects+0x28b4>
 8009270:	9b04      	ldr	r3, [sp, #16]
 8009272:	f8d3 3284 	ldr.w	r3, [r3, #644]	@ 0x284
 8009276:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8009278:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800927c:	f50a 7240 	add.w	r2, sl, #768	@ 0x300
 8009280:	601a      	str	r2, [r3, #0]
 8009282:	2701      	movs	r7, #1
 8009284:	9c07      	ldr	r4, [sp, #28]
 8009286:	4622      	mov	r2, r4
 8009288:	f8c4 70f4 	str.w	r7, [r4, #244]	@ 0xf4
 800928c:	f8c4 40f8 	str.w	r4, [r4, #248]	@ 0xf8
 8009290:	2600      	movs	r6, #0
 8009292:	962a      	str	r6, [sp, #168]	@ 0xa8
 8009294:	f8d4 3130 	ldr.w	r3, [r4, #304]	@ 0x130
 8009298:	601f      	str	r7, [r3, #0]
 800929a:	2104      	movs	r1, #4
 800929c:	4638      	mov	r0, r7
 800929e:	f001 f9b1 	bl	800a604 <lf_allocate>
 80092a2:	f8d4 3134 	ldr.w	r3, [r4, #308]	@ 0x134
 80092a6:	972a      	str	r7, [sp, #168]	@ 0xa8
 80092a8:	6018      	str	r0, [r3, #0]
 80092aa:	e00e      	b.n	80092ca <_lf_initialize_trigger_objects+0x28d2>
 80092ac:	ab32      	add	r3, sp, #200	@ 0xc8
 80092ae:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80092b2:	2200      	movs	r2, #0
 80092b4:	f843 2c20 	str.w	r2, [r3, #-32]
 80092b8:	3601      	adds	r6, #1
 80092ba:	e7d7      	b.n	800926c <_lf_initialize_trigger_objects+0x2874>
 80092bc:	ab32      	add	r3, sp, #200	@ 0xc8
 80092be:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80092c2:	2200      	movs	r2, #0
 80092c4:	f843 2c20 	str.w	r2, [r3, #-32]
 80092c8:	3601      	adds	r6, #1
 80092ca:	2e00      	cmp	r6, #0
 80092cc:	ddf6      	ble.n	80092bc <_lf_initialize_trigger_objects+0x28c4>
 80092ce:	9b07      	ldr	r3, [sp, #28]
 80092d0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80092d4:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 80092d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092da:	9a04      	ldr	r2, [sp, #16]
 80092dc:	f502 7298 	add.w	r2, r2, #304	@ 0x130
 80092e0:	601a      	str	r2, [r3, #0]
 80092e2:	2701      	movs	r7, #1
 80092e4:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80092e6:	4622      	mov	r2, r4
 80092e8:	f8c4 70fc 	str.w	r7, [r4, #252]	@ 0xfc
 80092ec:	f8c4 4100 	str.w	r4, [r4, #256]	@ 0x100
 80092f0:	2600      	movs	r6, #0
 80092f2:	962a      	str	r6, [sp, #168]	@ 0xa8
 80092f4:	f8d4 3138 	ldr.w	r3, [r4, #312]	@ 0x138
 80092f8:	601f      	str	r7, [r3, #0]
 80092fa:	2104      	movs	r1, #4
 80092fc:	4638      	mov	r0, r7
 80092fe:	f001 f981 	bl	800a604 <lf_allocate>
 8009302:	f8d4 313c 	ldr.w	r3, [r4, #316]	@ 0x13c
 8009306:	972a      	str	r7, [sp, #168]	@ 0xa8
 8009308:	6018      	str	r0, [r3, #0]
 800930a:	2e00      	cmp	r6, #0
 800930c:	dd1e      	ble.n	800934c <_lf_initialize_trigger_objects+0x2954>
 800930e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009310:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8009314:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8009316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800931a:	9a04      	ldr	r2, [sp, #16]
 800931c:	f502 72cc 	add.w	r2, r2, #408	@ 0x198
 8009320:	601a      	str	r2, [r3, #0]
 8009322:	2701      	movs	r7, #1
 8009324:	9c05      	ldr	r4, [sp, #20]
 8009326:	4622      	mov	r2, r4
 8009328:	f8c4 7118 	str.w	r7, [r4, #280]	@ 0x118
 800932c:	f8c4 411c 	str.w	r4, [r4, #284]	@ 0x11c
 8009330:	2600      	movs	r6, #0
 8009332:	962a      	str	r6, [sp, #168]	@ 0xa8
 8009334:	f8d4 3280 	ldr.w	r3, [r4, #640]	@ 0x280
 8009338:	601f      	str	r7, [r3, #0]
 800933a:	2104      	movs	r1, #4
 800933c:	4638      	mov	r0, r7
 800933e:	f001 f961 	bl	800a604 <lf_allocate>
 8009342:	f8d4 3284 	ldr.w	r3, [r4, #644]	@ 0x284
 8009346:	972a      	str	r7, [sp, #168]	@ 0xa8
 8009348:	6018      	str	r0, [r3, #0]
 800934a:	e00e      	b.n	800936a <_lf_initialize_trigger_objects+0x2972>
 800934c:	ab32      	add	r3, sp, #200	@ 0xc8
 800934e:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8009352:	2200      	movs	r2, #0
 8009354:	f843 2c20 	str.w	r2, [r3, #-32]
 8009358:	3601      	adds	r6, #1
 800935a:	e7d6      	b.n	800930a <_lf_initialize_trigger_objects+0x2912>
 800935c:	ab32      	add	r3, sp, #200	@ 0xc8
 800935e:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8009362:	2200      	movs	r2, #0
 8009364:	f843 2c20 	str.w	r2, [r3, #-32]
 8009368:	3601      	adds	r6, #1
 800936a:	2e00      	cmp	r6, #0
 800936c:	ddf6      	ble.n	800935c <_lf_initialize_trigger_objects+0x2964>
 800936e:	9b05      	ldr	r3, [sp, #20]
 8009370:	f8d3 3284 	ldr.w	r3, [r3, #644]	@ 0x284
 8009374:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8009376:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800937a:	f50a 725a 	add.w	r2, sl, #872	@ 0x368
 800937e:	601a      	str	r2, [r3, #0]
 8009380:	2701      	movs	r7, #1
 8009382:	9c08      	ldr	r4, [sp, #32]
 8009384:	4622      	mov	r2, r4
 8009386:	f8c4 70f4 	str.w	r7, [r4, #244]	@ 0xf4
 800938a:	f8c4 40f8 	str.w	r4, [r4, #248]	@ 0xf8
 800938e:	2600      	movs	r6, #0
 8009390:	962a      	str	r6, [sp, #168]	@ 0xa8
 8009392:	f8d4 3130 	ldr.w	r3, [r4, #304]	@ 0x130
 8009396:	601f      	str	r7, [r3, #0]
 8009398:	2104      	movs	r1, #4
 800939a:	4638      	mov	r0, r7
 800939c:	f001 f932 	bl	800a604 <lf_allocate>
 80093a0:	f8d4 3134 	ldr.w	r3, [r4, #308]	@ 0x134
 80093a4:	972a      	str	r7, [sp, #168]	@ 0xa8
 80093a6:	6018      	str	r0, [r3, #0]
 80093a8:	2e00      	cmp	r6, #0
 80093aa:	dd1e      	ble.n	80093ea <_lf_initialize_trigger_objects+0x29f2>
 80093ac:	9b08      	ldr	r3, [sp, #32]
 80093ae:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80093b2:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 80093b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093b8:	9a05      	ldr	r2, [sp, #20]
 80093ba:	f502 7298 	add.w	r2, r2, #304	@ 0x130
 80093be:	601a      	str	r2, [r3, #0]
 80093c0:	2701      	movs	r7, #1
 80093c2:	9c14      	ldr	r4, [sp, #80]	@ 0x50
 80093c4:	4622      	mov	r2, r4
 80093c6:	f8c4 70fc 	str.w	r7, [r4, #252]	@ 0xfc
 80093ca:	f8c4 4100 	str.w	r4, [r4, #256]	@ 0x100
 80093ce:	2600      	movs	r6, #0
 80093d0:	962a      	str	r6, [sp, #168]	@ 0xa8
 80093d2:	f8d4 3138 	ldr.w	r3, [r4, #312]	@ 0x138
 80093d6:	601f      	str	r7, [r3, #0]
 80093d8:	2104      	movs	r1, #4
 80093da:	4638      	mov	r0, r7
 80093dc:	f001 f912 	bl	800a604 <lf_allocate>
 80093e0:	f8d4 313c 	ldr.w	r3, [r4, #316]	@ 0x13c
 80093e4:	972a      	str	r7, [sp, #168]	@ 0xa8
 80093e6:	6018      	str	r0, [r3, #0]
 80093e8:	e00e      	b.n	8009408 <_lf_initialize_trigger_objects+0x2a10>
 80093ea:	ab32      	add	r3, sp, #200	@ 0xc8
 80093ec:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 80093f0:	2200      	movs	r2, #0
 80093f2:	f843 2c20 	str.w	r2, [r3, #-32]
 80093f6:	3601      	adds	r6, #1
 80093f8:	e7d6      	b.n	80093a8 <_lf_initialize_trigger_objects+0x29b0>
 80093fa:	ab32      	add	r3, sp, #200	@ 0xc8
 80093fc:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8009400:	2200      	movs	r2, #0
 8009402:	f843 2c20 	str.w	r2, [r3, #-32]
 8009406:	3601      	adds	r6, #1
 8009408:	2e00      	cmp	r6, #0
 800940a:	ddf6      	ble.n	80093fa <_lf_initialize_trigger_objects+0x2a02>
 800940c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800940e:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 8009412:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8009414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009418:	9a05      	ldr	r2, [sp, #20]
 800941a:	f502 72cc 	add.w	r2, r2, #408	@ 0x198
 800941e:	601a      	str	r2, [r3, #0]
 8009420:	2701      	movs	r7, #1
 8009422:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 8009424:	4622      	mov	r2, r4
 8009426:	f8c4 7118 	str.w	r7, [r4, #280]	@ 0x118
 800942a:	f8c4 411c 	str.w	r4, [r4, #284]	@ 0x11c
 800942e:	2600      	movs	r6, #0
 8009430:	962a      	str	r6, [sp, #168]	@ 0xa8
 8009432:	f8d4 3280 	ldr.w	r3, [r4, #640]	@ 0x280
 8009436:	601f      	str	r7, [r3, #0]
 8009438:	2104      	movs	r1, #4
 800943a:	4638      	mov	r0, r7
 800943c:	f001 f8e2 	bl	800a604 <lf_allocate>
 8009440:	f8d4 3284 	ldr.w	r3, [r4, #644]	@ 0x284
 8009444:	972a      	str	r7, [sp, #168]	@ 0xa8
 8009446:	6018      	str	r0, [r3, #0]
 8009448:	2e00      	cmp	r6, #0
 800944a:	dd1d      	ble.n	8009488 <_lf_initialize_trigger_objects+0x2a90>
 800944c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800944e:	f8d3 3284 	ldr.w	r3, [r3, #644]	@ 0x284
 8009452:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 8009454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009458:	f50a 7274 	add.w	r2, sl, #976	@ 0x3d0
 800945c:	601a      	str	r2, [r3, #0]
 800945e:	2701      	movs	r7, #1
 8009460:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009462:	4622      	mov	r2, r4
 8009464:	f8c4 70f4 	str.w	r7, [r4, #244]	@ 0xf4
 8009468:	f8c4 40f8 	str.w	r4, [r4, #248]	@ 0xf8
 800946c:	2600      	movs	r6, #0
 800946e:	962a      	str	r6, [sp, #168]	@ 0xa8
 8009470:	f8d4 3130 	ldr.w	r3, [r4, #304]	@ 0x130
 8009474:	601f      	str	r7, [r3, #0]
 8009476:	2104      	movs	r1, #4
 8009478:	4638      	mov	r0, r7
 800947a:	f001 f8c3 	bl	800a604 <lf_allocate>
 800947e:	f8d4 3134 	ldr.w	r3, [r4, #308]	@ 0x134
 8009482:	972a      	str	r7, [sp, #168]	@ 0xa8
 8009484:	6018      	str	r0, [r3, #0]
 8009486:	e00e      	b.n	80094a6 <_lf_initialize_trigger_objects+0x2aae>
 8009488:	ab32      	add	r3, sp, #200	@ 0xc8
 800948a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800948e:	2200      	movs	r2, #0
 8009490:	f843 2c20 	str.w	r2, [r3, #-32]
 8009494:	3601      	adds	r6, #1
 8009496:	e7d7      	b.n	8009448 <_lf_initialize_trigger_objects+0x2a50>
 8009498:	ab32      	add	r3, sp, #200	@ 0xc8
 800949a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800949e:	2200      	movs	r2, #0
 80094a0:	f843 2c20 	str.w	r2, [r3, #-32]
 80094a4:	3601      	adds	r6, #1
 80094a6:	2e00      	cmp	r6, #0
 80094a8:	ddf6      	ble.n	8009498 <_lf_initialize_trigger_objects+0x2aa0>
 80094aa:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094ac:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80094b0:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 80094b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094b8:	f502 7298 	add.w	r2, r2, #304	@ 0x130
 80094bc:	601a      	str	r2, [r3, #0]
 80094be:	2701      	movs	r7, #1
 80094c0:	9c15      	ldr	r4, [sp, #84]	@ 0x54
 80094c2:	4622      	mov	r2, r4
 80094c4:	f8c4 70fc 	str.w	r7, [r4, #252]	@ 0xfc
 80094c8:	f8c4 4100 	str.w	r4, [r4, #256]	@ 0x100
 80094cc:	2600      	movs	r6, #0
 80094ce:	962a      	str	r6, [sp, #168]	@ 0xa8
 80094d0:	f8d4 3138 	ldr.w	r3, [r4, #312]	@ 0x138
 80094d4:	601f      	str	r7, [r3, #0]
 80094d6:	2104      	movs	r1, #4
 80094d8:	4638      	mov	r0, r7
 80094da:	f001 f893 	bl	800a604 <lf_allocate>
 80094de:	f8d4 313c 	ldr.w	r3, [r4, #316]	@ 0x13c
 80094e2:	972a      	str	r7, [sp, #168]	@ 0xa8
 80094e4:	6018      	str	r0, [r3, #0]
 80094e6:	2e00      	cmp	r6, #0
 80094e8:	dd1d      	ble.n	8009526 <_lf_initialize_trigger_objects+0x2b2e>
 80094ea:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80094ec:	f8d3 313c 	ldr.w	r3, [r3, #316]	@ 0x13c
 80094f0:	9a2a      	ldr	r2, [sp, #168]	@ 0xa8
 80094f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80094f8:	f502 72cc 	add.w	r2, r2, #408	@ 0x198
 80094fc:	601a      	str	r2, [r3, #0]
 80094fe:	2600      	movs	r6, #0
 8009500:	9622      	str	r6, [sp, #136]	@ 0x88
 8009502:	9623      	str	r6, [sp, #140]	@ 0x8c
 8009504:	4a78      	ldr	r2, [pc, #480]	@ (80096e8 <_lf_initialize_trigger_objects+0x2cf0>)
 8009506:	ab24      	add	r3, sp, #144	@ 0x90
 8009508:	e892 0003 	ldmia.w	r2, {r0, r1}
 800950c:	e883 0003 	stmia.w	r3, {r0, r1}
 8009510:	9626      	str	r6, [sp, #152]	@ 0x98
 8009512:	2201      	movs	r2, #1
 8009514:	9227      	str	r2, [sp, #156]	@ 0x9c
 8009516:	2202      	movs	r2, #2
 8009518:	922a      	str	r2, [sp, #168]	@ 0xa8
 800951a:	aa22      	add	r2, sp, #136	@ 0x88
 800951c:	922b      	str	r2, [sp, #172]	@ 0xac
 800951e:	932c      	str	r3, [sp, #176]	@ 0xb0
 8009520:	ab26      	add	r3, sp, #152	@ 0x98
 8009522:	932d      	str	r3, [sp, #180]	@ 0xb4
 8009524:	e022      	b.n	800956c <_lf_initialize_trigger_objects+0x2b74>
 8009526:	ab32      	add	r3, sp, #200	@ 0xc8
 8009528:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800952c:	2200      	movs	r2, #0
 800952e:	f843 2c20 	str.w	r2, [r3, #-32]
 8009532:	3601      	adds	r6, #1
 8009534:	e7d7      	b.n	80094e6 <_lf_initialize_trigger_objects+0x2aee>
 8009536:	2101      	movs	r1, #1
 8009538:	a82a      	add	r0, sp, #168	@ 0xa8
 800953a:	f001 f848 	bl	800a5ce <mixed_radix_parent>
 800953e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	aa32      	add	r2, sp, #200	@ 0xc8
 8009544:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 8009548:	f850 1c10 	ldr.w	r1, [r0, #-16]
 800954c:	f8d1 20b0 	ldr.w	r2, [r1, #176]	@ 0xb0
 8009550:	202c      	movs	r0, #44	@ 0x2c
 8009552:	fb00 f303 	mul.w	r3, r0, r3
 8009556:	441a      	add	r2, r3
 8009558:	2001      	movs	r0, #1
 800955a:	6210      	str	r0, [r2, #32]
 800955c:	f8d1 20b0 	ldr.w	r2, [r1, #176]	@ 0xb0
 8009560:	441a      	add	r2, r3
 8009562:	6251      	str	r1, [r2, #36]	@ 0x24
 8009564:	a82a      	add	r0, sp, #168	@ 0xa8
 8009566:	f001 f80d 	bl	800a584 <mixed_radix_incr>
 800956a:	3601      	adds	r6, #1
 800956c:	2e06      	cmp	r6, #6
 800956e:	dde2      	ble.n	8009536 <_lf_initialize_trigger_objects+0x2b3e>
 8009570:	f8dd 80b8 	ldr.w	r8, [sp, #184]	@ 0xb8
 8009574:	2201      	movs	r2, #1
 8009576:	f8c8 20dc 	str.w	r2, [r8, #220]	@ 0xdc
 800957a:	f8c8 80e0 	str.w	r8, [r8, #224]	@ 0xe0
 800957e:	2600      	movs	r6, #0
 8009580:	9617      	str	r6, [sp, #92]	@ 0x5c
 8009582:	9622      	str	r6, [sp, #136]	@ 0x88
 8009584:	9623      	str	r6, [sp, #140]	@ 0x8c
 8009586:	4958      	ldr	r1, [pc, #352]	@ (80096e8 <_lf_initialize_trigger_objects+0x2cf0>)
 8009588:	ab24      	add	r3, sp, #144	@ 0x90
 800958a:	c903      	ldmia	r1, {r0, r1}
 800958c:	e883 0003 	stmia.w	r3, {r0, r1}
 8009590:	9626      	str	r6, [sp, #152]	@ 0x98
 8009592:	9227      	str	r2, [sp, #156]	@ 0x9c
 8009594:	2202      	movs	r2, #2
 8009596:	922a      	str	r2, [sp, #168]	@ 0xa8
 8009598:	aa22      	add	r2, sp, #136	@ 0x88
 800959a:	922b      	str	r2, [sp, #172]	@ 0xac
 800959c:	932c      	str	r3, [sp, #176]	@ 0xb0
 800959e:	ab26      	add	r3, sp, #152	@ 0x98
 80095a0:	932d      	str	r3, [sp, #180]	@ 0xb4
 80095a2:	46b1      	mov	r9, r6
 80095a4:	e01f      	b.n	80095e6 <_lf_initialize_trigger_objects+0x2bee>
 80095a6:	2101      	movs	r1, #1
 80095a8:	a82a      	add	r0, sp, #168	@ 0xa8
 80095aa:	f001 f810 	bl	800a5ce <mixed_radix_parent>
 80095ae:	ab32      	add	r3, sp, #200	@ 0xc8
 80095b0:	eb03 0480 	add.w	r4, r3, r0, lsl #2
 80095b4:	f854 6c10 	ldr.w	r6, [r4, #-16]
 80095b8:	f8d6 3178 	ldr.w	r3, [r6, #376]	@ 0x178
 80095bc:	f854 7c6c 	ldr.w	r7, [r4, #-108]
 80095c0:	2001      	movs	r0, #1
 80095c2:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80095c6:	4632      	mov	r2, r6
 80095c8:	2104      	movs	r1, #4
 80095ca:	f001 f81b 	bl	800a604 <lf_allocate>
 80095ce:	f8d6 317c 	ldr.w	r3, [r6, #380]	@ 0x17c
 80095d2:	1c7a      	adds	r2, r7, #1
 80095d4:	f844 2c6c 	str.w	r2, [r4, #-108]
 80095d8:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80095dc:	a82a      	add	r0, sp, #168	@ 0xa8
 80095de:	f000 ffd1 	bl	800a584 <mixed_radix_incr>
 80095e2:	f109 0901 	add.w	r9, r9, #1
 80095e6:	f1b9 0f06 	cmp.w	r9, #6
 80095ea:	dddc      	ble.n	80095a6 <_lf_initialize_trigger_objects+0x2bae>
 80095ec:	f8d8 3178 	ldr.w	r3, [r8, #376]	@ 0x178
 80095f0:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 80095f2:	2001      	movs	r0, #1
 80095f4:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 80095f8:	4642      	mov	r2, r8
 80095fa:	2104      	movs	r1, #4
 80095fc:	f001 f802 	bl	800a604 <lf_allocate>
 8009600:	f8d8 317c 	ldr.w	r3, [r8, #380]	@ 0x17c
 8009604:	1c72      	adds	r2, r6, #1
 8009606:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009608:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800960c:	2300      	movs	r3, #0
 800960e:	2b00      	cmp	r3, #0
 8009610:	dd27      	ble.n	8009662 <_lf_initialize_trigger_objects+0x2c6a>
 8009612:	2600      	movs	r6, #0
 8009614:	9618      	str	r6, [sp, #96]	@ 0x60
 8009616:	9619      	str	r6, [sp, #100]	@ 0x64
 8009618:	961a      	str	r6, [sp, #104]	@ 0x68
 800961a:	961b      	str	r6, [sp, #108]	@ 0x6c
 800961c:	4b32      	ldr	r3, [pc, #200]	@ (80096e8 <_lf_initialize_trigger_objects+0x2cf0>)
 800961e:	aa1c      	add	r2, sp, #112	@ 0x70
 8009620:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009624:	e882 0003 	stmia.w	r2, {r0, r1}
 8009628:	961e      	str	r6, [sp, #120]	@ 0x78
 800962a:	f04f 0c01 	mov.w	ip, #1
 800962e:	f8cd c07c 	str.w	ip, [sp, #124]	@ 0x7c
 8009632:	2702      	movs	r7, #2
 8009634:	9726      	str	r7, [sp, #152]	@ 0x98
 8009636:	a91a      	add	r1, sp, #104	@ 0x68
 8009638:	9127      	str	r1, [sp, #156]	@ 0x9c
 800963a:	9228      	str	r2, [sp, #160]	@ 0xa0
 800963c:	aa1e      	add	r2, sp, #120	@ 0x78
 800963e:	9229      	str	r2, [sp, #164]	@ 0xa4
 8009640:	9620      	str	r6, [sp, #128]	@ 0x80
 8009642:	9621      	str	r6, [sp, #132]	@ 0x84
 8009644:	aa22      	add	r2, sp, #136	@ 0x88
 8009646:	e893 0003 	ldmia.w	r3, {r0, r1}
 800964a:	e882 0003 	stmia.w	r2, {r0, r1}
 800964e:	9624      	str	r6, [sp, #144]	@ 0x90
 8009650:	f8cd c094 	str.w	ip, [sp, #148]	@ 0x94
 8009654:	972a      	str	r7, [sp, #168]	@ 0xa8
 8009656:	ab20      	add	r3, sp, #128	@ 0x80
 8009658:	932b      	str	r3, [sp, #172]	@ 0xac
 800965a:	922c      	str	r2, [sp, #176]	@ 0xb0
 800965c:	ab24      	add	r3, sp, #144	@ 0x90
 800965e:	932d      	str	r3, [sp, #180]	@ 0xb4
 8009660:	e017      	b.n	8009692 <_lf_initialize_trigger_objects+0x2c9a>
 8009662:	aa32      	add	r2, sp, #200	@ 0xc8
 8009664:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009668:	2100      	movs	r1, #0
 800966a:	f842 1c6c 	str.w	r1, [r2, #-108]
 800966e:	3301      	adds	r3, #1
 8009670:	e7cd      	b.n	800960e <_lf_initialize_trigger_objects+0x2c16>
 8009672:	aa32      	add	r2, sp, #200	@ 0xc8
 8009674:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009678:	f852 1c68 	ldr.w	r1, [r2, #-104]
 800967c:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 800967e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8009682:	3301      	adds	r3, #1
 8009684:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009686:	429a      	cmp	r2, r3
 8009688:	dcf3      	bgt.n	8009672 <_lf_initialize_trigger_objects+0x2c7a>
 800968a:	a82a      	add	r0, sp, #168	@ 0xa8
 800968c:	f000 ff7a 	bl	800a584 <mixed_radix_incr>
 8009690:	3601      	adds	r6, #1
 8009692:	2e06      	cmp	r6, #6
 8009694:	dc2a      	bgt.n	80096ec <_lf_initialize_trigger_objects+0x2cf4>
 8009696:	2102      	movs	r1, #2
 8009698:	a82a      	add	r0, sp, #168	@ 0xa8
 800969a:	f000 ff98 	bl	800a5ce <mixed_radix_parent>
 800969e:	4604      	mov	r4, r0
 80096a0:	2101      	movs	r1, #1
 80096a2:	a826      	add	r0, sp, #152	@ 0x98
 80096a4:	f000 ff93 	bl	800a5ce <mixed_radix_parent>
 80096a8:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 80096aa:	681f      	ldr	r7, [r3, #0]
 80096ac:	ab32      	add	r3, sp, #200	@ 0xc8
 80096ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80096b2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80096b6:	aa32      	add	r2, sp, #200	@ 0xc8
 80096b8:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80096bc:	f850 2c10 	ldr.w	r2, [r0, #-16]
 80096c0:	f8d2 117c 	ldr.w	r1, [r2, #380]	@ 0x17c
 80096c4:	f850 2c6c 	ldr.w	r2, [r0, #-108]
 80096c8:	443a      	add	r2, r7
 80096ca:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80096ce:	33c0      	adds	r3, #192	@ 0xc0
 80096d0:	6013      	str	r3, [r2, #0]
 80096d2:	a826      	add	r0, sp, #152	@ 0x98
 80096d4:	f000 ff56 	bl	800a584 <mixed_radix_incr>
 80096d8:	a826      	add	r0, sp, #152	@ 0x98
 80096da:	f000 ff8e 	bl	800a5fa <mixed_radix_to_int>
 80096de:	2806      	cmp	r0, #6
 80096e0:	ddd3      	ble.n	800968a <_lf_initialize_trigger_objects+0x2c92>
 80096e2:	2300      	movs	r3, #0
 80096e4:	e7ce      	b.n	8009684 <_lf_initialize_trigger_objects+0x2c8c>
 80096e6:	bf00      	nop
 80096e8:	0800e020 	stmdaeq	r0, {r5, sp, lr, pc}
 80096ec:	2300      	movs	r3, #0
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	f340 8135 	ble.w	800995e <_lf_initialize_trigger_objects+0x2f66>
 80096f4:	f8d8 317c 	ldr.w	r3, [r8, #380]	@ 0x17c
 80096f8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80096fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096fe:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 8009702:	601a      	str	r2, [r3, #0]
 8009704:	f105 0324 	add.w	r3, r5, #36	@ 0x24
 8009708:	9906      	ldr	r1, [sp, #24]
 800970a:	628b      	str	r3, [r1, #40]	@ 0x28
 800970c:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 800970e:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009710:	6383      	str	r3, [r0, #56]	@ 0x38
 8009712:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009714:	6413      	str	r3, [r2, #64]	@ 0x40
 8009716:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 8009718:	f8db 2020 	ldr.w	r2, [fp, #32]
 800971c:	6013      	str	r3, [r2, #0]
 800971e:	f8d8 2040 	ldr.w	r2, [r8, #64]	@ 0x40
 8009722:	6013      	str	r3, [r2, #0]
 8009724:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 8009726:	332c      	adds	r3, #44	@ 0x2c
 8009728:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800972a:	63a3      	str	r3, [r4, #56]	@ 0x38
 800972c:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 800972e:	332c      	adds	r3, #44	@ 0x2c
 8009730:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009732:	6413      	str	r3, [r2, #64]	@ 0x40
 8009734:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 8009736:	f8db 2020 	ldr.w	r2, [fp, #32]
 800973a:	332c      	adds	r3, #44	@ 0x2c
 800973c:	6053      	str	r3, [r2, #4]
 800973e:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 8009740:	f8d8 2040 	ldr.w	r2, [r8, #64]	@ 0x40
 8009744:	332c      	adds	r3, #44	@ 0x2c
 8009746:	6053      	str	r3, [r2, #4]
 8009748:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 800974a:	3358      	adds	r3, #88	@ 0x58
 800974c:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 800974e:	63b3      	str	r3, [r6, #56]	@ 0x38
 8009750:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 8009752:	3358      	adds	r3, #88	@ 0x58
 8009754:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009756:	6413      	str	r3, [r2, #64]	@ 0x40
 8009758:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 800975a:	f8d8 2040 	ldr.w	r2, [r8, #64]	@ 0x40
 800975e:	3358      	adds	r3, #88	@ 0x58
 8009760:	6093      	str	r3, [r2, #8]
 8009762:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 8009764:	f8db 2020 	ldr.w	r2, [fp, #32]
 8009768:	3358      	adds	r3, #88	@ 0x58
 800976a:	6093      	str	r3, [r2, #8]
 800976c:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 800976e:	3384      	adds	r3, #132	@ 0x84
 8009770:	9f0e      	ldr	r7, [sp, #56]	@ 0x38
 8009772:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009774:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 8009776:	3384      	adds	r3, #132	@ 0x84
 8009778:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800977a:	6413      	str	r3, [r2, #64]	@ 0x40
 800977c:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 800977e:	f8db 2020 	ldr.w	r2, [fp, #32]
 8009782:	3384      	adds	r3, #132	@ 0x84
 8009784:	60d3      	str	r3, [r2, #12]
 8009786:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 8009788:	f8d8 2040 	ldr.w	r2, [r8, #64]	@ 0x40
 800978c:	3384      	adds	r3, #132	@ 0x84
 800978e:	60d3      	str	r3, [r2, #12]
 8009790:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 8009792:	33b0      	adds	r3, #176	@ 0xb0
 8009794:	9a07      	ldr	r2, [sp, #28]
 8009796:	6393      	str	r3, [r2, #56]	@ 0x38
 8009798:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 800979a:	33b0      	adds	r3, #176	@ 0xb0
 800979c:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800979e:	6413      	str	r3, [r2, #64]	@ 0x40
 80097a0:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 80097a2:	f8d8 2040 	ldr.w	r2, [r8, #64]	@ 0x40
 80097a6:	33b0      	adds	r3, #176	@ 0xb0
 80097a8:	6113      	str	r3, [r2, #16]
 80097aa:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 80097ac:	f8db 2020 	ldr.w	r2, [fp, #32]
 80097b0:	33b0      	adds	r3, #176	@ 0xb0
 80097b2:	6113      	str	r3, [r2, #16]
 80097b4:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 80097b6:	33dc      	adds	r3, #220	@ 0xdc
 80097b8:	9a08      	ldr	r2, [sp, #32]
 80097ba:	6393      	str	r3, [r2, #56]	@ 0x38
 80097bc:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 80097be:	33dc      	adds	r3, #220	@ 0xdc
 80097c0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80097c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80097c4:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 80097c6:	f8db 2020 	ldr.w	r2, [fp, #32]
 80097ca:	33dc      	adds	r3, #220	@ 0xdc
 80097cc:	6153      	str	r3, [r2, #20]
 80097ce:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 80097d0:	f8d8 2040 	ldr.w	r2, [r8, #64]	@ 0x40
 80097d4:	33dc      	adds	r3, #220	@ 0xdc
 80097d6:	6153      	str	r3, [r2, #20]
 80097d8:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 80097da:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80097de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80097e0:	6393      	str	r3, [r2, #56]	@ 0x38
 80097e2:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 80097e4:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80097e8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80097ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80097ec:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 80097ee:	f8d8 2040 	ldr.w	r2, [r8, #64]	@ 0x40
 80097f2:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80097f6:	6193      	str	r3, [r2, #24]
 80097f8:	6dcb      	ldr	r3, [r1, #92]	@ 0x5c
 80097fa:	f8db 2020 	ldr.w	r2, [fp, #32]
 80097fe:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8009802:	6193      	str	r3, [r2, #24]
 8009804:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8009806:	9a00      	ldr	r2, [sp, #0]
 8009808:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800980c:	66c3      	str	r3, [r0, #108]	@ 0x6c
 800980e:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8009810:	f8db 2058 	ldr.w	r2, [fp, #88]	@ 0x58
 8009814:	6013      	str	r3, [r2, #0]
 8009816:	f8d8 2078 	ldr.w	r2, [r8, #120]	@ 0x78
 800981a:	6013      	str	r3, [r2, #0]
 800981c:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 800981e:	332c      	adds	r3, #44	@ 0x2c
 8009820:	9801      	ldr	r0, [sp, #4]
 8009822:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
 8009826:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8009828:	332c      	adds	r3, #44	@ 0x2c
 800982a:	66e3      	str	r3, [r4, #108]	@ 0x6c
 800982c:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 800982e:	f8db 2058 	ldr.w	r2, [fp, #88]	@ 0x58
 8009832:	332c      	adds	r3, #44	@ 0x2c
 8009834:	6053      	str	r3, [r2, #4]
 8009836:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8009838:	f8d8 2078 	ldr.w	r2, [r8, #120]	@ 0x78
 800983c:	332c      	adds	r3, #44	@ 0x2c
 800983e:	6053      	str	r3, [r2, #4]
 8009840:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8009842:	3358      	adds	r3, #88	@ 0x58
 8009844:	9802      	ldr	r0, [sp, #8]
 8009846:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
 800984a:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 800984c:	3358      	adds	r3, #88	@ 0x58
 800984e:	66f3      	str	r3, [r6, #108]	@ 0x6c
 8009850:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8009852:	f8d8 2078 	ldr.w	r2, [r8, #120]	@ 0x78
 8009856:	3358      	adds	r3, #88	@ 0x58
 8009858:	6093      	str	r3, [r2, #8]
 800985a:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 800985c:	f8db 2058 	ldr.w	r2, [fp, #88]	@ 0x58
 8009860:	3358      	adds	r3, #88	@ 0x58
 8009862:	6093      	str	r3, [r2, #8]
 8009864:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8009866:	3384      	adds	r3, #132	@ 0x84
 8009868:	9803      	ldr	r0, [sp, #12]
 800986a:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
 800986e:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8009870:	3384      	adds	r3, #132	@ 0x84
 8009872:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009874:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8009876:	f8db 2058 	ldr.w	r2, [fp, #88]	@ 0x58
 800987a:	3384      	adds	r3, #132	@ 0x84
 800987c:	60d3      	str	r3, [r2, #12]
 800987e:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8009880:	f8d8 2078 	ldr.w	r2, [r8, #120]	@ 0x78
 8009884:	3384      	adds	r3, #132	@ 0x84
 8009886:	60d3      	str	r3, [r2, #12]
 8009888:	460a      	mov	r2, r1
 800988a:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 800988c:	33b0      	adds	r3, #176	@ 0xb0
 800988e:	9804      	ldr	r0, [sp, #16]
 8009890:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
 8009894:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8009896:	33b0      	adds	r3, #176	@ 0xb0
 8009898:	9907      	ldr	r1, [sp, #28]
 800989a:	66cb      	str	r3, [r1, #108]	@ 0x6c
 800989c:	4611      	mov	r1, r2
 800989e:	6e93      	ldr	r3, [r2, #104]	@ 0x68
 80098a0:	f8d8 2078 	ldr.w	r2, [r8, #120]	@ 0x78
 80098a4:	33b0      	adds	r3, #176	@ 0xb0
 80098a6:	6113      	str	r3, [r2, #16]
 80098a8:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 80098aa:	f8db 2058 	ldr.w	r2, [fp, #88]	@ 0x58
 80098ae:	33b0      	adds	r3, #176	@ 0xb0
 80098b0:	6113      	str	r3, [r2, #16]
 80098b2:	460a      	mov	r2, r1
 80098b4:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 80098b6:	33dc      	adds	r3, #220	@ 0xdc
 80098b8:	9805      	ldr	r0, [sp, #20]
 80098ba:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
 80098be:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 80098c0:	33dc      	adds	r3, #220	@ 0xdc
 80098c2:	9908      	ldr	r1, [sp, #32]
 80098c4:	66cb      	str	r3, [r1, #108]	@ 0x6c
 80098c6:	4611      	mov	r1, r2
 80098c8:	6e93      	ldr	r3, [r2, #104]	@ 0x68
 80098ca:	f8db 2058 	ldr.w	r2, [fp, #88]	@ 0x58
 80098ce:	33dc      	adds	r3, #220	@ 0xdc
 80098d0:	6153      	str	r3, [r2, #20]
 80098d2:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 80098d4:	f8d8 2078 	ldr.w	r2, [r8, #120]	@ 0x78
 80098d8:	33dc      	adds	r3, #220	@ 0xdc
 80098da:	6153      	str	r3, [r2, #20]
 80098dc:	460a      	mov	r2, r1
 80098de:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 80098e0:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80098e4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80098e6:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
 80098ea:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 80098ec:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 80098f0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80098f2:	66cb      	str	r3, [r1, #108]	@ 0x6c
 80098f4:	4611      	mov	r1, r2
 80098f6:	6e93      	ldr	r3, [r2, #104]	@ 0x68
 80098f8:	f8d8 2078 	ldr.w	r2, [r8, #120]	@ 0x78
 80098fc:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8009900:	6193      	str	r3, [r2, #24]
 8009902:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8009904:	f8db 2058 	ldr.w	r2, [fp, #88]	@ 0x58
 8009908:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800990c:	6193      	str	r3, [r2, #24]
 800990e:	2700      	movs	r7, #0
 8009910:	9718      	str	r7, [sp, #96]	@ 0x60
 8009912:	9719      	str	r7, [sp, #100]	@ 0x64
 8009914:	971a      	str	r7, [sp, #104]	@ 0x68
 8009916:	971b      	str	r7, [sp, #108]	@ 0x6c
 8009918:	4b63      	ldr	r3, [pc, #396]	@ (8009aa8 <_lf_initialize_trigger_objects+0x30b0>)
 800991a:	aa1c      	add	r2, sp, #112	@ 0x70
 800991c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009920:	e882 0003 	stmia.w	r2, {r0, r1}
 8009924:	971e      	str	r7, [sp, #120]	@ 0x78
 8009926:	f04f 0c01 	mov.w	ip, #1
 800992a:	f8cd c07c 	str.w	ip, [sp, #124]	@ 0x7c
 800992e:	2602      	movs	r6, #2
 8009930:	9626      	str	r6, [sp, #152]	@ 0x98
 8009932:	a91a      	add	r1, sp, #104	@ 0x68
 8009934:	9127      	str	r1, [sp, #156]	@ 0x9c
 8009936:	9228      	str	r2, [sp, #160]	@ 0xa0
 8009938:	aa1e      	add	r2, sp, #120	@ 0x78
 800993a:	9229      	str	r2, [sp, #164]	@ 0xa4
 800993c:	9720      	str	r7, [sp, #128]	@ 0x80
 800993e:	9721      	str	r7, [sp, #132]	@ 0x84
 8009940:	aa22      	add	r2, sp, #136	@ 0x88
 8009942:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009946:	e882 0003 	stmia.w	r2, {r0, r1}
 800994a:	9724      	str	r7, [sp, #144]	@ 0x90
 800994c:	f8cd c094 	str.w	ip, [sp, #148]	@ 0x94
 8009950:	962a      	str	r6, [sp, #168]	@ 0xa8
 8009952:	ab20      	add	r3, sp, #128	@ 0x80
 8009954:	932b      	str	r3, [sp, #172]	@ 0xac
 8009956:	922c      	str	r2, [sp, #176]	@ 0xb0
 8009958:	ab24      	add	r3, sp, #144	@ 0x90
 800995a:	932d      	str	r3, [sp, #180]	@ 0xb4
 800995c:	e00b      	b.n	8009976 <_lf_initialize_trigger_objects+0x2f7e>
 800995e:	aa32      	add	r2, sp, #200	@ 0xc8
 8009960:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009964:	2107      	movs	r1, #7
 8009966:	f842 1c6c 	str.w	r1, [r2, #-108]
 800996a:	3301      	adds	r3, #1
 800996c:	e6bf      	b.n	80096ee <_lf_initialize_trigger_objects+0x2cf6>
 800996e:	a82a      	add	r0, sp, #168	@ 0xa8
 8009970:	f000 fe08 	bl	800a584 <mixed_radix_incr>
 8009974:	3701      	adds	r7, #1
 8009976:	2f06      	cmp	r7, #6
 8009978:	dc33      	bgt.n	80099e2 <_lf_initialize_trigger_objects+0x2fea>
 800997a:	2101      	movs	r1, #1
 800997c:	a82a      	add	r0, sp, #168	@ 0xa8
 800997e:	f000 fe26 	bl	800a5ce <mixed_radix_parent>
 8009982:	4604      	mov	r4, r0
 8009984:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009986:	681e      	ldr	r6, [r3, #0]
 8009988:	2102      	movs	r1, #2
 800998a:	a826      	add	r0, sp, #152	@ 0x98
 800998c:	f000 fe1f 	bl	800a5ce <mixed_radix_parent>
 8009990:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009992:	6819      	ldr	r1, [r3, #0]
 8009994:	ab32      	add	r3, sp, #200	@ 0xc8
 8009996:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800999a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800999e:	f8d3 211c 	ldr.w	r2, [r3, #284]	@ 0x11c
 80099a2:	ab32      	add	r3, sp, #200	@ 0xc8
 80099a4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80099a8:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 80099ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099ae:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80099b2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80099b6:	a826      	add	r0, sp, #152	@ 0x98
 80099b8:	f000 fde4 	bl	800a584 <mixed_radix_incr>
 80099bc:	a826      	add	r0, sp, #152	@ 0x98
 80099be:	f000 fe1c 	bl	800a5fa <mixed_radix_to_int>
 80099c2:	2806      	cmp	r0, #6
 80099c4:	ddd3      	ble.n	800996e <_lf_initialize_trigger_objects+0x2f76>
 80099c6:	2300      	movs	r3, #0
 80099c8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80099ca:	429a      	cmp	r2, r3
 80099cc:	ddcf      	ble.n	800996e <_lf_initialize_trigger_objects+0x2f76>
 80099ce:	aa32      	add	r2, sp, #200	@ 0xc8
 80099d0:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80099d4:	f852 1c68 	ldr.w	r1, [r2, #-104]
 80099d8:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 80099da:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80099de:	3301      	adds	r3, #1
 80099e0:	e7f2      	b.n	80099c8 <_lf_initialize_trigger_objects+0x2fd0>
 80099e2:	2700      	movs	r7, #0
 80099e4:	9718      	str	r7, [sp, #96]	@ 0x60
 80099e6:	9719      	str	r7, [sp, #100]	@ 0x64
 80099e8:	971a      	str	r7, [sp, #104]	@ 0x68
 80099ea:	971b      	str	r7, [sp, #108]	@ 0x6c
 80099ec:	4b2e      	ldr	r3, [pc, #184]	@ (8009aa8 <_lf_initialize_trigger_objects+0x30b0>)
 80099ee:	aa1c      	add	r2, sp, #112	@ 0x70
 80099f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80099f4:	e882 0003 	stmia.w	r2, {r0, r1}
 80099f8:	971e      	str	r7, [sp, #120]	@ 0x78
 80099fa:	f04f 0c01 	mov.w	ip, #1
 80099fe:	f8cd c07c 	str.w	ip, [sp, #124]	@ 0x7c
 8009a02:	2602      	movs	r6, #2
 8009a04:	9626      	str	r6, [sp, #152]	@ 0x98
 8009a06:	a91a      	add	r1, sp, #104	@ 0x68
 8009a08:	9127      	str	r1, [sp, #156]	@ 0x9c
 8009a0a:	9228      	str	r2, [sp, #160]	@ 0xa0
 8009a0c:	aa1e      	add	r2, sp, #120	@ 0x78
 8009a0e:	9229      	str	r2, [sp, #164]	@ 0xa4
 8009a10:	9720      	str	r7, [sp, #128]	@ 0x80
 8009a12:	9721      	str	r7, [sp, #132]	@ 0x84
 8009a14:	aa22      	add	r2, sp, #136	@ 0x88
 8009a16:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009a1a:	e882 0003 	stmia.w	r2, {r0, r1}
 8009a1e:	9724      	str	r7, [sp, #144]	@ 0x90
 8009a20:	f8cd c094 	str.w	ip, [sp, #148]	@ 0x94
 8009a24:	962a      	str	r6, [sp, #168]	@ 0xa8
 8009a26:	ab20      	add	r3, sp, #128	@ 0x80
 8009a28:	932b      	str	r3, [sp, #172]	@ 0xac
 8009a2a:	922c      	str	r2, [sp, #176]	@ 0xb0
 8009a2c:	ab24      	add	r3, sp, #144	@ 0x90
 8009a2e:	932d      	str	r3, [sp, #180]	@ 0xb4
 8009a30:	e003      	b.n	8009a3a <_lf_initialize_trigger_objects+0x3042>
 8009a32:	a82a      	add	r0, sp, #168	@ 0xa8
 8009a34:	f000 fda6 	bl	800a584 <mixed_radix_incr>
 8009a38:	3701      	adds	r7, #1
 8009a3a:	2f06      	cmp	r7, #6
 8009a3c:	dc36      	bgt.n	8009aac <_lf_initialize_trigger_objects+0x30b4>
 8009a3e:	2101      	movs	r1, #1
 8009a40:	a82a      	add	r0, sp, #168	@ 0xa8
 8009a42:	f000 fdc4 	bl	800a5ce <mixed_radix_parent>
 8009a46:	4604      	mov	r4, r0
 8009a48:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009a4a:	681e      	ldr	r6, [r3, #0]
 8009a4c:	2102      	movs	r1, #2
 8009a4e:	a826      	add	r0, sp, #152	@ 0x98
 8009a50:	f000 fdbd 	bl	800a5ce <mixed_radix_parent>
 8009a54:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009a56:	6819      	ldr	r1, [r3, #0]
 8009a58:	ab32      	add	r3, sp, #200	@ 0xc8
 8009a5a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009a5e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8009a62:	f8d3 2124 	ldr.w	r2, [r3, #292]	@ 0x124
 8009a66:	ab32      	add	r3, sp, #200	@ 0xc8
 8009a68:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009a6c:	f854 3c0c 	ldr.w	r3, [r4, #-12]
 8009a70:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a72:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8009a76:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009a7a:	a826      	add	r0, sp, #152	@ 0x98
 8009a7c:	f000 fd82 	bl	800a584 <mixed_radix_incr>
 8009a80:	a826      	add	r0, sp, #152	@ 0x98
 8009a82:	f000 fdba 	bl	800a5fa <mixed_radix_to_int>
 8009a86:	2806      	cmp	r0, #6
 8009a88:	ddd3      	ble.n	8009a32 <_lf_initialize_trigger_objects+0x303a>
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009a8e:	429a      	cmp	r2, r3
 8009a90:	ddcf      	ble.n	8009a32 <_lf_initialize_trigger_objects+0x303a>
 8009a92:	aa32      	add	r2, sp, #200	@ 0xc8
 8009a94:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009a98:	f852 1c68 	ldr.w	r1, [r2, #-104]
 8009a9c:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8009a9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8009aa2:	3301      	adds	r3, #1
 8009aa4:	e7f2      	b.n	8009a8c <_lf_initialize_trigger_objects+0x3094>
 8009aa6:	bf00      	nop
 8009aa8:	0800e020 	stmdaeq	r0, {r5, sp, lr, pc}
 8009aac:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	9a00      	ldr	r2, [sp, #0]
 8009ab4:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
 8009ab8:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009ac0:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8009ac4:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009acc:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8009ad0:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009ad4:	685b      	ldr	r3, [r3, #4]
 8009ad6:	9a01      	ldr	r2, [sp, #4]
 8009ad8:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
 8009adc:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009ae0:	685b      	ldr	r3, [r3, #4]
 8009ae2:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8009ae4:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8009ae8:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009aec:	685b      	ldr	r3, [r3, #4]
 8009aee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009af0:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8009af4:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009af8:	689b      	ldr	r3, [r3, #8]
 8009afa:	9a02      	ldr	r2, [sp, #8]
 8009afc:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
 8009b00:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b04:	689b      	ldr	r3, [r3, #8]
 8009b06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009b08:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8009b0c:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b10:	689b      	ldr	r3, [r3, #8]
 8009b12:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009b14:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8009b18:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b1c:	68db      	ldr	r3, [r3, #12]
 8009b1e:	9a03      	ldr	r2, [sp, #12]
 8009b20:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
 8009b24:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b28:	68db      	ldr	r3, [r3, #12]
 8009b2a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009b2c:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8009b30:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b34:	68db      	ldr	r3, [r3, #12]
 8009b36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b38:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8009b3c:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b40:	691b      	ldr	r3, [r3, #16]
 8009b42:	9a04      	ldr	r2, [sp, #16]
 8009b44:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
 8009b48:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b4c:	691b      	ldr	r3, [r3, #16]
 8009b4e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009b50:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8009b54:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b58:	691b      	ldr	r3, [r3, #16]
 8009b5a:	9a07      	ldr	r2, [sp, #28]
 8009b5c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8009b60:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b64:	695b      	ldr	r3, [r3, #20]
 8009b66:	9a05      	ldr	r2, [sp, #20]
 8009b68:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
 8009b6c:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b70:	695b      	ldr	r3, [r3, #20]
 8009b72:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009b74:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8009b78:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b7c:	695b      	ldr	r3, [r3, #20]
 8009b7e:	9a08      	ldr	r2, [sp, #32]
 8009b80:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8009b84:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b88:	699b      	ldr	r3, [r3, #24]
 8009b8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b8c:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
 8009b90:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009b94:	699b      	ldr	r3, [r3, #24]
 8009b96:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8009b98:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 8009b9c:	f8d5 312c 	ldr.w	r3, [r5, #300]	@ 0x12c
 8009ba0:	699b      	ldr	r3, [r3, #24]
 8009ba2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ba4:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8009ba8:	2700      	movs	r7, #0
 8009baa:	9718      	str	r7, [sp, #96]	@ 0x60
 8009bac:	9719      	str	r7, [sp, #100]	@ 0x64
 8009bae:	971a      	str	r7, [sp, #104]	@ 0x68
 8009bb0:	971b      	str	r7, [sp, #108]	@ 0x6c
 8009bb2:	4b8e      	ldr	r3, [pc, #568]	@ (8009dec <_lf_initialize_trigger_objects+0x33f4>)
 8009bb4:	aa1c      	add	r2, sp, #112	@ 0x70
 8009bb6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009bba:	e882 0003 	stmia.w	r2, {r0, r1}
 8009bbe:	971e      	str	r7, [sp, #120]	@ 0x78
 8009bc0:	f04f 0c01 	mov.w	ip, #1
 8009bc4:	f8cd c07c 	str.w	ip, [sp, #124]	@ 0x7c
 8009bc8:	2602      	movs	r6, #2
 8009bca:	9626      	str	r6, [sp, #152]	@ 0x98
 8009bcc:	a91a      	add	r1, sp, #104	@ 0x68
 8009bce:	9127      	str	r1, [sp, #156]	@ 0x9c
 8009bd0:	9228      	str	r2, [sp, #160]	@ 0xa0
 8009bd2:	aa1e      	add	r2, sp, #120	@ 0x78
 8009bd4:	9229      	str	r2, [sp, #164]	@ 0xa4
 8009bd6:	9720      	str	r7, [sp, #128]	@ 0x80
 8009bd8:	9721      	str	r7, [sp, #132]	@ 0x84
 8009bda:	aa22      	add	r2, sp, #136	@ 0x88
 8009bdc:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009be0:	e882 0003 	stmia.w	r2, {r0, r1}
 8009be4:	9724      	str	r7, [sp, #144]	@ 0x90
 8009be6:	f8cd c094 	str.w	ip, [sp, #148]	@ 0x94
 8009bea:	962a      	str	r6, [sp, #168]	@ 0xa8
 8009bec:	ab20      	add	r3, sp, #128	@ 0x80
 8009bee:	932b      	str	r3, [sp, #172]	@ 0xac
 8009bf0:	922c      	str	r2, [sp, #176]	@ 0xb0
 8009bf2:	ab24      	add	r3, sp, #144	@ 0x90
 8009bf4:	932d      	str	r3, [sp, #180]	@ 0xb4
 8009bf6:	e003      	b.n	8009c00 <_lf_initialize_trigger_objects+0x3208>
 8009bf8:	a82a      	add	r0, sp, #168	@ 0xa8
 8009bfa:	f000 fcc3 	bl	800a584 <mixed_radix_incr>
 8009bfe:	3701      	adds	r7, #1
 8009c00:	2f06      	cmp	r7, #6
 8009c02:	dc34      	bgt.n	8009c6e <_lf_initialize_trigger_objects+0x3276>
 8009c04:	2101      	movs	r1, #1
 8009c06:	a82a      	add	r0, sp, #168	@ 0xa8
 8009c08:	f000 fce1 	bl	800a5ce <mixed_radix_parent>
 8009c0c:	4604      	mov	r4, r0
 8009c0e:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009c10:	681e      	ldr	r6, [r3, #0]
 8009c12:	2101      	movs	r1, #1
 8009c14:	a826      	add	r0, sp, #152	@ 0x98
 8009c16:	f000 fcda 	bl	800a5ce <mixed_radix_parent>
 8009c1a:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009c1c:	6819      	ldr	r1, [r3, #0]
 8009c1e:	ab32      	add	r3, sp, #200	@ 0xc8
 8009c20:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009c24:	f850 3c0c 	ldr.w	r3, [r0, #-12]
 8009c28:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8009c2c:	aa32      	add	r2, sp, #200	@ 0xc8
 8009c2e:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8009c32:	f854 2c08 	ldr.w	r2, [r4, #-8]
 8009c36:	6a12      	ldr	r2, [r2, #32]
 8009c38:	202c      	movs	r0, #44	@ 0x2c
 8009c3a:	fb00 3301 	mla	r3, r0, r1, r3
 8009c3e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8009c42:	a826      	add	r0, sp, #152	@ 0x98
 8009c44:	f000 fc9e 	bl	800a584 <mixed_radix_incr>
 8009c48:	a826      	add	r0, sp, #152	@ 0x98
 8009c4a:	f000 fcd6 	bl	800a5fa <mixed_radix_to_int>
 8009c4e:	2806      	cmp	r0, #6
 8009c50:	ddd2      	ble.n	8009bf8 <_lf_initialize_trigger_objects+0x3200>
 8009c52:	2300      	movs	r3, #0
 8009c54:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009c56:	429a      	cmp	r2, r3
 8009c58:	ddce      	ble.n	8009bf8 <_lf_initialize_trigger_objects+0x3200>
 8009c5a:	aa32      	add	r2, sp, #200	@ 0xc8
 8009c5c:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009c60:	f852 1c68 	ldr.w	r1, [r2, #-104]
 8009c64:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8009c66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	e7f2      	b.n	8009c54 <_lf_initialize_trigger_objects+0x325c>
 8009c6e:	9a00      	ldr	r2, [sp, #0]
 8009c70:	f102 03f8 	add.w	r3, r2, #248	@ 0xf8
 8009c74:	f8ca 3158 	str.w	r3, [sl, #344]	@ 0x158
 8009c78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c7a:	33d4      	adds	r3, #212	@ 0xd4
 8009c7c:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
 8009c80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c82:	33dc      	adds	r3, #220	@ 0xdc
 8009c84:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8009c88:	9a01      	ldr	r2, [sp, #4]
 8009c8a:	f102 03f8 	add.w	r3, r2, #248	@ 0xf8
 8009c8e:	f8ca 31c0 	str.w	r3, [sl, #448]	@ 0x1c0
 8009c92:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009c94:	33d4      	adds	r3, #212	@ 0xd4
 8009c96:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
 8009c9a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c9c:	33dc      	adds	r3, #220	@ 0xdc
 8009c9e:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8009ca2:	9a02      	ldr	r2, [sp, #8]
 8009ca4:	f102 03f8 	add.w	r3, r2, #248	@ 0xf8
 8009ca8:	f8ca 3228 	str.w	r3, [sl, #552]	@ 0x228
 8009cac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cae:	33d4      	adds	r3, #212	@ 0xd4
 8009cb0:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
 8009cb4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009cb6:	33dc      	adds	r3, #220	@ 0xdc
 8009cb8:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8009cbc:	9a03      	ldr	r2, [sp, #12]
 8009cbe:	f102 03f8 	add.w	r3, r2, #248	@ 0xf8
 8009cc2:	f8ca 3290 	str.w	r3, [sl, #656]	@ 0x290
 8009cc6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009cc8:	33d4      	adds	r3, #212	@ 0xd4
 8009cca:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
 8009cce:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009cd0:	33dc      	adds	r3, #220	@ 0xdc
 8009cd2:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8009cd6:	9a04      	ldr	r2, [sp, #16]
 8009cd8:	f102 03f8 	add.w	r3, r2, #248	@ 0xf8
 8009cdc:	f8ca 32f8 	str.w	r3, [sl, #760]	@ 0x2f8
 8009ce0:	9b07      	ldr	r3, [sp, #28]
 8009ce2:	33d4      	adds	r3, #212	@ 0xd4
 8009ce4:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
 8009ce8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009cea:	33dc      	adds	r3, #220	@ 0xdc
 8009cec:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8009cf0:	9a05      	ldr	r2, [sp, #20]
 8009cf2:	f102 03f8 	add.w	r3, r2, #248	@ 0xf8
 8009cf6:	f8ca 3360 	str.w	r3, [sl, #864]	@ 0x360
 8009cfa:	9b08      	ldr	r3, [sp, #32]
 8009cfc:	33d4      	adds	r3, #212	@ 0xd4
 8009cfe:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
 8009d02:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009d04:	33dc      	adds	r3, #220	@ 0xdc
 8009d06:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8009d0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d0c:	f102 03f8 	add.w	r3, r2, #248	@ 0xf8
 8009d10:	f8ca 33c8 	str.w	r3, [sl, #968]	@ 0x3c8
 8009d14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d16:	33d4      	adds	r3, #212	@ 0xd4
 8009d18:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
 8009d1c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009d1e:	33dc      	adds	r3, #220	@ 0xdc
 8009d20:	f8c2 3190 	str.w	r3, [r2, #400]	@ 0x190
 8009d24:	2700      	movs	r7, #0
 8009d26:	9718      	str	r7, [sp, #96]	@ 0x60
 8009d28:	9719      	str	r7, [sp, #100]	@ 0x64
 8009d2a:	971a      	str	r7, [sp, #104]	@ 0x68
 8009d2c:	971b      	str	r7, [sp, #108]	@ 0x6c
 8009d2e:	4b2f      	ldr	r3, [pc, #188]	@ (8009dec <_lf_initialize_trigger_objects+0x33f4>)
 8009d30:	aa1c      	add	r2, sp, #112	@ 0x70
 8009d32:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009d36:	e882 0003 	stmia.w	r2, {r0, r1}
 8009d3a:	971e      	str	r7, [sp, #120]	@ 0x78
 8009d3c:	f04f 0c01 	mov.w	ip, #1
 8009d40:	f8cd c07c 	str.w	ip, [sp, #124]	@ 0x7c
 8009d44:	2602      	movs	r6, #2
 8009d46:	9626      	str	r6, [sp, #152]	@ 0x98
 8009d48:	a91a      	add	r1, sp, #104	@ 0x68
 8009d4a:	9127      	str	r1, [sp, #156]	@ 0x9c
 8009d4c:	9228      	str	r2, [sp, #160]	@ 0xa0
 8009d4e:	aa1e      	add	r2, sp, #120	@ 0x78
 8009d50:	9229      	str	r2, [sp, #164]	@ 0xa4
 8009d52:	9720      	str	r7, [sp, #128]	@ 0x80
 8009d54:	9721      	str	r7, [sp, #132]	@ 0x84
 8009d56:	aa22      	add	r2, sp, #136	@ 0x88
 8009d58:	e893 0003 	ldmia.w	r3, {r0, r1}
 8009d5c:	e882 0003 	stmia.w	r2, {r0, r1}
 8009d60:	9724      	str	r7, [sp, #144]	@ 0x90
 8009d62:	f8cd c094 	str.w	ip, [sp, #148]	@ 0x94
 8009d66:	962a      	str	r6, [sp, #168]	@ 0xa8
 8009d68:	ab20      	add	r3, sp, #128	@ 0x80
 8009d6a:	932b      	str	r3, [sp, #172]	@ 0xac
 8009d6c:	922c      	str	r2, [sp, #176]	@ 0xb0
 8009d6e:	ab24      	add	r3, sp, #144	@ 0x90
 8009d70:	932d      	str	r3, [sp, #180]	@ 0xb4
 8009d72:	e003      	b.n	8009d7c <_lf_initialize_trigger_objects+0x3384>
 8009d74:	a82a      	add	r0, sp, #168	@ 0xa8
 8009d76:	f000 fc05 	bl	800a584 <mixed_radix_incr>
 8009d7a:	3701      	adds	r7, #1
 8009d7c:	2f06      	cmp	r7, #6
 8009d7e:	dc37      	bgt.n	8009df0 <_lf_initialize_trigger_objects+0x33f8>
 8009d80:	2102      	movs	r1, #2
 8009d82:	a82a      	add	r0, sp, #168	@ 0xa8
 8009d84:	f000 fc23 	bl	800a5ce <mixed_radix_parent>
 8009d88:	4604      	mov	r4, r0
 8009d8a:	9b2b      	ldr	r3, [sp, #172]	@ 0xac
 8009d8c:	681e      	ldr	r6, [r3, #0]
 8009d8e:	2101      	movs	r1, #1
 8009d90:	a826      	add	r0, sp, #152	@ 0x98
 8009d92:	f000 fc1c 	bl	800a5ce <mixed_radix_parent>
 8009d96:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
 8009d98:	6819      	ldr	r1, [r3, #0]
 8009d9a:	ab32      	add	r3, sp, #200	@ 0xc8
 8009d9c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009da0:	f850 3c10 	ldr.w	r3, [r0, #-16]
 8009da4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009da8:	aa32      	add	r2, sp, #200	@ 0xc8
 8009daa:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8009dae:	f854 2c04 	ldr.w	r2, [r4, #-4]
 8009db2:	f8d2 20b4 	ldr.w	r2, [r2, #180]	@ 0xb4
 8009db6:	202c      	movs	r0, #44	@ 0x2c
 8009db8:	fb00 3301 	mla	r3, r0, r1, r3
 8009dbc:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8009dc0:	a826      	add	r0, sp, #152	@ 0x98
 8009dc2:	f000 fbdf 	bl	800a584 <mixed_radix_incr>
 8009dc6:	a826      	add	r0, sp, #152	@ 0x98
 8009dc8:	f000 fc17 	bl	800a5fa <mixed_radix_to_int>
 8009dcc:	2806      	cmp	r0, #6
 8009dce:	ddd1      	ble.n	8009d74 <_lf_initialize_trigger_objects+0x337c>
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009dd4:	429a      	cmp	r2, r3
 8009dd6:	ddcd      	ble.n	8009d74 <_lf_initialize_trigger_objects+0x337c>
 8009dd8:	aa32      	add	r2, sp, #200	@ 0xc8
 8009dda:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009dde:	f852 1c68 	ldr.w	r1, [r2, #-104]
 8009de2:	9a27      	ldr	r2, [sp, #156]	@ 0x9c
 8009de4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8009de8:	3301      	adds	r3, #1
 8009dea:	e7f2      	b.n	8009dd2 <_lf_initialize_trigger_objects+0x33da>
 8009dec:	0800e020 	stmdaeq	r0, {r5, sp, lr, pc}
 8009df0:	f108 03bc 	add.w	r3, r8, #188	@ 0xbc
 8009df4:	65ab      	str	r3, [r5, #88]	@ 0x58
 8009df6:	4b6f      	ldr	r3, [pc, #444]	@ (8009fb4 <_lf_initialize_trigger_objects+0x35bc>)
 8009df8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009dfa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009dfc:	31e8      	adds	r1, #232	@ 0xe8
 8009dfe:	6011      	str	r1, [r2, #0]
 8009e00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e02:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009e04:	31f0      	adds	r1, #240	@ 0xf0
 8009e06:	6051      	str	r1, [r2, #4]
 8009e08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e0a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009e0c:	31e8      	adds	r1, #232	@ 0xe8
 8009e0e:	6091      	str	r1, [r2, #8]
 8009e10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e12:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8009e14:	31f0      	adds	r1, #240	@ 0xf0
 8009e16:	60d1      	str	r1, [r2, #12]
 8009e18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e1a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8009e1c:	31e8      	adds	r1, #232	@ 0xe8
 8009e1e:	6111      	str	r1, [r2, #16]
 8009e20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e22:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8009e24:	31f0      	adds	r1, #240	@ 0xf0
 8009e26:	6151      	str	r1, [r2, #20]
 8009e28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e2a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009e2c:	31e8      	adds	r1, #232	@ 0xe8
 8009e2e:	6191      	str	r1, [r2, #24]
 8009e30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e32:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8009e34:	31f0      	adds	r1, #240	@ 0xf0
 8009e36:	61d1      	str	r1, [r2, #28]
 8009e38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e3a:	9907      	ldr	r1, [sp, #28]
 8009e3c:	31e8      	adds	r1, #232	@ 0xe8
 8009e3e:	6211      	str	r1, [r2, #32]
 8009e40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e42:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009e44:	31f0      	adds	r1, #240	@ 0xf0
 8009e46:	6251      	str	r1, [r2, #36]	@ 0x24
 8009e48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e4a:	9908      	ldr	r1, [sp, #32]
 8009e4c:	31e8      	adds	r1, #232	@ 0xe8
 8009e4e:	6291      	str	r1, [r2, #40]	@ 0x28
 8009e50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e52:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8009e54:	31f0      	adds	r1, #240	@ 0xf0
 8009e56:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8009e58:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e5a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009e5c:	31e8      	adds	r1, #232	@ 0xe8
 8009e5e:	6311      	str	r1, [r2, #48]	@ 0x30
 8009e60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e62:	9915      	ldr	r1, [sp, #84]	@ 0x54
 8009e64:	31f0      	adds	r1, #240	@ 0xf0
 8009e66:	6351      	str	r1, [r2, #52]	@ 0x34
 8009e68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e6a:	9900      	ldr	r1, [sp, #0]
 8009e6c:	f501 7186 	add.w	r1, r1, #268	@ 0x10c
 8009e70:	6391      	str	r1, [r2, #56]	@ 0x38
 8009e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e74:	9a01      	ldr	r2, [sp, #4]
 8009e76:	f502 7286 	add.w	r2, r2, #268	@ 0x10c
 8009e7a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009e7c:	9a02      	ldr	r2, [sp, #8]
 8009e7e:	f502 7286 	add.w	r2, r2, #268	@ 0x10c
 8009e82:	641a      	str	r2, [r3, #64]	@ 0x40
 8009e84:	9a03      	ldr	r2, [sp, #12]
 8009e86:	f502 7286 	add.w	r2, r2, #268	@ 0x10c
 8009e8a:	645a      	str	r2, [r3, #68]	@ 0x44
 8009e8c:	9a04      	ldr	r2, [sp, #16]
 8009e8e:	f502 7286 	add.w	r2, r2, #268	@ 0x10c
 8009e92:	649a      	str	r2, [r3, #72]	@ 0x48
 8009e94:	9a05      	ldr	r2, [sp, #20]
 8009e96:	f502 7286 	add.w	r2, r2, #268	@ 0x10c
 8009e9a:	64da      	str	r2, [r3, #76]	@ 0x4c
 8009e9c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e9e:	f502 7286 	add.w	r2, r2, #268	@ 0x10c
 8009ea2:	651a      	str	r2, [r3, #80]	@ 0x50
 8009ea4:	f105 0238 	add.w	r2, r5, #56	@ 0x38
 8009ea8:	655a      	str	r2, [r3, #84]	@ 0x54
 8009eaa:	2300      	movs	r3, #0
 8009eac:	4619      	mov	r1, r3
 8009eae:	e00c      	b.n	8009eca <_lf_initialize_trigger_objects+0x34d2>
 8009eb0:	f8d5 211c 	ldr.w	r2, [r5, #284]	@ 0x11c
 8009eb4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8009eb8:	483e      	ldr	r0, [pc, #248]	@ (8009fb4 <_lf_initialize_trigger_objects+0x35bc>)
 8009eba:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8009ebc:	f101 0416 	add.w	r4, r1, #22
 8009ec0:	3214      	adds	r2, #20
 8009ec2:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8009ec6:	3101      	adds	r1, #1
 8009ec8:	3301      	adds	r3, #1
 8009eca:	2b06      	cmp	r3, #6
 8009ecc:	ddf0      	ble.n	8009eb0 <_lf_initialize_trigger_objects+0x34b8>
 8009ece:	2300      	movs	r3, #0
 8009ed0:	4619      	mov	r1, r3
 8009ed2:	e00c      	b.n	8009eee <_lf_initialize_trigger_objects+0x34f6>
 8009ed4:	f8d5 2124 	ldr.w	r2, [r5, #292]	@ 0x124
 8009ed8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8009edc:	4835      	ldr	r0, [pc, #212]	@ (8009fb4 <_lf_initialize_trigger_objects+0x35bc>)
 8009ede:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8009ee0:	f101 041d 	add.w	r4, r1, #29
 8009ee4:	3214      	adds	r2, #20
 8009ee6:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8009eea:	3101      	adds	r1, #1
 8009eec:	3301      	adds	r3, #1
 8009eee:	2b06      	cmp	r3, #6
 8009ef0:	ddf0      	ble.n	8009ed4 <_lf_initialize_trigger_objects+0x34dc>
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	4619      	mov	r1, r3
 8009ef6:	e00c      	b.n	8009f12 <_lf_initialize_trigger_objects+0x351a>
 8009ef8:	f8d5 212c 	ldr.w	r2, [r5, #300]	@ 0x12c
 8009efc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8009f00:	482c      	ldr	r0, [pc, #176]	@ (8009fb4 <_lf_initialize_trigger_objects+0x35bc>)
 8009f02:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8009f04:	f101 0424 	add.w	r4, r1, #36	@ 0x24
 8009f08:	3214      	adds	r2, #20
 8009f0a:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8009f0e:	3101      	adds	r1, #1
 8009f10:	3301      	adds	r3, #1
 8009f12:	2b06      	cmp	r3, #6
 8009f14:	ddf0      	ble.n	8009ef8 <_lf_initialize_trigger_objects+0x3500>
 8009f16:	2100      	movs	r1, #0
 8009f18:	460b      	mov	r3, r1
 8009f1a:	9e06      	ldr	r6, [sp, #24]
 8009f1c:	e00c      	b.n	8009f38 <_lf_initialize_trigger_objects+0x3540>
 8009f1e:	6df2      	ldr	r2, [r6, #92]	@ 0x5c
 8009f20:	202c      	movs	r0, #44	@ 0x2c
 8009f22:	fb00 2201 	mla	r2, r0, r1, r2
 8009f26:	4823      	ldr	r0, [pc, #140]	@ (8009fb4 <_lf_initialize_trigger_objects+0x35bc>)
 8009f28:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8009f2a:	f103 042b 	add.w	r4, r3, #43	@ 0x2b
 8009f2e:	3214      	adds	r2, #20
 8009f30:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8009f34:	3301      	adds	r3, #1
 8009f36:	3101      	adds	r1, #1
 8009f38:	2906      	cmp	r1, #6
 8009f3a:	ddf0      	ble.n	8009f1e <_lf_initialize_trigger_objects+0x3526>
 8009f3c:	2100      	movs	r1, #0
 8009f3e:	9e06      	ldr	r6, [sp, #24]
 8009f40:	e00c      	b.n	8009f5c <_lf_initialize_trigger_objects+0x3564>
 8009f42:	6eb2      	ldr	r2, [r6, #104]	@ 0x68
 8009f44:	202c      	movs	r0, #44	@ 0x2c
 8009f46:	fb00 2201 	mla	r2, r0, r1, r2
 8009f4a:	481a      	ldr	r0, [pc, #104]	@ (8009fb4 <_lf_initialize_trigger_objects+0x35bc>)
 8009f4c:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8009f4e:	f103 042b 	add.w	r4, r3, #43	@ 0x2b
 8009f52:	3214      	adds	r2, #20
 8009f54:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8009f58:	3301      	adds	r3, #1
 8009f5a:	3101      	adds	r1, #1
 8009f5c:	2906      	cmp	r1, #6
 8009f5e:	ddf0      	ble.n	8009f42 <_lf_initialize_trigger_objects+0x354a>
 8009f60:	2200      	movs	r2, #0
 8009f62:	4611      	mov	r1, r2
 8009f64:	e00d      	b.n	8009f82 <_lf_initialize_trigger_objects+0x358a>
 8009f66:	f8db 3090 	ldr.w	r3, [fp, #144]	@ 0x90
 8009f6a:	202c      	movs	r0, #44	@ 0x2c
 8009f6c:	fb00 3302 	mla	r3, r0, r2, r3
 8009f70:	4810      	ldr	r0, [pc, #64]	@ (8009fb4 <_lf_initialize_trigger_objects+0x35bc>)
 8009f72:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8009f74:	f101 0439 	add.w	r4, r1, #57	@ 0x39
 8009f78:	3314      	adds	r3, #20
 8009f7a:	f840 3024 	str.w	r3, [r0, r4, lsl #2]
 8009f7e:	3101      	adds	r1, #1
 8009f80:	3201      	adds	r2, #1
 8009f82:	2a06      	cmp	r2, #6
 8009f84:	ddef      	ble.n	8009f66 <_lf_initialize_trigger_objects+0x356e>
 8009f86:	2200      	movs	r2, #0
 8009f88:	4611      	mov	r1, r2
 8009f8a:	e00d      	b.n	8009fa8 <_lf_initialize_trigger_objects+0x35b0>
 8009f8c:	f8da 314c 	ldr.w	r3, [sl, #332]	@ 0x14c
 8009f90:	202c      	movs	r0, #44	@ 0x2c
 8009f92:	fb00 3302 	mla	r3, r0, r2, r3
 8009f96:	4807      	ldr	r0, [pc, #28]	@ (8009fb4 <_lf_initialize_trigger_objects+0x35bc>)
 8009f98:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8009f9a:	f101 0440 	add.w	r4, r1, #64	@ 0x40
 8009f9e:	3314      	adds	r3, #20
 8009fa0:	f840 3024 	str.w	r3, [r0, r4, lsl #2]
 8009fa4:	3101      	adds	r1, #1
 8009fa6:	3201      	adds	r2, #1
 8009fa8:	2a06      	cmp	r2, #6
 8009faa:	ddef      	ble.n	8009f8c <_lf_initialize_trigger_objects+0x3594>
 8009fac:	2200      	movs	r2, #0
 8009fae:	4611      	mov	r1, r2
 8009fb0:	e010      	b.n	8009fd4 <_lf_initialize_trigger_objects+0x35dc>
 8009fb2:	bf00      	nop
 8009fb4:	200012b0 			@ <UNDEFINED> instruction: 0x200012b0
 8009fb8:	f8d8 30b0 	ldr.w	r3, [r8, #176]	@ 0xb0
 8009fbc:	202c      	movs	r0, #44	@ 0x2c
 8009fbe:	fb00 3302 	mla	r3, r0, r2, r3
 8009fc2:	48d2      	ldr	r0, [pc, #840]	@ (800a30c <_lf_initialize_trigger_objects+0x3914>)
 8009fc4:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8009fc6:	f101 0447 	add.w	r4, r1, #71	@ 0x47
 8009fca:	3314      	adds	r3, #20
 8009fcc:	f840 3024 	str.w	r3, [r0, r4, lsl #2]
 8009fd0:	3101      	adds	r1, #1
 8009fd2:	3201      	adds	r2, #1
 8009fd4:	2a06      	cmp	r2, #6
 8009fd6:	ddef      	ble.n	8009fb8 <_lf_initialize_trigger_objects+0x35c0>
 8009fd8:	4bcc      	ldr	r3, [pc, #816]	@ (800a30c <_lf_initialize_trigger_objects+0x3914>)
 8009fda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fdc:	3147      	adds	r1, #71	@ 0x47
 8009fde:	f108 02d0 	add.w	r2, r8, #208	@ 0xd0
 8009fe2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8009fe6:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8009fea:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8009fee:	2200      	movs	r2, #0
 8009ff0:	4630      	mov	r0, r6
 8009ff2:	4639      	mov	r1, r7
 8009ff4:	f001 f976 	bl	800b2e4 <lf_combine_deadline_and_level>
 8009ff8:	e9c5 0152 	strd	r0, r1, [r5, #328]	@ 0x148
 8009ffc:	2201      	movs	r2, #1
 8009ffe:	4630      	mov	r0, r6
 800a000:	4639      	mov	r1, r7
 800a002:	f001 f96f 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a006:	e9c5 016a 	strd	r0, r1, [r5, #424]	@ 0x1a8
 800a00a:	2202      	movs	r2, #2
 800a00c:	4630      	mov	r0, r6
 800a00e:	4639      	mov	r1, r7
 800a010:	f001 f968 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a014:	e9c5 0182 	strd	r0, r1, [r5, #520]	@ 0x208
 800a018:	2206      	movs	r2, #6
 800a01a:	4630      	mov	r0, r6
 800a01c:	4639      	mov	r1, r7
 800a01e:	f001 f961 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a022:	e9c5 019a 	strd	r0, r1, [r5, #616]	@ 0x268
 800a026:	2207      	movs	r2, #7
 800a028:	4630      	mov	r0, r6
 800a02a:	4639      	mov	r1, r7
 800a02c:	f001 f95a 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a030:	e9c5 01b2 	strd	r0, r1, [r5, #712]	@ 0x2c8
 800a034:	2208      	movs	r2, #8
 800a036:	4630      	mov	r0, r6
 800a038:	4639      	mov	r1, r7
 800a03a:	f001 f953 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a03e:	e9c5 01ca 	strd	r0, r1, [r5, #808]	@ 0x328
 800a042:	2209      	movs	r2, #9
 800a044:	4630      	mov	r0, r6
 800a046:	4639      	mov	r1, r7
 800a048:	f001 f94c 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a04c:	e9c5 01e2 	strd	r0, r1, [r5, #904]	@ 0x388
 800a050:	220a      	movs	r2, #10
 800a052:	4630      	mov	r0, r6
 800a054:	4639      	mov	r1, r7
 800a056:	f001 f945 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a05a:	e9c5 01fa 	strd	r0, r1, [r5, #1000]	@ 0x3e8
 800a05e:	2200      	movs	r2, #0
 800a060:	4630      	mov	r0, r6
 800a062:	4639      	mov	r1, r7
 800a064:	f001 f93e 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a068:	9c06      	ldr	r4, [sp, #24]
 800a06a:	e9c4 0122 	strd	r0, r1, [r4, #136]	@ 0x88
 800a06e:	2203      	movs	r2, #3
 800a070:	4630      	mov	r0, r6
 800a072:	4639      	mov	r1, r7
 800a074:	f001 f936 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a078:	e9c4 013a 	strd	r0, r1, [r4, #232]	@ 0xe8
 800a07c:	2204      	movs	r2, #4
 800a07e:	4630      	mov	r0, r6
 800a080:	4639      	mov	r1, r7
 800a082:	f001 f92f 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a086:	e9c4 0152 	strd	r0, r1, [r4, #328]	@ 0x148
 800a08a:	2205      	movs	r2, #5
 800a08c:	4630      	mov	r0, r6
 800a08e:	4639      	mov	r1, r7
 800a090:	f001 f928 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a094:	e9c4 016a 	strd	r0, r1, [r4, #424]	@ 0x1a8
 800a098:	9c30      	ldr	r4, [sp, #192]	@ 0xc0
 800a09a:	2200      	movs	r2, #0
 800a09c:	4630      	mov	r0, r6
 800a09e:	4639      	mov	r1, r7
 800a0a0:	f001 f920 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a0a4:	e9c4 011a 	strd	r0, r1, [r4, #104]	@ 0x68
 800a0a8:	2210      	movs	r2, #16
 800a0aa:	4630      	mov	r0, r6
 800a0ac:	4639      	mov	r1, r7
 800a0ae:	f001 f919 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a0b2:	e9c4 0132 	strd	r0, r1, [r4, #200]	@ 0xc8
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	4639      	mov	r1, r7
 800a0bc:	f001 f912 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a0c0:	e9cb 012c 	strd	r0, r1, [fp, #176]	@ 0xb0
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	4630      	mov	r0, r6
 800a0c8:	4639      	mov	r1, r7
 800a0ca:	f001 f90b 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a0ce:	e9cb 0144 	strd	r0, r1, [fp, #272]	@ 0x110
 800a0d2:	2202      	movs	r2, #2
 800a0d4:	4630      	mov	r0, r6
 800a0d6:	4639      	mov	r1, r7
 800a0d8:	f001 f904 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a0dc:	e9cb 015c 	strd	r0, r1, [fp, #368]	@ 0x170
 800a0e0:	2205      	movs	r2, #5
 800a0e2:	4630      	mov	r0, r6
 800a0e4:	4639      	mov	r1, r7
 800a0e6:	f001 f8fd 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a0ea:	e9cb 0174 	strd	r0, r1, [fp, #464]	@ 0x1d0
 800a0ee:	2206      	movs	r2, #6
 800a0f0:	4630      	mov	r0, r6
 800a0f2:	4639      	mov	r1, r7
 800a0f4:	f001 f8f6 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a0f8:	e9cb 018c 	strd	r0, r1, [fp, #560]	@ 0x230
 800a0fc:	220d      	movs	r2, #13
 800a0fe:	4630      	mov	r0, r6
 800a100:	4639      	mov	r1, r7
 800a102:	f001 f8ef 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a106:	f50a 6388 	add.w	r3, sl, #1088	@ 0x440
 800a10a:	e9c3 0100 	strd	r0, r1, [r3]
 800a10e:	220e      	movs	r2, #14
 800a110:	4630      	mov	r0, r6
 800a112:	4639      	mov	r1, r7
 800a114:	f001 f8e6 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a118:	f50a 6394 	add.w	r3, sl, #1184	@ 0x4a0
 800a11c:	e9c3 0100 	strd	r0, r1, [r3]
 800a120:	220f      	movs	r2, #15
 800a122:	4630      	mov	r0, r6
 800a124:	4639      	mov	r1, r7
 800a126:	f001 f8dd 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a12a:	f50a 6aa0 	add.w	sl, sl, #1280	@ 0x500
 800a12e:	e9ca 0100 	strd	r0, r1, [sl]
 800a132:	220b      	movs	r2, #11
 800a134:	4630      	mov	r0, r6
 800a136:	4639      	mov	r1, r7
 800a138:	f001 f8d4 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a13c:	9c00      	ldr	r4, [sp, #0]
 800a13e:	e9c4 0182 	strd	r0, r1, [r4, #520]	@ 0x208
 800a142:	220c      	movs	r2, #12
 800a144:	4630      	mov	r0, r6
 800a146:	4639      	mov	r1, r7
 800a148:	f001 f8cc 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a14c:	e9c4 019a 	strd	r0, r1, [r4, #616]	@ 0x268
 800a150:	220b      	movs	r2, #11
 800a152:	4630      	mov	r0, r6
 800a154:	4639      	mov	r1, r7
 800a156:	f001 f8c5 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a15a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a15c:	e9c3 0146 	strd	r0, r1, [r3, #280]	@ 0x118
 800a160:	220b      	movs	r2, #11
 800a162:	4630      	mov	r0, r6
 800a164:	4639      	mov	r1, r7
 800a166:	f001 f8bd 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a16a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a16c:	e9c3 0148 	strd	r0, r1, [r3, #288]	@ 0x120
 800a170:	220b      	movs	r2, #11
 800a172:	4630      	mov	r0, r6
 800a174:	4639      	mov	r1, r7
 800a176:	f001 f8b5 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a17a:	9c01      	ldr	r4, [sp, #4]
 800a17c:	e9c4 0182 	strd	r0, r1, [r4, #520]	@ 0x208
 800a180:	220c      	movs	r2, #12
 800a182:	4630      	mov	r0, r6
 800a184:	4639      	mov	r1, r7
 800a186:	f001 f8ad 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a18a:	e9c4 019a 	strd	r0, r1, [r4, #616]	@ 0x268
 800a18e:	220b      	movs	r2, #11
 800a190:	4630      	mov	r0, r6
 800a192:	4639      	mov	r1, r7
 800a194:	f001 f8a6 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a198:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a19a:	e9c3 0146 	strd	r0, r1, [r3, #280]	@ 0x118
 800a19e:	220b      	movs	r2, #11
 800a1a0:	4630      	mov	r0, r6
 800a1a2:	4639      	mov	r1, r7
 800a1a4:	f001 f89e 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a1a8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a1aa:	e9c3 0148 	strd	r0, r1, [r3, #288]	@ 0x120
 800a1ae:	220b      	movs	r2, #11
 800a1b0:	4630      	mov	r0, r6
 800a1b2:	4639      	mov	r1, r7
 800a1b4:	f001 f896 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a1b8:	9c02      	ldr	r4, [sp, #8]
 800a1ba:	e9c4 0182 	strd	r0, r1, [r4, #520]	@ 0x208
 800a1be:	220c      	movs	r2, #12
 800a1c0:	4630      	mov	r0, r6
 800a1c2:	4639      	mov	r1, r7
 800a1c4:	f001 f88e 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a1c8:	e9c4 019a 	strd	r0, r1, [r4, #616]	@ 0x268
 800a1cc:	220b      	movs	r2, #11
 800a1ce:	4630      	mov	r0, r6
 800a1d0:	4639      	mov	r1, r7
 800a1d2:	f001 f887 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a1d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a1d8:	e9c3 0146 	strd	r0, r1, [r3, #280]	@ 0x118
 800a1dc:	220b      	movs	r2, #11
 800a1de:	4630      	mov	r0, r6
 800a1e0:	4639      	mov	r1, r7
 800a1e2:	f001 f87f 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a1e6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a1e8:	e9c3 0148 	strd	r0, r1, [r3, #288]	@ 0x120
 800a1ec:	220b      	movs	r2, #11
 800a1ee:	4630      	mov	r0, r6
 800a1f0:	4639      	mov	r1, r7
 800a1f2:	f001 f877 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a1f6:	9c03      	ldr	r4, [sp, #12]
 800a1f8:	e9c4 0182 	strd	r0, r1, [r4, #520]	@ 0x208
 800a1fc:	220c      	movs	r2, #12
 800a1fe:	4630      	mov	r0, r6
 800a200:	4639      	mov	r1, r7
 800a202:	f001 f86f 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a206:	e9c4 019a 	strd	r0, r1, [r4, #616]	@ 0x268
 800a20a:	220b      	movs	r2, #11
 800a20c:	4630      	mov	r0, r6
 800a20e:	4639      	mov	r1, r7
 800a210:	f001 f868 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a214:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a216:	e9c3 0146 	strd	r0, r1, [r3, #280]	@ 0x118
 800a21a:	220b      	movs	r2, #11
 800a21c:	4630      	mov	r0, r6
 800a21e:	4639      	mov	r1, r7
 800a220:	f001 f860 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a224:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a226:	e9c3 0148 	strd	r0, r1, [r3, #288]	@ 0x120
 800a22a:	220b      	movs	r2, #11
 800a22c:	4630      	mov	r0, r6
 800a22e:	4639      	mov	r1, r7
 800a230:	f001 f858 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a234:	9c04      	ldr	r4, [sp, #16]
 800a236:	e9c4 0182 	strd	r0, r1, [r4, #520]	@ 0x208
 800a23a:	220c      	movs	r2, #12
 800a23c:	4630      	mov	r0, r6
 800a23e:	4639      	mov	r1, r7
 800a240:	f001 f850 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a244:	e9c4 019a 	strd	r0, r1, [r4, #616]	@ 0x268
 800a248:	220b      	movs	r2, #11
 800a24a:	4630      	mov	r0, r6
 800a24c:	4639      	mov	r1, r7
 800a24e:	f001 f849 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a252:	9b07      	ldr	r3, [sp, #28]
 800a254:	e9c3 0146 	strd	r0, r1, [r3, #280]	@ 0x118
 800a258:	220b      	movs	r2, #11
 800a25a:	4630      	mov	r0, r6
 800a25c:	4639      	mov	r1, r7
 800a25e:	f001 f841 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a262:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a264:	e9c3 0148 	strd	r0, r1, [r3, #288]	@ 0x120
 800a268:	220b      	movs	r2, #11
 800a26a:	4630      	mov	r0, r6
 800a26c:	4639      	mov	r1, r7
 800a26e:	f001 f839 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a272:	9c05      	ldr	r4, [sp, #20]
 800a274:	e9c4 0182 	strd	r0, r1, [r4, #520]	@ 0x208
 800a278:	220c      	movs	r2, #12
 800a27a:	4630      	mov	r0, r6
 800a27c:	4639      	mov	r1, r7
 800a27e:	f001 f831 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a282:	e9c4 019a 	strd	r0, r1, [r4, #616]	@ 0x268
 800a286:	220b      	movs	r2, #11
 800a288:	4630      	mov	r0, r6
 800a28a:	4639      	mov	r1, r7
 800a28c:	f001 f82a 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a290:	9b08      	ldr	r3, [sp, #32]
 800a292:	e9c3 0146 	strd	r0, r1, [r3, #280]	@ 0x118
 800a296:	220b      	movs	r2, #11
 800a298:	4630      	mov	r0, r6
 800a29a:	4639      	mov	r1, r7
 800a29c:	f001 f822 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a2a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a2a2:	e9c3 0148 	strd	r0, r1, [r3, #288]	@ 0x120
 800a2a6:	220b      	movs	r2, #11
 800a2a8:	4630      	mov	r0, r6
 800a2aa:	4639      	mov	r1, r7
 800a2ac:	f001 f81a 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a2b0:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800a2b2:	e9c4 0182 	strd	r0, r1, [r4, #520]	@ 0x208
 800a2b6:	220c      	movs	r2, #12
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	4639      	mov	r1, r7
 800a2bc:	f001 f812 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a2c0:	e9c4 019a 	strd	r0, r1, [r4, #616]	@ 0x268
 800a2c4:	220b      	movs	r2, #11
 800a2c6:	4630      	mov	r0, r6
 800a2c8:	4639      	mov	r1, r7
 800a2ca:	f001 f80b 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a2ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2d0:	e9c3 0146 	strd	r0, r1, [r3, #280]	@ 0x118
 800a2d4:	220b      	movs	r2, #11
 800a2d6:	4630      	mov	r0, r6
 800a2d8:	4639      	mov	r1, r7
 800a2da:	f001 f803 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a2de:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a2e0:	e9c3 0148 	strd	r0, r1, [r3, #288]	@ 0x120
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	4630      	mov	r0, r6
 800a2e8:	4639      	mov	r1, r7
 800a2ea:	f000 fffb 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a2ee:	e9c8 0140 	strd	r0, r1, [r8, #256]	@ 0x100
 800a2f2:	2205      	movs	r2, #5
 800a2f4:	4630      	mov	r0, r6
 800a2f6:	4639      	mov	r1, r7
 800a2f8:	f000 fff4 	bl	800b2e4 <lf_combine_deadline_and_level>
 800a2fc:	e9c8 0158 	strd	r0, r1, [r8, #352]	@ 0x160
 800a300:	b033      	add	sp, #204	@ 0xcc
 800a302:	ecbd 8b0e 	vpop	{d8-d14}
 800a306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a30a:	bf00      	nop
 800a30c:	200012b0 			@ <UNDEFINED> instruction: 0x200012b0

0800a310 <lf_terminate_execution>:
 800a310:	4770      	bx	lr

0800a312 <lf_tag_compare>:
 800a312:	b084      	sub	sp, #16
 800a314:	f10d 0c10 	add.w	ip, sp, #16
 800a318:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
 800a31c:	4601      	mov	r1, r0
 800a31e:	9a01      	ldr	r2, [sp, #4]
 800a320:	9804      	ldr	r0, [sp, #16]
 800a322:	9b05      	ldr	r3, [sp, #20]
 800a324:	4281      	cmp	r1, r0
 800a326:	eb72 0c03 	sbcs.w	ip, r2, r3
 800a32a:	db09      	blt.n	800a340 <lf_tag_compare+0x2e>
 800a32c:	4288      	cmp	r0, r1
 800a32e:	4193      	sbcs	r3, r2
 800a330:	db0a      	blt.n	800a348 <lf_tag_compare+0x36>
 800a332:	9a02      	ldr	r2, [sp, #8]
 800a334:	9b06      	ldr	r3, [sp, #24]
 800a336:	429a      	cmp	r2, r3
 800a338:	d308      	bcc.n	800a34c <lf_tag_compare+0x3a>
 800a33a:	d90a      	bls.n	800a352 <lf_tag_compare+0x40>
 800a33c:	2001      	movs	r0, #1
 800a33e:	e001      	b.n	800a344 <lf_tag_compare+0x32>
 800a340:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a344:	b004      	add	sp, #16
 800a346:	4770      	bx	lr
 800a348:	2001      	movs	r0, #1
 800a34a:	e7fb      	b.n	800a344 <lf_tag_compare+0x32>
 800a34c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a350:	e7f8      	b.n	800a344 <lf_tag_compare+0x32>
 800a352:	2000      	movs	r0, #0
 800a354:	e7f6      	b.n	800a344 <lf_tag_compare+0x32>
	...

0800a358 <lf_delay_tag>:
 800a358:	b082      	sub	sp, #8
 800a35a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a35c:	b085      	sub	sp, #20
 800a35e:	4684      	mov	ip, r0
 800a360:	a90a      	add	r1, sp, #40	@ 0x28
 800a362:	e881 000c 	stmia.w	r1, {r2, r3}
 800a366:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 800a368:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800a36a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a36e:	bf08      	it	eq
 800a370:	2a00      	cmpeq	r2, #0
 800a372:	d01d      	beq.n	800a3b0 <lf_delay_tag+0x58>
 800a374:	4696      	mov	lr, r2
 800a376:	461c      	mov	r4, r3
 800a378:	2d00      	cmp	r5, #0
 800a37a:	db19      	blt.n	800a3b0 <lf_delay_tag+0x58>
 800a37c:	43f3      	mvns	r3, r6
 800a37e:	429a      	cmp	r2, r3
 800a380:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800a384:	eba3 0305 	sub.w	r3, r3, r5
 800a388:	eb74 0303 	sbcs.w	r3, r4, r3
 800a38c:	da1a      	bge.n	800a3c4 <lf_delay_tag+0x6c>
 800a38e:	ab0a      	add	r3, sp, #40	@ 0x28
 800a390:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a392:	af04      	add	r7, sp, #16
 800a394:	e907 000f 	stmdb	r7, {r0, r1, r2, r3}
 800a398:	ea56 0305 	orrs.w	r3, r6, r5
 800a39c:	d117      	bne.n	800a3ce <lf_delay_tag+0x76>
 800a39e:	4613      	mov	r3, r2
 800a3a0:	3301      	adds	r3, #1
 800a3a2:	9302      	str	r3, [sp, #8]
 800a3a4:	ab04      	add	r3, sp, #16
 800a3a6:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800a3aa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800a3ae:	e003      	b.n	800a3b8 <lf_delay_tag+0x60>
 800a3b0:	ab0a      	add	r3, sp, #40	@ 0x28
 800a3b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a3b4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800a3b8:	4660      	mov	r0, ip
 800a3ba:	b005      	add	sp, #20
 800a3bc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800a3c0:	b002      	add	sp, #8
 800a3c2:	4770      	bx	lr
 800a3c4:	4b06      	ldr	r3, [pc, #24]	@ (800a3e0 <lf_delay_tag+0x88>)
 800a3c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a3c8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800a3cc:	e7f4      	b.n	800a3b8 <lf_delay_tag+0x60>
 800a3ce:	eb1e 0606 	adds.w	r6, lr, r6
 800a3d2:	eb44 0405 	adc.w	r4, r4, r5
 800a3d6:	9600      	str	r6, [sp, #0]
 800a3d8:	9401      	str	r4, [sp, #4]
 800a3da:	2300      	movs	r3, #0
 800a3dc:	9302      	str	r3, [sp, #8]
 800a3de:	e7e1      	b.n	800a3a4 <lf_delay_tag+0x4c>
 800a3e0:	0800e028 	stmdaeq	r0, {r3, r5, sp, lr, pc}

0800a3e4 <lf_time_logical>:
 800a3e4:	e9d0 0104 	ldrd	r0, r1, [r0, #16]
 800a3e8:	4770      	bx	lr
	...

0800a3ec <lf_time_logical_elapsed>:
 800a3ec:	b508      	push	{r3, lr}
 800a3ee:	f7ff fff9 	bl	800a3e4 <lf_time_logical>
 800a3f2:	4a03      	ldr	r2, [pc, #12]	@ (800a400 <lf_time_logical_elapsed+0x14>)
 800a3f4:	6813      	ldr	r3, [r2, #0]
 800a3f6:	6852      	ldr	r2, [r2, #4]
 800a3f8:	1ac0      	subs	r0, r0, r3
 800a3fa:	eb61 0102 	sbc.w	r1, r1, r2
 800a3fe:	bd08      	pop	{r3, pc}
 800a400:	20000228 	andcs	r0, r0, r8, lsr #4

0800a404 <lf_time_physical>:
 800a404:	b500      	push	{lr}
 800a406:	b083      	sub	sp, #12
 800a408:	4668      	mov	r0, sp
 800a40a:	f000 f88d 	bl	800a528 <lf_clock_gettime>
 800a40e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a412:	b003      	add	sp, #12
 800a414:	f85d fb04 	ldr.w	pc, [sp], #4

0800a418 <lf_time_physical_elapsed>:
 800a418:	b508      	push	{r3, lr}
 800a41a:	f7ff fff3 	bl	800a404 <lf_time_physical>
 800a41e:	4a03      	ldr	r2, [pc, #12]	@ (800a42c <lf_time_physical_elapsed+0x14>)
 800a420:	6813      	ldr	r3, [r2, #0]
 800a422:	6852      	ldr	r2, [r2, #4]
 800a424:	1ac0      	subs	r0, r0, r3
 800a426:	eb61 0102 	sbc.w	r1, r1, r2
 800a42a:	bd08      	pop	{r3, pc}
 800a42c:	20000228 	andcs	r0, r0, r8, lsr #4

0800a430 <lf_time_start>:
 800a430:	4b01      	ldr	r3, [pc, #4]	@ (800a438 <lf_time_start+0x8>)
 800a432:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a436:	4770      	bx	lr
 800a438:	20000228 	andcs	r0, r0, r8, lsr #4

0800a43c <lf_comma_separated_time>:
 800a43c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a440:	b090      	sub	sp, #64	@ 0x40
 800a442:	4605      	mov	r5, r0
 800a444:	4619      	mov	r1, r3
 800a446:	ea52 0301 	orrs.w	r3, r2, r1
 800a44a:	d005      	beq.n	800a458 <lf_comma_separated_time+0x1c>
 800a44c:	4610      	mov	r0, r2
 800a44e:	2900      	cmp	r1, #0
 800a450:	db07      	blt.n	800a462 <lf_comma_separated_time+0x26>
 800a452:	2600      	movs	r6, #0
 800a454:	2400      	movs	r4, #0
 800a456:	e018      	b.n	800a48a <lf_comma_separated_time+0x4e>
 800a458:	4b2f      	ldr	r3, [pc, #188]	@ (800a518 <lf_comma_separated_time+0xdc>)
 800a45a:	881b      	ldrh	r3, [r3, #0]
 800a45c:	8003      	strh	r3, [r0, #0]
 800a45e:	2601      	movs	r6, #1
 800a460:	e055      	b.n	800a50e <lf_comma_separated_time+0xd2>
 800a462:	4b2e      	ldr	r3, [pc, #184]	@ (800a51c <lf_comma_separated_time+0xe0>)
 800a464:	881b      	ldrh	r3, [r3, #0]
 800a466:	f825 3b01 	strh.w	r3, [r5], #1
 800a46a:	2601      	movs	r6, #1
 800a46c:	e7f2      	b.n	800a454 <lf_comma_separated_time+0x18>
 800a46e:	1c67      	adds	r7, r4, #1
 800a470:	ab10      	add	r3, sp, #64	@ 0x40
 800a472:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800a476:	f844 0c38 	str.w	r0, [r4, #-56]
 800a47a:	f844 1c34 	str.w	r1, [r4, #-52]
 800a47e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a482:	2300      	movs	r3, #0
 800a484:	f7f6 f9f6 	bl	8000874 <__aeabi_ldivmod>
 800a488:	463c      	mov	r4, r7
 800a48a:	2801      	cmp	r0, #1
 800a48c:	f171 0300 	sbcs.w	r3, r1, #0
 800a490:	daed      	bge.n	800a46e <lf_comma_separated_time+0x32>
 800a492:	3c01      	subs	r4, #1
 800a494:	ab10      	add	r3, sp, #64	@ 0x40
 800a496:	eb03 01c4 	add.w	r1, r3, r4, lsl #3
 800a49a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a49e:	2300      	movs	r3, #0
 800a4a0:	e951 010e 	ldrd	r0, r1, [r1, #-56]	@ 0x38
 800a4a4:	f7f6 f9e6 	bl	8000874 <__aeabi_ldivmod>
 800a4a8:	4690      	mov	r8, r2
 800a4aa:	461f      	mov	r7, r3
 800a4ac:	9200      	str	r2, [sp, #0]
 800a4ae:	9301      	str	r3, [sp, #4]
 800a4b0:	4a1b      	ldr	r2, [pc, #108]	@ (800a520 <lf_comma_separated_time+0xe4>)
 800a4b2:	2105      	movs	r1, #5
 800a4b4:	4628      	mov	r0, r5
 800a4b6:	f002 ffcd 	bl	800d454 <sniprintf>
 800a4ba:	f1b8 0f64 	cmp.w	r8, #100	@ 0x64
 800a4be:	f177 0300 	sbcs.w	r3, r7, #0
 800a4c2:	db02      	blt.n	800a4ca <lf_comma_separated_time+0x8e>
 800a4c4:	3503      	adds	r5, #3
 800a4c6:	3603      	adds	r6, #3
 800a4c8:	e01e      	b.n	800a508 <lf_comma_separated_time+0xcc>
 800a4ca:	f1b8 0f0a 	cmp.w	r8, #10
 800a4ce:	f177 0700 	sbcs.w	r7, r7, #0
 800a4d2:	db02      	blt.n	800a4da <lf_comma_separated_time+0x9e>
 800a4d4:	3502      	adds	r5, #2
 800a4d6:	3602      	adds	r6, #2
 800a4d8:	e016      	b.n	800a508 <lf_comma_separated_time+0xcc>
 800a4da:	3501      	adds	r5, #1
 800a4dc:	3601      	adds	r6, #1
 800a4de:	e013      	b.n	800a508 <lf_comma_separated_time+0xcc>
 800a4e0:	ab10      	add	r3, sp, #64	@ 0x40
 800a4e2:	eb03 01c7 	add.w	r1, r3, r7, lsl #3
 800a4e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	e951 010e 	ldrd	r0, r1, [r1, #-56]	@ 0x38
 800a4f0:	f7f6 f9c0 	bl	8000874 <__aeabi_ldivmod>
 800a4f4:	e9cd 2300 	strd	r2, r3, [sp]
 800a4f8:	4a0a      	ldr	r2, [pc, #40]	@ (800a524 <lf_comma_separated_time+0xe8>)
 800a4fa:	2108      	movs	r1, #8
 800a4fc:	4628      	mov	r0, r5
 800a4fe:	f002 ffa9 	bl	800d454 <sniprintf>
 800a502:	3504      	adds	r5, #4
 800a504:	3604      	adds	r6, #4
 800a506:	463c      	mov	r4, r7
 800a508:	1e67      	subs	r7, r4, #1
 800a50a:	2c00      	cmp	r4, #0
 800a50c:	dce8      	bgt.n	800a4e0 <lf_comma_separated_time+0xa4>
 800a50e:	4630      	mov	r0, r6
 800a510:	b010      	add	sp, #64	@ 0x40
 800a512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a516:	bf00      	nop
 800a518:	0800e30c 	stmdaeq	r0, {r2, r3, r8, r9, sp, lr, pc}
 800a51c:	0800e310 	stmdaeq	r0, {r4, r8, r9, sp, lr, pc}
 800a520:	0800e314 	stmdaeq	r0, {r2, r4, r8, r9, sp, lr, pc}
 800a524:	0800e31c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sp, lr, pc}

0800a528 <lf_clock_gettime>:
 800a528:	b530      	push	{r4, r5, lr}
 800a52a:	b083      	sub	sp, #12
 800a52c:	4604      	mov	r4, r0
 800a52e:	f002 f9d5 	bl	800c8dc <_lf_clock_gettime>
 800a532:	4605      	mov	r5, r0
 800a534:	b190      	cbz	r0, 800a55c <lf_clock_gettime+0x34>
 800a536:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800a53a:	4628      	mov	r0, r5
 800a53c:	b003      	add	sp, #12
 800a53e:	bd30      	pop	{r4, r5, pc}
 800a540:	1c50      	adds	r0, r2, #1
 800a542:	f143 0100 	adc.w	r1, r3, #0
 800a546:	6020      	str	r0, [r4, #0]
 800a548:	6061      	str	r1, [r4, #4]
 800a54a:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a54e:	e9cd 0100 	strd	r0, r1, [sp]
 800a552:	4809      	ldr	r0, [pc, #36]	@ (800a578 <lf_clock_gettime+0x50>)
 800a554:	f002 fafb 	bl	800cb4e <lf_atomic_bool_compare_and_swap64>
 800a558:	2800      	cmp	r0, #0
 800a55a:	d1ee      	bne.n	800a53a <lf_clock_gettime+0x12>
 800a55c:	2200      	movs	r2, #0
 800a55e:	2300      	movs	r3, #0
 800a560:	4805      	ldr	r0, [pc, #20]	@ (800a578 <lf_clock_gettime+0x50>)
 800a562:	f002 fadf 	bl	800cb24 <lf_atomic_fetch_add64>
 800a566:	4602      	mov	r2, r0
 800a568:	460b      	mov	r3, r1
 800a56a:	6820      	ldr	r0, [r4, #0]
 800a56c:	6861      	ldr	r1, [r4, #4]
 800a56e:	4290      	cmp	r0, r2
 800a570:	4199      	sbcs	r1, r3
 800a572:	daea      	bge.n	800a54a <lf_clock_gettime+0x22>
 800a574:	e7e4      	b.n	800a540 <lf_clock_gettime+0x18>
 800a576:	bf00      	nop
 800a578:	20000230 	andcs	r0, r0, r0, lsr r2

0800a57c <lf_clock_interruptable_sleep_until_locked>:
 800a57c:	b508      	push	{r3, lr}
 800a57e:	f002 fa13 	bl	800c9a8 <_lf_interruptable_sleep_until_locked>
 800a582:	bd08      	pop	{r3, pc}

0800a584 <mixed_radix_incr>:
 800a584:	b430      	push	{r4, r5}
 800a586:	2200      	movs	r2, #0
 800a588:	e003      	b.n	800a592 <mixed_radix_incr+0xe>
 800a58a:	2400      	movs	r4, #0
 800a58c:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 800a590:	3201      	adds	r2, #1
 800a592:	6803      	ldr	r3, [r0, #0]
 800a594:	4293      	cmp	r3, r2
 800a596:	dd11      	ble.n	800a5bc <mixed_radix_incr+0x38>
 800a598:	68c3      	ldr	r3, [r0, #12]
 800a59a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a59e:	6844      	ldr	r4, [r0, #4]
 800a5a0:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800a5a4:	3101      	adds	r1, #1
 800a5a6:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 800a5aa:	6841      	ldr	r1, [r0, #4]
 800a5ac:	6884      	ldr	r4, [r0, #8]
 800a5ae:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 800a5b2:	f851 5023 	ldr.w	r5, [r1, r3, lsl #2]
 800a5b6:	42a5      	cmp	r5, r4
 800a5b8:	dae7      	bge.n	800a58a <mixed_radix_incr+0x6>
 800a5ba:	e006      	b.n	800a5ca <mixed_radix_incr+0x46>
 800a5bc:	6843      	ldr	r3, [r0, #4]
 800a5be:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 800a5c2:	3a01      	subs	r2, #1
 800a5c4:	2100      	movs	r1, #0
 800a5c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a5ca:	bc30      	pop	{r4, r5}
 800a5cc:	4770      	bx	lr

0800a5ce <mixed_radix_parent>:
 800a5ce:	b410      	push	{r4}
 800a5d0:	4603      	mov	r3, r0
 800a5d2:	2201      	movs	r2, #1
 800a5d4:	2000      	movs	r0, #0
 800a5d6:	e00a      	b.n	800a5ee <mixed_radix_parent+0x20>
 800a5d8:	685c      	ldr	r4, [r3, #4]
 800a5da:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 800a5de:	fb02 0004 	mla	r0, r2, r4, r0
 800a5e2:	689c      	ldr	r4, [r3, #8]
 800a5e4:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 800a5e8:	fb04 f202 	mul.w	r2, r4, r2
 800a5ec:	3101      	adds	r1, #1
 800a5ee:	681c      	ldr	r4, [r3, #0]
 800a5f0:	428c      	cmp	r4, r1
 800a5f2:	dcf1      	bgt.n	800a5d8 <mixed_radix_parent+0xa>
 800a5f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5f8:	4770      	bx	lr

0800a5fa <mixed_radix_to_int>:
 800a5fa:	b508      	push	{r3, lr}
 800a5fc:	2100      	movs	r1, #0
 800a5fe:	f7ff ffe6 	bl	800a5ce <mixed_radix_parent>
 800a602:	bd08      	pop	{r3, pc}

0800a604 <lf_allocate>:
 800a604:	b570      	push	{r4, r5, r6, lr}
 800a606:	4614      	mov	r4, r2
 800a608:	f002 fc20 	bl	800ce4c <calloc>
 800a60c:	4605      	mov	r5, r0
 800a60e:	b160      	cbz	r0, 800a62a <lf_allocate+0x26>
 800a610:	b14c      	cbz	r4, 800a626 <lf_allocate+0x22>
 800a612:	2108      	movs	r1, #8
 800a614:	2001      	movs	r0, #1
 800a616:	f002 fc19 	bl	800ce4c <calloc>
 800a61a:	4606      	mov	r6, r0
 800a61c:	b148      	cbz	r0, 800a632 <lf_allocate+0x2e>
 800a61e:	6035      	str	r5, [r6, #0]
 800a620:	6823      	ldr	r3, [r4, #0]
 800a622:	6026      	str	r6, [r4, #0]
 800a624:	6073      	str	r3, [r6, #4]
 800a626:	4628      	mov	r0, r5
 800a628:	bd70      	pop	{r4, r5, r6, pc}
 800a62a:	4804      	ldr	r0, [pc, #16]	@ (800a63c <lf_allocate+0x38>)
 800a62c:	f001 fd66 	bl	800c0fc <lf_print_error_and_exit>
 800a630:	e7ee      	b.n	800a610 <lf_allocate+0xc>
 800a632:	4802      	ldr	r0, [pc, #8]	@ (800a63c <lf_allocate+0x38>)
 800a634:	f001 fd62 	bl	800c0fc <lf_print_error_and_exit>
 800a638:	e7f1      	b.n	800a61e <lf_allocate+0x1a>
 800a63a:	bf00      	nop
 800a63c:	0800e324 	stmdaeq	r0, {r2, r5, r8, r9, sp, lr, pc}

0800a640 <lf_new_reactor>:
 800a640:	b508      	push	{r3, lr}
 800a642:	4601      	mov	r1, r0
 800a644:	4a02      	ldr	r2, [pc, #8]	@ (800a650 <lf_new_reactor+0x10>)
 800a646:	2001      	movs	r0, #1
 800a648:	f7ff ffdc 	bl	800a604 <lf_allocate>
 800a64c:	bd08      	pop	{r3, pc}
 800a64e:	bf00      	nop
 800a650:	20001354 	andcs	r1, r0, r4, asr r3

0800a654 <lf_free>:
 800a654:	b180      	cbz	r0, 800a678 <lf_free+0x24>
 800a656:	b570      	push	{r4, r5, r6, lr}
 800a658:	4606      	mov	r6, r0
 800a65a:	6804      	ldr	r4, [r0, #0]
 800a65c:	e007      	b.n	800a66e <lf_free+0x1a>
 800a65e:	6820      	ldr	r0, [r4, #0]
 800a660:	f002 fd64 	bl	800d12c <free>
 800a664:	6865      	ldr	r5, [r4, #4]
 800a666:	4620      	mov	r0, r4
 800a668:	f002 fd60 	bl	800d12c <free>
 800a66c:	462c      	mov	r4, r5
 800a66e:	2c00      	cmp	r4, #0
 800a670:	d1f5      	bne.n	800a65e <lf_free+0xa>
 800a672:	2300      	movs	r3, #0
 800a674:	6033      	str	r3, [r6, #0]
 800a676:	bd70      	pop	{r4, r5, r6, pc}
 800a678:	4770      	bx	lr

0800a67a <lf_free_reactor>:
 800a67a:	b510      	push	{r4, lr}
 800a67c:	4604      	mov	r4, r0
 800a67e:	f7ff ffe9 	bl	800a654 <lf_free>
 800a682:	4620      	mov	r0, r4
 800a684:	f002 fd52 	bl	800d12c <free>
 800a688:	bd10      	pop	{r4, pc}
	...

0800a68c <lf_free_all_reactors>:
 800a68c:	b538      	push	{r3, r4, r5, lr}
 800a68e:	4b08      	ldr	r3, [pc, #32]	@ (800a6b0 <lf_free_all_reactors+0x24>)
 800a690:	681c      	ldr	r4, [r3, #0]
 800a692:	e007      	b.n	800a6a4 <lf_free_all_reactors+0x18>
 800a694:	6820      	ldr	r0, [r4, #0]
 800a696:	f7ff fff0 	bl	800a67a <lf_free_reactor>
 800a69a:	6865      	ldr	r5, [r4, #4]
 800a69c:	4620      	mov	r0, r4
 800a69e:	f002 fd45 	bl	800d12c <free>
 800a6a2:	462c      	mov	r4, r5
 800a6a4:	2c00      	cmp	r4, #0
 800a6a6:	d1f5      	bne.n	800a694 <lf_free_all_reactors+0x8>
 800a6a8:	4b01      	ldr	r3, [pc, #4]	@ (800a6b0 <lf_free_all_reactors+0x24>)
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	601a      	str	r2, [r3, #0]
 800a6ae:	bd38      	pop	{r3, r4, r5, pc}
 800a6b0:	20001354 	andcs	r1, r0, r4, asr r3

0800a6b4 <lf_set_stop_tag>:
 800a6b4:	b082      	sub	sp, #8
 800a6b6:	b510      	push	{r4, lr}
 800a6b8:	b084      	sub	sp, #16
 800a6ba:	4604      	mov	r4, r0
 800a6bc:	a906      	add	r1, sp, #24
 800a6be:	e881 000c 	stmia.w	r1, {r2, r3}
 800a6c2:	f100 0320 	add.w	r3, r0, #32
 800a6c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a6c8:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800a6cc:	ab06      	add	r3, sp, #24
 800a6ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a6d0:	f7ff fe1f 	bl	800a312 <lf_tag_compare>
 800a6d4:	2800      	cmp	r0, #0
 800a6d6:	db04      	blt.n	800a6e2 <lf_set_stop_tag+0x2e>
 800a6d8:	b004      	add	sp, #16
 800a6da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6de:	b002      	add	sp, #8
 800a6e0:	4770      	bx	lr
 800a6e2:	3420      	adds	r4, #32
 800a6e4:	ab06      	add	r3, sp, #24
 800a6e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a6e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800a6ec:	e7f4      	b.n	800a6d8 <lf_set_stop_tag+0x24>

0800a6ee <_lf_start_time_step>:
 800a6ee:	7843      	ldrb	r3, [r0, #1]
 800a6f0:	b903      	cbnz	r3, 800a6f4 <_lf_start_time_step+0x6>
 800a6f2:	4770      	bx	lr
 800a6f4:	b570      	push	{r4, r5, r6, lr}
 800a6f6:	4605      	mov	r5, r0
 800a6f8:	f000 ff16 	bl	800b528 <_lf_free_token_copies>
 800a6fc:	6c2c      	ldr	r4, [r5, #64]	@ 0x40
 800a6fe:	6c68      	ldr	r0, [r5, #68]	@ 0x44
 800a700:	6beb      	ldr	r3, [r5, #60]	@ 0x3c
 800a702:	4283      	cmp	r3, r0
 800a704:	da01      	bge.n	800a70a <_lf_start_time_step+0x1c>
 800a706:	6bac      	ldr	r4, [r5, #56]	@ 0x38
 800a708:	4618      	mov	r0, r3
 800a70a:	2300      	movs	r3, #0
 800a70c:	e004      	b.n	800a718 <_lf_start_time_step+0x2a>
 800a70e:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 800a712:	2100      	movs	r1, #0
 800a714:	7011      	strb	r1, [r2, #0]
 800a716:	3301      	adds	r3, #1
 800a718:	4298      	cmp	r0, r3
 800a71a:	dcf8      	bgt.n	800a70e <_lf_start_time_step+0x20>
 800a71c:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 800a71e:	b1ab      	cbz	r3, 800a74c <_lf_start_time_step+0x5e>
 800a720:	2400      	movs	r4, #0
 800a722:	e000      	b.n	800a726 <_lf_start_time_step+0x38>
 800a724:	3401      	adds	r4, #1
 800a726:	f105 0648 	add.w	r6, r5, #72	@ 0x48
 800a72a:	4630      	mov	r0, r6
 800a72c:	f001 fa28 	bl	800bb80 <vector_size>
 800a730:	4284      	cmp	r4, r0
 800a732:	d20b      	bcs.n	800a74c <_lf_start_time_step+0x5e>
 800a734:	4621      	mov	r1, r4
 800a736:	4630      	mov	r0, r6
 800a738:	f001 fa03 	bl	800bb42 <vector_at>
 800a73c:	2800      	cmp	r0, #0
 800a73e:	d0f1      	beq.n	800a724 <_lf_start_time_step+0x36>
 800a740:	6803      	ldr	r3, [r0, #0]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d0ee      	beq.n	800a724 <_lf_start_time_step+0x36>
 800a746:	2200      	movs	r2, #0
 800a748:	601a      	str	r2, [r3, #0]
 800a74a:	e7eb      	b.n	800a724 <_lf_start_time_step+0x36>
 800a74c:	2300      	movs	r3, #0
 800a74e:	646b      	str	r3, [r5, #68]	@ 0x44
 800a750:	bd70      	pop	{r4, r5, r6, pc}

0800a752 <lf_is_tag_after_stop_tag>:
 800a752:	b082      	sub	sp, #8
 800a754:	b500      	push	{lr}
 800a756:	b085      	sub	sp, #20
 800a758:	a906      	add	r1, sp, #24
 800a75a:	e881 000c 	stmia.w	r1, {r2, r3}
 800a75e:	3020      	adds	r0, #32
 800a760:	c80f      	ldmia	r0, {r0, r1, r2, r3}
 800a762:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800a766:	ab06      	add	r3, sp, #24
 800a768:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a76a:	f7ff fdd2 	bl	800a312 <lf_tag_compare>
 800a76e:	2800      	cmp	r0, #0
 800a770:	bfd4      	ite	le
 800a772:	2000      	movle	r0, #0
 800a774:	2001      	movgt	r0, #1
 800a776:	b005      	add	sp, #20
 800a778:	f85d eb04 	ldr.w	lr, [sp], #4
 800a77c:	b002      	add	sp, #8
 800a77e:	4770      	bx	lr

0800a780 <lf_get_new_event>:
 800a780:	b510      	push	{r4, lr}
 800a782:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 800a784:	f001 fbe3 	bl	800bf4e <pqueue_tag_pop>
 800a788:	4604      	mov	r4, r0
 800a78a:	b108      	cbz	r0, 800a790 <lf_get_new_event+0x10>
 800a78c:	4620      	mov	r0, r4
 800a78e:	bd10      	pop	{r4, pc}
 800a790:	2120      	movs	r1, #32
 800a792:	2001      	movs	r0, #1
 800a794:	f002 fb5a 	bl	800ce4c <calloc>
 800a798:	4604      	mov	r4, r0
 800a79a:	2800      	cmp	r0, #0
 800a79c:	d1f6      	bne.n	800a78c <lf_get_new_event+0xc>
 800a79e:	4802      	ldr	r0, [pc, #8]	@ (800a7a8 <lf_get_new_event+0x28>)
 800a7a0:	f001 fcac 	bl	800c0fc <lf_print_error_and_exit>
 800a7a4:	e7f2      	b.n	800a78c <lf_get_new_event+0xc>
 800a7a6:	bf00      	nop
 800a7a8:	0800e324 	stmdaeq	r0, {r2, r5, r8, r9, sp, lr, pc}

0800a7ac <_lf_initialize_timer>:
 800a7ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7ae:	b087      	sub	sp, #28
 800a7b0:	4606      	mov	r6, r0
 800a7b2:	460d      	mov	r5, r1
 800a7b4:	6cc8      	ldr	r0, [r1, #76]	@ 0x4c
 800a7b6:	f001 fdf5 	bl	800c3a4 <_lf_mode_is_active>
 800a7ba:	b130      	cbz	r0, 800a7ca <_lf_initialize_timer+0x1e>
 800a7bc:	6a2f      	ldr	r7, [r5, #32]
 800a7be:	6a6c      	ldr	r4, [r5, #36]	@ 0x24
 800a7c0:	ea57 0304 	orrs.w	r3, r7, r4
 800a7c4:	d127      	bne.n	800a816 <_lf_initialize_timer+0x6a>
 800a7c6:	2400      	movs	r4, #0
 800a7c8:	e01d      	b.n	800a806 <_lf_initialize_timer+0x5a>
 800a7ca:	4630      	mov	r0, r6
 800a7cc:	f7ff ffd8 	bl	800a780 <lf_get_new_event>
 800a7d0:	4604      	mov	r4, r0
 800a7d2:	6185      	str	r5, [r0, #24]
 800a7d4:	4630      	mov	r0, r6
 800a7d6:	f7ff fe05 	bl	800a3e4 <lf_time_logical>
 800a7da:	6a2a      	ldr	r2, [r5, #32]
 800a7dc:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800a7de:	1880      	adds	r0, r0, r2
 800a7e0:	eb43 0301 	adc.w	r3, r3, r1
 800a7e4:	6020      	str	r0, [r4, #0]
 800a7e6:	6063      	str	r3, [r4, #4]
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	60a3      	str	r3, [r4, #8]
 800a7ec:	4620      	mov	r0, r4
 800a7ee:	f001 fd95 	bl	800c31c <_lf_add_suspended_event>
 800a7f2:	e025      	b.n	800a840 <_lf_initialize_timer+0x94>
 800a7f4:	696b      	ldr	r3, [r5, #20]
 800a7f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a7fa:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 800a7fe:	4630      	mov	r0, r6
 800a800:	f001 f82a 	bl	800b858 <_lf_trigger_reaction>
 800a804:	3401      	adds	r4, #1
 800a806:	69ab      	ldr	r3, [r5, #24]
 800a808:	42a3      	cmp	r3, r4
 800a80a:	dcf3      	bgt.n	800a7f4 <_lf_initialize_timer+0x48>
 800a80c:	6aaf      	ldr	r7, [r5, #40]	@ 0x28
 800a80e:	6aec      	ldr	r4, [r5, #44]	@ 0x2c
 800a810:	ea57 0304 	orrs.w	r3, r7, r4
 800a814:	d014      	beq.n	800a840 <_lf_initialize_timer+0x94>
 800a816:	4630      	mov	r0, r6
 800a818:	f7ff fde4 	bl	800a3e4 <lf_time_logical>
 800a81c:	19c0      	adds	r0, r0, r7
 800a81e:	eb44 0401 	adc.w	r4, r4, r1
 800a822:	9002      	str	r0, [sp, #8]
 800a824:	9403      	str	r4, [sp, #12]
 800a826:	2300      	movs	r3, #0
 800a828:	9304      	str	r3, [sp, #16]
 800a82a:	ab06      	add	r3, sp, #24
 800a82c:	e913 0003 	ldmdb	r3, {r0, r1}
 800a830:	e88d 0003 	stmia.w	sp, {r0, r1}
 800a834:	ab02      	add	r3, sp, #8
 800a836:	cb0c      	ldmia	r3, {r2, r3}
 800a838:	4630      	mov	r0, r6
 800a83a:	f7ff ff8a 	bl	800a752 <lf_is_tag_after_stop_tag>
 800a83e:	b108      	cbz	r0, 800a844 <_lf_initialize_timer+0x98>
 800a840:	b007      	add	sp, #28
 800a842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a844:	4630      	mov	r0, r6
 800a846:	f7ff ff9b 	bl	800a780 <lf_get_new_event>
 800a84a:	4604      	mov	r4, r0
 800a84c:	6185      	str	r5, [r0, #24]
 800a84e:	ab06      	add	r3, sp, #24
 800a850:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800a854:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800a858:	4621      	mov	r1, r4
 800a85a:	6b30      	ldr	r0, [r6, #48]	@ 0x30
 800a85c:	f001 fb6b 	bl	800bf36 <pqueue_tag_insert>
 800a860:	e7ee      	b.n	800a840 <_lf_initialize_timer+0x94>

0800a862 <_lf_trigger_startup_reactions>:
 800a862:	b530      	push	{r4, r5, lr}
 800a864:	b085      	sub	sp, #20
 800a866:	4605      	mov	r5, r0
 800a868:	2400      	movs	r4, #0
 800a86a:	e000      	b.n	800a86e <_lf_trigger_startup_reactions+0xc>
 800a86c:	3401      	adds	r4, #1
 800a86e:	6eea      	ldr	r2, [r5, #108]	@ 0x6c
 800a870:	42a2      	cmp	r2, r4
 800a872:	dd0d      	ble.n	800a890 <_lf_trigger_startup_reactions+0x2e>
 800a874:	6eab      	ldr	r3, [r5, #104]	@ 0x68
 800a876:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 800a87a:	2900      	cmp	r1, #0
 800a87c:	d0f6      	beq.n	800a86c <_lf_trigger_startup_reactions+0xa>
 800a87e:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 800a880:	2b00      	cmp	r3, #0
 800a882:	d1f3      	bne.n	800a86c <_lf_trigger_startup_reactions+0xa>
 800a884:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a888:	4628      	mov	r0, r5
 800a88a:	f000 ffe5 	bl	800b858 <_lf_trigger_reaction>
 800a88e:	e7ed      	b.n	800a86c <_lf_trigger_startup_reactions+0xa>
 800a890:	f8d5 3080 	ldr.w	r3, [r5, #128]	@ 0x80
 800a894:	b14b      	cbz	r3, 800a8aa <_lf_trigger_startup_reactions+0x48>
 800a896:	6899      	ldr	r1, [r3, #8]
 800a898:	9102      	str	r1, [sp, #8]
 800a89a:	685b      	ldr	r3, [r3, #4]
 800a89c:	9301      	str	r3, [sp, #4]
 800a89e:	2300      	movs	r3, #0
 800a8a0:	9300      	str	r3, [sp, #0]
 800a8a2:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 800a8a4:	4628      	mov	r0, r5
 800a8a6:	f001 fda5 	bl	800c3f4 <_lf_handle_mode_startup_reset_reactions>
 800a8aa:	b005      	add	sp, #20
 800a8ac:	bd30      	pop	{r4, r5, pc}

0800a8ae <_lf_trigger_shutdown_reactions>:
 800a8ae:	b538      	push	{r3, r4, r5, lr}
 800a8b0:	4605      	mov	r5, r0
 800a8b2:	2400      	movs	r4, #0
 800a8b4:	e000      	b.n	800a8b8 <_lf_trigger_shutdown_reactions+0xa>
 800a8b6:	3401      	adds	r4, #1
 800a8b8:	6f6a      	ldr	r2, [r5, #116]	@ 0x74
 800a8ba:	42a2      	cmp	r2, r4
 800a8bc:	dd0d      	ble.n	800a8da <_lf_trigger_shutdown_reactions+0x2c>
 800a8be:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800a8c0:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 800a8c4:	2900      	cmp	r1, #0
 800a8c6:	d0f6      	beq.n	800a8b6 <_lf_trigger_shutdown_reactions+0x8>
 800a8c8:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 800a8ca:	2b00      	cmp	r3, #0
 800a8cc:	d1f3      	bne.n	800a8b6 <_lf_trigger_shutdown_reactions+0x8>
 800a8ce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a8d2:	4628      	mov	r0, r5
 800a8d4:	f000 ffc0 	bl	800b858 <_lf_trigger_reaction>
 800a8d8:	e7ed      	b.n	800a8b6 <_lf_trigger_shutdown_reactions+0x8>
 800a8da:	f8d5 3080 	ldr.w	r3, [r5, #128]	@ 0x80
 800a8de:	b11b      	cbz	r3, 800a8e8 <_lf_trigger_shutdown_reactions+0x3a>
 800a8e0:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 800a8e2:	4628      	mov	r0, r5
 800a8e4:	f001 fe0e 	bl	800c504 <_lf_handle_mode_shutdown_reactions>
 800a8e8:	bd38      	pop	{r3, r4, r5, pc}
 800a8ea:	0000      	movs	r0, r0
 800a8ec:	0000      	movs	r0, r0
	...

0800a8f0 <lf_recycle_event>:
 800a8f0:	b508      	push	{r3, lr}
 800a8f2:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800a910 <lf_recycle_event+0x20>
 800a8f6:	ed81 7b00 	vstr	d7, [r1]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	608a      	str	r2, [r1, #8]
 800a8fe:	618a      	str	r2, [r1, #24]
 800a900:	61ca      	str	r2, [r1, #28]
 800a902:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 800a904:	f001 fb17 	bl	800bf36 <pqueue_tag_insert>
 800a908:	bd08      	pop	{r3, pc}
 800a90a:	bf00      	nop
 800a90c:	f3af 8000 	nop.w
	...

0800a918 <_lf_pop_events>:
 800a918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a91c:	b084      	sub	sp, #16
 800a91e:	4607      	mov	r7, r0
 800a920:	f001 ffb3 	bl	800c88a <_lf_handle_mode_triggered_reactions>
 800a924:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a926:	f001 fb0e 	bl	800bf46 <pqueue_tag_peek>
 800a92a:	4604      	mov	r4, r0
 800a92c:	e04c      	b.n	800a9c8 <_lf_pop_events+0xb0>
 800a92e:	4601      	mov	r1, r0
 800a930:	4638      	mov	r0, r7
 800a932:	f7ff ffdd 	bl	800a8f0 <lf_recycle_event>
 800a936:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a938:	f001 fb05 	bl	800bf46 <pqueue_tag_peek>
 800a93c:	4604      	mov	r4, r0
 800a93e:	e043      	b.n	800a9c8 <_lf_pop_events+0xb0>
 800a940:	4833      	ldr	r0, [pc, #204]	@ (800aa10 <_lf_pop_events+0xf8>)
 800a942:	f001 fbcd 	bl	800c0e0 <lf_print_warning>
 800a946:	e057      	b.n	800a9f8 <_lf_pop_events+0xe0>
 800a948:	3401      	adds	r4, #1
 800a94a:	69ab      	ldr	r3, [r5, #24]
 800a94c:	699a      	ldr	r2, [r3, #24]
 800a94e:	4294      	cmp	r4, r2
 800a950:	da12      	bge.n	800a978 <_lf_pop_events+0x60>
 800a952:	695b      	ldr	r3, [r3, #20]
 800a954:	f853 6024 	ldr.w	r6, [r3, r4, lsl #2]
 800a958:	f896 3030 	ldrb.w	r3, [r6, #48]	@ 0x30
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d1f3      	bne.n	800a948 <_lf_pop_events+0x30>
 800a960:	6db0      	ldr	r0, [r6, #88]	@ 0x58
 800a962:	f001 fd1f 	bl	800c3a4 <_lf_mode_is_active>
 800a966:	2800      	cmp	r0, #0
 800a968:	d0ee      	beq.n	800a948 <_lf_pop_events+0x30>
 800a96a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a96e:	4631      	mov	r1, r6
 800a970:	4638      	mov	r0, r7
 800a972:	f000 ff71 	bl	800b858 <_lf_trigger_reaction>
 800a976:	e7e7      	b.n	800a948 <_lf_pop_events+0x30>
 800a978:	2201      	movs	r2, #1
 800a97a:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
 800a97e:	69a9      	ldr	r1, [r5, #24]
 800a980:	7f0b      	ldrb	r3, [r1, #28]
 800a982:	b12b      	cbz	r3, 800a990 <_lf_pop_events+0x78>
 800a984:	6a8a      	ldr	r2, [r1, #40]	@ 0x28
 800a986:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 800a988:	2a01      	cmp	r2, #1
 800a98a:	f173 0000 	sbcs.w	r0, r3, #0
 800a98e:	da36      	bge.n	800a9fe <_lf_pop_events+0xe6>
 800a990:	2101      	movs	r1, #1
 800a992:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 800a996:	f002 f8b9 	bl	800cb0c <lf_atomic_fetch_add>
 800a99a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a99c:	4283      	cmp	r3, r0
 800a99e:	dd04      	ble.n	800a9aa <_lf_pop_events+0x92>
 800a9a0:	69ab      	ldr	r3, [r5, #24]
 800a9a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a9a4:	3349      	adds	r3, #73	@ 0x49
 800a9a6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800a9aa:	4641      	mov	r1, r8
 800a9ac:	69a8      	ldr	r0, [r5, #24]
 800a9ae:	f000 fdab 	bl	800b508 <_lf_replace_template_token>
 800a9b2:	4640      	mov	r0, r8
 800a9b4:	f000 fd30 	bl	800b418 <_lf_done_using>
 800a9b8:	4629      	mov	r1, r5
 800a9ba:	4638      	mov	r0, r7
 800a9bc:	f7ff ff98 	bl	800a8f0 <lf_recycle_event>
 800a9c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a9c2:	f001 fac0 	bl	800bf46 <pqueue_tag_peek>
 800a9c6:	4604      	mov	r4, r0
 800a9c8:	b1fc      	cbz	r4, 800aa0a <_lf_pop_events+0xf2>
 800a9ca:	f107 0310 	add.w	r3, r7, #16
 800a9ce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800a9d0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800a9d4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800a9d8:	f7ff fc9b 	bl	800a312 <lf_tag_compare>
 800a9dc:	4604      	mov	r4, r0
 800a9de:	b9a0      	cbnz	r0, 800aa0a <_lf_pop_events+0xf2>
 800a9e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a9e2:	f001 fab4 	bl	800bf4e <pqueue_tag_pop>
 800a9e6:	4605      	mov	r5, r0
 800a9e8:	6983      	ldr	r3, [r0, #24]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d09f      	beq.n	800a92e <_lf_pop_events+0x16>
 800a9ee:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800a9f0:	f001 fcd8 	bl	800c3a4 <_lf_mode_is_active>
 800a9f4:	2800      	cmp	r0, #0
 800a9f6:	d0a3      	beq.n	800a940 <_lf_pop_events+0x28>
 800a9f8:	f8d5 801c 	ldr.w	r8, [r5, #28]
 800a9fc:	e7a5      	b.n	800a94a <_lf_pop_events+0x32>
 800a9fe:	2000      	movs	r0, #0
 800aa00:	9000      	str	r0, [sp, #0]
 800aa02:	4638      	mov	r0, r7
 800aa04:	f7f9 f81c 	bl	8003a40 <lf_schedule_trigger>
 800aa08:	e7cf      	b.n	800a9aa <_lf_pop_events+0x92>
 800aa0a:	b004      	add	sp, #16
 800aa0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa10:	0800e334 	stmdaeq	r0, {r2, r4, r5, r8, r9, sp, lr, pc}

0800aa14 <_lf_initialize_timers>:
 800aa14:	b538      	push	{r3, r4, r5, lr}
 800aa16:	4605      	mov	r5, r0
 800aa18:	2400      	movs	r4, #0
 800aa1a:	e000      	b.n	800aa1e <_lf_initialize_timers+0xa>
 800aa1c:	3401      	adds	r4, #1
 800aa1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa20:	42a3      	cmp	r3, r4
 800aa22:	dd08      	ble.n	800aa36 <_lf_initialize_timers+0x22>
 800aa24:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 800aa26:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 800aa2a:	2900      	cmp	r1, #0
 800aa2c:	d0f6      	beq.n	800aa1c <_lf_initialize_timers+0x8>
 800aa2e:	4628      	mov	r0, r5
 800aa30:	f7ff febc 	bl	800a7ac <_lf_initialize_timer>
 800aa34:	e7f2      	b.n	800aa1c <_lf_initialize_timers+0x8>
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	dc00      	bgt.n	800aa3c <_lf_initialize_timers+0x28>
 800aa3a:	bd38      	pop	{r3, r4, r5, pc}
 800aa3c:	4628      	mov	r0, r5
 800aa3e:	f7ff fe9f 	bl	800a780 <lf_get_new_event>
 800aa42:	4601      	mov	r1, r0
 800aa44:	4628      	mov	r0, r5
 800aa46:	f7ff ff53 	bl	800a8f0 <lf_recycle_event>
 800aa4a:	e7f6      	b.n	800aa3a <_lf_initialize_timers+0x26>

0800aa4c <_lf_create_dummy_events>:
 800aa4c:	b082      	sub	sp, #8
 800aa4e:	b508      	push	{r3, lr}
 800aa50:	a902      	add	r1, sp, #8
 800aa52:	e881 000c 	stmia.w	r1, {r2, r3}
 800aa56:	f7ff fe93 	bl	800a780 <lf_get_new_event>
 800aa5a:	4684      	mov	ip, r0
 800aa5c:	ab02      	add	r3, sp, #8
 800aa5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800aa60:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800aa64:	2300      	movs	r3, #0
 800aa66:	f8cc 3018 	str.w	r3, [ip, #24]
 800aa6a:	4660      	mov	r0, ip
 800aa6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800aa70:	b002      	add	sp, #8
 800aa72:	4770      	bx	lr

0800aa74 <lf_replace_token>:
 800aa74:	b538      	push	{r3, r4, r5, lr}
 800aa76:	4604      	mov	r4, r0
 800aa78:	460d      	mov	r5, r1
 800aa7a:	69c0      	ldr	r0, [r0, #28]
 800aa7c:	4288      	cmp	r0, r1
 800aa7e:	d001      	beq.n	800aa84 <lf_replace_token+0x10>
 800aa80:	f000 fcca 	bl	800b418 <_lf_done_using>
 800aa84:	61e5      	str	r5, [r4, #28]
 800aa86:	bd38      	pop	{r3, r4, r5, pc}

0800aa88 <_lf_schedule_at_tag>:
 800aa88:	b082      	sub	sp, #8
 800aa8a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aa8e:	b08d      	sub	sp, #52	@ 0x34
 800aa90:	4605      	mov	r5, r0
 800aa92:	460f      	mov	r7, r1
 800aa94:	a914      	add	r1, sp, #80	@ 0x50
 800aa96:	e881 000c 	stmia.w	r1, {r2, r3}
 800aa9a:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 800aa9c:	ac04      	add	r4, sp, #16
 800aa9e:	f100 0310 	add.w	r3, r0, #16
 800aaa2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800aaa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800aaa8:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800aaac:	ab14      	add	r3, sp, #80	@ 0x50
 800aaae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800aab0:	f7ff fc2f 	bl	800a312 <lf_tag_compare>
 800aab4:	2800      	cmp	r0, #0
 800aab6:	dd48      	ble.n	800ab4a <_lf_schedule_at_tag+0xc2>
 800aab8:	b116      	cbz	r6, 800aac0 <_lf_schedule_at_tag+0x38>
 800aaba:	68f3      	ldr	r3, [r6, #12]
 800aabc:	3301      	adds	r3, #1
 800aabe:	60f3      	str	r3, [r6, #12]
 800aac0:	ab16      	add	r3, sp, #88	@ 0x58
 800aac2:	e893 0003 	ldmia.w	r3, {r0, r1}
 800aac6:	e88d 0003 	stmia.w	sp, {r0, r1}
 800aaca:	ab14      	add	r3, sp, #80	@ 0x50
 800aacc:	cb0c      	ldmia	r3, {r2, r3}
 800aace:	4628      	mov	r0, r5
 800aad0:	f7ff fe3f 	bl	800a752 <lf_is_tag_after_stop_tag>
 800aad4:	2800      	cmp	r0, #0
 800aad6:	d141      	bne.n	800ab5c <_lf_schedule_at_tag+0xd4>
 800aad8:	4628      	mov	r0, r5
 800aada:	f7ff fe51 	bl	800a780 <lf_get_new_event>
 800aade:	4604      	mov	r4, r0
 800aae0:	ab14      	add	r3, sp, #80	@ 0x50
 800aae2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800aae4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800aae8:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	@ 0x50
 800aaec:	61a7      	str	r7, [r4, #24]
 800aaee:	61e6      	str	r6, [r4, #28]
 800aaf0:	4621      	mov	r1, r4
 800aaf2:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 800aaf4:	f001 fa23 	bl	800bf3e <pqueue_tag_find_equal_same_tag>
 800aaf8:	b1d8      	cbz	r0, 800ab32 <_lf_schedule_at_tag+0xaa>
 800aafa:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800aafe:	2b01      	cmp	r3, #1
 800ab00:	d035      	beq.n	800ab6e <_lf_schedule_at_tag+0xe6>
 800ab02:	2b02      	cmp	r3, #2
 800ab04:	d043      	beq.n	800ab8e <_lf_schedule_at_tag+0x106>
 800ab06:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 800ab08:	3601      	adds	r6, #1
 800ab0a:	9616      	str	r6, [sp, #88]	@ 0x58
 800ab0c:	ab14      	add	r3, sp, #80	@ 0x50
 800ab0e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ab10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ab14:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800ab18:	960a      	str	r6, [sp, #40]	@ 0x28
 800ab1a:	ab0c      	add	r3, sp, #48	@ 0x30
 800ab1c:	e913 0003 	ldmdb	r3, {r0, r1}
 800ab20:	e88d 0003 	stmia.w	sp, {r0, r1}
 800ab24:	ab08      	add	r3, sp, #32
 800ab26:	cb0c      	ldmia	r3, {r2, r3}
 800ab28:	4628      	mov	r0, r5
 800ab2a:	f7ff fe12 	bl	800a752 <lf_is_tag_after_stop_tag>
 800ab2e:	2800      	cmp	r0, #0
 800ab30:	d136      	bne.n	800aba0 <_lf_schedule_at_tag+0x118>
 800ab32:	4621      	mov	r1, r4
 800ab34:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 800ab36:	f001 f9fe 	bl	800bf36 <pqueue_tag_insert>
 800ab3a:	6de8      	ldr	r0, [r5, #92]	@ 0x5c
 800ab3c:	1c43      	adds	r3, r0, #1
 800ab3e:	65eb      	str	r3, [r5, #92]	@ 0x5c
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	da1f      	bge.n	800ab84 <_lf_schedule_at_tag+0xfc>
 800ab44:	2301      	movs	r3, #1
 800ab46:	65eb      	str	r3, [r5, #92]	@ 0x5c
 800ab48:	e01c      	b.n	800ab84 <_lf_schedule_at_tag+0xfc>
 800ab4a:	786b      	ldrb	r3, [r5, #1]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d0b3      	beq.n	800aab8 <_lf_schedule_at_tag+0x30>
 800ab50:	4816      	ldr	r0, [pc, #88]	@ (800abac <_lf_schedule_at_tag+0x124>)
 800ab52:	f001 fac5 	bl	800c0e0 <lf_print_warning>
 800ab56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab5a:	e013      	b.n	800ab84 <_lf_schedule_at_tag+0xfc>
 800ab5c:	4814      	ldr	r0, [pc, #80]	@ (800abb0 <_lf_schedule_at_tag+0x128>)
 800ab5e:	f001 fabf 	bl	800c0e0 <lf_print_warning>
 800ab62:	4630      	mov	r0, r6
 800ab64:	f000 fc58 	bl	800b418 <_lf_done_using>
 800ab68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab6c:	e00a      	b.n	800ab84 <_lf_schedule_at_tag+0xfc>
 800ab6e:	69c3      	ldr	r3, [r0, #28]
 800ab70:	42b3      	cmp	r3, r6
 800ab72:	d002      	beq.n	800ab7a <_lf_schedule_at_tag+0xf2>
 800ab74:	4630      	mov	r0, r6
 800ab76:	f000 fc4f 	bl	800b418 <_lf_done_using>
 800ab7a:	4621      	mov	r1, r4
 800ab7c:	4628      	mov	r0, r5
 800ab7e:	f7ff feb7 	bl	800a8f0 <lf_recycle_event>
 800ab82:	2000      	movs	r0, #0
 800ab84:	b00d      	add	sp, #52	@ 0x34
 800ab86:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ab8a:	b002      	add	sp, #8
 800ab8c:	4770      	bx	lr
 800ab8e:	4631      	mov	r1, r6
 800ab90:	f7ff ff70 	bl	800aa74 <lf_replace_token>
 800ab94:	4621      	mov	r1, r4
 800ab96:	4628      	mov	r0, r5
 800ab98:	f7ff feaa 	bl	800a8f0 <lf_recycle_event>
 800ab9c:	2000      	movs	r0, #0
 800ab9e:	e7f1      	b.n	800ab84 <_lf_schedule_at_tag+0xfc>
 800aba0:	4621      	mov	r1, r4
 800aba2:	4628      	mov	r0, r5
 800aba4:	f7ff fea4 	bl	800a8f0 <lf_recycle_event>
 800aba8:	2000      	movs	r0, #0
 800abaa:	e7eb      	b.n	800ab84 <_lf_schedule_at_tag+0xfc>
 800abac:	0800e398 	stmdaeq	r0, {r3, r4, r7, r8, r9, sp, lr, pc}
 800abb0:	0800e3ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sp, lr, pc}

0800abb4 <_lf_advance_tag>:
 800abb4:	b082      	sub	sp, #8
 800abb6:	b570      	push	{r4, r5, r6, lr}
 800abb8:	b086      	sub	sp, #24
 800abba:	4604      	mov	r4, r0
 800abbc:	a90a      	add	r1, sp, #40	@ 0x28
 800abbe:	e881 000c 	stmia.w	r1, {r2, r3}
 800abc2:	c90f      	ldmia	r1, {r0, r1, r2, r3}
 800abc4:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800abc8:	f104 0310 	add.w	r3, r4, #16
 800abcc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800abce:	f7ff fba0 	bl	800a312 <lf_tag_compare>
 800abd2:	2800      	cmp	r0, #0
 800abd4:	da09      	bge.n	800abea <_lf_advance_tag+0x36>
 800abd6:	3410      	adds	r4, #16
 800abd8:	ab0a      	add	r3, sp, #40	@ 0x28
 800abda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800abdc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800abe0:	b006      	add	sp, #24
 800abe2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800abe6:	b002      	add	sp, #8
 800abe8:	4770      	bx	lr
 800abea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800abec:	4b0a      	ldr	r3, [pc, #40]	@ (800ac18 <_lf_advance_tag+0x64>)
 800abee:	6818      	ldr	r0, [r3, #0]
 800abf0:	685e      	ldr	r6, [r3, #4]
 800abf2:	6921      	ldr	r1, [r4, #16]
 800abf4:	6965      	ldr	r5, [r4, #20]
 800abf6:	1a12      	subs	r2, r2, r0
 800abf8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800abfa:	eb63 0306 	sbc.w	r3, r3, r6
 800abfe:	69a4      	ldr	r4, [r4, #24]
 800ac00:	9404      	str	r4, [sp, #16]
 800ac02:	1a09      	subs	r1, r1, r0
 800ac04:	eb65 0506 	sbc.w	r5, r5, r6
 800ac08:	9102      	str	r1, [sp, #8]
 800ac0a:	9503      	str	r5, [sp, #12]
 800ac0c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ac0e:	9100      	str	r1, [sp, #0]
 800ac10:	4802      	ldr	r0, [pc, #8]	@ (800ac1c <_lf_advance_tag+0x68>)
 800ac12:	f001 fa73 	bl	800c0fc <lf_print_error_and_exit>
 800ac16:	e7e3      	b.n	800abe0 <_lf_advance_tag+0x2c>
 800ac18:	20000228 	andcs	r0, r0, r8, lsr #4
 800ac1c:	0800e434 	stmdaeq	r0, {r2, r4, r5, sl, sp, lr, pc}

0800ac20 <_lf_invoke_reaction>:
 800ac20:	b510      	push	{r4, lr}
 800ac22:	460c      	mov	r4, r1
 800ac24:	684b      	ldr	r3, [r1, #4]
 800ac26:	6059      	str	r1, [r3, #4]
 800ac28:	680b      	ldr	r3, [r1, #0]
 800ac2a:	6848      	ldr	r0, [r1, #4]
 800ac2c:	4798      	blx	r3
 800ac2e:	6863      	ldr	r3, [r4, #4]
 800ac30:	2200      	movs	r2, #0
 800ac32:	605a      	str	r2, [r3, #4]
 800ac34:	bd10      	pop	{r4, pc}

0800ac36 <schedule_output_reactions>:
 800ac36:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac3a:	b087      	sub	sp, #28
 800ac3c:	4683      	mov	fp, r0
 800ac3e:	4691      	mov	r9, r2
 800ac40:	9205      	str	r2, [sp, #20]
 800ac42:	2500      	movs	r5, #0
 800ac44:	46a8      	mov	r8, r5
 800ac46:	462f      	mov	r7, r5
 800ac48:	460a      	mov	r2, r1
 800ac4a:	e03a      	b.n	800acc2 <schedule_output_reactions+0x8c>
 800ac4c:	69eb      	ldr	r3, [r5, #28]
 800ac4e:	4553      	cmp	r3, sl
 800ac50:	d116      	bne.n	800ac80 <schedule_output_reactions+0x4a>
 800ac52:	462f      	mov	r7, r5
 800ac54:	e004      	b.n	800ac60 <schedule_output_reactions+0x2a>
 800ac56:	464a      	mov	r2, r9
 800ac58:	4629      	mov	r1, r5
 800ac5a:	4658      	mov	r0, fp
 800ac5c:	f000 fdfc 	bl	800b858 <_lf_trigger_reaction>
 800ac60:	3401      	adds	r4, #1
 800ac62:	69b3      	ldr	r3, [r6, #24]
 800ac64:	42a3      	cmp	r3, r4
 800ac66:	dd14      	ble.n	800ac92 <schedule_output_reactions+0x5c>
 800ac68:	6973      	ldr	r3, [r6, #20]
 800ac6a:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 800ac6e:	2d00      	cmp	r5, #0
 800ac70:	d0f6      	beq.n	800ac60 <schedule_output_reactions+0x2a>
 800ac72:	42af      	cmp	r7, r5
 800ac74:	d0f4      	beq.n	800ac60 <schedule_output_reactions+0x2a>
 800ac76:	f108 0801 	add.w	r8, r8, #1
 800ac7a:	f1b8 0f01 	cmp.w	r8, #1
 800ac7e:	d0e5      	beq.n	800ac4c <schedule_output_reactions+0x16>
 800ac80:	2f00      	cmp	r7, #0
 800ac82:	d0e8      	beq.n	800ac56 <schedule_output_reactions+0x20>
 800ac84:	464a      	mov	r2, r9
 800ac86:	4639      	mov	r1, r7
 800ac88:	4658      	mov	r0, fp
 800ac8a:	f000 fde5 	bl	800b858 <_lf_trigger_reaction>
 800ac8e:	2700      	movs	r7, #0
 800ac90:	e7e1      	b.n	800ac56 <schedule_output_reactions+0x20>
 800ac92:	9901      	ldr	r1, [sp, #4]
 800ac94:	9803      	ldr	r0, [sp, #12]
 800ac96:	4652      	mov	r2, sl
 800ac98:	f8dd a008 	ldr.w	sl, [sp, #8]
 800ac9c:	f10a 0a01 	add.w	sl, sl, #1
 800aca0:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 800aca2:	585b      	ldr	r3, [r3, r1]
 800aca4:	4553      	cmp	r3, sl
 800aca6:	dd0a      	ble.n	800acbe <schedule_output_reactions+0x88>
 800aca8:	f850 602a 	ldr.w	r6, [r0, sl, lsl #2]
 800acac:	2e00      	cmp	r6, #0
 800acae:	d0f5      	beq.n	800ac9c <schedule_output_reactions+0x66>
 800acb0:	2400      	movs	r4, #0
 800acb2:	9101      	str	r1, [sp, #4]
 800acb4:	f8cd a008 	str.w	sl, [sp, #8]
 800acb8:	9003      	str	r0, [sp, #12]
 800acba:	4692      	mov	sl, r2
 800acbc:	e7d1      	b.n	800ac62 <schedule_output_reactions+0x2c>
 800acbe:	9d04      	ldr	r5, [sp, #16]
 800acc0:	3501      	adds	r5, #1
 800acc2:	6a13      	ldr	r3, [r2, #32]
 800acc4:	42ab      	cmp	r3, r5
 800acc6:	d90e      	bls.n	800ace6 <schedule_output_reactions+0xb0>
 800acc8:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 800acca:	00a9      	lsls	r1, r5, #2
 800accc:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d0f5      	beq.n	800acc0 <schedule_output_reactions+0x8a>
 800acd4:	781b      	ldrb	r3, [r3, #0]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d0f2      	beq.n	800acc0 <schedule_output_reactions+0x8a>
 800acda:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800acdc:	5858      	ldr	r0, [r3, r1]
 800acde:	f04f 0a00 	mov.w	sl, #0
 800ace2:	9504      	str	r5, [sp, #16]
 800ace4:	e7dc      	b.n	800aca0 <schedule_output_reactions+0x6a>
 800ace6:	b35f      	cbz	r7, 800ad40 <schedule_output_reactions+0x10a>
 800ace8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acea:	2b00      	cmp	r3, #0
 800acec:	db1a      	blt.n	800ad24 <schedule_output_reactions+0xee>
 800acee:	f7ff fb89 	bl	800a404 <lf_time_physical>
 800acf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acf4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800acf6:	ea53 0402 	orrs.w	r4, r3, r2
 800acfa:	d009      	beq.n	800ad10 <schedule_output_reactions+0xda>
 800acfc:	f8db 5010 	ldr.w	r5, [fp, #16]
 800ad00:	f8db 4014 	ldr.w	r4, [fp, #20]
 800ad04:	195b      	adds	r3, r3, r5
 800ad06:	eb42 0204 	adc.w	r2, r2, r4
 800ad0a:	4283      	cmp	r3, r0
 800ad0c:	418a      	sbcs	r2, r1
 800ad0e:	da09      	bge.n	800ad24 <schedule_output_reactions+0xee>
 800ad10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad12:	b193      	cbz	r3, 800ad3a <schedule_output_reactions+0x104>
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	4798      	blx	r3
 800ad18:	9a05      	ldr	r2, [sp, #20]
 800ad1a:	4639      	mov	r1, r7
 800ad1c:	4658      	mov	r0, fp
 800ad1e:	f7ff ff8a 	bl	800ac36 <schedule_output_reactions>
 800ad22:	e00a      	b.n	800ad3a <schedule_output_reactions+0x104>
 800ad24:	9c05      	ldr	r4, [sp, #20]
 800ad26:	4622      	mov	r2, r4
 800ad28:	4639      	mov	r1, r7
 800ad2a:	4658      	mov	r0, fp
 800ad2c:	f7ff ff78 	bl	800ac20 <_lf_invoke_reaction>
 800ad30:	4622      	mov	r2, r4
 800ad32:	4639      	mov	r1, r7
 800ad34:	4658      	mov	r0, fp
 800ad36:	f7ff ff7e 	bl	800ac36 <schedule_output_reactions>
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
 800ad40:	b007      	add	sp, #28
 800ad42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800ad48 <usage>:
 800ad48:	b570      	push	{r4, r5, r6, lr}
 800ad4a:	4605      	mov	r5, r0
 800ad4c:	460e      	mov	r6, r1
 800ad4e:	481a      	ldr	r0, [pc, #104]	@ (800adb8 <usage+0x70>)
 800ad50:	f002 fdf0 	bl	800d934 <puts>
 800ad54:	4819      	ldr	r0, [pc, #100]	@ (800adbc <usage+0x74>)
 800ad56:	f002 fded 	bl	800d934 <puts>
 800ad5a:	4819      	ldr	r0, [pc, #100]	@ (800adc0 <usage+0x78>)
 800ad5c:	f002 fdea 	bl	800d934 <puts>
 800ad60:	4818      	ldr	r0, [pc, #96]	@ (800adc4 <usage+0x7c>)
 800ad62:	f002 fde7 	bl	800d934 <puts>
 800ad66:	4818      	ldr	r0, [pc, #96]	@ (800adc8 <usage+0x80>)
 800ad68:	f002 fde4 	bl	800d934 <puts>
 800ad6c:	4817      	ldr	r0, [pc, #92]	@ (800adcc <usage+0x84>)
 800ad6e:	f002 fde1 	bl	800d934 <puts>
 800ad72:	4817      	ldr	r0, [pc, #92]	@ (800add0 <usage+0x88>)
 800ad74:	f002 fdde 	bl	800d934 <puts>
 800ad78:	4816      	ldr	r0, [pc, #88]	@ (800add4 <usage+0x8c>)
 800ad7a:	f002 fddb 	bl	800d934 <puts>
 800ad7e:	4816      	ldr	r0, [pc, #88]	@ (800add8 <usage+0x90>)
 800ad80:	f002 fdd8 	bl	800d934 <puts>
 800ad84:	4815      	ldr	r0, [pc, #84]	@ (800addc <usage+0x94>)
 800ad86:	f002 fdd5 	bl	800d934 <puts>
 800ad8a:	4815      	ldr	r0, [pc, #84]	@ (800ade0 <usage+0x98>)
 800ad8c:	f002 fdd2 	bl	800d934 <puts>
 800ad90:	4814      	ldr	r0, [pc, #80]	@ (800ade4 <usage+0x9c>)
 800ad92:	f002 fdcf 	bl	800d934 <puts>
 800ad96:	4814      	ldr	r0, [pc, #80]	@ (800ade8 <usage+0xa0>)
 800ad98:	f002 fdcc 	bl	800d934 <puts>
 800ad9c:	2400      	movs	r4, #0
 800ad9e:	e005      	b.n	800adac <usage+0x64>
 800ada0:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 800ada4:	4811      	ldr	r0, [pc, #68]	@ (800adec <usage+0xa4>)
 800ada6:	f002 fd5d 	bl	800d864 <iprintf>
 800adaa:	3401      	adds	r4, #1
 800adac:	42ac      	cmp	r4, r5
 800adae:	dbf7      	blt.n	800ada0 <usage+0x58>
 800adb0:	480f      	ldr	r0, [pc, #60]	@ (800adf0 <usage+0xa8>)
 800adb2:	f002 fdbf 	bl	800d934 <puts>
 800adb6:	bd70      	pop	{r4, r5, r6, pc}
 800adb8:	0800e4c0 	stmdaeq	r0, {r6, r7, sl, sp, lr, pc}
 800adbc:	0800e4dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, sp, lr, pc}
 800adc0:	0800e4f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, sp, lr, pc}
 800adc4:	0800e538 	stmdaeq	r0, {r3, r4, r5, r8, sl, sp, lr, pc}
 800adc8:	0800e55c 	stmdaeq	r0, {r2, r3, r4, r6, r8, sl, sp, lr, pc}
 800adcc:	0800e5a8 	stmdaeq	r0, {r3, r5, r7, r8, sl, sp, lr, pc}
 800add0:	0800e5f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
 800add4:	0800e60c 	stmdaeq	r0, {r2, r3, r9, sl, sp, lr, pc}
 800add8:	0800e658 	stmdaeq	r0, {r3, r4, r6, r9, sl, sp, lr, pc}
 800addc:	0800e66c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, sp, lr, pc}
 800ade0:	0800e6a8 	stmdaeq	r0, {r3, r5, r7, r9, sl, sp, lr, pc}
 800ade4:	0800e6b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, sp, lr, pc}
 800ade8:	0800e6f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
 800adec:	0800e704 	stmdaeq	r0, {r2, r8, r9, sl, sp, lr, pc}
 800adf0:	0800e708 	stmdaeq	r0, {r3, r8, r9, sl, sp, lr, pc}

0800adf4 <process_args>:
 800adf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800adf8:	4680      	mov	r8, r0
 800adfa:	460f      	mov	r7, r1
 800adfc:	2401      	movs	r4, #1
 800adfe:	e00d      	b.n	800ae1c <process_args+0x28>
 800ae00:	45b0      	cmp	r8, r6
 800ae02:	dd54      	ble.n	800aeae <process_args+0xba>
 800ae04:	3402      	adds	r4, #2
 800ae06:	f857 5026 	ldr.w	r5, [r7, r6, lsl #2]
 800ae0a:	49b0      	ldr	r1, [pc, #704]	@ (800b0cc <process_args+0x2d8>)
 800ae0c:	4628      	mov	r0, r5
 800ae0e:	f7f5 fd9b 	bl	8000948 <strcmp>
 800ae12:	2800      	cmp	r0, #0
 800ae14:	d154      	bne.n	800aec0 <process_args+0xcc>
 800ae16:	4bae      	ldr	r3, [pc, #696]	@ (800b0d0 <process_args+0x2dc>)
 800ae18:	2201      	movs	r2, #1
 800ae1a:	701a      	strb	r2, [r3, #0]
 800ae1c:	4544      	cmp	r4, r8
 800ae1e:	f280 81bd 	bge.w	800b19c <process_args+0x3a8>
 800ae22:	1c66      	adds	r6, r4, #1
 800ae24:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ae28:	49aa      	ldr	r1, [pc, #680]	@ (800b0d4 <process_args+0x2e0>)
 800ae2a:	4628      	mov	r0, r5
 800ae2c:	f7f5 fd8c 	bl	8000948 <strcmp>
 800ae30:	2800      	cmp	r0, #0
 800ae32:	d0e5      	beq.n	800ae00 <process_args+0xc>
 800ae34:	49a8      	ldr	r1, [pc, #672]	@ (800b0d8 <process_args+0x2e4>)
 800ae36:	4628      	mov	r0, r5
 800ae38:	f7f5 fd86 	bl	8000948 <strcmp>
 800ae3c:	2800      	cmp	r0, #0
 800ae3e:	d0df      	beq.n	800ae00 <process_args+0xc>
 800ae40:	49a6      	ldr	r1, [pc, #664]	@ (800b0dc <process_args+0x2e8>)
 800ae42:	4628      	mov	r0, r5
 800ae44:	f7f5 fd80 	bl	8000948 <strcmp>
 800ae48:	b158      	cbz	r0, 800ae62 <process_args+0x6e>
 800ae4a:	49a5      	ldr	r1, [pc, #660]	@ (800b0e0 <process_args+0x2ec>)
 800ae4c:	4628      	mov	r0, r5
 800ae4e:	f7f5 fd7b 	bl	8000948 <strcmp>
 800ae52:	b130      	cbz	r0, 800ae62 <process_args+0x6e>
 800ae54:	49a3      	ldr	r1, [pc, #652]	@ (800b0e4 <process_args+0x2f0>)
 800ae56:	4628      	mov	r0, r5
 800ae58:	f7f5 fd76 	bl	8000948 <strcmp>
 800ae5c:	2800      	cmp	r0, #0
 800ae5e:	f040 80ee 	bne.w	800b03e <process_args+0x24a>
 800ae62:	1ca3      	adds	r3, r4, #2
 800ae64:	4543      	cmp	r3, r8
 800ae66:	da39      	bge.n	800aedc <process_args+0xe8>
 800ae68:	f857 9026 	ldr.w	r9, [r7, r6, lsl #2]
 800ae6c:	3403      	adds	r4, #3
 800ae6e:	f857 a023 	ldr.w	sl, [r7, r3, lsl #2]
 800ae72:	4648      	mov	r0, r9
 800ae74:	f002 fe10 	bl	800da98 <atoll>
 800ae78:	4605      	mov	r5, r0
 800ae7a:	460e      	mov	r6, r1
 800ae7c:	4b9a      	ldr	r3, [pc, #616]	@ (800b0e8 <process_args+0x2f4>)
 800ae7e:	6018      	str	r0, [r3, #0]
 800ae80:	6059      	str	r1, [r3, #4]
 800ae82:	ea50 0301 	orrs.w	r3, r0, r1
 800ae86:	d103      	bne.n	800ae90 <process_args+0x9c>
 800ae88:	f899 3000 	ldrb.w	r3, [r9]
 800ae8c:	2b30      	cmp	r3, #48	@ 0x30
 800ae8e:	d12e      	bne.n	800aeee <process_args+0xfa>
 800ae90:	2203      	movs	r2, #3
 800ae92:	4996      	ldr	r1, [pc, #600]	@ (800b0ec <process_args+0x2f8>)
 800ae94:	4650      	mov	r0, sl
 800ae96:	f002 fd6f 	bl	800d978 <strncmp>
 800ae9a:	bb90      	cbnz	r0, 800af02 <process_args+0x10e>
 800ae9c:	4a94      	ldr	r2, [pc, #592]	@ (800b0f0 <process_args+0x2fc>)
 800ae9e:	fba5 5302 	umull	r5, r3, r5, r2
 800aea2:	fb02 3306 	mla	r3, r2, r6, r3
 800aea6:	4a90      	ldr	r2, [pc, #576]	@ (800b0e8 <process_args+0x2f4>)
 800aea8:	6015      	str	r5, [r2, #0]
 800aeaa:	6053      	str	r3, [r2, #4]
 800aeac:	e7b6      	b.n	800ae1c <process_args+0x28>
 800aeae:	4891      	ldr	r0, [pc, #580]	@ (800b0f4 <process_args+0x300>)
 800aeb0:	f001 f8fe 	bl	800c0b0 <lf_print_error>
 800aeb4:	4639      	mov	r1, r7
 800aeb6:	4640      	mov	r0, r8
 800aeb8:	f7ff ff46 	bl	800ad48 <usage>
 800aebc:	2000      	movs	r0, #0
 800aebe:	e16e      	b.n	800b19e <process_args+0x3aa>
 800aec0:	498d      	ldr	r1, [pc, #564]	@ (800b0f8 <process_args+0x304>)
 800aec2:	4628      	mov	r0, r5
 800aec4:	f7f5 fd40 	bl	8000948 <strcmp>
 800aec8:	b918      	cbnz	r0, 800aed2 <process_args+0xde>
 800aeca:	4b81      	ldr	r3, [pc, #516]	@ (800b0d0 <process_args+0x2dc>)
 800aecc:	2200      	movs	r2, #0
 800aece:	701a      	strb	r2, [r3, #0]
 800aed0:	e7a4      	b.n	800ae1c <process_args+0x28>
 800aed2:	4629      	mov	r1, r5
 800aed4:	4889      	ldr	r0, [pc, #548]	@ (800b0fc <process_args+0x308>)
 800aed6:	f001 f8eb 	bl	800c0b0 <lf_print_error>
 800aeda:	e79f      	b.n	800ae1c <process_args+0x28>
 800aedc:	4888      	ldr	r0, [pc, #544]	@ (800b100 <process_args+0x30c>)
 800aede:	f001 f8e7 	bl	800c0b0 <lf_print_error>
 800aee2:	4639      	mov	r1, r7
 800aee4:	4640      	mov	r0, r8
 800aee6:	f7ff ff2f 	bl	800ad48 <usage>
 800aeea:	2000      	movs	r0, #0
 800aeec:	e157      	b.n	800b19e <process_args+0x3aa>
 800aeee:	4649      	mov	r1, r9
 800aef0:	4884      	ldr	r0, [pc, #528]	@ (800b104 <process_args+0x310>)
 800aef2:	f001 f8dd 	bl	800c0b0 <lf_print_error>
 800aef6:	4639      	mov	r1, r7
 800aef8:	4640      	mov	r0, r8
 800aefa:	f7ff ff25 	bl	800ad48 <usage>
 800aefe:	2000      	movs	r0, #0
 800af00:	e14d      	b.n	800b19e <process_args+0x3aa>
 800af02:	2204      	movs	r2, #4
 800af04:	4980      	ldr	r1, [pc, #512]	@ (800b108 <process_args+0x314>)
 800af06:	4650      	mov	r0, sl
 800af08:	f002 fd36 	bl	800d978 <strncmp>
 800af0c:	b9d8      	cbnz	r0, 800af46 <process_args+0x152>
 800af0e:	0172      	lsls	r2, r6, #5
 800af10:	ea42 62d5 	orr.w	r2, r2, r5, lsr #27
 800af14:	016b      	lsls	r3, r5, #5
 800af16:	1b5b      	subs	r3, r3, r5
 800af18:	eb62 0206 	sbc.w	r2, r2, r6
 800af1c:	0252      	lsls	r2, r2, #9
 800af1e:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800af22:	025b      	lsls	r3, r3, #9
 800af24:	195b      	adds	r3, r3, r5
 800af26:	eb46 0202 	adc.w	r2, r6, r2
 800af2a:	0190      	lsls	r0, r2, #6
 800af2c:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 800af30:	0199      	lsls	r1, r3, #6
 800af32:	1acb      	subs	r3, r1, r3
 800af34:	eb60 0002 	sbc.w	r0, r0, r2
 800af38:	195b      	adds	r3, r3, r5
 800af3a:	eb46 0000 	adc.w	r0, r6, r0
 800af3e:	4a6a      	ldr	r2, [pc, #424]	@ (800b0e8 <process_args+0x2f4>)
 800af40:	6013      	str	r3, [r2, #0]
 800af42:	6050      	str	r0, [r2, #4]
 800af44:	e76a      	b.n	800ae1c <process_args+0x28>
 800af46:	2204      	movs	r2, #4
 800af48:	4970      	ldr	r1, [pc, #448]	@ (800b10c <process_args+0x318>)
 800af4a:	4650      	mov	r0, sl
 800af4c:	f002 fd14 	bl	800d978 <strncmp>
 800af50:	b9a8      	cbnz	r0, 800af7e <process_args+0x18a>
 800af52:	0173      	lsls	r3, r6, #5
 800af54:	ea43 63d5 	orr.w	r3, r3, r5, lsr #27
 800af58:	016a      	lsls	r2, r5, #5
 800af5a:	1b52      	subs	r2, r2, r5
 800af5c:	eb63 0306 	sbc.w	r3, r3, r6
 800af60:	009b      	lsls	r3, r3, #2
 800af62:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 800af66:	0092      	lsls	r2, r2, #2
 800af68:	1952      	adds	r2, r2, r5
 800af6a:	eb46 0303 	adc.w	r3, r6, r3
 800af6e:	00db      	lsls	r3, r3, #3
 800af70:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800af74:	00d2      	lsls	r2, r2, #3
 800af76:	495c      	ldr	r1, [pc, #368]	@ (800b0e8 <process_args+0x2f4>)
 800af78:	600a      	str	r2, [r1, #0]
 800af7a:	604b      	str	r3, [r1, #4]
 800af7c:	e74e      	b.n	800ae1c <process_args+0x28>
 800af7e:	2204      	movs	r2, #4
 800af80:	4963      	ldr	r1, [pc, #396]	@ (800b110 <process_args+0x31c>)
 800af82:	4650      	mov	r0, sl
 800af84:	f002 fcf8 	bl	800d978 <strncmp>
 800af88:	2800      	cmp	r0, #0
 800af8a:	f43f af47 	beq.w	800ae1c <process_args+0x28>
 800af8e:	2203      	movs	r2, #3
 800af90:	4960      	ldr	r1, [pc, #384]	@ (800b114 <process_args+0x320>)
 800af92:	4650      	mov	r0, sl
 800af94:	f002 fcf0 	bl	800d978 <strncmp>
 800af98:	b960      	cbnz	r0, 800afb4 <process_args+0x1c0>
 800af9a:	4a5f      	ldr	r2, [pc, #380]	@ (800b118 <process_args+0x324>)
 800af9c:	230d      	movs	r3, #13
 800af9e:	fb05 f303 	mul.w	r3, r5, r3
 800afa2:	fb02 3306 	mla	r3, r2, r6, r3
 800afa6:	fba5 2502 	umull	r2, r5, r5, r2
 800afaa:	442b      	add	r3, r5
 800afac:	494e      	ldr	r1, [pc, #312]	@ (800b0e8 <process_args+0x2f4>)
 800afae:	600a      	str	r2, [r1, #0]
 800afb0:	604b      	str	r3, [r1, #4]
 800afb2:	e733      	b.n	800ae1c <process_args+0x28>
 800afb4:	2204      	movs	r2, #4
 800afb6:	4959      	ldr	r1, [pc, #356]	@ (800b11c <process_args+0x328>)
 800afb8:	4650      	mov	r0, sl
 800afba:	f002 fcdd 	bl	800d978 <strncmp>
 800afbe:	b968      	cbnz	r0, 800afdc <process_args+0x1e8>
 800afc0:	4a57      	ldr	r2, [pc, #348]	@ (800b120 <process_args+0x32c>)
 800afc2:	f240 3346 	movw	r3, #838	@ 0x346
 800afc6:	fb05 f303 	mul.w	r3, r5, r3
 800afca:	fb02 3306 	mla	r3, r2, r6, r3
 800afce:	fba5 2502 	umull	r2, r5, r5, r2
 800afd2:	442b      	add	r3, r5
 800afd4:	4944      	ldr	r1, [pc, #272]	@ (800b0e8 <process_args+0x2f4>)
 800afd6:	600a      	str	r2, [r1, #0]
 800afd8:	604b      	str	r3, [r1, #4]
 800afda:	e71f      	b.n	800ae1c <process_args+0x28>
 800afdc:	2203      	movs	r2, #3
 800afde:	4951      	ldr	r1, [pc, #324]	@ (800b124 <process_args+0x330>)
 800afe0:	4650      	mov	r0, sl
 800afe2:	f002 fcc9 	bl	800d978 <strncmp>
 800afe6:	b968      	cbnz	r0, 800b004 <process_args+0x210>
 800afe8:	4a4f      	ldr	r2, [pc, #316]	@ (800b128 <process_args+0x334>)
 800afea:	f644 6394 	movw	r3, #20116	@ 0x4e94
 800afee:	fb05 f303 	mul.w	r3, r5, r3
 800aff2:	fb02 3306 	mla	r3, r2, r6, r3
 800aff6:	fba5 2502 	umull	r2, r5, r5, r2
 800affa:	442b      	add	r3, r5
 800affc:	493a      	ldr	r1, [pc, #232]	@ (800b0e8 <process_args+0x2f4>)
 800affe:	600a      	str	r2, [r1, #0]
 800b000:	604b      	str	r3, [r1, #4]
 800b002:	e70b      	b.n	800ae1c <process_args+0x28>
 800b004:	2204      	movs	r2, #4
 800b006:	4949      	ldr	r1, [pc, #292]	@ (800b12c <process_args+0x338>)
 800b008:	4650      	mov	r0, sl
 800b00a:	f002 fcb5 	bl	800d978 <strncmp>
 800b00e:	b960      	cbnz	r0, 800b02a <process_args+0x236>
 800b010:	4a47      	ldr	r2, [pc, #284]	@ (800b130 <process_args+0x33c>)
 800b012:	4b48      	ldr	r3, [pc, #288]	@ (800b134 <process_args+0x340>)
 800b014:	fb05 f303 	mul.w	r3, r5, r3
 800b018:	fb02 3306 	mla	r3, r2, r6, r3
 800b01c:	fba5 5202 	umull	r5, r2, r5, r2
 800b020:	4413      	add	r3, r2
 800b022:	4a31      	ldr	r2, [pc, #196]	@ (800b0e8 <process_args+0x2f4>)
 800b024:	6015      	str	r5, [r2, #0]
 800b026:	6053      	str	r3, [r2, #4]
 800b028:	e6f8      	b.n	800ae1c <process_args+0x28>
 800b02a:	4651      	mov	r1, sl
 800b02c:	4842      	ldr	r0, [pc, #264]	@ (800b138 <process_args+0x344>)
 800b02e:	f001 f83f 	bl	800c0b0 <lf_print_error>
 800b032:	4639      	mov	r1, r7
 800b034:	4640      	mov	r0, r8
 800b036:	f7ff fe87 	bl	800ad48 <usage>
 800b03a:	2000      	movs	r0, #0
 800b03c:	e0af      	b.n	800b19e <process_args+0x3aa>
 800b03e:	493f      	ldr	r1, [pc, #252]	@ (800b13c <process_args+0x348>)
 800b040:	4628      	mov	r0, r5
 800b042:	f7f5 fc81 	bl	8000948 <strcmp>
 800b046:	b120      	cbz	r0, 800b052 <process_args+0x25e>
 800b048:	493d      	ldr	r1, [pc, #244]	@ (800b140 <process_args+0x34c>)
 800b04a:	4628      	mov	r0, r5
 800b04c:	f7f5 fc7c 	bl	8000948 <strcmp>
 800b050:	bb20      	cbnz	r0, 800b09c <process_args+0x2a8>
 800b052:	45b0      	cmp	r8, r6
 800b054:	dd0b      	ble.n	800b06e <process_args+0x27a>
 800b056:	3402      	adds	r4, #2
 800b058:	f857 5026 	ldr.w	r5, [r7, r6, lsl #2]
 800b05c:	491b      	ldr	r1, [pc, #108]	@ (800b0cc <process_args+0x2d8>)
 800b05e:	4628      	mov	r0, r5
 800b060:	f7f5 fc72 	bl	8000948 <strcmp>
 800b064:	b960      	cbnz	r0, 800b080 <process_args+0x28c>
 800b066:	4b37      	ldr	r3, [pc, #220]	@ (800b144 <process_args+0x350>)
 800b068:	2201      	movs	r2, #1
 800b06a:	701a      	strb	r2, [r3, #0]
 800b06c:	e6d6      	b.n	800ae1c <process_args+0x28>
 800b06e:	4836      	ldr	r0, [pc, #216]	@ (800b148 <process_args+0x354>)
 800b070:	f001 f81e 	bl	800c0b0 <lf_print_error>
 800b074:	4639      	mov	r1, r7
 800b076:	4640      	mov	r0, r8
 800b078:	f7ff fe66 	bl	800ad48 <usage>
 800b07c:	2000      	movs	r0, #0
 800b07e:	e08e      	b.n	800b19e <process_args+0x3aa>
 800b080:	491d      	ldr	r1, [pc, #116]	@ (800b0f8 <process_args+0x304>)
 800b082:	4628      	mov	r0, r5
 800b084:	f7f5 fc60 	bl	8000948 <strcmp>
 800b088:	b918      	cbnz	r0, 800b092 <process_args+0x29e>
 800b08a:	4b2e      	ldr	r3, [pc, #184]	@ (800b144 <process_args+0x350>)
 800b08c:	2200      	movs	r2, #0
 800b08e:	701a      	strb	r2, [r3, #0]
 800b090:	e6c4      	b.n	800ae1c <process_args+0x28>
 800b092:	4629      	mov	r1, r5
 800b094:	482d      	ldr	r0, [pc, #180]	@ (800b14c <process_args+0x358>)
 800b096:	f001 f80b 	bl	800c0b0 <lf_print_error>
 800b09a:	e6bf      	b.n	800ae1c <process_args+0x28>
 800b09c:	492c      	ldr	r1, [pc, #176]	@ (800b150 <process_args+0x35c>)
 800b09e:	4628      	mov	r0, r5
 800b0a0:	f7f5 fc52 	bl	8000948 <strcmp>
 800b0a4:	b128      	cbz	r0, 800b0b2 <process_args+0x2be>
 800b0a6:	492b      	ldr	r1, [pc, #172]	@ (800b154 <process_args+0x360>)
 800b0a8:	4628      	mov	r0, r5
 800b0aa:	f7f5 fc4d 	bl	8000948 <strcmp>
 800b0ae:	2800      	cmp	r0, #0
 800b0b0:	d163      	bne.n	800b17a <process_args+0x386>
 800b0b2:	45b0      	cmp	r8, r6
 800b0b4:	dd52      	ble.n	800b15c <process_args+0x368>
 800b0b6:	3402      	adds	r4, #2
 800b0b8:	f857 5026 	ldr.w	r5, [r7, r6, lsl #2]
 800b0bc:	4628      	mov	r0, r5
 800b0be:	f001 fec1 	bl	800ce44 <atoi>
 800b0c2:	2800      	cmp	r0, #0
 800b0c4:	dd53      	ble.n	800b16e <process_args+0x37a>
 800b0c6:	4b24      	ldr	r3, [pc, #144]	@ (800b158 <process_args+0x364>)
 800b0c8:	6018      	str	r0, [r3, #0]
 800b0ca:	e6a7      	b.n	800ae1c <process_args+0x28>
 800b0cc:	0800e730 	stmdaeq	r0, {r4, r5, r8, r9, sl, sp, lr, pc}
 800b0d0:	20001360 	andcs	r1, r0, r0, ror #6
 800b0d4:	0800e70c 	stmdaeq	r0, {r2, r3, r8, r9, sl, sp, lr, pc}
 800b0d8:	0800e710 	stmdaeq	r0, {r4, r8, r9, sl, sp, lr, pc}
 800b0dc:	0800e760 	stmdaeq	r0, {r5, r6, r8, r9, sl, sp, lr, pc}
 800b0e0:	0800e764 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, sp, lr, pc}
 800b0e4:	0800e770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, sp, lr, pc}
 800b0e8:	20000238 	andcs	r0, r0, r8, lsr r2
 800b0ec:	0800e7b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
 800b0f0:	3b9aca00 	blcc	66bd8f8 <_Min_Stack_Size+0x66bd4f8>
 800b0f4:	0800e718 	stmdaeq	r0, {r3, r4, r8, r9, sl, sp, lr, pc}
 800b0f8:	0800e738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, sp, lr, pc}
 800b0fc:	0800e740 	stmdaeq	r0, {r6, r8, r9, sl, sp, lr, pc}
 800b100:	0800e77c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
 800b104:	0800e79c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
 800b108:	0800e7b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
 800b10c:	0800e7c0 	stmdaeq	r0, {r6, r7, r8, r9, sl, sp, lr, pc}
 800b110:	0800e7c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
 800b114:	0800e7d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl, sp, lr, pc}
 800b118:	f8475800 			@ <UNDEFINED> instruction: 0xf8475800
 800b11c:	0800e7d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
 800b120:	30b8a000 	adcscc	sl, r8, r0
 800b124:	0800e7dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
 800b128:	914f0000 	mrsls	r0, SPSR
 800b12c:	0800e7e0 	stmdaeq	r0, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
 800b130:	f9290000 			@ <UNDEFINED> instruction: 0xf9290000
 800b134:	0002260f 	andeq	r2, r2, pc, lsl #12
 800b138:	0800e7e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
 800b13c:	0800e800 	stmdaeq	r0, {fp, sp, lr, pc}
 800b140:	0800e804 	stmdaeq	r0, {r2, fp, sp, lr, pc}
 800b144:	20001358 	andcs	r1, r0, r8, asr r3
 800b148:	0800e810 	stmdaeq	r0, {r4, fp, sp, lr, pc}
 800b14c:	0800e830 	stmdaeq	r0, {r4, r5, fp, sp, lr, pc}
 800b150:	0800e854 	stmdaeq	r0, {r2, r4, r6, fp, sp, lr, pc}
 800b154:	0800e858 	stmdaeq	r0, {r3, r4, r6, fp, sp, lr, pc}
 800b158:	2000135c 	andcs	r1, r0, ip, asr r3
 800b15c:	4811      	ldr	r0, [pc, #68]	@ (800b1a4 <process_args+0x3b0>)
 800b15e:	f000 ffa7 	bl	800c0b0 <lf_print_error>
 800b162:	4639      	mov	r1, r7
 800b164:	4640      	mov	r0, r8
 800b166:	f7ff fdef 	bl	800ad48 <usage>
 800b16a:	2000      	movs	r0, #0
 800b16c:	e017      	b.n	800b19e <process_args+0x3aa>
 800b16e:	4629      	mov	r1, r5
 800b170:	480d      	ldr	r0, [pc, #52]	@ (800b1a8 <process_args+0x3b4>)
 800b172:	f000 ff9d 	bl	800c0b0 <lf_print_error>
 800b176:	2001      	movs	r0, #1
 800b178:	e7a5      	b.n	800b0c6 <process_args+0x2d2>
 800b17a:	490c      	ldr	r1, [pc, #48]	@ (800b1ac <process_args+0x3b8>)
 800b17c:	4628      	mov	r0, r5
 800b17e:	f7f5 fbe3 	bl	8000948 <strcmp>
 800b182:	b908      	cbnz	r0, 800b188 <process_args+0x394>
 800b184:	4634      	mov	r4, r6
 800b186:	e649      	b.n	800ae1c <process_args+0x28>
 800b188:	4629      	mov	r1, r5
 800b18a:	4809      	ldr	r0, [pc, #36]	@ (800b1b0 <process_args+0x3bc>)
 800b18c:	f000 ff90 	bl	800c0b0 <lf_print_error>
 800b190:	4639      	mov	r1, r7
 800b192:	4640      	mov	r0, r8
 800b194:	f7ff fdd8 	bl	800ad48 <usage>
 800b198:	2000      	movs	r0, #0
 800b19a:	e000      	b.n	800b19e <process_args+0x3aa>
 800b19c:	2001      	movs	r0, #1
 800b19e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1a2:	bf00      	nop
 800b1a4:	0800e864 	stmdaeq	r0, {r2, r5, r6, fp, sp, lr, pc}
 800b1a8:	0800e88c 	stmdaeq	r0, {r2, r3, r7, fp, sp, lr, pc}
 800b1ac:	0800e8b8 	stmdaeq	r0, {r3, r4, r5, r7, fp, sp, lr, pc}
 800b1b0:	0800e8c4 	stmdaeq	r0, {r2, r6, r7, fp, sp, lr, pc}

0800b1b4 <initialize_global>:
 800b1b4:	b508      	push	{r3, lr}
 800b1b6:	f7fb fc1f 	bl	80069f8 <_lf_initialize_trigger_objects>
 800b1ba:	bd08      	pop	{r3, pc}

0800b1bc <termination>:
 800b1bc:	4b41      	ldr	r3, [pc, #260]	@ (800b2c4 <termination+0x108>)
 800b1be:	781b      	ldrb	r3, [r3, #0]
 800b1c0:	b103      	cbz	r3, 800b1c4 <termination+0x8>
 800b1c2:	4770      	bx	lr
 800b1c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b1c6:	b08d      	sub	sp, #52	@ 0x34
 800b1c8:	4b3e      	ldr	r3, [pc, #248]	@ (800b2c4 <termination+0x108>)
 800b1ca:	2201      	movs	r2, #1
 800b1cc:	701a      	strb	r2, [r3, #0]
 800b1ce:	a80b      	add	r0, sp, #44	@ 0x2c
 800b1d0:	f7fb fc0c 	bl	80069ec <_lf_get_environments>
 800b1d4:	4606      	mov	r6, r0
 800b1d6:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b1d8:	f7ff f89a 	bl	800a310 <lf_terminate_execution>
 800b1dc:	2500      	movs	r5, #0
 800b1de:	e004      	b.n	800b1ea <termination+0x2e>
 800b1e0:	6881      	ldr	r1, [r0, #8]
 800b1e2:	4839      	ldr	r0, [pc, #228]	@ (800b2c8 <termination+0x10c>)
 800b1e4:	f000 ff7c 	bl	800c0e0 <lf_print_warning>
 800b1e8:	3501      	adds	r5, #1
 800b1ea:	42b5      	cmp	r5, r6
 800b1ec:	da55      	bge.n	800b29a <termination+0xde>
 800b1ee:	2498      	movs	r4, #152	@ 0x98
 800b1f0:	fb05 f404 	mul.w	r4, r5, r4
 800b1f4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b1f6:	1918      	adds	r0, r3, r4
 800b1f8:	5d1b      	ldrb	r3, [r3, r4]
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d0f0      	beq.n	800b1e0 <termination+0x24>
 800b1fe:	4b33      	ldr	r3, [pc, #204]	@ (800b2cc <termination+0x110>)
 800b200:	781b      	ldrb	r3, [r3, #0]
 800b202:	2b00      	cmp	r3, #0
 800b204:	d0f0      	beq.n	800b1e8 <termination+0x2c>
 800b206:	f7ff fa72 	bl	800a6ee <_lf_start_time_step>
 800b20a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b20c:	4420      	add	r0, r4
 800b20e:	f001 faf9 	bl	800c804 <_lf_terminate_modal_reactors>
 800b212:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b214:	4423      	add	r3, r4
 800b216:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b218:	b110      	cbz	r0, 800b220 <termination+0x64>
 800b21a:	f000 fe88 	bl	800bf2e <pqueue_tag_size>
 800b21e:	bb00      	cbnz	r0, 800b262 <termination+0xa6>
 800b220:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b222:	4420      	add	r0, r4
 800b224:	f7ff f8e2 	bl	800a3ec <lf_time_logical_elapsed>
 800b228:	1e0b      	subs	r3, r1, #0
 800b22a:	dbdd      	blt.n	800b1e8 <termination+0x2c>
 800b22c:	4602      	mov	r2, r0
 800b22e:	a803      	add	r0, sp, #12
 800b230:	f7ff f904 	bl	800a43c <lf_comma_separated_time>
 800b234:	a903      	add	r1, sp, #12
 800b236:	4826      	ldr	r0, [pc, #152]	@ (800b2d0 <termination+0x114>)
 800b238:	f002 fb14 	bl	800d864 <iprintf>
 800b23c:	4b25      	ldr	r3, [pc, #148]	@ (800b2d4 <termination+0x118>)
 800b23e:	681a      	ldr	r2, [r3, #0]
 800b240:	685b      	ldr	r3, [r3, #4]
 800b242:	2a01      	cmp	r2, #1
 800b244:	f173 0300 	sbcs.w	r3, r3, #0
 800b248:	dbce      	blt.n	800b1e8 <termination+0x2c>
 800b24a:	f7ff f8e5 	bl	800a418 <lf_time_physical_elapsed>
 800b24e:	4602      	mov	r2, r0
 800b250:	460b      	mov	r3, r1
 800b252:	a803      	add	r0, sp, #12
 800b254:	f7ff f8f2 	bl	800a43c <lf_comma_separated_time>
 800b258:	a903      	add	r1, sp, #12
 800b25a:	481f      	ldr	r0, [pc, #124]	@ (800b2d8 <termination+0x11c>)
 800b25c:	f002 fb02 	bl	800d864 <iprintf>
 800b260:	e7c2      	b.n	800b1e8 <termination+0x2c>
 800b262:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b264:	4423      	add	r3, r4
 800b266:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b268:	f000 fe61 	bl	800bf2e <pqueue_tag_size>
 800b26c:	4601      	mov	r1, r0
 800b26e:	481b      	ldr	r0, [pc, #108]	@ (800b2dc <termination+0x120>)
 800b270:	f000 ff36 	bl	800c0e0 <lf_print_warning>
 800b274:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b276:	4423      	add	r3, r4
 800b278:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800b27a:	f000 fe64 	bl	800bf46 <pqueue_tag_peek>
 800b27e:	6802      	ldr	r2, [r0, #0]
 800b280:	6847      	ldr	r7, [r0, #4]
 800b282:	4b14      	ldr	r3, [pc, #80]	@ (800b2d4 <termination+0x118>)
 800b284:	6819      	ldr	r1, [r3, #0]
 800b286:	685b      	ldr	r3, [r3, #4]
 800b288:	1a52      	subs	r2, r2, r1
 800b28a:	6881      	ldr	r1, [r0, #8]
 800b28c:	9100      	str	r1, [sp, #0]
 800b28e:	eb67 0303 	sbc.w	r3, r7, r3
 800b292:	4813      	ldr	r0, [pc, #76]	@ (800b2e0 <termination+0x124>)
 800b294:	f000 ff24 	bl	800c0e0 <lf_print_warning>
 800b298:	e7c2      	b.n	800b220 <termination+0x64>
 800b29a:	4b0c      	ldr	r3, [pc, #48]	@ (800b2cc <termination+0x110>)
 800b29c:	781b      	ldrb	r3, [r3, #0]
 800b29e:	b90b      	cbnz	r3, 800b2a4 <termination+0xe8>
 800b2a0:	b00d      	add	sp, #52	@ 0x34
 800b2a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2a4:	f000 f8ec 	bl	800b480 <_lf_free_all_tokens>
 800b2a8:	f7ff f9f0 	bl	800a68c <lf_free_all_reactors>
 800b2ac:	2400      	movs	r4, #0
 800b2ae:	e006      	b.n	800b2be <termination+0x102>
 800b2b0:	2098      	movs	r0, #152	@ 0x98
 800b2b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2b4:	fb00 3004 	mla	r0, r0, r4, r3
 800b2b8:	f000 f9ac 	bl	800b614 <environment_free>
 800b2bc:	3401      	adds	r4, #1
 800b2be:	42b4      	cmp	r4, r6
 800b2c0:	dbf6      	blt.n	800b2b0 <termination+0xf4>
 800b2c2:	e7ed      	b.n	800b2a0 <termination+0xe4>
 800b2c4:	20001349 	andcs	r1, r0, r9, asr #6
 800b2c8:	0800e8ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
 800b2cc:	20001348 	andcs	r1, r0, r8, asr #6
 800b2d0:	0800e9a4 	stmdaeq	r0, {r2, r5, r7, r8, fp, sp, lr, pc}
 800b2d4:	20000228 	andcs	r0, r0, r8, lsr #4
 800b2d8:	0800e9d0 	stmdaeq	r0, {r4, r6, r7, r8, fp, sp, lr, pc}
 800b2dc:	0800e918 	stmdaeq	r0, {r3, r4, r8, fp, sp, lr, pc}
 800b2e0:	0800e95c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, sp, lr, pc}

0800b2e4 <lf_combine_deadline_and_level>:
 800b2e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b2e8:	4283      	cmp	r3, r0
 800b2ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b2ee:	418b      	sbcs	r3, r1
 800b2f0:	da06      	bge.n	800b300 <lf_combine_deadline_and_level+0x1c>
 800b2f2:	ea6f 4002 	mvn.w	r0, r2, lsl #16
 800b2f6:	ea6f 4010 	mvn.w	r0, r0, lsr #16
 800b2fa:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800b2fe:	4770      	bx	lr
 800b300:	0409      	lsls	r1, r1, #16
 800b302:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 800b306:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800b30a:	ea41 71e2 	orr.w	r1, r1, r2, asr #31
 800b30e:	4770      	bx	lr

0800b310 <_lf_free_token_value>:
 800b310:	b510      	push	{r4, lr}
 800b312:	4604      	mov	r4, r0
 800b314:	6800      	ldr	r0, [r0, #0]
 800b316:	b128      	cbz	r0, 800b324 <_lf_free_token_value+0x14>
 800b318:	68a3      	ldr	r3, [r4, #8]
 800b31a:	685b      	ldr	r3, [r3, #4]
 800b31c:	b11b      	cbz	r3, 800b326 <_lf_free_token_value+0x16>
 800b31e:	4798      	blx	r3
 800b320:	2300      	movs	r3, #0
 800b322:	6023      	str	r3, [r4, #0]
 800b324:	bd10      	pop	{r4, pc}
 800b326:	f001 ff01 	bl	800d12c <free>
 800b32a:	e7f9      	b.n	800b320 <_lf_free_token_value+0x10>

0800b32c <_lf_free_token>:
 800b32c:	2800      	cmp	r0, #0
 800b32e:	d033      	beq.n	800b398 <_lf_free_token+0x6c>
 800b330:	b510      	push	{r4, lr}
 800b332:	4604      	mov	r4, r0
 800b334:	68c3      	ldr	r3, [r0, #12]
 800b336:	b10b      	cbz	r3, 800b33c <_lf_free_token+0x10>
 800b338:	2000      	movs	r0, #0
 800b33a:	bd10      	pop	{r4, pc}
 800b33c:	f7ff ffe8 	bl	800b310 <_lf_free_token_value>
 800b340:	2000      	movs	r0, #0
 800b342:	f000 faf4 	bl	800b92e <lf_critical_section_enter>
 800b346:	4b15      	ldr	r3, [pc, #84]	@ (800b39c <_lf_free_token+0x70>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	b18b      	cbz	r3, 800b370 <_lf_free_token+0x44>
 800b34c:	4b13      	ldr	r3, [pc, #76]	@ (800b39c <_lf_free_token+0x70>)
 800b34e:	6818      	ldr	r0, [r3, #0]
 800b350:	f000 ff56 	bl	800c200 <hashset_num_items>
 800b354:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800b358:	d217      	bcs.n	800b38a <_lf_free_token+0x5e>
 800b35a:	4621      	mov	r1, r4
 800b35c:	4b0f      	ldr	r3, [pc, #60]	@ (800b39c <_lf_free_token+0x70>)
 800b35e:	6818      	ldr	r0, [r3, #0]
 800b360:	f000 ff7a 	bl	800c258 <hashset_add>
 800b364:	b9a0      	cbnz	r0, 800b390 <_lf_free_token+0x64>
 800b366:	4621      	mov	r1, r4
 800b368:	480d      	ldr	r0, [pc, #52]	@ (800b3a0 <_lf_free_token+0x74>)
 800b36a:	f000 feb9 	bl	800c0e0 <lf_print_warning>
 800b36e:	e00f      	b.n	800b390 <_lf_free_token+0x64>
 800b370:	2004      	movs	r0, #4
 800b372:	f000 ff52 	bl	800c21a <hashset_create>
 800b376:	4b09      	ldr	r3, [pc, #36]	@ (800b39c <_lf_free_token+0x70>)
 800b378:	6018      	str	r0, [r3, #0]
 800b37a:	2800      	cmp	r0, #0
 800b37c:	d1e6      	bne.n	800b34c <_lf_free_token+0x20>
 800b37e:	f000 fada 	bl	800b936 <lf_critical_section_exit>
 800b382:	4808      	ldr	r0, [pc, #32]	@ (800b3a4 <_lf_free_token+0x78>)
 800b384:	f000 feba 	bl	800c0fc <lf_print_error_and_exit>
 800b388:	e7e0      	b.n	800b34c <_lf_free_token+0x20>
 800b38a:	4620      	mov	r0, r4
 800b38c:	f001 fece 	bl	800d12c <free>
 800b390:	2000      	movs	r0, #0
 800b392:	f000 fad0 	bl	800b936 <lf_critical_section_exit>
 800b396:	e7cf      	b.n	800b338 <_lf_free_token+0xc>
 800b398:	2000      	movs	r0, #0
 800b39a:	4770      	bx	lr
 800b39c:	20001368 	andcs	r1, r0, r8, ror #6
 800b3a0:	0800ea34 	stmdaeq	r0, {r2, r4, r5, r9, fp, sp, lr, pc}
 800b3a4:	0800e9fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}

0800b3a8 <_lf_new_token>:
 800b3a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b3ac:	4607      	mov	r7, r0
 800b3ae:	460d      	mov	r5, r1
 800b3b0:	4616      	mov	r6, r2
 800b3b2:	2000      	movs	r0, #0
 800b3b4:	f000 fabb 	bl	800b92e <lf_critical_section_enter>
 800b3b8:	4b16      	ldr	r3, [pc, #88]	@ (800b414 <_lf_new_token+0x6c>)
 800b3ba:	681c      	ldr	r4, [r3, #0]
 800b3bc:	b15c      	cbz	r4, 800b3d6 <_lf_new_token+0x2e>
 800b3be:	4620      	mov	r0, r4
 800b3c0:	f000 ff76 	bl	800c2b0 <hashset_iterator>
 800b3c4:	4680      	mov	r8, r0
 800b3c6:	f000 ff81 	bl	800c2cc <hashset_iterator_next>
 800b3ca:	2800      	cmp	r0, #0
 800b3cc:	da0f      	bge.n	800b3ee <_lf_new_token+0x46>
 800b3ce:	2400      	movs	r4, #0
 800b3d0:	4640      	mov	r0, r8
 800b3d2:	f001 feab 	bl	800d12c <free>
 800b3d6:	2000      	movs	r0, #0
 800b3d8:	f000 faad 	bl	800b936 <lf_critical_section_exit>
 800b3dc:	b19c      	cbz	r4, 800b406 <_lf_new_token+0x5e>
 800b3de:	60a7      	str	r7, [r4, #8]
 800b3e0:	6066      	str	r6, [r4, #4]
 800b3e2:	6025      	str	r5, [r4, #0]
 800b3e4:	2300      	movs	r3, #0
 800b3e6:	60e3      	str	r3, [r4, #12]
 800b3e8:	4620      	mov	r0, r4
 800b3ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b3ee:	4640      	mov	r0, r8
 800b3f0:	f000 ff8d 	bl	800c30e <hashset_iterator_value>
 800b3f4:	4604      	mov	r4, r0
 800b3f6:	4601      	mov	r1, r0
 800b3f8:	4b06      	ldr	r3, [pc, #24]	@ (800b414 <_lf_new_token+0x6c>)
 800b3fa:	6818      	ldr	r0, [r3, #0]
 800b3fc:	f000 ff36 	bl	800c26c <hashset_remove>
 800b400:	2300      	movs	r3, #0
 800b402:	6023      	str	r3, [r4, #0]
 800b404:	e7e4      	b.n	800b3d0 <_lf_new_token+0x28>
 800b406:	2114      	movs	r1, #20
 800b408:	2001      	movs	r0, #1
 800b40a:	f001 fd1f 	bl	800ce4c <calloc>
 800b40e:	4604      	mov	r4, r0
 800b410:	e7e5      	b.n	800b3de <_lf_new_token+0x36>
 800b412:	bf00      	nop
 800b414:	20001368 	andcs	r1, r0, r8, ror #6

0800b418 <_lf_done_using>:
 800b418:	b168      	cbz	r0, 800b436 <_lf_done_using+0x1e>
 800b41a:	b508      	push	{r3, lr}
 800b41c:	4601      	mov	r1, r0
 800b41e:	68c3      	ldr	r3, [r0, #12]
 800b420:	b123      	cbz	r3, 800b42c <_lf_done_using+0x14>
 800b422:	3b01      	subs	r3, #1
 800b424:	60c3      	str	r3, [r0, #12]
 800b426:	f7ff ff81 	bl	800b32c <_lf_free_token>
 800b42a:	bd08      	pop	{r3, pc}
 800b42c:	4803      	ldr	r0, [pc, #12]	@ (800b43c <_lf_done_using+0x24>)
 800b42e:	f000 fe57 	bl	800c0e0 <lf_print_warning>
 800b432:	2000      	movs	r0, #0
 800b434:	e7f9      	b.n	800b42a <_lf_done_using+0x12>
 800b436:	2000      	movs	r0, #0
 800b438:	4770      	bx	lr
 800b43a:	bf00      	nop
 800b43c:	0800ea74 	stmdaeq	r0, {r2, r4, r5, r6, r9, fp, sp, lr, pc}

0800b440 <_lf_get_token>:
 800b440:	b510      	push	{r4, lr}
 800b442:	4604      	mov	r4, r0
 800b444:	68c0      	ldr	r0, [r0, #12]
 800b446:	b120      	cbz	r0, 800b452 <_lf_get_token+0x12>
 800b448:	68c3      	ldr	r3, [r0, #12]
 800b44a:	2b01      	cmp	r3, #1
 800b44c:	d00b      	beq.n	800b466 <_lf_get_token+0x26>
 800b44e:	f7ff ffe3 	bl	800b418 <_lf_done_using>
 800b452:	2200      	movs	r2, #0
 800b454:	4611      	mov	r1, r2
 800b456:	4620      	mov	r0, r4
 800b458:	f7ff ffa6 	bl	800b3a8 <_lf_new_token>
 800b45c:	60e0      	str	r0, [r4, #12]
 800b45e:	2301      	movs	r3, #1
 800b460:	60c3      	str	r3, [r0, #12]
 800b462:	68e0      	ldr	r0, [r4, #12]
 800b464:	bd10      	pop	{r4, pc}
 800b466:	f7ff ff53 	bl	800b310 <_lf_free_token_value>
 800b46a:	68e0      	ldr	r0, [r4, #12]
 800b46c:	e7fa      	b.n	800b464 <_lf_get_token+0x24>

0800b46e <_lf_initialize_token_with_value>:
 800b46e:	b538      	push	{r3, r4, r5, lr}
 800b470:	460d      	mov	r5, r1
 800b472:	4614      	mov	r4, r2
 800b474:	f7ff ffe4 	bl	800b440 <_lf_get_token>
 800b478:	6005      	str	r5, [r0, #0]
 800b47a:	6044      	str	r4, [r0, #4]
 800b47c:	bd38      	pop	{r3, r4, r5, pc}
	...

0800b480 <_lf_free_all_tokens>:
 800b480:	b538      	push	{r3, r4, r5, lr}
 800b482:	2000      	movs	r0, #0
 800b484:	f000 fa53 	bl	800b92e <lf_critical_section_enter>
 800b488:	4b1d      	ldr	r3, [pc, #116]	@ (800b500 <_lf_free_all_tokens+0x80>)
 800b48a:	6818      	ldr	r0, [r3, #0]
 800b48c:	b1d0      	cbz	r0, 800b4c4 <_lf_free_all_tokens+0x44>
 800b48e:	f000 ff0f 	bl	800c2b0 <hashset_iterator>
 800b492:	4605      	mov	r5, r0
 800b494:	e008      	b.n	800b4a8 <_lf_free_all_tokens+0x28>
 800b496:	4628      	mov	r0, r5
 800b498:	f000 ff39 	bl	800c30e <hashset_iterator_value>
 800b49c:	4604      	mov	r4, r0
 800b49e:	68c0      	ldr	r0, [r0, #12]
 800b4a0:	f7ff ffba 	bl	800b418 <_lf_done_using>
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	60e3      	str	r3, [r4, #12]
 800b4a8:	4628      	mov	r0, r5
 800b4aa:	f000 ff0f 	bl	800c2cc <hashset_iterator_next>
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	daf1      	bge.n	800b496 <_lf_free_all_tokens+0x16>
 800b4b2:	4628      	mov	r0, r5
 800b4b4:	f001 fe3a 	bl	800d12c <free>
 800b4b8:	4c11      	ldr	r4, [pc, #68]	@ (800b500 <_lf_free_all_tokens+0x80>)
 800b4ba:	6820      	ldr	r0, [r4, #0]
 800b4bc:	f000 fea2 	bl	800c204 <hashset_destroy>
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	6023      	str	r3, [r4, #0]
 800b4c4:	4b0f      	ldr	r3, [pc, #60]	@ (800b504 <_lf_free_all_tokens+0x84>)
 800b4c6:	6818      	ldr	r0, [r3, #0]
 800b4c8:	b1b0      	cbz	r0, 800b4f8 <_lf_free_all_tokens+0x78>
 800b4ca:	f000 fef1 	bl	800c2b0 <hashset_iterator>
 800b4ce:	4604      	mov	r4, r0
 800b4d0:	e004      	b.n	800b4dc <_lf_free_all_tokens+0x5c>
 800b4d2:	4620      	mov	r0, r4
 800b4d4:	f000 ff1b 	bl	800c30e <hashset_iterator_value>
 800b4d8:	f001 fe28 	bl	800d12c <free>
 800b4dc:	4620      	mov	r0, r4
 800b4de:	f000 fef5 	bl	800c2cc <hashset_iterator_next>
 800b4e2:	2800      	cmp	r0, #0
 800b4e4:	daf5      	bge.n	800b4d2 <_lf_free_all_tokens+0x52>
 800b4e6:	4620      	mov	r0, r4
 800b4e8:	f001 fe20 	bl	800d12c <free>
 800b4ec:	4c05      	ldr	r4, [pc, #20]	@ (800b504 <_lf_free_all_tokens+0x84>)
 800b4ee:	6820      	ldr	r0, [r4, #0]
 800b4f0:	f000 fe88 	bl	800c204 <hashset_destroy>
 800b4f4:	2300      	movs	r3, #0
 800b4f6:	6023      	str	r3, [r4, #0]
 800b4f8:	2000      	movs	r0, #0
 800b4fa:	f000 fa1c 	bl	800b936 <lf_critical_section_exit>
 800b4fe:	bd38      	pop	{r3, r4, r5, pc}
 800b500:	20001364 	andcs	r1, r0, r4, ror #6
 800b504:	20001368 	andcs	r1, r0, r8, ror #6

0800b508 <_lf_replace_template_token>:
 800b508:	b538      	push	{r3, r4, r5, lr}
 800b50a:	4605      	mov	r5, r0
 800b50c:	68c0      	ldr	r0, [r0, #12]
 800b50e:	4288      	cmp	r0, r1
 800b510:	d008      	beq.n	800b524 <_lf_replace_template_token+0x1c>
 800b512:	460c      	mov	r4, r1
 800b514:	b108      	cbz	r0, 800b51a <_lf_replace_template_token+0x12>
 800b516:	f7ff ff7f 	bl	800b418 <_lf_done_using>
 800b51a:	b114      	cbz	r4, 800b522 <_lf_replace_template_token+0x1a>
 800b51c:	68e3      	ldr	r3, [r4, #12]
 800b51e:	3301      	adds	r3, #1
 800b520:	60e3      	str	r3, [r4, #12]
 800b522:	60ec      	str	r4, [r5, #12]
 800b524:	bd38      	pop	{r3, r4, r5, pc}
	...

0800b528 <_lf_free_token_copies>:
 800b528:	b508      	push	{r3, lr}
 800b52a:	e005      	b.n	800b538 <_lf_free_token_copies+0x10>
 800b52c:	f7ff ff74 	bl	800b418 <_lf_done_using>
 800b530:	4b04      	ldr	r3, [pc, #16]	@ (800b544 <_lf_free_token_copies+0x1c>)
 800b532:	681a      	ldr	r2, [r3, #0]
 800b534:	6912      	ldr	r2, [r2, #16]
 800b536:	601a      	str	r2, [r3, #0]
 800b538:	4b02      	ldr	r3, [pc, #8]	@ (800b544 <_lf_free_token_copies+0x1c>)
 800b53a:	6818      	ldr	r0, [r3, #0]
 800b53c:	2800      	cmp	r0, #0
 800b53e:	d1f5      	bne.n	800b52c <_lf_free_token_copies+0x4>
 800b540:	bd08      	pop	{r3, pc}
 800b542:	bf00      	nop
 800b544:	2000136c 	andcs	r1, r0, ip, ror #6

0800b548 <event_matches>:
 800b548:	6980      	ldr	r0, [r0, #24]
 800b54a:	698b      	ldr	r3, [r1, #24]
 800b54c:	4298      	cmp	r0, r3
 800b54e:	bf14      	ite	ne
 800b550:	2000      	movne	r0, #0
 800b552:	2001      	moveq	r0, #1
 800b554:	4770      	bx	lr

0800b556 <print_event>:
 800b556:	4770      	bx	lr

0800b558 <environment_free_modes>:
 800b558:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 800b55c:	b173      	cbz	r3, 800b57c <environment_free_modes+0x24>
 800b55e:	b510      	push	{r4, lr}
 800b560:	4604      	mov	r4, r0
 800b562:	6858      	ldr	r0, [r3, #4]
 800b564:	f001 fde2 	bl	800d12c <free>
 800b568:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800b56c:	68d8      	ldr	r0, [r3, #12]
 800b56e:	f001 fddd 	bl	800d12c <free>
 800b572:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 800b576:	f001 fdd9 	bl	800d12c <free>
 800b57a:	bd10      	pop	{r4, pc}
 800b57c:	4770      	bx	lr

0800b57e <environment_free_single_threaded>:
 800b57e:	b508      	push	{r3, lr}
 800b580:	f8d0 0090 	ldr.w	r0, [r0, #144]	@ 0x90
 800b584:	f000 fc0d 	bl	800bda2 <pqueue_free>
 800b588:	bd08      	pop	{r3, pc}

0800b58a <environment_init_modes>:
 800b58a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b58c:	4607      	mov	r7, r0
 800b58e:	1e0c      	subs	r4, r1, #0
 800b590:	dc03      	bgt.n	800b59a <environment_init_modes+0x10>
 800b592:	2300      	movs	r3, #0
 800b594:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
 800b598:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b59a:	4615      	mov	r5, r2
 800b59c:	2114      	movs	r1, #20
 800b59e:	2001      	movs	r0, #1
 800b5a0:	f001 fc54 	bl	800ce4c <calloc>
 800b5a4:	4606      	mov	r6, r0
 800b5a6:	2104      	movs	r1, #4
 800b5a8:	4620      	mov	r0, r4
 800b5aa:	f001 fc4f 	bl	800ce4c <calloc>
 800b5ae:	6070      	str	r0, [r6, #4]
 800b5b0:	60b4      	str	r4, [r6, #8]
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	7033      	strb	r3, [r6, #0]
 800b5b6:	6135      	str	r5, [r6, #16]
 800b5b8:	429d      	cmp	r5, r3
 800b5ba:	dc04      	bgt.n	800b5c6 <environment_init_modes+0x3c>
 800b5bc:	2300      	movs	r3, #0
 800b5be:	60f3      	str	r3, [r6, #12]
 800b5c0:	f8c7 6080 	str.w	r6, [r7, #128]	@ 0x80
 800b5c4:	e7e8      	b.n	800b598 <environment_init_modes+0xe>
 800b5c6:	2110      	movs	r1, #16
 800b5c8:	4628      	mov	r0, r5
 800b5ca:	f001 fc3f 	bl	800ce4c <calloc>
 800b5ce:	60f0      	str	r0, [r6, #12]
 800b5d0:	e7f6      	b.n	800b5c0 <environment_init_modes+0x36>
	...

0800b5d4 <environment_init_single_threaded>:
 800b5d4:	b510      	push	{r4, lr}
 800b5d6:	b084      	sub	sp, #16
 800b5d8:	4604      	mov	r4, r0
 800b5da:	4b08      	ldr	r3, [pc, #32]	@ (800b5fc <environment_init_single_threaded+0x28>)
 800b5dc:	9302      	str	r3, [sp, #8]
 800b5de:	4b08      	ldr	r3, [pc, #32]	@ (800b600 <environment_init_single_threaded+0x2c>)
 800b5e0:	9301      	str	r3, [sp, #4]
 800b5e2:	4b08      	ldr	r3, [pc, #32]	@ (800b604 <environment_init_single_threaded+0x30>)
 800b5e4:	9300      	str	r3, [sp, #0]
 800b5e6:	4b08      	ldr	r3, [pc, #32]	@ (800b608 <environment_init_single_threaded+0x34>)
 800b5e8:	4a08      	ldr	r2, [pc, #32]	@ (800b60c <environment_init_single_threaded+0x38>)
 800b5ea:	4909      	ldr	r1, [pc, #36]	@ (800b610 <environment_init_single_threaded+0x3c>)
 800b5ec:	200a      	movs	r0, #10
 800b5ee:	f000 fbaf 	bl	800bd50 <pqueue_init>
 800b5f2:	f8c4 0090 	str.w	r0, [r4, #144]	@ 0x90
 800b5f6:	b004      	add	sp, #16
 800b5f8:	bd10      	pop	{r4, pc}
 800b5fa:	bf00      	nop
 800b5fc:	0800bf97 	stmdaeq	r0, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, pc}
 800b600:	0800bf7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}
 800b604:	0800bf93 	stmdaeq	r0, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, pc}
 800b608:	0800bf8f 	stmdaeq	r0, {r0, r1, r2, r3, r7, r8, r9, sl, fp, ip, sp, pc}
 800b60c:	0800bf89 	stmdaeq	r0, {r0, r3, r7, r8, r9, sl, fp, ip, sp, pc}
 800b610:	0800bf5f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}

0800b614 <environment_free>:
 800b614:	b510      	push	{r4, lr}
 800b616:	4604      	mov	r4, r0
 800b618:	6840      	ldr	r0, [r0, #4]
 800b61a:	f001 fd87 	bl	800d12c <free>
 800b61e:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 800b620:	f001 fd84 	bl	800d12c <free>
 800b624:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 800b626:	f001 fd81 	bl	800d12c <free>
 800b62a:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 800b62c:	f001 fd7e 	bl	800d12c <free>
 800b630:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 800b632:	f001 fd7b 	bl	800d12c <free>
 800b636:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800b638:	f001 fd78 	bl	800d12c <free>
 800b63c:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 800b63e:	f001 fd75 	bl	800d12c <free>
 800b642:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800b644:	f000 fc5c 	bl	800bf00 <pqueue_tag_free>
 800b648:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800b64a:	f000 fc59 	bl	800bf00 <pqueue_tag_free>
 800b64e:	4620      	mov	r0, r4
 800b650:	f7ff ff95 	bl	800b57e <environment_free_single_threaded>
 800b654:	4620      	mov	r0, r4
 800b656:	f7ff ff7f 	bl	800b558 <environment_free_modes>
 800b65a:	bd10      	pop	{r4, pc}

0800b65c <environment_init_tags>:
 800b65c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b65e:	b085      	sub	sp, #20
 800b660:	4684      	mov	ip, r0
 800b662:	4614      	mov	r4, r2
 800b664:	461d      	mov	r5, r3
 800b666:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 800b668:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b66a:	6102      	str	r2, [r0, #16]
 800b66c:	6143      	str	r3, [r0, #20]
 800b66e:	2300      	movs	r3, #0
 800b670:	6183      	str	r3, [r0, #24]
 800b672:	4b0c      	ldr	r3, [pc, #48]	@ (800b6a4 <environment_init_tags+0x48>)
 800b674:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b676:	f10d 0e10 	add.w	lr, sp, #16
 800b67a:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
 800b67e:	2e00      	cmp	r6, #0
 800b680:	db06      	blt.n	800b690 <environment_init_tags+0x34>
 800b682:	19e4      	adds	r4, r4, r7
 800b684:	eb45 0506 	adc.w	r5, r5, r6
 800b688:	9400      	str	r4, [sp, #0]
 800b68a:	9501      	str	r5, [sp, #4]
 800b68c:	2300      	movs	r3, #0
 800b68e:	9302      	str	r3, [sp, #8]
 800b690:	f10c 0c20 	add.w	ip, ip, #32
 800b694:	ab04      	add	r3, sp, #16
 800b696:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 800b69a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800b69e:	b005      	add	sp, #20
 800b6a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b6a2:	bf00      	nop
 800b6a4:	0800e038 	stmdaeq	r0, {r3, r4, r5, sp, lr, pc}

0800b6a8 <environment_init>:
 800b6a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6ac:	b083      	sub	sp, #12
 800b6ae:	4604      	mov	r4, r0
 800b6b0:	9201      	str	r2, [sp, #4]
 800b6b2:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b6b6:	f8dd 9034 	ldr.w	r9, [sp, #52]	@ 0x34
 800b6ba:	9f0f      	ldr	r7, [sp, #60]	@ 0x3c
 800b6bc:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800b6be:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b6c0:	2900      	cmp	r1, #0
 800b6c2:	d059      	beq.n	800b778 <environment_init+0xd0>
 800b6c4:	4688      	mov	r8, r1
 800b6c6:	4608      	mov	r0, r1
 800b6c8:	f7f5 f99a 	bl	8000a00 <strlen>
 800b6cc:	f100 0b01 	add.w	fp, r0, #1
 800b6d0:	4658      	mov	r0, fp
 800b6d2:	f001 fd23 	bl	800d11c <malloc>
 800b6d6:	6060      	str	r0, [r4, #4]
 800b6d8:	465a      	mov	r2, fp
 800b6da:	4641      	mov	r1, r8
 800b6dc:	f002 f95e 	bl	800d99c <strncpy>
 800b6e0:	9b01      	ldr	r3, [sp, #4]
 800b6e2:	60a3      	str	r3, [r4, #8]
 800b6e4:	4b3b      	ldr	r3, [pc, #236]	@ (800b7d4 <environment_init+0x12c>)
 800b6e6:	f104 0c20 	add.w	ip, r4, #32
 800b6ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b6ec:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800b6f0:	f8c4 a064 	str.w	sl, [r4, #100]	@ 0x64
 800b6f4:	f1ba 0f00 	cmp.w	sl, #0
 800b6f8:	dc41      	bgt.n	800b77e <environment_init+0xd6>
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	6623      	str	r3, [r4, #96]	@ 0x60
 800b6fe:	f8c4 906c 	str.w	r9, [r4, #108]	@ 0x6c
 800b702:	f1b9 0f00 	cmp.w	r9, #0
 800b706:	dc40      	bgt.n	800b78a <environment_init+0xe2>
 800b708:	2300      	movs	r3, #0
 800b70a:	66a3      	str	r3, [r4, #104]	@ 0x68
 800b70c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b70e:	6763      	str	r3, [r4, #116]	@ 0x74
 800b710:	2b00      	cmp	r3, #0
 800b712:	dc40      	bgt.n	800b796 <environment_init+0xee>
 800b714:	2300      	movs	r3, #0
 800b716:	6723      	str	r3, [r4, #112]	@ 0x70
 800b718:	67e7      	str	r7, [r4, #124]	@ 0x7c
 800b71a:	2f00      	cmp	r7, #0
 800b71c:	dc41      	bgt.n	800b7a2 <environment_init+0xfa>
 800b71e:	2300      	movs	r3, #0
 800b720:	67a3      	str	r3, [r4, #120]	@ 0x78
 800b722:	63e5      	str	r5, [r4, #60]	@ 0x3c
 800b724:	2300      	movs	r3, #0
 800b726:	6463      	str	r3, [r4, #68]	@ 0x44
 800b728:	429d      	cmp	r5, r3
 800b72a:	dc40      	bgt.n	800b7ae <environment_init+0x106>
 800b72c:	2300      	movs	r3, #0
 800b72e:	63a3      	str	r3, [r4, #56]	@ 0x38
 800b730:	6423      	str	r3, [r4, #64]	@ 0x40
 800b732:	f8c4 6084 	str.w	r6, [r4, #132]	@ 0x84
 800b736:	2e00      	cmp	r6, #0
 800b738:	dc44      	bgt.n	800b7c4 <environment_init+0x11c>
 800b73a:	2501      	movs	r5, #1
 800b73c:	65e5      	str	r5, [r4, #92]	@ 0x5c
 800b73e:	4f26      	ldr	r7, [pc, #152]	@ (800b7d8 <environment_init+0x130>)
 800b740:	4e26      	ldr	r6, [pc, #152]	@ (800b7dc <environment_init+0x134>)
 800b742:	463b      	mov	r3, r7
 800b744:	4632      	mov	r2, r6
 800b746:	4926      	ldr	r1, [pc, #152]	@ (800b7e0 <environment_init+0x138>)
 800b748:	200a      	movs	r0, #10
 800b74a:	f000 fbc5 	bl	800bed8 <pqueue_tag_init_customize>
 800b74e:	6320      	str	r0, [r4, #48]	@ 0x30
 800b750:	463b      	mov	r3, r7
 800b752:	4632      	mov	r2, r6
 800b754:	4923      	ldr	r1, [pc, #140]	@ (800b7e4 <environment_init+0x13c>)
 800b756:	200a      	movs	r0, #10
 800b758:	f000 fbbe 	bl	800bed8 <pqueue_tag_init_customize>
 800b75c:	6360      	str	r0, [r4, #52]	@ 0x34
 800b75e:	4620      	mov	r0, r4
 800b760:	f7ff ff38 	bl	800b5d4 <environment_init_single_threaded>
 800b764:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b766:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b768:	4620      	mov	r0, r4
 800b76a:	f7ff ff0e 	bl	800b58a <environment_init_modes>
 800b76e:	7025      	strb	r5, [r4, #0]
 800b770:	2000      	movs	r0, #0
 800b772:	b003      	add	sp, #12
 800b774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b778:	2300      	movs	r3, #0
 800b77a:	6043      	str	r3, [r0, #4]
 800b77c:	e7b0      	b.n	800b6e0 <environment_init+0x38>
 800b77e:	2150      	movs	r1, #80	@ 0x50
 800b780:	4650      	mov	r0, sl
 800b782:	f001 fb63 	bl	800ce4c <calloc>
 800b786:	6620      	str	r0, [r4, #96]	@ 0x60
 800b788:	e7b9      	b.n	800b6fe <environment_init+0x56>
 800b78a:	2160      	movs	r1, #96	@ 0x60
 800b78c:	4648      	mov	r0, r9
 800b78e:	f001 fb5d 	bl	800ce4c <calloc>
 800b792:	66a0      	str	r0, [r4, #104]	@ 0x68
 800b794:	e7ba      	b.n	800b70c <environment_init+0x64>
 800b796:	2160      	movs	r1, #96	@ 0x60
 800b798:	4618      	mov	r0, r3
 800b79a:	f001 fb57 	bl	800ce4c <calloc>
 800b79e:	6720      	str	r0, [r4, #112]	@ 0x70
 800b7a0:	e7ba      	b.n	800b718 <environment_init+0x70>
 800b7a2:	2160      	movs	r1, #96	@ 0x60
 800b7a4:	4638      	mov	r0, r7
 800b7a6:	f001 fb51 	bl	800ce4c <calloc>
 800b7aa:	67a0      	str	r0, [r4, #120]	@ 0x78
 800b7ac:	e7b9      	b.n	800b722 <environment_init+0x7a>
 800b7ae:	2104      	movs	r1, #4
 800b7b0:	4628      	mov	r0, r5
 800b7b2:	f001 fb4b 	bl	800ce4c <calloc>
 800b7b6:	63a0      	str	r0, [r4, #56]	@ 0x38
 800b7b8:	2104      	movs	r1, #4
 800b7ba:	4628      	mov	r0, r5
 800b7bc:	f001 fb46 	bl	800ce4c <calloc>
 800b7c0:	6420      	str	r0, [r4, #64]	@ 0x40
 800b7c2:	e7b6      	b.n	800b732 <environment_init+0x8a>
 800b7c4:	2104      	movs	r1, #4
 800b7c6:	4630      	mov	r0, r6
 800b7c8:	f001 fb40 	bl	800ce4c <calloc>
 800b7cc:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
 800b7d0:	e7b3      	b.n	800b73a <environment_init+0x92>
 800b7d2:	bf00      	nop
 800b7d4:	0800e038 	stmdaeq	r0, {r3, r4, r5, sp, lr, pc}
 800b7d8:	0800b557 	stmdaeq	r0, {r0, r1, r2, r4, r6, r8, sl, ip, sp, pc}
 800b7dc:	0800b549 	stmdaeq	r0, {r0, r3, r6, r8, sl, ip, sp, pc}
 800b7e0:	0800bebd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, pc}
 800b7e4:	0800bf7b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}

0800b7e8 <lf_set_present>:
 800b7e8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800b7ea:	b343      	cbz	r3, 800b83e <lf_set_present+0x56>
 800b7ec:	b410      	push	{r4}
 800b7ee:	689b      	ldr	r3, [r3, #8]
 800b7f0:	f100 0414 	add.w	r4, r0, #20
 800b7f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b7f6:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800b7f8:	428a      	cmp	r2, r1
 800b7fa:	da02      	bge.n	800b802 <lf_set_present+0x1a>
 800b7fc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800b7fe:	f841 4022 	str.w	r4, [r1, r2, lsl #2]
 800b802:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b804:	3201      	adds	r2, #1
 800b806:	645a      	str	r2, [r3, #68]	@ 0x44
 800b808:	2301      	movs	r3, #1
 800b80a:	7503      	strb	r3, [r0, #20]
 800b80c:	6983      	ldr	r3, [r0, #24]
 800b80e:	b173      	cbz	r3, 800b82e <lf_set_present+0x46>
 800b810:	69c2      	ldr	r2, [r0, #28]
 800b812:	2a00      	cmp	r2, #0
 800b814:	db0b      	blt.n	800b82e <lf_set_present+0x46>
 800b816:	681a      	ldr	r2, [r3, #0]
 800b818:	2a00      	cmp	r2, #0
 800b81a:	db08      	blt.n	800b82e <lf_set_present+0x46>
 800b81c:	1c51      	adds	r1, r2, #1
 800b81e:	6019      	str	r1, [r3, #0]
 800b820:	6983      	ldr	r3, [r0, #24]
 800b822:	6859      	ldr	r1, [r3, #4]
 800b824:	4291      	cmp	r1, r2
 800b826:	d805      	bhi.n	800b834 <lf_set_present+0x4c>
 800b828:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b82c:	601a      	str	r2, [r3, #0]
 800b82e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b832:	4770      	bx	lr
 800b834:	689b      	ldr	r3, [r3, #8]
 800b836:	69c1      	ldr	r1, [r0, #28]
 800b838:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800b83c:	e7f7      	b.n	800b82e <lf_set_present+0x46>
 800b83e:	4770      	bx	lr

0800b840 <wait_until>:
 800b840:	4904      	ldr	r1, [pc, #16]	@ (800b854 <wait_until+0x14>)
 800b842:	7809      	ldrb	r1, [r1, #0]
 800b844:	b109      	cbz	r1, 800b84a <wait_until+0xa>
 800b846:	2000      	movs	r0, #0
 800b848:	4770      	bx	lr
 800b84a:	b508      	push	{r3, lr}
 800b84c:	f7fe fe96 	bl	800a57c <lf_clock_interruptable_sleep_until_locked>
 800b850:	bd08      	pop	{r3, pc}
 800b852:	bf00      	nop
 800b854:	20001360 	andcs	r1, r0, r0, ror #6

0800b858 <_lf_trigger_reaction>:
 800b858:	b538      	push	{r3, r4, r5, lr}
 800b85a:	4605      	mov	r5, r0
 800b85c:	460c      	mov	r4, r1
 800b85e:	6d88      	ldr	r0, [r1, #88]	@ 0x58
 800b860:	f000 fda0 	bl	800c3a4 <_lf_mode_is_active>
 800b864:	b110      	cbz	r0, 800b86c <_lf_trigger_reaction+0x14>
 800b866:	f894 3030 	ldrb.w	r3, [r4, #48]	@ 0x30
 800b86a:	b103      	cbz	r3, 800b86e <_lf_trigger_reaction+0x16>
 800b86c:	bd38      	pop	{r3, r4, r5, pc}
 800b86e:	2301      	movs	r3, #1
 800b870:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 800b874:	4621      	mov	r1, r4
 800b876:	f8d5 0090 	ldr.w	r0, [r5, #144]	@ 0x90
 800b87a:	f000 faa6 	bl	800bdca <pqueue_insert>
 800b87e:	2800      	cmp	r0, #0
 800b880:	d0f4      	beq.n	800b86c <_lf_trigger_reaction+0x14>
 800b882:	4802      	ldr	r0, [pc, #8]	@ (800b88c <_lf_trigger_reaction+0x34>)
 800b884:	f000 fc3a 	bl	800c0fc <lf_print_error_and_exit>
 800b888:	e7f0      	b.n	800b86c <_lf_trigger_reaction+0x14>
 800b88a:	bf00      	nop
 800b88c:	0800eaa8 	stmdaeq	r0, {r3, r5, r7, r9, fp, sp, lr, pc}

0800b890 <_lf_do_step>:
 800b890:	b570      	push	{r4, r5, r6, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	4605      	mov	r5, r0
 800b896:	e00c      	b.n	800b8b2 <_lf_do_step+0x22>
 800b898:	2200      	movs	r2, #0
 800b89a:	4621      	mov	r1, r4
 800b89c:	4628      	mov	r0, r5
 800b89e:	f7ff f9bf 	bl	800ac20 <_lf_invoke_reaction>
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	4621      	mov	r1, r4
 800b8a6:	4628      	mov	r0, r5
 800b8a8:	f7ff f9c5 	bl	800ac36 <schedule_output_reactions>
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 800b8b2:	f8d5 0090 	ldr.w	r0, [r5, #144]	@ 0x90
 800b8b6:	f000 fa7d 	bl	800bdb4 <pqueue_size>
 800b8ba:	b320      	cbz	r0, 800b906 <_lf_do_step+0x76>
 800b8bc:	f8d5 0090 	ldr.w	r0, [r5, #144]	@ 0x90
 800b8c0:	f000 fad7 	bl	800be72 <pqueue_pop>
 800b8c4:	4604      	mov	r4, r0
 800b8c6:	2302      	movs	r3, #2
 800b8c8:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
 800b8cc:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	dbe2      	blt.n	800b898 <_lf_do_step+0x8>
 800b8d2:	f7fe fd97 	bl	800a404 <lf_time_physical>
 800b8d6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800b8d8:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800b8da:	ea53 0c02 	orrs.w	ip, r3, r2
 800b8de:	d007      	beq.n	800b8f0 <_lf_do_step+0x60>
 800b8e0:	692e      	ldr	r6, [r5, #16]
 800b8e2:	199b      	adds	r3, r3, r6
 800b8e4:	696e      	ldr	r6, [r5, #20]
 800b8e6:	eb42 0206 	adc.w	r2, r2, r6
 800b8ea:	4283      	cmp	r3, r0
 800b8ec:	418a      	sbcs	r2, r1
 800b8ee:	dad3      	bge.n	800b898 <_lf_do_step+0x8>
 800b8f0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d0da      	beq.n	800b8ac <_lf_do_step+0x1c>
 800b8f6:	6860      	ldr	r0, [r4, #4]
 800b8f8:	4798      	blx	r3
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	4621      	mov	r1, r4
 800b8fe:	4628      	mov	r0, r5
 800b900:	f7ff f999 	bl	800ac36 <schedule_output_reactions>
 800b904:	e7d2      	b.n	800b8ac <_lf_do_step+0x1c>
 800b906:	4628      	mov	r0, r5
 800b908:	f000 ffad 	bl	800c866 <_lf_handle_mode_changes>
 800b90c:	f105 0320 	add.w	r3, r5, #32
 800b910:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b912:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800b916:	3510      	adds	r5, #16
 800b918:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800b91c:	f7fe fcf9 	bl	800a312 <lf_tag_compare>
 800b920:	2800      	cmp	r0, #0
 800b922:	da02      	bge.n	800b92a <_lf_do_step+0x9a>
 800b924:	2001      	movs	r0, #1
 800b926:	b004      	add	sp, #16
 800b928:	bd70      	pop	{r4, r5, r6, pc}
 800b92a:	2000      	movs	r0, #0
 800b92c:	e7fb      	b.n	800b926 <_lf_do_step+0x96>

0800b92e <lf_critical_section_enter>:
 800b92e:	b508      	push	{r3, lr}
 800b930:	f001 f81e 	bl	800c970 <lf_disable_interrupts_nested>
 800b934:	bd08      	pop	{r3, pc}

0800b936 <lf_critical_section_exit>:
 800b936:	b508      	push	{r3, lr}
 800b938:	f001 f826 	bl	800c988 <lf_enable_interrupts_nested>
 800b93c:	bd08      	pop	{r3, pc}
	...

0800b940 <next>:
 800b940:	b530      	push	{r4, r5, lr}
 800b942:	b08d      	sub	sp, #52	@ 0x34
 800b944:	4604      	mov	r4, r0
 800b946:	f7ff fff2 	bl	800b92e <lf_critical_section_enter>
 800b94a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800b94c:	f000 fafb 	bl	800bf46 <pqueue_tag_peek>
 800b950:	4605      	mov	r5, r0
 800b952:	4b34      	ldr	r3, [pc, #208]	@ (800ba24 <next+0xe4>)
 800b954:	f10d 0c10 	add.w	ip, sp, #16
 800b958:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b95a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800b95e:	2d00      	cmp	r5, #0
 800b960:	d041      	beq.n	800b9e6 <next+0xa6>
 800b962:	f10d 0c10 	add.w	ip, sp, #16
 800b966:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800b96a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800b96e:	ab06      	add	r3, sp, #24
 800b970:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b974:	e88d 0003 	stmia.w	sp, {r0, r1}
 800b978:	ab04      	add	r3, sp, #16
 800b97a:	cb0c      	ldmia	r3, {r2, r3}
 800b97c:	4620      	mov	r0, r4
 800b97e:	f7fe fee8 	bl	800a752 <lf_is_tag_after_stop_tag>
 800b982:	b128      	cbz	r0, 800b990 <next+0x50>
 800b984:	ad04      	add	r5, sp, #16
 800b986:	f104 0320 	add.w	r3, r4, #32
 800b98a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b98c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800b990:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b994:	4620      	mov	r0, r4
 800b996:	f7ff ff53 	bl	800b840 <wait_until>
 800b99a:	2800      	cmp	r0, #0
 800b99c:	d139      	bne.n	800ba12 <next+0xd2>
 800b99e:	ab06      	add	r3, sp, #24
 800b9a0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800b9a4:	e88d 0003 	stmia.w	sp, {r0, r1}
 800b9a8:	ab04      	add	r3, sp, #16
 800b9aa:	cb0c      	ldmia	r3, {r2, r3}
 800b9ac:	4620      	mov	r0, r4
 800b9ae:	f7ff f901 	bl	800abb4 <_lf_advance_tag>
 800b9b2:	f104 0320 	add.w	r3, r4, #32
 800b9b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b9b8:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800b9bc:	f104 0310 	add.w	r3, r4, #16
 800b9c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b9c2:	f7fe fca6 	bl	800a312 <lf_tag_compare>
 800b9c6:	2800      	cmp	r0, #0
 800b9c8:	da28      	bge.n	800ba1c <next+0xdc>
 800b9ca:	4620      	mov	r0, r4
 800b9cc:	f7fe fe8f 	bl	800a6ee <_lf_start_time_step>
 800b9d0:	4620      	mov	r0, r4
 800b9d2:	f7fe ffa1 	bl	800a918 <_lf_pop_events>
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	f7ff ffad 	bl	800b936 <lf_critical_section_exit>
 800b9dc:	4620      	mov	r0, r4
 800b9de:	f7ff ff57 	bl	800b890 <_lf_do_step>
 800b9e2:	b00d      	add	sp, #52	@ 0x34
 800b9e4:	bd30      	pop	{r4, r5, pc}
 800b9e6:	4b10      	ldr	r3, [pc, #64]	@ (800ba28 <next+0xe8>)
 800b9e8:	781b      	ldrb	r3, [r3, #0]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d1bf      	bne.n	800b96e <next+0x2e>
 800b9ee:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 800b9f2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b9f6:	69a3      	ldr	r3, [r4, #24]
 800b9f8:	3301      	adds	r3, #1
 800b9fa:	930a      	str	r3, [sp, #40]	@ 0x28
 800b9fc:	ab0c      	add	r3, sp, #48	@ 0x30
 800b9fe:	e913 0003 	ldmdb	r3, {r0, r1}
 800ba02:	e88d 0003 	stmia.w	sp, {r0, r1}
 800ba06:	ab08      	add	r3, sp, #32
 800ba08:	cb0c      	ldmia	r3, {r2, r3}
 800ba0a:	4620      	mov	r0, r4
 800ba0c:	f7fe fe52 	bl	800a6b4 <lf_set_stop_tag>
 800ba10:	e7ad      	b.n	800b96e <next+0x2e>
 800ba12:	4620      	mov	r0, r4
 800ba14:	f7ff ff8f 	bl	800b936 <lf_critical_section_exit>
 800ba18:	2001      	movs	r0, #1
 800ba1a:	e7e2      	b.n	800b9e2 <next+0xa2>
 800ba1c:	4620      	mov	r0, r4
 800ba1e:	f7fe ff46 	bl	800a8ae <_lf_trigger_shutdown_reactions>
 800ba22:	e7d2      	b.n	800b9ca <next+0x8a>
 800ba24:	0800e048 	stmdaeq	r0, {r3, r6, sp, lr, pc}
 800ba28:	20001358 	andcs	r1, r0, r8, asr r3

0800ba2c <lf_reactor_c_main>:
 800ba2c:	b530      	push	{r4, r5, lr}
 800ba2e:	b087      	sub	sp, #28
 800ba30:	4604      	mov	r4, r0
 800ba32:	460d      	mov	r5, r1
 800ba34:	f7fa ffb8 	bl	80069a8 <lf_set_default_command_line_options>
 800ba38:	f001 f83c 	bl	800cab4 <_lf_initialize_clock>
 800ba3c:	4b2f      	ldr	r3, [pc, #188]	@ (800bafc <lf_reactor_c_main+0xd0>)
 800ba3e:	6819      	ldr	r1, [r3, #0]
 800ba40:	4b2f      	ldr	r3, [pc, #188]	@ (800bb00 <lf_reactor_c_main+0xd4>)
 800ba42:	6818      	ldr	r0, [r3, #0]
 800ba44:	f7ff f9d6 	bl	800adf4 <process_args>
 800ba48:	2800      	cmp	r0, #0
 800ba4a:	d054      	beq.n	800baf6 <lf_reactor_c_main+0xca>
 800ba4c:	4629      	mov	r1, r5
 800ba4e:	4620      	mov	r0, r4
 800ba50:	f7ff f9d0 	bl	800adf4 <process_args>
 800ba54:	2800      	cmp	r0, #0
 800ba56:	d04e      	beq.n	800baf6 <lf_reactor_c_main+0xca>
 800ba58:	482a      	ldr	r0, [pc, #168]	@ (800bb04 <lf_reactor_c_main+0xd8>)
 800ba5a:	f001 f9ed 	bl	800ce38 <atexit>
 800ba5e:	2800      	cmp	r0, #0
 800ba60:	d141      	bne.n	800bae6 <lf_reactor_c_main+0xba>
 800ba62:	4929      	ldr	r1, [pc, #164]	@ (800bb08 <lf_reactor_c_main+0xdc>)
 800ba64:	2002      	movs	r0, #2
 800ba66:	f001 ffd9 	bl	800da1c <signal>
 800ba6a:	f7fa ff9f 	bl	80069ac <lf_create_environments>
 800ba6e:	a805      	add	r0, sp, #20
 800ba70:	f7fa ffbc 	bl	80069ec <_lf_get_environments>
 800ba74:	f7ff fb9e 	bl	800b1b4 <initialize_global>
 800ba78:	f7fe fcc4 	bl	800a404 <lf_time_physical>
 800ba7c:	4602      	mov	r2, r0
 800ba7e:	460b      	mov	r3, r1
 800ba80:	4922      	ldr	r1, [pc, #136]	@ (800bb0c <lf_reactor_c_main+0xe0>)
 800ba82:	600a      	str	r2, [r1, #0]
 800ba84:	604b      	str	r3, [r1, #4]
 800ba86:	4922      	ldr	r1, [pc, #136]	@ (800bb10 <lf_reactor_c_main+0xe4>)
 800ba88:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ba8c:	e9cd 0100 	strd	r0, r1, [sp]
 800ba90:	9805      	ldr	r0, [sp, #20]
 800ba92:	f7ff fde3 	bl	800b65c <environment_init_tags>
 800ba96:	9805      	ldr	r0, [sp, #20]
 800ba98:	f000 fedc 	bl	800c854 <_lf_initialize_modes>
 800ba9c:	9805      	ldr	r0, [sp, #20]
 800ba9e:	f7fe fee0 	bl	800a862 <_lf_trigger_startup_reactions>
 800baa2:	9805      	ldr	r0, [sp, #20]
 800baa4:	f7fe ffb6 	bl	800aa14 <_lf_initialize_timers>
 800baa8:	9c05      	ldr	r4, [sp, #20]
 800baaa:	f104 0320 	add.w	r3, r4, #32
 800baae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800bab0:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800bab4:	f104 0310 	add.w	r3, r4, #16
 800bab8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800baba:	f7fe fc2a 	bl	800a312 <lf_tag_compare>
 800babe:	2800      	cmp	r0, #0
 800bac0:	da15      	bge.n	800baee <lf_reactor_c_main+0xc2>
 800bac2:	9b05      	ldr	r3, [sp, #20]
 800bac4:	2201      	movs	r2, #1
 800bac6:	705a      	strb	r2, [r3, #1]
 800bac8:	9805      	ldr	r0, [sp, #20]
 800baca:	f7ff fee1 	bl	800b890 <_lf_do_step>
 800bace:	b120      	cbz	r0, 800bada <lf_reactor_c_main+0xae>
 800bad0:	9805      	ldr	r0, [sp, #20]
 800bad2:	f7ff ff35 	bl	800b940 <next>
 800bad6:	2800      	cmp	r0, #0
 800bad8:	d1fa      	bne.n	800bad0 <lf_reactor_c_main+0xa4>
 800bada:	4b0e      	ldr	r3, [pc, #56]	@ (800bb14 <lf_reactor_c_main+0xe8>)
 800badc:	2201      	movs	r2, #1
 800bade:	701a      	strb	r2, [r3, #0]
 800bae0:	2000      	movs	r0, #0
 800bae2:	b007      	add	sp, #28
 800bae4:	bd30      	pop	{r4, r5, pc}
 800bae6:	480c      	ldr	r0, [pc, #48]	@ (800bb18 <lf_reactor_c_main+0xec>)
 800bae8:	f000 fafa 	bl	800c0e0 <lf_print_warning>
 800baec:	e7b9      	b.n	800ba62 <lf_reactor_c_main+0x36>
 800baee:	9805      	ldr	r0, [sp, #20]
 800baf0:	f7fe fedd 	bl	800a8ae <_lf_trigger_shutdown_reactions>
 800baf4:	e7e5      	b.n	800bac2 <lf_reactor_c_main+0x96>
 800baf6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bafa:	e7f2      	b.n	800bae2 <lf_reactor_c_main+0xb6>
 800bafc:	2000134c 	andcs	r1, r0, ip, asr #6
 800bb00:	20001350 	andcs	r1, r0, r0, asr r3
 800bb04:	0800b1bd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r8, ip, sp, pc}
 800bb08:	08000a9d 	stmdaeq	r0, {r0, r2, r3, r4, r7, r9, fp}
 800bb0c:	20000228 	andcs	r0, r0, r8, lsr #4
 800bb10:	20000238 	andcs	r0, r0, r8, lsr r2
 800bb14:	20001348 	andcs	r1, r0, r8, asr #6
 800bb18:	0800ead4 	stmdaeq	r0, {r2, r4, r6, r7, r9, fp, sp, lr, pc}

0800bb1c <vector_resize>:
 800bb1c:	b901      	cbnz	r1, 800bb20 <vector_resize+0x4>
 800bb1e:	4770      	bx	lr
 800bb20:	b570      	push	{r4, r5, r6, lr}
 800bb22:	4604      	mov	r4, r0
 800bb24:	6846      	ldr	r6, [r0, #4]
 800bb26:	6800      	ldr	r0, [r0, #0]
 800bb28:	1a36      	subs	r6, r6, r0
 800bb2a:	008d      	lsls	r5, r1, #2
 800bb2c:	4629      	mov	r1, r5
 800bb2e:	f001 fce9 	bl	800d504 <realloc>
 800bb32:	2300      	movs	r3, #0
 800bb34:	6123      	str	r3, [r4, #16]
 800bb36:	6020      	str	r0, [r4, #0]
 800bb38:	4406      	add	r6, r0
 800bb3a:	6066      	str	r6, [r4, #4]
 800bb3c:	4428      	add	r0, r5
 800bb3e:	60a0      	str	r0, [r4, #8]
 800bb40:	bd70      	pop	{r4, r5, r6, pc}

0800bb42 <vector_at>:
 800bb42:	b538      	push	{r3, r4, r5, lr}
 800bb44:	4604      	mov	r4, r0
 800bb46:	460a      	mov	r2, r1
 800bb48:	6801      	ldr	r1, [r0, #0]
 800bb4a:	0095      	lsls	r5, r2, #2
 800bb4c:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 800bb50:	3304      	adds	r3, #4
 800bb52:	6840      	ldr	r0, [r0, #4]
 800bb54:	4283      	cmp	r3, r0
 800bb56:	d900      	bls.n	800bb5a <vector_at+0x18>
 800bb58:	6063      	str	r3, [r4, #4]
 800bb5a:	6860      	ldr	r0, [r4, #4]
 800bb5c:	68a3      	ldr	r3, [r4, #8]
 800bb5e:	4298      	cmp	r0, r3
 800bb60:	d30b      	bcc.n	800bb7a <vector_at+0x38>
 800bb62:	68e0      	ldr	r0, [r4, #12]
 800bb64:	3001      	adds	r0, #1
 800bb66:	60e0      	str	r0, [r4, #12]
 800bb68:	1a5b      	subs	r3, r3, r1
 800bb6a:	1059      	asrs	r1, r3, #1
 800bb6c:	e000      	b.n	800bb70 <vector_at+0x2e>
 800bb6e:	0049      	lsls	r1, r1, #1
 800bb70:	4291      	cmp	r1, r2
 800bb72:	d9fc      	bls.n	800bb6e <vector_at+0x2c>
 800bb74:	4620      	mov	r0, r4
 800bb76:	f7ff ffd1 	bl	800bb1c <vector_resize>
 800bb7a:	6820      	ldr	r0, [r4, #0]
 800bb7c:	4428      	add	r0, r5
 800bb7e:	bd38      	pop	{r3, r4, r5, pc}

0800bb80 <vector_size>:
 800bb80:	6843      	ldr	r3, [r0, #4]
 800bb82:	6800      	ldr	r0, [r0, #0]
 800bb84:	1a18      	subs	r0, r3, r0
 800bb86:	1080      	asrs	r0, r0, #2
 800bb88:	4770      	bx	lr

0800bb8a <maxchild>:
 800bb8a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb8e:	6803      	ldr	r3, [r0, #0]
 800bb90:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 800bb94:	d91b      	bls.n	800bbce <maxchild+0x44>
 800bb96:	4604      	mov	r4, r0
 800bb98:	004d      	lsls	r5, r1, #1
 800bb9a:	1c6e      	adds	r6, r5, #1
 800bb9c:	42b3      	cmp	r3, r6
 800bb9e:	d917      	bls.n	800bbd0 <maxchild+0x46>
 800bba0:	f8d0 900c 	ldr.w	r9, [r0, #12]
 800bba4:	6903      	ldr	r3, [r0, #16]
 800bba6:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 800bba8:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800bbac:	4798      	blx	r3
 800bbae:	4680      	mov	r8, r0
 800bbb0:	460f      	mov	r7, r1
 800bbb2:	6923      	ldr	r3, [r4, #16]
 800bbb4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800bbb6:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 800bbba:	4798      	blx	r3
 800bbbc:	4602      	mov	r2, r0
 800bbbe:	460b      	mov	r3, r1
 800bbc0:	4640      	mov	r0, r8
 800bbc2:	4639      	mov	r1, r7
 800bbc4:	47c8      	blx	r9
 800bbc6:	2801      	cmp	r0, #1
 800bbc8:	d102      	bne.n	800bbd0 <maxchild+0x46>
 800bbca:	4635      	mov	r5, r6
 800bbcc:	e000      	b.n	800bbd0 <maxchild+0x46>
 800bbce:	2500      	movs	r5, #0
 800bbd0:	4628      	mov	r0, r5
 800bbd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800bbd6 <bubble_up>:
 800bbd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbda:	4604      	mov	r4, r0
 800bbdc:	460d      	mov	r5, r1
 800bbde:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800bbe0:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800bbe4:	6903      	ldr	r3, [r0, #16]
 800bbe6:	4648      	mov	r0, r9
 800bbe8:	4798      	blx	r3
 800bbea:	4680      	mov	r8, r0
 800bbec:	460f      	mov	r7, r1
 800bbee:	086e      	lsrs	r6, r5, #1
 800bbf0:	e00c      	b.n	800bc0c <bubble_up+0x36>
 800bbf2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800bbf4:	f853 2026 	ldr.w	r2, [r3, r6, lsl #2]
 800bbf8:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bbfc:	69a3      	ldr	r3, [r4, #24]
 800bbfe:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800bc00:	4629      	mov	r1, r5
 800bc02:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800bc06:	4798      	blx	r3
 800bc08:	4635      	mov	r5, r6
 800bc0a:	0876      	lsrs	r6, r6, #1
 800bc0c:	2d01      	cmp	r5, #1
 800bc0e:	d90b      	bls.n	800bc28 <bubble_up+0x52>
 800bc10:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800bc14:	6923      	ldr	r3, [r4, #16]
 800bc16:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800bc18:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 800bc1c:	4798      	blx	r3
 800bc1e:	4642      	mov	r2, r8
 800bc20:	463b      	mov	r3, r7
 800bc22:	47d0      	blx	sl
 800bc24:	2801      	cmp	r0, #1
 800bc26:	d0e4      	beq.n	800bbf2 <bubble_up+0x1c>
 800bc28:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800bc2a:	f843 9025 	str.w	r9, [r3, r5, lsl #2]
 800bc2e:	69a3      	ldr	r3, [r4, #24]
 800bc30:	4629      	mov	r1, r5
 800bc32:	4648      	mov	r0, r9
 800bc34:	4798      	blx	r3
 800bc36:	4628      	mov	r0, r5
 800bc38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800bc3c <percolate_down>:
 800bc3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc40:	4604      	mov	r4, r0
 800bc42:	460d      	mov	r5, r1
 800bc44:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800bc46:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800bc4a:	6903      	ldr	r3, [r0, #16]
 800bc4c:	4648      	mov	r0, r9
 800bc4e:	4798      	blx	r3
 800bc50:	4680      	mov	r8, r0
 800bc52:	460f      	mov	r7, r1
 800bc54:	e00b      	b.n	800bc6e <percolate_down+0x32>
 800bc56:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800bc58:	f853 2026 	ldr.w	r2, [r3, r6, lsl #2]
 800bc5c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bc60:	69a3      	ldr	r3, [r4, #24]
 800bc62:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800bc64:	4629      	mov	r1, r5
 800bc66:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800bc6a:	4798      	blx	r3
 800bc6c:	4635      	mov	r5, r6
 800bc6e:	4629      	mov	r1, r5
 800bc70:	4620      	mov	r0, r4
 800bc72:	f7ff ff8a 	bl	800bb8a <maxchild>
 800bc76:	4606      	mov	r6, r0
 800bc78:	b168      	cbz	r0, 800bc96 <percolate_down+0x5a>
 800bc7a:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800bc7e:	6923      	ldr	r3, [r4, #16]
 800bc80:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800bc82:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 800bc86:	4798      	blx	r3
 800bc88:	4602      	mov	r2, r0
 800bc8a:	460b      	mov	r3, r1
 800bc8c:	4640      	mov	r0, r8
 800bc8e:	4639      	mov	r1, r7
 800bc90:	47d0      	blx	sl
 800bc92:	2801      	cmp	r0, #1
 800bc94:	d0df      	beq.n	800bc56 <percolate_down+0x1a>
 800bc96:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800bc98:	f843 9025 	str.w	r9, [r3, r5, lsl #2]
 800bc9c:	69a3      	ldr	r3, [r4, #24]
 800bc9e:	4629      	mov	r1, r5
 800bca0:	4648      	mov	r0, r9
 800bca2:	4798      	blx	r3
 800bca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800bca8 <find_equal_same_priority>:
 800bca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcac:	4604      	mov	r4, r0
 800bcae:	460f      	mov	r7, r1
 800bcb0:	1e15      	subs	r5, r2, #0
 800bcb2:	db3a      	blt.n	800bd2a <find_equal_same_priority+0x82>
 800bcb4:	2c00      	cmp	r4, #0
 800bcb6:	d045      	beq.n	800bd44 <find_equal_same_priority+0x9c>
 800bcb8:	6823      	ldr	r3, [r4, #0]
 800bcba:	42ab      	cmp	r3, r5
 800bcbc:	d944      	bls.n	800bd48 <find_equal_same_priority+0xa0>
 800bcbe:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800bcc0:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 800bcc4:	2e00      	cmp	r6, #0
 800bcc6:	d034      	beq.n	800bd32 <find_equal_same_priority+0x8a>
 800bcc8:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800bccc:	6923      	ldr	r3, [r4, #16]
 800bcce:	4630      	mov	r0, r6
 800bcd0:	4798      	blx	r3
 800bcd2:	4681      	mov	r9, r0
 800bcd4:	4688      	mov	r8, r1
 800bcd6:	6923      	ldr	r3, [r4, #16]
 800bcd8:	4638      	mov	r0, r7
 800bcda:	4798      	blx	r3
 800bcdc:	4602      	mov	r2, r0
 800bcde:	460b      	mov	r3, r1
 800bce0:	4648      	mov	r0, r9
 800bce2:	4641      	mov	r1, r8
 800bce4:	47d0      	blx	sl
 800bce6:	2801      	cmp	r0, #1
 800bce8:	d023      	beq.n	800bd32 <find_equal_same_priority+0x8a>
 800bcea:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 800bcee:	6923      	ldr	r3, [r4, #16]
 800bcf0:	4630      	mov	r0, r6
 800bcf2:	4798      	blx	r3
 800bcf4:	4681      	mov	r9, r0
 800bcf6:	4688      	mov	r8, r1
 800bcf8:	6923      	ldr	r3, [r4, #16]
 800bcfa:	4638      	mov	r0, r7
 800bcfc:	4798      	blx	r3
 800bcfe:	4602      	mov	r2, r0
 800bd00:	460b      	mov	r3, r1
 800bd02:	4648      	mov	r0, r9
 800bd04:	4641      	mov	r1, r8
 800bd06:	47d0      	blx	sl
 800bd08:	b920      	cbnz	r0, 800bd14 <find_equal_same_priority+0x6c>
 800bd0a:	69e3      	ldr	r3, [r4, #28]
 800bd0c:	4639      	mov	r1, r7
 800bd0e:	4630      	mov	r0, r6
 800bd10:	4798      	blx	r3
 800bd12:	b938      	cbnz	r0, 800bd24 <find_equal_same_priority+0x7c>
 800bd14:	006d      	lsls	r5, r5, #1
 800bd16:	462a      	mov	r2, r5
 800bd18:	4639      	mov	r1, r7
 800bd1a:	4620      	mov	r0, r4
 800bd1c:	f7ff ffc4 	bl	800bca8 <find_equal_same_priority>
 800bd20:	4606      	mov	r6, r0
 800bd22:	b140      	cbz	r0, 800bd36 <find_equal_same_priority+0x8e>
 800bd24:	4630      	mov	r0, r6
 800bd26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd2a:	4808      	ldr	r0, [pc, #32]	@ (800bd4c <find_equal_same_priority+0xa4>)
 800bd2c:	f000 f9e6 	bl	800c0fc <lf_print_error_and_exit>
 800bd30:	e7c0      	b.n	800bcb4 <find_equal_same_priority+0xc>
 800bd32:	2600      	movs	r6, #0
 800bd34:	e7f6      	b.n	800bd24 <find_equal_same_priority+0x7c>
 800bd36:	1c6a      	adds	r2, r5, #1
 800bd38:	4639      	mov	r1, r7
 800bd3a:	4620      	mov	r0, r4
 800bd3c:	f7ff ffb4 	bl	800bca8 <find_equal_same_priority>
 800bd40:	4606      	mov	r6, r0
 800bd42:	e7ef      	b.n	800bd24 <find_equal_same_priority+0x7c>
 800bd44:	4626      	mov	r6, r4
 800bd46:	e7ed      	b.n	800bd24 <find_equal_same_priority+0x7c>
 800bd48:	2600      	movs	r6, #0
 800bd4a:	e7eb      	b.n	800bd24 <find_equal_same_priority+0x7c>
 800bd4c:	0800eb00 	stmdaeq	r0, {r8, r9, fp, sp, lr, pc}

0800bd50 <pqueue_init>:
 800bd50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd54:	4605      	mov	r5, r0
 800bd56:	4689      	mov	r9, r1
 800bd58:	4690      	mov	r8, r2
 800bd5a:	461f      	mov	r7, r3
 800bd5c:	2028      	movs	r0, #40	@ 0x28
 800bd5e:	f001 f9dd 	bl	800d11c <malloc>
 800bd62:	4604      	mov	r4, r0
 800bd64:	b1a8      	cbz	r0, 800bd92 <pqueue_init+0x42>
 800bd66:	3501      	adds	r5, #1
 800bd68:	00a8      	lsls	r0, r5, #2
 800bd6a:	f001 f9d7 	bl	800d11c <malloc>
 800bd6e:	4606      	mov	r6, r0
 800bd70:	6260      	str	r0, [r4, #36]	@ 0x24
 800bd72:	b188      	cbz	r0, 800bd98 <pqueue_init+0x48>
 800bd74:	2301      	movs	r3, #1
 800bd76:	6023      	str	r3, [r4, #0]
 800bd78:	60a5      	str	r5, [r4, #8]
 800bd7a:	6065      	str	r5, [r4, #4]
 800bd7c:	f8c4 900c 	str.w	r9, [r4, #12]
 800bd80:	f8c4 8010 	str.w	r8, [r4, #16]
 800bd84:	6167      	str	r7, [r4, #20]
 800bd86:	9b08      	ldr	r3, [sp, #32]
 800bd88:	61a3      	str	r3, [r4, #24]
 800bd8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd8c:	61e3      	str	r3, [r4, #28]
 800bd8e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd90:	6223      	str	r3, [r4, #32]
 800bd92:	4620      	mov	r0, r4
 800bd94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bd98:	4620      	mov	r0, r4
 800bd9a:	f001 f9c7 	bl	800d12c <free>
 800bd9e:	4634      	mov	r4, r6
 800bda0:	e7f7      	b.n	800bd92 <pqueue_init+0x42>

0800bda2 <pqueue_free>:
 800bda2:	b510      	push	{r4, lr}
 800bda4:	4604      	mov	r4, r0
 800bda6:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800bda8:	f001 f9c0 	bl	800d12c <free>
 800bdac:	4620      	mov	r0, r4
 800bdae:	f001 f9bd 	bl	800d12c <free>
 800bdb2:	bd10      	pop	{r4, pc}

0800bdb4 <pqueue_size>:
 800bdb4:	b110      	cbz	r0, 800bdbc <pqueue_size+0x8>
 800bdb6:	6800      	ldr	r0, [r0, #0]
 800bdb8:	3801      	subs	r0, #1
 800bdba:	4770      	bx	lr
 800bdbc:	2000      	movs	r0, #0
 800bdbe:	4770      	bx	lr

0800bdc0 <pqueue_find_equal_same_priority>:
 800bdc0:	b508      	push	{r3, lr}
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	f7ff ff70 	bl	800bca8 <find_equal_same_priority>
 800bdc8:	bd08      	pop	{r3, pc}

0800bdca <pqueue_insert>:
 800bdca:	b1d0      	cbz	r0, 800be02 <pqueue_insert+0x38>
 800bdcc:	b570      	push	{r4, r5, r6, lr}
 800bdce:	460e      	mov	r6, r1
 800bdd0:	4604      	mov	r4, r0
 800bdd2:	6805      	ldr	r5, [r0, #0]
 800bdd4:	6842      	ldr	r2, [r0, #4]
 800bdd6:	4295      	cmp	r5, r2
 800bdd8:	d308      	bcc.n	800bdec <pqueue_insert+0x22>
 800bdda:	6882      	ldr	r2, [r0, #8]
 800bddc:	4415      	add	r5, r2
 800bdde:	00a9      	lsls	r1, r5, #2
 800bde0:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 800bde2:	f001 fb8f 	bl	800d504 <realloc>
 800bde6:	b170      	cbz	r0, 800be06 <pqueue_insert+0x3c>
 800bde8:	6260      	str	r0, [r4, #36]	@ 0x24
 800bdea:	6065      	str	r5, [r4, #4]
 800bdec:	6821      	ldr	r1, [r4, #0]
 800bdee:	1c4b      	adds	r3, r1, #1
 800bdf0:	6023      	str	r3, [r4, #0]
 800bdf2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800bdf4:	f843 6021 	str.w	r6, [r3, r1, lsl #2]
 800bdf8:	4620      	mov	r0, r4
 800bdfa:	f7ff feec 	bl	800bbd6 <bubble_up>
 800bdfe:	2000      	movs	r0, #0
 800be00:	bd70      	pop	{r4, r5, r6, pc}
 800be02:	2001      	movs	r0, #1
 800be04:	4770      	bx	lr
 800be06:	2001      	movs	r0, #1
 800be08:	e7fa      	b.n	800be00 <pqueue_insert+0x36>

0800be0a <pqueue_remove>:
 800be0a:	6803      	ldr	r3, [r0, #0]
 800be0c:	2b01      	cmp	r3, #1
 800be0e:	d02e      	beq.n	800be6e <pqueue_remove+0x64>
 800be10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be14:	4604      	mov	r4, r0
 800be16:	460e      	mov	r6, r1
 800be18:	6943      	ldr	r3, [r0, #20]
 800be1a:	4608      	mov	r0, r1
 800be1c:	4798      	blx	r3
 800be1e:	4605      	mov	r5, r0
 800be20:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800be22:	6823      	ldr	r3, [r4, #0]
 800be24:	3b01      	subs	r3, #1
 800be26:	6023      	str	r3, [r4, #0]
 800be28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800be2c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800be30:	f8d4 800c 	ldr.w	r8, [r4, #12]
 800be34:	6923      	ldr	r3, [r4, #16]
 800be36:	4630      	mov	r0, r6
 800be38:	4798      	blx	r3
 800be3a:	4607      	mov	r7, r0
 800be3c:	460e      	mov	r6, r1
 800be3e:	6923      	ldr	r3, [r4, #16]
 800be40:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800be42:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800be46:	4798      	blx	r3
 800be48:	4602      	mov	r2, r0
 800be4a:	460b      	mov	r3, r1
 800be4c:	4638      	mov	r0, r7
 800be4e:	4631      	mov	r1, r6
 800be50:	47c0      	blx	r8
 800be52:	2801      	cmp	r0, #1
 800be54:	d006      	beq.n	800be64 <pqueue_remove+0x5a>
 800be56:	4629      	mov	r1, r5
 800be58:	4620      	mov	r0, r4
 800be5a:	f7ff feef 	bl	800bc3c <percolate_down>
 800be5e:	2000      	movs	r0, #0
 800be60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be64:	4629      	mov	r1, r5
 800be66:	4620      	mov	r0, r4
 800be68:	f7ff feb5 	bl	800bbd6 <bubble_up>
 800be6c:	e7f7      	b.n	800be5e <pqueue_remove+0x54>
 800be6e:	2000      	movs	r0, #0
 800be70:	4770      	bx	lr

0800be72 <pqueue_pop>:
 800be72:	b510      	push	{r4, lr}
 800be74:	b170      	cbz	r0, 800be94 <pqueue_pop+0x22>
 800be76:	6803      	ldr	r3, [r0, #0]
 800be78:	2b01      	cmp	r3, #1
 800be7a:	d00d      	beq.n	800be98 <pqueue_pop+0x26>
 800be7c:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 800be7e:	684c      	ldr	r4, [r1, #4]
 800be80:	3b01      	subs	r3, #1
 800be82:	6003      	str	r3, [r0, #0]
 800be84:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800be88:	604b      	str	r3, [r1, #4]
 800be8a:	2101      	movs	r1, #1
 800be8c:	f7ff fed6 	bl	800bc3c <percolate_down>
 800be90:	4620      	mov	r0, r4
 800be92:	bd10      	pop	{r4, pc}
 800be94:	4604      	mov	r4, r0
 800be96:	e7fb      	b.n	800be90 <pqueue_pop+0x1e>
 800be98:	2400      	movs	r4, #0
 800be9a:	e7f9      	b.n	800be90 <pqueue_pop+0x1e>

0800be9c <pqueue_peek>:
 800be9c:	b128      	cbz	r0, 800beaa <pqueue_peek+0xe>
 800be9e:	6802      	ldr	r2, [r0, #0]
 800bea0:	2a01      	cmp	r2, #1
 800bea2:	d003      	beq.n	800beac <pqueue_peek+0x10>
 800bea4:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800bea6:	6858      	ldr	r0, [r3, #4]
 800bea8:	4770      	bx	lr
 800beaa:	4770      	bx	lr
 800beac:	2000      	movs	r0, #0
 800beae:	4770      	bx	lr

0800beb0 <pqueue_tag_get_priority>:
 800beb0:	2100      	movs	r1, #0
 800beb2:	4770      	bx	lr

0800beb4 <pqueue_tag_get_position>:
 800beb4:	6900      	ldr	r0, [r0, #16]
 800beb6:	4770      	bx	lr

0800beb8 <pqueue_tag_set_position>:
 800beb8:	6101      	str	r1, [r0, #16]
 800beba:	4770      	bx	lr

0800bebc <pqueue_tag_compare>:
 800bebc:	b500      	push	{lr}
 800bebe:	b085      	sub	sp, #20
 800bec0:	4684      	mov	ip, r0
 800bec2:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800bec4:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800bec8:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800becc:	f7fe fa21 	bl	800a312 <lf_tag_compare>
 800bed0:	b005      	add	sp, #20
 800bed2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800bed8 <pqueue_tag_init_customize>:
 800bed8:	b500      	push	{lr}
 800beda:	b085      	sub	sp, #20
 800bedc:	9302      	str	r3, [sp, #8]
 800bede:	9201      	str	r2, [sp, #4]
 800bee0:	4b04      	ldr	r3, [pc, #16]	@ (800bef4 <pqueue_tag_init_customize+0x1c>)
 800bee2:	9300      	str	r3, [sp, #0]
 800bee4:	4b04      	ldr	r3, [pc, #16]	@ (800bef8 <pqueue_tag_init_customize+0x20>)
 800bee6:	4a05      	ldr	r2, [pc, #20]	@ (800befc <pqueue_tag_init_customize+0x24>)
 800bee8:	f7ff ff32 	bl	800bd50 <pqueue_init>
 800beec:	b005      	add	sp, #20
 800beee:	f85d fb04 	ldr.w	pc, [sp], #4
 800bef2:	bf00      	nop
 800bef4:	0800beb9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, pc}
 800bef8:	0800beb5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, pc}
 800befc:	0800beb1 	stmdaeq	r0, {r0, r4, r5, r7, r9, sl, fp, ip, sp, pc}

0800bf00 <pqueue_tag_free>:
 800bf00:	b538      	push	{r3, r4, r5, lr}
 800bf02:	4605      	mov	r5, r0
 800bf04:	2401      	movs	r4, #1
 800bf06:	e000      	b.n	800bf0a <pqueue_tag_free+0xa>
 800bf08:	3401      	adds	r4, #1
 800bf0a:	682b      	ldr	r3, [r5, #0]
 800bf0c:	42a3      	cmp	r3, r4
 800bf0e:	d90a      	bls.n	800bf26 <pqueue_tag_free+0x26>
 800bf10:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800bf12:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800bf16:	2800      	cmp	r0, #0
 800bf18:	d0f6      	beq.n	800bf08 <pqueue_tag_free+0x8>
 800bf1a:	6943      	ldr	r3, [r0, #20]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d0f3      	beq.n	800bf08 <pqueue_tag_free+0x8>
 800bf20:	f001 f904 	bl	800d12c <free>
 800bf24:	e7f0      	b.n	800bf08 <pqueue_tag_free+0x8>
 800bf26:	4628      	mov	r0, r5
 800bf28:	f7ff ff3b 	bl	800bda2 <pqueue_free>
 800bf2c:	bd38      	pop	{r3, r4, r5, pc}

0800bf2e <pqueue_tag_size>:
 800bf2e:	b508      	push	{r3, lr}
 800bf30:	f7ff ff40 	bl	800bdb4 <pqueue_size>
 800bf34:	bd08      	pop	{r3, pc}

0800bf36 <pqueue_tag_insert>:
 800bf36:	b508      	push	{r3, lr}
 800bf38:	f7ff ff47 	bl	800bdca <pqueue_insert>
 800bf3c:	bd08      	pop	{r3, pc}

0800bf3e <pqueue_tag_find_equal_same_tag>:
 800bf3e:	b508      	push	{r3, lr}
 800bf40:	f7ff ff3e 	bl	800bdc0 <pqueue_find_equal_same_priority>
 800bf44:	bd08      	pop	{r3, pc}

0800bf46 <pqueue_tag_peek>:
 800bf46:	b508      	push	{r3, lr}
 800bf48:	f7ff ffa8 	bl	800be9c <pqueue_peek>
 800bf4c:	bd08      	pop	{r3, pc}

0800bf4e <pqueue_tag_pop>:
 800bf4e:	b508      	push	{r3, lr}
 800bf50:	f7ff ff8f 	bl	800be72 <pqueue_pop>
 800bf54:	bd08      	pop	{r3, pc}

0800bf56 <pqueue_tag_remove>:
 800bf56:	b508      	push	{r3, lr}
 800bf58:	f7ff ff57 	bl	800be0a <pqueue_remove>
 800bf5c:	bd08      	pop	{r3, pc}

0800bf5e <in_reverse_order>:
 800bf5e:	4282      	cmp	r2, r0
 800bf60:	eb73 0c01 	sbcs.w	ip, r3, r1
 800bf64:	d305      	bcc.n	800bf72 <in_reverse_order+0x14>
 800bf66:	4290      	cmp	r0, r2
 800bf68:	4199      	sbcs	r1, r3
 800bf6a:	d204      	bcs.n	800bf76 <in_reverse_order+0x18>
 800bf6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bf70:	4770      	bx	lr
 800bf72:	2001      	movs	r0, #1
 800bf74:	4770      	bx	lr
 800bf76:	2000      	movs	r0, #0
 800bf78:	4770      	bx	lr

0800bf7a <in_no_particular_order>:
 800bf7a:	2000      	movs	r0, #0
 800bf7c:	4770      	bx	lr

0800bf7e <reaction_matches>:
 800bf7e:	4281      	cmp	r1, r0
 800bf80:	bf14      	ite	ne
 800bf82:	2000      	movne	r0, #0
 800bf84:	2001      	moveq	r0, #1
 800bf86:	4770      	bx	lr

0800bf88 <get_reaction_index>:
 800bf88:	e9d0 0104 	ldrd	r0, r1, [r0, #16]
 800bf8c:	4770      	bx	lr

0800bf8e <get_reaction_position>:
 800bf8e:	6980      	ldr	r0, [r0, #24]
 800bf90:	4770      	bx	lr

0800bf92 <set_reaction_position>:
 800bf92:	6181      	str	r1, [r0, #24]
 800bf94:	4770      	bx	lr

0800bf96 <print_reaction>:
 800bf96:	4770      	bx	lr

0800bf98 <_lf_message_print>:
 800bf98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bf9c:	b087      	sub	sp, #28
 800bf9e:	4605      	mov	r5, r0
 800bfa0:	460e      	mov	r6, r1
 800bfa2:	4617      	mov	r7, r2
 800bfa4:	4a31      	ldr	r2, [pc, #196]	@ (800c06c <_lf_message_print+0xd4>)
 800bfa6:	6814      	ldr	r4, [r2, #0]
 800bfa8:	2c02      	cmp	r4, #2
 800bfaa:	dd03      	ble.n	800bfb4 <_lf_message_print+0x1c>
 800bfac:	2c00      	cmp	r4, #0
 800bfae:	da02      	bge.n	800bfb6 <_lf_message_print+0x1e>
 800bfb0:	2402      	movs	r4, #2
 800bfb2:	e000      	b.n	800bfb6 <_lf_message_print+0x1e>
 800bfb4:	2402      	movs	r4, #2
 800bfb6:	429c      	cmp	r4, r3
 800bfb8:	db37      	blt.n	800c02a <_lf_message_print+0x92>
 800bfba:	4b2d      	ldr	r3, [pc, #180]	@ (800c070 <_lf_message_print+0xd8>)
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	db36      	blt.n	800c030 <_lf_message_print+0x98>
 800bfc2:	a805      	add	r0, sp, #20
 800bfc4:	f7fa fd12 	bl	80069ec <_lf_get_environments>
 800bfc8:	9b05      	ldr	r3, [sp, #20]
 800bfca:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800bfce:	4628      	mov	r0, r5
 800bfd0:	f7f4 fd16 	bl	8000a00 <strlen>
 800bfd4:	4604      	mov	r4, r0
 800bfd6:	4630      	mov	r0, r6
 800bfd8:	f7f4 fd12 	bl	8000a00 <strlen>
 800bfdc:	4404      	add	r4, r0
 800bfde:	4640      	mov	r0, r8
 800bfe0:	f7f4 fd0e 	bl	8000a00 <strlen>
 800bfe4:	4420      	add	r0, r4
 800bfe6:	f100 0920 	add.w	r9, r0, #32
 800bfea:	3021      	adds	r0, #33	@ 0x21
 800bfec:	f001 f896 	bl	800d11c <malloc>
 800bff0:	4604      	mov	r4, r0
 800bff2:	220a      	movs	r2, #10
 800bff4:	491f      	ldr	r1, [pc, #124]	@ (800c074 <_lf_message_print+0xdc>)
 800bff6:	4640      	mov	r0, r8
 800bff8:	f001 fcbe 	bl	800d978 <strncmp>
 800bffc:	b908      	cbnz	r0, 800c002 <_lf_message_print+0x6a>
 800bffe:	f108 080a 	add.w	r8, r8, #10
 800c002:	9602      	str	r6, [sp, #8]
 800c004:	9501      	str	r5, [sp, #4]
 800c006:	f8cd 8000 	str.w	r8, [sp]
 800c00a:	4b19      	ldr	r3, [pc, #100]	@ (800c070 <_lf_message_print+0xd8>)
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	4a1a      	ldr	r2, [pc, #104]	@ (800c078 <_lf_message_print+0xe0>)
 800c010:	4649      	mov	r1, r9
 800c012:	4620      	mov	r0, r4
 800c014:	f001 fa1e 	bl	800d454 <sniprintf>
 800c018:	4b18      	ldr	r3, [pc, #96]	@ (800c07c <_lf_message_print+0xe4>)
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	b1eb      	cbz	r3, 800c05a <_lf_message_print+0xc2>
 800c01e:	4639      	mov	r1, r7
 800c020:	4620      	mov	r0, r4
 800c022:	4798      	blx	r3
 800c024:	4620      	mov	r0, r4
 800c026:	f001 f881 	bl	800d12c <free>
 800c02a:	b007      	add	sp, #28
 800c02c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c030:	4628      	mov	r0, r5
 800c032:	f7f4 fce5 	bl	8000a00 <strlen>
 800c036:	4604      	mov	r4, r0
 800c038:	4630      	mov	r0, r6
 800c03a:	f7f4 fce1 	bl	8000a00 <strlen>
 800c03e:	4420      	add	r0, r4
 800c040:	f100 0820 	add.w	r8, r0, #32
 800c044:	3021      	adds	r0, #33	@ 0x21
 800c046:	f001 f869 	bl	800d11c <malloc>
 800c04a:	4604      	mov	r4, r0
 800c04c:	9600      	str	r6, [sp, #0]
 800c04e:	462b      	mov	r3, r5
 800c050:	4a0b      	ldr	r2, [pc, #44]	@ (800c080 <_lf_message_print+0xe8>)
 800c052:	4641      	mov	r1, r8
 800c054:	f001 f9fe 	bl	800d454 <sniprintf>
 800c058:	e7de      	b.n	800c018 <_lf_message_print+0x80>
 800c05a:	4b0a      	ldr	r3, [pc, #40]	@ (800c084 <_lf_message_print+0xec>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	463a      	mov	r2, r7
 800c060:	4621      	mov	r1, r4
 800c062:	6898      	ldr	r0, [r3, #8]
 800c064:	f001 f850 	bl	800d108 <vfiprintf>
 800c068:	e7dc      	b.n	800c024 <_lf_message_print+0x8c>
 800c06a:	bf00      	nop
 800c06c:	20000240 	andcs	r0, r0, r0, asr #4
 800c070:	20000244 	andcs	r0, r0, r4, asr #4
 800c074:	0800eb48 	stmdaeq	r0, {r3, r6, r8, r9, fp, sp, lr, pc}
 800c078:	0800eb54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
 800c07c:	20001370 	andcs	r1, r0, r0, ror r3
 800c080:	0800eb40 	stmdaeq	r0, {r6, r8, r9, fp, sp, lr, pc}
 800c084:	2000000c 	andcs	r0, r0, ip

0800c088 <lf_vprint_fatal_error>:
 800c088:	b508      	push	{r3, lr}
 800c08a:	460a      	mov	r2, r1
 800c08c:	2300      	movs	r3, #0
 800c08e:	4601      	mov	r1, r0
 800c090:	4801      	ldr	r0, [pc, #4]	@ (800c098 <lf_vprint_fatal_error+0x10>)
 800c092:	f7ff ff81 	bl	800bf98 <_lf_message_print>
 800c096:	bd08      	pop	{r3, pc}
 800c098:	0800eb68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp, sp, lr, pc}

0800c09c <lf_vprint_error>:
 800c09c:	b508      	push	{r3, lr}
 800c09e:	460a      	mov	r2, r1
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	4601      	mov	r1, r0
 800c0a4:	4801      	ldr	r0, [pc, #4]	@ (800c0ac <lf_vprint_error+0x10>)
 800c0a6:	f7ff ff77 	bl	800bf98 <_lf_message_print>
 800c0aa:	bd08      	pop	{r3, pc}
 800c0ac:	0800eb78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}

0800c0b0 <lf_print_error>:
 800c0b0:	b40f      	push	{r0, r1, r2, r3}
 800c0b2:	b500      	push	{lr}
 800c0b4:	b083      	sub	sp, #12
 800c0b6:	a904      	add	r1, sp, #16
 800c0b8:	f851 0b04 	ldr.w	r0, [r1], #4
 800c0bc:	9101      	str	r1, [sp, #4]
 800c0be:	f7ff ffed 	bl	800c09c <lf_vprint_error>
 800c0c2:	b003      	add	sp, #12
 800c0c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c0c8:	b004      	add	sp, #16
 800c0ca:	4770      	bx	lr

0800c0cc <lf_vprint_warning>:
 800c0cc:	b508      	push	{r3, lr}
 800c0ce:	460a      	mov	r2, r1
 800c0d0:	2301      	movs	r3, #1
 800c0d2:	4601      	mov	r1, r0
 800c0d4:	4801      	ldr	r0, [pc, #4]	@ (800c0dc <lf_vprint_warning+0x10>)
 800c0d6:	f7ff ff5f 	bl	800bf98 <_lf_message_print>
 800c0da:	bd08      	pop	{r3, pc}
 800c0dc:	0800eb80 	stmdaeq	r0, {r7, r8, r9, fp, sp, lr, pc}

0800c0e0 <lf_print_warning>:
 800c0e0:	b40f      	push	{r0, r1, r2, r3}
 800c0e2:	b500      	push	{lr}
 800c0e4:	b083      	sub	sp, #12
 800c0e6:	a904      	add	r1, sp, #16
 800c0e8:	f851 0b04 	ldr.w	r0, [r1], #4
 800c0ec:	9101      	str	r1, [sp, #4]
 800c0ee:	f7ff ffed 	bl	800c0cc <lf_vprint_warning>
 800c0f2:	b003      	add	sp, #12
 800c0f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c0f8:	b004      	add	sp, #16
 800c0fa:	4770      	bx	lr

0800c0fc <lf_print_error_and_exit>:
 800c0fc:	b40f      	push	{r0, r1, r2, r3}
 800c0fe:	b500      	push	{lr}
 800c100:	b083      	sub	sp, #12
 800c102:	a904      	add	r1, sp, #16
 800c104:	f851 0b04 	ldr.w	r0, [r1], #4
 800c108:	9101      	str	r1, [sp, #4]
 800c10a:	f7ff ffbd 	bl	800c088 <lf_vprint_fatal_error>
 800c10e:	4b04      	ldr	r3, [pc, #16]	@ (800c120 <lf_print_error_and_exit+0x24>)
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	6898      	ldr	r0, [r3, #8]
 800c114:	f7f4 ff14 	bl	8000f40 <fflush>
 800c118:	2001      	movs	r0, #1
 800c11a:	f7f4 fcbf 	bl	8000a9c <exit>
 800c11e:	bf00      	nop
 800c120:	2000000c 	andcs	r0, r0, ip

0800c124 <hashset_add_member>:
 800c124:	2901      	cmp	r1, #1
 800c126:	d92d      	bls.n	800c184 <hashset_add_member+0x60>
 800c128:	b530      	push	{r4, r5, lr}
 800c12a:	6845      	ldr	r5, [r0, #4]
 800c12c:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800c130:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 800c134:	402b      	ands	r3, r5
 800c136:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 800c13a:	e003      	b.n	800c144 <hashset_add_member+0x20>
 800c13c:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800c140:	3311      	adds	r3, #17
 800c142:	402b      	ands	r3, r5
 800c144:	68c4      	ldr	r4, [r0, #12]
 800c146:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800c14a:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 800c14e:	b142      	cbz	r2, 800c162 <hashset_add_member+0x3e>
 800c150:	428a      	cmp	r2, r1
 800c152:	d01a      	beq.n	800c18a <hashset_add_member+0x66>
 800c154:	2a01      	cmp	r2, #1
 800c156:	d1f1      	bne.n	800c13c <hashset_add_member+0x18>
 800c158:	f1be 0f00 	cmp.w	lr, #0
 800c15c:	daee      	bge.n	800c13c <hashset_add_member+0x18>
 800c15e:	469e      	mov	lr, r3
 800c160:	e7ec      	b.n	800c13c <hashset_add_member+0x18>
 800c162:	6903      	ldr	r3, [r0, #16]
 800c164:	3301      	adds	r3, #1
 800c166:	6103      	str	r3, [r0, #16]
 800c168:	f1be 0f00 	cmp.w	lr, #0
 800c16c:	db06      	blt.n	800c17c <hashset_add_member+0x58>
 800c16e:	6943      	ldr	r3, [r0, #20]
 800c170:	3b01      	subs	r3, #1
 800c172:	6143      	str	r3, [r0, #20]
 800c174:	f844 102e 	str.w	r1, [r4, lr, lsl #2]
 800c178:	2001      	movs	r0, #1
 800c17a:	e007      	b.n	800c18c <hashset_add_member+0x68>
 800c17c:	f844 100c 	str.w	r1, [r4, ip]
 800c180:	2001      	movs	r0, #1
 800c182:	e003      	b.n	800c18c <hashset_add_member+0x68>
 800c184:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c188:	4770      	bx	lr
 800c18a:	2000      	movs	r0, #0
 800c18c:	bd30      	pop	{r4, r5, pc}
	...

0800c190 <maybe_rehash>:
 800c190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c192:	6903      	ldr	r3, [r0, #16]
 800c194:	6942      	ldr	r2, [r0, #20]
 800c196:	4413      	add	r3, r2
 800c198:	ee07 3a90 	vmov	s15, r3
 800c19c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c1a0:	6886      	ldr	r6, [r0, #8]
 800c1a2:	ee07 6a10 	vmov	s14, r6
 800c1a6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800c1aa:	eddf 6a14 	vldr	s13, [pc, #80]	@ 800c1fc <maybe_rehash+0x6c>
 800c1ae:	ee27 7a26 	vmul.f32	s14, s14, s13
 800c1b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800c1b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c1ba:	da00      	bge.n	800c1be <maybe_rehash+0x2e>
 800c1bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c1be:	4605      	mov	r5, r0
 800c1c0:	68c7      	ldr	r7, [r0, #12]
 800c1c2:	6803      	ldr	r3, [r0, #0]
 800c1c4:	3301      	adds	r3, #1
 800c1c6:	6003      	str	r3, [r0, #0]
 800c1c8:	2001      	movs	r0, #1
 800c1ca:	4098      	lsls	r0, r3
 800c1cc:	60a8      	str	r0, [r5, #8]
 800c1ce:	1e43      	subs	r3, r0, #1
 800c1d0:	606b      	str	r3, [r5, #4]
 800c1d2:	2104      	movs	r1, #4
 800c1d4:	f000 fe3a 	bl	800ce4c <calloc>
 800c1d8:	60e8      	str	r0, [r5, #12]
 800c1da:	2400      	movs	r4, #0
 800c1dc:	612c      	str	r4, [r5, #16]
 800c1de:	616c      	str	r4, [r5, #20]
 800c1e0:	e005      	b.n	800c1ee <maybe_rehash+0x5e>
 800c1e2:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800c1e6:	4628      	mov	r0, r5
 800c1e8:	f7ff ff9c 	bl	800c124 <hashset_add_member>
 800c1ec:	3401      	adds	r4, #1
 800c1ee:	42a6      	cmp	r6, r4
 800c1f0:	d8f7      	bhi.n	800c1e2 <maybe_rehash+0x52>
 800c1f2:	4638      	mov	r0, r7
 800c1f4:	f000 ff9a 	bl	800d12c <free>
 800c1f8:	e7e0      	b.n	800c1bc <maybe_rehash+0x2c>
 800c1fa:	bf00      	nop
 800c1fc:	3f59999a 	svccc	0x0059999a

0800c200 <hashset_num_items>:
 800c200:	6900      	ldr	r0, [r0, #16]
 800c202:	4770      	bx	lr

0800c204 <hashset_destroy>:
 800c204:	b510      	push	{r4, lr}
 800c206:	4604      	mov	r4, r0
 800c208:	b118      	cbz	r0, 800c212 <hashset_destroy+0xe>
 800c20a:	68c0      	ldr	r0, [r0, #12]
 800c20c:	b108      	cbz	r0, 800c212 <hashset_destroy+0xe>
 800c20e:	f000 ff8d 	bl	800d12c <free>
 800c212:	4620      	mov	r0, r4
 800c214:	f000 ff8a 	bl	800d12c <free>
 800c218:	bd10      	pop	{r4, pc}

0800c21a <hashset_create>:
 800c21a:	b538      	push	{r3, r4, r5, lr}
 800c21c:	4605      	mov	r5, r0
 800c21e:	2118      	movs	r1, #24
 800c220:	2001      	movs	r0, #1
 800c222:	f000 fe13 	bl	800ce4c <calloc>
 800c226:	4604      	mov	r4, r0
 800c228:	b178      	cbz	r0, 800c24a <hashset_create+0x30>
 800c22a:	6005      	str	r5, [r0, #0]
 800c22c:	2301      	movs	r3, #1
 800c22e:	fa03 f005 	lsl.w	r0, r3, r5
 800c232:	60a0      	str	r0, [r4, #8]
 800c234:	1e43      	subs	r3, r0, #1
 800c236:	6063      	str	r3, [r4, #4]
 800c238:	2104      	movs	r1, #4
 800c23a:	f000 fe07 	bl	800ce4c <calloc>
 800c23e:	4605      	mov	r5, r0
 800c240:	60e0      	str	r0, [r4, #12]
 800c242:	b120      	cbz	r0, 800c24e <hashset_create+0x34>
 800c244:	2300      	movs	r3, #0
 800c246:	6123      	str	r3, [r4, #16]
 800c248:	6163      	str	r3, [r4, #20]
 800c24a:	4620      	mov	r0, r4
 800c24c:	bd38      	pop	{r3, r4, r5, pc}
 800c24e:	4620      	mov	r0, r4
 800c250:	f7ff ffd8 	bl	800c204 <hashset_destroy>
 800c254:	462c      	mov	r4, r5
 800c256:	e7f8      	b.n	800c24a <hashset_create+0x30>

0800c258 <hashset_add>:
 800c258:	b538      	push	{r3, r4, r5, lr}
 800c25a:	4605      	mov	r5, r0
 800c25c:	f7ff ff62 	bl	800c124 <hashset_add_member>
 800c260:	4604      	mov	r4, r0
 800c262:	4628      	mov	r0, r5
 800c264:	f7ff ff94 	bl	800c190 <maybe_rehash>
 800c268:	4620      	mov	r0, r4
 800c26a:	bd38      	pop	{r3, r4, r5, pc}

0800c26c <hashset_remove>:
 800c26c:	b430      	push	{r4, r5}
 800c26e:	6845      	ldr	r5, [r0, #4]
 800c270:	eb01 03c1 	add.w	r3, r1, r1, lsl #3
 800c274:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 800c278:	402b      	ands	r3, r5
 800c27a:	e003      	b.n	800c284 <hashset_remove+0x18>
 800c27c:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 800c280:	3311      	adds	r3, #17
 800c282:	402b      	ands	r3, r5
 800c284:	68c4      	ldr	r4, [r0, #12]
 800c286:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800c28a:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 800c28e:	b162      	cbz	r2, 800c2aa <hashset_remove+0x3e>
 800c290:	428a      	cmp	r2, r1
 800c292:	d1f3      	bne.n	800c27c <hashset_remove+0x10>
 800c294:	2301      	movs	r3, #1
 800c296:	f844 300c 	str.w	r3, [r4, ip]
 800c29a:	6902      	ldr	r2, [r0, #16]
 800c29c:	3a01      	subs	r2, #1
 800c29e:	6102      	str	r2, [r0, #16]
 800c2a0:	6942      	ldr	r2, [r0, #20]
 800c2a2:	441a      	add	r2, r3
 800c2a4:	6142      	str	r2, [r0, #20]
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	e000      	b.n	800c2ac <hashset_remove+0x40>
 800c2aa:	2000      	movs	r0, #0
 800c2ac:	bc30      	pop	{r4, r5}
 800c2ae:	4770      	bx	lr

0800c2b0 <hashset_iterator>:
 800c2b0:	b510      	push	{r4, lr}
 800c2b2:	4604      	mov	r4, r0
 800c2b4:	2108      	movs	r1, #8
 800c2b6:	2001      	movs	r0, #1
 800c2b8:	f000 fdc8 	bl	800ce4c <calloc>
 800c2bc:	4603      	mov	r3, r0
 800c2be:	b118      	cbz	r0, 800c2c8 <hashset_iterator+0x18>
 800c2c0:	6004      	str	r4, [r0, #0]
 800c2c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c2c6:	6042      	str	r2, [r0, #4]
 800c2c8:	4618      	mov	r0, r3
 800c2ca:	bd10      	pop	{r4, pc}

0800c2cc <hashset_iterator_next>:
 800c2cc:	6843      	ldr	r3, [r0, #4]
 800c2ce:	6801      	ldr	r1, [r0, #0]
 800c2d0:	690a      	ldr	r2, [r1, #16]
 800c2d2:	b1ca      	cbz	r2, 800c308 <hashset_iterator_next+0x3c>
 800c2d4:	b410      	push	{r4}
 800c2d6:	4684      	mov	ip, r0
 800c2d8:	3301      	adds	r3, #1
 800c2da:	688c      	ldr	r4, [r1, #8]
 800c2dc:	429c      	cmp	r4, r3
 800c2de:	d103      	bne.n	800c2e8 <hashset_iterator_next+0x1c>
 800c2e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c2e4:	e00d      	b.n	800c302 <hashset_iterator_next+0x36>
 800c2e6:	3301      	adds	r3, #1
 800c2e8:	429c      	cmp	r4, r3
 800c2ea:	d908      	bls.n	800c2fe <hashset_iterator_next+0x32>
 800c2ec:	68ca      	ldr	r2, [r1, #12]
 800c2ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800c2f2:	2a01      	cmp	r2, #1
 800c2f4:	d9f7      	bls.n	800c2e6 <hashset_iterator_next+0x1a>
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	f8cc 3004 	str.w	r3, [ip, #4]
 800c2fc:	e001      	b.n	800c302 <hashset_iterator_next+0x36>
 800c2fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c302:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c306:	4770      	bx	lr
 800c308:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c30c:	4770      	bx	lr

0800c30e <hashset_iterator_value>:
 800c30e:	6803      	ldr	r3, [r0, #0]
 800c310:	68db      	ldr	r3, [r3, #12]
 800c312:	6842      	ldr	r2, [r0, #4]
 800c314:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c318:	4770      	bx	lr
	...

0800c31c <_lf_add_suspended_event>:
 800c31c:	b510      	push	{r4, lr}
 800c31e:	4604      	mov	r4, r0
 800c320:	4b0a      	ldr	r3, [pc, #40]	@ (800c34c <_lf_add_suspended_event+0x30>)
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	b163      	cbz	r3, 800c340 <_lf_add_suspended_event+0x24>
 800c326:	6819      	ldr	r1, [r3, #0]
 800c328:	4a08      	ldr	r2, [pc, #32]	@ (800c34c <_lf_add_suspended_event+0x30>)
 800c32a:	6011      	str	r1, [r2, #0]
 800c32c:	605c      	str	r4, [r3, #4]
 800c32e:	4908      	ldr	r1, [pc, #32]	@ (800c350 <_lf_add_suspended_event+0x34>)
 800c330:	680a      	ldr	r2, [r1, #0]
 800c332:	601a      	str	r2, [r3, #0]
 800c334:	4807      	ldr	r0, [pc, #28]	@ (800c354 <_lf_add_suspended_event+0x38>)
 800c336:	6802      	ldr	r2, [r0, #0]
 800c338:	3201      	adds	r2, #1
 800c33a:	6002      	str	r2, [r0, #0]
 800c33c:	600b      	str	r3, [r1, #0]
 800c33e:	bd10      	pop	{r4, pc}
 800c340:	2008      	movs	r0, #8
 800c342:	f000 feeb 	bl	800d11c <malloc>
 800c346:	4603      	mov	r3, r0
 800c348:	e7f0      	b.n	800c32c <_lf_add_suspended_event+0x10>
 800c34a:	bf00      	nop
 800c34c:	20001374 	andcs	r1, r0, r4, ror r3
 800c350:	2000137c 	andcs	r1, r0, ip, ror r3
 800c354:	20001378 	andcs	r1, r0, r8, ror r3

0800c358 <_lf_remove_suspended_event>:
 800c358:	4602      	mov	r2, r0
 800c35a:	6800      	ldr	r0, [r0, #0]
 800c35c:	2300      	movs	r3, #0
 800c35e:	6053      	str	r3, [r2, #4]
 800c360:	6013      	str	r3, [r2, #0]
 800c362:	490d      	ldr	r1, [pc, #52]	@ (800c398 <_lf_remove_suspended_event+0x40>)
 800c364:	680b      	ldr	r3, [r1, #0]
 800c366:	3b01      	subs	r3, #1
 800c368:	600b      	str	r3, [r1, #0]
 800c36a:	4b0c      	ldr	r3, [pc, #48]	@ (800c39c <_lf_remove_suspended_event+0x44>)
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	b16b      	cbz	r3, 800c38c <_lf_remove_suspended_event+0x34>
 800c370:	6013      	str	r3, [r2, #0]
 800c372:	4b0a      	ldr	r3, [pc, #40]	@ (800c39c <_lf_remove_suspended_event+0x44>)
 800c374:	601a      	str	r2, [r3, #0]
 800c376:	4b0a      	ldr	r3, [pc, #40]	@ (800c3a0 <_lf_remove_suspended_event+0x48>)
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	4293      	cmp	r3, r2
 800c37c:	d009      	beq.n	800c392 <_lf_remove_suspended_event+0x3a>
 800c37e:	4619      	mov	r1, r3
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	4293      	cmp	r3, r2
 800c384:	d1fb      	bne.n	800c37e <_lf_remove_suspended_event+0x26>
 800c386:	b101      	cbz	r1, 800c38a <_lf_remove_suspended_event+0x32>
 800c388:	6008      	str	r0, [r1, #0]
 800c38a:	4770      	bx	lr
 800c38c:	4b03      	ldr	r3, [pc, #12]	@ (800c39c <_lf_remove_suspended_event+0x44>)
 800c38e:	601a      	str	r2, [r3, #0]
 800c390:	e7f1      	b.n	800c376 <_lf_remove_suspended_event+0x1e>
 800c392:	4b03      	ldr	r3, [pc, #12]	@ (800c3a0 <_lf_remove_suspended_event+0x48>)
 800c394:	6018      	str	r0, [r3, #0]
 800c396:	4770      	bx	lr
 800c398:	20001378 	andcs	r1, r0, r8, ror r3
 800c39c:	20001374 	andcs	r1, r0, r4, ror r3
 800c3a0:	2000137c 	andcs	r1, r0, ip, ror r3

0800c3a4 <_lf_mode_is_active>:
 800c3a4:	b118      	cbz	r0, 800c3ae <_lf_mode_is_active+0xa>
 800c3a6:	7c00      	ldrb	r0, [r0, #16]
 800c3a8:	f000 0001 	and.w	r0, r0, #1
 800c3ac:	4770      	bx	lr
 800c3ae:	2001      	movs	r0, #1
 800c3b0:	4770      	bx	lr

0800c3b2 <_lf_initialize_mode_states>:
 800c3b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3b6:	4680      	mov	r8, r0
 800c3b8:	460f      	mov	r7, r1
 800c3ba:	4616      	mov	r6, r2
 800c3bc:	2400      	movs	r4, #0
 800c3be:	e000      	b.n	800c3c2 <_lf_initialize_mode_states+0x10>
 800c3c0:	3401      	adds	r4, #1
 800c3c2:	42b4      	cmp	r4, r6
 800c3c4:	da0e      	bge.n	800c3e4 <_lf_initialize_mode_states+0x32>
 800c3c6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c3ca:	2d00      	cmp	r5, #0
 800c3cc:	d0f8      	beq.n	800c3c0 <_lf_initialize_mode_states+0xe>
 800c3ce:	6828      	ldr	r0, [r5, #0]
 800c3d0:	f7ff ffe8 	bl	800c3a4 <_lf_mode_is_active>
 800c3d4:	2800      	cmp	r0, #0
 800c3d6:	d0f3      	beq.n	800c3c0 <_lf_initialize_mode_states+0xe>
 800c3d8:	68aa      	ldr	r2, [r5, #8]
 800c3da:	7c13      	ldrb	r3, [r2, #16]
 800c3dc:	f043 0303 	orr.w	r3, r3, #3
 800c3e0:	7413      	strb	r3, [r2, #16]
 800c3e2:	e7ed      	b.n	800c3c0 <_lf_initialize_mode_states+0xe>
 800c3e4:	f8d8 2080 	ldr.w	r2, [r8, #128]	@ 0x80
 800c3e8:	7813      	ldrb	r3, [r2, #0]
 800c3ea:	f043 0302 	orr.w	r3, r3, #2
 800c3ee:	7013      	strb	r3, [r2, #0]
 800c3f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c3f4 <_lf_handle_mode_startup_reset_reactions>:
 800c3f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3f8:	b083      	sub	sp, #12
 800c3fa:	4681      	mov	r9, r0
 800c3fc:	9201      	str	r2, [sp, #4]
 800c3fe:	469a      	mov	sl, r3
 800c400:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 800c402:	9d0e      	ldr	r5, [sp, #56]	@ 0x38
 800c404:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 800c408:	781b      	ldrb	r3, [r3, #0]
 800c40a:	f013 0f02 	tst.w	r3, #2
 800c40e:	d023      	beq.n	800c458 <_lf_handle_mode_startup_reset_reactions+0x64>
 800c410:	468b      	mov	fp, r1
 800c412:	b309      	cbz	r1, 800c458 <_lf_handle_mode_startup_reset_reactions+0x64>
 800c414:	2400      	movs	r4, #0
 800c416:	e000      	b.n	800c41a <_lf_handle_mode_startup_reset_reactions+0x26>
 800c418:	3401      	adds	r4, #1
 800c41a:	9b01      	ldr	r3, [sp, #4]
 800c41c:	429c      	cmp	r4, r3
 800c41e:	da1b      	bge.n	800c458 <_lf_handle_mode_startup_reset_reactions+0x64>
 800c420:	f85b 7024 	ldr.w	r7, [fp, r4, lsl #2]
 800c424:	f8d7 8058 	ldr.w	r8, [r7, #88]	@ 0x58
 800c428:	f1b8 0f00 	cmp.w	r8, #0
 800c42c:	d0f4      	beq.n	800c418 <_lf_handle_mode_startup_reset_reactions+0x24>
 800c42e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800c432:	2b00      	cmp	r3, #0
 800c434:	d1f0      	bne.n	800c418 <_lf_handle_mode_startup_reset_reactions+0x24>
 800c436:	4640      	mov	r0, r8
 800c438:	f7ff ffb4 	bl	800c3a4 <_lf_mode_is_active>
 800c43c:	2800      	cmp	r0, #0
 800c43e:	d0eb      	beq.n	800c418 <_lf_handle_mode_startup_reset_reactions+0x24>
 800c440:	f898 3010 	ldrb.w	r3, [r8, #16]
 800c444:	f013 0f02 	tst.w	r3, #2
 800c448:	d0e6      	beq.n	800c418 <_lf_handle_mode_startup_reset_reactions+0x24>
 800c44a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c44e:	4639      	mov	r1, r7
 800c450:	4648      	mov	r0, r9
 800c452:	f7ff fa01 	bl	800b858 <_lf_trigger_reaction>
 800c456:	e7df      	b.n	800c418 <_lf_handle_mode_startup_reset_reactions+0x24>
 800c458:	f8d9 3080 	ldr.w	r3, [r9, #128]	@ 0x80
 800c45c:	781b      	ldrb	r3, [r3, #0]
 800c45e:	f013 0f08 	tst.w	r3, #8
 800c462:	d046      	beq.n	800c4f2 <_lf_handle_mode_startup_reset_reactions+0xfe>
 800c464:	f1ba 0f00 	cmp.w	sl, #0
 800c468:	d043      	beq.n	800c4f2 <_lf_handle_mode_startup_reset_reactions+0xfe>
 800c46a:	2400      	movs	r4, #0
 800c46c:	e000      	b.n	800c470 <_lf_handle_mode_startup_reset_reactions+0x7c>
 800c46e:	3401      	adds	r4, #1
 800c470:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c472:	429c      	cmp	r4, r3
 800c474:	da3d      	bge.n	800c4f2 <_lf_handle_mode_startup_reset_reactions+0xfe>
 800c476:	f85a 7024 	ldr.w	r7, [sl, r4, lsl #2]
 800c47a:	f8d7 8058 	ldr.w	r8, [r7, #88]	@ 0x58
 800c47e:	f1b8 0f00 	cmp.w	r8, #0
 800c482:	d0f4      	beq.n	800c46e <_lf_handle_mode_startup_reset_reactions+0x7a>
 800c484:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d1f0      	bne.n	800c46e <_lf_handle_mode_startup_reset_reactions+0x7a>
 800c48c:	4640      	mov	r0, r8
 800c48e:	f7ff ff89 	bl	800c3a4 <_lf_mode_is_active>
 800c492:	2800      	cmp	r0, #0
 800c494:	d0eb      	beq.n	800c46e <_lf_handle_mode_startup_reset_reactions+0x7a>
 800c496:	f898 3010 	ldrb.w	r3, [r8, #16]
 800c49a:	f013 0f08 	tst.w	r3, #8
 800c49e:	d0e6      	beq.n	800c46e <_lf_handle_mode_startup_reset_reactions+0x7a>
 800c4a0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c4a4:	4639      	mov	r1, r7
 800c4a6:	4648      	mov	r0, r9
 800c4a8:	f7ff f9d6 	bl	800b858 <_lf_trigger_reaction>
 800c4ac:	e7df      	b.n	800c46e <_lf_handle_mode_startup_reset_reactions+0x7a>
 800c4ae:	68ba      	ldr	r2, [r7, #8]
 800c4b0:	7c13      	ldrb	r3, [r2, #16]
 800c4b2:	f023 0308 	bic.w	r3, r3, #8
 800c4b6:	7413      	strb	r3, [r2, #16]
 800c4b8:	3401      	adds	r4, #1
 800c4ba:	42ac      	cmp	r4, r5
 800c4bc:	da1b      	bge.n	800c4f6 <_lf_handle_mode_startup_reset_reactions+0x102>
 800c4be:	f856 7024 	ldr.w	r7, [r6, r4, lsl #2]
 800c4c2:	2f00      	cmp	r7, #0
 800c4c4:	d0f8      	beq.n	800c4b8 <_lf_handle_mode_startup_reset_reactions+0xc4>
 800c4c6:	f8d7 8008 	ldr.w	r8, [r7, #8]
 800c4ca:	4640      	mov	r0, r8
 800c4cc:	f7ff ff6a 	bl	800c3a4 <_lf_mode_is_active>
 800c4d0:	2800      	cmp	r0, #0
 800c4d2:	d0f1      	beq.n	800c4b8 <_lf_handle_mode_startup_reset_reactions+0xc4>
 800c4d4:	f898 3010 	ldrb.w	r3, [r8, #16]
 800c4d8:	f013 0f02 	tst.w	r3, #2
 800c4dc:	d0e7      	beq.n	800c4ae <_lf_handle_mode_startup_reset_reactions+0xba>
 800c4de:	f043 0304 	orr.w	r3, r3, #4
 800c4e2:	f888 3010 	strb.w	r3, [r8, #16]
 800c4e6:	68ba      	ldr	r2, [r7, #8]
 800c4e8:	7c13      	ldrb	r3, [r2, #16]
 800c4ea:	f023 0302 	bic.w	r3, r3, #2
 800c4ee:	7413      	strb	r3, [r2, #16]
 800c4f0:	e7dd      	b.n	800c4ae <_lf_handle_mode_startup_reset_reactions+0xba>
 800c4f2:	2400      	movs	r4, #0
 800c4f4:	e7e1      	b.n	800c4ba <_lf_handle_mode_startup_reset_reactions+0xc6>
 800c4f6:	f8d9 3080 	ldr.w	r3, [r9, #128]	@ 0x80
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	701a      	strb	r2, [r3, #0]
 800c4fe:	b003      	add	sp, #12
 800c500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c504 <_lf_handle_mode_shutdown_reactions>:
 800c504:	b129      	cbz	r1, 800c512 <_lf_handle_mode_shutdown_reactions+0xe>
 800c506:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c508:	4607      	mov	r7, r0
 800c50a:	4615      	mov	r5, r2
 800c50c:	460e      	mov	r6, r1
 800c50e:	2400      	movs	r4, #0
 800c510:	e001      	b.n	800c516 <_lf_handle_mode_shutdown_reactions+0x12>
 800c512:	4770      	bx	lr
 800c514:	3401      	adds	r4, #1
 800c516:	42ac      	cmp	r4, r5
 800c518:	da14      	bge.n	800c544 <_lf_handle_mode_shutdown_reactions+0x40>
 800c51a:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 800c51e:	6d8b      	ldr	r3, [r1, #88]	@ 0x58
 800c520:	2b00      	cmp	r3, #0
 800c522:	d0f7      	beq.n	800c514 <_lf_handle_mode_shutdown_reactions+0x10>
 800c524:	7c1b      	ldrb	r3, [r3, #16]
 800c526:	f013 0f04 	tst.w	r3, #4
 800c52a:	d0f3      	beq.n	800c514 <_lf_handle_mode_shutdown_reactions+0x10>
 800c52c:	2300      	movs	r3, #0
 800c52e:	658b      	str	r3, [r1, #88]	@ 0x58
 800c530:	f891 3030 	ldrb.w	r3, [r1, #48]	@ 0x30
 800c534:	2b00      	cmp	r3, #0
 800c536:	d1ed      	bne.n	800c514 <_lf_handle_mode_shutdown_reactions+0x10>
 800c538:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c53c:	4638      	mov	r0, r7
 800c53e:	f7ff f98b 	bl	800b858 <_lf_trigger_reaction>
 800c542:	e7e7      	b.n	800c514 <_lf_handle_mode_shutdown_reactions+0x10>
 800c544:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c548 <_lf_process_mode_changes>:
 800c548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c54c:	b08f      	sub	sp, #60	@ 0x3c
 800c54e:	4681      	mov	r9, r0
 800c550:	468a      	mov	sl, r1
 800c552:	4690      	mov	r8, r2
 800c554:	2700      	movs	r7, #0
 800c556:	4638      	mov	r0, r7
 800c558:	46cb      	mov	fp, r9
 800c55a:	4699      	mov	r9, r3
 800c55c:	e002      	b.n	800c564 <_lf_process_mode_changes+0x1c>
 800c55e:	68f3      	ldr	r3, [r6, #12]
 800c560:	b9c3      	cbnz	r3, 800c594 <_lf_process_mode_changes+0x4c>
 800c562:	3701      	adds	r7, #1
 800c564:	4547      	cmp	r7, r8
 800c566:	f280 80ac 	bge.w	800c6c2 <_lf_process_mode_changes+0x17a>
 800c56a:	f85a 6027 	ldr.w	r6, [sl, r7, lsl #2]
 800c56e:	2e00      	cmp	r6, #0
 800c570:	d0f7      	beq.n	800c562 <_lf_process_mode_changes+0x1a>
 800c572:	6833      	ldr	r3, [r6, #0]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d0f2      	beq.n	800c55e <_lf_process_mode_changes+0x16>
 800c578:	681a      	ldr	r2, [r3, #0]
 800c57a:	2a00      	cmp	r2, #0
 800c57c:	d0ef      	beq.n	800c55e <_lf_process_mode_changes+0x16>
 800c57e:	68d1      	ldr	r1, [r2, #12]
 800c580:	428b      	cmp	r3, r1
 800c582:	d1ec      	bne.n	800c55e <_lf_process_mode_changes+0x16>
 800c584:	7c13      	ldrb	r3, [r2, #16]
 800c586:	2b01      	cmp	r3, #1
 800c588:	d1e9      	bne.n	800c55e <_lf_process_mode_changes+0x16>
 800c58a:	6873      	ldr	r3, [r6, #4]
 800c58c:	60f3      	str	r3, [r6, #12]
 800c58e:	2301      	movs	r3, #1
 800c590:	7433      	strb	r3, [r6, #16]
 800c592:	e7e4      	b.n	800c55e <_lf_process_mode_changes+0x16>
 800c594:	7c33      	ldrb	r3, [r6, #16]
 800c596:	2b01      	cmp	r3, #1
 800c598:	d015      	beq.n	800c5c6 <_lf_process_mode_changes+0x7e>
 800c59a:	4b99      	ldr	r3, [pc, #612]	@ (800c800 <_lf_process_mode_changes+0x2b8>)
 800c59c:	681c      	ldr	r4, [r3, #0]
 800c59e:	e059      	b.n	800c654 <_lf_process_mode_changes+0x10c>
 800c5a0:	3401      	adds	r4, #1
 800c5a2:	42ac      	cmp	r4, r5
 800c5a4:	da12      	bge.n	800c5cc <_lf_process_mode_changes+0x84>
 800c5a6:	eb09 1304 	add.w	r3, r9, r4, lsl #4
 800c5aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c5ac:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 800c5b0:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
 800c5b4:	68f3      	ldr	r3, [r6, #12]
 800c5b6:	4298      	cmp	r0, r3
 800c5b8:	d1f2      	bne.n	800c5a0 <_lf_process_mode_changes+0x58>
 800c5ba:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c5bc:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c5be:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c5c0:	f001 fa5c 	bl	800da7c <memcpy>
 800c5c4:	e7ec      	b.n	800c5a0 <_lf_process_mode_changes+0x58>
 800c5c6:	2400      	movs	r4, #0
 800c5c8:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 800c5ca:	e7ea      	b.n	800c5a2 <_lf_process_mode_changes+0x5a>
 800c5cc:	2400      	movs	r4, #0
 800c5ce:	9704      	str	r7, [sp, #16]
 800c5d0:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 800c5d2:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 800c5d4:	e000      	b.n	800c5d8 <_lf_process_mode_changes+0x90>
 800c5d6:	3401      	adds	r4, #1
 800c5d8:	42ac      	cmp	r4, r5
 800c5da:	da11      	bge.n	800c600 <_lf_process_mode_changes+0xb8>
 800c5dc:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800c5e0:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800c5e2:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 800c5e4:	4313      	orrs	r3, r2
 800c5e6:	d1f6      	bne.n	800c5d6 <_lf_process_mode_changes+0x8e>
 800c5e8:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 800c5ea:	68f3      	ldr	r3, [r6, #12]
 800c5ec:	429a      	cmp	r2, r3
 800c5ee:	d1f2      	bne.n	800c5d6 <_lf_process_mode_changes+0x8e>
 800c5f0:	e9d1 2308 	ldrd	r2, r3, [r1, #32]
 800c5f4:	2000      	movs	r0, #0
 800c5f6:	9000      	str	r0, [sp, #0]
 800c5f8:	4658      	mov	r0, fp
 800c5fa:	f7f7 fa21 	bl	8003a40 <lf_schedule_trigger>
 800c5fe:	e7ea      	b.n	800c5d6 <_lf_process_mode_changes+0x8e>
 800c600:	9f04      	ldr	r7, [sp, #16]
 800c602:	e7ca      	b.n	800c59a <_lf_process_mode_changes+0x52>
 800c604:	7f0b      	ldrb	r3, [r1, #28]
 800c606:	b1db      	cbz	r3, 800c640 <_lf_process_mode_changes+0xf8>
 800c608:	e9d1 2308 	ldrd	r2, r3, [r1, #32]
 800c60c:	2000      	movs	r0, #0
 800c60e:	9000      	str	r0, [sp, #0]
 800c610:	4658      	mov	r0, fp
 800c612:	f7f7 fa15 	bl	8003a40 <lf_schedule_trigger>
 800c616:	e013      	b.n	800c640 <_lf_process_mode_changes+0xf8>
 800c618:	f7fd ff0a 	bl	800a430 <lf_time_start>
 800c61c:	e035      	b.n	800c68a <_lf_process_mode_changes+0x142>
 800c61e:	2300      	movs	r3, #0
 800c620:	930c      	str	r3, [sp, #48]	@ 0x30
 800c622:	f8d5 c018 	ldr.w	ip, [r5, #24]
 800c626:	69eb      	ldr	r3, [r5, #28]
 800c628:	9302      	str	r3, [sp, #8]
 800c62a:	ab0e      	add	r3, sp, #56	@ 0x38
 800c62c:	e913 0003 	ldmdb	r3, {r0, r1}
 800c630:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c634:	ab0a      	add	r3, sp, #40	@ 0x28
 800c636:	cb0c      	ldmia	r3, {r2, r3}
 800c638:	4661      	mov	r1, ip
 800c63a:	4658      	mov	r0, fp
 800c63c:	f7fe fa24 	bl	800aa88 <_lf_schedule_at_tag>
 800c640:	4629      	mov	r1, r5
 800c642:	4658      	mov	r0, fp
 800c644:	f7fe f954 	bl	800a8f0 <lf_recycle_event>
 800c648:	4620      	mov	r0, r4
 800c64a:	f7ff fe85 	bl	800c358 <_lf_remove_suspended_event>
 800c64e:	4604      	mov	r4, r0
 800c650:	e000      	b.n	800c654 <_lf_process_mode_changes+0x10c>
 800c652:	6824      	ldr	r4, [r4, #0]
 800c654:	2c00      	cmp	r4, #0
 800c656:	d032      	beq.n	800c6be <_lf_process_mode_changes+0x176>
 800c658:	6865      	ldr	r5, [r4, #4]
 800c65a:	2d00      	cmp	r5, #0
 800c65c:	d0f9      	beq.n	800c652 <_lf_process_mode_changes+0x10a>
 800c65e:	69a9      	ldr	r1, [r5, #24]
 800c660:	2900      	cmp	r1, #0
 800c662:	d0f6      	beq.n	800c652 <_lf_process_mode_changes+0x10a>
 800c664:	6cca      	ldr	r2, [r1, #76]	@ 0x4c
 800c666:	68f3      	ldr	r3, [r6, #12]
 800c668:	429a      	cmp	r2, r3
 800c66a:	d1f2      	bne.n	800c652 <_lf_process_mode_changes+0x10a>
 800c66c:	7c32      	ldrb	r2, [r6, #16]
 800c66e:	2a01      	cmp	r2, #1
 800c670:	d0c8      	beq.n	800c604 <_lf_process_mode_changes+0xbc>
 800c672:	68b2      	ldr	r2, [r6, #8]
 800c674:	4293      	cmp	r3, r2
 800c676:	d0e3      	beq.n	800c640 <_lf_process_mode_changes+0xf8>
 800c678:	682a      	ldr	r2, [r5, #0]
 800c67a:	9204      	str	r2, [sp, #16]
 800c67c:	686a      	ldr	r2, [r5, #4]
 800c67e:	9205      	str	r2, [sp, #20]
 800c680:	6898      	ldr	r0, [r3, #8]
 800c682:	68d9      	ldr	r1, [r3, #12]
 800c684:	ea50 0301 	orrs.w	r3, r0, r1
 800c688:	d0c6      	beq.n	800c618 <_lf_process_mode_changes+0xd0>
 800c68a:	9b04      	ldr	r3, [sp, #16]
 800c68c:	1a1b      	subs	r3, r3, r0
 800c68e:	9304      	str	r3, [sp, #16]
 800c690:	9b05      	ldr	r3, [sp, #20]
 800c692:	eb63 0e01 	sbc.w	lr, r3, r1
 800c696:	f10b 0310 	add.w	r3, fp, #16
 800c69a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c69c:	f10d 0c18 	add.w	ip, sp, #24
 800c6a0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 800c6a4:	9904      	ldr	r1, [sp, #16]
 800c6a6:	1843      	adds	r3, r0, r1
 800c6a8:	9a07      	ldr	r2, [sp, #28]
 800c6aa:	eb42 020e 	adc.w	r2, r2, lr
 800c6ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6b0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c6b2:	ea51 0c0e 	orrs.w	ip, r1, lr
 800c6b6:	d1b2      	bne.n	800c61e <_lf_process_mode_changes+0xd6>
 800c6b8:	9b08      	ldr	r3, [sp, #32]
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	e7b0      	b.n	800c620 <_lf_process_mode_changes+0xd8>
 800c6be:	2001      	movs	r0, #1
 800c6c0:	e74f      	b.n	800c562 <_lf_process_mode_changes+0x1a>
 800c6c2:	46d9      	mov	r9, fp
 800c6c4:	2800      	cmp	r0, #0
 800c6c6:	d144      	bne.n	800c752 <_lf_process_mode_changes+0x20a>
 800c6c8:	b00f      	add	sp, #60	@ 0x3c
 800c6ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ce:	7c23      	ldrb	r3, [r4, #16]
 800c6d0:	2b01      	cmp	r3, #1
 800c6d2:	d038      	beq.n	800c746 <_lf_process_mode_changes+0x1fe>
 800c6d4:	68a2      	ldr	r2, [r4, #8]
 800c6d6:	7c13      	ldrb	r3, [r2, #16]
 800c6d8:	f023 0308 	bic.w	r3, r3, #8
 800c6dc:	7413      	strb	r3, [r2, #16]
 800c6de:	2300      	movs	r3, #0
 800c6e0:	60e3      	str	r3, [r4, #12]
 800c6e2:	7423      	strb	r3, [r4, #16]
 800c6e4:	6820      	ldr	r0, [r4, #0]
 800c6e6:	f7ff fe5d 	bl	800c3a4 <_lf_mode_is_active>
 800c6ea:	b168      	cbz	r0, 800c708 <_lf_process_mode_changes+0x1c0>
 800c6ec:	68a2      	ldr	r2, [r4, #8]
 800c6ee:	7c13      	ldrb	r3, [r2, #16]
 800c6f0:	f043 0301 	orr.w	r3, r3, #1
 800c6f4:	7413      	strb	r3, [r2, #16]
 800c6f6:	f8d9 1080 	ldr.w	r1, [r9, #128]	@ 0x80
 800c6fa:	780b      	ldrb	r3, [r1, #0]
 800c6fc:	68a2      	ldr	r2, [r4, #8]
 800c6fe:	7c12      	ldrb	r2, [r2, #16]
 800c700:	f002 020a 	and.w	r2, r2, #10
 800c704:	4313      	orrs	r3, r2
 800c706:	700b      	strb	r3, [r1, #0]
 800c708:	3501      	adds	r5, #1
 800c70a:	4545      	cmp	r5, r8
 800c70c:	da23      	bge.n	800c756 <_lf_process_mode_changes+0x20e>
 800c70e:	f85a 4025 	ldr.w	r4, [sl, r5, lsl #2]
 800c712:	2c00      	cmp	r4, #0
 800c714:	d0f8      	beq.n	800c708 <_lf_process_mode_changes+0x1c0>
 800c716:	68a2      	ldr	r2, [r4, #8]
 800c718:	7c13      	ldrb	r3, [r2, #16]
 800c71a:	f023 0301 	bic.w	r3, r3, #1
 800c71e:	7413      	strb	r3, [r2, #16]
 800c720:	68e3      	ldr	r3, [r4, #12]
 800c722:	2b00      	cmp	r3, #0
 800c724:	d0de      	beq.n	800c6e4 <_lf_process_mode_changes+0x19c>
 800c726:	68a6      	ldr	r6, [r4, #8]
 800c728:	4648      	mov	r0, r9
 800c72a:	f7fd fe5b 	bl	800a3e4 <lf_time_logical>
 800c72e:	e9c6 0102 	strd	r0, r1, [r6, #8]
 800c732:	68e3      	ldr	r3, [r4, #12]
 800c734:	60a3      	str	r3, [r4, #8]
 800c736:	7c1a      	ldrb	r2, [r3, #16]
 800c738:	f012 0f04 	tst.w	r2, #4
 800c73c:	d1c7      	bne.n	800c6ce <_lf_process_mode_changes+0x186>
 800c73e:	f042 0202 	orr.w	r2, r2, #2
 800c742:	741a      	strb	r2, [r3, #16]
 800c744:	e7c3      	b.n	800c6ce <_lf_process_mode_changes+0x186>
 800c746:	68a2      	ldr	r2, [r4, #8]
 800c748:	7c13      	ldrb	r3, [r2, #16]
 800c74a:	f043 0308 	orr.w	r3, r3, #8
 800c74e:	7413      	strb	r3, [r2, #16]
 800c750:	e7c5      	b.n	800c6de <_lf_process_mode_changes+0x196>
 800c752:	2500      	movs	r5, #0
 800c754:	e7d9      	b.n	800c70a <_lf_process_mode_changes+0x1c2>
 800c756:	f8d9 0030 	ldr.w	r0, [r9, #48]	@ 0x30
 800c75a:	b118      	cbz	r0, 800c764 <_lf_process_mode_changes+0x21c>
 800c75c:	f7ff fbe7 	bl	800bf2e <pqueue_tag_size>
 800c760:	4680      	mov	r8, r0
 800c762:	b9e8      	cbnz	r0, 800c7a0 <_lf_process_mode_changes+0x258>
 800c764:	f8d9 3080 	ldr.w	r3, [r9, #128]	@ 0x80
 800c768:	781b      	ldrb	r3, [r3, #0]
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d0ac      	beq.n	800c6c8 <_lf_process_mode_changes+0x180>
 800c76e:	e9d9 2304 	ldrd	r2, r3, [r9, #16]
 800c772:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 800c776:	f8d9 3018 	ldr.w	r3, [r9, #24]
 800c77a:	3301      	adds	r3, #1
 800c77c:	930c      	str	r3, [sp, #48]	@ 0x30
 800c77e:	f8d9 4030 	ldr.w	r4, [r9, #48]	@ 0x30
 800c782:	ab0e      	add	r3, sp, #56	@ 0x38
 800c784:	e913 0003 	ldmdb	r3, {r0, r1}
 800c788:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c78c:	ab0a      	add	r3, sp, #40	@ 0x28
 800c78e:	cb0c      	ldmia	r3, {r2, r3}
 800c790:	4648      	mov	r0, r9
 800c792:	f7fe f95b 	bl	800aa4c <_lf_create_dummy_events>
 800c796:	4601      	mov	r1, r0
 800c798:	4620      	mov	r0, r4
 800c79a:	f7ff fbcc 	bl	800bf36 <pqueue_tag_insert>
 800c79e:	e793      	b.n	800c6c8 <_lf_process_mode_changes+0x180>
 800c7a0:	2104      	movs	r1, #4
 800c7a2:	f000 fb53 	bl	800ce4c <calloc>
 800c7a6:	4607      	mov	r7, r0
 800c7a8:	2400      	movs	r4, #0
 800c7aa:	4626      	mov	r6, r4
 800c7ac:	4544      	cmp	r4, r8
 800c7ae:	d218      	bcs.n	800c7e2 <_lf_process_mode_changes+0x29a>
 800c7b0:	f8d9 3030 	ldr.w	r3, [r9, #48]	@ 0x30
 800c7b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c7b6:	3401      	adds	r4, #1
 800c7b8:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 800c7bc:	2d00      	cmp	r5, #0
 800c7be:	d0f5      	beq.n	800c7ac <_lf_process_mode_changes+0x264>
 800c7c0:	69ab      	ldr	r3, [r5, #24]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d0f2      	beq.n	800c7ac <_lf_process_mode_changes+0x264>
 800c7c6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800c7c8:	f7ff fdec 	bl	800c3a4 <_lf_mode_is_active>
 800c7cc:	2800      	cmp	r0, #0
 800c7ce:	d1ed      	bne.n	800c7ac <_lf_process_mode_changes+0x264>
 800c7d0:	f106 0a01 	add.w	sl, r6, #1
 800c7d4:	f847 5026 	str.w	r5, [r7, r6, lsl #2]
 800c7d8:	4628      	mov	r0, r5
 800c7da:	f7ff fd9f 	bl	800c31c <_lf_add_suspended_event>
 800c7de:	4656      	mov	r6, sl
 800c7e0:	e7e4      	b.n	800c7ac <_lf_process_mode_changes+0x264>
 800c7e2:	2400      	movs	r4, #0
 800c7e4:	e006      	b.n	800c7f4 <_lf_process_mode_changes+0x2ac>
 800c7e6:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800c7ea:	f8d9 0030 	ldr.w	r0, [r9, #48]	@ 0x30
 800c7ee:	f7ff fbb2 	bl	800bf56 <pqueue_tag_remove>
 800c7f2:	3401      	adds	r4, #1
 800c7f4:	42a6      	cmp	r6, r4
 800c7f6:	d8f6      	bhi.n	800c7e6 <_lf_process_mode_changes+0x29e>
 800c7f8:	4638      	mov	r0, r7
 800c7fa:	f000 fc97 	bl	800d12c <free>
 800c7fe:	e7b1      	b.n	800c764 <_lf_process_mode_changes+0x21c>
 800c800:	2000137c 	andcs	r1, r0, ip, ror r3

0800c804 <_lf_terminate_modal_reactors>:
 800c804:	b570      	push	{r4, r5, r6, lr}
 800c806:	4606      	mov	r6, r0
 800c808:	4b0f      	ldr	r3, [pc, #60]	@ (800c848 <_lf_terminate_modal_reactors+0x44>)
 800c80a:	681c      	ldr	r4, [r3, #0]
 800c80c:	e008      	b.n	800c820 <_lf_terminate_modal_reactors+0x1c>
 800c80e:	6861      	ldr	r1, [r4, #4]
 800c810:	4630      	mov	r0, r6
 800c812:	f7fe f86d 	bl	800a8f0 <lf_recycle_event>
 800c816:	6825      	ldr	r5, [r4, #0]
 800c818:	4620      	mov	r0, r4
 800c81a:	f000 fc87 	bl	800d12c <free>
 800c81e:	462c      	mov	r4, r5
 800c820:	2c00      	cmp	r4, #0
 800c822:	d1f4      	bne.n	800c80e <_lf_terminate_modal_reactors+0xa>
 800c824:	2300      	movs	r3, #0
 800c826:	4a08      	ldr	r2, [pc, #32]	@ (800c848 <_lf_terminate_modal_reactors+0x44>)
 800c828:	6013      	str	r3, [r2, #0]
 800c82a:	4a08      	ldr	r2, [pc, #32]	@ (800c84c <_lf_terminate_modal_reactors+0x48>)
 800c82c:	6013      	str	r3, [r2, #0]
 800c82e:	4b08      	ldr	r3, [pc, #32]	@ (800c850 <_lf_terminate_modal_reactors+0x4c>)
 800c830:	6818      	ldr	r0, [r3, #0]
 800c832:	e003      	b.n	800c83c <_lf_terminate_modal_reactors+0x38>
 800c834:	6804      	ldr	r4, [r0, #0]
 800c836:	f000 fc79 	bl	800d12c <free>
 800c83a:	4620      	mov	r0, r4
 800c83c:	2800      	cmp	r0, #0
 800c83e:	d1f9      	bne.n	800c834 <_lf_terminate_modal_reactors+0x30>
 800c840:	4b03      	ldr	r3, [pc, #12]	@ (800c850 <_lf_terminate_modal_reactors+0x4c>)
 800c842:	2200      	movs	r2, #0
 800c844:	601a      	str	r2, [r3, #0]
 800c846:	bd70      	pop	{r4, r5, r6, pc}
 800c848:	2000137c 	andcs	r1, r0, ip, ror r3
 800c84c:	20001378 	andcs	r1, r0, r8, ror r3
 800c850:	20001374 	andcs	r1, r0, r4, ror r3

0800c854 <_lf_initialize_modes>:
 800c854:	b508      	push	{r3, lr}
 800c856:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 800c85a:	b11b      	cbz	r3, 800c864 <_lf_initialize_modes+0x10>
 800c85c:	689a      	ldr	r2, [r3, #8]
 800c85e:	6859      	ldr	r1, [r3, #4]
 800c860:	f7ff fda7 	bl	800c3b2 <_lf_initialize_mode_states>
 800c864:	bd08      	pop	{r3, pc}

0800c866 <_lf_handle_mode_changes>:
 800c866:	b530      	push	{r4, r5, lr}
 800c868:	b085      	sub	sp, #20
 800c86a:	f8d0 4080 	ldr.w	r4, [r0, #128]	@ 0x80
 800c86e:	b154      	cbz	r4, 800c886 <_lf_handle_mode_changes+0x20>
 800c870:	68e3      	ldr	r3, [r4, #12]
 800c872:	68a2      	ldr	r2, [r4, #8]
 800c874:	6861      	ldr	r1, [r4, #4]
 800c876:	6e45      	ldr	r5, [r0, #100]	@ 0x64
 800c878:	9502      	str	r5, [sp, #8]
 800c87a:	6e05      	ldr	r5, [r0, #96]	@ 0x60
 800c87c:	9501      	str	r5, [sp, #4]
 800c87e:	6924      	ldr	r4, [r4, #16]
 800c880:	9400      	str	r4, [sp, #0]
 800c882:	f7ff fe61 	bl	800c548 <_lf_process_mode_changes>
 800c886:	b005      	add	sp, #20
 800c888:	bd30      	pop	{r4, r5, pc}

0800c88a <_lf_handle_mode_triggered_reactions>:
 800c88a:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 800c88e:	b17b      	cbz	r3, 800c8b0 <_lf_handle_mode_triggered_reactions+0x26>
 800c890:	b500      	push	{lr}
 800c892:	b085      	sub	sp, #20
 800c894:	689a      	ldr	r2, [r3, #8]
 800c896:	9202      	str	r2, [sp, #8]
 800c898:	685b      	ldr	r3, [r3, #4]
 800c89a:	9301      	str	r3, [sp, #4]
 800c89c:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 800c89e:	9300      	str	r3, [sp, #0]
 800c8a0:	6f83      	ldr	r3, [r0, #120]	@ 0x78
 800c8a2:	6ec2      	ldr	r2, [r0, #108]	@ 0x6c
 800c8a4:	6e81      	ldr	r1, [r0, #104]	@ 0x68
 800c8a6:	f7ff fda5 	bl	800c3f4 <_lf_handle_mode_startup_reset_reactions>
 800c8aa:	b005      	add	sp, #20
 800c8ac:	f85d fb04 	ldr.w	pc, [sp], #4
 800c8b0:	4770      	bx	lr
	...

0800c8b4 <TIM5_IRQHandler>:
 800c8b4:	4b07      	ldr	r3, [pc, #28]	@ (800c8d4 <TIM5_IRQHandler+0x20>)
 800c8b6:	691b      	ldr	r3, [r3, #16]
 800c8b8:	f013 0f02 	tst.w	r3, #2
 800c8bc:	d008      	beq.n	800c8d0 <TIM5_IRQHandler+0x1c>
 800c8be:	4a05      	ldr	r2, [pc, #20]	@ (800c8d4 <TIM5_IRQHandler+0x20>)
 800c8c0:	6913      	ldr	r3, [r2, #16]
 800c8c2:	f023 0302 	bic.w	r3, r3, #2
 800c8c6:	6113      	str	r3, [r2, #16]
 800c8c8:	4a03      	ldr	r2, [pc, #12]	@ (800c8d8 <TIM5_IRQHandler+0x24>)
 800c8ca:	6813      	ldr	r3, [r2, #0]
 800c8cc:	3301      	adds	r3, #1
 800c8ce:	6013      	str	r3, [r2, #0]
 800c8d0:	4770      	bx	lr
 800c8d2:	bf00      	nop
 800c8d4:	40000c00 	andmi	r0, r0, r0, lsl #24
 800c8d8:	20001380 	andcs	r1, r0, r0, lsl #7

0800c8dc <_lf_clock_gettime>:
 800c8dc:	4684      	mov	ip, r0
 800c8de:	b1e0      	cbz	r0, 800c91a <_lf_clock_gettime+0x3e>
 800c8e0:	4b0f      	ldr	r3, [pc, #60]	@ (800c920 <_lf_clock_gettime+0x44>)
 800c8e2:	681a      	ldr	r2, [r3, #0]
 800c8e4:	4b0f      	ldr	r3, [pc, #60]	@ (800c924 <_lf_clock_gettime+0x48>)
 800c8e6:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 800c8e8:	3a01      	subs	r2, #1
 800c8ea:	0151      	lsls	r1, r2, #5
 800c8ec:	ea41 61d0 	orr.w	r1, r1, r0, lsr #27
 800c8f0:	0143      	lsls	r3, r0, #5
 800c8f2:	1a1b      	subs	r3, r3, r0
 800c8f4:	eb61 0102 	sbc.w	r1, r1, r2
 800c8f8:	0089      	lsls	r1, r1, #2
 800c8fa:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 800c8fe:	009b      	lsls	r3, r3, #2
 800c900:	181b      	adds	r3, r3, r0
 800c902:	eb42 0201 	adc.w	r2, r2, r1
 800c906:	00d2      	lsls	r2, r2, #3
 800c908:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c90c:	00db      	lsls	r3, r3, #3
 800c90e:	f8cc 3000 	str.w	r3, [ip]
 800c912:	f8cc 2004 	str.w	r2, [ip, #4]
 800c916:	2000      	movs	r0, #0
 800c918:	4770      	bx	lr
 800c91a:	2001      	movs	r0, #1
 800c91c:	4770      	bx	lr
 800c91e:	bf00      	nop
 800c920:	20001380 	andcs	r1, r0, r0, lsl #7
 800c924:	40000c00 	andmi	r0, r0, r0, lsl #24

0800c928 <lf_sleep>:
 800c928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c92a:	b083      	sub	sp, #12
 800c92c:	4606      	mov	r6, r0
 800c92e:	460f      	mov	r7, r1
 800c930:	4668      	mov	r0, sp
 800c932:	f7ff ffd3 	bl	800c8dc <_lf_clock_gettime>
 800c936:	9c00      	ldr	r4, [sp, #0]
 800c938:	19a4      	adds	r4, r4, r6
 800c93a:	9d01      	ldr	r5, [sp, #4]
 800c93c:	eb45 0507 	adc.w	r5, r5, r7
 800c940:	4a0a      	ldr	r2, [pc, #40]	@ (800c96c <lf_sleep+0x44>)
 800c942:	2300      	movs	r3, #0
 800c944:	4630      	mov	r0, r6
 800c946:	4639      	mov	r1, r7
 800c948:	f7f3 ff94 	bl	8000874 <__aeabi_ldivmod>
 800c94c:	f7f4 ffda 	bl	8001904 <HAL_Delay>
 800c950:	e002      	b.n	800c958 <lf_sleep+0x30>
 800c952:	4668      	mov	r0, sp
 800c954:	f7ff ffc2 	bl	800c8dc <_lf_clock_gettime>
 800c958:	9b00      	ldr	r3, [sp, #0]
 800c95a:	429c      	cmp	r4, r3
 800c95c:	9b01      	ldr	r3, [sp, #4]
 800c95e:	eb75 0303 	sbcs.w	r3, r5, r3
 800c962:	daf6      	bge.n	800c952 <lf_sleep+0x2a>
 800c964:	2000      	movs	r0, #0
 800c966:	b003      	add	sp, #12
 800c968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c96a:	bf00      	nop
 800c96c:	000f4240 	andeq	r4, pc, r0, asr #4

0800c970 <lf_disable_interrupts_nested>:
 800c970:	4b04      	ldr	r3, [pc, #16]	@ (800c984 <lf_disable_interrupts_nested+0x14>)
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	b903      	cbnz	r3, 800c978 <lf_disable_interrupts_nested+0x8>
 800c976:	b672      	cpsid	i
 800c978:	4a02      	ldr	r2, [pc, #8]	@ (800c984 <lf_disable_interrupts_nested+0x14>)
 800c97a:	6813      	ldr	r3, [r2, #0]
 800c97c:	3301      	adds	r3, #1
 800c97e:	6013      	str	r3, [r2, #0]
 800c980:	2000      	movs	r0, #0
 800c982:	4770      	bx	lr
 800c984:	20001384 	andcs	r1, r0, r4, lsl #7

0800c988 <lf_enable_interrupts_nested>:
 800c988:	4b06      	ldr	r3, [pc, #24]	@ (800c9a4 <lf_enable_interrupts_nested+0x1c>)
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	b133      	cbz	r3, 800c99c <lf_enable_interrupts_nested+0x14>
 800c98e:	3b01      	subs	r3, #1
 800c990:	4a04      	ldr	r2, [pc, #16]	@ (800c9a4 <lf_enable_interrupts_nested+0x1c>)
 800c992:	6013      	str	r3, [r2, #0]
 800c994:	b923      	cbnz	r3, 800c9a0 <lf_enable_interrupts_nested+0x18>
 800c996:	b662      	cpsie	i
 800c998:	2000      	movs	r0, #0
 800c99a:	4770      	bx	lr
 800c99c:	2001      	movs	r0, #1
 800c99e:	4770      	bx	lr
 800c9a0:	2000      	movs	r0, #0
 800c9a2:	4770      	bx	lr
 800c9a4:	20001384 	andcs	r1, r0, r4, lsl #7

0800c9a8 <_lf_interruptable_sleep_until_locked>:
 800c9a8:	b530      	push	{r4, r5, lr}
 800c9aa:	b085      	sub	sp, #20
 800c9ac:	4614      	mov	r4, r2
 800c9ae:	461d      	mov	r5, r3
 800c9b0:	a802      	add	r0, sp, #8
 800c9b2:	f7ff ff93 	bl	800c8dc <_lf_clock_gettime>
 800c9b6:	9b02      	ldr	r3, [sp, #8]
 800c9b8:	1ae3      	subs	r3, r4, r3
 800c9ba:	9a03      	ldr	r2, [sp, #12]
 800c9bc:	eb65 0202 	sbc.w	r2, r5, r2
 800c9c0:	2b01      	cmp	r3, #1
 800c9c2:	f172 0100 	sbcs.w	r1, r2, #0
 800c9c6:	db26      	blt.n	800ca16 <_lf_interruptable_sleep_until_locked+0x6e>
 800c9c8:	2b0a      	cmp	r3, #10
 800c9ca:	f172 0200 	sbcs.w	r2, r2, #0
 800c9ce:	db16      	blt.n	800c9fe <_lf_interruptable_sleep_until_locked+0x56>
 800c9d0:	4b13      	ldr	r3, [pc, #76]	@ (800ca20 <_lf_interruptable_sleep_until_locked+0x78>)
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	701a      	strb	r2, [r3, #0]
 800c9d6:	f7ff ffd7 	bl	800c988 <lf_enable_interrupts_nested>
 800c9da:	a802      	add	r0, sp, #8
 800c9dc:	f7ff ff7e 	bl	800c8dc <_lf_clock_gettime>
 800c9e0:	4a0f      	ldr	r2, [pc, #60]	@ (800ca20 <_lf_interruptable_sleep_until_locked+0x78>)
 800c9e2:	7812      	ldrb	r2, [r2, #0]
 800c9e4:	b922      	cbnz	r2, 800c9f0 <_lf_interruptable_sleep_until_locked+0x48>
 800c9e6:	9a02      	ldr	r2, [sp, #8]
 800c9e8:	42a2      	cmp	r2, r4
 800c9ea:	9903      	ldr	r1, [sp, #12]
 800c9ec:	41a9      	sbcs	r1, r5
 800c9ee:	dbf4      	blt.n	800c9da <_lf_interruptable_sleep_until_locked+0x32>
 800c9f0:	f7ff ffbe 	bl	800c970 <lf_disable_interrupts_nested>
 800c9f4:	4b0a      	ldr	r3, [pc, #40]	@ (800ca20 <_lf_interruptable_sleep_until_locked+0x78>)
 800c9f6:	781b      	ldrb	r3, [r3, #0]
 800c9f8:	b983      	cbnz	r3, 800ca1c <_lf_interruptable_sleep_until_locked+0x74>
 800c9fa:	2000      	movs	r0, #0
 800c9fc:	e00c      	b.n	800ca18 <_lf_interruptable_sleep_until_locked+0x70>
 800c9fe:	4668      	mov	r0, sp
 800ca00:	f7ff ff6c 	bl	800c8dc <_lf_clock_gettime>
 800ca04:	9800      	ldr	r0, [sp, #0]
 800ca06:	1a20      	subs	r0, r4, r0
 800ca08:	9901      	ldr	r1, [sp, #4]
 800ca0a:	eb65 0101 	sbc.w	r1, r5, r1
 800ca0e:	f7ff ff8b 	bl	800c928 <lf_sleep>
 800ca12:	2000      	movs	r0, #0
 800ca14:	e000      	b.n	800ca18 <_lf_interruptable_sleep_until_locked+0x70>
 800ca16:	2000      	movs	r0, #0
 800ca18:	b005      	add	sp, #20
 800ca1a:	bd30      	pop	{r4, r5, pc}
 800ca1c:	2001      	movs	r0, #1
 800ca1e:	e7fb      	b.n	800ca18 <_lf_interruptable_sleep_until_locked+0x70>
 800ca20:	20001388 	andcs	r1, r0, r8, lsl #7

0800ca24 <Error_Handler>:
 800ca24:	b672      	cpsid	i
 800ca26:	e7fe      	b.n	800ca26 <Error_Handler+0x2>

0800ca28 <lf_SystemClock_Config>:
 800ca28:	b500      	push	{lr}
 800ca2a:	b095      	sub	sp, #84	@ 0x54
 800ca2c:	2234      	movs	r2, #52	@ 0x34
 800ca2e:	2100      	movs	r1, #0
 800ca30:	a807      	add	r0, sp, #28
 800ca32:	f7f4 f907 	bl	8000c44 <memset>
 800ca36:	2300      	movs	r3, #0
 800ca38:	9302      	str	r3, [sp, #8]
 800ca3a:	9303      	str	r3, [sp, #12]
 800ca3c:	9304      	str	r3, [sp, #16]
 800ca3e:	9305      	str	r3, [sp, #20]
 800ca40:	9306      	str	r3, [sp, #24]
 800ca42:	9300      	str	r3, [sp, #0]
 800ca44:	4a19      	ldr	r2, [pc, #100]	@ (800caac <lf_SystemClock_Config+0x84>)
 800ca46:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800ca48:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 800ca4c:	6411      	str	r1, [r2, #64]	@ 0x40
 800ca4e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800ca50:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 800ca54:	9200      	str	r2, [sp, #0]
 800ca56:	9a00      	ldr	r2, [sp, #0]
 800ca58:	9301      	str	r3, [sp, #4]
 800ca5a:	4915      	ldr	r1, [pc, #84]	@ (800cab0 <lf_SystemClock_Config+0x88>)
 800ca5c:	680a      	ldr	r2, [r1, #0]
 800ca5e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800ca62:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ca66:	600a      	str	r2, [r1, #0]
 800ca68:	680a      	ldr	r2, [r1, #0]
 800ca6a:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 800ca6e:	9201      	str	r2, [sp, #4]
 800ca70:	9a01      	ldr	r2, [sp, #4]
 800ca72:	2202      	movs	r2, #2
 800ca74:	9207      	str	r2, [sp, #28]
 800ca76:	2201      	movs	r2, #1
 800ca78:	920a      	str	r2, [sp, #40]	@ 0x28
 800ca7a:	2210      	movs	r2, #16
 800ca7c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ca7e:	930d      	str	r3, [sp, #52]	@ 0x34
 800ca80:	a807      	add	r0, sp, #28
 800ca82:	f7f5 fc99 	bl	80023b8 <HAL_RCC_OscConfig>
 800ca86:	b968      	cbnz	r0, 800caa4 <lf_SystemClock_Config+0x7c>
 800ca88:	230f      	movs	r3, #15
 800ca8a:	9302      	str	r3, [sp, #8]
 800ca8c:	2100      	movs	r1, #0
 800ca8e:	9103      	str	r1, [sp, #12]
 800ca90:	9104      	str	r1, [sp, #16]
 800ca92:	9105      	str	r1, [sp, #20]
 800ca94:	9106      	str	r1, [sp, #24]
 800ca96:	a802      	add	r0, sp, #8
 800ca98:	f7f5 fb24 	bl	80020e4 <HAL_RCC_ClockConfig>
 800ca9c:	b920      	cbnz	r0, 800caa8 <lf_SystemClock_Config+0x80>
 800ca9e:	b015      	add	sp, #84	@ 0x54
 800caa0:	f85d fb04 	ldr.w	pc, [sp], #4
 800caa4:	f7ff ffbe 	bl	800ca24 <Error_Handler>
 800caa8:	f7ff ffbc 	bl	800ca24 <Error_Handler>
 800caac:	40023800 	andmi	r3, r2, r0, lsl #16
 800cab0:	40007000 	andmi	r7, r0, r0

0800cab4 <_lf_initialize_clock>:
 800cab4:	b500      	push	{lr}
 800cab6:	b083      	sub	sp, #12
 800cab8:	f7f4 fef8 	bl	80018ac <HAL_Init>
 800cabc:	f7ff ffb4 	bl	800ca28 <lf_SystemClock_Config>
 800cac0:	2300      	movs	r3, #0
 800cac2:	9301      	str	r3, [sp, #4]
 800cac4:	4b0e      	ldr	r3, [pc, #56]	@ (800cb00 <_lf_initialize_clock+0x4c>)
 800cac6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800cac8:	f042 0208 	orr.w	r2, r2, #8
 800cacc:	641a      	str	r2, [r3, #64]	@ 0x40
 800cace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cad0:	f003 0308 	and.w	r3, r3, #8
 800cad4:	9301      	str	r3, [sp, #4]
 800cad6:	9b01      	ldr	r3, [sp, #4]
 800cad8:	4b0a      	ldr	r3, [pc, #40]	@ (800cb04 <_lf_initialize_clock+0x50>)
 800cada:	2201      	movs	r2, #1
 800cadc:	601a      	str	r2, [r3, #0]
 800cade:	220f      	movs	r2, #15
 800cae0:	629a      	str	r2, [r3, #40]	@ 0x28
 800cae2:	68da      	ldr	r2, [r3, #12]
 800cae4:	f042 0202 	orr.w	r2, r2, #2
 800cae8:	60da      	str	r2, [r3, #12]
 800caea:	4a07      	ldr	r2, [pc, #28]	@ (800cb08 <_lf_initialize_clock+0x54>)
 800caec:	f44f 2180 	mov.w	r1, #262144	@ 0x40000
 800caf0:	6051      	str	r1, [r2, #4]
 800caf2:	f06f 0201 	mvn.w	r2, #1
 800caf6:	625a      	str	r2, [r3, #36]	@ 0x24
 800caf8:	b003      	add	sp, #12
 800cafa:	f85d fb04 	ldr.w	pc, [sp], #4
 800cafe:	bf00      	nop
 800cb00:	40023800 	andmi	r3, r2, r0, lsl #16
 800cb04:	40000c00 	andmi	r0, r0, r0, lsl #24
 800cb08:	e000e100 	and	lr, r0, r0, lsl #2

0800cb0c <lf_atomic_fetch_add>:
 800cb0c:	b570      	push	{r4, r5, r6, lr}
 800cb0e:	4605      	mov	r5, r0
 800cb10:	460c      	mov	r4, r1
 800cb12:	f7ff ff2d 	bl	800c970 <lf_disable_interrupts_nested>
 800cb16:	682e      	ldr	r6, [r5, #0]
 800cb18:	4434      	add	r4, r6
 800cb1a:	602c      	str	r4, [r5, #0]
 800cb1c:	f7ff ff34 	bl	800c988 <lf_enable_interrupts_nested>
 800cb20:	4630      	mov	r0, r6
 800cb22:	bd70      	pop	{r4, r5, r6, pc}

0800cb24 <lf_atomic_fetch_add64>:
 800cb24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb28:	4604      	mov	r4, r0
 800cb2a:	4615      	mov	r5, r2
 800cb2c:	461e      	mov	r6, r3
 800cb2e:	f7ff ff1f 	bl	800c970 <lf_disable_interrupts_nested>
 800cb32:	6827      	ldr	r7, [r4, #0]
 800cb34:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800cb38:	197d      	adds	r5, r7, r5
 800cb3a:	eb48 0606 	adc.w	r6, r8, r6
 800cb3e:	6025      	str	r5, [r4, #0]
 800cb40:	6066      	str	r6, [r4, #4]
 800cb42:	f7ff ff21 	bl	800c988 <lf_enable_interrupts_nested>
 800cb46:	4638      	mov	r0, r7
 800cb48:	4641      	mov	r1, r8
 800cb4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800cb4e <lf_atomic_bool_compare_and_swap64>:
 800cb4e:	b570      	push	{r4, r5, r6, lr}
 800cb50:	4604      	mov	r4, r0
 800cb52:	4616      	mov	r6, r2
 800cb54:	461d      	mov	r5, r3
 800cb56:	f7ff ff0b 	bl	800c970 <lf_disable_interrupts_nested>
 800cb5a:	6822      	ldr	r2, [r4, #0]
 800cb5c:	6863      	ldr	r3, [r4, #4]
 800cb5e:	42ab      	cmp	r3, r5
 800cb60:	bf08      	it	eq
 800cb62:	42b2      	cmpeq	r2, r6
 800cb64:	d004      	beq.n	800cb70 <lf_atomic_bool_compare_and_swap64+0x22>
 800cb66:	2400      	movs	r4, #0
 800cb68:	f7ff ff0e 	bl	800c988 <lf_enable_interrupts_nested>
 800cb6c:	4620      	mov	r0, r4
 800cb6e:	bd70      	pop	{r4, r5, r6, pc}
 800cb70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cb74:	e9c4 2300 	strd	r2, r3, [r4]
 800cb78:	2401      	movs	r4, #1
 800cb7a:	e7f5      	b.n	800cb68 <lf_atomic_bool_compare_and_swap64+0x1a>

0800cb7c <__udivmoddi4>:
 800cb7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb80:	9d08      	ldr	r5, [sp, #32]
 800cb82:	460e      	mov	r6, r1
 800cb84:	4604      	mov	r4, r0
 800cb86:	460f      	mov	r7, r1
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d14a      	bne.n	800cc22 <__udivmoddi4+0xa6>
 800cb8c:	4694      	mov	ip, r2
 800cb8e:	458c      	cmp	ip, r1
 800cb90:	fab2 f282 	clz	r2, r2
 800cb94:	d960      	bls.n	800cc58 <__udivmoddi4+0xdc>
 800cb96:	b142      	cbz	r2, 800cbaa <__udivmoddi4+0x2e>
 800cb98:	f1c2 0320 	rsb	r3, r2, #32
 800cb9c:	4097      	lsls	r7, r2
 800cb9e:	fa20 f303 	lsr.w	r3, r0, r3
 800cba2:	fa0c fc02 	lsl.w	ip, ip, r2
 800cba6:	431f      	orrs	r7, r3
 800cba8:	4094      	lsls	r4, r2
 800cbaa:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800cbae:	fa1f f68c 	uxth.w	r6, ip
 800cbb2:	fbb7 f1fe 	udiv	r1, r7, lr
 800cbb6:	0c23      	lsrs	r3, r4, #16
 800cbb8:	fb0e 7711 	mls	r7, lr, r1, r7
 800cbbc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cbc0:	fb01 f006 	mul.w	r0, r1, r6
 800cbc4:	4298      	cmp	r0, r3
 800cbc6:	d90a      	bls.n	800cbde <__udivmoddi4+0x62>
 800cbc8:	eb1c 0303 	adds.w	r3, ip, r3
 800cbcc:	f101 37ff 	add.w	r7, r1, #4294967295	@ 0xffffffff
 800cbd0:	f080 8115 	bcs.w	800cdfe <__udivmoddi4+0x282>
 800cbd4:	4298      	cmp	r0, r3
 800cbd6:	f240 8112 	bls.w	800cdfe <__udivmoddi4+0x282>
 800cbda:	3902      	subs	r1, #2
 800cbdc:	4463      	add	r3, ip
 800cbde:	1a1b      	subs	r3, r3, r0
 800cbe0:	b2a4      	uxth	r4, r4
 800cbe2:	fbb3 f0fe 	udiv	r0, r3, lr
 800cbe6:	fb0e 3310 	mls	r3, lr, r0, r3
 800cbea:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800cbee:	fb00 f606 	mul.w	r6, r0, r6
 800cbf2:	42a6      	cmp	r6, r4
 800cbf4:	d90a      	bls.n	800cc0c <__udivmoddi4+0x90>
 800cbf6:	eb1c 0404 	adds.w	r4, ip, r4
 800cbfa:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800cbfe:	f080 8100 	bcs.w	800ce02 <__udivmoddi4+0x286>
 800cc02:	42a6      	cmp	r6, r4
 800cc04:	f240 80fd 	bls.w	800ce02 <__udivmoddi4+0x286>
 800cc08:	4464      	add	r4, ip
 800cc0a:	3802      	subs	r0, #2
 800cc0c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800cc10:	1ba4      	subs	r4, r4, r6
 800cc12:	2100      	movs	r1, #0
 800cc14:	b11d      	cbz	r5, 800cc1e <__udivmoddi4+0xa2>
 800cc16:	40d4      	lsrs	r4, r2
 800cc18:	2300      	movs	r3, #0
 800cc1a:	e9c5 4300 	strd	r4, r3, [r5]
 800cc1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc22:	428b      	cmp	r3, r1
 800cc24:	d905      	bls.n	800cc32 <__udivmoddi4+0xb6>
 800cc26:	b10d      	cbz	r5, 800cc2c <__udivmoddi4+0xb0>
 800cc28:	e9c5 0100 	strd	r0, r1, [r5]
 800cc2c:	2100      	movs	r1, #0
 800cc2e:	4608      	mov	r0, r1
 800cc30:	e7f5      	b.n	800cc1e <__udivmoddi4+0xa2>
 800cc32:	fab3 f183 	clz	r1, r3
 800cc36:	2900      	cmp	r1, #0
 800cc38:	d146      	bne.n	800ccc8 <__udivmoddi4+0x14c>
 800cc3a:	42b3      	cmp	r3, r6
 800cc3c:	d302      	bcc.n	800cc44 <__udivmoddi4+0xc8>
 800cc3e:	4282      	cmp	r2, r0
 800cc40:	f200 80f5 	bhi.w	800ce2e <__udivmoddi4+0x2b2>
 800cc44:	1a84      	subs	r4, r0, r2
 800cc46:	eb66 0203 	sbc.w	r2, r6, r3
 800cc4a:	2001      	movs	r0, #1
 800cc4c:	4617      	mov	r7, r2
 800cc4e:	2d00      	cmp	r5, #0
 800cc50:	d0e5      	beq.n	800cc1e <__udivmoddi4+0xa2>
 800cc52:	e9c5 4700 	strd	r4, r7, [r5]
 800cc56:	e7e2      	b.n	800cc1e <__udivmoddi4+0xa2>
 800cc58:	2a00      	cmp	r2, #0
 800cc5a:	f040 8093 	bne.w	800cd84 <__udivmoddi4+0x208>
 800cc5e:	eba1 030c 	sub.w	r3, r1, ip
 800cc62:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800cc66:	fa1f fe8c 	uxth.w	lr, ip
 800cc6a:	2101      	movs	r1, #1
 800cc6c:	fbb3 f6f7 	udiv	r6, r3, r7
 800cc70:	fb07 3016 	mls	r0, r7, r6, r3
 800cc74:	0c23      	lsrs	r3, r4, #16
 800cc76:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cc7a:	fb0e f006 	mul.w	r0, lr, r6
 800cc7e:	4298      	cmp	r0, r3
 800cc80:	d908      	bls.n	800cc94 <__udivmoddi4+0x118>
 800cc82:	eb1c 0303 	adds.w	r3, ip, r3
 800cc86:	f106 38ff 	add.w	r8, r6, #4294967295	@ 0xffffffff
 800cc8a:	d202      	bcs.n	800cc92 <__udivmoddi4+0x116>
 800cc8c:	4298      	cmp	r0, r3
 800cc8e:	f200 80d0 	bhi.w	800ce32 <__udivmoddi4+0x2b6>
 800cc92:	4646      	mov	r6, r8
 800cc94:	1a1b      	subs	r3, r3, r0
 800cc96:	b2a4      	uxth	r4, r4
 800cc98:	fbb3 f0f7 	udiv	r0, r3, r7
 800cc9c:	fb07 3310 	mls	r3, r7, r0, r3
 800cca0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800cca4:	fb0e fe00 	mul.w	lr, lr, r0
 800cca8:	45a6      	cmp	lr, r4
 800ccaa:	d908      	bls.n	800ccbe <__udivmoddi4+0x142>
 800ccac:	eb1c 0404 	adds.w	r4, ip, r4
 800ccb0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ccb4:	d202      	bcs.n	800ccbc <__udivmoddi4+0x140>
 800ccb6:	45a6      	cmp	lr, r4
 800ccb8:	f200 80b6 	bhi.w	800ce28 <__udivmoddi4+0x2ac>
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	eba4 040e 	sub.w	r4, r4, lr
 800ccc2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800ccc6:	e7a5      	b.n	800cc14 <__udivmoddi4+0x98>
 800ccc8:	f1c1 0720 	rsb	r7, r1, #32
 800cccc:	408b      	lsls	r3, r1
 800ccce:	fa22 fc07 	lsr.w	ip, r2, r7
 800ccd2:	ea4c 0c03 	orr.w	ip, ip, r3
 800ccd6:	fa06 fe01 	lsl.w	lr, r6, r1
 800ccda:	fa20 f407 	lsr.w	r4, r0, r7
 800ccde:	fa26 f307 	lsr.w	r3, r6, r7
 800cce2:	ea44 040e 	orr.w	r4, r4, lr
 800cce6:	fa00 f801 	lsl.w	r8, r0, r1
 800ccea:	ea4f 401c 	mov.w	r0, ip, lsr #16
 800ccee:	ea4f 4914 	mov.w	r9, r4, lsr #16
 800ccf2:	fbb3 fef0 	udiv	lr, r3, r0
 800ccf6:	fa1f f68c 	uxth.w	r6, ip
 800ccfa:	fb00 331e 	mls	r3, r0, lr, r3
 800ccfe:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 800cd02:	fb0e f906 	mul.w	r9, lr, r6
 800cd06:	4599      	cmp	r9, r3
 800cd08:	fa02 f201 	lsl.w	r2, r2, r1
 800cd0c:	d90b      	bls.n	800cd26 <__udivmoddi4+0x1aa>
 800cd0e:	eb1c 0303 	adds.w	r3, ip, r3
 800cd12:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800cd16:	f080 8085 	bcs.w	800ce24 <__udivmoddi4+0x2a8>
 800cd1a:	4599      	cmp	r9, r3
 800cd1c:	f240 8082 	bls.w	800ce24 <__udivmoddi4+0x2a8>
 800cd20:	f1ae 0e02 	sub.w	lr, lr, #2
 800cd24:	4463      	add	r3, ip
 800cd26:	eba3 0909 	sub.w	r9, r3, r9
 800cd2a:	b2a4      	uxth	r4, r4
 800cd2c:	fbb9 f3f0 	udiv	r3, r9, r0
 800cd30:	fb00 9913 	mls	r9, r0, r3, r9
 800cd34:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
 800cd38:	fb03 f606 	mul.w	r6, r3, r6
 800cd3c:	42a6      	cmp	r6, r4
 800cd3e:	d908      	bls.n	800cd52 <__udivmoddi4+0x1d6>
 800cd40:	eb1c 0404 	adds.w	r4, ip, r4
 800cd44:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 800cd48:	d268      	bcs.n	800ce1c <__udivmoddi4+0x2a0>
 800cd4a:	42a6      	cmp	r6, r4
 800cd4c:	d966      	bls.n	800ce1c <__udivmoddi4+0x2a0>
 800cd4e:	3b02      	subs	r3, #2
 800cd50:	4464      	add	r4, ip
 800cd52:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800cd56:	1ba4      	subs	r4, r4, r6
 800cd58:	fba0 e602 	umull	lr, r6, r0, r2
 800cd5c:	42b4      	cmp	r4, r6
 800cd5e:	4673      	mov	r3, lr
 800cd60:	46b1      	mov	r9, r6
 800cd62:	d352      	bcc.n	800ce0a <__udivmoddi4+0x28e>
 800cd64:	d04f      	beq.n	800ce06 <__udivmoddi4+0x28a>
 800cd66:	b15d      	cbz	r5, 800cd80 <__udivmoddi4+0x204>
 800cd68:	ebb8 0203 	subs.w	r2, r8, r3
 800cd6c:	eb64 0409 	sbc.w	r4, r4, r9
 800cd70:	fa04 f707 	lsl.w	r7, r4, r7
 800cd74:	fa22 f301 	lsr.w	r3, r2, r1
 800cd78:	431f      	orrs	r7, r3
 800cd7a:	40cc      	lsrs	r4, r1
 800cd7c:	e9c5 7400 	strd	r7, r4, [r5]
 800cd80:	2100      	movs	r1, #0
 800cd82:	e74c      	b.n	800cc1e <__udivmoddi4+0xa2>
 800cd84:	f1c2 0120 	rsb	r1, r2, #32
 800cd88:	fa20 f301 	lsr.w	r3, r0, r1
 800cd8c:	fa0c fc02 	lsl.w	ip, ip, r2
 800cd90:	fa26 f101 	lsr.w	r1, r6, r1
 800cd94:	4096      	lsls	r6, r2
 800cd96:	4333      	orrs	r3, r6
 800cd98:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800cd9c:	fa1f fe8c 	uxth.w	lr, ip
 800cda0:	fbb1 f0f7 	udiv	r0, r1, r7
 800cda4:	fb07 1610 	mls	r6, r7, r0, r1
 800cda8:	0c19      	lsrs	r1, r3, #16
 800cdaa:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 800cdae:	fb00 f60e 	mul.w	r6, r0, lr
 800cdb2:	428e      	cmp	r6, r1
 800cdb4:	fa04 f402 	lsl.w	r4, r4, r2
 800cdb8:	d908      	bls.n	800cdcc <__udivmoddi4+0x250>
 800cdba:	eb1c 0101 	adds.w	r1, ip, r1
 800cdbe:	f100 38ff 	add.w	r8, r0, #4294967295	@ 0xffffffff
 800cdc2:	d22d      	bcs.n	800ce20 <__udivmoddi4+0x2a4>
 800cdc4:	428e      	cmp	r6, r1
 800cdc6:	d92b      	bls.n	800ce20 <__udivmoddi4+0x2a4>
 800cdc8:	3802      	subs	r0, #2
 800cdca:	4461      	add	r1, ip
 800cdcc:	1b89      	subs	r1, r1, r6
 800cdce:	b29b      	uxth	r3, r3
 800cdd0:	fbb1 f6f7 	udiv	r6, r1, r7
 800cdd4:	fb07 1116 	mls	r1, r7, r6, r1
 800cdd8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800cddc:	fb06 f10e 	mul.w	r1, r6, lr
 800cde0:	4299      	cmp	r1, r3
 800cde2:	d908      	bls.n	800cdf6 <__udivmoddi4+0x27a>
 800cde4:	eb1c 0303 	adds.w	r3, ip, r3
 800cde8:	f106 38ff 	add.w	r8, r6, #4294967295	@ 0xffffffff
 800cdec:	d214      	bcs.n	800ce18 <__udivmoddi4+0x29c>
 800cdee:	4299      	cmp	r1, r3
 800cdf0:	d912      	bls.n	800ce18 <__udivmoddi4+0x29c>
 800cdf2:	3e02      	subs	r6, #2
 800cdf4:	4463      	add	r3, ip
 800cdf6:	1a5b      	subs	r3, r3, r1
 800cdf8:	ea46 4100 	orr.w	r1, r6, r0, lsl #16
 800cdfc:	e736      	b.n	800cc6c <__udivmoddi4+0xf0>
 800cdfe:	4639      	mov	r1, r7
 800ce00:	e6ed      	b.n	800cbde <__udivmoddi4+0x62>
 800ce02:	4618      	mov	r0, r3
 800ce04:	e702      	b.n	800cc0c <__udivmoddi4+0x90>
 800ce06:	45f0      	cmp	r8, lr
 800ce08:	d2ad      	bcs.n	800cd66 <__udivmoddi4+0x1ea>
 800ce0a:	ebbe 0302 	subs.w	r3, lr, r2
 800ce0e:	eb66 060c 	sbc.w	r6, r6, ip
 800ce12:	3801      	subs	r0, #1
 800ce14:	46b1      	mov	r9, r6
 800ce16:	e7a6      	b.n	800cd66 <__udivmoddi4+0x1ea>
 800ce18:	4646      	mov	r6, r8
 800ce1a:	e7ec      	b.n	800cdf6 <__udivmoddi4+0x27a>
 800ce1c:	4603      	mov	r3, r0
 800ce1e:	e798      	b.n	800cd52 <__udivmoddi4+0x1d6>
 800ce20:	4640      	mov	r0, r8
 800ce22:	e7d3      	b.n	800cdcc <__udivmoddi4+0x250>
 800ce24:	46d6      	mov	lr, sl
 800ce26:	e77e      	b.n	800cd26 <__udivmoddi4+0x1aa>
 800ce28:	4464      	add	r4, ip
 800ce2a:	3802      	subs	r0, #2
 800ce2c:	e747      	b.n	800ccbe <__udivmoddi4+0x142>
 800ce2e:	4608      	mov	r0, r1
 800ce30:	e70d      	b.n	800cc4e <__udivmoddi4+0xd2>
 800ce32:	3e02      	subs	r6, #2
 800ce34:	4463      	add	r3, ip
 800ce36:	e72d      	b.n	800cc94 <__udivmoddi4+0x118>

0800ce38 <atexit>:
 800ce38:	2300      	movs	r3, #0
 800ce3a:	4601      	mov	r1, r0
 800ce3c:	461a      	mov	r2, r3
 800ce3e:	4618      	mov	r0, r3
 800ce40:	f000 be2e 	b.w	800daa0 <__register_exitproc>

0800ce44 <atoi>:
 800ce44:	220a      	movs	r2, #10
 800ce46:	2100      	movs	r1, #0
 800ce48:	f000 bc4a 	b.w	800d6e0 <strtol>

0800ce4c <calloc>:
 800ce4c:	4b02      	ldr	r3, [pc, #8]	@ (800ce58 <calloc+0xc>)
 800ce4e:	460a      	mov	r2, r1
 800ce50:	4601      	mov	r1, r0
 800ce52:	6818      	ldr	r0, [r3, #0]
 800ce54:	f000 b802 	b.w	800ce5c <_calloc_r>
 800ce58:	2000000c 	andcs	r0, r0, ip

0800ce5c <_calloc_r>:
 800ce5c:	b570      	push	{r4, r5, r6, lr}
 800ce5e:	fba1 5402 	umull	r5, r4, r1, r2
 800ce62:	b934      	cbnz	r4, 800ce72 <_calloc_r+0x16>
 800ce64:	4629      	mov	r1, r5
 800ce66:	f7f3 ff3f 	bl	8000ce8 <_malloc_r>
 800ce6a:	4606      	mov	r6, r0
 800ce6c:	b928      	cbnz	r0, 800ce7a <_calloc_r+0x1e>
 800ce6e:	4630      	mov	r0, r6
 800ce70:	bd70      	pop	{r4, r5, r6, pc}
 800ce72:	220c      	movs	r2, #12
 800ce74:	6002      	str	r2, [r0, #0]
 800ce76:	2600      	movs	r6, #0
 800ce78:	e7f9      	b.n	800ce6e <_calloc_r+0x12>
 800ce7a:	462a      	mov	r2, r5
 800ce7c:	4621      	mov	r1, r4
 800ce7e:	f7f3 fee1 	bl	8000c44 <memset>
 800ce82:	e7f4      	b.n	800ce6e <_calloc_r+0x12>

0800ce84 <__sfputc_r>:
 800ce84:	6893      	ldr	r3, [r2, #8]
 800ce86:	3b01      	subs	r3, #1
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	b410      	push	{r4}
 800ce8c:	6093      	str	r3, [r2, #8]
 800ce8e:	da08      	bge.n	800cea2 <__sfputc_r+0x1e>
 800ce90:	6994      	ldr	r4, [r2, #24]
 800ce92:	42a3      	cmp	r3, r4
 800ce94:	db01      	blt.n	800ce9a <__sfputc_r+0x16>
 800ce96:	290a      	cmp	r1, #10
 800ce98:	d103      	bne.n	800cea2 <__sfputc_r+0x1e>
 800ce9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ce9e:	f000 bb67 	b.w	800d570 <__swbuf_r>
 800cea2:	6813      	ldr	r3, [r2, #0]
 800cea4:	1c58      	adds	r0, r3, #1
 800cea6:	6010      	str	r0, [r2, #0]
 800cea8:	7019      	strb	r1, [r3, #0]
 800ceaa:	4608      	mov	r0, r1
 800ceac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ceb0:	4770      	bx	lr

0800ceb2 <__sfputs_r>:
 800ceb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceb4:	4606      	mov	r6, r0
 800ceb6:	460f      	mov	r7, r1
 800ceb8:	4614      	mov	r4, r2
 800ceba:	18d5      	adds	r5, r2, r3
 800cebc:	42ac      	cmp	r4, r5
 800cebe:	d101      	bne.n	800cec4 <__sfputs_r+0x12>
 800cec0:	2000      	movs	r0, #0
 800cec2:	e007      	b.n	800ced4 <__sfputs_r+0x22>
 800cec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cec8:	463a      	mov	r2, r7
 800ceca:	4630      	mov	r0, r6
 800cecc:	f7ff ffda 	bl	800ce84 <__sfputc_r>
 800ced0:	1c43      	adds	r3, r0, #1
 800ced2:	d1f3      	bne.n	800cebc <__sfputs_r+0xa>
 800ced4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ced8 <_vfiprintf_r>:
 800ced8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cedc:	460d      	mov	r5, r1
 800cede:	b09d      	sub	sp, #116	@ 0x74
 800cee0:	4614      	mov	r4, r2
 800cee2:	4698      	mov	r8, r3
 800cee4:	4606      	mov	r6, r0
 800cee6:	b118      	cbz	r0, 800cef0 <_vfiprintf_r+0x18>
 800cee8:	6a03      	ldr	r3, [r0, #32]
 800ceea:	b90b      	cbnz	r3, 800cef0 <_vfiprintf_r+0x18>
 800ceec:	f7f3 fe74 	bl	8000bd8 <__sinit>
 800cef0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cef2:	07d9      	lsls	r1, r3, #31
 800cef4:	d405      	bmi.n	800cf02 <_vfiprintf_r+0x2a>
 800cef6:	89ab      	ldrh	r3, [r5, #12]
 800cef8:	059a      	lsls	r2, r3, #22
 800cefa:	d402      	bmi.n	800cf02 <_vfiprintf_r+0x2a>
 800cefc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cefe:	f7f3 fece 	bl	8000c9e <__retarget_lock_acquire_recursive>
 800cf02:	89ab      	ldrh	r3, [r5, #12]
 800cf04:	071b      	lsls	r3, r3, #28
 800cf06:	d501      	bpl.n	800cf0c <_vfiprintf_r+0x34>
 800cf08:	692b      	ldr	r3, [r5, #16]
 800cf0a:	b99b      	cbnz	r3, 800cf34 <_vfiprintf_r+0x5c>
 800cf0c:	4629      	mov	r1, r5
 800cf0e:	4630      	mov	r0, r6
 800cf10:	f000 fbf0 	bl	800d6f4 <__swsetup_r>
 800cf14:	b170      	cbz	r0, 800cf34 <_vfiprintf_r+0x5c>
 800cf16:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf18:	07dc      	lsls	r4, r3, #31
 800cf1a:	d504      	bpl.n	800cf26 <_vfiprintf_r+0x4e>
 800cf1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cf20:	b01d      	add	sp, #116	@ 0x74
 800cf22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf26:	89ab      	ldrh	r3, [r5, #12]
 800cf28:	0598      	lsls	r0, r3, #22
 800cf2a:	d4f7      	bmi.n	800cf1c <_vfiprintf_r+0x44>
 800cf2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf2e:	f7f3 feb7 	bl	8000ca0 <__retarget_lock_release_recursive>
 800cf32:	e7f3      	b.n	800cf1c <_vfiprintf_r+0x44>
 800cf34:	2300      	movs	r3, #0
 800cf36:	9309      	str	r3, [sp, #36]	@ 0x24
 800cf38:	2320      	movs	r3, #32
 800cf3a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cf3e:	f8cd 800c 	str.w	r8, [sp, #12]
 800cf42:	2330      	movs	r3, #48	@ 0x30
 800cf44:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d0f4 <_vfiprintf_r+0x21c>
 800cf48:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cf4c:	f04f 0901 	mov.w	r9, #1
 800cf50:	4623      	mov	r3, r4
 800cf52:	469a      	mov	sl, r3
 800cf54:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf58:	b10a      	cbz	r2, 800cf5e <_vfiprintf_r+0x86>
 800cf5a:	2a25      	cmp	r2, #37	@ 0x25
 800cf5c:	d1f9      	bne.n	800cf52 <_vfiprintf_r+0x7a>
 800cf5e:	ebba 0b04 	subs.w	fp, sl, r4
 800cf62:	d00b      	beq.n	800cf7c <_vfiprintf_r+0xa4>
 800cf64:	465b      	mov	r3, fp
 800cf66:	4622      	mov	r2, r4
 800cf68:	4629      	mov	r1, r5
 800cf6a:	4630      	mov	r0, r6
 800cf6c:	f7ff ffa1 	bl	800ceb2 <__sfputs_r>
 800cf70:	3001      	adds	r0, #1
 800cf72:	f000 80a7 	beq.w	800d0c4 <_vfiprintf_r+0x1ec>
 800cf76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cf78:	445a      	add	r2, fp
 800cf7a:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf7c:	f89a 3000 	ldrb.w	r3, [sl]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	f000 809f 	beq.w	800d0c4 <_vfiprintf_r+0x1ec>
 800cf86:	2300      	movs	r3, #0
 800cf88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cf8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cf90:	f10a 0a01 	add.w	sl, sl, #1
 800cf94:	9304      	str	r3, [sp, #16]
 800cf96:	9307      	str	r3, [sp, #28]
 800cf98:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cf9c:	931a      	str	r3, [sp, #104]	@ 0x68
 800cf9e:	4654      	mov	r4, sl
 800cfa0:	2205      	movs	r2, #5
 800cfa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cfa6:	4853      	ldr	r0, [pc, #332]	@ (800d0f4 <_vfiprintf_r+0x21c>)
 800cfa8:	f7f3 fcda 	bl	8000960 <memchr>
 800cfac:	9a04      	ldr	r2, [sp, #16]
 800cfae:	b9d8      	cbnz	r0, 800cfe8 <_vfiprintf_r+0x110>
 800cfb0:	06d1      	lsls	r1, r2, #27
 800cfb2:	bf44      	itt	mi
 800cfb4:	2320      	movmi	r3, #32
 800cfb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cfba:	0713      	lsls	r3, r2, #28
 800cfbc:	bf44      	itt	mi
 800cfbe:	232b      	movmi	r3, #43	@ 0x2b
 800cfc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cfc4:	f89a 3000 	ldrb.w	r3, [sl]
 800cfc8:	2b2a      	cmp	r3, #42	@ 0x2a
 800cfca:	d015      	beq.n	800cff8 <_vfiprintf_r+0x120>
 800cfcc:	9a07      	ldr	r2, [sp, #28]
 800cfce:	4654      	mov	r4, sl
 800cfd0:	2000      	movs	r0, #0
 800cfd2:	f04f 0c0a 	mov.w	ip, #10
 800cfd6:	4621      	mov	r1, r4
 800cfd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cfdc:	3b30      	subs	r3, #48	@ 0x30
 800cfde:	2b09      	cmp	r3, #9
 800cfe0:	d94b      	bls.n	800d07a <_vfiprintf_r+0x1a2>
 800cfe2:	b1b0      	cbz	r0, 800d012 <_vfiprintf_r+0x13a>
 800cfe4:	9207      	str	r2, [sp, #28]
 800cfe6:	e014      	b.n	800d012 <_vfiprintf_r+0x13a>
 800cfe8:	eba0 0308 	sub.w	r3, r0, r8
 800cfec:	fa09 f303 	lsl.w	r3, r9, r3
 800cff0:	4313      	orrs	r3, r2
 800cff2:	9304      	str	r3, [sp, #16]
 800cff4:	46a2      	mov	sl, r4
 800cff6:	e7d2      	b.n	800cf9e <_vfiprintf_r+0xc6>
 800cff8:	9b03      	ldr	r3, [sp, #12]
 800cffa:	1d19      	adds	r1, r3, #4
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	9103      	str	r1, [sp, #12]
 800d000:	2b00      	cmp	r3, #0
 800d002:	bfbb      	ittet	lt
 800d004:	425b      	neglt	r3, r3
 800d006:	f042 0202 	orrlt.w	r2, r2, #2
 800d00a:	9307      	strge	r3, [sp, #28]
 800d00c:	9307      	strlt	r3, [sp, #28]
 800d00e:	bfb8      	it	lt
 800d010:	9204      	strlt	r2, [sp, #16]
 800d012:	7823      	ldrb	r3, [r4, #0]
 800d014:	2b2e      	cmp	r3, #46	@ 0x2e
 800d016:	d10a      	bne.n	800d02e <_vfiprintf_r+0x156>
 800d018:	7863      	ldrb	r3, [r4, #1]
 800d01a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d01c:	d132      	bne.n	800d084 <_vfiprintf_r+0x1ac>
 800d01e:	9b03      	ldr	r3, [sp, #12]
 800d020:	1d1a      	adds	r2, r3, #4
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	9203      	str	r2, [sp, #12]
 800d026:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d02a:	3402      	adds	r4, #2
 800d02c:	9305      	str	r3, [sp, #20]
 800d02e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d104 <_vfiprintf_r+0x22c>
 800d032:	7821      	ldrb	r1, [r4, #0]
 800d034:	2203      	movs	r2, #3
 800d036:	4650      	mov	r0, sl
 800d038:	f7f3 fc92 	bl	8000960 <memchr>
 800d03c:	b138      	cbz	r0, 800d04e <_vfiprintf_r+0x176>
 800d03e:	9b04      	ldr	r3, [sp, #16]
 800d040:	eba0 000a 	sub.w	r0, r0, sl
 800d044:	2240      	movs	r2, #64	@ 0x40
 800d046:	4082      	lsls	r2, r0
 800d048:	4313      	orrs	r3, r2
 800d04a:	3401      	adds	r4, #1
 800d04c:	9304      	str	r3, [sp, #16]
 800d04e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d052:	4829      	ldr	r0, [pc, #164]	@ (800d0f8 <_vfiprintf_r+0x220>)
 800d054:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d058:	2206      	movs	r2, #6
 800d05a:	f7f3 fc81 	bl	8000960 <memchr>
 800d05e:	2800      	cmp	r0, #0
 800d060:	d03f      	beq.n	800d0e2 <_vfiprintf_r+0x20a>
 800d062:	4b26      	ldr	r3, [pc, #152]	@ (800d0fc <_vfiprintf_r+0x224>)
 800d064:	bb1b      	cbnz	r3, 800d0ae <_vfiprintf_r+0x1d6>
 800d066:	9b03      	ldr	r3, [sp, #12]
 800d068:	3307      	adds	r3, #7
 800d06a:	f023 0307 	bic.w	r3, r3, #7
 800d06e:	3308      	adds	r3, #8
 800d070:	9303      	str	r3, [sp, #12]
 800d072:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d074:	443b      	add	r3, r7
 800d076:	9309      	str	r3, [sp, #36]	@ 0x24
 800d078:	e76a      	b.n	800cf50 <_vfiprintf_r+0x78>
 800d07a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d07e:	460c      	mov	r4, r1
 800d080:	2001      	movs	r0, #1
 800d082:	e7a8      	b.n	800cfd6 <_vfiprintf_r+0xfe>
 800d084:	2300      	movs	r3, #0
 800d086:	3401      	adds	r4, #1
 800d088:	9305      	str	r3, [sp, #20]
 800d08a:	4619      	mov	r1, r3
 800d08c:	f04f 0c0a 	mov.w	ip, #10
 800d090:	4620      	mov	r0, r4
 800d092:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d096:	3a30      	subs	r2, #48	@ 0x30
 800d098:	2a09      	cmp	r2, #9
 800d09a:	d903      	bls.n	800d0a4 <_vfiprintf_r+0x1cc>
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d0c6      	beq.n	800d02e <_vfiprintf_r+0x156>
 800d0a0:	9105      	str	r1, [sp, #20]
 800d0a2:	e7c4      	b.n	800d02e <_vfiprintf_r+0x156>
 800d0a4:	fb0c 2101 	mla	r1, ip, r1, r2
 800d0a8:	4604      	mov	r4, r0
 800d0aa:	2301      	movs	r3, #1
 800d0ac:	e7f0      	b.n	800d090 <_vfiprintf_r+0x1b8>
 800d0ae:	ab03      	add	r3, sp, #12
 800d0b0:	9300      	str	r3, [sp, #0]
 800d0b2:	462a      	mov	r2, r5
 800d0b4:	4b12      	ldr	r3, [pc, #72]	@ (800d100 <_vfiprintf_r+0x228>)
 800d0b6:	a904      	add	r1, sp, #16
 800d0b8:	4630      	mov	r0, r6
 800d0ba:	f3af 8000 	nop.w
 800d0be:	4607      	mov	r7, r0
 800d0c0:	1c78      	adds	r0, r7, #1
 800d0c2:	d1d6      	bne.n	800d072 <_vfiprintf_r+0x19a>
 800d0c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d0c6:	07d9      	lsls	r1, r3, #31
 800d0c8:	d405      	bmi.n	800d0d6 <_vfiprintf_r+0x1fe>
 800d0ca:	89ab      	ldrh	r3, [r5, #12]
 800d0cc:	059a      	lsls	r2, r3, #22
 800d0ce:	d402      	bmi.n	800d0d6 <_vfiprintf_r+0x1fe>
 800d0d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d0d2:	f7f3 fde5 	bl	8000ca0 <__retarget_lock_release_recursive>
 800d0d6:	89ab      	ldrh	r3, [r5, #12]
 800d0d8:	065b      	lsls	r3, r3, #25
 800d0da:	f53f af1f 	bmi.w	800cf1c <_vfiprintf_r+0x44>
 800d0de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d0e0:	e71e      	b.n	800cf20 <_vfiprintf_r+0x48>
 800d0e2:	ab03      	add	r3, sp, #12
 800d0e4:	9300      	str	r3, [sp, #0]
 800d0e6:	462a      	mov	r2, r5
 800d0e8:	4b05      	ldr	r3, [pc, #20]	@ (800d100 <_vfiprintf_r+0x228>)
 800d0ea:	a904      	add	r1, sp, #16
 800d0ec:	4630      	mov	r0, r6
 800d0ee:	f000 f893 	bl	800d218 <_printf_i>
 800d0f2:	e7e4      	b.n	800d0be <_vfiprintf_r+0x1e6>
 800d0f4:	0800ec00 	stmdaeq	r0, {sl, fp, sp, lr, pc}
 800d0f8:	0800ec0a 	stmdaeq	r0, {r1, r3, sl, fp, sp, lr, pc}
 800d0fc:	00000000 	andeq	r0, r0, r0
 800d100:	0800ceb3 	stmdaeq	r0, {r0, r1, r4, r5, r7, r9, sl, fp, lr, pc}
 800d104:	0800ec06 	stmdaeq	r0, {r1, r2, sl, fp, sp, lr, pc}

0800d108 <vfiprintf>:
 800d108:	4613      	mov	r3, r2
 800d10a:	460a      	mov	r2, r1
 800d10c:	4601      	mov	r1, r0
 800d10e:	4802      	ldr	r0, [pc, #8]	@ (800d118 <vfiprintf+0x10>)
 800d110:	6800      	ldr	r0, [r0, #0]
 800d112:	f7ff bee1 	b.w	800ced8 <_vfiprintf_r>
 800d116:	bf00      	nop
 800d118:	2000000c 	andcs	r0, r0, ip

0800d11c <malloc>:
 800d11c:	4b02      	ldr	r3, [pc, #8]	@ (800d128 <malloc+0xc>)
 800d11e:	4601      	mov	r1, r0
 800d120:	6818      	ldr	r0, [r3, #0]
 800d122:	f7f3 bde1 	b.w	8000ce8 <_malloc_r>
 800d126:	bf00      	nop
 800d128:	2000000c 	andcs	r0, r0, ip

0800d12c <free>:
 800d12c:	4b02      	ldr	r3, [pc, #8]	@ (800d138 <free+0xc>)
 800d12e:	4601      	mov	r1, r0
 800d130:	6818      	ldr	r0, [r3, #0]
 800d132:	f7f3 bfbf 	b.w	80010b4 <_free_r>
 800d136:	bf00      	nop
 800d138:	2000000c 	andcs	r0, r0, ip

0800d13c <_printf_common>:
 800d13c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d140:	4616      	mov	r6, r2
 800d142:	4698      	mov	r8, r3
 800d144:	688a      	ldr	r2, [r1, #8]
 800d146:	690b      	ldr	r3, [r1, #16]
 800d148:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d14c:	4293      	cmp	r3, r2
 800d14e:	bfb8      	it	lt
 800d150:	4613      	movlt	r3, r2
 800d152:	6033      	str	r3, [r6, #0]
 800d154:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d158:	4607      	mov	r7, r0
 800d15a:	460c      	mov	r4, r1
 800d15c:	b10a      	cbz	r2, 800d162 <_printf_common+0x26>
 800d15e:	3301      	adds	r3, #1
 800d160:	6033      	str	r3, [r6, #0]
 800d162:	6823      	ldr	r3, [r4, #0]
 800d164:	0699      	lsls	r1, r3, #26
 800d166:	bf42      	ittt	mi
 800d168:	6833      	ldrmi	r3, [r6, #0]
 800d16a:	3302      	addmi	r3, #2
 800d16c:	6033      	strmi	r3, [r6, #0]
 800d16e:	6825      	ldr	r5, [r4, #0]
 800d170:	f015 0506 	ands.w	r5, r5, #6
 800d174:	d106      	bne.n	800d184 <_printf_common+0x48>
 800d176:	f104 0a19 	add.w	sl, r4, #25
 800d17a:	68e3      	ldr	r3, [r4, #12]
 800d17c:	6832      	ldr	r2, [r6, #0]
 800d17e:	1a9b      	subs	r3, r3, r2
 800d180:	42ab      	cmp	r3, r5
 800d182:	dc26      	bgt.n	800d1d2 <_printf_common+0x96>
 800d184:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d188:	6822      	ldr	r2, [r4, #0]
 800d18a:	3b00      	subs	r3, #0
 800d18c:	bf18      	it	ne
 800d18e:	2301      	movne	r3, #1
 800d190:	0692      	lsls	r2, r2, #26
 800d192:	d42b      	bmi.n	800d1ec <_printf_common+0xb0>
 800d194:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d198:	4641      	mov	r1, r8
 800d19a:	4638      	mov	r0, r7
 800d19c:	47c8      	blx	r9
 800d19e:	3001      	adds	r0, #1
 800d1a0:	d01e      	beq.n	800d1e0 <_printf_common+0xa4>
 800d1a2:	6823      	ldr	r3, [r4, #0]
 800d1a4:	6922      	ldr	r2, [r4, #16]
 800d1a6:	f003 0306 	and.w	r3, r3, #6
 800d1aa:	2b04      	cmp	r3, #4
 800d1ac:	bf02      	ittt	eq
 800d1ae:	68e5      	ldreq	r5, [r4, #12]
 800d1b0:	6833      	ldreq	r3, [r6, #0]
 800d1b2:	1aed      	subeq	r5, r5, r3
 800d1b4:	68a3      	ldr	r3, [r4, #8]
 800d1b6:	bf0c      	ite	eq
 800d1b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d1bc:	2500      	movne	r5, #0
 800d1be:	4293      	cmp	r3, r2
 800d1c0:	bfc4      	itt	gt
 800d1c2:	1a9b      	subgt	r3, r3, r2
 800d1c4:	18ed      	addgt	r5, r5, r3
 800d1c6:	2600      	movs	r6, #0
 800d1c8:	341a      	adds	r4, #26
 800d1ca:	42b5      	cmp	r5, r6
 800d1cc:	d11a      	bne.n	800d204 <_printf_common+0xc8>
 800d1ce:	2000      	movs	r0, #0
 800d1d0:	e008      	b.n	800d1e4 <_printf_common+0xa8>
 800d1d2:	2301      	movs	r3, #1
 800d1d4:	4652      	mov	r2, sl
 800d1d6:	4641      	mov	r1, r8
 800d1d8:	4638      	mov	r0, r7
 800d1da:	47c8      	blx	r9
 800d1dc:	3001      	adds	r0, #1
 800d1de:	d103      	bne.n	800d1e8 <_printf_common+0xac>
 800d1e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d1e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1e8:	3501      	adds	r5, #1
 800d1ea:	e7c6      	b.n	800d17a <_printf_common+0x3e>
 800d1ec:	18e1      	adds	r1, r4, r3
 800d1ee:	1c5a      	adds	r2, r3, #1
 800d1f0:	2030      	movs	r0, #48	@ 0x30
 800d1f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d1f6:	4422      	add	r2, r4
 800d1f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d1fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d200:	3302      	adds	r3, #2
 800d202:	e7c7      	b.n	800d194 <_printf_common+0x58>
 800d204:	2301      	movs	r3, #1
 800d206:	4622      	mov	r2, r4
 800d208:	4641      	mov	r1, r8
 800d20a:	4638      	mov	r0, r7
 800d20c:	47c8      	blx	r9
 800d20e:	3001      	adds	r0, #1
 800d210:	d0e6      	beq.n	800d1e0 <_printf_common+0xa4>
 800d212:	3601      	adds	r6, #1
 800d214:	e7d9      	b.n	800d1ca <_printf_common+0x8e>
	...

0800d218 <_printf_i>:
 800d218:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d21c:	7e0f      	ldrb	r7, [r1, #24]
 800d21e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d220:	2f78      	cmp	r7, #120	@ 0x78
 800d222:	4691      	mov	r9, r2
 800d224:	4680      	mov	r8, r0
 800d226:	460c      	mov	r4, r1
 800d228:	469a      	mov	sl, r3
 800d22a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d22e:	d807      	bhi.n	800d240 <_printf_i+0x28>
 800d230:	2f62      	cmp	r7, #98	@ 0x62
 800d232:	d80a      	bhi.n	800d24a <_printf_i+0x32>
 800d234:	2f00      	cmp	r7, #0
 800d236:	f000 80d1 	beq.w	800d3dc <_printf_i+0x1c4>
 800d23a:	2f58      	cmp	r7, #88	@ 0x58
 800d23c:	f000 80b8 	beq.w	800d3b0 <_printf_i+0x198>
 800d240:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d244:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d248:	e03a      	b.n	800d2c0 <_printf_i+0xa8>
 800d24a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d24e:	2b15      	cmp	r3, #21
 800d250:	d8f6      	bhi.n	800d240 <_printf_i+0x28>
 800d252:	a101      	add	r1, pc, #4	@ (adr r1, 800d258 <_printf_i+0x40>)
 800d254:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d258:	0800d2b1 	stmdaeq	r0, {r0, r4, r5, r7, r9, ip, lr, pc}
 800d25c:	0800d2c5 	stmdaeq	r0, {r0, r2, r6, r7, r9, ip, lr, pc}
 800d260:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d264:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d268:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d26c:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d270:	0800d2c5 	stmdaeq	r0, {r0, r2, r6, r7, r9, ip, lr, pc}
 800d274:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d278:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d27c:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d280:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d284:	0800d3c3 	stmdaeq	r0, {r0, r1, r6, r7, r8, r9, ip, lr, pc}
 800d288:	0800d2ef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
 800d28c:	0800d37d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r8, r9, ip, lr, pc}
 800d290:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d294:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d298:	0800d3e5 	stmdaeq	r0, {r0, r2, r5, r6, r7, r8, r9, ip, lr, pc}
 800d29c:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d2a0:	0800d2ef 	stmdaeq	r0, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
 800d2a4:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d2a8:	0800d241 	stmdaeq	r0, {r0, r6, r9, ip, lr, pc}
 800d2ac:	0800d385 	stmdaeq	r0, {r0, r2, r7, r8, r9, ip, lr, pc}
 800d2b0:	6833      	ldr	r3, [r6, #0]
 800d2b2:	1d1a      	adds	r2, r3, #4
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	6032      	str	r2, [r6, #0]
 800d2b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d2bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d2c0:	2301      	movs	r3, #1
 800d2c2:	e09c      	b.n	800d3fe <_printf_i+0x1e6>
 800d2c4:	6833      	ldr	r3, [r6, #0]
 800d2c6:	6820      	ldr	r0, [r4, #0]
 800d2c8:	1d19      	adds	r1, r3, #4
 800d2ca:	6031      	str	r1, [r6, #0]
 800d2cc:	0606      	lsls	r6, r0, #24
 800d2ce:	d501      	bpl.n	800d2d4 <_printf_i+0xbc>
 800d2d0:	681d      	ldr	r5, [r3, #0]
 800d2d2:	e003      	b.n	800d2dc <_printf_i+0xc4>
 800d2d4:	0645      	lsls	r5, r0, #25
 800d2d6:	d5fb      	bpl.n	800d2d0 <_printf_i+0xb8>
 800d2d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d2dc:	2d00      	cmp	r5, #0
 800d2de:	da03      	bge.n	800d2e8 <_printf_i+0xd0>
 800d2e0:	232d      	movs	r3, #45	@ 0x2d
 800d2e2:	426d      	negs	r5, r5
 800d2e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d2e8:	4858      	ldr	r0, [pc, #352]	@ (800d44c <_printf_i+0x234>)
 800d2ea:	230a      	movs	r3, #10
 800d2ec:	e011      	b.n	800d312 <_printf_i+0xfa>
 800d2ee:	6821      	ldr	r1, [r4, #0]
 800d2f0:	6833      	ldr	r3, [r6, #0]
 800d2f2:	0608      	lsls	r0, r1, #24
 800d2f4:	f853 5b04 	ldr.w	r5, [r3], #4
 800d2f8:	d402      	bmi.n	800d300 <_printf_i+0xe8>
 800d2fa:	0649      	lsls	r1, r1, #25
 800d2fc:	bf48      	it	mi
 800d2fe:	b2ad      	uxthmi	r5, r5
 800d300:	2f6f      	cmp	r7, #111	@ 0x6f
 800d302:	4852      	ldr	r0, [pc, #328]	@ (800d44c <_printf_i+0x234>)
 800d304:	6033      	str	r3, [r6, #0]
 800d306:	bf14      	ite	ne
 800d308:	230a      	movne	r3, #10
 800d30a:	2308      	moveq	r3, #8
 800d30c:	2100      	movs	r1, #0
 800d30e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d312:	6866      	ldr	r6, [r4, #4]
 800d314:	60a6      	str	r6, [r4, #8]
 800d316:	2e00      	cmp	r6, #0
 800d318:	db05      	blt.n	800d326 <_printf_i+0x10e>
 800d31a:	6821      	ldr	r1, [r4, #0]
 800d31c:	432e      	orrs	r6, r5
 800d31e:	f021 0104 	bic.w	r1, r1, #4
 800d322:	6021      	str	r1, [r4, #0]
 800d324:	d04b      	beq.n	800d3be <_printf_i+0x1a6>
 800d326:	4616      	mov	r6, r2
 800d328:	fbb5 f1f3 	udiv	r1, r5, r3
 800d32c:	fb03 5711 	mls	r7, r3, r1, r5
 800d330:	5dc7      	ldrb	r7, [r0, r7]
 800d332:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d336:	462f      	mov	r7, r5
 800d338:	42bb      	cmp	r3, r7
 800d33a:	460d      	mov	r5, r1
 800d33c:	d9f4      	bls.n	800d328 <_printf_i+0x110>
 800d33e:	2b08      	cmp	r3, #8
 800d340:	d10b      	bne.n	800d35a <_printf_i+0x142>
 800d342:	6823      	ldr	r3, [r4, #0]
 800d344:	07df      	lsls	r7, r3, #31
 800d346:	d508      	bpl.n	800d35a <_printf_i+0x142>
 800d348:	6923      	ldr	r3, [r4, #16]
 800d34a:	6861      	ldr	r1, [r4, #4]
 800d34c:	4299      	cmp	r1, r3
 800d34e:	bfde      	ittt	le
 800d350:	2330      	movle	r3, #48	@ 0x30
 800d352:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d356:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800d35a:	1b92      	subs	r2, r2, r6
 800d35c:	6122      	str	r2, [r4, #16]
 800d35e:	f8cd a000 	str.w	sl, [sp]
 800d362:	464b      	mov	r3, r9
 800d364:	aa03      	add	r2, sp, #12
 800d366:	4621      	mov	r1, r4
 800d368:	4640      	mov	r0, r8
 800d36a:	f7ff fee7 	bl	800d13c <_printf_common>
 800d36e:	3001      	adds	r0, #1
 800d370:	d14a      	bne.n	800d408 <_printf_i+0x1f0>
 800d372:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d376:	b004      	add	sp, #16
 800d378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d37c:	6823      	ldr	r3, [r4, #0]
 800d37e:	f043 0320 	orr.w	r3, r3, #32
 800d382:	6023      	str	r3, [r4, #0]
 800d384:	4832      	ldr	r0, [pc, #200]	@ (800d450 <_printf_i+0x238>)
 800d386:	2778      	movs	r7, #120	@ 0x78
 800d388:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d38c:	6823      	ldr	r3, [r4, #0]
 800d38e:	6831      	ldr	r1, [r6, #0]
 800d390:	061f      	lsls	r7, r3, #24
 800d392:	f851 5b04 	ldr.w	r5, [r1], #4
 800d396:	d402      	bmi.n	800d39e <_printf_i+0x186>
 800d398:	065f      	lsls	r7, r3, #25
 800d39a:	bf48      	it	mi
 800d39c:	b2ad      	uxthmi	r5, r5
 800d39e:	6031      	str	r1, [r6, #0]
 800d3a0:	07d9      	lsls	r1, r3, #31
 800d3a2:	bf44      	itt	mi
 800d3a4:	f043 0320 	orrmi.w	r3, r3, #32
 800d3a8:	6023      	strmi	r3, [r4, #0]
 800d3aa:	b11d      	cbz	r5, 800d3b4 <_printf_i+0x19c>
 800d3ac:	2310      	movs	r3, #16
 800d3ae:	e7ad      	b.n	800d30c <_printf_i+0xf4>
 800d3b0:	4826      	ldr	r0, [pc, #152]	@ (800d44c <_printf_i+0x234>)
 800d3b2:	e7e9      	b.n	800d388 <_printf_i+0x170>
 800d3b4:	6823      	ldr	r3, [r4, #0]
 800d3b6:	f023 0320 	bic.w	r3, r3, #32
 800d3ba:	6023      	str	r3, [r4, #0]
 800d3bc:	e7f6      	b.n	800d3ac <_printf_i+0x194>
 800d3be:	4616      	mov	r6, r2
 800d3c0:	e7bd      	b.n	800d33e <_printf_i+0x126>
 800d3c2:	6833      	ldr	r3, [r6, #0]
 800d3c4:	6825      	ldr	r5, [r4, #0]
 800d3c6:	6961      	ldr	r1, [r4, #20]
 800d3c8:	1d18      	adds	r0, r3, #4
 800d3ca:	6030      	str	r0, [r6, #0]
 800d3cc:	062e      	lsls	r6, r5, #24
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	d501      	bpl.n	800d3d6 <_printf_i+0x1be>
 800d3d2:	6019      	str	r1, [r3, #0]
 800d3d4:	e002      	b.n	800d3dc <_printf_i+0x1c4>
 800d3d6:	0668      	lsls	r0, r5, #25
 800d3d8:	d5fb      	bpl.n	800d3d2 <_printf_i+0x1ba>
 800d3da:	8019      	strh	r1, [r3, #0]
 800d3dc:	2300      	movs	r3, #0
 800d3de:	6123      	str	r3, [r4, #16]
 800d3e0:	4616      	mov	r6, r2
 800d3e2:	e7bc      	b.n	800d35e <_printf_i+0x146>
 800d3e4:	6833      	ldr	r3, [r6, #0]
 800d3e6:	1d1a      	adds	r2, r3, #4
 800d3e8:	6032      	str	r2, [r6, #0]
 800d3ea:	681e      	ldr	r6, [r3, #0]
 800d3ec:	6862      	ldr	r2, [r4, #4]
 800d3ee:	2100      	movs	r1, #0
 800d3f0:	4630      	mov	r0, r6
 800d3f2:	f7f3 fab5 	bl	8000960 <memchr>
 800d3f6:	b108      	cbz	r0, 800d3fc <_printf_i+0x1e4>
 800d3f8:	1b80      	subs	r0, r0, r6
 800d3fa:	6060      	str	r0, [r4, #4]
 800d3fc:	6863      	ldr	r3, [r4, #4]
 800d3fe:	6123      	str	r3, [r4, #16]
 800d400:	2300      	movs	r3, #0
 800d402:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d406:	e7aa      	b.n	800d35e <_printf_i+0x146>
 800d408:	6923      	ldr	r3, [r4, #16]
 800d40a:	4632      	mov	r2, r6
 800d40c:	4649      	mov	r1, r9
 800d40e:	4640      	mov	r0, r8
 800d410:	47d0      	blx	sl
 800d412:	3001      	adds	r0, #1
 800d414:	d0ad      	beq.n	800d372 <_printf_i+0x15a>
 800d416:	6823      	ldr	r3, [r4, #0]
 800d418:	079b      	lsls	r3, r3, #30
 800d41a:	d413      	bmi.n	800d444 <_printf_i+0x22c>
 800d41c:	68e0      	ldr	r0, [r4, #12]
 800d41e:	9b03      	ldr	r3, [sp, #12]
 800d420:	4298      	cmp	r0, r3
 800d422:	bfb8      	it	lt
 800d424:	4618      	movlt	r0, r3
 800d426:	e7a6      	b.n	800d376 <_printf_i+0x15e>
 800d428:	2301      	movs	r3, #1
 800d42a:	4632      	mov	r2, r6
 800d42c:	4649      	mov	r1, r9
 800d42e:	4640      	mov	r0, r8
 800d430:	47d0      	blx	sl
 800d432:	3001      	adds	r0, #1
 800d434:	d09d      	beq.n	800d372 <_printf_i+0x15a>
 800d436:	3501      	adds	r5, #1
 800d438:	68e3      	ldr	r3, [r4, #12]
 800d43a:	9903      	ldr	r1, [sp, #12]
 800d43c:	1a5b      	subs	r3, r3, r1
 800d43e:	42ab      	cmp	r3, r5
 800d440:	dcf2      	bgt.n	800d428 <_printf_i+0x210>
 800d442:	e7eb      	b.n	800d41c <_printf_i+0x204>
 800d444:	2500      	movs	r5, #0
 800d446:	f104 0619 	add.w	r6, r4, #25
 800d44a:	e7f5      	b.n	800d438 <_printf_i+0x220>
 800d44c:	0800ec11 	stmdaeq	r0, {r0, r4, sl, fp, sp, lr, pc}
 800d450:	0800ec22 	stmdaeq	r0, {r1, r5, sl, fp, sp, lr, pc}

0800d454 <sniprintf>:
 800d454:	b40c      	push	{r2, r3}
 800d456:	b530      	push	{r4, r5, lr}
 800d458:	4b18      	ldr	r3, [pc, #96]	@ (800d4bc <sniprintf+0x68>)
 800d45a:	1e0c      	subs	r4, r1, #0
 800d45c:	681d      	ldr	r5, [r3, #0]
 800d45e:	b09d      	sub	sp, #116	@ 0x74
 800d460:	da08      	bge.n	800d474 <sniprintf+0x20>
 800d462:	238b      	movs	r3, #139	@ 0x8b
 800d464:	602b      	str	r3, [r5, #0]
 800d466:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d46a:	b01d      	add	sp, #116	@ 0x74
 800d46c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d470:	b002      	add	sp, #8
 800d472:	4770      	bx	lr
 800d474:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800d478:	f8ad 3014 	strh.w	r3, [sp, #20]
 800d47c:	f04f 0300 	mov.w	r3, #0
 800d480:	931b      	str	r3, [sp, #108]	@ 0x6c
 800d482:	bf14      	ite	ne
 800d484:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800d488:	4623      	moveq	r3, r4
 800d48a:	9304      	str	r3, [sp, #16]
 800d48c:	9307      	str	r3, [sp, #28]
 800d48e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800d492:	9002      	str	r0, [sp, #8]
 800d494:	9006      	str	r0, [sp, #24]
 800d496:	f8ad 3016 	strh.w	r3, [sp, #22]
 800d49a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d49c:	ab21      	add	r3, sp, #132	@ 0x84
 800d49e:	a902      	add	r1, sp, #8
 800d4a0:	4628      	mov	r0, r5
 800d4a2:	9301      	str	r3, [sp, #4]
 800d4a4:	f000 fc12 	bl	800dccc <_svfiprintf_r>
 800d4a8:	1c43      	adds	r3, r0, #1
 800d4aa:	bfbc      	itt	lt
 800d4ac:	238b      	movlt	r3, #139	@ 0x8b
 800d4ae:	602b      	strlt	r3, [r5, #0]
 800d4b0:	2c00      	cmp	r4, #0
 800d4b2:	d0da      	beq.n	800d46a <sniprintf+0x16>
 800d4b4:	9b02      	ldr	r3, [sp, #8]
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	701a      	strb	r2, [r3, #0]
 800d4ba:	e7d6      	b.n	800d46a <sniprintf+0x16>
 800d4bc:	2000000c 	andcs	r0, r0, ip

0800d4c0 <siprintf>:
 800d4c0:	b40e      	push	{r1, r2, r3}
 800d4c2:	b510      	push	{r4, lr}
 800d4c4:	b09d      	sub	sp, #116	@ 0x74
 800d4c6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d4c8:	9002      	str	r0, [sp, #8]
 800d4ca:	9006      	str	r0, [sp, #24]
 800d4cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d4d0:	480a      	ldr	r0, [pc, #40]	@ (800d4fc <siprintf+0x3c>)
 800d4d2:	9107      	str	r1, [sp, #28]
 800d4d4:	9104      	str	r1, [sp, #16]
 800d4d6:	490a      	ldr	r1, [pc, #40]	@ (800d500 <siprintf+0x40>)
 800d4d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4dc:	9105      	str	r1, [sp, #20]
 800d4de:	2400      	movs	r4, #0
 800d4e0:	a902      	add	r1, sp, #8
 800d4e2:	6800      	ldr	r0, [r0, #0]
 800d4e4:	9301      	str	r3, [sp, #4]
 800d4e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d4e8:	f000 fbf0 	bl	800dccc <_svfiprintf_r>
 800d4ec:	9b02      	ldr	r3, [sp, #8]
 800d4ee:	701c      	strb	r4, [r3, #0]
 800d4f0:	b01d      	add	sp, #116	@ 0x74
 800d4f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d4f6:	b003      	add	sp, #12
 800d4f8:	4770      	bx	lr
 800d4fa:	bf00      	nop
 800d4fc:	2000000c 	andcs	r0, r0, ip
 800d500:	ffff0208 			@ <UNDEFINED> instruction: 0xffff0208

0800d504 <realloc>:
 800d504:	4b02      	ldr	r3, [pc, #8]	@ (800d510 <realloc+0xc>)
 800d506:	460a      	mov	r2, r1
 800d508:	4601      	mov	r1, r0
 800d50a:	6818      	ldr	r0, [r3, #0]
 800d50c:	f000 b802 	b.w	800d514 <_realloc_r>
 800d510:	2000000c 	andcs	r0, r0, ip

0800d514 <_realloc_r>:
 800d514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d518:	4607      	mov	r7, r0
 800d51a:	4614      	mov	r4, r2
 800d51c:	460d      	mov	r5, r1
 800d51e:	b921      	cbnz	r1, 800d52a <_realloc_r+0x16>
 800d520:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d524:	4611      	mov	r1, r2
 800d526:	f7f3 bbdf 	b.w	8000ce8 <_malloc_r>
 800d52a:	b92a      	cbnz	r2, 800d538 <_realloc_r+0x24>
 800d52c:	f7f3 fdc2 	bl	80010b4 <_free_r>
 800d530:	4625      	mov	r5, r4
 800d532:	4628      	mov	r0, r5
 800d534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d538:	f000 fcc4 	bl	800dec4 <_malloc_usable_size_r>
 800d53c:	4284      	cmp	r4, r0
 800d53e:	4606      	mov	r6, r0
 800d540:	d802      	bhi.n	800d548 <_realloc_r+0x34>
 800d542:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d546:	d8f4      	bhi.n	800d532 <_realloc_r+0x1e>
 800d548:	4621      	mov	r1, r4
 800d54a:	4638      	mov	r0, r7
 800d54c:	f7f3 fbcc 	bl	8000ce8 <_malloc_r>
 800d550:	4680      	mov	r8, r0
 800d552:	b908      	cbnz	r0, 800d558 <_realloc_r+0x44>
 800d554:	4645      	mov	r5, r8
 800d556:	e7ec      	b.n	800d532 <_realloc_r+0x1e>
 800d558:	42b4      	cmp	r4, r6
 800d55a:	4622      	mov	r2, r4
 800d55c:	4629      	mov	r1, r5
 800d55e:	bf28      	it	cs
 800d560:	4632      	movcs	r2, r6
 800d562:	f000 fa8b 	bl	800da7c <memcpy>
 800d566:	4629      	mov	r1, r5
 800d568:	4638      	mov	r0, r7
 800d56a:	f7f3 fda3 	bl	80010b4 <_free_r>
 800d56e:	e7f1      	b.n	800d554 <_realloc_r+0x40>

0800d570 <__swbuf_r>:
 800d570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d572:	460e      	mov	r6, r1
 800d574:	4614      	mov	r4, r2
 800d576:	4605      	mov	r5, r0
 800d578:	b118      	cbz	r0, 800d582 <__swbuf_r+0x12>
 800d57a:	6a03      	ldr	r3, [r0, #32]
 800d57c:	b90b      	cbnz	r3, 800d582 <__swbuf_r+0x12>
 800d57e:	f7f3 fb2b 	bl	8000bd8 <__sinit>
 800d582:	69a3      	ldr	r3, [r4, #24]
 800d584:	60a3      	str	r3, [r4, #8]
 800d586:	89a3      	ldrh	r3, [r4, #12]
 800d588:	071a      	lsls	r2, r3, #28
 800d58a:	d501      	bpl.n	800d590 <__swbuf_r+0x20>
 800d58c:	6923      	ldr	r3, [r4, #16]
 800d58e:	b943      	cbnz	r3, 800d5a2 <__swbuf_r+0x32>
 800d590:	4621      	mov	r1, r4
 800d592:	4628      	mov	r0, r5
 800d594:	f000 f8ae 	bl	800d6f4 <__swsetup_r>
 800d598:	b118      	cbz	r0, 800d5a2 <__swbuf_r+0x32>
 800d59a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d59e:	4638      	mov	r0, r7
 800d5a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5a2:	6823      	ldr	r3, [r4, #0]
 800d5a4:	6922      	ldr	r2, [r4, #16]
 800d5a6:	1a98      	subs	r0, r3, r2
 800d5a8:	6963      	ldr	r3, [r4, #20]
 800d5aa:	b2f6      	uxtb	r6, r6
 800d5ac:	4283      	cmp	r3, r0
 800d5ae:	4637      	mov	r7, r6
 800d5b0:	dc05      	bgt.n	800d5be <__swbuf_r+0x4e>
 800d5b2:	4621      	mov	r1, r4
 800d5b4:	4628      	mov	r0, r5
 800d5b6:	f7f3 fc9b 	bl	8000ef0 <_fflush_r>
 800d5ba:	2800      	cmp	r0, #0
 800d5bc:	d1ed      	bne.n	800d59a <__swbuf_r+0x2a>
 800d5be:	68a3      	ldr	r3, [r4, #8]
 800d5c0:	3b01      	subs	r3, #1
 800d5c2:	60a3      	str	r3, [r4, #8]
 800d5c4:	6823      	ldr	r3, [r4, #0]
 800d5c6:	1c5a      	adds	r2, r3, #1
 800d5c8:	6022      	str	r2, [r4, #0]
 800d5ca:	701e      	strb	r6, [r3, #0]
 800d5cc:	6962      	ldr	r2, [r4, #20]
 800d5ce:	1c43      	adds	r3, r0, #1
 800d5d0:	429a      	cmp	r2, r3
 800d5d2:	d004      	beq.n	800d5de <__swbuf_r+0x6e>
 800d5d4:	89a3      	ldrh	r3, [r4, #12]
 800d5d6:	07db      	lsls	r3, r3, #31
 800d5d8:	d5e1      	bpl.n	800d59e <__swbuf_r+0x2e>
 800d5da:	2e0a      	cmp	r6, #10
 800d5dc:	d1df      	bne.n	800d59e <__swbuf_r+0x2e>
 800d5de:	4621      	mov	r1, r4
 800d5e0:	4628      	mov	r0, r5
 800d5e2:	f7f3 fc85 	bl	8000ef0 <_fflush_r>
 800d5e6:	2800      	cmp	r0, #0
 800d5e8:	d0d9      	beq.n	800d59e <__swbuf_r+0x2e>
 800d5ea:	e7d6      	b.n	800d59a <__swbuf_r+0x2a>

0800d5ec <_strtol_l.isra.0>:
 800d5ec:	2b24      	cmp	r3, #36	@ 0x24
 800d5ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5f2:	4686      	mov	lr, r0
 800d5f4:	4690      	mov	r8, r2
 800d5f6:	d801      	bhi.n	800d5fc <_strtol_l.isra.0+0x10>
 800d5f8:	2b01      	cmp	r3, #1
 800d5fa:	d106      	bne.n	800d60a <_strtol_l.isra.0+0x1e>
 800d5fc:	f000 fa26 	bl	800da4c <__errno>
 800d600:	2316      	movs	r3, #22
 800d602:	6003      	str	r3, [r0, #0]
 800d604:	2000      	movs	r0, #0
 800d606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d60a:	4834      	ldr	r0, [pc, #208]	@ (800d6dc <_strtol_l.isra.0+0xf0>)
 800d60c:	460d      	mov	r5, r1
 800d60e:	462a      	mov	r2, r5
 800d610:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d614:	5d06      	ldrb	r6, [r0, r4]
 800d616:	f016 0608 	ands.w	r6, r6, #8
 800d61a:	d1f8      	bne.n	800d60e <_strtol_l.isra.0+0x22>
 800d61c:	2c2d      	cmp	r4, #45	@ 0x2d
 800d61e:	d110      	bne.n	800d642 <_strtol_l.isra.0+0x56>
 800d620:	782c      	ldrb	r4, [r5, #0]
 800d622:	2601      	movs	r6, #1
 800d624:	1c95      	adds	r5, r2, #2
 800d626:	f033 0210 	bics.w	r2, r3, #16
 800d62a:	d115      	bne.n	800d658 <_strtol_l.isra.0+0x6c>
 800d62c:	2c30      	cmp	r4, #48	@ 0x30
 800d62e:	d10d      	bne.n	800d64c <_strtol_l.isra.0+0x60>
 800d630:	782a      	ldrb	r2, [r5, #0]
 800d632:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d636:	2a58      	cmp	r2, #88	@ 0x58
 800d638:	d108      	bne.n	800d64c <_strtol_l.isra.0+0x60>
 800d63a:	786c      	ldrb	r4, [r5, #1]
 800d63c:	3502      	adds	r5, #2
 800d63e:	2310      	movs	r3, #16
 800d640:	e00a      	b.n	800d658 <_strtol_l.isra.0+0x6c>
 800d642:	2c2b      	cmp	r4, #43	@ 0x2b
 800d644:	bf04      	itt	eq
 800d646:	782c      	ldrbeq	r4, [r5, #0]
 800d648:	1c95      	addeq	r5, r2, #2
 800d64a:	e7ec      	b.n	800d626 <_strtol_l.isra.0+0x3a>
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d1f6      	bne.n	800d63e <_strtol_l.isra.0+0x52>
 800d650:	2c30      	cmp	r4, #48	@ 0x30
 800d652:	bf14      	ite	ne
 800d654:	230a      	movne	r3, #10
 800d656:	2308      	moveq	r3, #8
 800d658:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d65c:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800d660:	2200      	movs	r2, #0
 800d662:	fbbc f9f3 	udiv	r9, ip, r3
 800d666:	4610      	mov	r0, r2
 800d668:	fb03 ca19 	mls	sl, r3, r9, ip
 800d66c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d670:	2f09      	cmp	r7, #9
 800d672:	d80f      	bhi.n	800d694 <_strtol_l.isra.0+0xa8>
 800d674:	463c      	mov	r4, r7
 800d676:	42a3      	cmp	r3, r4
 800d678:	dd1b      	ble.n	800d6b2 <_strtol_l.isra.0+0xc6>
 800d67a:	1c57      	adds	r7, r2, #1
 800d67c:	d007      	beq.n	800d68e <_strtol_l.isra.0+0xa2>
 800d67e:	4581      	cmp	r9, r0
 800d680:	d314      	bcc.n	800d6ac <_strtol_l.isra.0+0xc0>
 800d682:	d101      	bne.n	800d688 <_strtol_l.isra.0+0x9c>
 800d684:	45a2      	cmp	sl, r4
 800d686:	db11      	blt.n	800d6ac <_strtol_l.isra.0+0xc0>
 800d688:	fb00 4003 	mla	r0, r0, r3, r4
 800d68c:	2201      	movs	r2, #1
 800d68e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d692:	e7eb      	b.n	800d66c <_strtol_l.isra.0+0x80>
 800d694:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d698:	2f19      	cmp	r7, #25
 800d69a:	d801      	bhi.n	800d6a0 <_strtol_l.isra.0+0xb4>
 800d69c:	3c37      	subs	r4, #55	@ 0x37
 800d69e:	e7ea      	b.n	800d676 <_strtol_l.isra.0+0x8a>
 800d6a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d6a4:	2f19      	cmp	r7, #25
 800d6a6:	d804      	bhi.n	800d6b2 <_strtol_l.isra.0+0xc6>
 800d6a8:	3c57      	subs	r4, #87	@ 0x57
 800d6aa:	e7e4      	b.n	800d676 <_strtol_l.isra.0+0x8a>
 800d6ac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d6b0:	e7ed      	b.n	800d68e <_strtol_l.isra.0+0xa2>
 800d6b2:	1c53      	adds	r3, r2, #1
 800d6b4:	d108      	bne.n	800d6c8 <_strtol_l.isra.0+0xdc>
 800d6b6:	2322      	movs	r3, #34	@ 0x22
 800d6b8:	f8ce 3000 	str.w	r3, [lr]
 800d6bc:	4660      	mov	r0, ip
 800d6be:	f1b8 0f00 	cmp.w	r8, #0
 800d6c2:	d0a0      	beq.n	800d606 <_strtol_l.isra.0+0x1a>
 800d6c4:	1e69      	subs	r1, r5, #1
 800d6c6:	e006      	b.n	800d6d6 <_strtol_l.isra.0+0xea>
 800d6c8:	b106      	cbz	r6, 800d6cc <_strtol_l.isra.0+0xe0>
 800d6ca:	4240      	negs	r0, r0
 800d6cc:	f1b8 0f00 	cmp.w	r8, #0
 800d6d0:	d099      	beq.n	800d606 <_strtol_l.isra.0+0x1a>
 800d6d2:	2a00      	cmp	r2, #0
 800d6d4:	d1f6      	bne.n	800d6c4 <_strtol_l.isra.0+0xd8>
 800d6d6:	f8c8 1000 	str.w	r1, [r8]
 800d6da:	e794      	b.n	800d606 <_strtol_l.isra.0+0x1a>
 800d6dc:	0800ec34 	stmdaeq	r0, {r2, r4, r5, sl, fp, sp, lr, pc}

0800d6e0 <strtol>:
 800d6e0:	4613      	mov	r3, r2
 800d6e2:	460a      	mov	r2, r1
 800d6e4:	4601      	mov	r1, r0
 800d6e6:	4802      	ldr	r0, [pc, #8]	@ (800d6f0 <strtol+0x10>)
 800d6e8:	6800      	ldr	r0, [r0, #0]
 800d6ea:	f7ff bf7f 	b.w	800d5ec <_strtol_l.isra.0>
 800d6ee:	bf00      	nop
 800d6f0:	2000000c 	andcs	r0, r0, ip

0800d6f4 <__swsetup_r>:
 800d6f4:	b538      	push	{r3, r4, r5, lr}
 800d6f6:	4b29      	ldr	r3, [pc, #164]	@ (800d79c <__swsetup_r+0xa8>)
 800d6f8:	4605      	mov	r5, r0
 800d6fa:	6818      	ldr	r0, [r3, #0]
 800d6fc:	460c      	mov	r4, r1
 800d6fe:	b118      	cbz	r0, 800d708 <__swsetup_r+0x14>
 800d700:	6a03      	ldr	r3, [r0, #32]
 800d702:	b90b      	cbnz	r3, 800d708 <__swsetup_r+0x14>
 800d704:	f7f3 fa68 	bl	8000bd8 <__sinit>
 800d708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d70c:	0719      	lsls	r1, r3, #28
 800d70e:	d422      	bmi.n	800d756 <__swsetup_r+0x62>
 800d710:	06da      	lsls	r2, r3, #27
 800d712:	d407      	bmi.n	800d724 <__swsetup_r+0x30>
 800d714:	2209      	movs	r2, #9
 800d716:	602a      	str	r2, [r5, #0]
 800d718:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d71c:	81a3      	strh	r3, [r4, #12]
 800d71e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d722:	e033      	b.n	800d78c <__swsetup_r+0x98>
 800d724:	0758      	lsls	r0, r3, #29
 800d726:	d512      	bpl.n	800d74e <__swsetup_r+0x5a>
 800d728:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d72a:	b141      	cbz	r1, 800d73e <__swsetup_r+0x4a>
 800d72c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d730:	4299      	cmp	r1, r3
 800d732:	d002      	beq.n	800d73a <__swsetup_r+0x46>
 800d734:	4628      	mov	r0, r5
 800d736:	f7f3 fcbd 	bl	80010b4 <_free_r>
 800d73a:	2300      	movs	r3, #0
 800d73c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d73e:	89a3      	ldrh	r3, [r4, #12]
 800d740:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d744:	81a3      	strh	r3, [r4, #12]
 800d746:	2300      	movs	r3, #0
 800d748:	6063      	str	r3, [r4, #4]
 800d74a:	6923      	ldr	r3, [r4, #16]
 800d74c:	6023      	str	r3, [r4, #0]
 800d74e:	89a3      	ldrh	r3, [r4, #12]
 800d750:	f043 0308 	orr.w	r3, r3, #8
 800d754:	81a3      	strh	r3, [r4, #12]
 800d756:	6923      	ldr	r3, [r4, #16]
 800d758:	b94b      	cbnz	r3, 800d76e <__swsetup_r+0x7a>
 800d75a:	89a3      	ldrh	r3, [r4, #12]
 800d75c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d760:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d764:	d003      	beq.n	800d76e <__swsetup_r+0x7a>
 800d766:	4621      	mov	r1, r4
 800d768:	4628      	mov	r0, r5
 800d76a:	f000 f83f 	bl	800d7ec <__smakebuf_r>
 800d76e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d772:	f013 0201 	ands.w	r2, r3, #1
 800d776:	d00a      	beq.n	800d78e <__swsetup_r+0x9a>
 800d778:	2200      	movs	r2, #0
 800d77a:	60a2      	str	r2, [r4, #8]
 800d77c:	6962      	ldr	r2, [r4, #20]
 800d77e:	4252      	negs	r2, r2
 800d780:	61a2      	str	r2, [r4, #24]
 800d782:	6922      	ldr	r2, [r4, #16]
 800d784:	b942      	cbnz	r2, 800d798 <__swsetup_r+0xa4>
 800d786:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d78a:	d1c5      	bne.n	800d718 <__swsetup_r+0x24>
 800d78c:	bd38      	pop	{r3, r4, r5, pc}
 800d78e:	0799      	lsls	r1, r3, #30
 800d790:	bf58      	it	pl
 800d792:	6962      	ldrpl	r2, [r4, #20]
 800d794:	60a2      	str	r2, [r4, #8]
 800d796:	e7f4      	b.n	800d782 <__swsetup_r+0x8e>
 800d798:	2000      	movs	r0, #0
 800d79a:	e7f7      	b.n	800d78c <__swsetup_r+0x98>
 800d79c:	2000000c 	andcs	r0, r0, ip

0800d7a0 <__swhatbuf_r>:
 800d7a0:	b570      	push	{r4, r5, r6, lr}
 800d7a2:	460c      	mov	r4, r1
 800d7a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7a8:	2900      	cmp	r1, #0
 800d7aa:	b096      	sub	sp, #88	@ 0x58
 800d7ac:	4615      	mov	r5, r2
 800d7ae:	461e      	mov	r6, r3
 800d7b0:	da0d      	bge.n	800d7ce <__swhatbuf_r+0x2e>
 800d7b2:	89a3      	ldrh	r3, [r4, #12]
 800d7b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d7b8:	f04f 0100 	mov.w	r1, #0
 800d7bc:	bf14      	ite	ne
 800d7be:	2340      	movne	r3, #64	@ 0x40
 800d7c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d7c4:	2000      	movs	r0, #0
 800d7c6:	6031      	str	r1, [r6, #0]
 800d7c8:	602b      	str	r3, [r5, #0]
 800d7ca:	b016      	add	sp, #88	@ 0x58
 800d7cc:	bd70      	pop	{r4, r5, r6, pc}
 800d7ce:	466a      	mov	r2, sp
 800d7d0:	f000 f942 	bl	800da58 <_fstat_r>
 800d7d4:	2800      	cmp	r0, #0
 800d7d6:	dbec      	blt.n	800d7b2 <__swhatbuf_r+0x12>
 800d7d8:	9901      	ldr	r1, [sp, #4]
 800d7da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d7de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d7e2:	4259      	negs	r1, r3
 800d7e4:	4159      	adcs	r1, r3
 800d7e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d7ea:	e7eb      	b.n	800d7c4 <__swhatbuf_r+0x24>

0800d7ec <__smakebuf_r>:
 800d7ec:	898b      	ldrh	r3, [r1, #12]
 800d7ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d7f0:	079d      	lsls	r5, r3, #30
 800d7f2:	4606      	mov	r6, r0
 800d7f4:	460c      	mov	r4, r1
 800d7f6:	d507      	bpl.n	800d808 <__smakebuf_r+0x1c>
 800d7f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d7fc:	6023      	str	r3, [r4, #0]
 800d7fe:	6123      	str	r3, [r4, #16]
 800d800:	2301      	movs	r3, #1
 800d802:	6163      	str	r3, [r4, #20]
 800d804:	b003      	add	sp, #12
 800d806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d808:	ab01      	add	r3, sp, #4
 800d80a:	466a      	mov	r2, sp
 800d80c:	f7ff ffc8 	bl	800d7a0 <__swhatbuf_r>
 800d810:	9f00      	ldr	r7, [sp, #0]
 800d812:	4605      	mov	r5, r0
 800d814:	4639      	mov	r1, r7
 800d816:	4630      	mov	r0, r6
 800d818:	f7f3 fa66 	bl	8000ce8 <_malloc_r>
 800d81c:	b948      	cbnz	r0, 800d832 <__smakebuf_r+0x46>
 800d81e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d822:	059a      	lsls	r2, r3, #22
 800d824:	d4ee      	bmi.n	800d804 <__smakebuf_r+0x18>
 800d826:	f023 0303 	bic.w	r3, r3, #3
 800d82a:	f043 0302 	orr.w	r3, r3, #2
 800d82e:	81a3      	strh	r3, [r4, #12]
 800d830:	e7e2      	b.n	800d7f8 <__smakebuf_r+0xc>
 800d832:	89a3      	ldrh	r3, [r4, #12]
 800d834:	6020      	str	r0, [r4, #0]
 800d836:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d83a:	81a3      	strh	r3, [r4, #12]
 800d83c:	9b01      	ldr	r3, [sp, #4]
 800d83e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d842:	b15b      	cbz	r3, 800d85c <__smakebuf_r+0x70>
 800d844:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d848:	4630      	mov	r0, r6
 800d84a:	f000 f8ef 	bl	800da2c <_isatty_r>
 800d84e:	b128      	cbz	r0, 800d85c <__smakebuf_r+0x70>
 800d850:	89a3      	ldrh	r3, [r4, #12]
 800d852:	f023 0303 	bic.w	r3, r3, #3
 800d856:	f043 0301 	orr.w	r3, r3, #1
 800d85a:	81a3      	strh	r3, [r4, #12]
 800d85c:	89a3      	ldrh	r3, [r4, #12]
 800d85e:	431d      	orrs	r5, r3
 800d860:	81a5      	strh	r5, [r4, #12]
 800d862:	e7cf      	b.n	800d804 <__smakebuf_r+0x18>

0800d864 <iprintf>:
 800d864:	b40f      	push	{r0, r1, r2, r3}
 800d866:	b507      	push	{r0, r1, r2, lr}
 800d868:	4906      	ldr	r1, [pc, #24]	@ (800d884 <iprintf+0x20>)
 800d86a:	ab04      	add	r3, sp, #16
 800d86c:	6808      	ldr	r0, [r1, #0]
 800d86e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d872:	6881      	ldr	r1, [r0, #8]
 800d874:	9301      	str	r3, [sp, #4]
 800d876:	f7ff fb2f 	bl	800ced8 <_vfiprintf_r>
 800d87a:	b003      	add	sp, #12
 800d87c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d880:	b004      	add	sp, #16
 800d882:	4770      	bx	lr
 800d884:	2000000c 	andcs	r0, r0, ip

0800d888 <_puts_r>:
 800d888:	6a03      	ldr	r3, [r0, #32]
 800d88a:	b570      	push	{r4, r5, r6, lr}
 800d88c:	6884      	ldr	r4, [r0, #8]
 800d88e:	4605      	mov	r5, r0
 800d890:	460e      	mov	r6, r1
 800d892:	b90b      	cbnz	r3, 800d898 <_puts_r+0x10>
 800d894:	f7f3 f9a0 	bl	8000bd8 <__sinit>
 800d898:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d89a:	07db      	lsls	r3, r3, #31
 800d89c:	d405      	bmi.n	800d8aa <_puts_r+0x22>
 800d89e:	89a3      	ldrh	r3, [r4, #12]
 800d8a0:	0598      	lsls	r0, r3, #22
 800d8a2:	d402      	bmi.n	800d8aa <_puts_r+0x22>
 800d8a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d8a6:	f7f3 f9fa 	bl	8000c9e <__retarget_lock_acquire_recursive>
 800d8aa:	89a3      	ldrh	r3, [r4, #12]
 800d8ac:	0719      	lsls	r1, r3, #28
 800d8ae:	d502      	bpl.n	800d8b6 <_puts_r+0x2e>
 800d8b0:	6923      	ldr	r3, [r4, #16]
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d135      	bne.n	800d922 <_puts_r+0x9a>
 800d8b6:	4621      	mov	r1, r4
 800d8b8:	4628      	mov	r0, r5
 800d8ba:	f7ff ff1b 	bl	800d6f4 <__swsetup_r>
 800d8be:	b380      	cbz	r0, 800d922 <_puts_r+0x9a>
 800d8c0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800d8c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d8c6:	07da      	lsls	r2, r3, #31
 800d8c8:	d405      	bmi.n	800d8d6 <_puts_r+0x4e>
 800d8ca:	89a3      	ldrh	r3, [r4, #12]
 800d8cc:	059b      	lsls	r3, r3, #22
 800d8ce:	d402      	bmi.n	800d8d6 <_puts_r+0x4e>
 800d8d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d8d2:	f7f3 f9e5 	bl	8000ca0 <__retarget_lock_release_recursive>
 800d8d6:	4628      	mov	r0, r5
 800d8d8:	bd70      	pop	{r4, r5, r6, pc}
 800d8da:	2b00      	cmp	r3, #0
 800d8dc:	da04      	bge.n	800d8e8 <_puts_r+0x60>
 800d8de:	69a2      	ldr	r2, [r4, #24]
 800d8e0:	429a      	cmp	r2, r3
 800d8e2:	dc17      	bgt.n	800d914 <_puts_r+0x8c>
 800d8e4:	290a      	cmp	r1, #10
 800d8e6:	d015      	beq.n	800d914 <_puts_r+0x8c>
 800d8e8:	6823      	ldr	r3, [r4, #0]
 800d8ea:	1c5a      	adds	r2, r3, #1
 800d8ec:	6022      	str	r2, [r4, #0]
 800d8ee:	7019      	strb	r1, [r3, #0]
 800d8f0:	68a3      	ldr	r3, [r4, #8]
 800d8f2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d8f6:	3b01      	subs	r3, #1
 800d8f8:	60a3      	str	r3, [r4, #8]
 800d8fa:	2900      	cmp	r1, #0
 800d8fc:	d1ed      	bne.n	800d8da <_puts_r+0x52>
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	da11      	bge.n	800d926 <_puts_r+0x9e>
 800d902:	4622      	mov	r2, r4
 800d904:	210a      	movs	r1, #10
 800d906:	4628      	mov	r0, r5
 800d908:	f7ff fe32 	bl	800d570 <__swbuf_r>
 800d90c:	3001      	adds	r0, #1
 800d90e:	d0d7      	beq.n	800d8c0 <_puts_r+0x38>
 800d910:	250a      	movs	r5, #10
 800d912:	e7d7      	b.n	800d8c4 <_puts_r+0x3c>
 800d914:	4622      	mov	r2, r4
 800d916:	4628      	mov	r0, r5
 800d918:	f7ff fe2a 	bl	800d570 <__swbuf_r>
 800d91c:	3001      	adds	r0, #1
 800d91e:	d1e7      	bne.n	800d8f0 <_puts_r+0x68>
 800d920:	e7ce      	b.n	800d8c0 <_puts_r+0x38>
 800d922:	3e01      	subs	r6, #1
 800d924:	e7e4      	b.n	800d8f0 <_puts_r+0x68>
 800d926:	6823      	ldr	r3, [r4, #0]
 800d928:	1c5a      	adds	r2, r3, #1
 800d92a:	6022      	str	r2, [r4, #0]
 800d92c:	220a      	movs	r2, #10
 800d92e:	701a      	strb	r2, [r3, #0]
 800d930:	e7ee      	b.n	800d910 <_puts_r+0x88>
	...

0800d934 <puts>:
 800d934:	4b02      	ldr	r3, [pc, #8]	@ (800d940 <puts+0xc>)
 800d936:	4601      	mov	r1, r0
 800d938:	6818      	ldr	r0, [r3, #0]
 800d93a:	f7ff bfa5 	b.w	800d888 <_puts_r>
 800d93e:	bf00      	nop
 800d940:	2000000c 	andcs	r0, r0, ip

0800d944 <memmove>:
 800d944:	4288      	cmp	r0, r1
 800d946:	b510      	push	{r4, lr}
 800d948:	eb01 0402 	add.w	r4, r1, r2
 800d94c:	d902      	bls.n	800d954 <memmove+0x10>
 800d94e:	4284      	cmp	r4, r0
 800d950:	4623      	mov	r3, r4
 800d952:	d807      	bhi.n	800d964 <memmove+0x20>
 800d954:	1e43      	subs	r3, r0, #1
 800d956:	42a1      	cmp	r1, r4
 800d958:	d008      	beq.n	800d96c <memmove+0x28>
 800d95a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d95e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d962:	e7f8      	b.n	800d956 <memmove+0x12>
 800d964:	4402      	add	r2, r0
 800d966:	4601      	mov	r1, r0
 800d968:	428a      	cmp	r2, r1
 800d96a:	d100      	bne.n	800d96e <memmove+0x2a>
 800d96c:	bd10      	pop	{r4, pc}
 800d96e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d972:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d976:	e7f7      	b.n	800d968 <memmove+0x24>

0800d978 <strncmp>:
 800d978:	b510      	push	{r4, lr}
 800d97a:	b16a      	cbz	r2, 800d998 <strncmp+0x20>
 800d97c:	3901      	subs	r1, #1
 800d97e:	1884      	adds	r4, r0, r2
 800d980:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d984:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d988:	429a      	cmp	r2, r3
 800d98a:	d103      	bne.n	800d994 <strncmp+0x1c>
 800d98c:	42a0      	cmp	r0, r4
 800d98e:	d001      	beq.n	800d994 <strncmp+0x1c>
 800d990:	2a00      	cmp	r2, #0
 800d992:	d1f5      	bne.n	800d980 <strncmp+0x8>
 800d994:	1ad0      	subs	r0, r2, r3
 800d996:	bd10      	pop	{r4, pc}
 800d998:	4610      	mov	r0, r2
 800d99a:	e7fc      	b.n	800d996 <strncmp+0x1e>

0800d99c <strncpy>:
 800d99c:	b510      	push	{r4, lr}
 800d99e:	3901      	subs	r1, #1
 800d9a0:	4603      	mov	r3, r0
 800d9a2:	b132      	cbz	r2, 800d9b2 <strncpy+0x16>
 800d9a4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800d9a8:	f803 4b01 	strb.w	r4, [r3], #1
 800d9ac:	3a01      	subs	r2, #1
 800d9ae:	2c00      	cmp	r4, #0
 800d9b0:	d1f7      	bne.n	800d9a2 <strncpy+0x6>
 800d9b2:	441a      	add	r2, r3
 800d9b4:	2100      	movs	r1, #0
 800d9b6:	4293      	cmp	r3, r2
 800d9b8:	d100      	bne.n	800d9bc <strncpy+0x20>
 800d9ba:	bd10      	pop	{r4, pc}
 800d9bc:	f803 1b01 	strb.w	r1, [r3], #1
 800d9c0:	e7f9      	b.n	800d9b6 <strncpy+0x1a>

0800d9c2 <_init_signal_r>:
 800d9c2:	b538      	push	{r3, r4, r5, lr}
 800d9c4:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 800d9c6:	4604      	mov	r4, r0
 800d9c8:	b955      	cbnz	r5, 800d9e0 <_init_signal_r+0x1e>
 800d9ca:	2180      	movs	r1, #128	@ 0x80
 800d9cc:	f7f3 f98c 	bl	8000ce8 <_malloc_r>
 800d9d0:	63e0      	str	r0, [r4, #60]	@ 0x3c
 800d9d2:	b138      	cbz	r0, 800d9e4 <_init_signal_r+0x22>
 800d9d4:	1f03      	subs	r3, r0, #4
 800d9d6:	307c      	adds	r0, #124	@ 0x7c
 800d9d8:	f843 5f04 	str.w	r5, [r3, #4]!
 800d9dc:	4283      	cmp	r3, r0
 800d9de:	d1fb      	bne.n	800d9d8 <_init_signal_r+0x16>
 800d9e0:	2000      	movs	r0, #0
 800d9e2:	bd38      	pop	{r3, r4, r5, pc}
 800d9e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d9e8:	e7fb      	b.n	800d9e2 <_init_signal_r+0x20>

0800d9ea <_signal_r>:
 800d9ea:	291f      	cmp	r1, #31
 800d9ec:	b570      	push	{r4, r5, r6, lr}
 800d9ee:	4604      	mov	r4, r0
 800d9f0:	460d      	mov	r5, r1
 800d9f2:	4616      	mov	r6, r2
 800d9f4:	d904      	bls.n	800da00 <_signal_r+0x16>
 800d9f6:	2316      	movs	r3, #22
 800d9f8:	6003      	str	r3, [r0, #0]
 800d9fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d9fe:	e006      	b.n	800da0e <_signal_r+0x24>
 800da00:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800da02:	b12b      	cbz	r3, 800da10 <_signal_r+0x26>
 800da04:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800da06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800da0a:	f843 6025 	str.w	r6, [r3, r5, lsl #2]
 800da0e:	bd70      	pop	{r4, r5, r6, pc}
 800da10:	f7ff ffd7 	bl	800d9c2 <_init_signal_r>
 800da14:	2800      	cmp	r0, #0
 800da16:	d0f5      	beq.n	800da04 <_signal_r+0x1a>
 800da18:	e7ef      	b.n	800d9fa <_signal_r+0x10>
	...

0800da1c <signal>:
 800da1c:	4b02      	ldr	r3, [pc, #8]	@ (800da28 <signal+0xc>)
 800da1e:	460a      	mov	r2, r1
 800da20:	4601      	mov	r1, r0
 800da22:	6818      	ldr	r0, [r3, #0]
 800da24:	f7ff bfe1 	b.w	800d9ea <_signal_r>
 800da28:	2000000c 	andcs	r0, r0, ip

0800da2c <_isatty_r>:
 800da2c:	b538      	push	{r3, r4, r5, lr}
 800da2e:	4d06      	ldr	r5, [pc, #24]	@ (800da48 <_isatty_r+0x1c>)
 800da30:	2300      	movs	r3, #0
 800da32:	4604      	mov	r4, r0
 800da34:	4608      	mov	r0, r1
 800da36:	602b      	str	r3, [r5, #0]
 800da38:	f7f3 fee0 	bl	80017fc <_isatty>
 800da3c:	1c43      	adds	r3, r0, #1
 800da3e:	d102      	bne.n	800da46 <_isatty_r+0x1a>
 800da40:	682b      	ldr	r3, [r5, #0]
 800da42:	b103      	cbz	r3, 800da46 <_isatty_r+0x1a>
 800da44:	6023      	str	r3, [r4, #0]
 800da46:	bd38      	pop	{r3, r4, r5, pc}
 800da48:	200003b4 			@ <UNDEFINED> instruction: 0x200003b4

0800da4c <__errno>:
 800da4c:	4b01      	ldr	r3, [pc, #4]	@ (800da54 <__errno+0x8>)
 800da4e:	6818      	ldr	r0, [r3, #0]
 800da50:	4770      	bx	lr
 800da52:	bf00      	nop
 800da54:	2000000c 	andcs	r0, r0, ip

0800da58 <_fstat_r>:
 800da58:	b538      	push	{r3, r4, r5, lr}
 800da5a:	4d07      	ldr	r5, [pc, #28]	@ (800da78 <_fstat_r+0x20>)
 800da5c:	2300      	movs	r3, #0
 800da5e:	4604      	mov	r4, r0
 800da60:	4608      	mov	r0, r1
 800da62:	4611      	mov	r1, r2
 800da64:	602b      	str	r3, [r5, #0]
 800da66:	f7f3 fec4 	bl	80017f2 <_fstat>
 800da6a:	1c43      	adds	r3, r0, #1
 800da6c:	d102      	bne.n	800da74 <_fstat_r+0x1c>
 800da6e:	682b      	ldr	r3, [r5, #0]
 800da70:	b103      	cbz	r3, 800da74 <_fstat_r+0x1c>
 800da72:	6023      	str	r3, [r4, #0]
 800da74:	bd38      	pop	{r3, r4, r5, pc}
 800da76:	bf00      	nop
 800da78:	200003b4 			@ <UNDEFINED> instruction: 0x200003b4

0800da7c <memcpy>:
 800da7c:	440a      	add	r2, r1
 800da7e:	4291      	cmp	r1, r2
 800da80:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800da84:	d100      	bne.n	800da88 <memcpy+0xc>
 800da86:	4770      	bx	lr
 800da88:	b510      	push	{r4, lr}
 800da8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800da92:	4291      	cmp	r1, r2
 800da94:	d1f9      	bne.n	800da8a <memcpy+0xe>
 800da96:	bd10      	pop	{r4, pc}

0800da98 <atoll>:
 800da98:	220a      	movs	r2, #10
 800da9a:	2100      	movs	r1, #0
 800da9c:	f000 baa8 	b.w	800dff0 <strtoll>

0800daa0 <__register_exitproc>:
 800daa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800daa4:	4d27      	ldr	r5, [pc, #156]	@ (800db44 <__register_exitproc+0xa4>)
 800daa6:	4607      	mov	r7, r0
 800daa8:	6828      	ldr	r0, [r5, #0]
 800daaa:	4691      	mov	r9, r2
 800daac:	460e      	mov	r6, r1
 800daae:	4698      	mov	r8, r3
 800dab0:	f7f3 f8f5 	bl	8000c9e <__retarget_lock_acquire_recursive>
 800dab4:	4a24      	ldr	r2, [pc, #144]	@ (800db48 <__register_exitproc+0xa8>)
 800dab6:	6814      	ldr	r4, [r2, #0]
 800dab8:	b93c      	cbnz	r4, 800daca <__register_exitproc+0x2a>
 800daba:	4b24      	ldr	r3, [pc, #144]	@ (800db4c <__register_exitproc+0xac>)
 800dabc:	6013      	str	r3, [r2, #0]
 800dabe:	4a24      	ldr	r2, [pc, #144]	@ (800db50 <__register_exitproc+0xb0>)
 800dac0:	b112      	cbz	r2, 800dac8 <__register_exitproc+0x28>
 800dac2:	6812      	ldr	r2, [r2, #0]
 800dac4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 800dac8:	4c20      	ldr	r4, [pc, #128]	@ (800db4c <__register_exitproc+0xac>)
 800daca:	6863      	ldr	r3, [r4, #4]
 800dacc:	2b1f      	cmp	r3, #31
 800dace:	dd06      	ble.n	800dade <__register_exitproc+0x3e>
 800dad0:	6828      	ldr	r0, [r5, #0]
 800dad2:	f7f3 f8e5 	bl	8000ca0 <__retarget_lock_release_recursive>
 800dad6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dada:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dade:	b32f      	cbz	r7, 800db2c <__register_exitproc+0x8c>
 800dae0:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 800dae4:	b968      	cbnz	r0, 800db02 <__register_exitproc+0x62>
 800dae6:	4b1b      	ldr	r3, [pc, #108]	@ (800db54 <__register_exitproc+0xb4>)
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d0f1      	beq.n	800dad0 <__register_exitproc+0x30>
 800daec:	f44f 7084 	mov.w	r0, #264	@ 0x108
 800daf0:	f7ff fb14 	bl	800d11c <malloc>
 800daf4:	2800      	cmp	r0, #0
 800daf6:	d0eb      	beq.n	800dad0 <__register_exitproc+0x30>
 800daf8:	2300      	movs	r3, #0
 800dafa:	e9c0 3340 	strd	r3, r3, [r0, #256]	@ 0x100
 800dafe:	f8c4 0088 	str.w	r0, [r4, #136]	@ 0x88
 800db02:	6863      	ldr	r3, [r4, #4]
 800db04:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 800db08:	2201      	movs	r2, #1
 800db0a:	409a      	lsls	r2, r3
 800db0c:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 800db10:	f8d0 3100 	ldr.w	r3, [r0, #256]	@ 0x100
 800db14:	4313      	orrs	r3, r2
 800db16:	f8c0 3100 	str.w	r3, [r0, #256]	@ 0x100
 800db1a:	2f02      	cmp	r7, #2
 800db1c:	f8c1 8080 	str.w	r8, [r1, #128]	@ 0x80
 800db20:	bf02      	ittt	eq
 800db22:	f8d0 3104 	ldreq.w	r3, [r0, #260]	@ 0x104
 800db26:	4313      	orreq	r3, r2
 800db28:	f8c0 3104 	streq.w	r3, [r0, #260]	@ 0x104
 800db2c:	6863      	ldr	r3, [r4, #4]
 800db2e:	6828      	ldr	r0, [r5, #0]
 800db30:	1c5a      	adds	r2, r3, #1
 800db32:	3302      	adds	r3, #2
 800db34:	6062      	str	r2, [r4, #4]
 800db36:	f844 6023 	str.w	r6, [r4, r3, lsl #2]
 800db3a:	f7f3 f8b1 	bl	8000ca0 <__retarget_lock_release_recursive>
 800db3e:	2000      	movs	r0, #0
 800db40:	e7cb      	b.n	800dada <__register_exitproc+0x3a>
 800db42:	bf00      	nop
 800db44:	20000248 	andcs	r0, r0, r8, asr #4
 800db48:	20001418 	andcs	r1, r0, r8, lsl r4
 800db4c:	2000138c 	andcs	r1, r0, ip, lsl #7
 800db50:	00000000 	andeq	r0, r0, r0
 800db54:	0800d11d 	stmdaeq	r0, {r0, r2, r3, r4, r8, ip, lr, pc}

0800db58 <__call_exitprocs>:
 800db58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db5c:	f8df 80ac 	ldr.w	r8, [pc, #172]	@ 800dc0c <__call_exitprocs+0xb4>
 800db60:	9001      	str	r0, [sp, #4]
 800db62:	f8d8 0000 	ldr.w	r0, [r8]
 800db66:	f8df 90a8 	ldr.w	r9, [pc, #168]	@ 800dc10 <__call_exitprocs+0xb8>
 800db6a:	460f      	mov	r7, r1
 800db6c:	f7f3 f897 	bl	8000c9e <__retarget_lock_acquire_recursive>
 800db70:	f8d9 5000 	ldr.w	r5, [r9]
 800db74:	b935      	cbnz	r5, 800db84 <__call_exitprocs+0x2c>
 800db76:	f8d8 0000 	ldr.w	r0, [r8]
 800db7a:	b003      	add	sp, #12
 800db7c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db80:	f7f3 b88e 	b.w	8000ca0 <__retarget_lock_release_recursive>
 800db84:	686c      	ldr	r4, [r5, #4]
 800db86:	f8d5 b088 	ldr.w	fp, [r5, #136]	@ 0x88
 800db8a:	1e66      	subs	r6, r4, #1
 800db8c:	3401      	adds	r4, #1
 800db8e:	eb05 0484 	add.w	r4, r5, r4, lsl #2
 800db92:	f10b 0a80 	add.w	sl, fp, #128	@ 0x80
 800db96:	2e00      	cmp	r6, #0
 800db98:	dbed      	blt.n	800db76 <__call_exitprocs+0x1e>
 800db9a:	b14f      	cbz	r7, 800dbb0 <__call_exitprocs+0x58>
 800db9c:	f1bb 0f00 	cmp.w	fp, #0
 800dba0:	d102      	bne.n	800dba8 <__call_exitprocs+0x50>
 800dba2:	3e01      	subs	r6, #1
 800dba4:	3c04      	subs	r4, #4
 800dba6:	e7f6      	b.n	800db96 <__call_exitprocs+0x3e>
 800dba8:	f85a 2026 	ldr.w	r2, [sl, r6, lsl #2]
 800dbac:	42ba      	cmp	r2, r7
 800dbae:	d1f8      	bne.n	800dba2 <__call_exitprocs+0x4a>
 800dbb0:	6869      	ldr	r1, [r5, #4]
 800dbb2:	6822      	ldr	r2, [r4, #0]
 800dbb4:	3901      	subs	r1, #1
 800dbb6:	42b1      	cmp	r1, r6
 800dbb8:	bf16      	itet	ne
 800dbba:	2300      	movne	r3, #0
 800dbbc:	606e      	streq	r6, [r5, #4]
 800dbbe:	6023      	strne	r3, [r4, #0]
 800dbc0:	2a00      	cmp	r2, #0
 800dbc2:	d0ee      	beq.n	800dba2 <__call_exitprocs+0x4a>
 800dbc4:	686b      	ldr	r3, [r5, #4]
 800dbc6:	9300      	str	r3, [sp, #0]
 800dbc8:	f1bb 0f00 	cmp.w	fp, #0
 800dbcc:	d007      	beq.n	800dbde <__call_exitprocs+0x86>
 800dbce:	f8db 1100 	ldr.w	r1, [fp, #256]	@ 0x100
 800dbd2:	2301      	movs	r3, #1
 800dbd4:	fa03 fc06 	lsl.w	ip, r3, r6
 800dbd8:	ea1c 0f01 	tst.w	ip, r1
 800dbdc:	d109      	bne.n	800dbf2 <__call_exitprocs+0x9a>
 800dbde:	4790      	blx	r2
 800dbe0:	6869      	ldr	r1, [r5, #4]
 800dbe2:	9b00      	ldr	r3, [sp, #0]
 800dbe4:	f8d9 2000 	ldr.w	r2, [r9]
 800dbe8:	4299      	cmp	r1, r3
 800dbea:	d1c1      	bne.n	800db70 <__call_exitprocs+0x18>
 800dbec:	4295      	cmp	r5, r2
 800dbee:	d0d8      	beq.n	800dba2 <__call_exitprocs+0x4a>
 800dbf0:	e7be      	b.n	800db70 <__call_exitprocs+0x18>
 800dbf2:	f8db 0104 	ldr.w	r0, [fp, #260]	@ 0x104
 800dbf6:	f85b 1026 	ldr.w	r1, [fp, r6, lsl #2]
 800dbfa:	ea1c 0f00 	tst.w	ip, r0
 800dbfe:	d102      	bne.n	800dc06 <__call_exitprocs+0xae>
 800dc00:	9801      	ldr	r0, [sp, #4]
 800dc02:	4790      	blx	r2
 800dc04:	e7ec      	b.n	800dbe0 <__call_exitprocs+0x88>
 800dc06:	4608      	mov	r0, r1
 800dc08:	4790      	blx	r2
 800dc0a:	e7e9      	b.n	800dbe0 <__call_exitprocs+0x88>
 800dc0c:	20000248 	andcs	r0, r0, r8, asr #4
 800dc10:	20001418 	andcs	r1, r0, r8, lsl r4

0800dc14 <__ssputs_r>:
 800dc14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc18:	688e      	ldr	r6, [r1, #8]
 800dc1a:	461f      	mov	r7, r3
 800dc1c:	42be      	cmp	r6, r7
 800dc1e:	680b      	ldr	r3, [r1, #0]
 800dc20:	4682      	mov	sl, r0
 800dc22:	460c      	mov	r4, r1
 800dc24:	4690      	mov	r8, r2
 800dc26:	d82d      	bhi.n	800dc84 <__ssputs_r+0x70>
 800dc28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dc2c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800dc30:	d026      	beq.n	800dc80 <__ssputs_r+0x6c>
 800dc32:	6965      	ldr	r5, [r4, #20]
 800dc34:	6909      	ldr	r1, [r1, #16]
 800dc36:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dc3a:	eba3 0901 	sub.w	r9, r3, r1
 800dc3e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dc42:	1c7b      	adds	r3, r7, #1
 800dc44:	444b      	add	r3, r9
 800dc46:	106d      	asrs	r5, r5, #1
 800dc48:	429d      	cmp	r5, r3
 800dc4a:	bf38      	it	cc
 800dc4c:	461d      	movcc	r5, r3
 800dc4e:	0553      	lsls	r3, r2, #21
 800dc50:	d527      	bpl.n	800dca2 <__ssputs_r+0x8e>
 800dc52:	4629      	mov	r1, r5
 800dc54:	f7f3 f848 	bl	8000ce8 <_malloc_r>
 800dc58:	4606      	mov	r6, r0
 800dc5a:	b360      	cbz	r0, 800dcb6 <__ssputs_r+0xa2>
 800dc5c:	6921      	ldr	r1, [r4, #16]
 800dc5e:	464a      	mov	r2, r9
 800dc60:	f7ff ff0c 	bl	800da7c <memcpy>
 800dc64:	89a3      	ldrh	r3, [r4, #12]
 800dc66:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800dc6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dc6e:	81a3      	strh	r3, [r4, #12]
 800dc70:	6126      	str	r6, [r4, #16]
 800dc72:	6165      	str	r5, [r4, #20]
 800dc74:	444e      	add	r6, r9
 800dc76:	eba5 0509 	sub.w	r5, r5, r9
 800dc7a:	6026      	str	r6, [r4, #0]
 800dc7c:	60a5      	str	r5, [r4, #8]
 800dc7e:	463e      	mov	r6, r7
 800dc80:	42be      	cmp	r6, r7
 800dc82:	d900      	bls.n	800dc86 <__ssputs_r+0x72>
 800dc84:	463e      	mov	r6, r7
 800dc86:	6820      	ldr	r0, [r4, #0]
 800dc88:	4632      	mov	r2, r6
 800dc8a:	4641      	mov	r1, r8
 800dc8c:	f7ff fe5a 	bl	800d944 <memmove>
 800dc90:	68a3      	ldr	r3, [r4, #8]
 800dc92:	1b9b      	subs	r3, r3, r6
 800dc94:	60a3      	str	r3, [r4, #8]
 800dc96:	6823      	ldr	r3, [r4, #0]
 800dc98:	4433      	add	r3, r6
 800dc9a:	6023      	str	r3, [r4, #0]
 800dc9c:	2000      	movs	r0, #0
 800dc9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dca2:	462a      	mov	r2, r5
 800dca4:	f7ff fc36 	bl	800d514 <_realloc_r>
 800dca8:	4606      	mov	r6, r0
 800dcaa:	2800      	cmp	r0, #0
 800dcac:	d1e0      	bne.n	800dc70 <__ssputs_r+0x5c>
 800dcae:	6921      	ldr	r1, [r4, #16]
 800dcb0:	4650      	mov	r0, sl
 800dcb2:	f7f3 f9ff 	bl	80010b4 <_free_r>
 800dcb6:	230c      	movs	r3, #12
 800dcb8:	f8ca 3000 	str.w	r3, [sl]
 800dcbc:	89a3      	ldrh	r3, [r4, #12]
 800dcbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dcc2:	81a3      	strh	r3, [r4, #12]
 800dcc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dcc8:	e7e9      	b.n	800dc9e <__ssputs_r+0x8a>
	...

0800dccc <_svfiprintf_r>:
 800dccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcd0:	4698      	mov	r8, r3
 800dcd2:	898b      	ldrh	r3, [r1, #12]
 800dcd4:	061b      	lsls	r3, r3, #24
 800dcd6:	b09d      	sub	sp, #116	@ 0x74
 800dcd8:	4607      	mov	r7, r0
 800dcda:	460d      	mov	r5, r1
 800dcdc:	4614      	mov	r4, r2
 800dcde:	d510      	bpl.n	800dd02 <_svfiprintf_r+0x36>
 800dce0:	690b      	ldr	r3, [r1, #16]
 800dce2:	b973      	cbnz	r3, 800dd02 <_svfiprintf_r+0x36>
 800dce4:	2140      	movs	r1, #64	@ 0x40
 800dce6:	f7f2 ffff 	bl	8000ce8 <_malloc_r>
 800dcea:	6028      	str	r0, [r5, #0]
 800dcec:	6128      	str	r0, [r5, #16]
 800dcee:	b930      	cbnz	r0, 800dcfe <_svfiprintf_r+0x32>
 800dcf0:	230c      	movs	r3, #12
 800dcf2:	603b      	str	r3, [r7, #0]
 800dcf4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dcf8:	b01d      	add	sp, #116	@ 0x74
 800dcfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcfe:	2340      	movs	r3, #64	@ 0x40
 800dd00:	616b      	str	r3, [r5, #20]
 800dd02:	2300      	movs	r3, #0
 800dd04:	9309      	str	r3, [sp, #36]	@ 0x24
 800dd06:	2320      	movs	r3, #32
 800dd08:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800dd0c:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd10:	2330      	movs	r3, #48	@ 0x30
 800dd12:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800deb0 <_svfiprintf_r+0x1e4>
 800dd16:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800dd1a:	f04f 0901 	mov.w	r9, #1
 800dd1e:	4623      	mov	r3, r4
 800dd20:	469a      	mov	sl, r3
 800dd22:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd26:	b10a      	cbz	r2, 800dd2c <_svfiprintf_r+0x60>
 800dd28:	2a25      	cmp	r2, #37	@ 0x25
 800dd2a:	d1f9      	bne.n	800dd20 <_svfiprintf_r+0x54>
 800dd2c:	ebba 0b04 	subs.w	fp, sl, r4
 800dd30:	d00b      	beq.n	800dd4a <_svfiprintf_r+0x7e>
 800dd32:	465b      	mov	r3, fp
 800dd34:	4622      	mov	r2, r4
 800dd36:	4629      	mov	r1, r5
 800dd38:	4638      	mov	r0, r7
 800dd3a:	f7ff ff6b 	bl	800dc14 <__ssputs_r>
 800dd3e:	3001      	adds	r0, #1
 800dd40:	f000 80a7 	beq.w	800de92 <_svfiprintf_r+0x1c6>
 800dd44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dd46:	445a      	add	r2, fp
 800dd48:	9209      	str	r2, [sp, #36]	@ 0x24
 800dd4a:	f89a 3000 	ldrb.w	r3, [sl]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	f000 809f 	beq.w	800de92 <_svfiprintf_r+0x1c6>
 800dd54:	2300      	movs	r3, #0
 800dd56:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dd5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dd5e:	f10a 0a01 	add.w	sl, sl, #1
 800dd62:	9304      	str	r3, [sp, #16]
 800dd64:	9307      	str	r3, [sp, #28]
 800dd66:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800dd6a:	931a      	str	r3, [sp, #104]	@ 0x68
 800dd6c:	4654      	mov	r4, sl
 800dd6e:	2205      	movs	r2, #5
 800dd70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd74:	484e      	ldr	r0, [pc, #312]	@ (800deb0 <_svfiprintf_r+0x1e4>)
 800dd76:	f7f2 fdf3 	bl	8000960 <memchr>
 800dd7a:	9a04      	ldr	r2, [sp, #16]
 800dd7c:	b9d8      	cbnz	r0, 800ddb6 <_svfiprintf_r+0xea>
 800dd7e:	06d0      	lsls	r0, r2, #27
 800dd80:	bf44      	itt	mi
 800dd82:	2320      	movmi	r3, #32
 800dd84:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dd88:	0711      	lsls	r1, r2, #28
 800dd8a:	bf44      	itt	mi
 800dd8c:	232b      	movmi	r3, #43	@ 0x2b
 800dd8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800dd92:	f89a 3000 	ldrb.w	r3, [sl]
 800dd96:	2b2a      	cmp	r3, #42	@ 0x2a
 800dd98:	d015      	beq.n	800ddc6 <_svfiprintf_r+0xfa>
 800dd9a:	9a07      	ldr	r2, [sp, #28]
 800dd9c:	4654      	mov	r4, sl
 800dd9e:	2000      	movs	r0, #0
 800dda0:	f04f 0c0a 	mov.w	ip, #10
 800dda4:	4621      	mov	r1, r4
 800dda6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ddaa:	3b30      	subs	r3, #48	@ 0x30
 800ddac:	2b09      	cmp	r3, #9
 800ddae:	d94b      	bls.n	800de48 <_svfiprintf_r+0x17c>
 800ddb0:	b1b0      	cbz	r0, 800dde0 <_svfiprintf_r+0x114>
 800ddb2:	9207      	str	r2, [sp, #28]
 800ddb4:	e014      	b.n	800dde0 <_svfiprintf_r+0x114>
 800ddb6:	eba0 0308 	sub.w	r3, r0, r8
 800ddba:	fa09 f303 	lsl.w	r3, r9, r3
 800ddbe:	4313      	orrs	r3, r2
 800ddc0:	9304      	str	r3, [sp, #16]
 800ddc2:	46a2      	mov	sl, r4
 800ddc4:	e7d2      	b.n	800dd6c <_svfiprintf_r+0xa0>
 800ddc6:	9b03      	ldr	r3, [sp, #12]
 800ddc8:	1d19      	adds	r1, r3, #4
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	9103      	str	r1, [sp, #12]
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	bfbb      	ittet	lt
 800ddd2:	425b      	neglt	r3, r3
 800ddd4:	f042 0202 	orrlt.w	r2, r2, #2
 800ddd8:	9307      	strge	r3, [sp, #28]
 800ddda:	9307      	strlt	r3, [sp, #28]
 800dddc:	bfb8      	it	lt
 800ddde:	9204      	strlt	r2, [sp, #16]
 800dde0:	7823      	ldrb	r3, [r4, #0]
 800dde2:	2b2e      	cmp	r3, #46	@ 0x2e
 800dde4:	d10a      	bne.n	800ddfc <_svfiprintf_r+0x130>
 800dde6:	7863      	ldrb	r3, [r4, #1]
 800dde8:	2b2a      	cmp	r3, #42	@ 0x2a
 800ddea:	d132      	bne.n	800de52 <_svfiprintf_r+0x186>
 800ddec:	9b03      	ldr	r3, [sp, #12]
 800ddee:	1d1a      	adds	r2, r3, #4
 800ddf0:	681b      	ldr	r3, [r3, #0]
 800ddf2:	9203      	str	r2, [sp, #12]
 800ddf4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ddf8:	3402      	adds	r4, #2
 800ddfa:	9305      	str	r3, [sp, #20]
 800ddfc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800dec0 <_svfiprintf_r+0x1f4>
 800de00:	7821      	ldrb	r1, [r4, #0]
 800de02:	2203      	movs	r2, #3
 800de04:	4650      	mov	r0, sl
 800de06:	f7f2 fdab 	bl	8000960 <memchr>
 800de0a:	b138      	cbz	r0, 800de1c <_svfiprintf_r+0x150>
 800de0c:	9b04      	ldr	r3, [sp, #16]
 800de0e:	eba0 000a 	sub.w	r0, r0, sl
 800de12:	2240      	movs	r2, #64	@ 0x40
 800de14:	4082      	lsls	r2, r0
 800de16:	4313      	orrs	r3, r2
 800de18:	3401      	adds	r4, #1
 800de1a:	9304      	str	r3, [sp, #16]
 800de1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de20:	4824      	ldr	r0, [pc, #144]	@ (800deb4 <_svfiprintf_r+0x1e8>)
 800de22:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800de26:	2206      	movs	r2, #6
 800de28:	f7f2 fd9a 	bl	8000960 <memchr>
 800de2c:	2800      	cmp	r0, #0
 800de2e:	d036      	beq.n	800de9e <_svfiprintf_r+0x1d2>
 800de30:	4b21      	ldr	r3, [pc, #132]	@ (800deb8 <_svfiprintf_r+0x1ec>)
 800de32:	bb1b      	cbnz	r3, 800de7c <_svfiprintf_r+0x1b0>
 800de34:	9b03      	ldr	r3, [sp, #12]
 800de36:	3307      	adds	r3, #7
 800de38:	f023 0307 	bic.w	r3, r3, #7
 800de3c:	3308      	adds	r3, #8
 800de3e:	9303      	str	r3, [sp, #12]
 800de40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de42:	4433      	add	r3, r6
 800de44:	9309      	str	r3, [sp, #36]	@ 0x24
 800de46:	e76a      	b.n	800dd1e <_svfiprintf_r+0x52>
 800de48:	fb0c 3202 	mla	r2, ip, r2, r3
 800de4c:	460c      	mov	r4, r1
 800de4e:	2001      	movs	r0, #1
 800de50:	e7a8      	b.n	800dda4 <_svfiprintf_r+0xd8>
 800de52:	2300      	movs	r3, #0
 800de54:	3401      	adds	r4, #1
 800de56:	9305      	str	r3, [sp, #20]
 800de58:	4619      	mov	r1, r3
 800de5a:	f04f 0c0a 	mov.w	ip, #10
 800de5e:	4620      	mov	r0, r4
 800de60:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de64:	3a30      	subs	r2, #48	@ 0x30
 800de66:	2a09      	cmp	r2, #9
 800de68:	d903      	bls.n	800de72 <_svfiprintf_r+0x1a6>
 800de6a:	2b00      	cmp	r3, #0
 800de6c:	d0c6      	beq.n	800ddfc <_svfiprintf_r+0x130>
 800de6e:	9105      	str	r1, [sp, #20]
 800de70:	e7c4      	b.n	800ddfc <_svfiprintf_r+0x130>
 800de72:	fb0c 2101 	mla	r1, ip, r1, r2
 800de76:	4604      	mov	r4, r0
 800de78:	2301      	movs	r3, #1
 800de7a:	e7f0      	b.n	800de5e <_svfiprintf_r+0x192>
 800de7c:	ab03      	add	r3, sp, #12
 800de7e:	9300      	str	r3, [sp, #0]
 800de80:	462a      	mov	r2, r5
 800de82:	4b0e      	ldr	r3, [pc, #56]	@ (800debc <_svfiprintf_r+0x1f0>)
 800de84:	a904      	add	r1, sp, #16
 800de86:	4638      	mov	r0, r7
 800de88:	f3af 8000 	nop.w
 800de8c:	1c42      	adds	r2, r0, #1
 800de8e:	4606      	mov	r6, r0
 800de90:	d1d6      	bne.n	800de40 <_svfiprintf_r+0x174>
 800de92:	89ab      	ldrh	r3, [r5, #12]
 800de94:	065b      	lsls	r3, r3, #25
 800de96:	f53f af2d 	bmi.w	800dcf4 <_svfiprintf_r+0x28>
 800de9a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800de9c:	e72c      	b.n	800dcf8 <_svfiprintf_r+0x2c>
 800de9e:	ab03      	add	r3, sp, #12
 800dea0:	9300      	str	r3, [sp, #0]
 800dea2:	462a      	mov	r2, r5
 800dea4:	4b05      	ldr	r3, [pc, #20]	@ (800debc <_svfiprintf_r+0x1f0>)
 800dea6:	a904      	add	r1, sp, #16
 800dea8:	4638      	mov	r0, r7
 800deaa:	f7ff f9b5 	bl	800d218 <_printf_i>
 800deae:	e7ed      	b.n	800de8c <_svfiprintf_r+0x1c0>
 800deb0:	0800ec00 	stmdaeq	r0, {sl, fp, sp, lr, pc}
 800deb4:	0800ec0a 	stmdaeq	r0, {r1, r3, sl, fp, sp, lr, pc}
 800deb8:	00000000 	andeq	r0, r0, r0
 800debc:	0800dc15 	stmdaeq	r0, {r0, r2, r4, sl, fp, ip, lr, pc}
 800dec0:	0800ec06 	stmdaeq	r0, {r1, r2, sl, fp, sp, lr, pc}

0800dec4 <_malloc_usable_size_r>:
 800dec4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dec8:	1f18      	subs	r0, r3, #4
 800deca:	2b00      	cmp	r3, #0
 800decc:	bfbc      	itt	lt
 800dece:	580b      	ldrlt	r3, [r1, r0]
 800ded0:	18c0      	addlt	r0, r0, r3
 800ded2:	4770      	bx	lr

0800ded4 <_strtoll_l.isra.0>:
 800ded4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ded8:	b085      	sub	sp, #20
 800deda:	4690      	mov	r8, r2
 800dedc:	4a43      	ldr	r2, [pc, #268]	@ (800dfec <_strtoll_l.isra.0+0x118>)
 800dede:	9002      	str	r0, [sp, #8]
 800dee0:	4689      	mov	r9, r1
 800dee2:	461e      	mov	r6, r3
 800dee4:	460d      	mov	r5, r1
 800dee6:	462b      	mov	r3, r5
 800dee8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800deec:	5d17      	ldrb	r7, [r2, r4]
 800deee:	f017 0708 	ands.w	r7, r7, #8
 800def2:	d1f8      	bne.n	800dee6 <_strtoll_l.isra.0+0x12>
 800def4:	2c2d      	cmp	r4, #45	@ 0x2d
 800def6:	d110      	bne.n	800df1a <_strtoll_l.isra.0+0x46>
 800def8:	782c      	ldrb	r4, [r5, #0]
 800defa:	2701      	movs	r7, #1
 800defc:	1c9d      	adds	r5, r3, #2
 800defe:	f036 0310 	bics.w	r3, r6, #16
 800df02:	d115      	bne.n	800df30 <_strtoll_l.isra.0+0x5c>
 800df04:	2c30      	cmp	r4, #48	@ 0x30
 800df06:	d10d      	bne.n	800df24 <_strtoll_l.isra.0+0x50>
 800df08:	782b      	ldrb	r3, [r5, #0]
 800df0a:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800df0e:	2b58      	cmp	r3, #88	@ 0x58
 800df10:	d108      	bne.n	800df24 <_strtoll_l.isra.0+0x50>
 800df12:	786c      	ldrb	r4, [r5, #1]
 800df14:	3502      	adds	r5, #2
 800df16:	2610      	movs	r6, #16
 800df18:	e00a      	b.n	800df30 <_strtoll_l.isra.0+0x5c>
 800df1a:	2c2b      	cmp	r4, #43	@ 0x2b
 800df1c:	bf04      	itt	eq
 800df1e:	782c      	ldrbeq	r4, [r5, #0]
 800df20:	1c9d      	addeq	r5, r3, #2
 800df22:	e7ec      	b.n	800defe <_strtoll_l.isra.0+0x2a>
 800df24:	2e00      	cmp	r6, #0
 800df26:	d1f6      	bne.n	800df16 <_strtoll_l.isra.0+0x42>
 800df28:	2c30      	cmp	r4, #48	@ 0x30
 800df2a:	bf14      	ite	ne
 800df2c:	260a      	movne	r6, #10
 800df2e:	2608      	moveq	r6, #8
 800df30:	f107 4a00 	add.w	sl, r7, #2147483648	@ 0x80000000
 800df34:	f107 3bff 	add.w	fp, r7, #4294967295	@ 0xffffffff
 800df38:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800df3c:	17f3      	asrs	r3, r6, #31
 800df3e:	4632      	mov	r2, r6
 800df40:	4658      	mov	r0, fp
 800df42:	4651      	mov	r1, sl
 800df44:	9303      	str	r3, [sp, #12]
 800df46:	f7f2 fce5 	bl	8000914 <__aeabi_uldivmod>
 800df4a:	9201      	str	r2, [sp, #4]
 800df4c:	2200      	movs	r2, #0
 800df4e:	468e      	mov	lr, r1
 800df50:	4684      	mov	ip, r0
 800df52:	4611      	mov	r1, r2
 800df54:	4610      	mov	r0, r2
 800df56:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 800df5a:	2b09      	cmp	r3, #9
 800df5c:	d905      	bls.n	800df6a <_strtoll_l.isra.0+0x96>
 800df5e:	f1a4 0341 	sub.w	r3, r4, #65	@ 0x41
 800df62:	2b19      	cmp	r3, #25
 800df64:	d81e      	bhi.n	800dfa4 <_strtoll_l.isra.0+0xd0>
 800df66:	f1a4 0337 	sub.w	r3, r4, #55	@ 0x37
 800df6a:	429e      	cmp	r6, r3
 800df6c:	dd24      	ble.n	800dfb8 <_strtoll_l.isra.0+0xe4>
 800df6e:	1c54      	adds	r4, r2, #1
 800df70:	d015      	beq.n	800df9e <_strtoll_l.isra.0+0xca>
 800df72:	4584      	cmp	ip, r0
 800df74:	eb7e 0201 	sbcs.w	r2, lr, r1
 800df78:	d31b      	bcc.n	800dfb2 <_strtoll_l.isra.0+0xde>
 800df7a:	458e      	cmp	lr, r1
 800df7c:	bf08      	it	eq
 800df7e:	4584      	cmpeq	ip, r0
 800df80:	d102      	bne.n	800df88 <_strtoll_l.isra.0+0xb4>
 800df82:	9a01      	ldr	r2, [sp, #4]
 800df84:	429a      	cmp	r2, r3
 800df86:	db14      	blt.n	800dfb2 <_strtoll_l.isra.0+0xde>
 800df88:	9a03      	ldr	r2, [sp, #12]
 800df8a:	4371      	muls	r1, r6
 800df8c:	fb00 1102 	mla	r1, r0, r2, r1
 800df90:	fba6 0200 	umull	r0, r2, r6, r0
 800df94:	440a      	add	r2, r1
 800df96:	1818      	adds	r0, r3, r0
 800df98:	eb42 71e3 	adc.w	r1, r2, r3, asr #31
 800df9c:	2201      	movs	r2, #1
 800df9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dfa2:	e7d8      	b.n	800df56 <_strtoll_l.isra.0+0x82>
 800dfa4:	f1a4 0361 	sub.w	r3, r4, #97	@ 0x61
 800dfa8:	2b19      	cmp	r3, #25
 800dfaa:	d805      	bhi.n	800dfb8 <_strtoll_l.isra.0+0xe4>
 800dfac:	f1a4 0357 	sub.w	r3, r4, #87	@ 0x57
 800dfb0:	e7db      	b.n	800df6a <_strtoll_l.isra.0+0x96>
 800dfb2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800dfb6:	e7f2      	b.n	800df9e <_strtoll_l.isra.0+0xca>
 800dfb8:	1c53      	adds	r3, r2, #1
 800dfba:	d10a      	bne.n	800dfd2 <_strtoll_l.isra.0+0xfe>
 800dfbc:	9a02      	ldr	r2, [sp, #8]
 800dfbe:	2322      	movs	r3, #34	@ 0x22
 800dfc0:	6013      	str	r3, [r2, #0]
 800dfc2:	4658      	mov	r0, fp
 800dfc4:	4651      	mov	r1, sl
 800dfc6:	f1b8 0f00 	cmp.w	r8, #0
 800dfca:	d10a      	bne.n	800dfe2 <_strtoll_l.isra.0+0x10e>
 800dfcc:	b005      	add	sp, #20
 800dfce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dfd2:	b117      	cbz	r7, 800dfda <_strtoll_l.isra.0+0x106>
 800dfd4:	4240      	negs	r0, r0
 800dfd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800dfda:	f1b8 0f00 	cmp.w	r8, #0
 800dfde:	d0f5      	beq.n	800dfcc <_strtoll_l.isra.0+0xf8>
 800dfe0:	b10a      	cbz	r2, 800dfe6 <_strtoll_l.isra.0+0x112>
 800dfe2:	f105 39ff 	add.w	r9, r5, #4294967295	@ 0xffffffff
 800dfe6:	f8c8 9000 	str.w	r9, [r8]
 800dfea:	e7ef      	b.n	800dfcc <_strtoll_l.isra.0+0xf8>
 800dfec:	0800ec34 	stmdaeq	r0, {r2, r4, r5, sl, fp, sp, lr, pc}

0800dff0 <strtoll>:
 800dff0:	4613      	mov	r3, r2
 800dff2:	460a      	mov	r2, r1
 800dff4:	4601      	mov	r1, r0
 800dff6:	4802      	ldr	r0, [pc, #8]	@ (800e000 <strtoll+0x10>)
 800dff8:	6800      	ldr	r0, [r0, #0]
 800dffa:	f7ff bf6b 	b.w	800ded4 <_strtoll_l.isra.0>
 800dffe:	bf00      	nop
 800e000:	2000000c 	andcs	r0, r0, ip

0800e004 <_init>:
 800e004:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e006:	bf00      	nop
 800e008:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e00a:	bc08      	pop	{r3}
 800e00c:	469e      	mov	lr, r3
 800e00e:	4770      	bx	lr

0800e010 <_fini>:
 800e010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e012:	bf00      	nop
 800e014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e016:	bc08      	pop	{r3}
 800e018:	469e      	mov	lr, r3
 800e01a:	4770      	bx	lr

Disassembly of section .rodata:

0800e020 <APBPrescTable-0xb6c>:
 800e020:	00000007 	andeq	r0, r0, r7
 800e024:	00000001 	andeq	r0, r0, r1
 800e028:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
 800e02c:	7fffffff 	svcvc	0x00ffffff
 800e030:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
 800e034:	00000000 	andeq	r0, r0, r0
 800e038:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
 800e03c:	7fffffff 	svcvc	0x00ffffff
 800e040:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
 800e044:	00000000 	andeq	r0, r0, r0
 800e048:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
 800e04c:	7fffffff 	svcvc	0x00ffffff
 800e050:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
	...
 800e05c:	207e7e7e 	rsbscs	r7, lr, lr, ror lr
 800e060:	334d5453 	movtcc	r5, #54355	@ 0xd453
 800e064:	54532032 	ldrbpl	r2, [r3], #-50	@ 0xffffffce
 800e068:	20545241 	subscs	r5, r4, r1, asr #4
 800e06c:	207e7e7e 	rsbscs	r7, lr, lr, ror lr
 800e070:	0000000d 	andeq	r0, r0, sp
 800e074:	735f666c 	cmpvc	pc, #108, 12	@ 0x6c00000
 800e078:	64656863 	strbtvs	r6, [r5], #-2147	@ 0xfffff79d
 800e07c:	28656c75 	stmdacs	r5!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^
 800e080:	61632029 	cmnvs	r3, r9, lsr #32
 800e084:	64656c6c 	strbtvs	r6, [r5], #-3180	@ 0xfffff394
 800e088:	74666120 	strbtvc	r6, [r6], #-288	@ 0xfffffee0
 800e08c:	73207265 			@ <UNDEFINED> instruction: 0x73207265
 800e090:	20706f74 	rsbscs	r6, r0, r4, ror pc
 800e094:	2e676174 	mcrcs	1, 3, r6, cr7, cr4, {3}
 800e098:	00000000 	andeq	r0, r0, r0
 800e09c:	65686373 	strbvs	r6, [r8, #-883]!	@ 0xfffffc8d
 800e0a0:	656c7564 	strbvs	r7, [ip, #-1380]!	@ 0xfffffa9c
 800e0a4:	6c616320 	stclvs	3, cr6, [r1], #-128	@ 0xffffff80
 800e0a8:	2064656c 	rsbcs	r6, r4, ip, ror #10
 800e0ac:	68746977 	ldmdavs	r4!, {r0, r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 800e0b0:	6e206120 	cdpvs	1, 2, cr6, cr0, cr0, {1}
 800e0b4:	74616765 	strbtvc	r6, [r1], #-1893	@ 0xfffff89b
 800e0b8:	20657669 	rsbcs	r7, r5, r9, ror #12
 800e0bc:	72747865 	rsbsvc	r7, r4, #6619136	@ 0x650000
 800e0c0:	65645f61 	strbvs	r5, [r4, #-3937]!	@ 0xfffff09f
 800e0c4:	2079616c 	rsbscs	r6, r9, ip, ror #2
 800e0c8:	646c6c25 	strbtvs	r6, [ip], #-3109	@ 0xfffff3db
 800e0cc:	6552202e 	ldrbvs	r2, [r2, #-46]	@ 0xffffffd2
 800e0d0:	63616c70 	cmnvs	r1, #112, 24	@ 0x7000
 800e0d4:	20676e69 	rsbcs	r6, r7, r9, ror #28
 800e0d8:	68746977 	ldmdavs	r4!, {r0, r1, r2, r4, r5, r6, r8, fp, sp, lr}^
 800e0dc:	72657a20 	rsbvc	r7, r5, #32, 20	@ 0x20000
 800e0e0:	00002e6f 	andeq	r2, r0, pc, ror #28
 800e0e4:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e0e8:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e0ec:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e0f0:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e0f4:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e0f8:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e0fc:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e100:	000d3d3d 	andeq	r3, sp, sp, lsr sp
 800e104:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e108:	74535b20 	ldrbvc	r5, [r3], #-2848	@ 0xfffff4e0
 800e10c:	75747261 	ldrbvc	r7, [r4, #-609]!	@ 0xfffffd9f
 800e110:	57203a70 			@ <UNDEFINED> instruction: 0x57203a70
 800e114:	206d7261 	rsbcs	r7, sp, r1, ror #4
 800e118:	746f6f42 	strbtvc	r6, [pc], #-3906	@ 800e120 <_etext+0x104>
 800e11c:	3d3d205d 	ldccc	0, cr2, [sp, #-372]!	@ 0xfffffe8c
 800e120:	000d3d3d 	andeq	r3, sp, sp, lsr sp
 800e124:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e128:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e12c:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e130:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e134:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e138:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e13c:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e140:	0a0d3d3d 	beq	835d63c <_sidata+0x34e8f8>
 800e144:	0000000d 	andeq	r0, r0, sp
 800e148:	3d3d3d3d 	ldccc	13, cr3, [sp, #-244]!	@ 0xffffff0c
 800e14c:	74535b20 	ldrbvc	r5, [r3], #-2848	@ 0xfffff4e0
 800e150:	75747261 	ldrbvc	r7, [r4, #-609]!	@ 0xfffffd9f
 800e154:	43203a70 			@ <UNDEFINED> instruction: 0x43203a70
 800e158:	20646c6f 	rsbcs	r6, r4, pc, ror #24
 800e15c:	746f6f42 	strbtvc	r6, [pc], #-3906	@ 800e164 <_etext+0x148>
 800e160:	3d3d205d 	ldccc	0, cr2, [sp, #-372]!	@ 0xfffffe8c
 800e164:	000d3d3d 	andeq	r3, sp, sp, lsr sp
 800e168:	202d2d2d 	eorcs	r2, sp, sp, lsr #26
 800e16c:	696e6946 	stmdbvs	lr!, {r1, r2, r6, r8, fp, sp, lr}^
 800e170:	64656873 	strbtvs	r6, [r5], #-2163	@ 0xfffff78d
 800e174:	6d6f4820 	stclvs	8, cr4, [pc, #-128]!	@ 800e0fc <_etext+0xe0>
 800e178:	20676e69 	rsbcs	r6, r7, r9, ror #28
 800e17c:	0d2d2d2d 	stceq	13, cr2, [sp, #-180]!	@ 0xffffff4c
 800e180:	00000000 	andeq	r0, r0, r0
 800e184:	74697773 	strbtvc	r7, [r9], #-1907	@ 0xfffff88d
 800e188:	73206863 			@ <UNDEFINED> instruction: 0x73206863
 800e18c:	65746174 	ldrbvs	r6, [r4, #-372]!	@ 0xfffffe8c
 800e190:	6425203a 	strtvs	r2, [r5], #-58	@ 0xffffffc6
 800e194:	00000a0d 	andeq	r0, r0, sp, lsl #20
 800e198:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
 800e19c:	6b617420 	blvs	986b224 <_sidata+0x185c4e0>
 800e1a0:	203a6e65 	eorscs	r6, sl, r5, ror #28
 800e1a4:	0d646c25 	stcleq	12, cr6, [r4, #-148]!	@ 0xffffff6c
 800e1a8:	0000000a 	andeq	r0, r0, sl
 800e1ac:	0000003f 	andeq	r0, r0, pc, lsr r0
 800e1b0:	52415453 	subpl	r5, r1, #1392508928	@ 0x53000000
 800e1b4:	00505554 	subseq	r5, r0, r4, asr r5
 800e1b8:	454d4f48 	strbmi	r4, [sp, #-3912]	@ 0xfffff0b8
 800e1bc:	00000000 	andeq	r0, r0, r0
 800e1c0:	004e5552 	subeq	r5, lr, r2, asr r5
 800e1c4:	61736944 	cmnvs	r3, r4, asr #18
 800e1c8:	6e696c62 	cdpvs	12, 6, cr6, cr9, cr2, {3}
 800e1cc:	6e452067 	cdpvs	0, 4, cr2, cr5, cr7, {3}
 800e1d0:	65646f63 	strbvs	r6, [r4, #-3939]!	@ 0xfffff09d
 800e1d4:	000d7372 	andeq	r7, sp, r2, ror r3
 800e1d8:	62616e45 	rsbvs	r6, r1, #1104	@ 0x450
 800e1dc:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
 800e1e0:	636e4520 	cmnvs	lr, #32, 10	@ 0x8000000
 800e1e4:	7265646f 	rsbvc	r6, r5, #1862270976	@ 0x6f000000
 800e1e8:	00000d73 	andeq	r0, r0, r3, ror sp
 800e1ec:	2c642565 	stclcs	5, cr2, [r4], #-404	@ 0xfffffe6c
 800e1f0:	252c6425 	strcs	r6, [ip, #-1061]!	@ 0xfffffbdb
 800e1f4:	64252c64 	strtvs	r2, [r5], #-3172	@ 0xfffff39c
 800e1f8:	2c64252c 	stclcs	5, cr2, [r4], #-176	@ 0xffffff50
 800e1fc:	252c6425 	strcs	r6, [ip, #-1061]!	@ 0xfffffbdb
 800e200:	64252c64 	strtvs	r2, [r5], #-3172	@ 0xfffff39c
 800e204:	2c64252c 	stclcs	5, cr2, [r4], #-176	@ 0xffffff50
 800e208:	252c6425 	strcs	r6, [ip, #-1061]!	@ 0xfffffbdb
 800e20c:	64252c64 	strtvs	r2, [r5], #-3172	@ 0xfffff39c
 800e210:	2c64252c 	stclcs	5, cr2, [r4], #-176	@ 0xffffff50
 800e214:	0a0d6425 	beq	83672b0 <_sidata+0x35856c>
 800e218:	00000000 	andeq	r0, r0, r0
 800e21c:	3a746f67 	bcc	9d29fc0 <_sidata+0x1d1b27c>
 800e220:	2c642520 	stclcs	5, cr2, [r4], #-128	@ 0xffffff80
 800e224:	252c6425 	strcs	r6, [ip, #-1061]!	@ 0xfffffbdb
 800e228:	64252c64 	strtvs	r2, [r5], #-3172	@ 0xfffff39c
 800e22c:	2c64252c 	stclcs	5, cr2, [r4], #-176	@ 0xffffff50
 800e230:	252c6425 	strcs	r6, [ip, #-1061]!	@ 0xfffffbdb
 800e234:	00000a64 	andeq	r0, r0, r4, ror #20
 800e238:	67697274 			@ <UNDEFINED> instruction: 0x67697274
 800e23c:	65726567 	ldrbvs	r6, [r2, #-1383]!	@ 0xfffffa99
 800e240:	255b2064 	ldrbcs	r2, [fp, #-100]	@ 0xffffff9c
 800e244:	25202c64 	strcs	r2, [r0, #-3172]!	@ 0xfffff39c
 800e248:	0a0d5d64 	beq	83657e0 <_sidata+0x356a9c>
 800e24c:	00000000 	andeq	r0, r0, r0
 800e250:	4d4f485b 	stclmi	8, cr4, [pc, #-364]	@ 800e0ec <_etext+0xd0>
 800e254:	48205d45 	stmdami	r0!, {r0, r2, r6, r8, sl, fp, ip, lr}
 800e258:	20656d6f 	rsbcs	r6, r5, pc, ror #26
 800e25c:	75646f6d 	strbvc	r6, [r4, #-3949]!	@ 0xfffff093
 800e260:	3020656c 	eorcc	r6, r0, ip, ror #10
 800e264:	0000000d 	andeq	r0, r0, sp
 800e268:	4d4f485b 	stclmi	8, cr4, [pc, #-364]	@ 800e104 <_etext+0xe8>
 800e26c:	48205d45 	stmdami	r0!, {r0, r2, r6, r8, sl, fp, ip, lr}
 800e270:	20656d6f 	rsbcs	r6, r5, pc, ror #26
 800e274:	75646f6d 	strbvc	r6, [r4, #-3949]!	@ 0xfffff093
 800e278:	3120656c 			@ <UNDEFINED> instruction: 0x3120656c
 800e27c:	0000000d 	andeq	r0, r0, sp
 800e280:	20202020 	eorcs	r2, r0, r0, lsr #32
 800e284:	5d31485b 	ldcpl	8, cr4, [r1, #-364]!	@ 0xfffffe94
 800e288:	6d6f4820 	stclvs	8, cr4, [pc, #-128]!	@ 800e210 <_etext+0x1f4>
 800e28c:	74732065 	ldrbtvc	r2, [r3], #-101	@ 0xffffff9b
 800e290:	31207065 			@ <UNDEFINED> instruction: 0x31207065
 800e294:	6e6f6420 	cdpvs	4, 6, cr6, cr15, cr0, {1}
 800e298:	00000d65 	andeq	r0, r0, r5, ror #26
 800e29c:	20202020 	eorcs	r2, r0, r0, lsr #32
 800e2a0:	5d31485b 	ldcpl	8, cr4, [r1, #-364]!	@ 0xfffffe94
 800e2a4:	6d6f4820 	stclvs	8, cr4, [pc, #-128]!	@ 800e22c <_etext+0x210>
 800e2a8:	74732065 	ldrbtvc	r2, [r3], #-101	@ 0xffffff9b
 800e2ac:	32207065 	eorcc	r7, r0, #101	@ 0x65
 800e2b0:	6e6f6420 	cdpvs	4, 6, cr6, cr15, cr0, {1}
 800e2b4:	00000d65 	andeq	r0, r0, r5, ror #26
 800e2b8:	20202020 	eorcs	r2, r0, r0, lsr #32
 800e2bc:	5d31485b 	ldcpl	8, cr4, [r1, #-364]!	@ 0xfffffe94
 800e2c0:	6d6f4820 	stclvs	8, cr4, [pc, #-128]!	@ 800e248 <_etext+0x22c>
 800e2c4:	74732065 	ldrbtvc	r2, [r3], #-101	@ 0xffffff9b
 800e2c8:	33207065 			@ <UNDEFINED> instruction: 0x33207065
 800e2cc:	6e6f6420 	cdpvs	4, 6, cr6, cr15, cr0, {1}
 800e2d0:	00000d65 	andeq	r0, r0, r5, ror #26
 800e2d4:	4d4f485b 	stclmi	8, cr4, [pc, #-364]	@ 800e170 <_etext+0x154>
 800e2d8:	48205d45 	stmdami	r0!, {r0, r2, r6, r8, sl, fp, ip, lr}
 800e2dc:	20656d6f 	rsbcs	r6, r5, pc, ror #26
 800e2e0:	75646f6d 	strbvc	r6, [r4, #-3949]!	@ 0xfffff093
 800e2e4:	3220656c 	eorcc	r6, r0, #108, 10	@ 0x1b000000
 800e2e8:	0000000d 	andeq	r0, r0, sp
 800e2ec:	4d4f485b 	stclmi	8, cr4, [pc, #-364]	@ 800e188 <_etext+0x16c>
 800e2f0:	48205d45 	stmdami	r0!, {r0, r2, r6, r8, sl, fp, ip, lr}
 800e2f4:	6e696d6f 	cdpvs	13, 6, cr6, cr9, cr15, {3}
 800e2f8:	6f632067 	svcvs	0x00632067
 800e2fc:	656c706d 	strbvs	r7, [ip, #-109]!	@ 0xffffff93
 800e300:	000d6574 	andeq	r6, sp, r4, ror r5
 800e304:	6e69614d 	cdpvs	1, 6, cr6, cr9, cr13, {2}
 800e308:	00000000 	andeq	r0, r0, r0
 800e30c:	00000030 	andeq	r0, r0, r0, lsr r0
 800e310:	0000002d 	andeq	r0, r0, sp, lsr #32
 800e314:	646c6c25 	strbtvs	r6, [ip], #-3109	@ 0xfffff3db
 800e318:	00000000 	andeq	r0, r0, r0
 800e31c:	3330252c 	teqcc	r0, #44, 10	@ 0xb000000
 800e320:	00646c6c 	rsbeq	r6, r4, ip, ror #24
 800e324:	2074754f 	rsbscs	r7, r4, pc, asr #10
 800e328:	6d20666f 	stcvs	6, cr6, [r0, #-444]!	@ 0xfffffe44
 800e32c:	726f6d65 	rsbvc	r6, pc, #6464	@ 0x1940
 800e330:	00002179 	andeq	r2, r0, r9, ror r1
 800e334:	75737341 	ldrbvc	r7, [r3, #-833]!	@ 0xfffffcbf
 800e338:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
 800e33c:	76206e6f 	strtvc	r6, [r0], -pc, ror #28
 800e340:	616c6f69 	cmnvs	ip, r9, ror #30
 800e344:	2e646574 	mcrcs	5, 3, r6, cr4, cr4, {3}
 800e348:	65685420 	strbvs	r5, [r8, #-1056]!	@ 0xfffffbe0
 800e34c:	69206572 	stmdbvs	r0!, {r1, r4, r5, r6, r8, sl, sp, lr}
 800e350:	6e612073 	mcrvs	0, 3, r2, cr1, cr3, {3}
 800e354:	65766520 	ldrbvs	r6, [r6, #-1312]!	@ 0xfffffae0
 800e358:	6f20746e 	svcvs	0x0020746e
 800e35c:	6874206e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, sp}^
 800e360:	76652065 	strbtvc	r2, [r5], -r5, rrx
 800e364:	20746e65 	rsbscs	r6, r4, r5, ror #28
 800e368:	75657571 	strbvc	r7, [r5, #-1393]!	@ 0xfffffa8f
 800e36c:	68742065 	ldmdavs	r4!, {r0, r2, r5, r6, sp}^
 800e370:	69207461 	stmdbvs	r0!, {r0, r5, r6, sl, ip, sp, lr}
 800e374:	73612073 	cmnvc	r1, #115	@ 0x73
 800e378:	69636f73 	stmdbvs	r3!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
 800e37c:	64657461 	strbtvs	r7, [r5], #-1121	@ 0xfffffb9f
 800e380:	206f7420 	rsbcs	r7, pc, r0, lsr #8
 800e384:	69206e61 	stmdbvs	r0!, {r0, r5, r6, r9, sl, fp, sp, lr}
 800e388:	7463616e 	strbtvc	r6, [r3], #-366	@ 0xfffffe92
 800e38c:	20657669 	rsbcs	r7, r5, r9, ror #12
 800e390:	65646f6d 	strbvs	r6, [r4, #-3949]!	@ 0xfffff093
 800e394:	0000002e 	andeq	r0, r0, lr, lsr #32
 800e398:	5f666c5f 	svcpl	0x00666c5f
 800e39c:	65686373 	strbvs	r6, [r8, #-883]!	@ 0xfffffc8d
 800e3a0:	656c7564 	strbvs	r7, [ip, #-1380]!	@ 0xfffffa9c
 800e3a4:	5f74615f 	svcpl	0x0074615f
 800e3a8:	28676174 	stmdacs	r7!, {r2, r4, r5, r6, r8, sp, lr}^
 800e3ac:	72203a29 	eorvc	r3, r0, #167936	@ 0x29000
 800e3b0:	65757165 	ldrbvs	r7, [r5, #-357]!	@ 0xfffffe9b
 800e3b4:	64657473 	strbtvs	r7, [r5], #-1139	@ 0xfffffb8d
 800e3b8:	206f7420 	rsbcs	r7, pc, r0, lsr #8
 800e3bc:	65686373 	strbvs	r6, [r8, #-883]!	@ 0xfffffc8d
 800e3c0:	656c7564 	strbvs	r7, [ip, #-1380]!	@ 0xfffffa9c
 800e3c4:	206e6120 	rsbcs	r6, lr, r0, lsr #2
 800e3c8:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
 800e3cc:	74612074 	strbtvc	r2, [r1], #-116	@ 0xffffff8c
 800e3d0:	65687420 	strbvs	r7, [r8, #-1056]!	@ 0xfffffbe0
 800e3d4:	72756320 	rsbsvc	r6, r5, #32, 6	@ 0x80000000
 800e3d8:	746e6572 	strbtvc	r6, [lr], #-1394	@ 0xfffffa8e
 800e3dc:	20726f20 	rsbscs	r6, r2, r0, lsr #30
 800e3e0:	74736170 	ldrbtvc	r6, [r3], #-368	@ 0xfffffe90
 800e3e4:	67617420 	strbvs	r7, [r1, -r0, lsr #8]!
 800e3e8:	0000002e 	andeq	r0, r0, lr, lsr #32
 800e3ec:	5f666c5f 	svcpl	0x00666c5f
 800e3f0:	65686373 	strbvs	r6, [r8, #-883]!	@ 0xfffffc8d
 800e3f4:	656c7564 	strbvs	r7, [ip, #-1380]!	@ 0xfffffa9c
 800e3f8:	5f74615f 	svcpl	0x0074615f
 800e3fc:	3a676174 	bcc	99e69d4 <_sidata+0x19d7c90>
 800e400:	65766520 	ldrbvs	r6, [r6, #-1312]!	@ 0xfffffae0
 800e404:	7420746e 	strtvc	r7, [r0], #-1134	@ 0xfffffb92
 800e408:	20656d69 	rsbcs	r6, r5, r9, ror #26
 800e40c:	70207369 	eorvc	r7, r0, r9, ror #6
 800e410:	20747361 	rsbscs	r7, r4, r1, ror #6
 800e414:	20656874 	rsbcs	r6, r5, r4, ror r8
 800e418:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
 800e41c:	2e74756f 	cdpcs	5, 7, cr7, cr4, cr15, {3}
 800e420:	73694420 	cmnvc	r9, #32, 8	@ 0x20000000
 800e424:	64726163 	ldrbtvs	r6, [r2], #-355	@ 0xfffffe9d
 800e428:	20676e69 	rsbcs	r6, r7, r9, ror #28
 800e42c:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
 800e430:	00002e74 	andeq	r2, r0, r4, ror lr
 800e434:	5f666c5f 	svcpl	0x00666c5f
 800e438:	61766461 	cmnvs	r6, r1, ror #8
 800e43c:	5f65636e 	svcpl	0x0065636e
 800e440:	28676174 	stmdacs	r7!, {r2, r4, r5, r6, r8, sp, lr}^
 800e444:	41203a29 			@ <UNDEFINED> instruction: 0x41203a29
 800e448:	6d657474 	stclvs	4, cr7, [r5, #-464]!	@ 0xfffffe30
 800e44c:	64657470 	strbtvs	r7, [r5], #-1136	@ 0xfffffb90
 800e450:	206f7420 	rsbcs	r7, pc, r0, lsr #8
 800e454:	65766f6d 	ldrbvs	r6, [r6, #-3949]!	@ 0xfffff093
 800e458:	6c652820 	stclvs	8, cr2, [r5], #-128	@ 0xffffff80
 800e45c:	65737061 	ldrbvs	r7, [r3, #-97]!	@ 0xffffff9f
 800e460:	74202964 	strtvc	r2, [r0], #-2404	@ 0xfffff69c
 800e464:	74206761 	strtvc	r6, [r0], #-1889	@ 0xfffff89f
 800e468:	2528206f 	strcs	r2, [r8, #-111]!	@ 0xffffff91
 800e46c:	2c646c6c 	stclcs	12, cr6, [r4], #-432	@ 0xfffffe50
 800e470:	29642520 	stmdbcs	r4!, {r5, r8, sl, sp}^
 800e474:	6877202c 	ldmdavs	r7!, {r2, r3, r5, sp}^
 800e478:	20686369 	rsbcs	r6, r8, r9, ror #6
 800e47c:	65207369 	strvs	r7, [r0, #-873]!	@ 0xfffffc97
 800e480:	696c7261 	stmdbvs	ip!, {r0, r5, r6, r9, ip, sp, lr}^
 800e484:	74207265 	strtvc	r7, [r0], #-613	@ 0xfffffd9b
 800e488:	206e6168 	rsbcs	r6, lr, r8, ror #2
 800e48c:	6520726f 	strvs	r7, [r0, #-623]!	@ 0xfffffd91
 800e490:	6c617571 	stclvs	5, cr7, [r1], #-452	@ 0xfffffe3c
 800e494:	206f7420 	rsbcs	r7, pc, r0, lsr #8
 800e498:	20656874 	rsbcs	r6, r5, r4, ror r8
 800e49c:	616c6528 	cmnvs	ip, r8, lsr #10
 800e4a0:	64657370 	strbtvs	r7, [r5], #-880	@ 0xfffffc90
 800e4a4:	75632029 	strbvc	r2, [r3, #-41]!	@ 0xffffffd7
 800e4a8:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
 800e4ac:	61742074 	cmnvs	r4, r4, ror r0
 800e4b0:	28202c67 	stmdacs	r0!, {r0, r1, r2, r5, r6, sl, fp, sp}
 800e4b4:	646c6c25 	strbtvs	r6, [ip], #-3109	@ 0xfffff3db
 800e4b8:	6425202c 	strtvs	r2, [r5], #-44	@ 0xffffffd4
 800e4bc:	00002e29 	andeq	r2, r0, r9, lsr #28
 800e4c0:	6d6f430a 	stclvs	3, cr4, [pc, #-40]!	@ 800e4a0 <_etext+0x484>
 800e4c4:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
 800e4c8:	6e696c2d 	cdpvs	12, 6, cr6, cr9, cr13, {1}
 800e4cc:	72612065 	rsbvc	r2, r1, #101	@ 0x65
 800e4d0:	656d7567 	strbvs	r7, [sp, #-1383]!	@ 0xfffffa99
 800e4d4:	3a73746e 	bcc	9ceb694 <_sidata+0x1cdc950>
 800e4d8:	00000a20 	andeq	r0, r0, r0, lsr #20
 800e4dc:	662d2020 	strtvs	r2, [sp], -r0, lsr #32
 800e4e0:	2d2d202c 	stccs	0, cr2, [sp, #-176]!	@ 0xffffff50
 800e4e4:	74736166 	ldrbtvc	r6, [r3], #-358	@ 0xfffffe9a
 800e4e8:	72745b20 	rsbsvc	r5, r4, #32, 22	@ 0x8000
 800e4ec:	7c206575 	stcvc	5, cr6, [r0], #-468	@ 0xfffffe2c
 800e4f0:	6c616620 	stclvs	6, cr6, [r1], #-128	@ 0xffffff80
 800e4f4:	005d6573 	subseq	r6, sp, r3, ror r5
 800e4f8:	57202020 	strpl	r2, [r0, -r0, lsr #32]!
 800e4fc:	68746568 	ldmdavs	r4!, {r3, r5, r6, r8, sl, sp, lr}^
 800e500:	74207265 	strtvc	r7, [r0], #-613	@ 0xfffffd9b
 800e504:	6177206f 	cmnvs	r7, pc, rrx
 800e508:	66207469 	strtvs	r7, [r0], -r9, ror #8
 800e50c:	7020726f 	eorvc	r7, r0, pc, ror #4
 800e510:	69737968 	ldmdbvs	r3!, {r3, r5, r6, r8, fp, ip, sp, lr}^
 800e514:	206c6163 	rsbcs	r6, ip, r3, ror #2
 800e518:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
 800e51c:	206f7420 	rsbcs	r7, pc, r0, lsr #8
 800e520:	6374616d 	cmnvs	r4, #1073741851	@ 0x4000001b
 800e524:	6f6c2068 	svcvs	0x006c2068
 800e528:	61636967 	cmnvs	r3, r7, ror #18
 800e52c:	6974206c 	ldmdbvs	r4!, {r2, r3, r5, r6, sp}^
 800e530:	0a2e656d 	beq	8ba7aec <_sidata+0xb98da8>
 800e534:	00000000 	andeq	r0, r0, r0
 800e538:	6f2d2020 	svcvs	0x002d2020
 800e53c:	2d2d202c 	stccs	0, cr2, [sp, #-176]!	@ 0xffffff50
 800e540:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
 800e544:	2074756f 	rsbscs	r7, r4, pc, ror #10
 800e548:	7275643c 	rsbsvc	r6, r5, #60, 8	@ 0x3c000000
 800e54c:	6f697461 	svcvs	0x00697461
 800e550:	3c203e6e 	stccc	14, cr3, [r0], #-440	@ 0xfffffe48
 800e554:	74696e75 	strbtvc	r6, [r9], #-3701	@ 0xfffff18b
 800e558:	00003e73 	andeq	r3, r0, r3, ror lr
 800e55c:	53202020 			@ <UNDEFINED> instruction: 0x53202020
 800e560:	20706f74 	rsbscs	r6, r0, r4, ror pc
 800e564:	65746661 	ldrbvs	r6, [r4, #-1633]!	@ 0xfffff99f
 800e568:	68742072 	ldmdavs	r4!, {r1, r4, r5, r6, sp}^
 800e56c:	70732065 	rsbsvc	r2, r3, r5, rrx
 800e570:	66696365 	strbtvs	r6, [r9], -r5, ror #6
 800e574:	20646569 	rsbcs	r6, r4, r9, ror #10
 800e578:	756f6d61 	strbvc	r6, [pc, #-3425]!	@ 800d81f <__smakebuf_r+0x33>
 800e57c:	6f20746e 	svcvs	0x0020746e
 800e580:	6f6c2066 	svcvs	0x006c2066
 800e584:	61636967 	cmnvs	r3, r7, ror #18
 800e588:	6974206c 	ldmdbvs	r4!, {r2, r3, r5, r6, sp}^
 800e58c:	202c656d 	eorcs	r6, ip, sp, ror #10
 800e590:	72656877 	rsbvc	r6, r5, #7798784	@ 0x770000
 800e594:	6e752065 	cdpvs	0, 7, cr2, cr5, cr5, {3}
 800e598:	20737469 	rsbscs	r7, r3, r9, ror #8
 800e59c:	20657261 	rsbcs	r7, r5, r1, ror #4
 800e5a0:	20656e6f 	rsbcs	r6, r5, pc, ror #28
 800e5a4:	0000666f 	andeq	r6, r0, pc, ror #12
 800e5a8:	6e202020 	cdpvs	0, 2, cr2, cr0, cr0, {1}
 800e5ac:	2c636573 	stclcs	5, cr6, [r3], #-460	@ 0xfffffe34
 800e5b0:	65737520 	ldrbvs	r7, [r3, #-1312]!	@ 0xfffffae0
 800e5b4:	6d202c63 	stcvs	12, cr2, [r0, #-396]!	@ 0xfffffe74
 800e5b8:	2c636573 	stclcs	5, cr6, [r3], #-460	@ 0xfffffe34
 800e5bc:	63657320 	cmnvs	r5, #32, 6	@ 0x80000000
 800e5c0:	696d202c 	stmdbvs	sp!, {r2, r3, r5, sp}^
 800e5c4:	6574756e 	ldrbvs	r7, [r4, #-1390]!	@ 0xfffffa92
 800e5c8:	6f68202c 	svcvs	0x0068202c
 800e5cc:	202c7275 	eorcs	r7, ip, r5, ror r2
 800e5d0:	2c796164 	ldclcs	1, cr6, [r9], #-400	@ 0xfffffe70
 800e5d4:	65657720 	strbvs	r7, [r5, #-1824]!	@ 0xfffff8e0
 800e5d8:	6f202c6b 	svcvs	0x00202c6b
 800e5dc:	68742072 	ldmdavs	r4!, {r1, r4, r5, r6, sp}^
 800e5e0:	6c702065 	ldclvs	0, cr2, [r0], #-404	@ 0xfffffe6c
 800e5e4:	6c617275 	stclvs	2, cr7, [r1], #-468	@ 0xfffffe2c
 800e5e8:	666f2073 			@ <UNDEFINED> instruction: 0x666f2073
 800e5ec:	6f687420 	svcvs	0x00687420
 800e5f0:	0a2e6573 	beq	8ba7bc4 <_sidata+0xb98e80>
 800e5f4:	00000000 	andeq	r0, r0, r0
 800e5f8:	6b2d2020 	blvs	8b56680 <_sidata+0xb4793c>
 800e5fc:	2d2d202c 	stccs	0, cr2, [sp, #-176]!	@ 0xffffff50
 800e600:	7065656b 	rsbvc	r6, r5, fp, ror #10
 800e604:	76696c61 	strbtvc	r6, [r9], -r1, ror #24
 800e608:	00000065 	andeq	r0, r0, r5, rrx
 800e60c:	57202020 	strpl	r2, [r0, -r0, lsr #32]!
 800e610:	68746568 	ldmdavs	r4!, {r3, r5, r6, r8, sl, sp, lr}^
 800e614:	63207265 			@ <UNDEFINED> instruction: 0x63207265
 800e618:	69746e6f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
 800e61c:	2065756e 	rsbcs	r7, r5, lr, ror #10
 800e620:	63657865 	cmnvs	r5, #6619136	@ 0x650000
 800e624:	6f697475 	svcvs	0x00697475
 800e628:	7665206e 	strbtvc	r2, [r5], -lr, rrx
 800e62c:	77206e65 	strvc	r6, [r0, -r5, ror #28]!
 800e630:	206e6568 	rsbcs	r6, lr, r8, ror #10
 800e634:	72656874 	rsbvc	r6, r5, #116, 16	@ 0x740000
 800e638:	72612065 	rsbvc	r2, r1, #101	@ 0x65
 800e63c:	6f6e2065 	svcvs	0x006e2065
 800e640:	65766520 	ldrbvs	r6, [r6, #-1312]!	@ 0xfffffae0
 800e644:	2073746e 	rsbscs	r7, r3, lr, ror #8
 800e648:	70206f74 	eorvc	r6, r0, r4, ror pc
 800e64c:	65636f72 	strbvs	r6, [r3, #-3954]!	@ 0xfffff08e
 800e650:	0a2e7373 	beq	8bab424 <_sidata+0xb9c6e0>
 800e654:	00000000 	andeq	r0, r0, r0
 800e658:	772d2020 	strvc	r2, [sp, -r0, lsr #32]!
 800e65c:	2d2d202c 	stccs	0, cr2, [sp, #-176]!	@ 0xffffff50
 800e660:	6b726f77 	blvs	9caa444 <_sidata+0x1c9b700>
 800e664:	20737265 	rsbscs	r7, r3, r5, ror #4
 800e668:	003e6e3c 	eorseq	r6, lr, ip, lsr lr
 800e66c:	45202020 	strmi	r2, [r0, #-32]!	@ 0xffffffe0
 800e670:	75636578 	strbvc	r6, [r3, #-1400]!	@ 0xfffffa88
 800e674:	20646574 	rsbcs	r6, r4, r4, ror r5
 800e678:	3c206e69 	stccc	14, cr6, [r0], #-420	@ 0xfffffe5c
 800e67c:	74203e6e 	strtvc	r3, [r0], #-3694	@ 0xfffff192
 800e680:	61657268 	cmnvs	r5, r8, ror #4
 800e684:	69207364 	stmdbvs	r0!, {r2, r5, r6, r8, r9, ip, sp, lr}
 800e688:	6f702066 	svcvs	0x00702066
 800e68c:	62697373 	rsbvs	r7, r9, #-872415231	@ 0xcc000001
 800e690:	2820656c 	stmdacs	r0!, {r2, r3, r5, r6, r8, sl, sp, lr}
 800e694:	6974706f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
 800e698:	6c616e6f 	stclvs	14, cr6, [r1], #-444	@ 0xfffffe44
 800e69c:	61656620 	cmnvs	r5, r0, lsr #12
 800e6a0:	65727574 	ldrbvs	r7, [r2, #-1396]!	@ 0xfffffa8c
 800e6a4:	000a2e29 	andeq	r2, sl, r9, lsr #28
 800e6a8:	692d2020 	pushvs	{r5, sp}
 800e6ac:	2d2d202c 	stccs	0, cr2, [sp, #-176]!	@ 0xffffff50
 800e6b0:	3c206469 	stccc	4, cr6, [r0], #-420	@ 0xfffffe5c
 800e6b4:	00003e6e 	andeq	r3, r0, lr, ror #28
 800e6b8:	54202020 	strtpl	r2, [r0], #-32	@ 0xffffffe0
 800e6bc:	49206568 	stmdbmi	r0!, {r3, r5, r6, r8, sl, sp, lr}
 800e6c0:	666f2044 	strbtvs	r2, [pc], -r4, asr #32
 800e6c4:	65687420 	strbvs	r7, [r8, #-1056]!	@ 0xfffffbe0
 800e6c8:	64656620 	strbtvs	r6, [r5], #-1568	@ 0xfffff9e0
 800e6cc:	74617265 	strbtvc	r7, [r1], #-613	@ 0xfffffd9b
 800e6d0:	206e6f69 	rsbcs	r6, lr, r9, ror #30
 800e6d4:	74616874 	strbtvc	r6, [r1], #-2164	@ 0xfffff78c
 800e6d8:	69687420 	stmdbvs	r8!, {r5, sl, ip, sp, lr}^
 800e6dc:	65722073 	ldrbvs	r2, [r2, #-115]!	@ 0xffffff8d
 800e6e0:	6f746361 	svcvs	0x00746361
 800e6e4:	69772072 	ldmdbvs	r7!, {r1, r4, r5, r6, sp}^
 800e6e8:	6a206c6c 	bvs	88298a0 <_sidata+0x81ab5c>
 800e6ec:	2e6e696f 	vnmulcs.f16	s13, s28, s31	@ <UNPREDICTABLE>
 800e6f0:	0000000a 	andeq	r0, r0, sl
 800e6f4:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	@ 0xfffffef4
 800e6f8:	20646e61 	rsbcs	r6, r4, r1, ror #28
 800e6fc:	65766967 	ldrbvs	r6, [r6, #-2407]!	@ 0xfffff699
 800e700:	00003a6e 	andeq	r3, r0, lr, ror #20
 800e704:	00207325 	eoreq	r7, r0, r5, lsr #6
 800e708:	0000000a 	andeq	r0, r0, sl
 800e70c:	0000662d 	andeq	r6, r0, sp, lsr #12
 800e710:	61662d2d 	cmnvs	r6, sp, lsr #26
 800e714:	00007473 	andeq	r7, r0, r3, ror r4
 800e718:	61662d2d 	cmnvs	r6, sp, lsr #26
 800e71c:	6e207473 	mcrvs	4, 1, r7, cr0, cr3, {3}
 800e720:	73646565 	cmnvc	r4, #423624704	@ 0x19400000
 800e724:	62206120 	eorvs	r6, r0, #32, 2
 800e728:	656c6f6f 	strbvs	r6, [ip, #-3951]!	@ 0xfffff091
 800e72c:	002e6e61 	eoreq	r6, lr, r1, ror #28
 800e730:	65757274 	ldrbvs	r7, [r5, #-628]!	@ 0xfffffd8c
 800e734:	00000000 	andeq	r0, r0, r0
 800e738:	736c6166 	cmnvc	ip, #-2147483623	@ 0x80000019
 800e73c:	00000065 	andeq	r0, r0, r5, rrx
 800e740:	61766e49 	cmnvs	r6, r9, asr #28
 800e744:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800e748:	756c6176 	strbvc	r6, [ip, #-374]!	@ 0xfffffe8a
 800e74c:	6f662065 	svcvs	0x00662065
 800e750:	2d2d2072 	stccs	0, cr2, [sp, #-456]!	@ 0xfffffe38
 800e754:	74736166 	ldrbtvc	r6, [r3], #-358	@ 0xfffffe9a
 800e758:	7325203a 			@ <UNDEFINED> instruction: 0x7325203a
 800e75c:	00000000 	andeq	r0, r0, r0
 800e760:	00006f2d 	andeq	r6, r0, sp, lsr #30
 800e764:	69742d2d 	ldmdbvs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp}^
 800e768:	756f656d 	strbvc	r6, [pc, #-1389]!	@ 800e203 <_etext+0x1e7>
 800e76c:	00000074 	andeq	r0, r0, r4, ror r0
 800e770:	6d69742d 	stclvs	4, cr7, [r9, #-180]!	@ 0xffffff4c
 800e774:	74756f65 	ldrbtvc	r6, [r5], #-3941	@ 0xfffff09b
 800e778:	00000000 	andeq	r0, r0, r0
 800e77c:	69742d2d 	ldmdbvs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp}^
 800e780:	756f656d 	strbvc	r6, [pc, #-1389]!	@ 800e21b <_etext+0x1ff>
 800e784:	656e2074 	strbvs	r2, [lr, #-116]!	@ 0xffffff8c
 800e788:	20736465 	rsbscs	r6, r3, r5, ror #8
 800e78c:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
 800e790:	646e6120 	strbtvs	r6, [lr], #-288	@ 0xfffffee0
 800e794:	696e7520 	stmdbvs	lr!, {r5, r8, sl, ip, sp, lr}^
 800e798:	002e7374 	eoreq	r7, lr, r4, ror r3
 800e79c:	61766e49 	cmnvs	r6, r9, asr #28
 800e7a0:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800e7a4:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
 800e7a8:	6c617620 	stclvs	6, cr7, [r1], #-128	@ 0xffffff80
 800e7ac:	203a6575 	eorscs	r6, sl, r5, ror r5
 800e7b0:	00007325 	andeq	r7, r0, r5, lsr #6
 800e7b4:	00636573 	rsbeq	r6, r3, r3, ror r5
 800e7b8:	6365736d 	cmnvs	r5, #-1275068415	@ 0xb4000001
 800e7bc:	00000000 	andeq	r0, r0, r0
 800e7c0:	63657375 	cmnvs	r5, #-738197503	@ 0xd4000001
 800e7c4:	00000000 	andeq	r0, r0, r0
 800e7c8:	6365736e 	cmnvs	r5, #-1207959551	@ 0xb8000001
 800e7cc:	00000000 	andeq	r0, r0, r0
 800e7d0:	006e696d 	rsbeq	r6, lr, sp, ror #18
 800e7d4:	72756f68 	rsbsvc	r6, r5, #104, 30	@ 0x1a0
 800e7d8:	00000000 	andeq	r0, r0, r0
 800e7dc:	00796164 	rsbseq	r6, r9, r4, ror #2
 800e7e0:	6b656577 	blvs	9967dc4 <_sidata+0x1959080>
 800e7e4:	00000000 	andeq	r0, r0, r0
 800e7e8:	61766e49 	cmnvs	r6, r9, asr #28
 800e7ec:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800e7f0:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
 800e7f4:	696e7520 	stmdbvs	lr!, {r5, r8, sl, ip, sp, lr}^
 800e7f8:	203a7374 	eorscs	r7, sl, r4, ror r3
 800e7fc:	00007325 	andeq	r7, r0, r5, lsr #6
 800e800:	00006b2d 	andeq	r6, r0, sp, lsr #22
 800e804:	656b2d2d 	strbvs	r2, [fp, #-3373]!	@ 0xfffff2d3
 800e808:	6c617065 	stclvs	0, cr7, [r1], #-404	@ 0xfffffe6c
 800e80c:	00657669 	rsbeq	r7, r5, r9, ror #12
 800e810:	656b2d2d 	strbvs	r2, [fp, #-3373]!	@ 0xfffff2d3
 800e814:	6c617065 	stclvs	0, cr7, [r1], #-404	@ 0xfffffe6c
 800e818:	20657669 	rsbcs	r7, r5, r9, ror #12
 800e81c:	6465656e 	strbtvs	r6, [r5], #-1390	@ 0xfffffa92
 800e820:	20612073 	rsbcs	r2, r1, r3, ror r0
 800e824:	6c6f6f62 	stclvs	15, cr6, [pc], #-392	@ 800e6a4 <_etext+0x688>
 800e828:	2e6e6165 	cdpcs	1, 6, cr6, cr14, cr5, {3}
 800e82c:	00000000 	andeq	r0, r0, r0
 800e830:	61766e49 	cmnvs	r6, r9, asr #28
 800e834:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800e838:	756c6176 	strbvc	r6, [ip, #-374]!	@ 0xfffffe8a
 800e83c:	6f662065 	svcvs	0x00662065
 800e840:	2d2d2072 	stccs	0, cr2, [sp, #-456]!	@ 0xfffffe38
 800e844:	7065656b 	rsbvc	r6, r5, fp, ror #10
 800e848:	76696c61 	strbtvc	r6, [r9], -r1, ror #24
 800e84c:	25203a65 	strcs	r3, [r0, #-2661]!	@ 0xfffff59b
 800e850:	00000073 	andeq	r0, r0, r3, ror r0
 800e854:	0000772d 	andeq	r7, r0, sp, lsr #14
 800e858:	6f772d2d 	svcvs	0x00772d2d
 800e85c:	72656b72 	rsbvc	r6, r5, #116736	@ 0x1c800
 800e860:	00000073 	andeq	r0, r0, r3, ror r0
 800e864:	6f772d2d 	svcvs	0x00772d2d
 800e868:	72656b72 	rsbvc	r6, r5, #116736	@ 0x1c800
 800e86c:	656e2073 	strbvs	r2, [lr, #-115]!	@ 0xffffff8d
 800e870:	20736465 	rsbscs	r6, r3, r5, ror #8
 800e874:	69206e61 	stmdbvs	r0!, {r0, r5, r6, r9, sl, fp, sp, lr}
 800e878:	6765746e 	strbvs	r7, [r5, -lr, ror #8]!
 800e87c:	61207265 			@ <UNDEFINED> instruction: 0x61207265
 800e880:	6d756772 	ldclvs	7, cr6, [r5, #-456]!	@ 0xfffffe38
 800e884:	2e746e65 	cdpcs	14, 7, cr6, cr4, cr5, {3}
 800e888:	00000073 	andeq	r0, r0, r3, ror r0
 800e88c:	61766e49 	cmnvs	r6, r9, asr #28
 800e890:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800e894:	756c6176 	strbvc	r6, [ip, #-374]!	@ 0xfffffe8a
 800e898:	6f662065 	svcvs	0x00662065
 800e89c:	2d2d2072 	stccs	0, cr2, [sp, #-456]!	@ 0xfffffe38
 800e8a0:	6b726f77 	blvs	9caa684 <_sidata+0x1c9b940>
 800e8a4:	3a737265 	bcc	9ceb240 <_sidata+0x1cdc4fc>
 800e8a8:	2e732520 	cdpcs	5, 7, cr2, cr3, cr0, {1}
 800e8ac:	69735520 	ldmdbvs	r3!, {r5, r8, sl, ip, lr}^
 800e8b0:	3120676e 			@ <UNDEFINED> instruction: 0x3120676e
 800e8b4:	0000002e 	andeq	r0, r0, lr, lsr #32
 800e8b8:	6f722d2d 	svcvs	0x00722d2d
 800e8bc:	72612d73 	rsbvc	r2, r1, #7360	@ 0x1cc0
 800e8c0:	00007367 	andeq	r7, r0, r7, ror #6
 800e8c4:	65726e55 	ldrbvs	r6, [r2, #-3669]!	@ 0xfffff1ab
 800e8c8:	6e676f63 	cdpvs	15, 6, cr6, cr7, cr3, {3}
 800e8cc:	64657a69 	strbtvs	r7, [r5], #-2665	@ 0xfffff597
 800e8d0:	6d6f6320 	stclvs	3, cr6, [pc, #-128]!	@ 800e858 <_etext+0x83c>
 800e8d4:	646e616d 	strbtvs	r6, [lr], #-365	@ 0xfffffe93
 800e8d8:	6e696c2d 	cdpvs	12, 6, cr6, cr9, cr13, {1}
 800e8dc:	72612065 	rsbvc	r2, r1, #101	@ 0x65
 800e8e0:	656d7567 	strbvs	r7, [sp, #-1383]!	@ 0xfffffa99
 800e8e4:	203a746e 	eorscs	r7, sl, lr, ror #8
 800e8e8:	00007325 	andeq	r7, r0, r5, lsr #6
 800e8ec:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
 800e8f0:	766e4520 	strbtvc	r4, [lr], -r0, lsr #10
 800e8f4:	6e6f7269 	cdpvs	2, 6, cr7, cr15, cr9, {3}
 800e8f8:	746e656d 	strbtvc	r6, [lr], #-1389	@ 0xfffffa93
 800e8fc:	20752520 	rsbscs	r2, r5, r0, lsr #10
 800e900:	20736177 	rsbscs	r6, r3, r7, ror r1
 800e904:	6576656e 	ldrbvs	r6, [r6, #-1390]!	@ 0xfffffa92
 800e908:	6e692072 	mcrvs	0, 3, r2, cr9, cr2, {3}
 800e90c:	61697469 	cmnvs	r9, r9, ror #8
 800e910:	657a696c 	ldrbvs	r6, [sl, #-2412]!	@ 0xfffff694
 800e914:	00000064 	andeq	r0, r0, r4, rrx
 800e918:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
 800e91c:	65685420 	strbvs	r5, [r8, #-1056]!	@ 0xfffffbe0
 800e920:	61206572 			@ <UNDEFINED> instruction: 0x61206572
 800e924:	25206572 	strcs	r6, [r0, #-1394]!	@ 0xfffffa8e
 800e928:	7520757a 	strvc	r7, [r0, #-1402]!	@ 0xfffffa86
 800e92c:	6f72706e 	svcvs	0x0072706e
 800e930:	73736563 	cmnvc	r3, #415236096	@ 0x18c00000
 800e934:	66206465 	strtvs	r6, [r0], -r5, ror #8
 800e938:	72757475 	rsbsvc	r7, r5, #1962934272	@ 0x75000000
 800e93c:	76652065 	strbtvc	r2, [r5], -r5, rrx
 800e940:	73746e65 	cmnvc	r4, #1616	@ 0x650
 800e944:	206e6f20 	rsbcs	r6, lr, r0, lsr #30
 800e948:	20656874 	rsbcs	r6, r5, r4, ror r8
 800e94c:	6e657665 	cdpvs	6, 6, cr7, cr5, cr5, {3}
 800e950:	75712074 	ldrbvc	r2, [r1, #-116]!	@ 0xffffff8c
 800e954:	2e657565 	cdpcs	5, 6, cr7, cr5, cr5, {3}
 800e958:	00000000 	andeq	r0, r0, r0
 800e95c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
 800e960:	65685420 	strbvs	r5, [r8, #-1056]!	@ 0xfffffbe0
 800e964:	72696620 	rsbvc	r6, r9, #32, 12	@ 0x2000000
 800e968:	66207473 			@ <UNDEFINED> instruction: 0x66207473
 800e96c:	72757475 	rsbsvc	r7, r5, #1962934272	@ 0x75000000
 800e970:	76652065 	strbtvc	r2, [r5], -r5, rrx
 800e974:	20746e65 	rsbscs	r6, r4, r5, ror #28
 800e978:	20736168 	rsbscs	r6, r3, r8, ror #2
 800e97c:	656d6974 	strbvs	r6, [sp, #-2420]!	@ 0xfffff68c
 800e980:	6d617473 	stclvs	4, cr7, [r1, #-460]!	@ 0xfffffe34
 800e984:	25282070 	strcs	r2, [r8, #-112]!	@ 0xffffff90
 800e988:	2c646c6c 	stclcs	12, cr6, [r4], #-432	@ 0xfffffe50
 800e98c:	29642520 	stmdbcs	r4!, {r5, r8, sl, sp}^
 800e990:	74666120 	strbtvc	r6, [r6], #-288	@ 0xfffffee0
 800e994:	73207265 			@ <UNDEFINED> instruction: 0x73207265
 800e998:	74726174 	ldrbtvc	r6, [r2], #-372	@ 0xfffffe8c
 800e99c:	67617420 	strbvs	r7, [r1, -r0, lsr #8]!
 800e9a0:	0000002e 	andeq	r0, r0, lr, lsr #32
 800e9a4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
 800e9a8:	616c4520 	cmnvs	ip, r0, lsr #10
 800e9ac:	64657370 	strbtvs	r7, [r5], #-880	@ 0xfffffc90
 800e9b0:	676f6c20 	strbvs	r6, [pc, -r0, lsr #24]!
 800e9b4:	6c616369 	stclvs	3, cr6, [r1], #-420	@ 0xfffffe5c
 800e9b8:	6d697420 	stclvs	4, cr7, [r9, #-128]!	@ 0xffffff80
 800e9bc:	69282065 	stmdbvs	r8!, {r0, r2, r5, r6, sp}
 800e9c0:	736e206e 	cmnvc	lr, #110	@ 0x6e
 800e9c4:	3a296365 	bcc	8a67760 <_sidata+0xa58a1c>
 800e9c8:	0a732520 	beq	9cd7e50 <_sidata+0x1cc910c>
 800e9cc:	00000000 	andeq	r0, r0, r0
 800e9d0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	@ 0xffffff4c
 800e9d4:	616c4520 	cmnvs	ip, r0, lsr #10
 800e9d8:	64657370 	strbtvs	r7, [r5], #-880	@ 0xfffffc90
 800e9dc:	79687020 	stmdbvc	r8!, {r5, ip, sp, lr}^
 800e9e0:	61636973 	smcvs	13971	@ 0x3693
 800e9e4:	6974206c 	ldmdbvs	r4!, {r2, r3, r5, r6, sp}^
 800e9e8:	2820656d 	stmdacs	r0!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}
 800e9ec:	6e206e69 	cdpvs	14, 2, cr6, cr0, cr9, {3}
 800e9f0:	29636573 	stmdbcs	r3!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
 800e9f4:	7325203a 			@ <UNDEFINED> instruction: 0x7325203a
 800e9f8:	0000000a 	andeq	r0, r0, sl
 800e9fc:	2074754f 	rsbscs	r7, r4, pc, asr #10
 800ea00:	6d20666f 	stcvs	6, cr6, [r0, #-444]!	@ 0xfffffe44
 800ea04:	726f6d65 	rsbvc	r6, pc, #6464	@ 0x1940
 800ea08:	66203a79 			@ <UNDEFINED> instruction: 0x66203a79
 800ea0c:	656c6961 	strbvs	r6, [ip, #-2401]!	@ 0xfffff69f
 800ea10:	6f742064 	svcvs	0x00742064
 800ea14:	74657320 	strbtvc	r7, [r5], #-800	@ 0xfffffce0
 800ea18:	5f207075 	svcpl	0x00207075
 800ea1c:	745f666c 	ldrbvc	r6, [pc], #-1644	@ 800ea24 <_etext+0xa08>
 800ea20:	6e656b6f 	vnmulvs.f64	d22, d5, d31
 800ea24:	6365725f 	cmnvs	r5, #-268435451	@ 0xf0000005
 800ea28:	696c6379 	stmdbvs	ip!, {r0, r3, r4, r5, r6, r8, r9, sp, lr}^
 800ea2c:	625f676e 	subsvs	r6, pc, #28835840	@ 0x1b80000
 800ea30:	00006e69 	andeq	r6, r0, r9, ror #28
 800ea34:	74747550 	ldrbtvc	r7, [r4], #-1360	@ 0xfffffab0
 800ea38:	20676e69 	rsbcs	r6, r7, r9, ror #28
 800ea3c:	656b6f74 	strbvs	r6, [fp, #-3956]!	@ 0xfffff08c
 800ea40:	7025206e 	eorvc	r2, r5, lr, rrx
 800ea44:	206e6f20 	rsbcs	r6, lr, r0, lsr #30
 800ea48:	20656874 	rsbcs	r6, r5, r4, ror r8
 800ea4c:	79636572 	stmdbvc	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 800ea50:	6e696c63 	cdpvs	12, 6, cr6, cr9, cr3, {3}
 800ea54:	69622067 	stmdbvs	r2!, {r0, r1, r2, r5, r6, sp}^
 800ea58:	62202c6e 	eorvs	r2, r0, #28160	@ 0x6e00
 800ea5c:	69207475 	stmdbvs	r0!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}
 800ea60:	73692074 	cmnvc	r9, #116	@ 0x74
 800ea64:	726c6120 	rsbvc	r6, ip, #32, 2
 800ea68:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
 800ea6c:	65687420 	strbvs	r7, [r8, #-1056]!	@ 0xfffffbe0
 800ea70:	00216572 	eoreq	r6, r1, r2, ror r5
 800ea74:	656b6f54 	strbvs	r6, [fp, #-3924]!	@ 0xfffff0ac
 800ea78:	6562206e 	strbvs	r2, [r2, #-110]!	@ 0xffffff92
 800ea7c:	20676e69 	rsbcs	r6, r7, r9, ror #28
 800ea80:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 800ea84:	68742064 	ldmdavs	r4!, {r2, r5, r6, sp}^
 800ea88:	68207461 	stmdavs	r0!, {r0, r5, r6, sl, ip, sp, lr}
 800ea8c:	61207361 			@ <UNDEFINED> instruction: 0x61207361
 800ea90:	6165726c 	cmnvs	r5, ip, ror #4
 800ea94:	62207964 	eorvs	r7, r0, #100, 18	@ 0x190000
 800ea98:	206e6565 	rsbcs	r6, lr, r5, ror #10
 800ea9c:	65657266 	strbvs	r7, [r5, #-614]!	@ 0xfffffd9a
 800eaa0:	25203a64 	strcs	r3, [r0, #-2660]!	@ 0xfffff59c
 800eaa4:	00000070 	andeq	r0, r0, r0, ror r0
 800eaa8:	6c756f43 	ldclvs	15, cr6, [r5], #-268	@ 0xfffffef4
 800eaac:	6f6e2064 	svcvs	0x006e2064
 800eab0:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
 800eab4:	74726573 	ldrbtvc	r6, [r2], #-1395	@ 0xfffffa8d
 800eab8:	61657220 	cmnvs	r5, r0, lsr #4
 800eabc:	6f697463 	svcvs	0x00697463
 800eac0:	6e69206e 	cdpvs	0, 6, cr2, cr9, cr14, {3}
 800eac4:	72206f74 	eorvc	r6, r0, #116, 30	@ 0x1d0
 800eac8:	74636165 	strbtvc	r6, [r3], #-357	@ 0xfffffe9b
 800eacc:	5f6e6f69 	svcpl	0x006e6f69
 800ead0:	00000071 	andeq	r0, r0, r1, ror r0
 800ead4:	6c696146 	stclvs	1, cr6, [r9], #-280	@ 0xfffffee8
 800ead8:	74206465 	strtvc	r6, [r0], #-1125	@ 0xfffffb9b
 800eadc:	6572206f 	ldrbvs	r2, [r2, #-111]!	@ 0xffffff91
 800eae0:	74736967 	ldrbtvc	r6, [r3], #-2407	@ 0xfffff699
 800eae4:	74207265 	strtvc	r7, [r0], #-613	@ 0xfffffd9b
 800eae8:	696d7265 	stmdbvs	sp!, {r0, r2, r5, r6, r9, ip, sp, lr}^
 800eaec:	6974616e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, sp, lr}^
 800eaf0:	66206e6f 	strtvs	r6, [r0], -pc, ror #28
 800eaf4:	74636e75 	strbtvc	r6, [r3], #-3701	@ 0xfffff18b
 800eaf8:	216e6f69 	cmncs	lr, r9, ror #30
 800eafc:	00000000 	andeq	r0, r0, r0
 800eb00:	646e6966 	strbtvs	r6, [lr], #-2406	@ 0xfffff69a
 800eb04:	7571655f 	ldrbvc	r6, [r1, #-1375]!	@ 0xfffffaa1
 800eb08:	735f6c61 	cmpvc	pc, #24832	@ 0x6100
 800eb0c:	5f656d61 	svcpl	0x00656d61
 800eb10:	6f697270 	svcvs	0x00697270
 800eb14:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
 800eb18:	63202928 			@ <UNDEFINED> instruction: 0x63202928
 800eb1c:	656c6c61 	strbvs	r6, [ip, #-3169]!	@ 0xfffff39f
 800eb20:	69772064 	ldmdbvs	r7!, {r2, r5, r6, sp}^
 800eb24:	61206874 			@ <UNDEFINED> instruction: 0x61206874
 800eb28:	67656e20 	strbvs	r6, [r5, -r0, lsr #28]!
 800eb2c:	76697461 	strbtvc	r7, [r9], -r1, ror #8
 800eb30:	6f702065 	svcvs	0x00702065
 800eb34:	6e692073 	mcrvs	0, 3, r2, cr9, cr3, {3}
 800eb38:	2e786564 	cdpcs	5, 7, cr6, cr8, cr4, {3}
 800eb3c:	00000000 	andeq	r0, r0, r0
 800eb40:	73257325 			@ <UNDEFINED> instruction: 0x73257325
 800eb44:	0000000a 	andeq	r0, r0, sl
 800eb48:	65646566 	strbvs	r6, [r4, #-1382]!	@ 0xfffffa9a
 800eb4c:	65746172 	ldrbvs	r6, [r4, #-370]!	@ 0xfffffe8e
 800eb50:	00005f5f 	andeq	r5, r0, pc, asr pc
 800eb54:	20646546 	rsbcs	r6, r4, r6, asr #10
 800eb58:	28206425 	stmdacs	r0!, {r0, r2, r5, sl, sp, lr}
 800eb5c:	3a297325 	bcc	8a6b7f8 <_sidata+0xa5cab4>
 800eb60:	25732520 	ldrbcs	r2, [r3, #-1312]!	@ 0xfffffae0
 800eb64:	00000a73 	andeq	r0, r0, r3, ror sl
 800eb68:	41544146 	cmpmi	r4, r6, asr #2
 800eb6c:	5245204c 	subpl	r2, r5, #76	@ 0x4c
 800eb70:	3a524f52 	bcc	94a28c0 <_sidata+0x1493b7c>
 800eb74:	00000020 	andeq	r0, r0, r0, lsr #32
 800eb78:	4f525245 	svcmi	0x00525245
 800eb7c:	00203a52 	eoreq	r3, r0, r2, asr sl
 800eb80:	4e524157 	mrcmi	1, 2, r4, cr2, cr7, {2}
 800eb84:	3a474e49 	bcc	91e24b0 <_sidata+0x11d376c>
 800eb88:	00000020 	andeq	r0, r0, r0, lsr #32

0800eb8c <APBPrescTable>:
 800eb8c:	00000000 	andeq	r0, r0, r0
 800eb90:	04030201 	streq	r0, [r3], #-513	@ 0xfffffdff

0800eb94 <AHBPrescTable>:
	...
 800eb9c:	04030201 	streq	r0, [r3], #-513	@ 0xfffffdff
 800eba0:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

0800eba4 <flagBitshiftOffset.0>:
 800eba4:	16100600 	ldrne	r0, [r0], -r0, lsl #12
 800eba8:	16100600 	ldrne	r0, [r0], -r0, lsl #12

0800ebac <motor_configs>:
 800ebac:	20000124 	andcs	r0, r0, r4, lsr #2
 800ebb0:	20000108 	andcs	r0, r0, r8, lsl #2
 800ebb4:	200000ec 	andcs	r0, r0, ip, ror #1
 800ebb8:	200000d0 	ldrdcs	r0, [r0], -r0	@ <UNPREDICTABLE>
 800ebbc:	200000b4 	strhcs	r0, [r0], -r4
 800ebc0:	20000098 	mulcs	r0, r8, r0
 800ebc4:	2000007c 	andcs	r0, r0, ip, ror r0

0800ebc8 <motor_configs>:
 800ebc8:	200001ec 	andcs	r0, r0, ip, ror #3
 800ebcc:	200001d0 	ldrdcs	r0, [r0], -r0	@ <UNPREDICTABLE>
 800ebd0:	200001b4 			@ <UNDEFINED> instruction: 0x200001b4
 800ebd4:	20000198 	mulcs	r0, r8, r1
 800ebd8:	2000017c 	andcs	r0, r0, ip, ror r1
 800ebdc:	20000160 	andcs	r0, r0, r0, ror #2
 800ebe0:	20000144 	andcs	r0, r0, r4, asr #2

0800ebe4 <SEA_limits>:
	...
 800ebec:	40000000 	andmi	r0, r0, r0
 800ebf0:	40000000 	andmi	r0, r0, r0
	...
 800ec00:	2b302d23 	blcs	8c1a094 <_sidata+0xc0b350>
 800ec04:	6c680020 	stclvs	0, cr0, [r8], #-128	@ 0xffffff80
 800ec08:	6665004c 	strbtvs	r0, [r5], -ip, asr #32
 800ec0c:	47464567 	strbmi	r4, [r6, -r7, ror #10]
 800ec10:	32313000 	eorscc	r3, r1, #0
 800ec14:	36353433 			@ <UNDEFINED> instruction: 0x36353433
 800ec18:	41393837 	teqmi	r9, r7, lsr r8
 800ec1c:	45444342 	strbmi	r4, [r4, #-834]	@ 0xfffffcbe
 800ec20:	31300046 	teqcc	r0, r6, asr #32
 800ec24:	35343332 	ldrcc	r3, [r4, #-818]!	@ 0xfffffcce
 800ec28:	39383736 	ldmdbcc	r8!, {r1, r2, r4, r5, r8, r9, sl, ip, sp}
 800ec2c:	64636261 	strbtvs	r6, [r3], #-609	@ 0xfffffd9f
 800ec30:	 	andeq	r6, r0, r5, ror #12

0800ec33 <_ctype_>:
 800ec33:	20202000 	eorcs	r2, r0, r0
 800ec37:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ec3b:	28282020 	stmdacs	r8!, {r5, sp}
 800ec3f:	20282828 	eorcs	r2, r8, r8, lsr #16
 800ec43:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ec47:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ec4b:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ec4f:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ec53:	10108820 	andsne	r8, r0, r0, lsr #16
 800ec57:	10101010 	andsne	r1, r0, r0, lsl r0
 800ec5b:	10101010 	andsne	r1, r0, r0, lsl r0
 800ec5f:	10101010 	andsne	r1, r0, r0, lsl r0
 800ec63:	04040410 	streq	r0, [r4], #-1040	@ 0xfffffbf0
 800ec67:	04040404 	streq	r0, [r4], #-1028	@ 0xfffffbfc
 800ec6b:	10040404 	andne	r0, r4, r4, lsl #8
 800ec6f:	10101010 	andsne	r1, r0, r0, lsl r0
 800ec73:	41411010 	cmpmi	r1, r0, lsl r0
 800ec77:	41414141 	cmpmi	r1, r1, asr #2
 800ec7b:	01010101 	tsteq	r1, r1, lsl #2
 800ec7f:	01010101 	tsteq	r1, r1, lsl #2
 800ec83:	01010101 	tsteq	r1, r1, lsl #2
 800ec87:	01010101 	tsteq	r1, r1, lsl #2
 800ec8b:	01010101 	tsteq	r1, r1, lsl #2
 800ec8f:	10101010 	andsne	r1, r0, r0, lsl r0
 800ec93:	42421010 	submi	r1, r2, #16
 800ec97:	42424242 	submi	r4, r2, #536870916	@ 0x20000004
 800ec9b:	02020202 	andeq	r0, r2, #536870912	@ 0x20000000
 800ec9f:	02020202 	andeq	r0, r2, #536870912	@ 0x20000000
 800eca3:	02020202 	andeq	r0, r2, #536870912	@ 0x20000000
 800eca7:	02020202 	andeq	r0, r2, #536870912	@ 0x20000000
 800ecab:	02020202 	andeq	r0, r2, #536870912	@ 0x20000000
 800ecaf:	10101010 	andsne	r1, r0, r0, lsl r0
 800ecb3:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .ARM:

0800ed34 <__exidx_start>:
 800ed34:	7fff1c14 	svcvc	0x00ff1c14
 800ed38:	00000001 	andeq	r0, r0, r1

Disassembly of section .init_array:

0800ed3c <__frame_dummy_init_array_entry>:
 800ed3c:	08000a79 	stmdaeq	r0, {r0, r3, r4, r5, r6, r9, fp}

Disassembly of section .fini_array:

0800ed40 <__do_global_dtors_aux_fini_array_entry>:
 800ed40:	08000a51 	stmdaeq	r0, {r0, r4, r6, r9, fp}

Disassembly of section .data:

20000000 <__sglue>:
20000000:	00000000 	andeq	r0, r0, r0
20000004:	00000003 	andeq	r0, r0, r3
20000008:	2000026c 	andcs	r0, r0, ip, ror #4

2000000c <_impure_ptr>:
2000000c:	20000010 	andcs	r0, r0, r0, lsl r0

20000010 <_impure_data>:
20000010:	00000000 	andeq	r0, r0, r0
20000014:	2000026c 	andcs	r0, r0, ip, ror #4
20000018:	200002d4 	ldrdcs	r0, [r0], -r4
2000001c:	2000033c 	andcs	r0, r0, ip, lsr r3
	...

2000005c <SystemCoreClock>:
2000005c:	00f42400 	rscseq	r2, r4, r0, lsl #8

20000060 <uwTickFreq>:
20000060:	00000001 	andeq	r0, r0, r1

20000064 <uwTickPrio>:
20000064:	00000010 	andeq	r0, r0, r0, lsl r0

20000068 <pi>:
20000068:	40490fd0 	ldrdmi	r0, [r9], #-240	@ 0xffffff10

2000006c <req_qdec>:
2000006c:	00000504 	andeq	r0, r0, r4, lsl #10

20000070 <qdec_enable>:
20000070:	00000003 	andeq	r0, r0, r3

20000074 <qdec_disable>:
20000074:	00000002 	andeq	r0, r0, r2

20000078 <qdec_reset>:
20000078:	00000001 	andeq	r0, r0, r1

2000007c <motor6_config>:
2000007c:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
20000080:	000001f4 	strdeq	r0, [r0], -r4
20000084:	46b40000 	ldrtmi	r0, [r4], r0
20000088:	43c80000 	bicmi	r0, r8, #0
2000008c:	42c80000 	sbcmi	r0, r8, #0
20000090:	3f800000 	svccc	0x00800000
20000094:	3f800000 	svccc	0x00800000

20000098 <motor5_config>:
20000098:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
2000009c:	000001f4 	strdeq	r0, [r0], -r4
200000a0:	46b40000 	ldrtmi	r0, [r4], r0
200000a4:	43c80000 	bicmi	r0, r8, #0
200000a8:	41a00000 	movmi	r0, r0
200000ac:	3f800000 	svccc	0x00800000
200000b0:	3f800000 	svccc	0x00800000

200000b4 <motor4_config>:
200000b4:	00000001 	andeq	r0, r0, r1
200000b8:	000001f4 	strdeq	r0, [r0], -r4
200000bc:	46b40000 	ldrtmi	r0, [r4], r0
200000c0:	43c80000 	bicmi	r0, r8, #0
200000c4:	43200000 	nopmi	{0}	@ <UNPREDICTABLE>
200000c8:	3f800000 	svccc	0x00800000
200000cc:	3f800000 	svccc	0x00800000

200000d0 <motor3_config>:
200000d0:	00000001 	andeq	r0, r0, r1
200000d4:	000001f4 	strdeq	r0, [r0], -r4
200000d8:	46b40000 	ldrtmi	r0, [r4], r0
200000dc:	43c80000 	bicmi	r0, r8, #0
200000e0:	41400000 	mrsmi	r0, (UNDEF: 64)
200000e4:	3f800000 	svccc	0x00800000
200000e8:	3f800000 	svccc	0x00800000

200000ec <motor2_config>:
200000ec:	00000001 	andeq	r0, r0, r1
200000f0:	000001f4 	strdeq	r0, [r0], -r4
200000f4:	46b40000 	ldrtmi	r0, [r4], r0
200000f8:	43c80000 	bicmi	r0, r8, #0
200000fc:	00000000 	andeq	r0, r0, r0
20000100:	3f800000 	svccc	0x00800000
20000104:	3f800000 	svccc	0x00800000

20000108 <motor1_config>:
20000108:	00000001 	andeq	r0, r0, r1
2000010c:	000001f4 	strdeq	r0, [r0], -r4
20000110:	46b40000 	ldrtmi	r0, [r4], r0
20000114:	43c80000 	bicmi	r0, r8, #0
20000118:	00000000 	andeq	r0, r0, r0
2000011c:	3f800000 	svccc	0x00800000
20000120:	3f800000 	svccc	0x00800000

20000124 <motor0_config>:
20000124:	00000001 	andeq	r0, r0, r1
20000128:	000001f4 	strdeq	r0, [r0], -r4
2000012c:	46b40000 	ldrtmi	r0, [r4], r0
20000130:	43c80000 	bicmi	r0, r8, #0
20000134:	00000000 	andeq	r0, r0, r0
20000138:	3f800000 	svccc	0x00800000
2000013c:	3f800000 	svccc	0x00800000

20000140 <USM_LIMIT>:
20000140:	3d75c28f 	ldclcc	2, cr12, [r5, #-572]!	@ 0xfffffdc4

20000144 <motor6_config>:
20000144:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
20000148:	000001f4 	strdeq	r0, [r0], -r4
2000014c:	46b40000 	ldrtmi	r0, [r4], r0
20000150:	43c80000 	bicmi	r0, r8, #0
20000154:	42c80000 	sbcmi	r0, r8, #0
20000158:	3f800000 	svccc	0x00800000
2000015c:	3f800000 	svccc	0x00800000

20000160 <motor5_config>:
20000160:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
20000164:	000001f4 	strdeq	r0, [r0], -r4
20000168:	46b40000 	ldrtmi	r0, [r4], r0
2000016c:	43c80000 	bicmi	r0, r8, #0
20000170:	41a00000 	movmi	r0, r0
20000174:	3f800000 	svccc	0x00800000
20000178:	3f800000 	svccc	0x00800000

2000017c <motor4_config>:
2000017c:	00000001 	andeq	r0, r0, r1
20000180:	000001f4 	strdeq	r0, [r0], -r4
20000184:	46b40000 	ldrtmi	r0, [r4], r0
20000188:	43c80000 	bicmi	r0, r8, #0
2000018c:	43200000 	nopmi	{0}	@ <UNPREDICTABLE>
20000190:	3f800000 	svccc	0x00800000
20000194:	3f800000 	svccc	0x00800000

20000198 <motor3_config>:
20000198:	00000001 	andeq	r0, r0, r1
2000019c:	000001f4 	strdeq	r0, [r0], -r4
200001a0:	46b40000 	ldrtmi	r0, [r4], r0
200001a4:	43c80000 	bicmi	r0, r8, #0
200001a8:	41400000 	mrsmi	r0, (UNDEF: 64)
200001ac:	3f800000 	svccc	0x00800000
200001b0:	3f800000 	svccc	0x00800000

200001b4 <motor2_config>:
200001b4:	00000001 	andeq	r0, r0, r1
200001b8:	000001f4 	strdeq	r0, [r0], -r4
200001bc:	46b40000 	ldrtmi	r0, [r4], r0
200001c0:	43c80000 	bicmi	r0, r8, #0
200001c4:	00000000 	andeq	r0, r0, r0
200001c8:	3f800000 	svccc	0x00800000
200001cc:	3f800000 	svccc	0x00800000

200001d0 <motor1_config>:
200001d0:	00000001 	andeq	r0, r0, r1
200001d4:	000001f4 	strdeq	r0, [r0], -r4
200001d8:	46b40000 	ldrtmi	r0, [r4], r0
200001dc:	43c80000 	bicmi	r0, r8, #0
200001e0:	00000000 	andeq	r0, r0, r0
200001e4:	3f800000 	svccc	0x00800000
200001e8:	3f800000 	svccc	0x00800000

200001ec <motor0_config>:
200001ec:	00000001 	andeq	r0, r0, r1
200001f0:	000001f4 	strdeq	r0, [r0], -r4
200001f4:	46b40000 	ldrtmi	r0, [r4], r0
200001f8:	43c80000 	bicmi	r0, r8, #0
200001fc:	00000000 	andeq	r0, r0, r0
20000200:	3f800000 	svccc	0x00800000
20000204:	3f800000 	svccc	0x00800000

20000208 <_initial.5>:
20000208:	c1a00000 	movgt	r0, r0
2000020c:	c1200000 			@ <UNDEFINED> instruction: 0xc1200000
20000210:	42c80000 	sbcmi	r0, r8, #0
20000214:	00000000 	andeq	r0, r0, r0
20000218:	41f00000 	mvnsmi	r0, r0
2000021c:	41f00000 	mvnsmi	r0, r0
20000220:	41f00000 	mvnsmi	r0, r0
20000224:	00000000 	andeq	r0, r0, r0

20000228 <start_time>:
20000228:	00000000 	andeq	r0, r0, r0
2000022c:	80000000 	andhi	r0, r0, r0

20000230 <last_read_physical_time>:
20000230:	00000000 	andeq	r0, r0, r0
20000234:	80000000 	andhi	r0, r0, r0

20000238 <duration>:
20000238:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
2000023c:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff

20000240 <print_message_level>:
20000240:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff

20000244 <_lf_my_fed_id>:
20000244:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff

20000248 <__atexit_recursive_mutex>:
20000248:	200003a9 	andcs	r0, r0, r9, lsr #7

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002d41 	andeq	r2, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000023 	andeq	r0, r0, r3, lsr #32
  10:	2d453705 	stclcs	7, cr3, [r5, #-20]	@ 0xffffffec
  14:	0d06004d 	stceq	0, cr0, [r6, #-308]	@ 0xfffffecc
  18:	02094d07 	andeq	r4, r9, #448	@ 0x1c0
  1c:	0412060a 	ldreq	r0, [r2], #-1546	@ 0xfffff9f6
  20:	01150114 	tsteq	r5, r4, lsl r1
  24:	01180317 	tsteq	r8, r7, lsl r3
  28:	011b011a 	tsteq	fp, sl, lsl r1
  2c:	Address 0x2c is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	00000014 	andeq	r0, r0, r4, lsl r0
      14:	00000000 	andeq	r0, r0, r0
      18:	08000a9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, fp}
      1c:	00000024 	andeq	r0, r0, r4, lsr #32
      20:	83080e41 	movwhi	r0, #36417	@ 0x8e41
      24:	00018e02 	andeq	r8, r1, r2, lsl #28
      28:	0000000c 	andeq	r0, r0, ip
      2c:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
      30:	7c020001 	stcvc	0, cr0, [r2], {1}
      34:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      38:	0000001c 	andeq	r0, r0, ip, lsl r0
      3c:	00000028 	andeq	r0, r0, r8, lsr #32
      40:	08000ac0 	stmdaeq	r0, {r6, r7, r9, fp}
      44:	0000006c 	andeq	r0, r0, ip, rrx
      48:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
      4c:	66018e02 	strvs	r8, [r1], -r2, lsl #28
      50:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
      54:	000b4200 	andeq	r4, fp, r0, lsl #4
      58:	0000000c 	andeq	r0, r0, ip
      5c:	00000028 	andeq	r0, r0, r8, lsr #32
      60:	08000b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp}
      64:	00000018 	andeq	r0, r0, r8, lsl r0
      68:	0000001c 	andeq	r0, r0, ip, lsl r0
      6c:	00000028 	andeq	r0, r0, r8, lsr #32
      70:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
      74:	00000040 	andeq	r0, r0, r0, asr #32
      78:	84080e44 	strhi	r0, [r8], #-3652	@ 0xfffff1bc
      7c:	52018e02 	andpl	r8, r1, #2, 28
      80:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
      84:	000b4200 	andeq	r4, fp, r0, lsl #4
      88:	00000014 	andeq	r0, r0, r4, lsl r0
      8c:	00000028 	andeq	r0, r0, r8, lsr #32
      90:	00000000 	andeq	r0, r0, r0
      94:	00000018 	andeq	r0, r0, r8, lsl r0
      98:	83080e41 	movwhi	r0, #36417	@ 0x8e41
      9c:	00018e02 	andeq	r8, r1, r2, lsl #28
      a0:	00000014 	andeq	r0, r0, r4, lsl r0
      a4:	00000028 	andeq	r0, r0, r8, lsr #32
      a8:	00000000 	andeq	r0, r0, r0
      ac:	00000018 	andeq	r0, r0, r8, lsl r0
      b0:	83080e41 	movwhi	r0, #36417	@ 0x8e41
      b4:	00018e02 	andeq	r8, r1, r2, lsl #28
      b8:	00000018 	andeq	r0, r0, r8, lsl r0
      bc:	00000028 	andeq	r0, r0, r8, lsr #32
      c0:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
      c4:	0000003c 	andeq	r0, r0, ip, lsr r0
      c8:	84080e41 	strhi	r0, [r8], #-3649	@ 0xfffff1bf
      cc:	54018e02 	strpl	r8, [r1], #-3586	@ 0xfffff1fe
      d0:	000ec4ce 	andeq	ip, lr, lr, asr #9
      d4:	0000000c 	andeq	r0, r0, ip
      d8:	00000028 	andeq	r0, r0, r8, lsr #32
      dc:	08000bc0 	stmdaeq	r0, {r6, r7, r8, r9, fp}
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	0000000c 	andeq	r0, r0, ip
      e8:	00000028 	andeq	r0, r0, r8, lsr #32
      ec:	08000bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp}
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	0000001c 	andeq	r0, r0, ip, lsl r0
      f8:	00000028 	andeq	r0, r0, r8, lsr #32
      fc:	00000000 	andeq	r0, r0, r0
     100:	000000a4 	andeq	r0, r0, r4, lsr #1
     104:	83180e41 	tsthi	r8, #1040	@ 0x410
     108:	85058406 	strhi	r8, [r5, #-1030]	@ 0xfffffbfa
     10c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     110:	00018e02 	andeq	r8, r1, r2, lsl #28
     114:	0000001c 	andeq	r0, r0, ip, lsl r0
     118:	00000028 	andeq	r0, r0, r8, lsr #32
     11c:	08000bd8 	stmdaeq	r0, {r3, r4, r6, r7, r8, r9, fp}
     120:	00000030 	andeq	r0, r0, r0, lsr r0
     124:	84080e41 	strhi	r0, [r8], #-3649	@ 0xfffff1bf
     128:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     12c:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     130:	000b4200 	andeq	r4, fp, r0, lsl #4
     134:	00000018 	andeq	r0, r0, r8, lsl r0
     138:	00000028 	andeq	r0, r0, r8, lsr #32
     13c:	00000000 	andeq	r0, r0, r0
     140:	0000001c 	andeq	r0, r0, ip, lsl r0
     144:	83080e41 	movwhi	r0, #36417	@ 0x8e41
     148:	44018e02 	strmi	r8, [r1], #-3586	@ 0xfffff1fe
     14c:	000ec3ce 	andeq	ip, lr, lr, asr #7
     150:	00000018 	andeq	r0, r0, r8, lsl r0
     154:	00000028 	andeq	r0, r0, r8, lsr #32
     158:	00000000 	andeq	r0, r0, r0
     15c:	0000001c 	andeq	r0, r0, ip, lsl r0
     160:	83080e41 	movwhi	r0, #36417	@ 0x8e41
     164:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     168:	000ec3ce 	andeq	ip, lr, lr, asr #7
     16c:	0000000c 	andeq	r0, r0, ip
     170:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     174:	7c020001 	stcvc	0, cr0, [r2], {1}
     178:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     17c:	00000020 	andeq	r0, r0, r0, lsr #32
     180:	0000016c 	andeq	r0, r0, ip, ror #2
     184:	08000c08 	stmdaeq	r0, {r3, sl, fp}
     188:	0000003c 	andeq	r0, r0, ip, lsr r0
     18c:	83200e42 			@ <UNDEFINED> instruction: 0x83200e42
     190:	85078408 	strhi	r8, [r7, #-1032]	@ 0xfffffbf8
     194:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     198:	89038804 	stmdbhi	r3, {r2, fp, pc}
     19c:	00018e02 	andeq	r8, r1, r2, lsl #28
     1a0:	0000000c 	andeq	r0, r0, ip
     1a4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     1a8:	7c020001 	stcvc	0, cr0, [r2], {1}
     1ac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1b0:	0000000c 	andeq	r0, r0, ip
     1b4:	000001a0 	andeq	r0, r0, r0, lsr #3
     1b8:	08000c44 	stmdaeq	r0, {r2, r6, sl, fp}
     1bc:	00000010 	andeq	r0, r0, r0, lsl r0
     1c0:	0000000c 	andeq	r0, r0, ip
     1c4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     1c8:	7c020001 	stcvc	0, cr0, [r2], {1}
     1cc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1d0:	00000018 	andeq	r0, r0, r8, lsl r0
     1d4:	000001c0 	andeq	r0, r0, r0, asr #3
     1d8:	08000c54 	stmdaeq	r0, {r2, r4, r6, sl, fp}
     1dc:	00000048 	andeq	r0, r0, r8, asr #32
     1e0:	84100e41 	ldrhi	r0, [r0], #-3649	@ 0xfffff1bf
     1e4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     1e8:	00018e02 	andeq	r8, r1, r2, lsl #28
     1ec:	0000000c 	andeq	r0, r0, ip
     1f0:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     1f4:	7c020001 	stcvc	0, cr0, [r2], {1}
     1f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1fc:	0000000c 	andeq	r0, r0, ip
     200:	000001ec 	andeq	r0, r0, ip, ror #3
     204:	00000000 	andeq	r0, r0, r0
     208:	00000002 	andeq	r0, r0, r2
     20c:	0000000c 	andeq	r0, r0, ip
     210:	000001ec 	andeq	r0, r0, ip, ror #3
     214:	08000c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp}
     218:	00000002 	andeq	r0, r0, r2
     21c:	0000000c 	andeq	r0, r0, ip
     220:	000001ec 	andeq	r0, r0, ip, ror #3
     224:	00000000 	andeq	r0, r0, r0
     228:	00000002 	andeq	r0, r0, r2
     22c:	0000000c 	andeq	r0, r0, ip
     230:	000001ec 	andeq	r0, r0, ip, ror #3
     234:	00000000 	andeq	r0, r0, r0
     238:	00000002 	andeq	r0, r0, r2
     23c:	0000000c 	andeq	r0, r0, ip
     240:	000001ec 	andeq	r0, r0, ip, ror #3
     244:	00000000 	andeq	r0, r0, r0
     248:	00000002 	andeq	r0, r0, r2
     24c:	0000000c 	andeq	r0, r0, ip
     250:	000001ec 	andeq	r0, r0, ip, ror #3
     254:	08000c9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, sl, fp}
     258:	00000002 	andeq	r0, r0, r2
     25c:	0000000c 	andeq	r0, r0, ip
     260:	000001ec 	andeq	r0, r0, ip, ror #3
     264:	00000000 	andeq	r0, r0, r0
     268:	00000004 	andeq	r0, r0, r4
     26c:	0000000c 	andeq	r0, r0, ip
     270:	000001ec 	andeq	r0, r0, ip, ror #3
     274:	00000000 	andeq	r0, r0, r0
     278:	00000004 	andeq	r0, r0, r4
     27c:	0000000c 	andeq	r0, r0, ip
     280:	000001ec 	andeq	r0, r0, ip, ror #3
     284:	00000000 	andeq	r0, r0, r0
     288:	00000002 	andeq	r0, r0, r2
     28c:	0000000c 	andeq	r0, r0, ip
     290:	000001ec 	andeq	r0, r0, ip, ror #3
     294:	08000ca0 	stmdaeq	r0, {r5, r7, sl, fp}
     298:	00000002 	andeq	r0, r0, r2
     29c:	0000000c 	andeq	r0, r0, ip
     2a0:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     2a4:	7c020001 	stcvc	0, cr0, [r2], {1}
     2a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2ac:	00000018 	andeq	r0, r0, r8, lsl r0
     2b0:	0000029c 	muleq	r0, ip, r2
     2b4:	08000ca4 	stmdaeq	r0, {r2, r5, r7, sl, fp}
     2b8:	00000044 	andeq	r0, r0, r4, asr #32
     2bc:	84100e41 	ldrhi	r0, [r0], #-3649	@ 0xfffff1bf
     2c0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     2c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     2c8:	00000020 	andeq	r0, r0, r0, lsr #32
     2cc:	0000029c 	muleq	r0, ip, r2
     2d0:	08000ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp}
     2d4:	00000100 	andeq	r0, r0, r0, lsl #2
     2d8:	83200e42 			@ <UNDEFINED> instruction: 0x83200e42
     2dc:	85078408 	strhi	r8, [r7, #-1032]	@ 0xfffffbf8
     2e0:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     2e4:	89038804 	stmdbhi	r3, {r2, fp, pc}
     2e8:	00018e02 	andeq	r8, r1, r2, lsl #28
     2ec:	0000000c 	andeq	r0, r0, ip
     2f0:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     2f4:	7c020001 	stcvc	0, cr0, [r2], {1}
     2f8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2fc:	0000001c 	andeq	r0, r0, ip, lsl r0
     300:	000002ec 	andeq	r0, r0, ip, ror #5
     304:	08000de8 	stmdaeq	r0, {r3, r5, r6, r7, r8, sl, fp}
     308:	00000108 	andeq	r0, r0, r8, lsl #2
     30c:	84180e44 	ldrhi	r0, [r8], #-3652	@ 0xfffff1bc
     310:	86058506 	strhi	r8, [r5], -r6, lsl #10
     314:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     318:	00018e02 	andeq	r8, r1, r2, lsl #28
     31c:	00000018 	andeq	r0, r0, r8, lsl r0
     320:	000002ec 	andeq	r0, r0, ip, ror #5
     324:	08000ef0 	stmdaeq	r0, {r4, r5, r6, r7, r9, sl, fp}
     328:	00000050 	andeq	r0, r0, r0, asr r0
     32c:	83100e41 	tsthi	r0, #1040	@ 0x410
     330:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     334:	00018e02 	andeq	r8, r1, r2, lsl #28
     338:	0000000c 	andeq	r0, r0, ip
     33c:	000002ec 	andeq	r0, r0, ip, ror #5
     340:	08000f40 	stmdaeq	r0, {r6, r8, r9, sl, fp}
     344:	00000028 	andeq	r0, r0, r8, lsr #32
     348:	0000000c 	andeq	r0, r0, ip
     34c:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     350:	7c020001 	stcvc	0, cr0, [r2], {1}
     354:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     358:	0000000c 	andeq	r0, r0, ip
     35c:	00000348 	andeq	r0, r0, r8, asr #6
     360:	08000f68 	stmdaeq	r0, {r3, r5, r6, r8, r9, sl, fp}
     364:	0000000c 	andeq	r0, r0, ip
     368:	0000000c 	andeq	r0, r0, ip
     36c:	00000348 	andeq	r0, r0, r8, asr #6
     370:	08000f74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, fp}
     374:	0000000c 	andeq	r0, r0, ip
     378:	0000000c 	andeq	r0, r0, ip
     37c:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     380:	7c020001 	stcvc	0, cr0, [r2], {1}
     384:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     388:	00000014 	andeq	r0, r0, r4, lsl r0
     38c:	00000378 	andeq	r0, r0, r8, ror r3
     390:	08000f80 	stmdaeq	r0, {r7, r8, r9, sl, fp}
     394:	00000022 	andeq	r0, r0, r2, lsr #32
     398:	84080e41 	strhi	r0, [r8], #-3649	@ 0xfffff1bf
     39c:	00018e02 	andeq	r8, r1, r2, lsl #28
     3a0:	0000000c 	andeq	r0, r0, ip
     3a4:	00000378 	andeq	r0, r0, r8, ror r3
     3a8:	00000000 	andeq	r0, r0, r0
     3ac:	00000004 	andeq	r0, r0, r4
     3b0:	00000024 	andeq	r0, r0, r4, lsr #32
     3b4:	00000378 	andeq	r0, r0, r8, ror r3
     3b8:	08000fa2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sl, fp}
     3bc:	00000038 	andeq	r0, r0, r8, lsr r0
     3c0:	84180e42 	ldrhi	r0, [r8], #-3650	@ 0xfffff1be
     3c4:	86058506 	strhi	r8, [r5], -r6, lsl #10
     3c8:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     3cc:	58018e02 	stmdapl	r1, {r1, r9, sl, fp, pc}
     3d0:	c6c7c8ce 	strbgt	ip, [r7], lr, asr #17
     3d4:	000ec4c5 	andeq	ip, lr, r5, asr #9
     3d8:	00000014 	andeq	r0, r0, r4, lsl r0
     3dc:	00000378 	andeq	r0, r0, r8, ror r3
     3e0:	08000fda 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, sl, fp}
     3e4:	00000024 	andeq	r0, r0, r4, lsr #32
     3e8:	84080e41 	strhi	r0, [r8], #-3649	@ 0xfffff1bf
     3ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     3f0:	0000000c 	andeq	r0, r0, ip
     3f4:	00000378 	andeq	r0, r0, r8, ror r3
     3f8:	08000ffe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
     3fc:	00000008 	andeq	r0, r0, r8
     400:	0000000c 	andeq	r0, r0, ip
     404:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     408:	7c020001 	stcvc	0, cr0, [r2], {1}
     40c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     410:	00000018 	andeq	r0, r0, r8, lsl r0
     414:	00000400 	andeq	r0, r0, r0, lsl #8
     418:	08001008 	stmdaeq	r0, {r3, ip}
     41c:	00000024 	andeq	r0, r0, r4, lsr #32
     420:	83100e41 	tsthi	r0, #1040	@ 0x410
     424:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     428:	00018e02 	andeq	r8, r1, r2, lsl #28
     42c:	0000000c 	andeq	r0, r0, ip
     430:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     434:	7c020001 	stcvc	0, cr0, [r2], {1}
     438:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     43c:	00000018 	andeq	r0, r0, r8, lsl r0
     440:	0000042c 	andeq	r0, r0, ip, lsr #8
     444:	0800102c 	stmdaeq	r0, {r2, r3, r5, ip}
     448:	00000024 	andeq	r0, r0, r4, lsr #32
     44c:	83100e41 	tsthi	r0, #1040	@ 0x410
     450:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     454:	00018e02 	andeq	r8, r1, r2, lsl #28
     458:	0000000c 	andeq	r0, r0, ip
     45c:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     460:	7c020001 	stcvc	0, cr0, [r2], {1}
     464:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     468:	00000018 	andeq	r0, r0, r8, lsl r0
     46c:	00000458 	andeq	r0, r0, r8, asr r4
     470:	08001050 	stmdaeq	r0, {r4, r6, ip}
     474:	00000020 	andeq	r0, r0, r0, lsr #32
     478:	83100e41 	tsthi	r0, #1040	@ 0x410
     47c:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     480:	00018e02 	andeq	r8, r1, r2, lsl #28
     484:	0000000c 	andeq	r0, r0, ip
     488:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     48c:	7c020001 	stcvc	0, cr0, [r2], {1}
     490:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     494:	00000018 	andeq	r0, r0, r8, lsl r0
     498:	00000484 	andeq	r0, r0, r4, lsl #9
     49c:	08001070 	stmdaeq	r0, {r4, r5, r6, ip}
     4a0:	00000024 	andeq	r0, r0, r4, lsr #32
     4a4:	83100e41 	tsthi	r0, #1040	@ 0x410
     4a8:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     4ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     4b0:	0000000c 	andeq	r0, r0, ip
     4b4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     4b8:	7c020001 	stcvc	0, cr0, [r2], {1}
     4bc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4c0:	00000018 	andeq	r0, r0, r8, lsl r0
     4c4:	000004b0 			@ <UNDEFINED> instruction: 0x000004b0
     4c8:	08001094 	stmdaeq	r0, {r2, r4, r7, ip}
     4cc:	00000020 	andeq	r0, r0, r0, lsr #32
     4d0:	83100e41 	tsthi	r0, #1040	@ 0x410
     4d4:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     4d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     4dc:	0000000c 	andeq	r0, r0, ip
     4e0:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     4e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     4e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     4ec:	00000024 	andeq	r0, r0, r4, lsr #32
     4f0:	000004dc 	ldrdeq	r0, [r0], -ip
     4f4:	00000000 	andeq	r0, r0, r0
     4f8:	000000bc 	strheq	r0, [r0], -ip
     4fc:	84100e44 	ldrhi	r0, [r0], #-3652	@ 0xfffff1bc
     500:	86038504 	strhi	r8, [r3], -r4, lsl #10
     504:	02018e02 	andeq	r8, r1, #2, 28
     508:	c6ce0a55 			@ <UNDEFINED> instruction: 0xc6ce0a55
     50c:	000ec4c5 	andeq	ip, lr, r5, asr #9
     510:	00000b41 	andeq	r0, r0, r1, asr #22
     514:	0000000c 	andeq	r0, r0, ip
     518:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     51c:	7c020001 	stcvc	0, cr0, [r2], {1}
     520:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     524:	00000024 	andeq	r0, r0, r4, lsr #32
     528:	00000514 	andeq	r0, r0, r4, lsl r5
     52c:	080010b4 	stmdaeq	r0, {r2, r4, r5, r7, ip}
     530:	00000094 	muleq	r0, r4, r0
     534:	83100e41 	tsthi	r0, #1040	@ 0x410
     538:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     53c:	53018e02 	movwpl	r8, #7682	@ 0x1e02
     540:	c4c5ce0a 	strbgt	ip, [r5], #3594	@ 0xe0a
     544:	42000ec3 	andmi	r0, r0, #3120	@ 0xc30
     548:	0000000b 	andeq	r0, r0, fp
     54c:	0000000c 	andeq	r0, r0, ip
     550:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     554:	7c020001 	stcvc	0, cr0, [r2], {1}
     558:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     55c:	0000001c 	andeq	r0, r0, ip, lsl r0
     560:	0000054c 	andeq	r0, r0, ip, asr #10
     564:	080001d0 	stmdaeq	r0, {r4, r6, r7, r8}
     568:	00000282 	andeq	r0, r0, r2, lsl #5
     56c:	0c0e470a 	stceq	7, cr4, [lr], {10}
     570:	02850384 	addeq	r0, r5, #132, 6	@ 0x10000002
     574:	3a03018e 	bcc	c0bb4 <_Min_Stack_Size+0xc07b4>
     578:	00000b01 	andeq	r0, r0, r1, lsl #22
     57c:	00000018 	andeq	r0, r0, r8, lsl r0
     580:	0000054c 	andeq	r0, r0, ip, asr #10
     584:	08000454 	stmdaeq	r0, {r2, r4, r6, sl}
     588:	0000001e 	andeq	r0, r0, lr, lsl r0
     58c:	0c0e460a 	stceq	6, cr4, [lr], {10}
     590:	02850384 	addeq	r0, r5, #132, 6	@ 0x10000002
     594:	0b49018e 	bleq	1240bd4 <_Min_Stack_Size+0x12407d4>
     598:	00000018 	andeq	r0, r0, r8, lsl r0
     59c:	0000054c 	andeq	r0, r0, ip, asr #10
     5a0:	08000474 	stmdaeq	r0, {r2, r4, r5, r6, sl}
     5a4:	00000022 	andeq	r0, r0, r2, lsr #32
     5a8:	0c0e460a 	stceq	6, cr4, [lr], {10}
     5ac:	02850384 	addeq	r0, r5, #132, 6	@ 0x10000002
     5b0:	0b4b018e 	bleq	12c0bf0 <_Min_Stack_Size+0x12c07f0>
     5b4:	00000018 	andeq	r0, r0, r8, lsl r0
     5b8:	0000054c 	andeq	r0, r0, ip, asr #10
     5bc:	08000498 	stmdaeq	r0, {r3, r4, r7, sl}
     5c0:	00000042 	andeq	r0, r0, r2, asr #32
     5c4:	0c0e5a0a 			@ <UNDEFINED> instruction: 0x0c0e5a0a
     5c8:	02850384 	addeq	r0, r5, #132, 6	@ 0x10000002
     5cc:	0b47018e 	bleq	11c0c0c <_Min_Stack_Size+0x11c080c>
     5d0:	00000024 	andeq	r0, r0, r4, lsr #32
     5d4:	0000054c 	andeq	r0, r0, ip, asr #10
     5d8:	080004dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl}
     5dc:	0000006a 	andeq	r0, r0, sl, rrx
     5e0:	0e450a0a 	vmlaeq.f32	s1, s10, s20
     5e4:	8503840c 	strhi	r8, [r3, #-1036]	@ 0xfffffbf4
     5e8:	43018e02 	movwmi	r8, #7682	@ 0x1e02
     5ec:	0c0e450b 	stceq	5, cr4, [lr], {11}
     5f0:	02850384 	addeq	r0, r5, #132, 6	@ 0x10000002
     5f4:	0b68018e 	bleq	1a00c34 <_Min_Stack_Size+0x1a00834>
     5f8:	0000000c 	andeq	r0, r0, ip
     5fc:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     600:	7c020001 	stcvc	0, cr0, [r2], {1}
     604:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     608:	0000001c 	andeq	r0, r0, ip, lsl r0
     60c:	000005f8 	strdeq	r0, [r0], -r8
     610:	08000548 	stmdaeq	r0, {r3, r6, r8, sl}
     614:	0000008a 	andeq	r0, r0, sl, lsl #1
     618:	040e4c0a 	streq	r4, [lr], #-3082	@ 0xfffff3f6
     61c:	0e410a4a 	vmlseq.f32	s1, s2, s20
     620:	520b5b00 	andpl	r5, fp, #0, 22
     624:	0b41000e 	bleq	1040664 <_Min_Stack_Size+0x1040264>
     628:	00000018 	andeq	r0, r0, r8, lsl r0
     62c:	000005f8 	strdeq	r0, [r0], -r8
     630:	080005d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl}
     634:	00000020 	andeq	r0, r0, r0, lsr #32
     638:	080e490a 	stmdaeq	lr, {r1, r3, r8, fp, lr}
     63c:	018e0280 	orreq	r0, lr, r0, lsl #5
     640:	00000b47 	andeq	r0, r0, r7, asr #22
     644:	00000014 	andeq	r0, r0, r4, lsl r0
     648:	000005f8 	strdeq	r0, [r0], -r8
     64c:	080005f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl}
     650:	00000012 	andeq	r0, r0, r2, lsl r0
     654:	080e420a 	stmdaeq	lr, {r1, r3, r9, lr}
     658:	0b47028e 	bleq	11c1098 <_Min_Stack_Size+0x11c0c98>
     65c:	00000014 	andeq	r0, r0, r4, lsl r0
     660:	000005f8 	strdeq	r0, [r0], -r8
     664:	08000608 	stmdaeq	r0, {r3, r9, sl}
     668:	00000012 	andeq	r0, r0, r2, lsl r0
     66c:	080e420a 	stmdaeq	lr, {r1, r3, r9, lr}
     670:	0b47028e 	bleq	11c10b0 <_Min_Stack_Size+0x11c0cb0>
     674:	00000014 	andeq	r0, r0, r4, lsl r0
     678:	000005f8 	strdeq	r0, [r0], -r8
     67c:	0800061c 	stmdaeq	r0, {r2, r3, r4, r9, sl}
     680:	00000012 	andeq	r0, r0, r2, lsl r0
     684:	080e420a 	stmdaeq	lr, {r1, r3, r9, lr}
     688:	0b47028e 	bleq	11c10c8 <_Min_Stack_Size+0x11c0cc8>
     68c:	00000014 	andeq	r0, r0, r4, lsl r0
     690:	000005f8 	strdeq	r0, [r0], -r8
     694:	08000630 	stmdaeq	r0, {r4, r5, r9, sl}
     698:	00000012 	andeq	r0, r0, r2, lsl r0
     69c:	080e420a 	stmdaeq	lr, {r1, r3, r9, lr}
     6a0:	0b47028e 	bleq	11c10e0 <_Min_Stack_Size+0x11c0ce0>
     6a4:	00000014 	andeq	r0, r0, r4, lsl r0
     6a8:	000005f8 	strdeq	r0, [r0], -r8
     6ac:	08000644 	stmdaeq	r0, {r2, r6, r9, sl}
     6b0:	00000012 	andeq	r0, r0, r2, lsl r0
     6b4:	080e420a 	stmdaeq	lr, {r1, r3, r9, lr}
     6b8:	0b47028e 	bleq	11c10f8 <_Min_Stack_Size+0x11c0cf8>
     6bc:	0000000c 	andeq	r0, r0, ip
     6c0:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     6c4:	7c020001 	stcvc	0, cr0, [r2], {1}
     6c8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     6cc:	00000010 	andeq	r0, r0, r0, lsl r0
     6d0:	000006bc 			@ <UNDEFINED> instruction: 0x000006bc
     6d4:	08000658 	stmdaeq	r0, {r3, r4, r6, r9, sl}
     6d8:	0000016c 	andeq	r0, r0, ip, ror #2
     6dc:	0bb6020a 	bleq	fed80f0c <_estack+0xded60f0c>
     6e0:	00000010 	andeq	r0, r0, r0, lsl r0
     6e4:	000006bc 			@ <UNDEFINED> instruction: 0x000006bc
     6e8:	080007c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl}
     6ec:	00000024 	andeq	r0, r0, r4, lsr #32
     6f0:	000b520a 	andeq	r5, fp, sl, lsl #4
     6f4:	00000010 	andeq	r0, r0, r0, lsl r0
     6f8:	000006bc 			@ <UNDEFINED> instruction: 0x000006bc
     6fc:	080007e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sl}
     700:	0000008c 	andeq	r0, r0, ip, lsl #1
     704:	0b46020a 	bleq	1180f34 <_Min_Stack_Size+0x1180b34>
     708:	0000000c 	andeq	r0, r0, ip
     70c:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     710:	7c020001 	stcvc	0, cr0, [r2], {1}
     714:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     718:	00000030 	andeq	r0, r0, r0, lsr r0
     71c:	00000708 	andeq	r0, r0, r8, lsl #14
     720:	08000874 	stmdaeq	r0, {r2, r4, r5, r6, fp}
     724:	000000a0 	andeq	r0, r0, r0, lsr #1
     728:	8e100e55 	mrchi	14, 0, r0, cr0, cr5, {2}
     72c:	450a4603 	strmi	r4, [sl, #-1539]	@ 0xfffff9fd
     730:	41100ece 	tstmi	r0, lr, asr #29
     734:	450a470b 	strmi	r4, [sl, #-1803]	@ 0xfffff8f5
     738:	47100ece 	ldrmi	r0, [r0, -lr, asr #29]
     73c:	450a450b 	strmi	r4, [sl, #-1291]	@ 0xfffffaf5
     740:	44100ece 	ldrmi	r0, [r0], #-3790	@ 0xfffff132
     744:	0ece4a0b 	vdiveq.f32	s9, s28, s22
     748:	00000010 	andeq	r0, r0, r0, lsl r0
     74c:	0000000c 	andeq	r0, r0, ip
     750:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     754:	7c020001 	stcvc	0, cr0, [r2], {1}
     758:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     75c:	00000018 	andeq	r0, r0, r8, lsl r0
     760:	0000074c 	andeq	r0, r0, ip, asr #14
     764:	08000914 	stmdaeq	r0, {r2, r4, r8, fp}
     768:	00000030 	andeq	r0, r0, r0, lsr r0
     76c:	8e100e50 	mrchi	14, 0, r0, cr0, cr0, {2}
     770:	0ece4703 	cdpeq	7, 12, cr4, cr14, cr3, {0}
     774:	00000010 	andeq	r0, r0, r0, lsl r0
     778:	0000000c 	andeq	r0, r0, ip
     77c:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     780:	7c020001 	stcvc	0, cr0, [r2], {1}
     784:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     788:	00000020 	andeq	r0, r0, r0, lsr #32
     78c:	00000778 	andeq	r0, r0, r8, ror r7
     790:	0800cb7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, lr, pc}
     794:	000002bc 			@ <UNDEFINED> instruction: 0x000002bc
     798:	84200e42 	strthi	r0, [r0], #-3650	@ 0xfffff1be
     79c:	86078508 	strhi	r8, [r7], -r8, lsl #10
     7a0:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     7a4:	8a038904 	bhi	e2bbc <_Min_Stack_Size+0xe27bc>
     7a8:	00018e02 	andeq	r8, r1, r2, lsl #28
     7ac:	0000000c 	andeq	r0, r0, ip
     7b0:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     7b4:	7c020001 	stcvc	0, cr0, [r2], {1}
     7b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7bc:	0000000c 	andeq	r0, r0, ip
     7c0:	000007ac 	andeq	r0, r0, ip, lsr #15
     7c4:	0800ce38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, lr, pc}
     7c8:	0000000c 	andeq	r0, r0, ip
     7cc:	0000000c 	andeq	r0, r0, ip
     7d0:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     7d4:	7c020001 	stcvc	0, cr0, [r2], {1}
     7d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7dc:	0000000c 	andeq	r0, r0, ip
     7e0:	000007cc 	andeq	r0, r0, ip, asr #15
     7e4:	0800ce44 	stmdaeq	r0, {r2, r6, r9, sl, fp, lr, pc}
     7e8:	00000008 	andeq	r0, r0, r8
     7ec:	0000000c 	andeq	r0, r0, ip
     7f0:	000007cc 	andeq	r0, r0, ip, asr #15
     7f4:	00000000 	andeq	r0, r0, r0
     7f8:	00000008 	andeq	r0, r0, r8
     7fc:	0000000c 	andeq	r0, r0, ip
     800:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     804:	7c020001 	stcvc	0, cr0, [r2], {1}
     808:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     80c:	0000000c 	andeq	r0, r0, ip
     810:	000007fc 	strdeq	r0, [r0], -ip
     814:	0800ce4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp, lr, pc}
     818:	00000010 	andeq	r0, r0, r0, lsl r0
     81c:	0000000c 	andeq	r0, r0, ip
     820:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     824:	7c020001 	stcvc	0, cr0, [r2], {1}
     828:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     82c:	00000018 	andeq	r0, r0, r8, lsl r0
     830:	0000081c 	andeq	r0, r0, ip, lsl r8
     834:	0800ce5c 	stmdaeq	r0, {r2, r3, r4, r6, r9, sl, fp, lr, pc}
     838:	00000028 	andeq	r0, r0, r8, lsr #32
     83c:	84100e41 	ldrhi	r0, [r0], #-3649	@ 0xfffff1bf
     840:	86038504 	strhi	r8, [r3], -r4, lsl #10
     844:	00018e02 	andeq	r8, r1, r2, lsl #28
     848:	0000000c 	andeq	r0, r0, ip
     84c:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     850:	7c020001 	stcvc	0, cr0, [r2], {1}
     854:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     858:	0000001c 	andeq	r0, r0, ip, lsl r0
     85c:	00000848 	andeq	r0, r0, r8, asr #16
     860:	0800ce84 	stmdaeq	r0, {r2, r7, r9, sl, fp, lr, pc}
     864:	0000002e 	andeq	r0, r0, lr, lsr #32
     868:	84040e44 	strhi	r0, [r4], #-3652	@ 0xfffff1bc
     86c:	c40a4901 	strgt	r4, [sl], #-2305	@ 0xfffff6ff
     870:	0b42000e 	bleq	10808b0 <_Min_Stack_Size+0x10804b0>
     874:	000ec447 	andeq	ip, lr, r7, asr #8
     878:	0000001c 	andeq	r0, r0, ip, lsl r0
     87c:	00000848 	andeq	r0, r0, r8, asr #16
     880:	0800ceb2 	stmdaeq	r0, {r1, r4, r5, r7, r9, sl, fp, lr, pc}
     884:	00000024 	andeq	r0, r0, r4, lsr #32
     888:	83180e41 	tsthi	r8, #1040	@ 0x410
     88c:	85058406 	strhi	r8, [r5, #-1030]	@ 0xfffffbfa
     890:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     894:	00018e02 	andeq	r8, r1, r2, lsl #28
     898:	00000014 	andeq	r0, r0, r4, lsl r0
     89c:	00000848 	andeq	r0, r0, r8, asr #16
     8a0:	00000000 	andeq	r0, r0, r0
     8a4:	0000001a 	andeq	r0, r0, sl, lsl r0
     8a8:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
     8ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     8b0:	0000002c 	andeq	r0, r0, ip, lsr #32
     8b4:	00000848 	andeq	r0, r0, r8, asr #16
     8b8:	0800ced8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, fp, lr, pc}
     8bc:	00000230 	andeq	r0, r0, r0, lsr r2
     8c0:	84240e42 	strthi	r0, [r4], #-3650	@ 0xfffff1be
     8c4:	86088509 	strhi	r8, [r8], -r9, lsl #10
     8c8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     8cc:	8a048905 	bhi	122ce8 <_Min_Stack_Size+0x1228e8>
     8d0:	8e028b03 	vmlahi.f64	d8, d2, d3
     8d4:	980e4201 	stmdals	lr, {r0, r9, lr}
     8d8:	0e0a6101 	cdpeq	1, 0, cr6, cr10, cr1, {0}
     8dc:	000b4224 	andeq	r4, fp, r4, lsr #4
     8e0:	0000000c 	andeq	r0, r0, ip
     8e4:	00000848 	andeq	r0, r0, r8, asr #16
     8e8:	0800d108 	stmdaeq	r0, {r3, r8, ip, lr, pc}
     8ec:	00000014 	andeq	r0, r0, r4, lsl r0
     8f0:	0000000c 	andeq	r0, r0, ip
     8f4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     8f8:	7c020001 	stcvc	0, cr0, [r2], {1}
     8fc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     900:	0000000c 	andeq	r0, r0, ip
     904:	000008f0 	strdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
     908:	0800d11c 	stmdaeq	r0, {r2, r3, r4, r8, ip, lr, pc}
     90c:	00000010 	andeq	r0, r0, r0, lsl r0
     910:	0000000c 	andeq	r0, r0, ip
     914:	000008f0 	strdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
     918:	0800d12c 	stmdaeq	r0, {r2, r3, r5, r8, ip, lr, pc}
     91c:	00000010 	andeq	r0, r0, r0, lsl r0
     920:	0000000c 	andeq	r0, r0, ip
     924:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     928:	7c020001 	stcvc	0, cr0, [r2], {1}
     92c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     930:	00000020 	andeq	r0, r0, r0, lsr #32
     934:	00000920 	andeq	r0, r0, r0, lsr #18
     938:	0800d13c 	stmdaeq	r0, {r2, r3, r4, r5, r8, ip, lr, pc}
     93c:	000000da 	ldrdeq	r0, [r0], -sl
     940:	84200e42 	strthi	r0, [r0], #-3650	@ 0xfffff1be
     944:	86078508 	strhi	r8, [r7], -r8, lsl #10
     948:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     94c:	8a038904 	bhi	e2d64 <_Min_Stack_Size+0xe2964>
     950:	00018e02 	andeq	r8, r1, r2, lsl #28
     954:	00000028 	andeq	r0, r0, r8, lsr #32
     958:	00000920 	andeq	r0, r0, r0, lsr #18
     95c:	0800d218 	stmdaeq	r0, {r3, r4, r9, ip, lr, pc}
     960:	0000023c 	andeq	r0, r0, ip, lsr r2
     964:	84300e42 	ldrthi	r0, [r0], #-3650	@ 0xfffff1be
     968:	86078508 	strhi	r8, [r7], -r8, lsl #10
     96c:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     970:	8a038904 	bhi	e2d88 <_Min_Stack_Size+0xe2988>
     974:	02018e02 	andeq	r8, r1, #2, 28
     978:	200e0aae 	andcs	r0, lr, lr, lsr #21
     97c:	00000b42 	andeq	r0, r0, r2, asr #22
     980:	0000000c 	andeq	r0, r0, ip
     984:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     988:	7c020001 	stcvc	0, cr0, [r2], {1}
     98c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     990:	00000030 	andeq	r0, r0, r0, lsr r0
     994:	00000980 	andeq	r0, r0, r0, lsl #19
     998:	00000000 	andeq	r0, r0, r0
     99c:	00000064 	andeq	r0, r0, r4, rrx
     9a0:	83040e41 	movwhi	r0, #20033	@ 0x4e41
     9a4:	100e4101 	andne	r4, lr, r1, lsl #2
     9a8:	03850484 	orreq	r0, r5, #132, 8	@ 0x84000000
     9ac:	0e42028e 	cdpeq	2, 4, cr0, cr2, cr14, {4}
     9b0:	0a470180 	beq	11c0fb8 <_Min_Stack_Size+0x11c0bb8>
     9b4:	ce42100e 	cdpgt	0, 4, cr1, cr2, cr14, {0}
     9b8:	040ec4c5 	streq	ip, [lr], #-1221	@ 0xfffffb3b
     9bc:	000ec341 	andeq	ip, lr, r1, asr #6
     9c0:	00000b41 	andeq	r0, r0, r1, asr #22
     9c4:	00000034 	andeq	r0, r0, r4, lsr r0
     9c8:	00000980 	andeq	r0, r0, r0, lsl #19
     9cc:	0800d454 	stmdaeq	r0, {r2, r4, r6, sl, ip, lr, pc}
     9d0:	0000006c 	andeq	r0, r0, ip, rrx
     9d4:	82080e41 	andhi	r0, r8, #1040	@ 0x410
     9d8:	41018302 	tstmi	r1, r2, lsl #6
     9dc:	0584140e 	streq	r1, [r4, #1038]	@ 0x40e
     9e0:	038e0485 	orreq	r0, lr, #-2063597568	@ 0x85000000
     9e4:	01880e44 	orreq	r0, r8, r4, asr #28
     9e8:	140e0a46 	strne	r0, [lr], #-2630	@ 0xfffff5ba
     9ec:	c4c5ce42 	strbgt	ip, [r5], #3650	@ 0xe42
     9f0:	c341080e 	movtgt	r0, #6158	@ 0x180e
     9f4:	41000ec2 	smlabtmi	r0, r2, lr, r0
     9f8:	0000000b 	andeq	r0, r0, fp
     9fc:	0000000c 	andeq	r0, r0, ip
     a00:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     a04:	7c020001 	stcvc	0, cr0, [r2], {1}
     a08:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a0c:	0000002c 	andeq	r0, r0, ip, lsr #32
     a10:	000009fc 	strdeq	r0, [r0], -ip
     a14:	00000000 	andeq	r0, r0, r0
     a18:	0000003c 	andeq	r0, r0, ip, lsr r0
     a1c:	82080e41 	andhi	r0, r8, #1040	@ 0x410
     a20:	41018302 	tstmi	r1, r2, lsl #6
     a24:	0484100e 	streq	r1, [r4], #14
     a28:	0e41038e 	cdpeq	3, 4, cr0, cr1, cr14, {4}
     a2c:	0e540180 	cdpeq	1, 5, cr0, cr4, cr0, {4}
     a30:	c4ce4210 	strbgt	r4, [lr], #528	@ 0x210
     a34:	c341080e 	movtgt	r0, #6158	@ 0x180e
     a38:	00000ec2 	andeq	r0, r0, r2, asr #29
     a3c:	00000030 	andeq	r0, r0, r0, lsr r0
     a40:	000009fc 	strdeq	r0, [r0], -ip
     a44:	0800d4c0 	stmdaeq	r0, {r6, r7, sl, ip, lr, pc}
     a48:	00000044 	andeq	r0, r0, r4, asr #32
     a4c:	810c0e41 	tsthi	ip, r1, asr #28
     a50:	83028203 	movwhi	r8, #8707	@ 0x2203
     a54:	140e4101 	strne	r4, [lr], #-257	@ 0xfffffeff
     a58:	048e0584 	streq	r0, [lr], #1412	@ 0x584
     a5c:	01880e41 	orreq	r0, r8, r1, asr #28
     a60:	42140e56 	andsmi	r0, r4, #1376	@ 0x560
     a64:	0c0ec4ce 	stceq	4, cr12, [lr], {206}	@ 0xce
     a68:	c1c2c341 	bicgt	ip, r2, r1, asr #6
     a6c:	0000000e 	andeq	r0, r0, lr
     a70:	0000000c 	andeq	r0, r0, ip
     a74:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     a78:	7c020001 	stcvc	0, cr0, [r2], {1}
     a7c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a80:	0000000c 	andeq	r0, r0, ip
     a84:	00000a70 	andeq	r0, r0, r0, ror sl
     a88:	0800d504 	stmdaeq	r0, {r2, r8, sl, ip, lr, pc}
     a8c:	00000010 	andeq	r0, r0, r0, lsl r0
     a90:	0000000c 	andeq	r0, r0, ip
     a94:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     a98:	7c020001 	stcvc	0, cr0, [r2], {1}
     a9c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     aa0:	00000028 	andeq	r0, r0, r8, lsr #32
     aa4:	00000a90 	muleq	r0, r0, sl
     aa8:	0800d514 	stmdaeq	r0, {r2, r4, r8, sl, ip, lr, pc}
     aac:	0000005c 	andeq	r0, r0, ip, asr r0
     ab0:	84180e42 	ldrhi	r0, [r8], #-3650	@ 0xfffff1be
     ab4:	86058506 	strhi	r8, [r5], -r6, lsl #10
     ab8:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     abc:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     ac0:	c7c8ce0a 	strbgt	ip, [r8, sl, lsl #28]
     ac4:	0ec4c5c6 	cdpeq	5, 12, cr12, cr4, cr6, {6}
     ac8:	000b4300 	andeq	r4, fp, r0, lsl #6
     acc:	0000000c 	andeq	r0, r0, ip
     ad0:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     ad4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ad8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     adc:	0000001c 	andeq	r0, r0, ip, lsl r0
     ae0:	00000acc 	andeq	r0, r0, ip, asr #21
     ae4:	0800d570 	stmdaeq	r0, {r4, r5, r6, r8, sl, ip, lr, pc}
     ae8:	0000007c 	andeq	r0, r0, ip, ror r0
     aec:	83180e41 	tsthi	r8, #1040	@ 0x410
     af0:	85058406 	strhi	r8, [r5, #-1030]	@ 0xfffffbfa
     af4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     af8:	00018e02 	andeq	r8, r1, r2, lsl #28
     afc:	0000000c 	andeq	r0, r0, ip
     b00:	00000acc 	andeq	r0, r0, ip, asr #21
     b04:	00000000 	andeq	r0, r0, r0
     b08:	00000010 	andeq	r0, r0, r0, lsl r0
     b0c:	0000000c 	andeq	r0, r0, ip
     b10:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     b14:	7c020001 	stcvc	0, cr0, [r2], {1}
     b18:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b1c:	00000020 	andeq	r0, r0, r0, lsr #32
     b20:	00000b0c 	andeq	r0, r0, ip, lsl #22
     b24:	0800d5ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, sl, ip, lr, pc}
     b28:	000000f4 	strdeq	r0, [r0], -r4
     b2c:	84200e43 	strthi	r0, [r0], #-3651	@ 0xfffff1bd
     b30:	86078508 	strhi	r8, [r7], -r8, lsl #10
     b34:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     b38:	8a038904 	bhi	e2f50 <_Min_Stack_Size+0xe2b50>
     b3c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b40:	0000000c 	andeq	r0, r0, ip
     b44:	00000b0c 	andeq	r0, r0, ip, lsl #22
     b48:	00000000 	andeq	r0, r0, r0
     b4c:	00000004 	andeq	r0, r0, r4
     b50:	0000000c 	andeq	r0, r0, ip
     b54:	00000b0c 	andeq	r0, r0, ip, lsl #22
     b58:	00000000 	andeq	r0, r0, r0
     b5c:	00000014 	andeq	r0, r0, r4, lsl r0
     b60:	0000000c 	andeq	r0, r0, ip
     b64:	00000b0c 	andeq	r0, r0, ip, lsl #22
     b68:	0800d6e0 	stmdaeq	r0, {r5, r6, r7, r9, sl, ip, lr, pc}
     b6c:	00000014 	andeq	r0, r0, r4, lsl r0
     b70:	0000000c 	andeq	r0, r0, ip
     b74:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     b78:	7c020001 	stcvc	0, cr0, [r2], {1}
     b7c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b80:	00000018 	andeq	r0, r0, r8, lsl r0
     b84:	00000b70 	andeq	r0, r0, r0, ror fp
     b88:	0800d6f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, ip, lr, pc}
     b8c:	000000ac 	andeq	r0, r0, ip, lsr #1
     b90:	83100e41 	tsthi	r0, #1040	@ 0x410
     b94:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     b98:	00018e02 	andeq	r8, r1, r2, lsl #28
     b9c:	0000000c 	andeq	r0, r0, ip
     ba0:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     ba4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ba8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bac:	00000020 	andeq	r0, r0, r0, lsr #32
     bb0:	00000b9c 	muleq	r0, ip, fp
     bb4:	0800d7a0 	stmdaeq	r0, {r5, r7, r8, r9, sl, ip, lr, pc}
     bb8:	0000004c 	andeq	r0, r0, ip, asr #32
     bbc:	84100e41 	ldrhi	r0, [r0], #-3649	@ 0xfffff1bf
     bc0:	86038504 	strhi	r8, [r3], -r4, lsl #10
     bc4:	45018e02 	strmi	r8, [r1, #-3586]	@ 0xfffff1fe
     bc8:	0a50680e 	beq	141ac08 <_Min_Stack_Size+0x141a808>
     bcc:	0b41100e 	bleq	1044c0c <_Min_Stack_Size+0x104480c>
     bd0:	00000020 	andeq	r0, r0, r0, lsr #32
     bd4:	00000b9c 	muleq	r0, ip, fp
     bd8:	0800d7ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, ip, lr, pc}
     bdc:	00000078 	andeq	r0, r0, r8, ror r0
     be0:	84200e42 	strthi	r0, [r0], #-3650	@ 0xfffff1be
     be4:	86048505 	strhi	r8, [r4], -r5, lsl #10
     be8:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     bec:	0e0a4b01 	vmlaeq.f64	d4, d10, d1
     bf0:	000b4114 	andeq	r4, fp, r4, lsl r1
     bf4:	0000000c 	andeq	r0, r0, ip
     bf8:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     bfc:	7c020001 	stcvc	0, cr0, [r2], {1}
     c00:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c04:	00000028 	andeq	r0, r0, r8, lsr #32
     c08:	00000bf4 	strdeq	r0, [r0], -r4
     c0c:	00000000 	andeq	r0, r0, r0
     c10:	0000001c 	andeq	r0, r0, ip, lsl r0
     c14:	810c0e41 	tsthi	ip, r1, asr #28
     c18:	83028203 	movwhi	r8, #8707	@ 0x2203
     c1c:	180e4101 	stmdane	lr, {r0, r8, lr}
     c20:	0e48048e 	cdpeq	4, 4, cr0, cr8, cr14, {4}
     c24:	0ece4210 	mcreq	2, 6, r4, cr14, cr0, {0}
     c28:	c2c3410c 	sbcgt	r4, r3, #12, 2
     c2c:	00000ec1 	andeq	r0, r0, r1, asr #29
     c30:	0000002c 	andeq	r0, r0, ip, lsr #32
     c34:	00000bf4 	strdeq	r0, [r0], -r4
     c38:	0800d864 	stmdaeq	r0, {r2, r5, r6, fp, ip, lr, pc}
     c3c:	00000024 	andeq	r0, r0, r4, lsr #32
     c40:	80100e41 	andshi	r0, r0, r1, asr #28
     c44:	82038104 	andhi	r8, r3, #4, 2
     c48:	41018302 	tstmi	r1, r2, lsl #6
     c4c:	058e200e 	streq	r2, [lr, #14]
     c50:	42140e4a 	andsmi	r0, r4, #1184	@ 0x4a0
     c54:	41100ece 	tstmi	r0, lr, asr #29
     c58:	c0c1c2c3 	sbcgt	ip, r1, r3, asr #5
     c5c:	0000000e 	andeq	r0, r0, lr
     c60:	0000000c 	andeq	r0, r0, ip
     c64:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     c68:	7c020001 	stcvc	0, cr0, [r2], {1}
     c6c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c70:	00000018 	andeq	r0, r0, r8, lsl r0
     c74:	00000c60 	andeq	r0, r0, r0, ror #24
     c78:	0800d888 	stmdaeq	r0, {r3, r7, fp, ip, lr, pc}
     c7c:	000000aa 	andeq	r0, r0, sl, lsr #1
     c80:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
     c84:	86038504 	strhi	r8, [r3], -r4, lsl #10
     c88:	00018e02 	andeq	r8, r1, r2, lsl #28
     c8c:	0000000c 	andeq	r0, r0, ip
     c90:	00000c60 	andeq	r0, r0, r0, ror #24
     c94:	0800d934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip, lr, pc}
     c98:	00000010 	andeq	r0, r0, r0, lsl r0
     c9c:	0000000c 	andeq	r0, r0, ip
     ca0:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     ca4:	7c020001 	stcvc	0, cr0, [r2], {1}
     ca8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     cac:	00000014 	andeq	r0, r0, r4, lsl r0
     cb0:	00000c9c 	muleq	r0, ip, ip
     cb4:	0800d944 	stmdaeq	r0, {r2, r6, r8, fp, ip, lr, pc}
     cb8:	00000034 	andeq	r0, r0, r4, lsr r0
     cbc:	84080e42 	strhi	r0, [r8], #-3650	@ 0xfffff1be
     cc0:	00018e02 	andeq	r8, r1, r2, lsl #28
     cc4:	0000000c 	andeq	r0, r0, ip
     cc8:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     ccc:	7c020001 	stcvc	0, cr0, [r2], {1}
     cd0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     cd4:	00000014 	andeq	r0, r0, r4, lsl r0
     cd8:	00000cc4 	andeq	r0, r0, r4, asr #25
     cdc:	0800d978 	stmdaeq	r0, {r3, r4, r5, r6, r8, fp, ip, lr, pc}
     ce0:	00000024 	andeq	r0, r0, r4, lsr #32
     ce4:	84080e41 	strhi	r0, [r8], #-3649	@ 0xfffff1bf
     ce8:	00018e02 	andeq	r8, r1, r2, lsl #28
     cec:	0000000c 	andeq	r0, r0, ip
     cf0:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     cf4:	7c020001 	stcvc	0, cr0, [r2], {1}
     cf8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     cfc:	00000014 	andeq	r0, r0, r4, lsl r0
     d00:	00000cec 	andeq	r0, r0, ip, ror #25
     d04:	0800d99c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip, lr, pc}
     d08:	00000026 	andeq	r0, r0, r6, lsr #32
     d0c:	84080e41 	strhi	r0, [r8], #-3649	@ 0xfffff1bf
     d10:	00018e02 	andeq	r8, r1, r2, lsl #28
     d14:	0000000c 	andeq	r0, r0, ip
     d18:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     d1c:	7c020001 	stcvc	0, cr0, [r2], {1}
     d20:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     d24:	00000018 	andeq	r0, r0, r8, lsl r0
     d28:	00000d14 	andeq	r0, r0, r4, lsl sp
     d2c:	0800d9c2 	stmdaeq	r0, {r1, r6, r7, r8, fp, ip, lr, pc}
     d30:	00000028 	andeq	r0, r0, r8, lsr #32
     d34:	83100e41 	tsthi	r0, #1040	@ 0x410
     d38:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     d3c:	00018e02 	andeq	r8, r1, r2, lsl #28
     d40:	00000018 	andeq	r0, r0, r8, lsl r0
     d44:	00000d14 	andeq	r0, r0, r4, lsl sp
     d48:	0800d9ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r8, fp, ip, lr, pc}
     d4c:	00000030 	andeq	r0, r0, r0, lsr r0
     d50:	84100e42 	ldrhi	r0, [r0], #-3650	@ 0xfffff1be
     d54:	86038504 	strhi	r8, [r3], -r4, lsl #10
     d58:	00018e02 	andeq	r8, r1, r2, lsl #28
     d5c:	00000024 	andeq	r0, r0, r4, lsr #32
     d60:	00000d14 	andeq	r0, r0, r4, lsl sp
     d64:	00000000 	andeq	r0, r0, r0
     d68:	00000050 	andeq	r0, r0, r0, asr r0
     d6c:	83100e42 	tsthi	r0, #1056	@ 0x420
     d70:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     d74:	55018e02 	strpl	r8, [r1, #-3586]	@ 0xfffff1fe
     d78:	c4c5ce0a 	strbgt	ip, [r5], #3594	@ 0xe0a
     d7c:	42000ec3 	andmi	r0, r0, #3120	@ 0xc30
     d80:	0000000b 	andeq	r0, r0, fp
     d84:	00000018 	andeq	r0, r0, r8, lsl r0
     d88:	00000d14 	andeq	r0, r0, r4, lsl sp
     d8c:	00000000 	andeq	r0, r0, r0
     d90:	00000048 	andeq	r0, r0, r8, asr #32
     d94:	83100e42 	tsthi	r0, #1056	@ 0x420
     d98:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     d9c:	00018e02 	andeq	r8, r1, r2, lsl #28
     da0:	0000000c 	andeq	r0, r0, ip
     da4:	00000d14 	andeq	r0, r0, r4, lsl sp
     da8:	00000000 	andeq	r0, r0, r0
     dac:	00000010 	andeq	r0, r0, r0, lsl r0
     db0:	0000000c 	andeq	r0, r0, ip
     db4:	00000d14 	andeq	r0, r0, r4, lsl sp
     db8:	0800da1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip, lr, pc}
     dbc:	00000010 	andeq	r0, r0, r0, lsl r0
     dc0:	0000000c 	andeq	r0, r0, ip
     dc4:	00000d14 	andeq	r0, r0, r4, lsl sp
     dc8:	00000000 	andeq	r0, r0, r0
     dcc:	0000000c 	andeq	r0, r0, ip
     dd0:	0000000c 	andeq	r0, r0, ip
     dd4:	00000d14 	andeq	r0, r0, r4, lsl sp
     dd8:	00000000 	andeq	r0, r0, r0
     ddc:	00000010 	andeq	r0, r0, r0, lsl r0
     de0:	0000000c 	andeq	r0, r0, ip
     de4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     de8:	7c020001 	stcvc	0, cr0, [r2], {1}
     dec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     df0:	00000018 	andeq	r0, r0, r8, lsl r0
     df4:	00000de0 	andeq	r0, r0, r0, ror #27
     df8:	0800da2c 	stmdaeq	r0, {r2, r3, r5, r9, fp, ip, lr, pc}
     dfc:	00000020 	andeq	r0, r0, r0, lsr #32
     e00:	83100e41 	tsthi	r0, #1040	@ 0x410
     e04:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     e08:	00018e02 	andeq	r8, r1, r2, lsl #28
     e0c:	0000000c 	andeq	r0, r0, ip
     e10:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     e14:	7c020001 	stcvc	0, cr0, [r2], {1}
     e18:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e1c:	0000000c 	andeq	r0, r0, ip
     e20:	00000e0c 	andeq	r0, r0, ip, lsl #28
     e24:	0800da4c 	stmdaeq	r0, {r2, r3, r6, r9, fp, ip, lr, pc}
     e28:	0000000c 	andeq	r0, r0, ip
     e2c:	0000000c 	andeq	r0, r0, ip
     e30:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     e34:	7c020001 	stcvc	0, cr0, [r2], {1}
     e38:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e3c:	00000018 	andeq	r0, r0, r8, lsl r0
     e40:	00000e2c 	andeq	r0, r0, ip, lsr #28
     e44:	0800da58 	stmdaeq	r0, {r3, r4, r6, r9, fp, ip, lr, pc}
     e48:	00000024 	andeq	r0, r0, r4, lsr #32
     e4c:	83100e41 	tsthi	r0, #1040	@ 0x410
     e50:	85038404 	strhi	r8, [r3, #-1028]	@ 0xfffffbfc
     e54:	00018e02 	andeq	r8, r1, r2, lsl #28
     e58:	0000000c 	andeq	r0, r0, ip
     e5c:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     e60:	7c020001 	stcvc	0, cr0, [r2], {1}
     e64:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e68:	0000000c 	andeq	r0, r0, ip
     e6c:	00000e58 	andeq	r0, r0, r8, asr lr
     e70:	08000948 	stmdaeq	r0, {r3, r6, r8, fp}
     e74:	00000014 	andeq	r0, r0, r4, lsl r0
     e78:	0000000c 	andeq	r0, r0, ip
     e7c:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     e80:	7c020001 	stcvc	0, cr0, [r2], {1}
     e84:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e88:	00000014 	andeq	r0, r0, r4, lsl r0
     e8c:	00000e78 	andeq	r0, r0, r8, ror lr
     e90:	0800da7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, ip, lr, pc}
     e94:	0000001c 	andeq	r0, r0, ip, lsl r0
     e98:	84080e47 	strhi	r0, [r8], #-3655	@ 0xfffff1b9
     e9c:	00018e02 	andeq	r8, r1, r2, lsl #28
     ea0:	0000000c 	andeq	r0, r0, ip
     ea4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     ea8:	7c020001 	stcvc	0, cr0, [r2], {1}
     eac:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     eb0:	0000000c 	andeq	r0, r0, ip
     eb4:	00000ea0 	andeq	r0, r0, r0, lsr #29
     eb8:	0800da98 	stmdaeq	r0, {r3, r4, r7, r9, fp, ip, lr, pc}
     ebc:	00000008 	andeq	r0, r0, r8
     ec0:	0000000c 	andeq	r0, r0, ip
     ec4:	00000ea0 	andeq	r0, r0, r0, lsr #29
     ec8:	00000000 	andeq	r0, r0, r0
     ecc:	00000008 	andeq	r0, r0, r8
     ed0:	0000000c 	andeq	r0, r0, ip
     ed4:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     ed8:	7c020001 	stcvc	0, cr0, [r2], {1}
     edc:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ee0:	00000020 	andeq	r0, r0, r0, lsr #32
     ee4:	00000ed0 	ldrdeq	r0, [r0], -r0	@ <UNPREDICTABLE>
     ee8:	0800daa0 	stmdaeq	r0, {r5, r7, r9, fp, ip, lr, pc}
     eec:	000000b8 	strheq	r0, [r0], -r8
     ef0:	83200e42 			@ <UNDEFINED> instruction: 0x83200e42
     ef4:	85078408 	strhi	r8, [r7, #-1032]	@ 0xfffffbf8
     ef8:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     efc:	89038804 	stmdbhi	r3, {r2, fp, pc}
     f00:	00018e02 	andeq	r8, r1, r2, lsl #28
     f04:	0000000c 	andeq	r0, r0, ip
     f08:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     f0c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f10:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f14:	00000034 	andeq	r0, r0, r4, lsr r0
     f18:	00000f04 	andeq	r0, r0, r4, lsl #30
     f1c:	0800db58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp, ip, lr, pc}
     f20:	000000bc 	strheq	r0, [r0], -ip
     f24:	84300e42 	ldrthi	r0, [r0], #-3650	@ 0xfffff1be
     f28:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f2c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f30:	8a048905 	bhi	12334c <_Min_Stack_Size+0x122f4c>
     f34:	8e028b03 	vmlahi.f64	d8, d2, d3
     f38:	0e0a5001 	cdpeq	0, 0, cr5, cr10, cr1, {0}
     f3c:	cbce4224 	blgt	ff3917d4 <_estack+0xdf3717d4>
     f40:	c7c8c9ca 	strbgt	ip, [r8, sl, asr #19]
     f44:	0ec4c5c6 	cdpeq	5, 12, cr12, cr4, cr6, {6}
     f48:	000b4200 	andeq	r4, fp, r0, lsl #4
     f4c:	0000000c 	andeq	r0, r0, ip
     f50:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     f54:	7c020001 	stcvc	0, cr0, [r2], {1}
     f58:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f5c:	00000020 	andeq	r0, r0, r0, lsr #32
     f60:	00000f4c 	andeq	r0, r0, ip, asr #30
     f64:	0800dc14 	stmdaeq	r0, {r2, r4, sl, fp, ip, lr, pc}
     f68:	000000b6 	strheq	r0, [r0], -r6
     f6c:	84200e42 	strthi	r0, [r0], #-3650	@ 0xfffff1be
     f70:	86078508 	strhi	r8, [r7], -r8, lsl #10
     f74:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     f78:	8a038904 	bhi	e3390 <_Min_Stack_Size+0xe2f90>
     f7c:	00018e02 	andeq	r8, r1, r2, lsl #28
     f80:	00000028 	andeq	r0, r0, r8, lsr #32
     f84:	00000f4c 	andeq	r0, r0, ip, asr #30
     f88:	00000000 	andeq	r0, r0, r0
     f8c:	000000fa 	strdeq	r0, [r0], -sl
     f90:	84300e42 	ldrthi	r0, [r0], #-3650	@ 0xfffff1be
     f94:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f98:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f9c:	8a048905 	bhi	1233b8 <_Min_Stack_Size+0x122fb8>
     fa0:	8e028b03 	vmlahi.f64	d8, d2, d3
     fa4:	0e0a4c01 	cdpeq	12, 0, cr4, cr10, cr1, {0}
     fa8:	000b4224 	andeq	r4, fp, r4, lsr #4
     fac:	0000002c 	andeq	r0, r0, ip, lsr #32
     fb0:	00000f4c 	andeq	r0, r0, ip, asr #30
     fb4:	0800dccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp, ip, lr, pc}
     fb8:	000001f8 	strdeq	r0, [r0], -r8
     fbc:	84240e42 	strthi	r0, [r4], #-3650	@ 0xfffff1be
     fc0:	86088509 	strhi	r8, [r8], -r9, lsl #10
     fc4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     fc8:	8a048905 	bhi	1233e4 <_Min_Stack_Size+0x122fe4>
     fcc:	8e028b03 	vmlahi.f64	d8, d2, d3
     fd0:	980e4401 	stmdals	lr, {r0, sl, lr}
     fd4:	0e0a5101 	cdpeq	1, 0, cr5, cr10, cr1, {0}
     fd8:	000b4224 	andeq	r4, fp, r4, lsr #4
     fdc:	0000000c 	andeq	r0, r0, ip
     fe0:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
     fe4:	7c020001 	stcvc	0, cr0, [r2], {1}
     fe8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fec:	0000000c 	andeq	r0, r0, ip
     ff0:	00000fdc 	ldrdeq	r0, [r0], -ip
     ff4:	0800dec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp, ip, lr, pc}
     ff8:	00000010 	andeq	r0, r0, r0, lsl r0
     ffc:	0000000c 	andeq	r0, r0, ip
    1000:	ffffffff 			@ <UNDEFINED> instruction: 0xffffffff
    1004:	7c020001 	stcvc	0, cr0, [r2], {1}
    1008:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    100c:	0000002c 	andeq	r0, r0, ip, lsr #32
    1010:	00000ffc 	strdeq	r0, [r0], -ip
    1014:	0800ded4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp, ip, lr, pc}
    1018:	0000011c 	andeq	r0, r0, ip, lsl r1
    101c:	84240e42 	strthi	r0, [r4], #-3650	@ 0xfffff1be
    1020:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1024:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1028:	8a048905 	bhi	123444 <_Min_Stack_Size+0x123044>
    102c:	8e028b03 	vmlahi.f64	d8, d2, d3
    1030:	380e4101 	stmdacc	lr, {r0, r8, lr}
    1034:	0e0a7a02 	vmlaeq.f32	s14, s20, s4
    1038:	000b4224 	andeq	r4, fp, r4, lsr #4
    103c:	0000000c 	andeq	r0, r0, ip
    1040:	00000ffc 	strdeq	r0, [r0], -ip
    1044:	00000000 	andeq	r0, r0, r0
    1048:	00000004 	andeq	r0, r0, r4
    104c:	0000000c 	andeq	r0, r0, ip
    1050:	00000ffc 	strdeq	r0, [r0], -ip
    1054:	00000000 	andeq	r0, r0, r0
    1058:	00000014 	andeq	r0, r0, r4, lsl r0
    105c:	0000000c 	andeq	r0, r0, ip
    1060:	00000ffc 	strdeq	r0, [r0], -ip
    1064:	0800dff0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}
    1068:	00000014 	andeq	r0, r0, r4, lsl r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_Min_Stack_Size+0x10d0924>
   4:	72412820 	subvc	r2, r1, #32, 16	@ 0x200000
   8:	4e47206d 	cdpmi	0, 4, cr2, cr7, cr13, {3}
   c:	6f542055 	svcvs	0x00542055
  10:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  14:	206e6961 	rsbcs	r6, lr, r1, ror #18
  18:	332e3331 			@ <UNDEFINED> instruction: 0x332e3331
  1c:	6c65522e 	stclvs	2, cr5, [r5], #-184	@ 0xffffff48
  20:	42282031 	eormi	r2, r8, #49	@ 0x31
  24:	646c6975 	strbtvs	r6, [ip], #-2421	@ 0xfffff68b
  28:	6d726120 	ldclvs	1, cr6, [r2, #-128]!	@ 0xffffff80
  2c:	2e33312d 	cdpcs	1, 3, cr3, cr3, cr13, {1}
  30:	29293432 	stmdbcs	r9!, {r1, r4, r5, sl, ip, sp}
  34:	2e333120 	cdpcs	1, 3, cr3, cr3, cr0, {1}
  38:	20312e33 	eorscs	r2, r1, r3, lsr lr
  3c:	34323032 	ldrtcc	r3, [r2], #-50	@ 0xffffffce
  40:	34313630 	ldrtcc	r3, [r1], #-1584	@ 0xfffff9d0
	...

Disassembly of section .debug_line_str:

00000000 <.debug_line_str>:
   0:	6c6f562f 	stclvs	6, cr5, [pc], #-188	@ ffffff4c <_estack+0xdffdff4c>
   4:	73656d75 	cmnvc	r5, #7488	@ 0x1d40
   8:	7461642f 	strbtvc	r6, [r1], #-1071	@ 0xfffffbd1
   c:	656a2f61 	strbvs	r2, [sl, #-3937]!	@ 0xfffff09f
  10:	6e696b6e 	vnmulvs.f64	d22, d9, d30
  14:	6f772f73 	svcvs	0x00772f73
  18:	70736b72 	rsbsvc	r6, r3, r2, ror fp
  1c:	2f656361 	svccs	0x00656361
  20:	2d554e47 	ldclcs	14, cr4, [r5, #-284]	@ 0xfffffee4
  24:	6c6f6f74 	stclvs	15, cr6, [pc], #-464	@ fffffe5c <_estack+0xdffdfe5c>
  28:	69616863 	stmdbvs	r1!, {r0, r1, r5, r6, fp, sp, lr}^
  2c:	72612f6e 	rsbvc	r2, r1, #440	@ 0x1b8
  30:	33312d6d 	teqcc	r1, #6976	@ 0x1b40
  34:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
  38:	612d646c 			@ <UNDEFINED> instruction: 0x612d646c
  3c:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
  40:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
  44:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
  48:	6a626f2f 	bvs	189bd0c <_Min_Stack_Size+0x189b90c>
  4c:	6363672f 	cmnvs	r3, #12320768	@ 0xbc0000
  50:	72612f32 	rsbvc	r2, r1, #50, 30	@ 0xc8
  54:	6f6e2d6d 	svcvs	0x006e2d6d
  58:	652d656e 	strvs	r6, [sp, #-1390]!	@ 0xfffffa92
  5c:	2f696261 	svccs	0x00696261
  60:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	@ 0xfffffe30
  64:	37762f62 	ldrbcc	r2, [r6, -r2, ror #30]!
  68:	2b6d2d65 	blcs	1b4b604 <_Min_Stack_Size+0x1b4b204>
  6c:	732f7066 			@ <UNDEFINED> instruction: 0x732f7066
  70:	6674666f 	ldrbtvs	r6, [r4], -pc, ror #12
  74:	696c2f70 	stmdbvs	ip!, {r4, r5, r6, r8, r9, sl, fp, sp}^
  78:	63636762 	cmnvs	r3, #25690112	@ 0x1880000
  7c:	6f562f00 	svcvs	0x00562f00
  80:	656d756c 	strbvs	r7, [sp, #-1388]!	@ 0xfffffa94
  84:	61642f73 	smcvs	17139	@ 0x42f3
  88:	6a2f6174 	bvs	bd8660 <_Min_Stack_Size+0xbd8260>
  8c:	696b6e65 	stmdbvs	fp!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  90:	772f736e 	strvc	r7, [pc, -lr, ror #6]!
  94:	736b726f 	cmnvc	fp, #-268435450	@ 0xf0000006
  98:	65636170 	strbvs	r6, [r3, #-368]!	@ 0xfffffe90
  9c:	554e472f 	strbpl	r4, [lr, #-1839]	@ 0xfffff8d1
  a0:	6f6f742d 	svcvs	0x006f742d
  a4:	6168636c 	cmnvs	r8, ip, ror #6
  a8:	612f6e69 			@ <UNDEFINED> instruction: 0x612f6e69
  ac:	312d6d72 			@ <UNDEFINED> instruction: 0x312d6d72
  b0:	72732f33 	rsbsvc	r2, r3, #51, 30	@ 0xcc
  b4:	63672f63 	cmnvs	r7, #396	@ 0x18c
  b8:	696c2f63 	stmdbvs	ip!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
  bc:	63636762 	cmnvs	r3, #25690112	@ 0x1880000
  c0:	6e6f632f 	cdpvs	3, 6, cr6, cr15, cr15, {1}
  c4:	2f676966 	svccs	0x00676966
  c8:	006d7261 	rsbeq	r7, sp, r1, ror #4
  cc:	65656569 	strbvs	r6, [r5, #-1385]!	@ 0xfffffa97
  d0:	2d343537 	ldccs	5, cr3, [r4, #-220]!	@ 0xffffff24
  d4:	532e6664 			@ <UNDEFINED> instruction: 0x532e6664
  d8:	65656900 	strbvs	r6, [r5, #-2304]!	@ 0xfffff700
  dc:	34353765 	ldrtcc	r3, [r5], #-1893	@ 0xfffff89b
  e0:	2e66732d 	cdpcs	3, 6, cr7, cr6, cr13, {1}
  e4:	70620053 	rsbvc	r0, r2, r3, asr r0
  e8:	2e696261 	cdpcs	2, 6, cr6, cr9, cr1, {3}
  ec:	696c0053 	stmdbvs	ip!, {r0, r1, r4, r6}^
  f0:	75663162 	strbvc	r3, [r6, #-354]!	@ 0xfffffe9e
  f4:	2e73636e 	cdpcs	3, 7, cr6, cr3, cr14, {3}
  f8:	562f0053 			@ <UNDEFINED> instruction: 0x562f0053
  fc:	6d756c6f 	ldclvs	12, cr6, [r5, #-444]!	@ 0xfffffe44
 100:	642f7365 	strtvs	r7, [pc], #-869	@ 108 <_Min_Heap_Size-0xf8>
 104:	2f617461 	svccs	0x00617461
 108:	6b6e656a 	blvs	1b996b8 <_Min_Stack_Size+0x1b992b8>
 10c:	2f736e69 	svccs	0x00736e69
 110:	6b726f77 	blvs	1c9bef4 <_Min_Stack_Size+0x1c9baf4>
 114:	63617073 	cmnvs	r1, #115	@ 0x73
 118:	4e472f65 	cdpmi	15, 4, cr2, cr7, cr5, {3}
 11c:	6f742d55 	svcvs	0x00742d55
 120:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
 124:	2f6e6961 	svccs	0x006e6961
 128:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
 12c:	622f3331 	eorvs	r3, pc, #-1006632960	@ 0xc4000000
 130:	646c6975 	strbtvs	r6, [ip], #-2421	@ 0xfffff68b
 134:	6d72612d 	ldclvs	1, cr6, [r2, #-180]!	@ 0xffffff4c
 138:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
 13c:	61652d65 	cmnvs	r5, r5, ror #26
 140:	6f2f6962 	svcvs	0x002f6962
 144:	6e2f6a62 	vnmulvs.f32	s12, s30, s5
 148:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 14c:	616e2d62 	cmnvs	lr, r2, ror #26
 150:	612f6f6e 			@ <UNDEFINED> instruction: 0x612f6f6e
 154:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
 158:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	@ 0xfffffe44
 15c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
 160:	7568742f 	strbvc	r7, [r8, #-1071]!	@ 0xfffffbd1
 164:	762f626d 	strtvc	r6, [pc], -sp, ror #4
 168:	6d2d6537 	stcvs	5, cr6, [sp, #-220]!	@ 0xffffff24
 16c:	2f70662b 	svccs	0x0070662b
 170:	74666f73 	strbtvc	r6, [r6], #-3955	@ 0xfffff08d
 174:	6e2f7066 	cdpvs	0, 2, cr7, cr15, cr6, {3}
 178:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 17c:	562f0062 	strtpl	r0, [pc], -r2, rrx
 180:	6d756c6f 	ldclvs	12, cr6, [r5, #-444]!	@ 0xfffffe44
 184:	642f7365 	strtvs	r7, [pc], #-869	@ 18c <_Min_Heap_Size-0x74>
 188:	2f617461 	svccs	0x00617461
 18c:	6b6e656a 	blvs	1b9973c <_Min_Stack_Size+0x1b9933c>
 190:	2f736e69 	svccs	0x00736e69
 194:	6b726f77 	blvs	1c9bf78 <_Min_Stack_Size+0x1c9bb78>
 198:	63617073 	cmnvs	r1, #115	@ 0x73
 19c:	4e472f65 	cdpmi	15, 4, cr2, cr7, cr5, {3}
 1a0:	6f742d55 	svcvs	0x00742d55
 1a4:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
 1a8:	2f6e6961 	svccs	0x006e6961
 1ac:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
 1b0:	732f3331 			@ <UNDEFINED> instruction: 0x732f3331
 1b4:	6e2f6372 	mcrvs	3, 1, r6, cr15, cr2, {3}
 1b8:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
 1bc:	79632d62 	stmdbvc	r3!, {r1, r5, r6, r8, sl, fp, sp}^
 1c0:	6e697767 	cdpvs	7, 6, cr7, cr9, cr7, {3}
 1c4:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
 1c8:	2f62696c 	svccs	0x0062696c
 1cc:	6362696c 	cmnvs	r2, #108, 18	@ 0x1b0000
 1d0:	63616d2f 	cmnvs	r1, #3008	@ 0xbc0
 1d4:	656e6968 	strbvs	r6, [lr, #-2408]!	@ 0xfffff698
 1d8:	6d72612f 	ldclvs	1, cr6, [r2, #-188]!	@ 0xffffff44
 1dc:	72747300 	rsbsvc	r7, r4, #0, 6
 1e0:	2d706d63 	ldclcs	13, cr6, [r0, #-396]!	@ 0xfffffe74
 1e4:	2d6d7261 	stclcs	2, cr7, [sp, #-388]!	@ 0xfffffe7c
 1e8:	796e6974 	stmdbvc	lr!, {r2, r4, r5, r6, r8, fp, sp, lr}^
 1ec:	6d00532e 	stcvs	3, cr5, [r0, #-184]	@ 0xffffff48
 1f0:	68636d65 	stmdavs	r3!, {r0, r2, r5, r6, r8, sl, fp, sp, lr}^
 1f4:	00532e72 	subseq	r2, r3, r2, ror lr
 1f8:	6c727473 	ldclvs	4, cr7, [r2], #-460	@ 0xfffffe34
 1fc:	742d6e65 	strtvc	r6, [sp], #-3685	@ 0xfffff19b
 200:	626d7568 	rsbvs	r7, sp, #104, 10	@ 0x1a000000
 204:	734f2d32 	movtvc	r2, #64818	@ 0xfd32
 208:	Address 0x208 is out of bounds.

