

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 15 13:08:42 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   27|   27|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1617|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|    1071|   1397|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    125|    -|
|Register         |        -|    -|     539|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1610|   3139|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |dsub_64ns_64ns_64_7_full_dsp_1_U2  |dsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |mul_64s_16ns_64_5_1_U4             |mul_64s_16ns_64_5_1             |        0|   2|  441|   256|    0|
    |sitodp_64ns_64_6_no_dsp_1_U3       |sitodp_64ns_64_6_no_dsp_1       |        0|   0|    0|     0|    0|
    |uitofp_64ns_32_6_no_dsp_1_U1       |uitofp_64ns_32_6_no_dsp_1       |        0|   0|    0|     0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |        0|   5| 1071|  1397|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln510_fu_138_p2   |         +|   0|  0|   12|          12|          11|
    |result_V_2_fu_227_p2  |         -|   0|  0|   71|           1|          64|
    |sub_ln1311_fu_152_p2  |         -|   0|  0|   12|          10|          11|
    |v_6_fu_239_p2         |         -|   0|  0|   71|          31|          64|
    |r_V_fu_178_p2         |      lshr|   0|  0|  591|         169|         169|
    |result_V_fu_232_p3    |    select|   0|  0|   64|           1|          64|
    |ush_fu_162_p3         |    select|   0|  0|   12|           1|          12|
    |val_fu_212_p3         |    select|   0|  0|   64|           1|          64|
    |r_V_1_fu_184_p2       |       shl|   0|  0|  591|         169|         169|
    |xor_ln20_fu_93_p2     |       xor|   0|  0|   65|          64|          65|
    |xor_ln23_fu_250_p2    |       xor|   0|  0|   64|          64|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1617|         523|         695|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  125|         28|    1|         28|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  125|         28|    1|         28|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |  27|   0|   27|          0|
    |conv1_reg_265     |  64|   0|   64|          0|
    |data_V_reg_280    |  64|   0|   64|          0|
    |dc_reg_275        |  64|   0|   64|          0|
    |v_6_reg_291       |  64|   0|   64|          0|
    |v_reg_296         |  64|   0|   64|          0|
    |val_reg_285       |  64|   0|   64|          0|
    |xor_ln20_reg_260  |  64|   0|   64|          0|
    |xor_ln23_reg_301  |  64|   0|   64|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 539|   0|  539|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|   64|     ap_none|             p|        scalar|
|p_9        |   in|   64|     ap_none|           p_9|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

