Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 21 12:53:01 2022
| Host         : DESKTOP-S79IPIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.020        0.000                      0                  295        0.263        0.000                      0                  295        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.020        0.000                      0                  295        0.263        0.000                      0                  295        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 bin_pwm0/s_cnt_btn_locDW_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_freq_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 1.014ns (17.598%)  route 4.748ns (82.402%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.106    bin_pwm0/CLK
    SLICE_X12Y56         FDRE                                         r  bin_pwm0/s_cnt_btn_locDW_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     5.624 f  bin_pwm0/s_cnt_btn_locDW_reg[2]/Q
                         net (fo=2, routed)           0.980     6.605    bin_pwm0/s_cnt_btn_locDW[2]
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  bin_pwm0/s_cnt_btn_locDW[30]_i_6/O
                         net (fo=1, routed)           0.828     7.556    bin_pwm0/s_cnt_btn_locDW[30]_i_6_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  bin_pwm0/s_cnt_btn_locDW[30]_i_5/O
                         net (fo=32, routed)          0.674     8.354    bin_pwm0/s_cnt_btn_locDW[30]_i_5_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.478 f  bin_pwm0/s_freq[30]_i_3/O
                         net (fo=32, routed)          1.256     9.734    bin_pwm0/s_freq[30]_i_3_n_0
    SLICE_X5Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.858 r  bin_pwm0/s_freq[30]_i_1/O
                         net (fo=31, routed)          1.011    10.868    bin_pwm0/s_freq[30]_i_1_n_0
    SLICE_X7Y65          FDRE                                         r  bin_pwm0/s_freq_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    14.869    bin_pwm0/CLK
    SLICE_X7Y65          FDRE                                         r  bin_pwm0/s_freq_reg[30]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X7Y65          FDRE (Setup_fdre_C_CE)      -0.205    14.888    bin_pwm0/s_freq_reg[30]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 bin_pwm0/s_cnt_btn_locDW_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_freq_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.014ns (17.577%)  route 4.755ns (82.423%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.106    bin_pwm0/CLK
    SLICE_X12Y56         FDRE                                         r  bin_pwm0/s_cnt_btn_locDW_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     5.624 f  bin_pwm0/s_cnt_btn_locDW_reg[2]/Q
                         net (fo=2, routed)           0.980     6.605    bin_pwm0/s_cnt_btn_locDW[2]
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  bin_pwm0/s_cnt_btn_locDW[30]_i_6/O
                         net (fo=1, routed)           0.828     7.556    bin_pwm0/s_cnt_btn_locDW[30]_i_6_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  bin_pwm0/s_cnt_btn_locDW[30]_i_5/O
                         net (fo=32, routed)          0.674     8.354    bin_pwm0/s_cnt_btn_locDW[30]_i_5_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.478 f  bin_pwm0/s_freq[30]_i_3/O
                         net (fo=32, routed)          1.256     9.734    bin_pwm0/s_freq[30]_i_3_n_0
    SLICE_X5Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.858 r  bin_pwm0/s_freq[30]_i_1/O
                         net (fo=31, routed)          1.017    10.875    bin_pwm0/s_freq[30]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  bin_pwm0/s_freq_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    14.869    bin_pwm0/CLK
    SLICE_X6Y65          FDRE                                         r  bin_pwm0/s_freq_reg[26]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X6Y65          FDRE (Setup_fdre_C_CE)      -0.169    14.924    bin_pwm0/s_freq_reg[26]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 bin_pwm0/s_cnt_btn_locDW_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_freq_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.014ns (17.577%)  route 4.755ns (82.423%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.106    bin_pwm0/CLK
    SLICE_X12Y56         FDRE                                         r  bin_pwm0/s_cnt_btn_locDW_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     5.624 f  bin_pwm0/s_cnt_btn_locDW_reg[2]/Q
                         net (fo=2, routed)           0.980     6.605    bin_pwm0/s_cnt_btn_locDW[2]
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  bin_pwm0/s_cnt_btn_locDW[30]_i_6/O
                         net (fo=1, routed)           0.828     7.556    bin_pwm0/s_cnt_btn_locDW[30]_i_6_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  bin_pwm0/s_cnt_btn_locDW[30]_i_5/O
                         net (fo=32, routed)          0.674     8.354    bin_pwm0/s_cnt_btn_locDW[30]_i_5_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.478 f  bin_pwm0/s_freq[30]_i_3/O
                         net (fo=32, routed)          1.256     9.734    bin_pwm0/s_freq[30]_i_3_n_0
    SLICE_X5Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.858 r  bin_pwm0/s_freq[30]_i_1/O
                         net (fo=31, routed)          1.017    10.875    bin_pwm0/s_freq[30]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  bin_pwm0/s_freq_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    14.869    bin_pwm0/CLK
    SLICE_X6Y65          FDRE                                         r  bin_pwm0/s_freq_reg[27]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X6Y65          FDRE (Setup_fdre_C_CE)      -0.169    14.924    bin_pwm0/s_freq_reg[27]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 bin_pwm0/s_cnt_btn_locDW_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_freq_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.014ns (17.577%)  route 4.755ns (82.423%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.106    bin_pwm0/CLK
    SLICE_X12Y56         FDRE                                         r  bin_pwm0/s_cnt_btn_locDW_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     5.624 f  bin_pwm0/s_cnt_btn_locDW_reg[2]/Q
                         net (fo=2, routed)           0.980     6.605    bin_pwm0/s_cnt_btn_locDW[2]
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  bin_pwm0/s_cnt_btn_locDW[30]_i_6/O
                         net (fo=1, routed)           0.828     7.556    bin_pwm0/s_cnt_btn_locDW[30]_i_6_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  bin_pwm0/s_cnt_btn_locDW[30]_i_5/O
                         net (fo=32, routed)          0.674     8.354    bin_pwm0/s_cnt_btn_locDW[30]_i_5_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.478 f  bin_pwm0/s_freq[30]_i_3/O
                         net (fo=32, routed)          1.256     9.734    bin_pwm0/s_freq[30]_i_3_n_0
    SLICE_X5Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.858 r  bin_pwm0/s_freq[30]_i_1/O
                         net (fo=31, routed)          1.017    10.875    bin_pwm0/s_freq[30]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  bin_pwm0/s_freq_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    14.869    bin_pwm0/CLK
    SLICE_X6Y65          FDRE                                         r  bin_pwm0/s_freq_reg[28]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X6Y65          FDRE (Setup_fdre_C_CE)      -0.169    14.924    bin_pwm0/s_freq_reg[28]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 bin_pwm0/s_cnt_btn_locDW_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_freq_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.014ns (18.039%)  route 4.607ns (81.961%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.106    bin_pwm0/CLK
    SLICE_X12Y56         FDRE                                         r  bin_pwm0/s_cnt_btn_locDW_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     5.624 f  bin_pwm0/s_cnt_btn_locDW_reg[2]/Q
                         net (fo=2, routed)           0.980     6.605    bin_pwm0/s_cnt_btn_locDW[2]
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  bin_pwm0/s_cnt_btn_locDW[30]_i_6/O
                         net (fo=1, routed)           0.828     7.556    bin_pwm0/s_cnt_btn_locDW[30]_i_6_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  bin_pwm0/s_cnt_btn_locDW[30]_i_5/O
                         net (fo=32, routed)          0.674     8.354    bin_pwm0/s_cnt_btn_locDW[30]_i_5_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.478 f  bin_pwm0/s_freq[30]_i_3/O
                         net (fo=32, routed)          1.256     9.734    bin_pwm0/s_freq[30]_i_3_n_0
    SLICE_X5Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.858 r  bin_pwm0/s_freq[30]_i_1/O
                         net (fo=31, routed)          0.870    10.728    bin_pwm0/s_freq[30]_i_1_n_0
    SLICE_X7Y64          FDRE                                         r  bin_pwm0/s_freq_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    14.870    bin_pwm0/CLK
    SLICE_X7Y64          FDRE                                         r  bin_pwm0/s_freq_reg[21]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X7Y64          FDRE (Setup_fdre_C_CE)      -0.205    14.889    bin_pwm0/s_freq_reg[21]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 bin_pwm0/s_cnt_btn_locDW_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_freq_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.611ns  (logic 1.014ns (18.071%)  route 4.597ns (81.929%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.106    bin_pwm0/CLK
    SLICE_X12Y56         FDRE                                         r  bin_pwm0/s_cnt_btn_locDW_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     5.624 f  bin_pwm0/s_cnt_btn_locDW_reg[2]/Q
                         net (fo=2, routed)           0.980     6.605    bin_pwm0/s_cnt_btn_locDW[2]
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  bin_pwm0/s_cnt_btn_locDW[30]_i_6/O
                         net (fo=1, routed)           0.828     7.556    bin_pwm0/s_cnt_btn_locDW[30]_i_6_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  bin_pwm0/s_cnt_btn_locDW[30]_i_5/O
                         net (fo=32, routed)          0.674     8.354    bin_pwm0/s_cnt_btn_locDW[30]_i_5_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.478 f  bin_pwm0/s_freq[30]_i_3/O
                         net (fo=32, routed)          1.256     9.734    bin_pwm0/s_freq[30]_i_3_n_0
    SLICE_X5Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.858 r  bin_pwm0/s_freq[30]_i_1/O
                         net (fo=31, routed)          0.860    10.718    bin_pwm0/s_freq[30]_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  bin_pwm0/s_freq_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501    14.872    bin_pwm0/CLK
    SLICE_X7Y61          FDRE                                         r  bin_pwm0/s_freq_reg[9]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X7Y61          FDRE (Setup_fdre_C_CE)      -0.205    14.891    bin_pwm0/s_freq_reg[9]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.184ns  (required time - arrival time)
  Source:                 bin_pwm0/s_cnt_btn_locUP_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_freq_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 1.014ns (17.234%)  route 4.870ns (82.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.104ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.553     5.104    bin_pwm0/CLK
    SLICE_X10Y59         FDRE                                         r  bin_pwm0/s_cnt_btn_locUP_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.518     5.622 f  bin_pwm0/s_cnt_btn_locUP_reg[28]/Q
                         net (fo=4, routed)           1.182     6.805    bin_pwm0/s_cnt_btn_locUP[28]
    SLICE_X10Y56         LUT4 (Prop_lut4_I1_O)        0.124     6.929 f  bin_pwm0/s_freq[30]_i_26/O
                         net (fo=1, routed)           0.844     7.773    bin_pwm0/s_freq[30]_i_26_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.124     7.897 f  bin_pwm0/s_freq[30]_i_16/O
                         net (fo=2, routed)           0.589     8.486    bin_pwm0/s_freq[30]_i_16_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I2_O)        0.124     8.610 f  bin_pwm0/s_freq[29]_i_2/O
                         net (fo=27, routed)          2.254    10.864    bin_pwm0/s_freq[29]_i_2_n_0
    SLICE_X6Y65          LUT5 (Prop_lut5_I1_O)        0.124    10.988 r  bin_pwm0/s_freq[28]_i_1/O
                         net (fo=1, routed)           0.000    10.988    bin_pwm0/s_freq[28]_i_1_n_0
    SLICE_X6Y65          FDRE                                         r  bin_pwm0/s_freq_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    14.869    bin_pwm0/CLK
    SLICE_X6Y65          FDRE                                         r  bin_pwm0/s_freq_reg[28]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X6Y65          FDRE (Setup_fdre_C_D)        0.079    15.172    bin_pwm0/s_freq_reg[28]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  4.184    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 bin_pwm0/s_cnt_btn_locDW_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_freq_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.014ns (18.014%)  route 4.615ns (81.986%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.106    bin_pwm0/CLK
    SLICE_X12Y56         FDRE                                         r  bin_pwm0/s_cnt_btn_locDW_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     5.624 f  bin_pwm0/s_cnt_btn_locDW_reg[2]/Q
                         net (fo=2, routed)           0.980     6.605    bin_pwm0/s_cnt_btn_locDW[2]
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  bin_pwm0/s_cnt_btn_locDW[30]_i_6/O
                         net (fo=1, routed)           0.828     7.556    bin_pwm0/s_cnt_btn_locDW[30]_i_6_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  bin_pwm0/s_cnt_btn_locDW[30]_i_5/O
                         net (fo=32, routed)          0.674     8.354    bin_pwm0/s_cnt_btn_locDW[30]_i_5_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.478 f  bin_pwm0/s_freq[30]_i_3/O
                         net (fo=32, routed)          1.256     9.734    bin_pwm0/s_freq[30]_i_3_n_0
    SLICE_X5Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.858 r  bin_pwm0/s_freq[30]_i_1/O
                         net (fo=31, routed)          0.878    10.735    bin_pwm0/s_freq[30]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  bin_pwm0/s_freq_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    14.870    bin_pwm0/CLK
    SLICE_X6Y64          FDRE                                         r  bin_pwm0/s_freq_reg[22]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y64          FDRE (Setup_fdre_C_CE)      -0.169    14.925    bin_pwm0/s_freq_reg[22]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 bin_pwm0/s_cnt_btn_locDW_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_freq_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.014ns (18.014%)  route 4.615ns (81.986%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.106    bin_pwm0/CLK
    SLICE_X12Y56         FDRE                                         r  bin_pwm0/s_cnt_btn_locDW_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     5.624 f  bin_pwm0/s_cnt_btn_locDW_reg[2]/Q
                         net (fo=2, routed)           0.980     6.605    bin_pwm0/s_cnt_btn_locDW[2]
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  bin_pwm0/s_cnt_btn_locDW[30]_i_6/O
                         net (fo=1, routed)           0.828     7.556    bin_pwm0/s_cnt_btn_locDW[30]_i_6_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  bin_pwm0/s_cnt_btn_locDW[30]_i_5/O
                         net (fo=32, routed)          0.674     8.354    bin_pwm0/s_cnt_btn_locDW[30]_i_5_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.478 f  bin_pwm0/s_freq[30]_i_3/O
                         net (fo=32, routed)          1.256     9.734    bin_pwm0/s_freq[30]_i_3_n_0
    SLICE_X5Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.858 r  bin_pwm0/s_freq[30]_i_1/O
                         net (fo=31, routed)          0.878    10.735    bin_pwm0/s_freq[30]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  bin_pwm0/s_freq_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    14.870    bin_pwm0/CLK
    SLICE_X6Y64          FDRE                                         r  bin_pwm0/s_freq_reg[23]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y64          FDRE (Setup_fdre_C_CE)      -0.169    14.925    bin_pwm0/s_freq_reg[23]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 bin_pwm0/s_cnt_btn_locDW_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_freq_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 1.014ns (18.014%)  route 4.615ns (81.986%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.106ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.555     5.106    bin_pwm0/CLK
    SLICE_X12Y56         FDRE                                         r  bin_pwm0/s_cnt_btn_locDW_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     5.624 f  bin_pwm0/s_cnt_btn_locDW_reg[2]/Q
                         net (fo=2, routed)           0.980     6.605    bin_pwm0/s_cnt_btn_locDW[2]
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.729 f  bin_pwm0/s_cnt_btn_locDW[30]_i_6/O
                         net (fo=1, routed)           0.828     7.556    bin_pwm0/s_cnt_btn_locDW[30]_i_6_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  bin_pwm0/s_cnt_btn_locDW[30]_i_5/O
                         net (fo=32, routed)          0.674     8.354    bin_pwm0/s_cnt_btn_locDW[30]_i_5_n_0
    SLICE_X12Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.478 f  bin_pwm0/s_freq[30]_i_3/O
                         net (fo=32, routed)          1.256     9.734    bin_pwm0/s_freq[30]_i_3_n_0
    SLICE_X5Y57          LUT4 (Prop_lut4_I0_O)        0.124     9.858 r  bin_pwm0/s_freq[30]_i_1/O
                         net (fo=31, routed)          0.878    10.735    bin_pwm0/s_freq[30]_i_1_n_0
    SLICE_X6Y64          FDRE                                         r  bin_pwm0/s_freq_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    14.870    bin_pwm0/CLK
    SLICE_X6Y64          FDRE                                         r  bin_pwm0/s_freq_reg[24]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X6Y64          FDRE (Setup_fdre_C_CE)      -0.169    14.925    bin_pwm0/s_freq_reg[24]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.590     1.503    bin_pwm0/CLK
    SLICE_X3Y57          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  bin_pwm0/s_ctn_pwm_loc_reg[15]/Q
                         net (fo=2, routed)           0.119     1.764    bin_pwm0/s_ctn_pwm_loc_reg[15]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  bin_pwm0/s_ctn_pwm_loc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    bin_pwm0/s_ctn_pwm_loc_reg[12]_i_1_n_4
    SLICE_X3Y57          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     2.019    bin_pwm0/CLK
    SLICE_X3Y57          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[15]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.105     1.608    bin_pwm0/s_ctn_pwm_loc_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.504    bin_pwm0/CLK
    SLICE_X3Y56          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  bin_pwm0/s_ctn_pwm_loc_reg[11]/Q
                         net (fo=2, routed)           0.119     1.765    bin_pwm0/s_ctn_pwm_loc_reg[11]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  bin_pwm0/s_ctn_pwm_loc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    bin_pwm0/s_ctn_pwm_loc_reg[8]_i_1_n_4
    SLICE_X3Y56          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.020    bin_pwm0/CLK
    SLICE_X3Y56          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[11]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.105     1.609    bin_pwm0/s_ctn_pwm_loc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.590     1.503    bin_pwm0/CLK
    SLICE_X3Y58          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  bin_pwm0/s_ctn_pwm_loc_reg[19]/Q
                         net (fo=2, routed)           0.120     1.765    bin_pwm0/s_ctn_pwm_loc_reg[19]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  bin_pwm0/s_ctn_pwm_loc_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    bin_pwm0/s_ctn_pwm_loc_reg[16]_i_1_n_4
    SLICE_X3Y58          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     2.019    bin_pwm0/CLK
    SLICE_X3Y58          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[19]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.105     1.608    bin_pwm0/s_ctn_pwm_loc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.504    bin_pwm0/CLK
    SLICE_X3Y54          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  bin_pwm0/s_ctn_pwm_loc_reg[3]/Q
                         net (fo=2, routed)           0.120     1.766    bin_pwm0/s_ctn_pwm_loc_reg[3]
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  bin_pwm0/s_ctn_pwm_loc_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    bin_pwm0/s_ctn_pwm_loc_reg[0]_i_1_n_4
    SLICE_X3Y54          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.020    bin_pwm0/CLK
    SLICE_X3Y54          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[3]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y54          FDRE (Hold_fdre_C_D)         0.105     1.609    bin_pwm0/s_ctn_pwm_loc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.504    bin_pwm0/CLK
    SLICE_X3Y55          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  bin_pwm0/s_ctn_pwm_loc_reg[7]/Q
                         net (fo=2, routed)           0.120     1.766    bin_pwm0/s_ctn_pwm_loc_reg[7]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  bin_pwm0/s_ctn_pwm_loc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    bin_pwm0/s_ctn_pwm_loc_reg[4]_i_1_n_4
    SLICE_X3Y55          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.020    bin_pwm0/CLK
    SLICE_X3Y55          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[7]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.105     1.609    bin_pwm0/s_ctn_pwm_loc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.590     1.503    bin_pwm0/CLK
    SLICE_X3Y59          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  bin_pwm0/s_ctn_pwm_loc_reg[23]/Q
                         net (fo=2, routed)           0.120     1.765    bin_pwm0/s_ctn_pwm_loc_reg[23]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  bin_pwm0/s_ctn_pwm_loc_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    bin_pwm0/s_ctn_pwm_loc_reg[20]_i_1_n_4
    SLICE_X3Y59          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     2.019    bin_pwm0/CLK
    SLICE_X3Y59          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[23]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.105     1.608    bin_pwm0/s_ctn_pwm_loc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.589     1.502    bin_pwm0/CLK
    SLICE_X3Y60          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  bin_pwm0/s_ctn_pwm_loc_reg[27]/Q
                         net (fo=2, routed)           0.120     1.764    bin_pwm0/s_ctn_pwm_loc_reg[27]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  bin_pwm0/s_ctn_pwm_loc_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    bin_pwm0/s_ctn_pwm_loc_reg[24]_i_1_n_4
    SLICE_X3Y60          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     2.018    bin_pwm0/CLK
    SLICE_X3Y60          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[27]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.105     1.607    bin_pwm0/s_ctn_pwm_loc_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.504    bin_pwm0/CLK
    SLICE_X3Y55          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  bin_pwm0/s_ctn_pwm_loc_reg[4]/Q
                         net (fo=2, routed)           0.115     1.761    bin_pwm0/s_ctn_pwm_loc_reg[4]
    SLICE_X3Y55          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  bin_pwm0/s_ctn_pwm_loc_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    bin_pwm0/s_ctn_pwm_loc_reg[4]_i_1_n_7
    SLICE_X3Y55          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     2.020    bin_pwm0/CLK
    SLICE_X3Y55          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[4]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.105     1.609    bin_pwm0/s_ctn_pwm_loc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.590     1.503    bin_pwm0/CLK
    SLICE_X3Y58          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  bin_pwm0/s_ctn_pwm_loc_reg[16]/Q
                         net (fo=2, routed)           0.116     1.761    bin_pwm0/s_ctn_pwm_loc_reg[16]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  bin_pwm0/s_ctn_pwm_loc_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    bin_pwm0/s_ctn_pwm_loc_reg[16]_i_1_n_7
    SLICE_X3Y58          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     2.019    bin_pwm0/CLK
    SLICE_X3Y58          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[16]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.105     1.608    bin_pwm0/s_ctn_pwm_loc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 bin_pwm0/s_ctn_pwm_loc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_pwm0/s_ctn_pwm_loc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.590     1.503    bin_pwm0/CLK
    SLICE_X3Y57          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  bin_pwm0/s_ctn_pwm_loc_reg[12]/Q
                         net (fo=2, routed)           0.116     1.761    bin_pwm0/s_ctn_pwm_loc_reg[12]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.876 r  bin_pwm0/s_ctn_pwm_loc_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.876    bin_pwm0/s_ctn_pwm_loc_reg[12]_i_1_n_7
    SLICE_X3Y57          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.860     2.019    bin_pwm0/CLK
    SLICE_X3Y57          FDRE                                         r  bin_pwm0/s_ctn_pwm_loc_reg[12]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.105     1.608    bin_pwm0/s_ctn_pwm_loc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y56     bin_pwm0/PWM_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y59    bin_pwm0/s_cnt_btn_locDW_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y59    bin_pwm0/s_cnt_btn_locDW_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y59    bin_pwm0/s_cnt_btn_locDW_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y60    bin_pwm0/s_cnt_btn_locDW_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y60    bin_pwm0/s_cnt_btn_locDW_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y60    bin_pwm0/s_cnt_btn_locDW_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y56    bin_pwm0/s_cnt_btn_locDW_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y60    bin_pwm0/s_cnt_btn_locDW_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y64     bin_pwm0/s_freq_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y64     bin_pwm0/s_freq_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y64     bin_pwm0/s_freq_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y64     bin_pwm0/s_freq_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     bin_pwm0/s_freq_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     bin_pwm0/s_freq_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     bin_pwm0/s_freq_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     bin_pwm0/s_freq_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y65     bin_pwm0/s_freq_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y65     bin_pwm0/s_freq_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y59    bin_pwm0/s_cnt_btn_locDW_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y59    bin_pwm0/s_cnt_btn_locDW_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y59    bin_pwm0/s_cnt_btn_locDW_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y60    bin_pwm0/s_cnt_btn_locDW_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y60    bin_pwm0/s_cnt_btn_locDW_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y60    bin_pwm0/s_cnt_btn_locDW_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56    bin_pwm0/s_cnt_btn_locDW_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y60    bin_pwm0/s_cnt_btn_locDW_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y61    bin_pwm0/s_cnt_btn_locDW_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y61    bin_pwm0/s_cnt_btn_locDW_reg[22]/C



