<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p326" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_326{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_326{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_326{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_326{left:189px;bottom:979px;letter-spacing:-0.13px;}
#t5_326{left:533px;bottom:979px;letter-spacing:-0.12px;}
#t6_326{left:533px;bottom:958px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t7_326{left:533px;bottom:941px;letter-spacing:-0.13px;word-spacing:-1px;}
#t8_326{left:533px;bottom:924px;letter-spacing:-0.12px;}
#t9_326{left:533px;bottom:903px;letter-spacing:-0.12px;}
#ta_326{left:533px;bottom:886px;letter-spacing:-0.1px;}
#tb_326{left:189px;bottom:862px;letter-spacing:-0.12px;}
#tc_326{left:533px;bottom:862px;letter-spacing:-0.11px;word-spacing:0.02px;}
#td_326{left:189px;bottom:837px;letter-spacing:-0.14px;}
#te_326{left:533px;bottom:837px;letter-spacing:-0.14px;}
#tf_326{left:81px;bottom:813px;letter-spacing:-0.17px;}
#tg_326{left:142px;bottom:813px;letter-spacing:-0.17px;}
#th_326{left:189px;bottom:813px;letter-spacing:-0.14px;}
#ti_326{left:533px;bottom:813px;letter-spacing:-0.12px;}
#tj_326{left:189px;bottom:788px;}
#tk_326{left:533px;bottom:788px;letter-spacing:-0.12px;}
#tl_326{left:533px;bottom:767px;letter-spacing:-0.11px;}
#tm_326{left:189px;bottom:742px;}
#tn_326{left:533px;bottom:742px;letter-spacing:-0.13px;}
#to_326{left:533px;bottom:721px;letter-spacing:-0.11px;word-spacing:-0.95px;}
#tp_326{left:533px;bottom:704px;letter-spacing:-0.08px;}
#tq_326{left:533px;bottom:683px;letter-spacing:-0.11px;}
#tr_326{left:533px;bottom:666px;letter-spacing:-0.12px;word-spacing:-0.06px;}
#ts_326{left:533px;bottom:649px;letter-spacing:-0.12px;}
#tt_326{left:189px;bottom:625px;}
#tu_326{left:533px;bottom:625px;letter-spacing:-0.13px;}
#tv_326{left:533px;bottom:603px;letter-spacing:-0.11px;}
#tw_326{left:533px;bottom:587px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_326{left:533px;bottom:570px;letter-spacing:-0.13px;}
#ty_326{left:533px;bottom:553px;letter-spacing:-0.11px;}
#tz_326{left:189px;bottom:529px;}
#t10_326{left:533px;bottom:529px;letter-spacing:-0.12px;}
#t11_326{left:533px;bottom:507px;letter-spacing:-0.11px;}
#t12_326{left:533px;bottom:490px;letter-spacing:-0.11px;}
#t13_326{left:533px;bottom:474px;letter-spacing:-0.12px;}
#t14_326{left:189px;bottom:449px;letter-spacing:-0.11px;}
#t15_326{left:533px;bottom:449px;letter-spacing:-0.14px;}
#t16_326{left:189px;bottom:425px;letter-spacing:-0.14px;}
#t17_326{left:533px;bottom:425px;letter-spacing:-0.14px;}
#t18_326{left:533px;bottom:403px;letter-spacing:-0.12px;}
#t19_326{left:533px;bottom:386px;letter-spacing:-0.12px;}
#t1a_326{left:533px;bottom:365px;letter-spacing:-0.12px;}
#t1b_326{left:533px;bottom:348px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_326{left:533px;bottom:331px;letter-spacing:-0.11px;}
#t1d_326{left:189px;bottom:307px;letter-spacing:-0.14px;}
#t1e_326{left:533px;bottom:307px;letter-spacing:-0.14px;}
#t1f_326{left:189px;bottom:283px;letter-spacing:-0.13px;}
#t1g_326{left:533px;bottom:283px;letter-spacing:-0.13px;}
#t1h_326{left:533px;bottom:261px;letter-spacing:-0.12px;}
#t1i_326{left:533px;bottom:240px;letter-spacing:-0.11px;}
#t1j_326{left:533px;bottom:218px;letter-spacing:-0.11px;}
#t1k_326{left:533px;bottom:197px;letter-spacing:-0.11px;}
#t1l_326{left:533px;bottom:176px;letter-spacing:-0.11px;}
#t1m_326{left:170px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1n_326{left:256px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1o_326{left:292px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1p_326{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t1q_326{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t1r_326{left:227px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1s_326{left:461px;bottom:1028px;letter-spacing:-0.14px;}
#t1t_326{left:643px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1u_326{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t1v_326{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_326{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_326{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_326{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_326{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_326{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts326" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg326Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg326" style="-webkit-user-select: none;"><object width="935" height="1210" data="326/326.svg" type="image/svg+xml" id="pdf326" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_326" class="t s1_326">2-310 </span><span id="t2_326" class="t s1_326">Vol. 4 </span>
<span id="t3_326" class="t s2_326">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_326" class="t s3_326">17 </span><span id="t5_326" class="t s3_326">SGX Launch Control Enable (R/WL) </span>
<span id="t6_326" class="t s3_326">This bit must be set to enable runtime reconfiguration </span>
<span id="t7_326" class="t s3_326">of SGX Launch Control via IA32_SGXLEPUBKEYHASHn </span>
<span id="t8_326" class="t s3_326">MSR. </span>
<span id="t9_326" class="t s3_326">Available only if CPUID.(EAX=07H, ECX=0H): ECX[30] </span>
<span id="ta_326" class="t s3_326">= 1. </span>
<span id="tb_326" class="t s3_326">18 </span><span id="tc_326" class="t s3_326">SGX Global Functions Enable (R/WL) </span>
<span id="td_326" class="t s3_326">63:21 </span><span id="te_326" class="t s3_326">Reserved </span>
<span id="tf_326" class="t s3_326">350H </span><span id="tg_326" class="t s3_326">848 </span><span id="th_326" class="t s3_326">MSR_BR_DETECT_CTRL </span><span id="ti_326" class="t s3_326">Branch Monitoring Global Control (R/W) </span>
<span id="tj_326" class="t s3_326">0 </span><span id="tk_326" class="t s3_326">EnMonitoring </span>
<span id="tl_326" class="t s3_326">Global enable for branch monitoring. </span>
<span id="tm_326" class="t s3_326">1 </span><span id="tn_326" class="t s3_326">EnExcept </span>
<span id="to_326" class="t s3_326">Enable branch monitoring event signaling on threshold </span>
<span id="tp_326" class="t s3_326">trip. </span>
<span id="tq_326" class="t s3_326">The branch monitoring event handler is signaled via </span>
<span id="tr_326" class="t s3_326">the existing PMI signaling mechanism as programmed </span>
<span id="ts_326" class="t s3_326">from the corresponding local APIC LVT entry. </span>
<span id="tt_326" class="t s3_326">2 </span><span id="tu_326" class="t s3_326">EnLBRFrz </span>
<span id="tv_326" class="t s3_326">Enable LBR freeze on threshold trip. This will cause </span>
<span id="tw_326" class="t s3_326">the LBR frozen bit 58 to be set in </span>
<span id="tx_326" class="t s3_326">IA32_PERF_GLOBAL_STATUS when a triggering </span>
<span id="ty_326" class="t s3_326">condition occurs and this bit is enabled. </span>
<span id="tz_326" class="t s3_326">3 </span><span id="t10_326" class="t s3_326">DisableInGuest </span>
<span id="t11_326" class="t s3_326">When set to ‘1’, branch monitoring, event triggering </span>
<span id="t12_326" class="t s3_326">and LBR freeze actions are disabled when operating </span>
<span id="t13_326" class="t s3_326">at VMX non-root operation. </span>
<span id="t14_326" class="t s3_326">7:4 </span><span id="t15_326" class="t s3_326">Reserved </span>
<span id="t16_326" class="t s3_326">17:8 </span><span id="t17_326" class="t s3_326">WindowSize </span>
<span id="t18_326" class="t s3_326">Window size defined by WindowCntSel. Values 0 – </span>
<span id="t19_326" class="t s3_326">1023 are supported. </span>
<span id="t1a_326" class="t s3_326">Once the Window counter reaches the WindowSize </span>
<span id="t1b_326" class="t s3_326">count both the Window Counter and all Branch </span>
<span id="t1c_326" class="t s3_326">Monitoring Counters are cleared. </span>
<span id="t1d_326" class="t s3_326">23:18 </span><span id="t1e_326" class="t s3_326">Reserved </span>
<span id="t1f_326" class="t s3_326">25:24 </span><span id="t1g_326" class="t s3_326">WindowCntSel </span>
<span id="t1h_326" class="t s3_326">Window event count select: </span>
<span id="t1i_326" class="t s3_326">‘00 = Instructions retired. </span>
<span id="t1j_326" class="t s3_326">‘01 = Branch instructions retired </span>
<span id="t1k_326" class="t s3_326">‘10 = Return instructions retired. </span>
<span id="t1l_326" class="t s3_326">‘11 = Indirect branch instructions retired. </span>
<span id="t1m_326" class="t s4_326">Table 2-42. </span><span id="t1n_326" class="t s4_326">Additional MSRs Supported by 8th Generation Intel® Core™ i3 Processors </span>
<span id="t1o_326" class="t s4_326">Based on Cannon Lake Microarchitecture (Contd.) </span>
<span id="t1p_326" class="t s5_326">Register </span>
<span id="t1q_326" class="t s5_326">Address </span><span id="t1r_326" class="t s5_326">Register Name / Bit Fields </span><span id="t1s_326" class="t s5_326">Scope </span><span id="t1t_326" class="t s5_326">Bit Description </span>
<span id="t1u_326" class="t s5_326">Hex </span><span id="t1v_326" class="t s5_326">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
