AArch64 ISA2+dmb.ld+data+ctrlisb
"DMB.LDdWW Rfe DpDatadW Rfe DpCtrlIsbdR Fre"
Cycle=Rfe DpDatadW Rfe DpCtrlIsbdR Fre DMB.LDdWW
Relax=
Safe=Rfe Fre DMB.LDdWW DpDatadW DpCtrlIsbdR
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Rf Rf Fr
Orig=DMB.LDdWW Rfe DpDatadW Rfe DpCtrlIsbdR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=z;
2:X1=z; 2:X3=x;
}
 P0          | P1           | P2           ;
 MOV W0,#1   | LDR W0,[X1]  | LDR W0,[X1]  ;
 STR W0,[X1] | EOR W2,W0,W0 | CBNZ W0,LC00 ;
 DMB LD      | ADD W2,W2,#1 | LC00:        ;
 MOV W2,#1   | STR W2,[X3]  | ISB          ;
 STR W2,[X3] |              | LDR W2,[X3]  ;
exists
(1:X0=1 /\ 2:X0=1 /\ 2:X2=0)
