$comment
	File created using the following command:
		vcd file CRC_8_AUTOSTAR.msim.vcd -direction
$end
$date
	Sat Dec 05 01:51:10 2020
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module crc_8_encoder_vhd_vec_tst $end
$var wire 1 ! crc_r [7] $end
$var wire 1 " crc_r [6] $end
$var wire 1 # crc_r [5] $end
$var wire 1 $ crc_r [4] $end
$var wire 1 % crc_r [3] $end
$var wire 1 & crc_r [2] $end
$var wire 1 ' crc_r [1] $end
$var wire 1 ( crc_r [0] $end
$var wire 1 ) d_in [15] $end
$var wire 1 * d_in [14] $end
$var wire 1 + d_in [13] $end
$var wire 1 , d_in [12] $end
$var wire 1 - d_in [11] $end
$var wire 1 . d_in [10] $end
$var wire 1 / d_in [9] $end
$var wire 1 0 d_in [8] $end
$var wire 1 1 d_in [7] $end
$var wire 1 2 d_in [6] $end
$var wire 1 3 d_in [5] $end
$var wire 1 4 d_in [4] $end
$var wire 1 5 d_in [3] $end
$var wire 1 6 d_in [2] $end
$var wire 1 7 d_in [1] $end
$var wire 1 8 d_in [0] $end

$scope module i1 $end
$var wire 1 9 gnd $end
$var wire 1 : vcc $end
$var wire 1 ; unknown $end
$var wire 1 < devoe $end
$var wire 1 = devclrn $end
$var wire 1 > devpor $end
$var wire 1 ? ww_devoe $end
$var wire 1 @ ww_devclrn $end
$var wire 1 A ww_devpor $end
$var wire 1 B ww_d_in [15] $end
$var wire 1 C ww_d_in [14] $end
$var wire 1 D ww_d_in [13] $end
$var wire 1 E ww_d_in [12] $end
$var wire 1 F ww_d_in [11] $end
$var wire 1 G ww_d_in [10] $end
$var wire 1 H ww_d_in [9] $end
$var wire 1 I ww_d_in [8] $end
$var wire 1 J ww_d_in [7] $end
$var wire 1 K ww_d_in [6] $end
$var wire 1 L ww_d_in [5] $end
$var wire 1 M ww_d_in [4] $end
$var wire 1 N ww_d_in [3] $end
$var wire 1 O ww_d_in [2] $end
$var wire 1 P ww_d_in [1] $end
$var wire 1 Q ww_d_in [0] $end
$var wire 1 R ww_crc_r [7] $end
$var wire 1 S ww_crc_r [6] $end
$var wire 1 T ww_crc_r [5] $end
$var wire 1 U ww_crc_r [4] $end
$var wire 1 V ww_crc_r [3] $end
$var wire 1 W ww_crc_r [2] $end
$var wire 1 X ww_crc_r [1] $end
$var wire 1 Y ww_crc_r [0] $end
$var wire 1 Z \crc_r[0]~output_o\ $end
$var wire 1 [ \crc_r[1]~output_o\ $end
$var wire 1 \ \crc_r[2]~output_o\ $end
$var wire 1 ] \crc_r[3]~output_o\ $end
$var wire 1 ^ \crc_r[4]~output_o\ $end
$var wire 1 _ \crc_r[5]~output_o\ $end
$var wire 1 ` \crc_r[6]~output_o\ $end
$var wire 1 a \crc_r[7]~output_o\ $end
$var wire 1 b \d_in[7]~input_o\ $end
$var wire 1 c \d_in[15]~input_o\ $end
$var wire 1 d \d_in[5]~input_o\ $end
$var wire 1 e \d_in[0]~input_o\ $end
$var wire 1 f \d_in[3]~input_o\ $end
$var wire 1 g \r0|xor_final|y~0_combout\ $end
$var wire 1 h \d_in[8]~input_o\ $end
$var wire 1 i \d_in[9]~input_o\ $end
$var wire 1 j \d_in[12]~input_o\ $end
$var wire 1 k \d_in[10]~input_o\ $end
$var wire 1 l \d_in[11]~input_o\ $end
$var wire 1 m \m9to12|xor_final|y~0_combout\ $end
$var wire 1 n \r0|xor_final|y~1_combout\ $end
$var wire 1 o \d_in[4]~input_o\ $end
$var wire 1 p \d_in[1]~input_o\ $end
$var wire 1 q \d_in[6]~input_o\ $end
$var wire 1 r \r2|xor_final|y~0_combout\ $end
$var wire 1 s \r2|xor_final|y~1_combout\ $end
$var wire 1 t \d_in[13]~input_o\ $end
$var wire 1 u \r1|xor_final|y~combout\ $end
$var wire 1 v \d_in[14]~input_o\ $end
$var wire 1 w \d_in[2]~input_o\ $end
$var wire 1 x \r2|xor_final|y~2_combout\ $end
$var wire 1 y \r3|y~0_combout\ $end
$var wire 1 z \r3|y~combout\ $end
$var wire 1 { \r6|xor_final|y~0_combout\ $end
$var wire 1 | \r4|xor_final|y~combout\ $end
$var wire 1 } \m6to9|xor_final|y~0_combout\ $end
$var wire 1 ~ \r7|xor_final|y~0_combout\ $end
$var wire 1 !! \r5|xor_final|y~combout\ $end
$var wire 1 "! \r6|xor_final|y~1_combout\ $end
$var wire 1 #! \r7|xor_final|y~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
09
1:
x;
1<
1=
1>
1?
1@
1A
1Z
0[
1\
1]
0^
0_
1`
1a
0b
0c
0d
1e
0f
1g
0h
0i
0j
0k
0l
0m
1n
0o
1p
0q
0r
0s
0t
0u
0v
1w
1x
0y
1z
1{
0|
0}
1~
0!!
1"!
1#!
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
16
17
18
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
1O
1P
1Q
1R
1S
0T
0U
1V
1W
0X
1Y
1!
1"
0#
0$
1%
1&
0'
1(
$end
#1000000
