// Seed: 1495553418
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wire id_2,
    input supply1 id_3,
    output tri id_4,
    input tri1 id_5
);
  assign id_4 = id_2;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    output wand id_2,
    input wand id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wand id_7,
    input tri id_8,
    input tri0 id_9,
    output logic id_10,
    output wire id_11,
    output wor id_12,
    input wor id_13,
    output tri1 id_14,
    input tri0 id_15
);
  localparam id_17 = 1'h0;
  final id_10 <= -1;
  always id_4 = id_1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_5,
      id_4,
      id_5
  );
  assign modCall_1.id_3 = 0;
endmodule
