{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 14:43:36 2013 " "Info: Processing started: Mon Dec 02 14:43:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testPattern -c testPattern " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off testPattern -c testPattern" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y testPattern.v(80) " "Info (10281): Verilog HDL Declaration information at testPattern.v(80): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "resetn Resetn testPattern.v(74) " "Info (10281): Verilog HDL Declaration information at testPattern.v(74): object \"resetn\" differs only in case from object \"Resetn\" in the same scope" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "won Won testPattern.v(139) " "Info (10281): Verilog HDL Declaration information at testPattern.v(139): object \"won\" differs only in case from object \"Won\" in the same scope" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lose Lose testPattern.v(147) " "Info (10281): Verilog HDL Declaration information at testPattern.v(147): object \"lose\" differs only in case from object \"Lose\" in the same scope" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 147 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "level Level testPattern.v(201) " "Info (10281): Verilog HDL Declaration information at testPattern.v(201): object \"level\" differs only in case from object \"Level\" in the same scope" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 201 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testpattern.v 8 8 " "Info (12021): Found 8 design units, including 8 entities, in source file testpattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 testPattern " "Info (12023): Found entity 1: testPattern" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Green " "Info (12023): Found entity 2: Green" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Won " "Info (12023): Found entity 3: Won" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 593 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Start " "Info (12023): Found entity 4: Start" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Lose " "Info (12023): Found entity 5: Lose" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 650 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 getAddress " "Info (12023): Found entity 6: getAddress" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Draw3by3 " "Info (12023): Found entity 7: Draw3by3" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 706 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 assignKeys " "Info (12023): Found entity 8: assignKeys" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "LFSR.v " "Warning (12019): Can't analyze file -- file LFSR.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlfsr.v 3 3 " "Info (12021): Found 3 design units, including 3 entities, in source file tlfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 tLFSR " "Info (12023): Found entity 1: tLFSR" {  } { { "tLFSR.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/tLFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 lfsr " "Info (12023): Found entity 2: lfsr" {  } { { "tLFSR.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/tLFSR.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 assignLinearFeedback " "Info (12023): Found entity 3: assignLinearFeedback" {  } { { "tLFSR.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/tLFSR.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Info (12023): Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "strom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file strom.v" { { "Info" "ISGN_ENTITY_NAME" "1 StROM " "Info (12023): Found entity 1: StROM" {  } { { "StROM.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/StROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loserom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file loserom.v" { { "Info" "ISGN_ENTITY_NAME" "1 loseROM " "Info (12023): Found entity 1: loseROM" {  } { { "loseROM.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/loseROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timerrom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file timerrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 timerROM " "Info (12023): Found entity 1: timerROM" {  } { { "timerROM.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/timerROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "drawn testPattern.v(389) " "Warning (10236): Verilog HDL Implicit Net warning at testPattern.v(389): created implicit net for \"drawn\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 389 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "testPattern " "Info (12127): Elaborating entity \"testPattern\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable testPattern.v(52) " "Warning (10036): Verilog HDL or VHDL warning at testPattern.v(52): object \"enable\" assigned a value but never read" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(240) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(240): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "level testPattern.v(214) " "Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable \"level\", which holds its previous value in one or more paths through the always construct" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y testPattern.v(214) " "Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_ testPattern.v(214) " "Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable \"x_\", which holds its previous value in one or more paths through the always construct" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_ testPattern.v(214) " "Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable \"y_\", which holds its previous value in one or more paths through the always construct" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color_ testPattern.v(214) " "Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable \"color_\", which holds its previous value in one or more paths through the always construct" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l testPattern.v(214) " "Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable \"l\", which holds its previous value in one or more paths through the always construct" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w testPattern.v(214) " "Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable \"w\", which holds its previous value in one or more paths through the always construct" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controlTimer testPattern.v(214) " "Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable \"controlTimer\", which holds its previous value in one or more paths through the always construct" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nReg testPattern.v(214) " "Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable \"nReg\", which holds its previous value in one or more paths through the always construct" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timerSpeedReg testPattern.v(214) " "Warning (10240): Verilog HDL Always Construct warning at testPattern.v(214): inferring latch(es) for variable \"timerSpeedReg\", which holds its previous value in one or more paths through the always construct" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[15..3\] testPattern.v(21) " "Warning (10034): Output port \"LEDR\[15..3\]\" at testPattern.v(21) has no driver" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..6\] testPattern.v(22) " "Warning (10034): Output port \"LEDG\[7..6\]\" at testPattern.v(22) has no driver" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[0\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[0\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[1\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[1\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[2\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[2\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[3\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[3\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[4\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[4\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[5\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[5\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[6\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[6\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[7\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[7\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[8\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[8\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[9\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[9\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[10\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[10\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[11\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[11\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[12\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[12\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[13\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[13\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[14\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[14\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[15\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[15\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[16\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[16\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[17\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[17\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[18\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[18\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[19\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[19\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[20\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[20\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[21\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[21\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[22\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[22\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[23\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[23\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[24\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[24\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[25\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[25\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[26\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[26\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timerSpeedReg\[27\] testPattern.v(214) " "Info (10041): Inferred latch for \"timerSpeedReg\[27\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nReg\[0\] testPattern.v(214) " "Info (10041): Inferred latch for \"nReg\[0\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nReg\[1\] testPattern.v(214) " "Info (10041): Inferred latch for \"nReg\[1\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nReg\[2\] testPattern.v(214) " "Info (10041): Inferred latch for \"nReg\[2\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlTimer.111 testPattern.v(214) " "Info (10041): Inferred latch for \"controlTimer.111\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlTimer.011 testPattern.v(214) " "Info (10041): Inferred latch for \"controlTimer.011\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controlTimer.001 testPattern.v(214) " "Info (10041): Inferred latch for \"controlTimer.001\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w testPattern.v(214) " "Info (10041): Inferred latch for \"w\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l testPattern.v(214) " "Info (10041): Inferred latch for \"l\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_\[0\] testPattern.v(214) " "Info (10041): Inferred latch for \"color_\[0\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_\[1\] testPattern.v(214) " "Info (10041): Inferred latch for \"color_\[1\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color_\[2\] testPattern.v(214) " "Info (10041): Inferred latch for \"color_\[2\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_\[0\] testPattern.v(214) " "Info (10041): Inferred latch for \"y_\[0\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_\[1\] testPattern.v(214) " "Info (10041): Inferred latch for \"y_\[1\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_\[2\] testPattern.v(214) " "Info (10041): Inferred latch for \"y_\[2\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_\[3\] testPattern.v(214) " "Info (10041): Inferred latch for \"y_\[3\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_\[4\] testPattern.v(214) " "Info (10041): Inferred latch for \"y_\[4\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_\[5\] testPattern.v(214) " "Info (10041): Inferred latch for \"y_\[5\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_\[6\] testPattern.v(214) " "Info (10041): Inferred latch for \"y_\[6\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_\[0\] testPattern.v(214) " "Info (10041): Inferred latch for \"x_\[0\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_\[1\] testPattern.v(214) " "Info (10041): Inferred latch for \"x_\[1\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_\[2\] testPattern.v(214) " "Info (10041): Inferred latch for \"x_\[2\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_\[3\] testPattern.v(214) " "Info (10041): Inferred latch for \"x_\[3\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_\[4\] testPattern.v(214) " "Info (10041): Inferred latch for \"x_\[4\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_\[5\] testPattern.v(214) " "Info (10041): Inferred latch for \"x_\[5\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_\[6\] testPattern.v(214) " "Info (10041): Inferred latch for \"x_\[6\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_\[7\] testPattern.v(214) " "Info (10041): Inferred latch for \"x_\[7\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] testPattern.v(214) " "Info (10041): Inferred latch for \"Y\[0\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] testPattern.v(214) " "Info (10041): Inferred latch for \"Y\[1\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] testPattern.v(214) " "Info (10041): Inferred latch for \"Y\[2\]\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level.111 testPattern.v(214) " "Info (10041): Inferred latch for \"level.111\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level.011 testPattern.v(214) " "Info (10041): Inferred latch for \"level.011\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "level.001 testPattern.v(214) " "Info (10041): Inferred latch for \"level.001\" at testPattern.v(214)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Green Green:inst1 " "Info (12128): Elaborating entity \"Green\" for hierarchy \"Green:inst1\"" {  } { { "testPattern.v" "inst1" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(512) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(512): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(515) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(515): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(528) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(528): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(531) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(531): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(545) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(545): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(548) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(548): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(565) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(565): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(569) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(569): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Draw3by3 Draw3by3:inst2 " "Info (12128): Elaborating entity \"Draw3by3\" for hierarchy \"Draw3by3:inst2\"" {  } { { "testPattern.v" "inst2" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shot testPattern.v(768) " "Warning (10036): Verilog HDL or VHDL warning at testPattern.v(768): object \"shot\" assigned a value but never read" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 768 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(776) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(776): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(777) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(777): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(778) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(778): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(779) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(779): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(806) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(806): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 806 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(807) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(807): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(808) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(808): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(809) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(809): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(858) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(858): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(861) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(861): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 861 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(868) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(868): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 868 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(900) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(900): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(909) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(909): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(918) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(918): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(927) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(927): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 testPattern.v(959) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(959): truncated value with size 32 to match size of target (26)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 testPattern.v(973) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(973): truncated value with size 32 to match size of target (26)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(997) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(997): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(1000) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1000): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1006) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1006): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(1040) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1040): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(1044) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1044): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1057) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1057): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1058) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1058): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1063) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1063): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1064) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1064): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1064 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1069) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1069): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1070) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1070): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1070 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(1074) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1074): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(1076) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1076): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1086) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1086): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1089) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1089): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1092) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1092): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1096) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1096): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(1100) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1100): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(1102) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1102): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1112) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1112): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1115) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1115): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1118) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1118): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1122) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1122): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1123) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1123): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1129) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1129): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1130) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1130): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(1134) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1134): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(1136) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1136): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1146) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1146): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1149) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1149): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1152) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1152): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1155) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1155): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1158) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1158): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1162) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1162): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(1166) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1166): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 testPattern.v(1168) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1168): truncated value with size 32 to match size of target (3)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1201) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1201): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1206) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1206): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1211) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1211): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1212) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1212): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1217) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1217): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1222) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1222): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(1227) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1227): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(1228) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(1228): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 1228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assignKeys assignKeys:inst3 " "Info (12128): Elaborating entity \"assignKeys\" for hierarchy \"assignKeys:inst3\"" {  } { { "testPattern.v" "inst3" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getAddress getAddress:inst4 " "Info (12128): Elaborating entity \"getAddress\" for hierarchy \"getAddress:inst4\"" {  } { { "testPattern.v" "inst4" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 testPattern.v(699) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(699): truncated value with size 32 to match size of target (15)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Won Won:inst5 " "Info (12128): Elaborating entity \"Won\" for hierarchy \"Won:inst5\"" {  } { { "testPattern.v" "inst5" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(611) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(611): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(615) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(615): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:inst6 " "Info (12128): Elaborating entity \"ROM\" for hierarchy \"ROM:inst6\"" {  } { { "testPattern.v" "inst6" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:inst6\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"ROM:inst6\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/user/Desktop/Project/testPattern/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:inst6\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"ROM:inst6\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:inst6\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"ROM:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Win.mif " "Info (12134): Parameter \"init_file\" = \"Win.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info (12134): Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info (12134): Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ROM.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fl71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fl71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fl71 " "Info (12023): Found entity 1: altsyncram_fl71" {  } { { "db/altsyncram_fl71.tdf" "" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_fl71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fl71 ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_fl71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_fl71\" for hierarchy \"ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_fl71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info (12023): Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "C:/Users/user/Desktop/Project/testPattern/db/decode_9oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_fl71:auto_generated\|decode_9oa:deep_decode " "Info (12128): Elaborating entity \"decode_9oa\" for hierarchy \"ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_fl71:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_fl71.tdf" "deep_decode" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_fl71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Info (12023): Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "C:/Users/user/Desktop/Project/testPattern/db/mux_kib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_fl71:auto_generated\|mux_kib:mux2 " "Info (12128): Elaborating entity \"mux_kib\" for hierarchy \"ROM:inst6\|altsyncram:altsyncram_component\|altsyncram_fl71:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_fl71.tdf" "mux2" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_fl71.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start Start:inst8 " "Info (12128): Elaborating entity \"Start\" for hierarchy \"Start:inst8\"" {  } { { "testPattern.v" "inst8" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(640) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(640): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(644) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(644): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StROM StROM:inst9 " "Info (12128): Elaborating entity \"StROM\" for hierarchy \"StROM:inst9\"" {  } { { "testPattern.v" "inst9" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram StROM:inst9\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"StROM:inst9\|altsyncram:altsyncram_component\"" {  } { { "StROM.v" "altsyncram_component" { Text "C:/Users/user/Desktop/Project/testPattern/StROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "StROM:inst9\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"StROM:inst9\|altsyncram:altsyncram_component\"" {  } { { "StROM.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/StROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StROM:inst9\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"StROM:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Start.mif " "Info (12134): Parameter \"init_file\" = \"Start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info (12134): Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info (12134): Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "StROM.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/StROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fs71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fs71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fs71 " "Info (12023): Found entity 1: altsyncram_fs71" {  } { { "db/altsyncram_fs71.tdf" "" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_fs71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fs71 StROM:inst9\|altsyncram:altsyncram_component\|altsyncram_fs71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_fs71\" for hierarchy \"StROM:inst9\|altsyncram:altsyncram_component\|altsyncram_fs71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lose Lose:inst11 " "Info (12128): Elaborating entity \"Lose\" for hierarchy \"Lose:inst11\"" {  } { { "testPattern.v" "inst11" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 testPattern.v(672) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(672): truncated value with size 32 to match size of target (7)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 testPattern.v(676) " "Warning (10230): Verilog HDL assignment warning at testPattern.v(676): truncated value with size 32 to match size of target (8)" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loseROM loseROM:inst12 " "Info (12128): Elaborating entity \"loseROM\" for hierarchy \"loseROM:inst12\"" {  } { { "testPattern.v" "inst12" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram loseROM:inst12\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"loseROM:inst12\|altsyncram:altsyncram_component\"" {  } { { "loseROM.v" "altsyncram_component" { Text "C:/Users/user/Desktop/Project/testPattern/loseROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "loseROM:inst12\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"loseROM:inst12\|altsyncram:altsyncram_component\"" {  } { { "loseROM.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/loseROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "loseROM:inst12\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"loseROM:inst12\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Over.mif " "Info (12134): Parameter \"init_file\" = \"Over.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info (12134): Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info (12134): Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "loseROM.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/loseROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_to71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_to71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_to71 " "Info (12023): Found entity 1: altsyncram_to71" {  } { { "db/altsyncram_to71.tdf" "" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_to71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_to71 loseROM:inst12\|altsyncram:altsyncram_component\|altsyncram_to71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_to71\" for hierarchy \"loseROM:inst12\|altsyncram:altsyncram_component\|altsyncram_to71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_controller.v 1 1 " "Warning (12125): Using design file ps2_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Info (12023): Found entity 1: PS2_Controller" {  } { { "ps2_controller.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/ps2_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:PS2 " "Info (12128): Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:PS2\"" {  } { { "testPattern.v" "PS2" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_data_in.v 1 1 " "Warning (12125): Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info (12023): Found entity 1: Altera_UP_PS2_Data_In" {  } { { "altera_up_ps2_data_in.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/altera_up_ps2_data_in.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Info (12128): Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "ps2_controller.v" "PS2_Data_In" { Text "C:/Users/user/Desktop/Project/testPattern/ps2_controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_command_out.v 1 1 " "Warning (12125): Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Info (12023): Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "altera_up_ps2_command_out.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/altera_up_ps2_command_out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Info (12128): Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "ps2_controller.v" "PS2_Command_Out" { Text "C:/Users/user/Desktop/Project/testPattern/ps2_controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_adapter.v 1 1 " "Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "testPattern.v" "VGA" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_address_translator.v 1 1 " "Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/user/Desktop/Project/testPattern/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/user/Desktop/Project/testPattern/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info (12134): Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info (12134): Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Info (12134): Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Info (12134): Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Info (12134): Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Info (12134): Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Info (12134): Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptd1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ptd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptd1 " "Info (12023): Found entity 1: altsyncram_ptd1" {  } { { "db/altsyncram_ptd1.tdf" "" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_ptd1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptd1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_ptd1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pno1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pno1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pno1 " "Info (12023): Found entity 1: altsyncram_pno1" {  } { { "db/altsyncram_pno1.tdf" "" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_pno1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pno1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_pno1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\"" {  } { { "db/altsyncram_ptd1.tdf" "altsyncram1" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_ptd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_pno1.tdf" "" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_pno1.tdf" 37 2 0 } } { "db/altsyncram_ptd1.tdf" "" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_ptd1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/vga_adapter.v" 213 0 0 } } { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 314 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info (12023): Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "C:/Users/user/Desktop/Project/testPattern/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|decode_6oa:decode3 " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_pno1.tdf" "decode3" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_pno1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|decode_6oa:decode_a " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_pno1.tdf" "decode_a" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_pno1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info (12023): Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/user/Desktop/Project/testPattern/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|mux_hib:mux5 " "Info (12128): Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_ptd1:auto_generated\|altsyncram_pno1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_pno1.tdf" "mux5" { Text "C:/Users/user/Desktop/Project/testPattern/db/altsyncram_pno1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/user/Desktop/Project/testPattern/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/user/Desktop/Project/testPattern/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_pll.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.v 1 1 " "Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/user/Desktop/Project/testPattern/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {        } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                        } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {    } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {    } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Info (13025): Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "timerSpeedReg\[11\] timerSpeedReg\[6\] " "Info (13026): Duplicate LATCH primitive \"timerSpeedReg\[11\]\" merged with LATCH primitive \"timerSpeedReg\[6\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "timerSpeedReg\[16\] timerSpeedReg\[6\] " "Info (13026): Duplicate LATCH primitive \"timerSpeedReg\[16\]\" merged with LATCH primitive \"timerSpeedReg\[6\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "timerSpeedReg\[18\] timerSpeedReg\[6\] " "Info (13026): Duplicate LATCH primitive \"timerSpeedReg\[18\]\" merged with LATCH primitive \"timerSpeedReg\[6\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "timerSpeedReg\[24\] timerSpeedReg\[6\] " "Info (13026): Duplicate LATCH primitive \"timerSpeedReg\[24\]\" merged with LATCH primitive \"timerSpeedReg\[6\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "timerSpeedReg\[15\] timerSpeedReg\[7\] " "Info (13026): Duplicate LATCH primitive \"timerSpeedReg\[15\]\" merged with LATCH primitive \"timerSpeedReg\[7\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "timerSpeedReg\[23\] timerSpeedReg\[7\] " "Info (13026): Duplicate LATCH primitive \"timerSpeedReg\[23\]\" merged with LATCH primitive \"timerSpeedReg\[7\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "timerSpeedReg\[10\] timerSpeedReg\[9\] " "Info (13026): Duplicate LATCH primitive \"timerSpeedReg\[10\]\" merged with LATCH primitive \"timerSpeedReg\[9\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "timerSpeedReg\[14\] timerSpeedReg\[13\] " "Info (13026): Duplicate LATCH primitive \"timerSpeedReg\[14\]\" merged with LATCH primitive \"timerSpeedReg\[13\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "timerSpeedReg\[21\] timerSpeedReg\[13\] " "Info (13026): Duplicate LATCH primitive \"timerSpeedReg\[21\]\" merged with LATCH primitive \"timerSpeedReg\[13\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "timerSpeedReg\[22\] timerSpeedReg\[13\] " "Info (13026): Duplicate LATCH primitive \"timerSpeedReg\[22\]\" merged with LATCH primitive \"timerSpeedReg\[13\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "timerSpeedReg\[25\] timerSpeedReg\[17\] " "Info (13026): Duplicate LATCH primitive \"timerSpeedReg\[25\]\" merged with LATCH primitive \"timerSpeedReg\[17\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "l " "Warning (13012): Latch l has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w " "Warning (13012): Latch w has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[0\] " "Warning (13012): Latch Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[1\] " "Warning (13012): Latch Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[2\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Y\[2\] " "Warning (13012): Latch Y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[0\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_\[7\] " "Warning (13012): Latch x_\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_\[5\] " "Warning (13012): Latch x_\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_\[6\] " "Warning (13012): Latch x_\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_\[3\] " "Warning (13012): Latch y_\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_\[4\] " "Warning (13012): Latch y_\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_\[5\] " "Warning (13012): Latch y_\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[2\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_\[6\] " "Warning (13012): Latch y_\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[2\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_\[2\] " "Warning (13012): Latch y_\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_\[1\] " "Warning (13012): Latch y_\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y_\[0\] " "Warning (13012): Latch y_\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color_\[2\] " "Warning (13012): Latch color_\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[2\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_\[0\] " "Warning (13012): Latch x_\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_\[1\] " "Warning (13012): Latch x_\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_\[2\] " "Warning (13012): Latch x_\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_\[3\] " "Warning (13012): Latch x_\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x_\[4\] " "Warning (13012): Latch x_\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color_\[1\] " "Warning (13012): Latch color_\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[2\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color_\[0\] " "Warning (13012): Latch color_\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lev\[2\] " "Warning (13012): Latch lev\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlTimer.001_976 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal controlTimer.001_976" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "level.011_1271 " "Warning (13012): Latch level.011_1271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlTimer.001_976 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal controlTimer.001_976" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "level.001_1284 " "Warning (13012): Latch level.001_1284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal y\[1\]" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 366 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timerSpeedReg\[6\] " "Warning (13012): Latch timerSpeedReg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level.011_1271 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal level.011_1271" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timerSpeedReg\[7\] " "Warning (13012): Latch timerSpeedReg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level.011_1271 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal level.011_1271" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timerSpeedReg\[9\] " "Warning (13012): Latch timerSpeedReg\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level.011_1271 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal level.011_1271" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timerSpeedReg\[13\] " "Warning (13012): Latch timerSpeedReg\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level.011_1271 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal level.011_1271" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timerSpeedReg\[17\] " "Warning (13012): Latch timerSpeedReg\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA level.001_1284 " "Warning (13013): Ports D and ENA on the latch are fed by the same signal level.001_1284" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 214 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning (13410): Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 17 " "Info (17049): 17 registers lost all their fanouts during netlist optimizations. The first 17 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[3\] " "Info (17050): Register \"PS2_Controller:PS2\|idle_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[2\] " "Info (17050): Register \"PS2_Controller:PS2\|idle_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[1\] " "Info (17050): Register \"PS2_Controller:PS2\|idle_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[0\] " "Info (17050): Register \"PS2_Controller:PS2\|idle_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[4\] " "Info (17050): Register \"PS2_Controller:PS2\|idle_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[5\] " "Info (17050): Register \"PS2_Controller:PS2\|idle_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[6\] " "Info (17050): Register \"PS2_Controller:PS2\|idle_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|idle_counter\[7\] " "Info (17050): Register \"PS2_Controller:PS2\|idle_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|s_ps2_transceiver~2 " "Info (17050): Register \"PS2_Controller:PS2\|s_ps2_transceiver~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|s_ps2_transceiver~3 " "Info (17050): Register \"PS2_Controller:PS2\|s_ps2_transceiver~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~2 " "Info (17050): Register \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~3 " "Info (17050): Register \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~4 " "Info (17050): Register \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~2 " "Info (17050): Register \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~3 " "Info (17050): Register \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Draw3by3:inst2\|s~6 " "Info (17050): Register \"Draw3by3:inst2\|s~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Draw3by3:inst2\|s~7 " "Info (17050): Register \"Draw3by3:inst2\|s~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/Project/testPattern/testPattern.map.smsg " "Info (144001): Generated suppressed messages file C:/Users/user/Desktop/Project/testPattern/testPattern.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Warning (21074): Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "testPattern.v" "" { Text "C:/Users/user/Desktop/Project/testPattern/testPattern.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1383 " "Info (21057): Implemented 1383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info (21058): Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Info (21059): Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info (21060): Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1209 " "Info (21061): Implemented 1209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "87 " "Info (21064): Implemented 87 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 202 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 202 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Info: Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 14:43:51 2013 " "Info: Processing ended: Mon Dec 02 14:43:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
