Release 14.5 - xst P.58f (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: displayer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "displayer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "displayer"
Output Format                      : NGC
Target Device                      : xc3s700a-4-fg484

---- Source Options
Top Module Name                    : displayer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/daiane/black-jack/bin_to_bcd.vhd" in Library work.
Entity <bin_to_bcd> compiled.
Entity <bin_to_bcd> (Architecture <bin_to_bcd>) compiled.
Compiling vhdl file "/home/daiane/black-jack/decoder.vhd" in Library work.
Architecture decoder of Entity decoder is up to date.
Compiling vhdl file "/home/daiane/black-jack/displayer.vhd" in Library work.
Architecture displayer of Entity displayer is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <displayer> in library <work> (architecture <displayer>).

Analyzing hierarchy for entity <bin_to_bcd> in library <work> (architecture <bin_to_bcd>).

Analyzing hierarchy for entity <decoder> in library <work> (architecture <decoder>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <displayer> in library <work> (Architecture <displayer>).
WARNING:Xst:819 - "/home/daiane/black-jack/displayer.vhd" line 50: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <number_out>
Entity <displayer> analyzed. Unit <displayer> generated.

Analyzing Entity <bin_to_bcd> in library <work> (Architecture <bin_to_bcd>).
Entity <bin_to_bcd> analyzed. Unit <bin_to_bcd> generated.

Analyzing Entity <decoder> in library <work> (Architecture <decoder>).
Entity <decoder> analyzed. Unit <decoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bin_to_bcd>.
    Related source file is "/home/daiane/black-jack/bin_to_bcd.vhd".
WARNING:Xst:646 - Signal <sig_temp<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit subtractor for signal <sig_temp$addsub0000>.
    Found 5-bit comparator less for signal <ten_out$cmp_lt0000> created at line 23.
    Found 5-bit comparator less for signal <ten_out$cmp_lt0001> created at line 23.
    Found 5-bit comparator less for signal <ten_out$cmp_lt0002> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <bin_to_bcd> synthesized.


Synthesizing Unit <decoder>.
    Related source file is "/home/daiane/black-jack/decoder.vhd".
    Found 16x8-bit ROM for signal <bcd_out>.
    Summary:
	inferred   1 ROM(s).
Unit <decoder> synthesized.


Synthesizing Unit <displayer>.
    Related source file is "/home/daiane/black-jack/displayer.vhd".
    Found 1-bit register for signal <en0_out>.
    Found 1-bit register for signal <en1_out>.
    Found 1-bit register for signal <enable>.
    Found 4-bit register for signal <number>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <displayer> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 5-bit subtractor                                      : 1
# Registers                                            : 4
 1-bit register                                        : 3
 4-bit register                                        : 1
# Comparators                                          : 3
 5-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit subtractor                                      : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Comparators                                          : 3
 5-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <displayer> ...

Optimizing unit <bin_to_bcd> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block displayer, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : displayer.ngr
Top Level Output File Name         : displayer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 20
#      INV                         : 1
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT4                        : 11
#      MUXF5                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 7
#      FDR                         : 3
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 6
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-4 

 Number of Slices:                       11  out of   5888     0%  
 Number of Slice Flip Flops:              7  out of  11776     0%  
 Number of 4 input LUTs:                 18  out of  11776     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    372     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_in                             | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.311ns (Maximum Frequency: 302.024MHz)
   Minimum input arrival time before clock: 3.668ns
   Maximum output required time after clock: 7.030ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 3.311ns (frequency: 302.024MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               3.311ns (Levels of Logic = 1)
  Source:            enable (FF)
  Destination:       en1_out (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: enable to en1_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.788  enable (enable)
     LUT2:I1->O            1   0.643   0.420  en0_out_or00001 (en0_out_or0000)
     FDR:R                     0.869          en0_out
    ----------------------------------------
    Total                      3.311ns (2.103ns logic, 1.208ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in'
  Total number of paths / destination ports: 27 / 11
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 3)
  Source:            data_in<4> (PAD)
  Destination:       number_2 (FF)
  Destination Clock: clk_in rising

  Data Path: data_in<4> to number_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.849   0.776  data_in_4_IBUF (data_in_4_IBUF)
     LUT4:I0->O            1   0.648   0.500  number_mux0002<2>_SW0 (N9)
     LUT2:I1->O            1   0.643   0.000  number_mux0002<2> (number_mux0002<2>)
     FDS:D                     0.252          number_2
    ----------------------------------------
    Total                      3.668ns (2.392ns logic, 1.276ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in'
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Offset:              7.030ns (Levels of Logic = 2)
  Source:            number_0 (FF)
  Destination:       num_out<7> (PAD)
  Source Clock:      clk_in rising

  Data Path: number_0 to num_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              7   0.591   0.851  number_0 (number_0)
     LUT4:I0->O            1   0.648   0.420  decod/Mrom_bcd_out21 (num_out_2_OBUF)
     OBUF:I->O                 4.520          num_out_2_OBUF (num_out<2>)
    ----------------------------------------
    Total                      7.030ns (5.759ns logic, 1.271ns route)
                                       (81.9% logic, 18.1% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.26 secs
 
--> 


Total memory usage is 165296 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

