Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Oct 12 12:45:34 2019
| Host         : DESKTOP-GS4U8CV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HW2_1_wrapper_timing_summary_routed.rpt -pb HW2_1_wrapper_timing_summary_routed.pb -rpx HW2_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HW2_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.270        0.000                      0                   50        0.214        0.000                      0                   50        3.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.270        0.000                      0                   50        0.214        0.000                      0                   50        3.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.662ns  (logic 1.997ns (54.531%)  route 1.665ns (45.469%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.054     6.128    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDCE (Prop_fdce_C_Q)         0.456     6.584 r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/Q
                         net (fo=32, routed)          0.804     7.388    HW2_1_i/PWM_Decoder_0/inst/timer[0]
    SLICE_X110Y105       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.968 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.968    HW2_1_i/PWM_Decoder_0/inst/timer0_carry_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.082    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__0_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.196    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.310    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__2_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.623 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__3/O[3]
                         net (fo=1, routed)           0.861     9.484    HW2_1_i/PWM_Decoder_0/inst/data0[20]
    SLICE_X111Y109       LUT5 (Prop_lut5_I4_O)        0.306     9.790 r  HW2_1_i/PWM_Decoder_0/inst/timer[20]_i_1/O
                         net (fo=1, routed)           0.000     9.790    HW2_1_i/PWM_Decoder_0/inst/timer_0[20]
    SLICE_X111Y109       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858    13.623    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[20]/C
                         clock pessimism              0.441    14.064    
                         clock uncertainty           -0.035    14.028    
    SLICE_X111Y109       FDCE (Setup_fdce_C_D)        0.031    14.059    HW2_1_i/PWM_Decoder_0/inst/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.828ns (22.818%)  route 2.801ns (77.181%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.620ns = ( 13.620 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/Q
                         net (fo=2, routed)           1.000     7.585    HW2_1_i/PWM_Decoder_0/inst/timer[18]
    SLICE_X111Y109       LUT4 (Prop_lut4_I0_O)        0.124     7.709 r  HW2_1_i/PWM_Decoder_0/inst/color[2]_i_6/O
                         net (fo=2, routed)           0.554     8.263    HW2_1_i/PWM_Decoder_0/inst/color[2]_i_6_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I4_O)        0.124     8.387 r  HW2_1_i/PWM_Decoder_0/inst/color[2]_i_3/O
                         net (fo=30, routed)          1.246     9.633    HW2_1_i/PWM_Decoder_0/inst/color[2]_i_3_n_0
    SLICE_X109Y110       LUT5 (Prop_lut5_I1_O)        0.124     9.757 r  HW2_1_i/PWM_Decoder_0/inst/timer[23]_i_1/O
                         net (fo=1, routed)           0.000     9.757    HW2_1_i/PWM_Decoder_0/inst/timer_0[23]
    SLICE_X109Y110       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.855    13.620    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y110       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[23]/C
                         clock pessimism              0.441    14.061    
                         clock uncertainty           -0.035    14.025    
    SLICE_X109Y110       FDCE (Setup_fdce_C_D)        0.029    14.054    HW2_1_i/PWM_Decoder_0/inst/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.673ns (46.724%)  route 1.908ns (53.276%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.054     6.128    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDCE (Prop_fdce_C_Q)         0.456     6.584 r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/Q
                         net (fo=32, routed)          0.804     7.388    HW2_1_i/PWM_Decoder_0/inst/timer[0]
    SLICE_X110Y105       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.968 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.968    HW2_1_i/PWM_Decoder_0/inst/timer0_carry_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.302 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__0/O[1]
                         net (fo=1, routed)           1.103     9.405    HW2_1_i/PWM_Decoder_0/inst/data0[6]
    SLICE_X111Y106       LUT5 (Prop_lut5_I4_O)        0.303     9.708 r  HW2_1_i/PWM_Decoder_0/inst/timer[6]_i_1/O
                         net (fo=1, routed)           0.000     9.708    HW2_1_i/PWM_Decoder_0/inst/timer_0[6]
    SLICE_X111Y106       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.860    13.625    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y106       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[6]/C
                         clock pessimism              0.441    14.066    
                         clock uncertainty           -0.035    14.030    
    SLICE_X111Y106       FDCE (Setup_fdce_C_D)        0.031    14.061    HW2_1_i/PWM_Decoder_0/inst/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.061    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 2.111ns (59.277%)  route 1.450ns (40.723%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.054     6.128    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDCE (Prop_fdce_C_Q)         0.456     6.584 r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/Q
                         net (fo=32, routed)          0.804     7.388    HW2_1_i/PWM_Decoder_0/inst/timer[0]
    SLICE_X110Y105       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.968 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.968    HW2_1_i/PWM_Decoder_0/inst/timer0_carry_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.082    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__0_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.196    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.310    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__2_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.424    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__3_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.737 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__4/O[3]
                         net (fo=1, routed)           0.646     9.383    HW2_1_i/PWM_Decoder_0/inst/data0[24]
    SLICE_X111Y110       LUT5 (Prop_lut5_I4_O)        0.306     9.689 r  HW2_1_i/PWM_Decoder_0/inst/timer[24]_i_1/O
                         net (fo=1, routed)           0.000     9.689    HW2_1_i/PWM_Decoder_0/inst/timer_0[24]
    SLICE_X111Y110       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.858    13.623    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y110       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[24]/C
                         clock pessimism              0.441    14.064    
                         clock uncertainty           -0.035    14.028    
    SLICE_X111Y110       FDCE (Setup_fdce_C_D)        0.031    14.059    HW2_1_i/PWM_Decoder_0/inst/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 2.127ns (59.802%)  route 1.430ns (40.198%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.054     6.128    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDCE (Prop_fdce_C_Q)         0.456     6.584 r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/Q
                         net (fo=32, routed)          0.804     7.388    HW2_1_i/PWM_Decoder_0/inst/timer[0]
    SLICE_X110Y105       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.968 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.968    HW2_1_i/PWM_Decoder_0/inst/timer0_carry_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.082 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.082    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__0_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.196 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.196    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.310 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.310    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__2_n_0
    SLICE_X110Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.424    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__3_n_0
    SLICE_X110Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.538    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__4_n_0
    SLICE_X110Y111       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.760 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__5/O[0]
                         net (fo=1, routed)           0.626     9.385    HW2_1_i/PWM_Decoder_0/inst/data0[25]
    SLICE_X111Y111       LUT5 (Prop_lut5_I4_O)        0.299     9.684 r  HW2_1_i/PWM_Decoder_0/inst/timer[25]_i_1/O
                         net (fo=1, routed)           0.000     9.684    HW2_1_i/PWM_Decoder_0/inst/timer_0[25]
    SLICE_X111Y111       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.857    13.622    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y111       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[25]/C
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X111Y111       FDCE (Setup_fdce_C_D)        0.029    14.056    HW2_1_i/PWM_Decoder_0/inst/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.031%)  route 2.767ns (76.969%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/Q
                         net (fo=2, routed)           1.000     7.585    HW2_1_i/PWM_Decoder_0/inst/timer[18]
    SLICE_X111Y109       LUT4 (Prop_lut4_I0_O)        0.124     7.709 r  HW2_1_i/PWM_Decoder_0/inst/color[2]_i_6/O
                         net (fo=2, routed)           0.554     8.263    HW2_1_i/PWM_Decoder_0/inst/color[2]_i_6_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I4_O)        0.124     8.387 r  HW2_1_i/PWM_Decoder_0/inst/color[2]_i_3/O
                         net (fo=30, routed)          1.213     9.600    HW2_1_i/PWM_Decoder_0/inst/color[2]_i_3_n_0
    SLICE_X111Y105       LUT5 (Prop_lut5_I1_O)        0.124     9.724 r  HW2_1_i/PWM_Decoder_0/inst/timer[1]_i_1/O
                         net (fo=1, routed)           0.000     9.724    HW2_1_i/PWM_Decoder_0/inst/timer_0[1]
    SLICE_X111Y105       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.860    13.625    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y105       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[1]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y105       FDCE (Setup_fdce_C_D)        0.029    14.099    HW2_1_i/PWM_Decoder_0/inst/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 0.828ns (23.019%)  route 2.769ns (76.981%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/Q
                         net (fo=2, routed)           1.000     7.585    HW2_1_i/PWM_Decoder_0/inst/timer[18]
    SLICE_X111Y109       LUT4 (Prop_lut4_I0_O)        0.124     7.709 r  HW2_1_i/PWM_Decoder_0/inst/color[2]_i_6/O
                         net (fo=2, routed)           0.554     8.263    HW2_1_i/PWM_Decoder_0/inst/color[2]_i_6_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I4_O)        0.124     8.387 r  HW2_1_i/PWM_Decoder_0/inst/color[2]_i_3/O
                         net (fo=30, routed)          1.215     9.602    HW2_1_i/PWM_Decoder_0/inst/color[2]_i_3_n_0
    SLICE_X111Y105       LUT5 (Prop_lut5_I1_O)        0.124     9.726 r  HW2_1_i/PWM_Decoder_0/inst/timer[2]_i_1/O
                         net (fo=1, routed)           0.000     9.726    HW2_1_i/PWM_Decoder_0/inst/timer_0[2]
    SLICE_X111Y105       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.860    13.625    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y105       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[2]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y105       FDCE (Setup_fdce_C_D)        0.031    14.101    HW2_1_i/PWM_Decoder_0/inst/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.828ns (23.158%)  route 2.747ns (76.842%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.055     6.129    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y109       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y109       FDCE (Prop_fdce_C_Q)         0.456     6.585 f  HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/Q
                         net (fo=2, routed)           1.000     7.585    HW2_1_i/PWM_Decoder_0/inst/timer[18]
    SLICE_X111Y109       LUT4 (Prop_lut4_I0_O)        0.124     7.709 r  HW2_1_i/PWM_Decoder_0/inst/color[2]_i_6/O
                         net (fo=2, routed)           0.554     8.263    HW2_1_i/PWM_Decoder_0/inst/color[2]_i_6_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I4_O)        0.124     8.387 r  HW2_1_i/PWM_Decoder_0/inst/color[2]_i_3/O
                         net (fo=30, routed)          1.193     9.580    HW2_1_i/PWM_Decoder_0/inst/color[2]_i_3_n_0
    SLICE_X111Y111       LUT5 (Prop_lut5_I1_O)        0.124     9.704 r  HW2_1_i/PWM_Decoder_0/inst/timer[27]_i_1/O
                         net (fo=1, routed)           0.000     9.704    HW2_1_i/PWM_Decoder_0/inst/timer_0[27]
    SLICE_X111Y111       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.857    13.622    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y111       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[27]/C
                         clock pessimism              0.481    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X111Y111       FDCE (Setup_fdce_C_D)        0.031    14.098    HW2_1_i/PWM_Decoder_0/inst/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         14.098    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/timer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 2.023ns (56.744%)  route 1.542ns (43.256%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.057     6.131    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y105       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDCE (Prop_fdce_C_Q)         0.456     6.587 r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[2]/Q
                         net (fo=2, routed)           0.719     7.306    HW2_1_i/PWM_Decoder_0/inst/timer[2]
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.980 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.980    HW2_1_i/PWM_Decoder_0/inst/timer0_carry_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.094 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.094    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__0_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.208 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.208    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.542 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__2/O[1]
                         net (fo=1, routed)           0.823     9.365    HW2_1_i/PWM_Decoder_0/inst/data0[14]
    SLICE_X109Y108       LUT5 (Prop_lut5_I4_O)        0.331     9.696 r  HW2_1_i/PWM_Decoder_0/inst/timer[14]_i_1/O
                         net (fo=1, routed)           0.000     9.696    HW2_1_i/PWM_Decoder_0/inst/timer_0[14]
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.856    13.621    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[14]/C
                         clock pessimism              0.441    14.062    
                         clock uncertainty           -0.035    14.026    
    SLICE_X109Y108       FDCE (Setup_fdce_C_D)        0.075    14.101    HW2_1_i/PWM_Decoder_0/inst/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.517ns  (logic 1.977ns (56.216%)  route 1.540ns (43.784%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          2.057     6.131    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X111Y105       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y105       FDCE (Prop_fdce_C_Q)         0.456     6.587 r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[2]/Q
                         net (fo=2, routed)           0.719     7.306    HW2_1_i/PWM_Decoder_0/inst/timer[2]
    SLICE_X110Y105       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.980 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.980    HW2_1_i/PWM_Decoder_0/inst/timer0_carry_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.094 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.094    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__0_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.208 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.208    HW2_1_i/PWM_Decoder_0/inst/timer0_carry__1_n_0
    SLICE_X110Y108       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.521 r  HW2_1_i/PWM_Decoder_0/inst/timer0_carry__2/O[3]
                         net (fo=1, routed)           0.821     9.341    HW2_1_i/PWM_Decoder_0/inst/data0[16]
    SLICE_X109Y108       LUT5 (Prop_lut5_I4_O)        0.306     9.647 r  HW2_1_i/PWM_Decoder_0/inst/timer[16]_i_1/O
                         net (fo=1, routed)           0.000     9.647    HW2_1_i/PWM_Decoder_0/inst/timer_0[16]
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.856    13.621    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[16]/C
                         clock pessimism              0.441    14.062    
                         clock uncertainty           -0.035    14.026    
    SLICE_X109Y108       FDCE (Setup_fdce_C_D)        0.031    14.057    HW2_1_i/PWM_Decoder_0/inst/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         14.057    
                         arrival time                          -9.647    
  -------------------------------------------------------------------
                         slack                                  4.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/color_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.471%)  route 0.162ns (46.529%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.716     1.803    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDCE (Prop_fdce_C_Q)         0.141     1.944 f  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/Q
                         net (fo=32, routed)          0.162     2.105    HW2_1_i/PWM_Decoder_0/inst/timer[0]
    SLICE_X108Y108       LUT6 (Prop_lut6_I2_O)        0.045     2.150 r  HW2_1_i/PWM_Decoder_0/inst/color[2]_i_1/O
                         net (fo=1, routed)           0.000     2.150    HW2_1_i/PWM_Decoder_0/inst/color[2]_i_1_n_0
    SLICE_X108Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.990     2.332    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X108Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/color_reg[2]/C
                         clock pessimism             -0.517     1.816    
    SLICE_X108Y108       FDCE (Hold_fdce_C_D)         0.121     1.937    HW2_1_i/PWM_Decoder_0/inst/color_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 HW2_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.716     1.803    HW2_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y107       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDCE (Prop_fdce_C_Q)         0.141     1.944 r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=12, routed)          0.179     2.123    HW2_1_i/RGB_LED_0/inst/counter_256[1]
    SLICE_X107Y107       LUT3 (Prop_lut3_I1_O)        0.042     2.165 r  HW2_1_i/RGB_LED_0/inst/counter_256[2]_i_1/O
                         net (fo=1, routed)           0.000     2.165    HW2_1_i/RGB_LED_0/inst/next_counter_256[2]
    SLICE_X107Y107       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.990     2.332    HW2_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y107       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X107Y107       FDCE (Hold_fdce_C_D)         0.107     1.910    HW2_1_i/RGB_LED_0/inst/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 HW2_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.715     1.802    HW2_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y110       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDCE (Prop_fdce_C_Q)         0.141     1.943 r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[6]/Q
                         net (fo=8, routed)           0.179     2.122    HW2_1_i/RGB_LED_0/inst/counter_256[6]
    SLICE_X107Y110       LUT3 (Prop_lut3_I2_O)        0.042     2.164 r  HW2_1_i/RGB_LED_0/inst/counter_256[7]_i_1/O
                         net (fo=1, routed)           0.000     2.164    HW2_1_i/RGB_LED_0/inst/next_counter_256[7]
    SLICE_X107Y110       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.989     2.331    HW2_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y110       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
                         clock pessimism             -0.530     1.802    
    SLICE_X107Y110       FDCE (Hold_fdce_C_D)         0.107     1.909    HW2_1_i/RGB_LED_0/inst/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 HW2_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (59.994%)  route 0.151ns (40.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.716     1.803    HW2_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y107       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDCE (Prop_fdce_C_Q)         0.128     1.931 r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[2]/Q
                         net (fo=11, routed)          0.151     2.082    HW2_1_i/RGB_LED_0/inst/counter_256[2]
    SLICE_X107Y109       LUT6 (Prop_lut6_I5_O)        0.099     2.181 r  HW2_1_i/RGB_LED_0/inst/counter_256[5]_i_1/O
                         net (fo=1, routed)           0.000     2.181    HW2_1_i/RGB_LED_0/inst/next_counter_256[5]
    SLICE_X107Y109       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.990     2.332    HW2_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y109       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
                         clock pessimism             -0.514     1.819    
    SLICE_X107Y109       FDCE (Hold_fdce_C_D)         0.092     1.911    HW2_1_i/RGB_LED_0/inst/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 HW2_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.716     1.803    HW2_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y107       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y107       FDCE (Prop_fdce_C_Q)         0.141     1.944 r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=12, routed)          0.179     2.123    HW2_1_i/RGB_LED_0/inst/counter_256[1]
    SLICE_X107Y107       LUT2 (Prop_lut2_I1_O)        0.045     2.168 r  HW2_1_i/RGB_LED_0/inst/counter_256[1]_i_1/O
                         net (fo=1, routed)           0.000     2.168    HW2_1_i/RGB_LED_0/inst/next_counter_256[1]
    SLICE_X107Y107       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.990     2.332    HW2_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y107       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X107Y107       FDCE (Hold_fdce_C_D)         0.091     1.894    HW2_1_i/RGB_LED_0/inst/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 HW2_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.715     1.802    HW2_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y110       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDCE (Prop_fdce_C_Q)         0.141     1.943 r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[6]/Q
                         net (fo=8, routed)           0.179     2.122    HW2_1_i/RGB_LED_0/inst/counter_256[6]
    SLICE_X107Y110       LUT2 (Prop_lut2_I0_O)        0.045     2.167 r  HW2_1_i/RGB_LED_0/inst/counter_256[6]_i_1/O
                         net (fo=1, routed)           0.000     2.167    HW2_1_i/RGB_LED_0/inst/next_counter_256[6]
    SLICE_X107Y110       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.989     2.331    HW2_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y110       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                         clock pessimism             -0.530     1.802    
    SLICE_X107Y110       FDCE (Hold_fdce_C_D)         0.091     1.893    HW2_1_i/RGB_LED_0/inst/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/color_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.716     1.803    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X108Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y108       FDCE (Prop_fdce_C_Q)         0.164     1.967 r  HW2_1_i/PWM_Decoder_0/inst/color_reg[1]/Q
                         net (fo=13, routed)          0.187     2.154    HW2_1_i/PWM_Decoder_0/inst/color_reg[1]_0
    SLICE_X108Y108       LUT6 (Prop_lut6_I1_O)        0.045     2.199 r  HW2_1_i/PWM_Decoder_0/inst/color[1]_i_1/O
                         net (fo=1, routed)           0.000     2.199    HW2_1_i/PWM_Decoder_0/inst/color[1]_i_1_n_0
    SLICE_X108Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.990     2.332    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X108Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/color_reg[1]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X108Y108       FDCE (Hold_fdce_C_D)         0.120     1.923    HW2_1_i/PWM_Decoder_0/inst/color_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/timer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.183ns (44.650%)  route 0.227ns (55.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.716     1.803    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDCE (Prop_fdce_C_Q)         0.141     1.944 r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/Q
                         net (fo=32, routed)          0.227     2.170    HW2_1_i/PWM_Decoder_0/inst/timer[0]
    SLICE_X109Y108       LUT5 (Prop_lut5_I0_O)        0.042     2.212 r  HW2_1_i/PWM_Decoder_0/inst/timer[14]_i_1/O
                         net (fo=1, routed)           0.000     2.212    HW2_1_i/PWM_Decoder_0/inst/timer_0[14]
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.990     2.332    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[14]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X109Y108       FDCE (Hold_fdce_C_D)         0.107     1.910    HW2_1_i/PWM_Decoder_0/inst/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.053%)  route 0.227ns (54.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.716     1.803    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y108       FDCE (Prop_fdce_C_Q)         0.141     1.944 f  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/Q
                         net (fo=32, routed)          0.227     2.170    HW2_1_i/PWM_Decoder_0/inst/timer[0]
    SLICE_X109Y108       LUT4 (Prop_lut4_I3_O)        0.045     2.215 r  HW2_1_i/PWM_Decoder_0/inst/timer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.215    HW2_1_i/PWM_Decoder_0/inst/timer_0[0]
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.990     2.332    HW2_1_i/PWM_Decoder_0/inst/clk
    SLICE_X109Y108       FDCE                                         r  HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X109Y108       FDCE (Hold_fdce_C_D)         0.091     1.894    HW2_1_i/PWM_Decoder_0/inst/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 HW2_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            HW2_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.187ns (43.560%)  route 0.242ns (56.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.716     1.803    HW2_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y109       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDCE (Prop_fdce_C_Q)         0.141     1.944 r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=13, routed)          0.242     2.186    HW2_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X107Y109       LUT5 (Prop_lut5_I2_O)        0.046     2.232 r  HW2_1_i/RGB_LED_0/inst/counter_256[4]_i_1/O
                         net (fo=1, routed)           0.000     2.232    HW2_1_i/RGB_LED_0/inst/next_counter_256[4]
    SLICE_X107Y109       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.990     2.332    HW2_1_i/RGB_LED_0/inst/clk
    SLICE_X107Y109       FDCE                                         r  HW2_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
                         clock pessimism             -0.530     1.803    
    SLICE_X107Y109       FDCE (Hold_fdce_C_D)         0.107     1.910    HW2_1_i/RGB_LED_0/inst/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y107  HW2_1_i/PWM_Decoder_0/inst/B_time_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y108  HW2_1_i/PWM_Decoder_0/inst/B_time_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/B_time_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y108  HW2_1_i/PWM_Decoder_0/inst/B_time_out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/G_time_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/G_time_out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/G_time_out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/G_time_out_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X106Y108  HW2_1_i/PWM_Decoder_0/inst/R_time_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/B_time_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/G_time_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/G_time_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/G_time_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/G_time_out_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y109  HW2_1_i/PWM_Decoder_0/inst/color_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  HW2_1_i/PWM_Decoder_0/inst/timer_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  HW2_1_i/PWM_Decoder_0/inst/timer_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y109  HW2_1_i/PWM_Decoder_0/inst/timer_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y110  HW2_1_i/PWM_Decoder_0/inst/timer_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y107  HW2_1_i/PWM_Decoder_0/inst/B_time_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y107  HW2_1_i/PWM_Decoder_0/inst/B_time_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y108  HW2_1_i/PWM_Decoder_0/inst/B_time_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y108  HW2_1_i/PWM_Decoder_0/inst/B_time_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/B_time_out_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y108  HW2_1_i/PWM_Decoder_0/inst/B_time_out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y108  HW2_1_i/PWM_Decoder_0/inst/B_time_out_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/G_time_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/G_time_out_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X106Y109  HW2_1_i/PWM_Decoder_0/inst/G_time_out_reg[6]/C



