Saurabh Kotiyal , Himanshu Thapliyal , Nagarajan Ranganathan, Mach-zehnder interferometer based design of all optical reversible binary adder, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Yu Pang , Yafeng Yan , Jinzhao Lin , Huawei Huang , Wei Wu, An Efficient Method to Synthesize Reversible Logic by Using Positive Davio Decision Diagrams, Circuits, Systems, and Signal Processing, v.33 n.10, p.3107-3121, October   2014
A. V. AnanthaLakshmi , G. F. Sudha, Design of an efficient reversible single precision floating point adder, International Journal of Computational Intelligence Studies, v.4 n.1, p.2-30, June 2015
Rolf Drechsler , Robert Wille, Reversible circuits: recent accomplishments and future challenges for an emerging technology, Proceedings of the 16th international conference on Progress in VLSI Design and Test, July 01-04, 2012, Shibpur, West Bengal, India
Robert Wille , Mathias Soeken , D. Michael Miller , Rolf Drechsler, Trading off circuit lines and gate costs in the synthesis of reversible logic, Integration, the VLSI Journal, v.47 n.2, p.284-294, March, 2014
Himanshu Thapliyal , Nagarajan Ranganathan, Design of efficient reversible logic-based binary and BCD adder circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.9 n.3, p.1-31, September 2013
