 
****************************************
Report : qor
Design : cpu_isle
Version: S-2021.06-SP5-4
Date   : Sun Apr 14 10:21:49 2024
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              24.00
  Critical Path Length:          1.87
  Critical Path Slack:          -0.78
  Critical Path Clk Period:      2.00
  Total Negative Slack:       -149.23
  No. of Violating Paths:      429.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          1.54
  Critical Path Slack:          -0.24
  Critical Path Clk Period:      2.00
  Total Negative Slack:        -15.01
  No. of Violating Paths:       64.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_in'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:          3.82
  Critical Path Slack:          -2.23
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -1870.21
  No. of Violating Paths:     1593.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_system_in'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.47
  Critical Path Slack:           1.26
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'hclk'
  -----------------------------------
  Levels of Logic:              10.00
  Critical Path Length:          1.71
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'jtag_tck'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          1.96
  Critical Path Slack:          42.78
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        177
  Hierarchical Port Count:      25113
  Leaf Cell Count:              25072
  Buf/Inv Cell Count:            4389
  Buf Cell Count:                 561
  Inv Cell Count:                3828
  CT Buf/Inv Cell Count:            2
  Combinational Cell Count:     22238
  Sequential Cell Count:         2834
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   117191.143297
  Noncombinational Area: 68018.985511
  Buf/Inv Area:          18889.365945
  Total Buffer Area:          3361.97
  Total Inverter Area:       15527.39
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  Net XLength        :      420596.78
  Net YLength        :      406664.97
  -----------------------------------
  Cell Area:            185210.128808
  Design Area:          185210.128808
  Net Length        :       827261.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         25341
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: iron-03

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    9.15
  Logic Optimization:              31087.25
  Mapping Optimization:            59842.55
  -----------------------------------------
  Overall Compile Time:            92766.37
  Overall Compile Wall Clock Time: 11824.99

  --------------------------------------------------------------------

  Design  WNS: 2.23  TNS: 1945.26  Number of Violating Paths: 1816


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
