15:36:43
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 17:28:56 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":114:1:114:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z2

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":114:1:114:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":78:14:78:14|Port-width mismatch for port flag_input. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":49:22:49:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":50:23:50:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":52:22:52:27|Removing wire DYNCNF, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:23:53:29|Removing wire STATCNF, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":75:1:75:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":94:5:94:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":75:1:75:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":94:5:94:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 17:28:58 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 17:28:59 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 17:28:59 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 17:29:00 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 17:29:02 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":75:1:75:6|Removing sequential instance CLK_uC_1 (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":75:1:75:6|Removing sequential instance CLK_uC_1 (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":114:1:114:6|Removing sequential instance aux_SEL (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":114:1:114:6|Removing sequential instance flag_signal (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance CLK_uC (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance CLK_uC (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
freq_div_4s|clk_out_derived_clock       6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     128  
top_pll|PLLOUTGLOBALB_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     4    
top|CLK                                 1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     126  
==========================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|Found inferred clock top|CLK which controls 126 sequential elements including FSM_TEST_inst_slow.current_state[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 17:29:03 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 17:29:03 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":191:5:191:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":169:5:169:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":191:5:191:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":169:5:169:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.56ns		 314 /       254
   2		0h:00m:01s		    -1.56ns		 314 /       254
   3		0h:00m:01s		    -1.56ns		 314 /       254

   4		0h:00m:01s		    -1.56ns		 314 /       254


   5		0h:00m:01s		    -1.56ns		 315 /       254
@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_130.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_slow.MOSI_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 124 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 130 clock pin(s) of sequential element(s)
0 instances converted, 130 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               124        FSM_TEST_inst_slow.counter_idle[4]
==========================================================================================================
======================================================================================================== Gated/Generated Clocks =========================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance          Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       130        divisor_inst.clk_out     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.86ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 8.86ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 17:29:06 2025
#


Top view:               top
Requested Frequency:    112.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.563

                                        Requested     Estimated     Requested     Estimated                Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type                       Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALB_derived_clock     112.9 MHz     95.9 MHz      8.860         10.423        -1.563     derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 112.9 MHz     115.1 MHz     8.860         8.690         0.169      inferred                   Autoconstr_clkgroup_0
===========================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top|CLK                              top|CLK                              |  8.860       0.169   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top|CLK                              |  8.860       2.409   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  8.860       -1.564  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                          Arrival           
Instance                                Reference                               Type         Pin     Net                  Time        Slack 
                                        Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_din[1]       0.796       -1.563
FSM_TEST_inst_fast.counter_din[2]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_din[2]       0.796       -1.512
FSM_TEST_inst_fast.counter_din[3]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_din[3]       0.796       -1.470
FSM_TEST_inst_fast.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       -1.377
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       0.076 
FSM_TEST_inst_fast.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[2]      0.796       0.148 
FSM_TEST_inst_fast.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       0.180 
FSM_TEST_inst_fast.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       0.180 
FSM_TEST_inst_fast.counter_stat[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[4]      0.796       0.252 
FSM_TEST_inst_fast.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_din[0]       0.796       0.273 
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                 Required           
Instance                                Reference                               Type         Pin     Net                         Time         Slack 
                                        Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       current_state_ns_0_i[0]     8.705        -1.563
FSM_TEST_inst_fast.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_din_3[0]            8.705        2.109 
FSM_TEST_inst_fast.counter_din[2]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       N_101_0                     8.705        2.109 
FSM_TEST_inst_fast.counter_din[3]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       N_103_0                     8.705        2.109 
FSM_TEST_inst_fast.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state               8.705        2.109 
FSM_TEST_inst_fast.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]          8.705        2.202 
FSM_TEST_inst_fast.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]          8.705        2.202 
FSM_TEST_inst_fast.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]          8.705        2.202 
FSM_TEST_inst_fast.counter_idle[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[3]          8.705        2.202 
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[0]          8.705        2.202 
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      10.268
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.564

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_fast.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]             SB_DFFER     Q        Out     0.796     0.796       -         
counter_din[1]                                Net          -        -       1.599     -           3         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_RNO_6[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      O        Out     0.558     4.986       -         
N_130_0                                       Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      O        Out     0.569     6.925       -         
current_state_RNO_2[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I3       In      -         8.296       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.465     8.761       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         10.268      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.423 is 3.204(30.7%) logic and 7.219(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      10.216
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.512

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_fast.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[2]             SB_DFFER     Q        Out     0.796     0.796       -         
counter_din[2]                                Net          -        -       1.599     -           4         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_RNO_6[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      I2       In      -         4.324       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      O        Out     0.517     4.841       -         
N_130_0                                       Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      I0       In      -         6.212       -         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     6.873       -         
current_state_RNO_2[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I3       In      -         8.244       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.465     8.709       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         10.216      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.371 is 3.152(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      10.175
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.471

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_fast.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[3]             SB_DFFER     Q        Out     0.796     0.796       -         
counter_din[3]                                Net          -        -       1.599     -           3         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      O        Out     0.517     2.912       -         
current_state_RNO_6[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      I2       In      -         4.283       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      O        Out     0.517     4.800       -         
N_130_0                                       Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      I0       In      -         6.170       -         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     6.832       -         
current_state_RNO_2[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I3       In      -         8.203       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.465     8.668       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         10.175      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.330 is 3.111(30.1%) logic and 7.219(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      10.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.378

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_fast.current_state[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[1]           SB_DFFR      Q        Out     0.796     0.796       -         
current_state[1]                              Net          -        -       1.599     -           119       
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      O        Out     0.424     2.819       -         
current_state_RNO_6[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      I2       In      -         4.190       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      O        Out     0.517     4.707       -         
N_130_0                                       Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      I0       In      -         6.077       -         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     6.739       -         
current_state_RNO_2[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I3       In      -         8.110       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.465     8.575       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         10.082      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.237 is 3.018(29.5%) logic and 7.219(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.076

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_fast.current_state_RNO_3[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_0_a3_1_4[0]                  Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_0[0]     SB_LUT4      I0       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     5.089       -         
N_133                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I0       In      -         6.460       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.121       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         8.628       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival          
Instance                               Reference     Type        Pin     Net                 Time        Slack
                                       Clock                                                                  
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]      top|CLK       SB_DFFR     Q       counter_din[3]      0.796       0.169
FSM_TEST_inst_slow.counter_din[2]      top|CLK       SB_DFFR     Q       counter_din[2]      0.796       0.180
FSM_TEST_inst_slow.counter_idle[1]     top|CLK       SB_DFFR     Q       counter_idle[1]     0.796       0.180
FSM_TEST_inst_slow.counter_din[1]      top|CLK       SB_DFFR     Q       counter_din[1]      0.796       0.221
FSM_TEST_inst_slow.counter_idle[2]     top|CLK       SB_DFFR     Q       counter_idle[2]     0.796       0.252
FSM_TEST_inst_slow.counter_idle[3]     top|CLK       SB_DFFR     Q       counter_idle[3]     0.796       0.283
FSM_TEST_inst_slow.counter_din[0]      top|CLK       SB_DFFR     Q       counter_din[0]      0.796       0.314
FSM_TEST_inst_slow.counter_idle[0]     top|CLK       SB_DFFR     Q       counter_idle[0]     0.796       0.345
FSM_TEST_inst_slow.counter_idle[4]     top|CLK       SB_DFFR     Q       counter_idle[4]     0.796       0.376
FSM_TEST_inst_slow.counter_stat[3]     top|CLK       SB_DFFR     Q       counter_stat[3]     0.796       0.417
==============================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required          
Instance                                Reference     Type        Pin     Net                         Time         Slack
                                        Clock                                                                           
------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     top|CLK       SB_DFFR     D       current_state_ns_0_i[0]     8.705        0.169
FSM_TEST_inst_slow.counter_idle[0]      top|CLK       SB_DFFR     D       counter_idle_0              8.705        0.180
FSM_TEST_inst_slow.counter_idle[1]      top|CLK       SB_DFFR     D       counter_idle_1              8.705        0.180
FSM_TEST_inst_slow.counter_idle[2]      top|CLK       SB_DFFR     D       counter_idle_2              8.705        0.180
FSM_TEST_inst_slow.counter_idle[3]      top|CLK       SB_DFFR     D       counter_idle_3              8.705        0.180
FSM_TEST_inst_slow.counter_idle[4]      top|CLK       SB_DFFR     D       counter_idle_4              8.705        0.180
FSM_TEST_inst_slow.counter_stat[0]      top|CLK       SB_DFFR     D       counter_stat_0              8.705        0.417
FSM_TEST_inst_slow.counter_stat[1]      top|CLK       SB_DFFR     D       counter_stat_1              8.705        0.417
FSM_TEST_inst_slow.counter_stat[2]      top|CLK       SB_DFFR     D       counter_stat_2              8.705        0.417
FSM_TEST_inst_slow.counter_stat[3]      top|CLK       SB_DFFR     D       counter_stat_3              8.705        0.417
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.169

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                Net         -        -       1.599     -           2         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_128_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.996       -         
N_130                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.535       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFFER        130 uses
SB_DFFES        99 uses
SB_DFFR         24 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             4 uses
SB_LUT4         291 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   254 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 131

@S |Mapping Summary:
Total  LUTs: 291 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 291 = 291 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Apr 02 17:29:06 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: Unknown command /*ignoring the line 14 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin miso_input doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin s14 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin s13 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin s12 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: Unknown command */ignoring the line 20 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	291
    Number of DFFs      	:	254
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	14
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk_output_0_THRU_LUT4_0_LC_303", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_304", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	306
    Number of DFFs      	:	254
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	244
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	2
        LUT with CARRY   	:	8
    LogicCells                  :	308/7680
    PLBs                        :	44/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 58.8 (sec)

Final Design Statistics
    Number of LUTs      	:	306
    Number of DFFs      	:	254
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	308/7680
    PLBs                        :	91/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 677.20 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 677.20 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 677.20 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 182.79 MHz | Target: 677.20 MHz
Clock: top|CLK | Frequency: 165.13 MHz | Target: 112.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 61.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 582
used logic cells: 308
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 582
used logic cells: 308
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 11
I1209: Started routing
I1223: Total Nets : 336 
I1212: Iteration  1 :   120 unrouted : 3 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 18 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 21 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "pr_PLL_test_syn.prj" -log "pr_PLL_test_Implmnt/pr_PLL_test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of pr_PLL_test_Implmnt/pr_PLL_test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: NB-ADM-01

# Wed Apr 02 17:39:37 2025

#Implementation: pr_PLL_test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v" (library work)
@I::"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v" (library work)
Verilog syntax check successful!
File C:\Users\raul.lora\Documents\prPLL_test\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":870:7:870:22|Synthesizing module SB_PLL40_2F_CORE in library work.

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":22:42:22:42|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":23:43:23:43|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":28:34:28:34|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\raul.lora\Documents\prPLL_test\top_pll.v":30:35:30:35|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b0100001100100001
	BIT_SEQUENCE_STAT_INIT=88'b1111111011011100101110101001100001110110010101000011001000010000000000010010001101000101
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z1

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":114:1:114:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\freq_div.v":1:7:1:14|Synthesizing module freq_div in library work.

	DIVISOR=32'b00000000000000000000000000000100
   Generated name = freq_div_4s

@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":4:7:4:14|Synthesizing module FSM_TEST in library work.

	BIT_SEQUENCE_DIN_INIT=16'b1010101111001101
	BIT_SEQUENCE_STAT_INIT=88'b0001001000110100010101100111100010011010101111001101111011110001001000110100010101100111
	SIZESRSTAT=32'b00000000000000000000000001011000
	SIZESRDYN=32'b00000000000000000000000000010000
	N_CYCLES_IDLE=32'b00000000000000000000000000011110
	N_CYCLES_DYN_READ=32'b00000000000000000000000000010000
	N_CYCLES_STATIC_READ=32'b00000000000000000000000001011000
	IDLE=3'b000
	DYN_READ=3'b001
	STATIC_READ=3'b010
	INDEF_STATE=3'b011
   Generated name = FSM_TEST_Z2

@W: CL265 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":114:1:114:6|Removing unused bit 88 of bit_sequence_stat[88:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Synthesizing module top in library work.

@W: CS263 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":78:14:78:14|Port-width mismatch for port flag_input. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":49:22:49:29|Removing wire DYNLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":50:23:50:31|Removing wire STATLATCH, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":52:22:52:27|Removing wire DYNCNF, as there is no assignment to it.
@W: CG360 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":53:23:53:29|Removing wire STATCNF, as there is no assignment to it.
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":75:1:75:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":94:5:94:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL135 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":75:1:75:6|Found sequential shift CLK_uC with address depth of 6 words and data bit width of 1.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Optimizing register bit counter_idle[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":169:5:169:10|Pruning register bits 9 to 5 of counter_idle[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"C:\Users\raul.lora\Documents\prPLL_test\FSM_TEST.v":94:5:94:10|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 17:39:38 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 17:39:38 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 17:39:38 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\raul.lora\Documents\prPLL_test\top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Apr 02 17:39:40 2025

###########################################################]
Pre-mapping Report

# Wed Apr 02 17:39:40 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt 
Printing clock  summary report in "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":75:1:75:6|Removing sequential instance CLK_uC_1 (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":75:1:75:6|Removing sequential instance CLK_uC_1 (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.seqshift(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":114:1:114:6|Removing sequential instance aux_SEL (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":114:1:114:6|Removing sequential instance flag_signal (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance CLK_uC (in view: work.FSM_TEST_Z1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":66:1:66:6|Removing sequential instance CLK_uC (in view: work.FSM_TEST_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                   Requested     Requested     Clock                                                  Clock                     Clock
Clock                                   Frequency     Period        Type                                                   Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
freq_div_4s|clk_out_derived_clock       6.0 MHz       166.600       derived (from top_pll|PLLOUTGLOBALB_derived_clock)     Autoconstr_clkgroup_0     128  
top_pll|PLLOUTGLOBALB_derived_clock     6.0 MHz       166.600       derived (from top|CLK)                                 Autoconstr_clkgroup_0     4    
top|CLK                                 1.0 MHz       1000.000      inferred                                               Autoconstr_clkgroup_0     126  
==========================================================================================================================================================

@W: MT529 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|Found inferred clock top|CLK which controls 126 sequential elements including FSM_TEST_inst_slow.current_state[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 02 17:39:41 2025

###########################################################]
Map & Optimize Report

# Wed Apr 02 17:39:41 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\raul.lora\documents\prpll_test\freq_div.v":13:4:13:9|User-specified initial value defined for instance divisor_inst.counter[2:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z1(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":191:5:191:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":169:5:169:10|Found counter in view:work.FSM_TEST_Z1(verilog) instance counter_idle[4:0] 
Encoding state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":94:5:94:10|There are no possible illegal states for state machine current_state[3:0] (in view: work.FSM_TEST_Z2(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":191:5:191:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_stat[6:0] 
@N: MO231 :"c:\users\raul.lora\documents\prpll_test\fsm_test.v":169:5:169:10|Found counter in view:work.FSM_TEST_Z2(verilog) instance counter_idle[4:0] 

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.56ns		 312 /       254
   2		0h:00m:01s		    -1.56ns		 312 /       254
   3		0h:00m:01s		    -1.56ns		 312 /       254

   4		0h:00m:01s		    -1.56ns		 312 /       254


   5		0h:00m:01s		    -1.56ns		 313 /       254
@N: FX1016 :"c:\users\raul.lora\documents\prpll_test\top.v":6:1:6:3|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net RST_N_c_i.
@N: FX1017 :|SB_GB inserted on the net N_130.
@N: FX1017 :|SB_GB inserted on the net FSM_TEST_inst_slow.MOSI_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@N: MT611 :|Automatically generated clock freq_div_4s|clk_out_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 124 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 130 clock pin(s) of sequential element(s)
0 instances converted, 130 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0002       CLK_ibuf_gb_io      SB_GB_IO               124        FSM_TEST_inst_slow.counter_idle[4]
==========================================================================================================
======================================================================================================== Gated/Generated Clocks =========================================================================================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance          Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_2F_CORE       130        divisor_inst.clk_out     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
=========================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\synwork\pr_PLL_test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\pr_PLL_test.edf
@W: FX708 |Found invalid parameter 10 
@W: FX708 |Found invalid parameter 4 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:02s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|CLK with period 8.86ns. Please declare a user-defined clock on object "p:CLK"
@N: MT615 |Found clock top_pll|PLLOUTGLOBALB_derived_clock with period 8.86ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 02 17:39:48 2025
#


Top view:               top
Requested Frequency:    112.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.563

                                        Requested     Estimated     Requested     Estimated                Clock                      Clock                
Starting Clock                          Frequency     Frequency     Period        Period        Slack      Type                       Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBALB_derived_clock     112.9 MHz     95.9 MHz      8.860         10.423        -1.563     derived (from top|CLK)     Autoconstr_clkgroup_0
top|CLK                                 112.9 MHz     115.1 MHz     8.860         8.690         0.169      inferred                   Autoconstr_clkgroup_0
===========================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                             Ending                               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
top|CLK                              top|CLK                              |  8.860       0.169   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top|CLK                              |  8.860       2.409   |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBALB_derived_clock  top_pll|PLLOUTGLOBALB_derived_clock  |  8.860       -1.564  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBALB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                          Arrival           
Instance                                Reference                               Type         Pin     Net                  Time        Slack 
                                        Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_din[1]       0.796       -1.563
FSM_TEST_inst_fast.counter_din[2]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_din[2]       0.796       -1.512
FSM_TEST_inst_fast.counter_din[3]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_din[3]       0.796       -1.470
FSM_TEST_inst_fast.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      Q       current_state[1]     0.796       -1.377
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[0]      0.796       0.076 
FSM_TEST_inst_fast.counter_stat[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[2]      0.796       0.148 
FSM_TEST_inst_fast.counter_stat[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[1]      0.796       0.180 
FSM_TEST_inst_fast.counter_stat[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[3]      0.796       0.180 
FSM_TEST_inst_fast.counter_stat[4]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_stat[4]      0.796       0.252 
FSM_TEST_inst_fast.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     Q       counter_din[0]       0.796       0.273 
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                 Required           
Instance                                Reference                               Type         Pin     Net                         Time         Slack 
                                        Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[0]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       current_state_ns_0_i[0]     8.705        -1.563
FSM_TEST_inst_fast.counter_din[0]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_din_3[0]            8.705        2.109 
FSM_TEST_inst_fast.counter_din[2]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       N_101_0                     8.705        2.109 
FSM_TEST_inst_fast.counter_din[3]       top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       N_103_0                     8.705        2.109 
FSM_TEST_inst_fast.current_state[1]     top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFR      D       current_state               8.705        2.109 
FSM_TEST_inst_fast.counter_idle[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[0]          8.705        2.202 
FSM_TEST_inst_fast.counter_idle[1]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[1]          8.705        2.202 
FSM_TEST_inst_fast.counter_idle[2]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[2]          8.705        2.202 
FSM_TEST_inst_fast.counter_idle[3]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_idle_lm[3]          8.705        2.202 
FSM_TEST_inst_fast.counter_stat[0]      top_pll|PLLOUTGLOBALB_derived_clock     SB_DFFER     D       counter_stat_lm[0]          8.705        2.202 
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      10.268
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.564

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_fast.counter_din[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[1]             SB_DFFER     Q        Out     0.796     0.796       -         
counter_din[1]                                Net          -        -       1.599     -           3         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_RNO_6[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      I2       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      O        Out     0.558     4.986       -         
N_130_0                                       Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      I0       In      -         6.356       -         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      O        Out     0.569     6.925       -         
current_state_RNO_2[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I3       In      -         8.296       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.465     8.761       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         10.268      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.423 is 3.204(30.7%) logic and 7.219(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      10.216
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.512

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_fast.counter_din[2] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[2]             SB_DFFER     Q        Out     0.796     0.796       -         
counter_din[2]                                Net          -        -       1.599     -           4         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      I1       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      O        Out     0.558     2.953       -         
current_state_RNO_6[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      I2       In      -         4.324       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      O        Out     0.517     4.841       -         
N_130_0                                       Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      I0       In      -         6.212       -         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     6.873       -         
current_state_RNO_2[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I3       In      -         8.244       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.465     8.709       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         10.216      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.371 is 3.152(30.4%) logic and 7.219(69.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      10.175
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.471

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_fast.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_din[3]             SB_DFFER     Q        Out     0.796     0.796       -         
counter_din[3]                                Net          -        -       1.599     -           3         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      I2       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      O        Out     0.517     2.912       -         
current_state_RNO_6[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      I2       In      -         4.283       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      O        Out     0.517     4.800       -         
N_130_0                                       Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      I0       In      -         6.170       -         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     6.832       -         
current_state_RNO_2[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I3       In      -         8.203       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.465     8.668       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         10.175      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.330 is 3.111(30.1%) logic and 7.219(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      10.082
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.378

    Number of logic level(s):                4
    Starting point:                          FSM_TEST_inst_fast.current_state[1] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.current_state[1]           SB_DFFR      Q        Out     0.796     0.796       -         
current_state[1]                              Net          -        -       1.599     -           119       
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      I3       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_6[0]     SB_LUT4      O        Out     0.424     2.819       -         
current_state_RNO_6[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      I2       In      -         4.190       -         
FSM_TEST_inst_fast.current_state_RNO_5[0]     SB_LUT4      O        Out     0.517     4.707       -         
N_130_0                                       Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      I0       In      -         6.077       -         
FSM_TEST_inst_fast.current_state_RNO_2[0]     SB_LUT4      O        Out     0.661     6.739       -         
current_state_RNO_2[0]                        Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I3       In      -         8.110       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.465     8.575       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         10.082      -         
============================================================================================================
Total path delay (propagation time + setup) of 10.237 is 3.018(29.5%) logic and 7.219(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      8.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.076

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_fast.counter_stat[0] / Q
    Ending point:                            FSM_TEST_inst_fast.current_state[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBALB_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_fast.counter_stat[0]            SB_DFFER     Q        Out     0.796     0.796       -         
counter_stat[0]                               Net          -        -       1.599     -           3         
FSM_TEST_inst_fast.current_state_RNO_3[0]     SB_LUT4      I0       In      -         2.395       -         
FSM_TEST_inst_fast.current_state_RNO_3[0]     SB_LUT4      O        Out     0.661     3.056       -         
current_state_ns_0_a3_1_4[0]                  Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO_0[0]     SB_LUT4      I0       In      -         4.427       -         
FSM_TEST_inst_fast.current_state_RNO_0[0]     SB_LUT4      O        Out     0.661     5.089       -         
N_133                                         Net          -        -       1.371     -           1         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      I0       In      -         6.460       -         
FSM_TEST_inst_fast.current_state_RNO[0]       SB_LUT4      O        Out     0.661     7.121       -         
current_state_ns_0_i[0]                       Net          -        -       1.507     -           1         
FSM_TEST_inst_fast.current_state[0]           SB_DFFER     D        In      -         8.628       -         
============================================================================================================
Total path delay (propagation time + setup) of 8.783 is 2.935(33.4%) logic and 5.848(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                              Arrival          
Instance                               Reference     Type        Pin     Net                 Time        Slack
                                       Clock                                                                  
--------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]      top|CLK       SB_DFFR     Q       counter_din[3]      0.796       0.169
FSM_TEST_inst_slow.counter_din[2]      top|CLK       SB_DFFR     Q       counter_din[2]      0.796       0.180
FSM_TEST_inst_slow.counter_idle[1]     top|CLK       SB_DFFR     Q       counter_idle[1]     0.796       0.180
FSM_TEST_inst_slow.counter_din[1]      top|CLK       SB_DFFR     Q       counter_din[1]      0.796       0.221
FSM_TEST_inst_slow.counter_idle[2]     top|CLK       SB_DFFR     Q       counter_idle[2]     0.796       0.252
FSM_TEST_inst_slow.counter_idle[3]     top|CLK       SB_DFFR     Q       counter_idle[3]     0.796       0.283
FSM_TEST_inst_slow.counter_din[0]      top|CLK       SB_DFFR     Q       counter_din[0]      0.796       0.314
FSM_TEST_inst_slow.counter_idle[0]     top|CLK       SB_DFFR     Q       counter_idle[0]     0.796       0.345
FSM_TEST_inst_slow.counter_idle[4]     top|CLK       SB_DFFR     Q       counter_idle[4]     0.796       0.376
FSM_TEST_inst_slow.counter_stat[3]     top|CLK       SB_DFFR     Q       counter_stat[3]     0.796       0.417
==============================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                      Required          
Instance                                Reference     Type        Pin     Net                         Time         Slack
                                        Clock                                                                           
------------------------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.current_state[0]     top|CLK       SB_DFFR     D       current_state_ns_0_i[0]     8.705        0.169
FSM_TEST_inst_slow.counter_idle[0]      top|CLK       SB_DFFR     D       counter_idle_0              8.705        0.180
FSM_TEST_inst_slow.counter_idle[1]      top|CLK       SB_DFFR     D       counter_idle_1              8.705        0.180
FSM_TEST_inst_slow.counter_idle[2]      top|CLK       SB_DFFR     D       counter_idle_2              8.705        0.180
FSM_TEST_inst_slow.counter_idle[3]      top|CLK       SB_DFFR     D       counter_idle_3              8.705        0.180
FSM_TEST_inst_slow.counter_idle[4]      top|CLK       SB_DFFR     D       counter_idle_4              8.705        0.180
FSM_TEST_inst_slow.counter_stat[0]      top|CLK       SB_DFFR     D       counter_stat_0              8.705        0.417
FSM_TEST_inst_slow.counter_stat[1]      top|CLK       SB_DFFR     D       counter_stat_1              8.705        0.417
FSM_TEST_inst_slow.counter_stat[2]      top|CLK       SB_DFFR     D       counter_stat_2              8.705        0.417
FSM_TEST_inst_slow.counter_stat[3]      top|CLK       SB_DFFR     D       counter_stat_3              8.705        0.417
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.860
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.705

    - Propagation time:                      8.535
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.169

    Number of logic level(s):                3
    Starting point:                          FSM_TEST_inst_slow.counter_din[3] / Q
    Ending point:                            FSM_TEST_inst_slow.current_state[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
FSM_TEST_inst_slow.counter_din[3]             SB_DFFR     Q        Out     0.796     0.796       -         
counter_din[3]                                Net         -        -       1.599     -           2         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     I0       In      -         2.395       -         
FSM_TEST_inst_slow.counter_din_RNIUGCJ[3]     SB_LUT4     O        Out     0.569     2.963       -         
N_128_0                                       Net         -        -       1.371     -           2         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     I0       In      -         4.334       -         
FSM_TEST_inst_slow.current_state_RNO_0[0]     SB_LUT4     O        Out     0.661     4.996       -         
N_130                                         Net         -        -       1.371     -           1         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     I0       In      -         6.367       -         
FSM_TEST_inst_slow.current_state_RNO[0]       SB_LUT4     O        Out     0.661     7.028       -         
current_state_ns_0_i[0]                       Net         -        -       1.507     -           1         
FSM_TEST_inst_slow.current_state[0]           SB_DFFR     D        In      -         8.535       -         
===========================================================================================================
Total path delay (propagation time + setup) of 8.690 is 2.842(32.7%) logic and 5.848(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             4 uses
SB_CARRY        20 uses
SB_DFFER        130 uses
SB_DFFES        99 uses
SB_DFFR         24 uses
SB_DFFS         1 use
SB_GB           3 uses
SB_PLL40_2F_CORE  1 use
VCC             4 uses
SB_LUT4         291 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   254 (3%)
Total load per clock:
   top|CLK: 1
   top_pll|PLLOUTGLOBALB_derived_clock: 130

@S |Mapping Summary:
Total  LUTs: 291 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 291 = 291 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:06s realtime, 0h:00m:03s cputime
# Wed Apr 02 17:39:48 2025

###########################################################]


Synthesis exit by 0.
Current Implementation pr_PLL_test_Implmnt its sbt path: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf " "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist" "-pCM81" "-yC:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.edf...
Parsing constraint file: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: Unknown command /*ignoring the line 14 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin miso_input doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin s15 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin s14 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin s13 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin s12 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: Unknown command */ignoring the line 20 of file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
sdc_reader OK C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/pr_PLL_test.scf
Stored edif netlist at C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --effort_level std --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --effort_level std --out-sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CM81
Design database      - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	291
    Number of DFFs      	:	254
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	13
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_g_THRU_LUT4_0_LC_303", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	305
    Number of DFFs      	:	254
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	244
        LUT, DFF and CARRY	:	10
    Combinational LogicCells
        Only LUT         	:	43
        CARRY Only       	:	2
        LUT with CARRY   	:	8
    LogicCells                  :	307/7680
    PLBs                        :	44/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 75.1 (sec)

Final Design Statistics
    Number of LUTs      	:	305
    Number of DFFs      	:	254
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	307/7680
    PLBs                        :	78/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREA | Frequency: N/A | Target: 677.20 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCOREB | Frequency: N/A | Target: 677.20 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 677.20 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBALB | Frequency: 167.02 MHz | Target: 677.20 MHz
Clock: top|CLK | Frequency: 183.76 MHz | Target: 112.87 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 78.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 566
used logic cells: 307
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 566
used logic cells: 307
Translating sdc file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\router --sdf_file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Read device time: 14
I1209: Started routing
I1223: Total Nets : 339 
I1212: Iteration  1 :   130 unrouted : 4 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 20 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib" --sdc-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40LP8K.lib --sdc-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\raul.lora\Documents\prPLL_test\pr_PLL_test\pr_PLL_test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCOREB
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "clk_output_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 18 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40LP8K --package CM81 --outdir "C:/Users/raul.lora/Documents/prPLL_test/pr_PLL_test/pr_PLL_test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
17:44:14
