# Reading C:/Users/Gerin/Desktop/Quartus Complete Folder/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/Gerin/Desktop/Quartus Complete Folder/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs {C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux2_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:21 on Oct 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs" C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 00:20:21 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs {C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x8_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:21 on Oct 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs" C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x8_1.sv 
# -- Compiling module mux64x8_1
# -- Compiling module mux64x8_1_testbench
# 
# Top level modules:
# 	mux64x8_1_testbench
# End time: 00:20:21 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs {C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x4_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:21 on Oct 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs" C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x4_1.sv 
# -- Compiling module mux64x4_1
# -- Compiling module mux64x4_1_testbench
# 
# Top level modules:
# 	mux64x4_1_testbench
# End time: 00:20:21 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs {C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:21 on Oct 27,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs" C:/Users/Gerin/Documents/GitHub/EE469_Labs/mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 00:20:21 on Oct 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.mux64x8_1_testbench
# vsim work.mux64x8_1_testbench 
# Start time: 00:20:24 on Oct 27,2022
# Loading sv_std.std
# Loading work.mux64x8_1_testbench
# Loading work.mux64x8_1
# Loading work.mux64x4_1
# Loading work.mux64x2_1
# Loading work.mux2_1
add wave -position end  sim:/mux64x8_1_testbench/sel
add wave -position end  sim:/mux64x8_1_testbench/out
add wave -position end  sim:/mux64x8_1_testbench/in7
add wave -position end  sim:/mux64x8_1_testbench/in6
add wave -position end  sim:/mux64x8_1_testbench/in5
add wave -position end  sim:/mux64x8_1_testbench/in4
add wave -position end  sim:/mux64x8_1_testbench/in3
add wave -position end  sim:/mux64x8_1_testbench/in2
add wave -position end  sim:/mux64x8_1_testbench/in1
add wave -position end  sim:/mux64x8_1_testbench/in0
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Gerin  Hostname: ULTRA-PC  ProcessID: 41564
#           Attempting to use alternate WLF file "./wlftmmx5fi".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmmx5fi
run -all
# End time: 00:21:23 on Oct 27,2022, Elapsed time: 0:00:59
# Errors: 0, Warnings: 2
