{
  "design": {
    "design_info": {
      "boundary_crc": "0xA90BD4E54E3FE138",
      "device": "xc7z030fbg676-2",
      "name": "ADC_control",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "DDR_data": "",
      "DDR_frame": "",
      "adc_control_saxi_0": "",
      "deserializer_0": "",
      "fifo_generator_0": "",
      "xlslice_0": ""
    },
    "interface_ports": {
      "S_AXI_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "12"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "ADC_control_S_AXI_ACLK_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        }
      }
    },
    "ports": {
      "S_AXI_ACLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_0",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "S_AXI_ARESETN_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ADC_control_S_AXI_ACLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "S_AXI_ARESETN_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "adc_DCO_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ADC_control_adc_DCO_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "adc_FCO_i": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "adc_d_i": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "fifo_clk_rd_i": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ADC_control_fifo_clk_rd_i",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "rst_i": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "DDR_data": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "ADC_control_DDR_data_0",
        "parameters": {
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_CLK_BUF": {
            "value": "MMCM"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "4"
          }
        }
      },
      "DDR_frame": {
        "vlnv": "xilinx.com:ip:selectio_wiz:5.1",
        "xci_name": "ADC_control_DDR_frame_0",
        "parameters": {
          "SELIO_ACTIVE_EDGE": {
            "value": "DDR"
          },
          "SELIO_INTERFACE_TYPE": {
            "value": "NETWORKING"
          },
          "SERIALIZATION_FACTOR": {
            "value": "4"
          }
        }
      },
      "adc_control_saxi_0": {
        "vlnv": "xilinx.com:module_ref:adc_control_saxi:1.0",
        "xci_name": "ADC_control_adc_control_saxi_0_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "adc_control_saxi",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "4",
                "value_src": "auto"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "ADC_control_S_AXI_ACLK_0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "S_AXI_ARESETN",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "ADC_control_S_AXI_ACLK_0",
                "value_src": "default_prop"
              }
            }
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "fifo_dout_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "fifo_empty_i": {
            "direction": "I"
          },
          "fifo_full_i": {
            "direction": "I"
          },
          "fifo_ov_i": {
            "direction": "I"
          },
          "fifo_rd_rst_busy_i": {
            "direction": "I"
          },
          "fifo_wr_rst_busy_i": {
            "direction": "I"
          },
          "fifo_rd_en_o": {
            "direction": "O"
          }
        }
      },
      "deserializer_0": {
        "vlnv": "xilinx.com:module_ref:deserializer:1.0",
        "xci_name": "ADC_control_deserializer_0_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "deserializer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "d_in": {
            "direction": "I",
            "left": "1",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "d_clk_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "ADC_control_adc_DCO_i",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "ip_prop"
              }
            }
          },
          "d_frame": {
            "direction": "I"
          },
          "d_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "d_valid": {
            "direction": "O"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "ADC_control_fifo_generator_0_0",
        "parameters": {
          "Enable_Safety_Circuit": {
            "value": "true"
          },
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Full_Flags_Reset_Value": {
            "value": "1"
          },
          "Input_Data_Width": {
            "value": "14"
          },
          "Output_Data_Width": {
            "value": "14"
          },
          "Overflow_Flag": {
            "value": "true"
          },
          "Performance_Options": {
            "value": "First_Word_Fall_Through"
          },
          "Reset_Pin": {
            "value": "true"
          },
          "Use_Dout_Reset": {
            "value": "true"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ADC_control_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXI_0",
          "adc_control_saxi_0/S_AXI"
        ]
      }
    },
    "nets": {
      "S_AXI_ACLK_0_1": {
        "ports": [
          "S_AXI_ACLK_0",
          "adc_control_saxi_0/S_AXI_ACLK"
        ]
      },
      "adc_control_saxi_0_fifo_rd_en_o": {
        "ports": [
          "adc_control_saxi_0/fifo_rd_en_o",
          "fifo_generator_0/rd_en"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "S_AXI_ARESETN_0",
          "adc_control_saxi_0/S_AXI_ARESETN"
        ]
      },
      "clk_in_0_1": {
        "ports": [
          "adc_DCO_i",
          "DDR_frame/clk_in",
          "DDR_data/clk_in"
        ]
      },
      "data_in_from_pins_0_1": {
        "ports": [
          "adc_d_i",
          "DDR_frame/data_in_from_pins"
        ]
      },
      "data_in_from_pins_1_1": {
        "ports": [
          "adc_FCO_i",
          "DDR_data/data_in_from_pins"
        ]
      },
      "deserializer_0_d_out": {
        "ports": [
          "deserializer_0/d_out",
          "fifo_generator_0/din"
        ]
      },
      "deserializer_0_d_valid": {
        "ports": [
          "deserializer_0/d_valid",
          "fifo_generator_0/wr_en"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "adc_control_saxi_0/fifo_dout_i"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "adc_control_saxi_0/fifo_empty_i"
        ]
      },
      "fifo_generator_0_full": {
        "ports": [
          "fifo_generator_0/full",
          "adc_control_saxi_0/fifo_full_i"
        ]
      },
      "fifo_generator_0_overflow": {
        "ports": [
          "fifo_generator_0/overflow",
          "adc_control_saxi_0/fifo_ov_i"
        ]
      },
      "fifo_generator_0_rd_rst_busy": {
        "ports": [
          "fifo_generator_0/rd_rst_busy",
          "adc_control_saxi_0/fifo_rd_rst_busy_i"
        ]
      },
      "fifo_generator_0_wr_rst_busy": {
        "ports": [
          "fifo_generator_0/wr_rst_busy",
          "adc_control_saxi_0/fifo_wr_rst_busy_i"
        ]
      },
      "io_reset_0_1": {
        "ports": [
          "rst_i",
          "DDR_data/io_reset",
          "DDR_frame/io_reset",
          "fifo_generator_0/rst"
        ]
      },
      "rd_clk_0_1": {
        "ports": [
          "fifo_clk_rd_i",
          "fifo_generator_0/rd_clk"
        ]
      },
      "selectio_wiz_0_clk_out": {
        "ports": [
          "DDR_frame/clk_out",
          "deserializer_0/d_clk_in",
          "fifo_generator_0/wr_clk"
        ]
      },
      "selectio_wiz_0_data_in_to_device": {
        "ports": [
          "DDR_frame/data_in_to_device",
          "deserializer_0/d_in"
        ]
      },
      "selectio_wiz_1_data_in_to_device": {
        "ports": [
          "DDR_data/data_in_to_device",
          "xlslice_0/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "deserializer_0/d_frame"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_0": {
            "range": "4K",
            "width": "32",
            "segments": {
              "SEG_adc_control_saxi_0_reg0": {
                "address_block": "/adc_control_saxi_0/S_AXI/reg0",
                "offset": "0x000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}