$comment
	File created using the following command:
		vcd file kamal_lab1fulladder.msim.vcd -direction
$end
$date
	Tue Feb 19 01:03:37 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module kamal_lab1fulladder_vlg_vec_tst $end
$var reg 1 ! kamal_inputa $end
$var reg 1 " kamal_inputb $end
$var reg 1 # kamal_inputCin $end
$var wire 1 $ kamal_outputCout $end
$var wire 1 % kamal_outputs $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - kamal_inputa~combout $end
$var wire 1 . kamal_inputCin~combout $end
$var wire 1 / kamal_inputb~combout $end
$var wire 1 0 inst4~0_combout $end
$var wire 1 1 inst5~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
1$
0%
x&
0'
1(
x)
1*
1+
1,
1-
0.
1/
00
11
$end
#20000
0!
0"
1#
0-
0/
1.
0&
01
10
0$
1%
#40000
1!
1"
0#
1-
1/
0.
1&
11
00
1$
0%
#60000
0!
0"
1#
0-
0/
1.
0&
01
10
0$
1%
#80000
0#
0.
1&
00
0%
#1000000
