--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/Main_FPGA.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Sources/Main FPGA/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button2     |    4.921(R)|   -2.009(R)|clock_27mhz_IBUFG |   0.000|
button3     |    3.782(R)|   -1.809(R)|clock_27mhz_IBUFG |   0.000|
button_enter|    4.543(R)|   -3.115(R)|clock_27mhz_IBUFG |   0.000|
switch<0>   |    7.191(R)|   -4.017(R)|clock_27mhz_IBUFG |   0.000|
switch<1>   |    7.296(R)|   -3.132(R)|clock_27mhz_IBUFG |   0.000|
switch<2>   |    5.657(R)|   -3.491(R)|clock_27mhz_IBUFG |   0.000|
user1<14>   |    4.752(R)|   -1.252(R)|clock_27mhz_IBUFG |   0.000|
user1<17>   |    7.098(R)|   -3.598(R)|clock_27mhz_IBUFG |   0.000|
user1<20>   |    5.581(R)|   -2.081(R)|clock_27mhz_IBUFG |   0.000|
user1<23>   |    6.480(R)|   -2.980(R)|clock_27mhz_IBUFG |   0.000|
user1<26>   |    7.498(R)|   -3.998(R)|clock_27mhz_IBUFG |   0.000|
user1<29>   |    6.288(R)|   -2.788(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
----------------+------------+------------------+--------+
                | clk (edge) |                  | Clock  |
Destination     |   to PAD   |Internal Clock(s) | Phase  |
----------------+------------+------------------+--------+
disp_clock      |   11.756(R)|clock_27mhz_IBUFG |   0.000|
user1<12>       |   11.998(R)|clock_27mhz_IBUFG |   0.000|
user1<13>       |   12.240(R)|clock_27mhz_IBUFG |   0.000|
user1<15>       |   10.646(R)|clock_27mhz_IBUFG |   0.000|
user1<16>       |   13.079(R)|clock_27mhz_IBUFG |   0.000|
user1<18>       |   12.711(R)|clock_27mhz_IBUFG |   0.000|
user1<19>       |   11.445(R)|clock_27mhz_IBUFG |   0.000|
user1<21>       |   11.632(R)|clock_27mhz_IBUFG |   0.000|
user1<22>       |   11.721(R)|clock_27mhz_IBUFG |   0.000|
user1<24>       |   12.637(R)|clock_27mhz_IBUFG |   0.000|
user1<25>       |   12.786(R)|clock_27mhz_IBUFG |   0.000|
user1<27>       |   10.895(R)|clock_27mhz_IBUFG |   0.000|
user1<28>       |   11.952(R)|clock_27mhz_IBUFG |   0.000|
user1<31>       |   17.299(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b |   12.847(R)|clock_65mhz       |   0.000|
vga_out_blue<0> |   13.756(R)|clock_65mhz       |   0.000|
vga_out_blue<1> |   14.080(R)|clock_65mhz       |   0.000|
vga_out_blue<2> |   15.307(R)|clock_65mhz       |   0.000|
vga_out_blue<3> |   16.262(R)|clock_65mhz       |   0.000|
vga_out_blue<4> |   15.931(R)|clock_65mhz       |   0.000|
vga_out_blue<5> |   16.228(R)|clock_65mhz       |   0.000|
vga_out_blue<6> |   17.777(R)|clock_65mhz       |   0.000|
vga_out_blue<7> |   18.076(R)|clock_65mhz       |   0.000|
vga_out_green<0>|   13.330(R)|clock_65mhz       |   0.000|
vga_out_green<1>|   13.467(R)|clock_65mhz       |   0.000|
vga_out_green<2>|   13.636(R)|clock_65mhz       |   0.000|
vga_out_green<3>|   13.644(R)|clock_65mhz       |   0.000|
vga_out_green<4>|   15.020(R)|clock_65mhz       |   0.000|
vga_out_green<5>|   14.114(R)|clock_65mhz       |   0.000|
vga_out_green<6>|   14.719(R)|clock_65mhz       |   0.000|
vga_out_green<7>|   13.784(R)|clock_65mhz       |   0.000|
vga_out_hsync   |   12.380(R)|clock_65mhz       |   0.000|
vga_out_red<0>  |   13.344(R)|clock_65mhz       |   0.000|
vga_out_red<1>  |   14.590(R)|clock_65mhz       |   0.000|
vga_out_red<2>  |   13.655(R)|clock_65mhz       |   0.000|
vga_out_red<3>  |   13.648(R)|clock_65mhz       |   0.000|
vga_out_red<4>  |   14.567(R)|clock_65mhz       |   0.000|
vga_out_red<5>  |   14.253(R)|clock_65mhz       |   0.000|
vga_out_red<6>  |   14.857(R)|clock_65mhz       |   0.000|
vga_out_red<7>  |   13.633(R)|clock_65mhz       |   0.000|
vga_out_vsync   |   12.859(R)|clock_65mhz       |   0.000|
----------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |   20.204|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   11.467|
---------------+-------------------+---------+


Analysis completed Sat Dec  5 20:58:35 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 427 MB



