

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3'
================================================================
* Date:           Fri Sep 20 17:09:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bicg.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  1279211|  1279211|  4.260 ms|  4.260 ms|  1279211|  1279211|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_26_2_VITIS_LOOP_29_3  |  1279209|  1279209|        18|          8|          1|  159900|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      166|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      195|    -|
|Register             |        -|     -|      475|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|      936|      669|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U2  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U3   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  461|  276|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_9ns_9ns_9ns_18_4_1_U4  |mac_muladd_9ns_9ns_9ns_18_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_175_p2     |         +|   0|  0|  25|          18|           1|
    |add_ln26_fu_187_p2       |         +|   0|  0|  16|           9|           1|
    |add_ln29_fu_260_p2       |         +|   0|  0|  16|           9|           1|
    |icmp_ln26_fu_169_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln29_1_fu_265_p2    |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln29_fu_193_p2      |      icmp|   0|  0|  16|           9|           8|
    |select_ln22_1_fu_279_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln22_fu_199_p3    |    select|   0|  0|   9|           1|           1|
    |select_ln26_fu_207_p3    |    select|   0|  0|   9|           1|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 166|          76|          50|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load           |   9|          2|   32|         64|
    |empty_fu_50                       |   9|          2|   32|         64|
    |grp_fu_134_p0                     |  14|          3|   32|         96|
    |grp_fu_134_p1                     |  14|          3|   32|         96|
    |grp_fu_138_p0                     |  14|          3|   32|         96|
    |grp_fu_138_p1                     |  14|          3|   32|         96|
    |i_fu_58                           |   9|          2|    9|         18|
    |indvar_flatten_fu_62              |   9|          2|   18|         36|
    |j_fu_54                           |   9|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 195|         41|  234|        603|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |A_load_reg_408                     |  32|   0|   32|          0|
    |ap_CS_fsm                          |   8|   0|    8|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |bitcast_ln31_1_reg_418             |  32|   0|   32|          0|
    |empty_fu_50                        |  32|   0|   32|          0|
    |i_fu_58                            |   9|   0|    9|          0|
    |icmp_ln26_reg_342                  |   1|   0|    1|          0|
    |icmp_ln26_reg_342_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln29_1_reg_429                |   1|   0|    1|          0|
    |icmp_ln29_1_reg_429_pp0_iter2_reg  |   1|   0|    1|          0|
    |icmp_ln29_reg_346                  |   1|   0|    1|          0|
    |icmp_ln29_reg_346_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten_fu_62               |  18|   0|   18|          0|
    |j_fu_54                            |   9|   0|    9|          0|
    |mul1_reg_448                       |  32|   0|   32|          0|
    |mul_reg_433                        |  32|   0|   32|          0|
    |p_load_7_reg_393                   |  32|   0|   32|          0|
    |q_addr_reg_362                     |   9|   0|    9|          0|
    |r_load_reg_383                     |  32|   0|   32|          0|
    |reg_142                            |  32|   0|   32|          0|
    |s_addr_reg_372                     |   9|   0|    9|          0|
    |s_addr_reg_372_pp0_iter1_reg       |   9|   0|    9|          0|
    |s_load_reg_388                     |  32|   0|   32|          0|
    |select_ln22_1_reg_438              |  32|   0|   32|          0|
    |select_ln22_reg_351                |   9|   0|    9|          0|
    |q_addr_reg_362                     |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 475|  32|  420|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  kernel_Pipeline_VITIS_LOOP_26_2_VITIS_LOOP_29_3|  return value|
|q_address0  |  out|    9|   ap_memory|                                                q|         array|
|q_ce0       |  out|    1|   ap_memory|                                                q|         array|
|q_we0       |  out|    1|   ap_memory|                                                q|         array|
|q_d0        |  out|   32|   ap_memory|                                                q|         array|
|r_address0  |  out|    9|   ap_memory|                                                r|         array|
|r_ce0       |  out|    1|   ap_memory|                                                r|         array|
|r_q0        |   in|   32|   ap_memory|                                                r|         array|
|A_address0  |  out|   18|   ap_memory|                                                A|         array|
|A_ce0       |  out|    1|   ap_memory|                                                A|         array|
|A_q0        |   in|   32|   ap_memory|                                                A|         array|
|s_address0  |  out|    9|   ap_memory|                                                s|         array|
|s_ce0       |  out|    1|   ap_memory|                                                s|         array|
|s_we0       |  out|    1|   ap_memory|                                                s|         array|
|s_d0        |  out|   32|   ap_memory|                                                s|         array|
|s_address1  |  out|    9|   ap_memory|                                                s|         array|
|s_ce1       |  out|    1|   ap_memory|                                                s|         array|
|s_q1        |   in|   32|   ap_memory|                                                s|         array|
|p_address0  |  out|    9|   ap_memory|                                                p|         array|
|p_ce0       |  out|    1|   ap_memory|                                                p|         array|
|p_q0        |   in|   32|   ap_memory|                                                p|         array|
+------------+-----+-----+------------+-------------------------------------------------+--------------+

