{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543727078321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543727078330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 01:04:37 2018 " "Processing started: Sun Dec 02 01:04:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543727078330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543727078330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processador_v1_uniciclo -c Processador_v1_uniciclo " "Command: quartus_sta Processador_v1_uniciclo -c Processador_v1_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543727078332 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543727078956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543727081918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543727081919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727082081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727082082 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "374 " "The Timing Analyzer is analyzing 374 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543727083715 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador_v1_uniciclo.sdc " "Synopsys Design Constraints File file not found: 'Processador_v1_uniciclo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543727083799 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727083800 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Sistema Clock_Sistema " "create_clock -period 1.000 -name Clock_Sistema Clock_Sistema" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543727083807 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543727083807 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~13  from: cin  to: sumout " "Cell: G16\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~13  from: datad  to: sumout " "Cell: G16\|Add0~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: cin  to: sumout " "Cell: G16\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: datab  to: sumout " "Cell: G16\|Add0~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: datac  to: sumout " "Cell: G16\|Add0~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~1  from: datad  to: sumout " "Cell: G16\|Add0~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: cin  to: sumout " "Cell: G16\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: dataa  to: sumout " "Cell: G16\|Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: dataf  to: sumout " "Cell: G16\|Add0~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: cin  to: sumout " "Cell: G16\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datac  to: sumout " "Cell: G16\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datad  to: sumout " "Cell: G16\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: cin  to: sumout " "Cell: G16\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: datab  to: sumout " "Cell: G16\|Add1~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: datac  to: sumout " "Cell: G16\|Add1~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: cin  to: sumout " "Cell: G16\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: datab  to: sumout " "Cell: G16\|Add1~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: datac  to: sumout " "Cell: G16\|Add1~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~1  from: datac  to: sumout " "Cell: G16\|Add1~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~1  from: datad  to: sumout " "Cell: G16\|Add1~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: cin  to: sumout " "Cell: G16\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: datac  to: sumout " "Cell: G16\|Add1~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: dataf  to: sumout " "Cell: G16\|Add1~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: cin  to: sumout " "Cell: G16\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datac  to: sumout " "Cell: G16\|Add1~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datad  to: sumout " "Cell: G16\|Add1~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux11~0  from: dataa  to: combout " "Cell: G7\|Mux11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux11~0  from: datac  to: combout " "Cell: G7\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux11~0  from: datad  to: combout " "Cell: G7\|Mux11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux12~1  from: dataa  to: combout " "Cell: G7\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux12~1  from: datac  to: combout " "Cell: G7\|Mux12~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux12~1  from: datad  to: combout " "Cell: G7\|Mux12~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~0  from: dataa  to: combout " "Cell: G7\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~0  from: datab  to: combout " "Cell: G7\|Mux15~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~0  from: datac  to: combout " "Cell: G7\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~1  from: dataa  to: combout " "Cell: G7\|Mux15~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~1  from: datac  to: combout " "Cell: G7\|Mux15~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~1  from: dataf  to: combout " "Cell: G7\|Mux15~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727083819 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543727083819 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543727083823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543727083824 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543727083831 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543727083850 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543727084301 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543727084301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.654 " "Worst-case setup slack is -18.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727084304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727084304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.654           -5640.621 Clock_Sistema  " "  -18.654           -5640.621 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727084304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727084304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.543 " "Worst-case hold slack is 0.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727084349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727084349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.543               0.000 Clock_Sistema  " "    0.543               0.000 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727084349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727084349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543727084353 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543727084357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.886 " "Worst-case minimum pulse width slack is -6.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727084363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727084363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.886          -13106.402 Clock_Sistema  " "   -6.886          -13106.402 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727084363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727084363 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543727084371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543727084482 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543727093565 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~13  from: cin  to: sumout " "Cell: G16\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~13  from: datad  to: sumout " "Cell: G16\|Add0~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: cin  to: sumout " "Cell: G16\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: datab  to: sumout " "Cell: G16\|Add0~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: datac  to: sumout " "Cell: G16\|Add0~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~1  from: datad  to: sumout " "Cell: G16\|Add0~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: cin  to: sumout " "Cell: G16\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: dataa  to: sumout " "Cell: G16\|Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: dataf  to: sumout " "Cell: G16\|Add0~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: cin  to: sumout " "Cell: G16\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datac  to: sumout " "Cell: G16\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datad  to: sumout " "Cell: G16\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: cin  to: sumout " "Cell: G16\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: datab  to: sumout " "Cell: G16\|Add1~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: datac  to: sumout " "Cell: G16\|Add1~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: cin  to: sumout " "Cell: G16\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: datab  to: sumout " "Cell: G16\|Add1~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: datac  to: sumout " "Cell: G16\|Add1~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~1  from: datac  to: sumout " "Cell: G16\|Add1~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~1  from: datad  to: sumout " "Cell: G16\|Add1~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: cin  to: sumout " "Cell: G16\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: datac  to: sumout " "Cell: G16\|Add1~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: dataf  to: sumout " "Cell: G16\|Add1~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: cin  to: sumout " "Cell: G16\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datac  to: sumout " "Cell: G16\|Add1~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datad  to: sumout " "Cell: G16\|Add1~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux11~0  from: dataa  to: combout " "Cell: G7\|Mux11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux11~0  from: datac  to: combout " "Cell: G7\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux11~0  from: datad  to: combout " "Cell: G7\|Mux11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux12~1  from: dataa  to: combout " "Cell: G7\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux12~1  from: datac  to: combout " "Cell: G7\|Mux12~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux12~1  from: datad  to: combout " "Cell: G7\|Mux12~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~0  from: dataa  to: combout " "Cell: G7\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~0  from: datab  to: combout " "Cell: G7\|Mux15~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~0  from: datac  to: combout " "Cell: G7\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~1  from: dataa  to: combout " "Cell: G7\|Mux15~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~1  from: datac  to: combout " "Cell: G7\|Mux15~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~1  from: dataf  to: combout " "Cell: G7\|Mux15~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727093929 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543727093929 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543727093930 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543727094059 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543727094059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.586 " "Worst-case setup slack is -18.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727094063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727094063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.586           -5583.117 Clock_Sistema  " "  -18.586           -5583.117 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727094063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727094063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.036 " "Worst-case hold slack is -0.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727094098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727094098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.036              -0.036 Clock_Sistema  " "   -0.036              -0.036 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727094098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727094098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543727094104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543727094109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.155 " "Worst-case minimum pulse width slack is -7.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727094113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727094113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.155          -13476.602 Clock_Sistema  " "   -7.155          -13476.602 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727094113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727094113 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543727094121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543727094629 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543727100272 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~13  from: cin  to: sumout " "Cell: G16\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~13  from: datad  to: sumout " "Cell: G16\|Add0~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: cin  to: sumout " "Cell: G16\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: datab  to: sumout " "Cell: G16\|Add0~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: datac  to: sumout " "Cell: G16\|Add0~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~1  from: datad  to: sumout " "Cell: G16\|Add0~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: cin  to: sumout " "Cell: G16\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: dataa  to: sumout " "Cell: G16\|Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: dataf  to: sumout " "Cell: G16\|Add0~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: cin  to: sumout " "Cell: G16\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datac  to: sumout " "Cell: G16\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datad  to: sumout " "Cell: G16\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: cin  to: sumout " "Cell: G16\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: datab  to: sumout " "Cell: G16\|Add1~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: datac  to: sumout " "Cell: G16\|Add1~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: cin  to: sumout " "Cell: G16\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: datab  to: sumout " "Cell: G16\|Add1~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: datac  to: sumout " "Cell: G16\|Add1~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~1  from: datac  to: sumout " "Cell: G16\|Add1~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~1  from: datad  to: sumout " "Cell: G16\|Add1~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: cin  to: sumout " "Cell: G16\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: datac  to: sumout " "Cell: G16\|Add1~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: dataf  to: sumout " "Cell: G16\|Add1~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: cin  to: sumout " "Cell: G16\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datac  to: sumout " "Cell: G16\|Add1~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datad  to: sumout " "Cell: G16\|Add1~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux11~0  from: dataa  to: combout " "Cell: G7\|Mux11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux11~0  from: datac  to: combout " "Cell: G7\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux11~0  from: datad  to: combout " "Cell: G7\|Mux11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux12~1  from: dataa  to: combout " "Cell: G7\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux12~1  from: datac  to: combout " "Cell: G7\|Mux12~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux12~1  from: datad  to: combout " "Cell: G7\|Mux12~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~0  from: dataa  to: combout " "Cell: G7\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~0  from: datab  to: combout " "Cell: G7\|Mux15~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~0  from: datac  to: combout " "Cell: G7\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~1  from: dataa  to: combout " "Cell: G7\|Mux15~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~1  from: datac  to: combout " "Cell: G7\|Mux15~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~1  from: dataf  to: combout " "Cell: G7\|Mux15~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727100521 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543727100521 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543727100522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543727100567 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543727100567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.033 " "Worst-case setup slack is -10.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727100570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727100570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.033           -2791.253 Clock_Sistema  " "  -10.033           -2791.253 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727100570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727100570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727100616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727100616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clock_Sistema  " "    0.181               0.000 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727100616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727100616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543727100620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543727100628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.220 " "Worst-case minimum pulse width slack is -3.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727100634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727100634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.220           -4569.895 Clock_Sistema  " "   -3.220           -4569.895 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727100634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727100634 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543727100655 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~13  from: cin  to: sumout " "Cell: G16\|Add0~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~13  from: datad  to: sumout " "Cell: G16\|Add0~13  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: cin  to: sumout " "Cell: G16\|Add0~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: datab  to: sumout " "Cell: G16\|Add0~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~17  from: datac  to: sumout " "Cell: G16\|Add0~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~1  from: datad  to: sumout " "Cell: G16\|Add0~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: cin  to: sumout " "Cell: G16\|Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: dataa  to: sumout " "Cell: G16\|Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~5  from: dataf  to: sumout " "Cell: G16\|Add0~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: cin  to: sumout " "Cell: G16\|Add0~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datac  to: sumout " "Cell: G16\|Add0~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add0~9  from: datad  to: sumout " "Cell: G16\|Add0~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: cin  to: sumout " "Cell: G16\|Add1~13  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: datab  to: sumout " "Cell: G16\|Add1~13  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~13  from: datac  to: sumout " "Cell: G16\|Add1~13  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: cin  to: sumout " "Cell: G16\|Add1~17  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: datab  to: sumout " "Cell: G16\|Add1~17  from: datab  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~17  from: datac  to: sumout " "Cell: G16\|Add1~17  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~1  from: datac  to: sumout " "Cell: G16\|Add1~1  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~1  from: datad  to: sumout " "Cell: G16\|Add1~1  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: cin  to: sumout " "Cell: G16\|Add1~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: datac  to: sumout " "Cell: G16\|Add1~5  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~5  from: dataf  to: sumout " "Cell: G16\|Add1~5  from: dataf  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: cin  to: sumout " "Cell: G16\|Add1~9  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datac  to: sumout " "Cell: G16\|Add1~9  from: datac  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G16\|Add1~9  from: datad  to: sumout " "Cell: G16\|Add1~9  from: datad  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux11~0  from: dataa  to: combout " "Cell: G7\|Mux11~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux11~0  from: datac  to: combout " "Cell: G7\|Mux11~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux11~0  from: datad  to: combout " "Cell: G7\|Mux11~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux12~1  from: dataa  to: combout " "Cell: G7\|Mux12~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux12~1  from: datac  to: combout " "Cell: G7\|Mux12~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux12~1  from: datad  to: combout " "Cell: G7\|Mux12~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~0  from: dataa  to: combout " "Cell: G7\|Mux15~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~0  from: datab  to: combout " "Cell: G7\|Mux15~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~0  from: datac  to: combout " "Cell: G7\|Mux15~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~1  from: dataa  to: combout " "Cell: G7\|Mux15~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~1  from: datac  to: combout " "Cell: G7\|Mux15~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: G7\|Mux15~1  from: dataf  to: combout " "Cell: G7\|Mux15~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543727101166 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543727101166 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543727101168 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543727101222 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543727101222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.839 " "Worst-case setup slack is -8.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727101228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727101228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.839           -2457.180 Clock_Sistema  " "   -8.839           -2457.180 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727101228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727101228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727101311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727101311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 Clock_Sistema  " "    0.088               0.000 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727101311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727101311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543727101317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543727101323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.915 " "Worst-case minimum pulse width slack is -2.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727101334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727101334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.915           -4092.562 Clock_Sistema  " "   -2.915           -4092.562 Clock_Sistema " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543727101334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543727101334 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543727110245 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543727110259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5174 " "Peak virtual memory: 5174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543727110594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 01:05:10 2018 " "Processing ended: Sun Dec 02 01:05:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543727110594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543727110594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543727110594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543727110594 ""}
