# ============================================================
# FPGA RTL Repository (.gitignore)
# Target:
#   - Vivado (RTL + Simulation)
#   - Verilog / SystemVerilog
#   - AXI-based designs
#   - PYNQ validation (no bitstream published)
# ============================================================

# ------------------------------------------------------------
# Vivado project artifacts
# ------------------------------------------------------------
.vivado/
*.xpr
*.jou
*.log
*.str
*.cache
*.hw
*.ip_user_files/
*.runs/
*.gen/
*.srcs/sources_1/ip/
*.srcs/sources_1/bd/.ipynb_checkpoints/
*.sdk/
*.petalinux/

# Vivado temporary / misc
*.backup.jou
*.backup.log
*.xml
*.rpt
*.dcp
*.pb
*.ltx
*.hwdef
*.sysdef

# ------------------------------------------------------------
# Block Design generated files
# ------------------------------------------------------------
*.bd
*.bd.bak
*.bd.log
*.bd.tcl.autogen

# NOTE:
# Minimal, hand-written bd.tcl is tracked.
# Auto-generated BD exports are ignored.

# ------------------------------------------------------------
# Simulation outputs
# ------------------------------------------------------------
xsim.dir/
*.wdb
*.vcd
*.fst
*.lxt
*.log
*.jou

# ------------------------------------------------------------
# IP cache / synthesis byproducts
# ------------------------------------------------------------
.ip_cache/
.ip_user_files/
Xil/
xil_defaultlib/
work/

# ------------------------------------------------------------
# Bitstream & hardware handoff (INTENTIONALLY OMITTED)
# ------------------------------------------------------------
*.bit
*.bin
*.hwh
*.xsa
*.pdi
*.mcs
*.elf

# ------------------------------------------------------------
# Software / PYNQ artifacts (INTENTIONALLY OMITTED)
# ------------------------------------------------------------
*.pyc
__pycache__/
.ipynb_checkpoints/
*.whl

# ------------------------------------------------------------
# OS / editor junk
# ------------------------------------------------------------
.DS_Store
Thumbs.db
*.swp
*.swo
*~

# VS Code (keep settings if needed)
.vscode/*
!.vscode/settings.json
!.vscode/extensions.json

# ------------------------------------------------------------
# Allow-list: artifacts we WANT to publish
# ------------------------------------------------------------
# Simulation results
!results/**/*.csv
!results/**/*.png
!results/**/*.pdf

# Documentation
!docs/**/*.md

# Tcl scripts (hand-written)
!scripts/**/*.tcl

# RTL & testbench
!rtl/**/*.v
!rtl/**/*.sv
!tb/**/*.v
!tb/**/*.sv
