{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646908504928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646908504929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 05:35:04 2022 " "Processing started: Thu Mar 10 05:35:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646908504929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1646908504929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SOC -c SOC " "Command: quartus_sta SOC -c SOC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1646908504929 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1646908505117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1646908506872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908506944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908506944 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../Board/c4board/constraints.sdc " "Reading SDC File: '../../../Board/c4board/constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1646908508172 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1646908508204 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1646908508204 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1646908508204 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646908508204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 49 mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at constraints.sdc(49): mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 49 sdram1_clk port " "Ignored filter at constraints.sdc(49): sdram1_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508206 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\] " "create_generated_clock -name sd1clk_pin -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram1_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508206 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at constraints.sdc(50): mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 50 sdram2_clk port " "Ignored filter at constraints.sdc(50): sdram2_clk could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508207 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\] " "create_generated_clock -name sd2clk_pin -source \[get_pins \{mypll2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \[get_ports \{sdram2_clk\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508207 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 51 mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] pin " "Ignored filter at constraints.sdc(51): mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(51): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sysclk_slow -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "create_generated_clock -name sysclk_slow -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508208 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 52 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] pin " "Ignored filter at constraints.sdc(52): mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock constraints.sdc 52 Argument -source is an empty collection " "Ignored create_generated_clock at constraints.sdc(52): Argument -source is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name sysclk_fast -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "create_generated_clock -name sysclk_fast -source \[get_pins \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508209 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1646908508209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1_data* port " "Ignored filter at constraints.sdc(69): sd1_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 69 sd1clk_pin clock " "Ignored filter at constraints.sdc(69): sd1clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -max 5.8 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508209 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 69 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2_data* port " "Ignored filter at constraints.sdc(70): sd2_data* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 70 sd2clk_pin clock " "Ignored filter at constraints.sdc(70): sd2clk_pin could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -max 5.8 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508210 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 70 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\] " "set_input_delay -clock sd1clk_pin -min 3.2 \[get_ports sd1_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508210 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 71 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\] " "set_input_delay -clock sd2clk_pin -min 3.2 \[get_ports sd2_data*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508210 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 72 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 74 sysclk_slow clock " "Ignored filter at constraints.sdc(74): sysclk_slow could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 74 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(74): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports sd_miso\] " "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports sd_miso\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508211 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 75 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(75): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports sd_miso\] " "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports sd_miso\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508211 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508211 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 77 altera_reserved_* port " "Ignored filter at constraints.sdc(77): altera_reserved_* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508211 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 77 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508211 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at constraints.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\] " "set_input_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508212 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay constraints.sdc 78 Argument -clock is not an object ID " "Ignored set_input_delay at constraints.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 84 sd1* port " "Ignored filter at constraints.sdc(84): sd1* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -max 1.5 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508212 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508212 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 85 sd2* port " "Ignored filter at constraints.sdc(85): sd2* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -max 1.5 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508212 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508212 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\] " "set_output_delay -clock sd1clk_pin -min -0.8 \[get_ports sd1*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508213 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 86 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(86): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\] " "set_output_delay -clock sd2clk_pin -min -0.8 \[get_ports sd2*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508213 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(89): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_cs\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_cs\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508213 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(90): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_mosi\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_mosi\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508214 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(91): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_clk\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports sd_clk\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508214 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(92): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_cs\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_cs\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508214 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(93): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_mosi\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_mosi\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508214 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 94 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(94): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_clk\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports sd_clk\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508214 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 96 altera_reserved* port " "Ignored filter at constraints.sdc(96): altera_reserved* could not be matched with a port" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -max 1.0 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508215 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 96 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(96): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at constraints.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\] " "set_output_delay -clock sysclk_slow -min 0.5 \[get_ports altera_reserved*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508215 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 97 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(97): Argument -clock is not an object ID" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 99 sysclk_fast clock " "Ignored filter at constraints.sdc(99): sysclk_fast could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 99 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(99): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_fast -max 1.0 \[get_ports aud_*\] " "set_output_delay -clock sysclk_fast -max 1.0 \[get_ports aud_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508216 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay constraints.sdc 100 Argument -clock is not an object ID " "Ignored set_output_delay at constraints.sdc(100): Argument -clock is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock sysclk_fast -min 0.5 \[get_ports aud_*\] " "set_output_delay -clock sysclk_fast -min 0.5 \[get_ports aud_*\]" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508216 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 115 led_out clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(115): led_out could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 115 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(115): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{led_out\} -from \{*\} " "set_false_path -to \{led_out\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508217 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 116 btn* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(116): btn* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 116 Argument <from> is not an object ID " "Ignored set_false_path at constraints.sdc(116): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{btn*\} -to \{*\} " "set_false_path -from \{btn*\} -to \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508218 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 117 vga_* clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(117): vga_* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 117 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{vga_*\} -from \{*\} " "set_false_path -to \{vga_*\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508219 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 124 sdram1_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(124): sdram1_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 124 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(124): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram1_clk\} -from \{*\} " "set_false_path -to \{sdram1_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508221 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508221 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 125 sdram2_clk clock or keeper or register or port or pin or cell or partition " "Ignored filter at constraints.sdc(125): sdram2_clk could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508221 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path constraints.sdc 125 Argument <to> is not an object ID " "Ignored set_false_path at constraints.sdc(125): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{sdram2_clk\} -from \{*\} " "set_false_path -to \{sdram2_clk\} -from \{*\}" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508222 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508222 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 135 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] clock " "Ignored filter at constraints.sdc(135): mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 135 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 135 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(135): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd2clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508222 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 135 Argument <to> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(135): Argument <to> is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 136 Argument <from> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(136): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2 " "set_multicycle_path -from \[get_clocks \{sd1clk_pin\}\] -to \[get_clocks \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup -end 2" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1646908508222 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508222 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path constraints.sdc 136 Argument <to> is an empty collection " "Ignored set_multicycle_path at constraints.sdc(136): Argument <to> is an empty collection" {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/68000/TG68_AMR/TG68_AMR_FPGA/Board/c4board/constraints.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1646908508222 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908508291 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908508291 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908508291 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908508291 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646908508291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646908508337 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1646908508340 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1646908508357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.233 " "Worst-case setup slack is 1.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.233               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.233               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.681               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    2.681               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908508762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.243               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.257               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908508876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.143 " "Worst-case recovery slack is 5.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.143               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.143               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.203               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    5.203               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908508908 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.522 " "Worst-case removal slack is 0.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.522               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.522               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.454               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    1.454               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908508936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_50  " "    0.500               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.623               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.623               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.628               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   18.628               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908508944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908508944 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908508978 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908508978 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908508978 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908508978 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 72.658 ns " "Worst Case Available Settling Time: 72.658 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908508978 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908508978 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646908508978 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1646908508984 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646908509058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646908516271 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908517033 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908517033 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908517033 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908517033 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646908517033 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646908517034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.377 " "Worst-case setup slack is 1.377" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    1.377               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.323               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    2.323               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908517282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.232 " "Worst-case hold slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.232               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.237               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908517383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.547 " "Worst-case recovery slack is 5.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.547               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.547               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.618               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    5.618               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908517406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.560 " "Worst-case removal slack is 0.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.560               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.357               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    1.357               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908517430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_50  " "    0.500               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.573               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.573               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.574               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   18.574               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908517456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908517456 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908517520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908517520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908517520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908517520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 72.972 ns " "Worst Case Available Settling Time: 72.972 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908517520 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908517520 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646908517520 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1646908517526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1646908517891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1646908523250 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908523910 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908523910 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908523910 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908523910 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646908523910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646908523911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.349 " "Worst-case setup slack is 5.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.349               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    5.349               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.949               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    5.949               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908524012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.074 " "Worst-case hold slack is 0.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.074               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.132               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908524096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.196 " "Worst-case recovery slack is 7.196" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.196               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    7.196               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.261               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    7.261               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908524120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.237 " "Worst-case removal slack is 0.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.237               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.237               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.716               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.716               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908524143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_50  " "    0.500               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.881               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.881               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.884               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   18.884               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908524152 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908524197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908524197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908524197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908524197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 75.736 ns " "Worst Case Available Settling Time: 75.736 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908524197 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908524197 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646908524197 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1646908524204 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908524765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908524765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908524765 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1646908524765 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1646908524765 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646908524766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.024 " "Worst-case setup slack is 6.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.024               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    6.024               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.623               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    6.623               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908524862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.015 " "Worst-case hold slack is 0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.015               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.116               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908524965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.672 " "Worst-case recovery slack is 7.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.672               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    7.672               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.734               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    7.734               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908524988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908524988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.187 " "Worst-case removal slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908525013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908525013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.187               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908525013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "    0.611               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908525013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908525013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.500 " "Worst-case minimum pulse width slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908525021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908525021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_50  " "    0.500               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908525021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908525021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.888               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    3.888               0.000 mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908525021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 mypll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1646908525021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1646908525021 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908525056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908525056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908525056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908525056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 76.467 ns " "Worst Case Available Settling Time: 76.467 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908525056 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1646908525056 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1646908525056 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646908527507 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1646908527509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 71 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5328 " "Peak virtual memory: 5328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646908527683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 10 05:35:27 2022 " "Processing ended: Thu Mar 10 05:35:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646908527683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646908527683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646908527683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1646908527683 ""}
