<profile>

<section name = "Vitis HLS Report for 'pool_2u_20u_24u_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12'" level="0">
<item name = "Date">Sun Nov  3 13:42:26 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">LeNet_wrapper</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.390 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_167_11_VITIS_LOOP_168_12">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 323, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 65, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 228, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_25_4_32_1_1_U151">sparsemux_25_4_32_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln167_2_fu_392_p2">+, 0, 0, 70, 63, 1</column>
<column name="add_ln167_fu_404_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln168_fu_452_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln167_fu_387_p2">icmp, 0, 0, 70, 63, 63</column>
<column name="icmp_ln168_fu_410_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="select_ln167_2_fu_423_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln167_fu_415_p3">select, 0, 0, 32, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="connect_3_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten13_fu_112">9, 2, 63, 126</column>
<column name="outch_fu_104">9, 2, 32, 64</column>
<column name="outpix_fu_108">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="buf_10_addr_reg_628">5, 0, 5, 0</column>
<column name="buf_11_addr_reg_634">5, 0, 5, 0</column>
<column name="buf_1_addr_reg_574">5, 0, 5, 0</column>
<column name="buf_2_addr_reg_580">5, 0, 5, 0</column>
<column name="buf_3_addr_reg_586">5, 0, 5, 0</column>
<column name="buf_4_addr_reg_592">5, 0, 5, 0</column>
<column name="buf_5_addr_reg_598">5, 0, 5, 0</column>
<column name="buf_6_addr_reg_604">5, 0, 5, 0</column>
<column name="buf_7_addr_reg_610">5, 0, 5, 0</column>
<column name="buf_8_addr_reg_616">5, 0, 5, 0</column>
<column name="buf_9_addr_reg_622">5, 0, 5, 0</column>
<column name="buf_addr_reg_568">5, 0, 5, 0</column>
<column name="indvar_flatten13_fu_112">63, 0, 63, 0</column>
<column name="outch_fu_104">32, 0, 32, 0</column>
<column name="outpix_fu_108">31, 0, 31, 0</column>
<column name="p_0_reg_640">32, 0, 32, 0</column>
<column name="trunc_ln167_reg_563">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pool&lt;2u, 20u, 24u&gt;_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pool&lt;2u, 20u, 24u&gt;_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pool&lt;2u, 20u, 24u&gt;_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pool&lt;2u, 20u, 24u&gt;_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pool&lt;2u, 20u, 24u&gt;_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pool&lt;2u, 20u, 24u&gt;_Pipeline_VITIS_LOOP_167_11_VITIS_LOOP_168_12, return value</column>
<column name="connect_3_din">out, 32, ap_fifo, connect_3, pointer</column>
<column name="connect_3_num_data_valid">in, 7, ap_fifo, connect_3, pointer</column>
<column name="connect_3_fifo_cap">in, 7, ap_fifo, connect_3, pointer</column>
<column name="connect_3_full_n">in, 1, ap_fifo, connect_3, pointer</column>
<column name="connect_3_write">out, 1, ap_fifo, connect_3, pointer</column>
<column name="mul_ln138">in, 63, ap_none, mul_ln138, scalar</column>
<column name="acc_address1">out, 5, ap_memory, acc, array</column>
<column name="acc_ce1">out, 1, ap_memory, acc, array</column>
<column name="acc_we1">out, 1, ap_memory, acc, array</column>
<column name="acc_d1">out, 32, ap_memory, acc, array</column>
<column name="IFMCH_curr_1_load">in, 32, ap_none, IFMCH_curr_1_load, scalar</column>
<column name="buf_11_address0">out, 5, ap_memory, buf_11, array</column>
<column name="buf_11_ce0">out, 1, ap_memory, buf_11, array</column>
<column name="buf_11_q0">in, 32, ap_memory, buf_11, array</column>
<column name="buf_11_address1">out, 5, ap_memory, buf_11, array</column>
<column name="buf_11_ce1">out, 1, ap_memory, buf_11, array</column>
<column name="buf_11_we1">out, 1, ap_memory, buf_11, array</column>
<column name="buf_11_d1">out, 32, ap_memory, buf_11, array</column>
<column name="buf_10_address0">out, 5, ap_memory, buf_10, array</column>
<column name="buf_10_ce0">out, 1, ap_memory, buf_10, array</column>
<column name="buf_10_q0">in, 32, ap_memory, buf_10, array</column>
<column name="buf_10_address1">out, 5, ap_memory, buf_10, array</column>
<column name="buf_10_ce1">out, 1, ap_memory, buf_10, array</column>
<column name="buf_10_we1">out, 1, ap_memory, buf_10, array</column>
<column name="buf_10_d1">out, 32, ap_memory, buf_10, array</column>
<column name="buf_9_address0">out, 5, ap_memory, buf_9, array</column>
<column name="buf_9_ce0">out, 1, ap_memory, buf_9, array</column>
<column name="buf_9_q0">in, 32, ap_memory, buf_9, array</column>
<column name="buf_9_address1">out, 5, ap_memory, buf_9, array</column>
<column name="buf_9_ce1">out, 1, ap_memory, buf_9, array</column>
<column name="buf_9_we1">out, 1, ap_memory, buf_9, array</column>
<column name="buf_9_d1">out, 32, ap_memory, buf_9, array</column>
<column name="buf_8_address0">out, 5, ap_memory, buf_8, array</column>
<column name="buf_8_ce0">out, 1, ap_memory, buf_8, array</column>
<column name="buf_8_q0">in, 32, ap_memory, buf_8, array</column>
<column name="buf_8_address1">out, 5, ap_memory, buf_8, array</column>
<column name="buf_8_ce1">out, 1, ap_memory, buf_8, array</column>
<column name="buf_8_we1">out, 1, ap_memory, buf_8, array</column>
<column name="buf_8_d1">out, 32, ap_memory, buf_8, array</column>
<column name="buf_7_address0">out, 5, ap_memory, buf_7, array</column>
<column name="buf_7_ce0">out, 1, ap_memory, buf_7, array</column>
<column name="buf_7_q0">in, 32, ap_memory, buf_7, array</column>
<column name="buf_7_address1">out, 5, ap_memory, buf_7, array</column>
<column name="buf_7_ce1">out, 1, ap_memory, buf_7, array</column>
<column name="buf_7_we1">out, 1, ap_memory, buf_7, array</column>
<column name="buf_7_d1">out, 32, ap_memory, buf_7, array</column>
<column name="buf_6_address0">out, 5, ap_memory, buf_6, array</column>
<column name="buf_6_ce0">out, 1, ap_memory, buf_6, array</column>
<column name="buf_6_q0">in, 32, ap_memory, buf_6, array</column>
<column name="buf_6_address1">out, 5, ap_memory, buf_6, array</column>
<column name="buf_6_ce1">out, 1, ap_memory, buf_6, array</column>
<column name="buf_6_we1">out, 1, ap_memory, buf_6, array</column>
<column name="buf_6_d1">out, 32, ap_memory, buf_6, array</column>
<column name="buf_5_address0">out, 5, ap_memory, buf_5, array</column>
<column name="buf_5_ce0">out, 1, ap_memory, buf_5, array</column>
<column name="buf_5_q0">in, 32, ap_memory, buf_5, array</column>
<column name="buf_5_address1">out, 5, ap_memory, buf_5, array</column>
<column name="buf_5_ce1">out, 1, ap_memory, buf_5, array</column>
<column name="buf_5_we1">out, 1, ap_memory, buf_5, array</column>
<column name="buf_5_d1">out, 32, ap_memory, buf_5, array</column>
<column name="buf_4_address0">out, 5, ap_memory, buf_4, array</column>
<column name="buf_4_ce0">out, 1, ap_memory, buf_4, array</column>
<column name="buf_4_q0">in, 32, ap_memory, buf_4, array</column>
<column name="buf_4_address1">out, 5, ap_memory, buf_4, array</column>
<column name="buf_4_ce1">out, 1, ap_memory, buf_4, array</column>
<column name="buf_4_we1">out, 1, ap_memory, buf_4, array</column>
<column name="buf_4_d1">out, 32, ap_memory, buf_4, array</column>
<column name="buf_3_address0">out, 5, ap_memory, buf_3, array</column>
<column name="buf_3_ce0">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_q0">in, 32, ap_memory, buf_3, array</column>
<column name="buf_3_address1">out, 5, ap_memory, buf_3, array</column>
<column name="buf_3_ce1">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_we1">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_d1">out, 32, ap_memory, buf_3, array</column>
<column name="buf_2_address0">out, 5, ap_memory, buf_2, array</column>
<column name="buf_2_ce0">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_q0">in, 32, ap_memory, buf_2, array</column>
<column name="buf_2_address1">out, 5, ap_memory, buf_2, array</column>
<column name="buf_2_ce1">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_we1">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_d1">out, 32, ap_memory, buf_2, array</column>
<column name="buf_1_address0">out, 5, ap_memory, buf_1, array</column>
<column name="buf_1_ce0">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_q0">in, 32, ap_memory, buf_1, array</column>
<column name="buf_1_address1">out, 5, ap_memory, buf_1, array</column>
<column name="buf_1_ce1">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_we1">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_d1">out, 32, ap_memory, buf_1, array</column>
<column name="buf_r_address0">out, 5, ap_memory, buf_r, array</column>
<column name="buf_r_ce0">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_q0">in, 32, ap_memory, buf_r, array</column>
<column name="buf_r_address1">out, 5, ap_memory, buf_r, array</column>
<column name="buf_r_ce1">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_we1">out, 1, ap_memory, buf_r, array</column>
<column name="buf_r_d1">out, 32, ap_memory, buf_r, array</column>
</table>
</item>
</section>
</profile>
