JDF B
// Created by Version 2.0 
PROJECT PLD
DESIGN pld Normal
DEVKIT ispLSI1016EA-100LJ44
ENTRY ABEL/Schematic
MODULE dram.abl
MODSTYLE DRAM Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE DRAM
