

================================================================
== Vitis HLS Report for 'mod_inverse'
================================================================
* Date:           Tue Dec  3 15:56:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |      139|    17665|  1.390 us|  0.177 ms|  139|  17665|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- MOD_INVERSE  |      138|    17664|       138|          -|          -|  1 ~ 128|        no|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    474|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|    1999|   1194|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    793|    -|
|Register         |        -|    -|     918|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   15|    2917|   2461|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |mul_129s_128ns_129_5_1_U3          |mul_129s_128ns_129_5_1          |        0|  15|  441|  256|    0|
    |udiv_128ns_128ns_128_132_seq_1_U1  |udiv_128ns_128ns_128_132_seq_1  |        0|   0|  779|  469|    0|
    |urem_128ns_128ns_128_132_seq_1_U2  |urem_128ns_128ns_128_132_seq_1  |        0|   0|  779|  469|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  15| 1999| 1194|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln104_fu_174_p2    |         +|   0|  0|  135|         128|         128|
    |i_2_fu_115_p2          |         +|   0|  0|   15|           8|           1|
    |x0_V_fu_200_p2         |         -|   0|  0|  136|         129|         129|
    |icmp_ln1039_fu_134_p2  |      icmp|   0|  0|   49|         127|           1|
    |icmp_ln90_fu_109_p2    |      icmp|   0|  0|   11|           8|           9|
    |ap_return              |    select|   0|  0|  128|           1|         128|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  474|         401|         396|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |a_buf_0_fu_52  |    9|          2|  128|        256|
    |ap_NS_fsm      |  748|        140|    1|        140|
    |i_fu_44        |    9|          2|    8|         16|
    |ret_V_8_fu_56  |    9|          2|  128|        256|
    |x1_V_1_fu_48   |    9|          2|  129|        258|
    |x1_V_fu_40     |    9|          2|  129|        258|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  793|        150|  523|       1184|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+-----+----+-----+-----------+
    |        Name       |  FF | LUT| Bits| Const Bits|
    +-------------------+-----+----+-----+-----------+
    |a_buf_0_fu_52      |  128|   0|  128|          0|
    |ap_CS_fsm          |  139|   0|  139|          0|
    |i_fu_44            |    8|   0|    8|          0|
    |mul_ln100_reg_282  |  129|   0|  129|          0|
    |ret_V_8_fu_56      |  128|   0|  128|          0|
    |ret_V_reg_272      |  128|   0|  128|          0|
    |x1_V_1_fu_48       |  129|   0|  129|          0|
    |x1_V_fu_40         |  129|   0|  129|          0|
    +-------------------+-----+----+-----+-----------+
    |Total              |  918|   0|  918|          0|
    +-------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   mod_inverse|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   mod_inverse|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   mod_inverse|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   mod_inverse|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   mod_inverse|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   mod_inverse|  return value|
|ap_return  |  out|  128|  ap_ctrl_hs|   mod_inverse|  return value|
|a          |   in|  128|     ap_none|             a|        scalar|
|mod_r      |   in|  128|     ap_none|         mod_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

