Altera MAX10 FPGA 10M02DCV36 Tiny Core Board
=======================================

**Warn:**  
Sorry, the current version (H2) of the clock input is not a dedicated clock pin and the PLL cannot be used. We will modify it immediately.  
Work around: externally connected clock signal and dedicated clock input pin (e.g. R12_N).

<img src="img/cdctl-h2.jpg" style="max-width:100%">

### Dimensions

<img src="files/cdctl_h2_dimension.svg" style="max-width:100%">


### Schematic

 - [cdctl_h2_schematic.pdf](files/cdctl_h2_schematic.pdf)

### Components

<img src="files/cdctl_h2_component.png" style="max-width:100%">

### Differential Pairs Length

<img src="img/tuned1.png" style="max-width:100%">

<img src="img/tuned2.png" style="max-width:100%">

 - B16: 3.218 mm
 - B7: 2.174 mm
 - B1: 2.642 mm
 - L14: 4.573 mm
 - R23: 5.937 mm
 - R12: 3.192 mm
 - R10: 2.419 mm

