// Seed: 955252589
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wor id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_5 = 1'b0;
  logic id_6 = id_1;
  wire  id_7;
  always @(posedge -1) id_6 <= $unsigned(24);
  ;
  wire id_8;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_5
  );
  always @(*) repeat (1) id_6 = #1 1;
endmodule
