<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-a3 › mach › hwregs › asm › reg_map_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../index.html"></a><h1>reg_map_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __reg_map_asm_h</span>
<span class="cp">#define __reg_map_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:            reg.rmap</span>
<span class="cm"> * </span>
<span class="cm"> *   by ../../../tools/rdesc/bin/rdes2c -asm -base 0xb0000000 -map marb_bar.r marb_foo.r ccd_top.r ccd_stat.r ccd_tg.r ccd_dp.r ccd.r iop_sap_in.r iop_sap_out.r iop_sw_cfg.r iop_sw_cpu.r iop_sw_mpu.r iop_sw_spu.r iop_version.r iop_crc_par.r iop_dmc_in.r iop_dmc_out.r iop_fifo_in_extra.r iop_fifo_in.r iop_fifo_out_extra.r iop_fifo_out.r iop_mc.r iop_mpu.r iop_scrc_in.r iop_scrc_out.r iop_spu.r iop_timer_grp.r iop_trigger_grp.r iop.r -outfile reg_map_asm.h reg.rmap</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>
<span class="cp">#define regi_ccd                                  0xb0000000</span>
<span class="cp">#define regi_ccd_top                              0xb0000000</span>
<span class="cp">#define regi_ccd_dp                               0xb0000400</span>
<span class="cp">#define regi_ccd_stat                             0xb0000800</span>
<span class="cp">#define regi_ccd_tg                               0xb0001000</span>
<span class="cp">#define regi_cfg                                  0xb0002000</span>
<span class="cp">#define regi_clkgen                               0xb0004000</span>
<span class="cp">#define regi_ddr2_ctrl                            0xb0006000</span>
<span class="cp">#define regi_dma0                                 0xb0008000</span>
<span class="cp">#define regi_dma1                                 0xb000a000</span>
<span class="cp">#define regi_dma11                                0xb000c000</span>
<span class="cp">#define regi_dma2                                 0xb000e000</span>
<span class="cp">#define regi_dma3                                 0xb0010000</span>
<span class="cp">#define regi_dma4                                 0xb0012000</span>
<span class="cp">#define regi_dma5                                 0xb0014000</span>
<span class="cp">#define regi_dma6                                 0xb0016000</span>
<span class="cp">#define regi_dma7                                 0xb0018000</span>
<span class="cp">#define regi_dma9                                 0xb001a000</span>
<span class="cp">#define regi_eth                                  0xb001c000</span>
<span class="cp">#define regi_gio                                  0xb0020000</span>
<span class="cp">#define regi_h264                                 0xb0022000</span>
<span class="cp">#define regi_hist                                 0xb0026000</span>
<span class="cp">#define regi_iop                                  0xb0028000</span>
<span class="cp">#define regi_iop_version                          0xb0028000</span>
<span class="cp">#define regi_iop_fifo_in_extra                    0xb0028040</span>
<span class="cp">#define regi_iop_fifo_out_extra                   0xb0028080</span>
<span class="cp">#define regi_iop_trigger_grp0                     0xb00280c0</span>
<span class="cp">#define regi_iop_trigger_grp1                     0xb0028100</span>
<span class="cp">#define regi_iop_trigger_grp2                     0xb0028140</span>
<span class="cp">#define regi_iop_trigger_grp3                     0xb0028180</span>
<span class="cp">#define regi_iop_trigger_grp4                     0xb00281c0</span>
<span class="cp">#define regi_iop_trigger_grp5                     0xb0028200</span>
<span class="cp">#define regi_iop_trigger_grp6                     0xb0028240</span>
<span class="cp">#define regi_iop_trigger_grp7                     0xb0028280</span>
<span class="cp">#define regi_iop_crc_par                          0xb0028300</span>
<span class="cp">#define regi_iop_dmc_in                           0xb0028380</span>
<span class="cp">#define regi_iop_dmc_out                          0xb0028400</span>
<span class="cp">#define regi_iop_fifo_in                          0xb0028480</span>
<span class="cp">#define regi_iop_fifo_out                         0xb0028500</span>
<span class="cp">#define regi_iop_scrc_in                          0xb0028580</span>
<span class="cp">#define regi_iop_scrc_out                         0xb0028600</span>
<span class="cp">#define regi_iop_timer_grp0                       0xb0028680</span>
<span class="cp">#define regi_iop_timer_grp1                       0xb0028700</span>
<span class="cp">#define regi_iop_sap_in                           0xb0028800</span>
<span class="cp">#define regi_iop_sap_out                          0xb0028900</span>
<span class="cp">#define regi_iop_spu                              0xb0028a00</span>
<span class="cp">#define regi_iop_sw_cfg                           0xb0028b00</span>
<span class="cp">#define regi_iop_sw_cpu                           0xb0028c00</span>
<span class="cp">#define regi_iop_sw_mpu                           0xb0028d00</span>
<span class="cp">#define regi_iop_sw_spu                           0xb0028e00</span>
<span class="cp">#define regi_iop_mpu                              0xb0029000</span>
<span class="cp">#define regi_irq                                  0xb002a000</span>
<span class="cp">#define regi_jpeg                                 0xb002c000</span>
<span class="cp">#define regi_l2cache                              0xb0030000</span>
<span class="cp">#define regi_marb_bar                             0xb0032000</span>
<span class="cp">#define regi_marb_bar_bp0                         0xb0032140</span>
<span class="cp">#define regi_marb_bar_bp1                         0xb0032180</span>
<span class="cp">#define regi_marb_bar_bp2                         0xb00321c0</span>
<span class="cp">#define regi_marb_bar_bp3                         0xb0032200</span>
<span class="cp">#define regi_marb_foo                             0xb0034000</span>
<span class="cp">#define regi_marb_foo_bp0                         0xb0034280</span>
<span class="cp">#define regi_marb_foo_bp1                         0xb00342c0</span>
<span class="cp">#define regi_marb_foo_bp2                         0xb0034300</span>
<span class="cp">#define regi_marb_foo_bp3                         0xb0034340</span>
<span class="cp">#define regi_pinmux                               0xb0038000</span>
<span class="cp">#define regi_pio                                  0xb0036000</span>
<span class="cp">#define regi_sclr                                 0xb003a000</span>
<span class="cp">#define regi_sclr_fifo                            0xb003c000</span>
<span class="cp">#define regi_ser0                                 0xb003e000</span>
<span class="cp">#define regi_ser1                                 0xb0040000</span>
<span class="cp">#define regi_ser2                                 0xb0042000</span>
<span class="cp">#define regi_ser3                                 0xb0044000</span>
<span class="cp">#define regi_ser4                                 0xb0046000</span>
<span class="cp">#define regi_sser                                 0xb0048000</span>
<span class="cp">#define regi_strcop                               0xb004a000</span>
<span class="cp">#define regi_strdma0                              0xb004e000</span>
<span class="cp">#define regi_strdma1                              0xb0050000</span>
<span class="cp">#define regi_strdma2                              0xb0052000</span>
<span class="cp">#define regi_strdma3                              0xb0054000</span>
<span class="cp">#define regi_strdma5                              0xb0056000</span>
<span class="cp">#define regi_strmux                               0xb004c000</span>
<span class="cp">#define regi_timer0                               0xb0058000</span>
<span class="cp">#define regi_timer1                               0xb005a000</span>
<span class="cp">#define regi_trace                                0xb005c000</span>
<span class="cp">#define regi_vin                                  0xb005e000</span>
<span class="cp">#define regi_vout                                 0xb0060000</span>
<span class="cp">#endif </span><span class="cm">/* __reg_map_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:8}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../javascript/docco.min.js"></script>
</html>
