# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runBound_gen.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:42 on Mar 09,2020
# vlog -reportprogress 300 ./LFSR_3bit.sv 
# -- Compiling module LFSR_10bit
# -- Compiling module LFSR_10bit_testbench
# 
# Top level modules:
# 	LFSR_10bit
# 	LFSR_10bit_testbench
# End time: 15:25:43 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:43 on Mar 09,2020
# vlog -reportprogress 300 ./bound_gen.sv 
# -- Compiling module bound_gen
# -- Compiling module bound_gen_testbench
# ** Error: ./bound_gen.sv(70): (vlog-2730) Undefined variable: 'i'.
# End time: 15:25:43 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runBound_gen.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./bound_gen.sv""
do runBound_gen.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:22 on Mar 09,2020
# vlog -reportprogress 300 ./LFSR_3bit.sv 
# -- Compiling module LFSR_10bit
# -- Compiling module LFSR_10bit_testbench
# 
# Top level modules:
# 	LFSR_10bit
# 	LFSR_10bit_testbench
# End time: 15:27:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:22 on Mar 09,2020
# vlog -reportprogress 300 ./bound_gen.sv 
# -- Compiling module bound_gen
# -- Compiling module bound_gen_testbench
# 
# Top level modules:
# 	bound_gen_testbench
# End time: 15:27:22 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bound_gen_testbench 
# Start time: 15:27:23 on Mar 09,2020
# Loading sv_std.std
# Loading work.bound_gen_testbench
# Loading work.bound_gen
# Loading work.LFSR_10bit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./bound_gen.sv(81)
#    Time: 10050 ps  Iteration: 1  Instance: /bound_gen_testbench
# Break in Module bound_gen_testbench at ./bound_gen.sv line 81
do runBound_gen.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Mar 09,2020
# vlog -reportprogress 300 ./LFSR_3bit.sv 
# -- Compiling module LFSR_10bit
# -- Compiling module LFSR_10bit_testbench
# 
# Top level modules:
# 	LFSR_10bit
# 	LFSR_10bit_testbench
# End time: 15:27:48 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Mar 09,2020
# vlog -reportprogress 300 ./bound_gen.sv 
# -- Compiling module bound_gen
# -- Compiling module bound_gen_testbench
# 
# Top level modules:
# 	bound_gen_testbench
# End time: 15:27:48 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:27:49 on Mar 09,2020, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bound_gen_testbench 
# Start time: 15:27:49 on Mar 09,2020
# Loading sv_std.std
# Loading work.bound_gen_testbench
# Loading work.bound_gen
# Loading work.LFSR_10bit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./bound_gen.sv(81)
#    Time: 10050 ps  Iteration: 1  Instance: /bound_gen_testbench
# Break in Module bound_gen_testbench at ./bound_gen.sv line 81
do runBound_gen.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:24 on Mar 09,2020
# vlog -reportprogress 300 ./LFSR_3bit.sv 
# -- Compiling module LFSR_10bit
# -- Compiling module LFSR_10bit_testbench
# 
# Top level modules:
# 	LFSR_10bit
# 	LFSR_10bit_testbench
# End time: 15:28:24 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:24 on Mar 09,2020
# vlog -reportprogress 300 ./bound_gen.sv 
# -- Compiling module bound_gen
# -- Compiling module bound_gen_testbench
# 
# Top level modules:
# 	bound_gen_testbench
# End time: 15:28:24 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:28:27 on Mar 09,2020, Elapsed time: 0:00:38
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bound_gen_testbench 
# Start time: 15:28:27 on Mar 09,2020
# Loading sv_std.std
# Loading work.bound_gen_testbench
# Loading work.bound_gen
# Loading work.LFSR_10bit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./bound_gen.sv(81)
#    Time: 10050 ps  Iteration: 1  Instance: /bound_gen_testbench
# Break in Module bound_gen_testbench at ./bound_gen.sv line 81
do runBound_gen.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:00 on Mar 09,2020
# vlog -reportprogress 300 ./LFSR_3bit.sv 
# -- Compiling module LFSR_10bit
# -- Compiling module LFSR_10bit_testbench
# 
# Top level modules:
# 	LFSR_10bit
# 	LFSR_10bit_testbench
# End time: 15:29:00 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:29:00 on Mar 09,2020
# vlog -reportprogress 300 ./bound_gen.sv 
# -- Compiling module bound_gen
# -- Compiling module bound_gen_testbench
# 
# Top level modules:
# 	bound_gen_testbench
# End time: 15:29:00 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:29:03 on Mar 09,2020, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bound_gen_testbench 
# Start time: 15:29:03 on Mar 09,2020
# Loading sv_std.std
# Loading work.bound_gen_testbench
# Loading work.bound_gen
# Loading work.LFSR_10bit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runBound_gen.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:36 on Mar 09,2020
# vlog -reportprogress 300 ./LFSR_3bit.sv 
# -- Compiling module LFSR_10bit
# -- Compiling module LFSR_10bit_testbench
# 
# Top level modules:
# 	LFSR_10bit
# 	LFSR_10bit_testbench
# End time: 16:58:36 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:36 on Mar 09,2020
# vlog -reportprogress 300 ./bound_gen.sv 
# -- Compiling module bound_gen
# -- Compiling module bound_gen_testbench
# 
# Top level modules:
# 	bound_gen_testbench
# End time: 16:58:37 on Mar 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:58:38 on Mar 09,2020, Elapsed time: 1:29:35
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bound_gen_testbench 
# Start time: 16:58:39 on Mar 09,2020
# Loading sv_std.std
# Loading work.bound_gen_testbench
# Loading work.bound_gen
# ** Error: (vish-4014) No objects found matching '/bound_gen_testbench/dut/num'.
# Executing ONERROR command at macro ./wave_bound_gen.do line 8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./bound_gen.sv(79)
#    Time: 1000050 ps  Iteration: 1  Instance: /bound_gen_testbench
# Break in Module bound_gen_testbench at ./bound_gen.sv line 79
do runBound_gen.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:43 on Mar 09,2020
# vlog -reportprogress 300 ./LFSR_3bit.sv 
# -- Compiling module LFSR_10bit
# -- Compiling module LFSR_10bit_testbench
# 
# Top level modules:
# 	LFSR_10bit
# 	LFSR_10bit_testbench
# End time: 17:11:43 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:43 on Mar 09,2020
# vlog -reportprogress 300 ./bound_gen.sv 
# -- Compiling module bound_gen
# -- Compiling module bound_gen_testbench
# 
# Top level modules:
# 	bound_gen_testbench
# End time: 17:11:43 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:11:45 on Mar 09,2020, Elapsed time: 0:13:06
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bound_gen_testbench 
# Start time: 17:11:45 on Mar 09,2020
# Loading sv_std.std
# Loading work.bound_gen_testbench
# Loading work.bound_gen
# ** Error: (vish-4014) No objects found matching '/bound_gen_testbench/dut/num'.
# Executing ONERROR command at macro ./wave_bound_gen.do line 8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./bound_gen.sv(81)
#    Time: 2050 ps  Iteration: 1  Instance: /bound_gen_testbench
# Break in Module bound_gen_testbench at ./bound_gen.sv line 81
do runBound_gen.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:32 on Mar 09,2020
# vlog -reportprogress 300 ./LFSR_3bit.sv 
# -- Compiling module LFSR_10bit
# -- Compiling module LFSR_10bit_testbench
# 
# Top level modules:
# 	LFSR_10bit
# 	LFSR_10bit_testbench
# End time: 17:14:32 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:32 on Mar 09,2020
# vlog -reportprogress 300 ./bound_gen.sv 
# -- Compiling module bound_gen
# -- Compiling module bound_gen_testbench
# 
# Top level modules:
# 	bound_gen_testbench
# End time: 17:14:32 on Mar 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:14:33 on Mar 09,2020, Elapsed time: 0:02:48
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work bound_gen_testbench 
# Start time: 17:14:33 on Mar 09,2020
# Loading sv_std.std
# Loading work.bound_gen_testbench
# Loading work.bound_gen
# ** Error: (vish-4014) No objects found matching '/bound_gen_testbench/dut/num'.
# Executing ONERROR command at macro ./wave_bound_gen.do line 8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./bound_gen.sv(81)
#    Time: 2050 ps  Iteration: 1  Instance: /bound_gen_testbench
# Break in Module bound_gen_testbench at ./bound_gen.sv line 81
# End time: 18:44:00 on Mar 09,2020, Elapsed time: 1:29:27
# Errors: 3, Warnings: 0
