{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631821443661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631821443662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 16 16:44:03 2021 " "Processing started: Thu Sep 16 16:44:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631821443662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1631821443662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula5 -c aula5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula5 -c aula5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1631821443662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1631821444150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454417 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/somadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454419 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/somadorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somadaConstante.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/somadaConstante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454420 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somadaConstante.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/somadaConstante.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454423 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454424 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454426 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhdl" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/memoriaRAM.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454428 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhdl" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/memoriaRAM.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454432 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454432 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_name " "Found design unit 1: decodificador-arch_name" {  } { { "decodificador.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/decodificador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454434 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/decodificador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aula5-arquitetura " "Found design unit 1: aula5-arquitetura" {  } { { "aula5.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/aula5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454436 ""} { "Info" "ISGN_ENTITY_NAME" "1 aula5 " "Found entity 1: aula5" {  } { { "aula5.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/aula5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_de_desvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_de_desvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logica_de_desvio-arch_name " "Found design unit 1: Logica_de_desvio-arch_name" {  } { { "logica_de_desvio.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/logica_de_desvio.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454438 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logica_de_desvio " "Found entity 1: Logica_de_desvio" {  } { { "logica_de_desvio.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/logica_de_desvio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorFlag-comportamento " "Found design unit 1: registradorFlag-comportamento" {  } { { "registradorFlag.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/registradorFlag.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454440 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorFlag " "Found entity 1: registradorFlag" {  } { { "registradorFlag.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/registradorFlag.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "end_retorno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file end_retorno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 end_retorno-comportamento " "Found design unit 1: end_retorno-comportamento" {  } { { "end_retorno.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/end_retorno.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454442 ""} { "Info" "ISGN_ENTITY_NAME" "1 end_retorno " "Found entity 1: end_retorno" {  } { { "end_retorno.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/end_retorno.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_jump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_jump-comportamento " "Found design unit 1: mux_jump-comportamento" {  } { { "mux_jump.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/mux_jump.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454443 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_jump " "Found entity 1: mux_jump" {  } { { "mux_jump.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/mux_jump.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenericojump.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenericojump.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenericoJUMP-comportamento " "Found design unit 1: muxGenericoJUMP-comportamento" {  } { { "muxGenericoJUMP.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/muxGenericoJUMP.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454447 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenericoJUMP " "Found entity 1: muxGenericoJUMP" {  } { { "muxGenericoJUMP.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/muxGenericoJUMP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631821454447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1631821454447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula5 " "Elaborating entity \"aula5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1631821454521 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_address aula5.vhd(30) " "VHDL Signal Declaration warning at aula5.vhd(30): used implicit default value for signal \"data_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula5.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/aula5.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1631821454535 "|aula5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out aula5.vhd(31) " "VHDL Signal Declaration warning at aula5.vhd(31): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula5.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/aula5.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1631821454535 "|aula5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_in aula5.vhd(32) " "Verilog HDL or VHDL warning at aula5.vhd(32): object \"data_in\" assigned a value but never read" {  } { { "aula5.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/aula5.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1631821454535 "|aula5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RAM_MUX aula5.vhd(55) " "VHDL Signal Declaration warning at aula5.vhd(55): used implicit default value for signal \"RAM_MUX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "aula5.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/aula5.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1631821454535 "|aula5"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "9 8 aula5.vhd(86) " "VHDL expression error at aula5.vhd(86): expression has 9 elements, but must have 8 elements" {  } { { "aula5.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/aula5.vhd" 86 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Design Software" 0 -1 1631821454539 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 9 aula5.vhd(86) " "VHDL expression error at aula5.vhd(86): expression has 8 elements, but must have 9 elements" {  } { { "aula5.vhd" "" { Text "C:/Users/thalials/OneDrive - Insper - Institudo de Ensino e Pesquisa/Documentos/Insper/6-semestre/design-de-computadores/design_de_computadores/aula5/aula5_entrega_restored/aula5.vhd" 86 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Design Software" 0 -1 1631821454539 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1631821454540 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631821454625 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 16 16:44:14 2021 " "Processing ended: Thu Sep 16 16:44:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631821454625 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631821454625 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631821454625 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1631821454625 ""}
