Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov  7 14:29:06 2023
| Host         : wcx running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xterm_control_sets_placed.rpt
| Design       : xterm
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   122 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           55 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           20 |
| Yes          | No                    | No                     |              28 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              98 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------+--------------------------------+------------------+----------------+--------------+
|      Clock Signal     |           Enable Signal           |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-----------------------------------+--------------------------------+------------------+----------------+--------------+
|  myvga/clk2hz_reg_n_0 |                                   |                                |                1 |              1 |         1.00 |
|  CLK50MHZ             | mykey/mykey/p_1_in[7]             | BTNC_IBUF                      |                1 |              1 |         1.00 |
|  CLK50MHZ             | mykey/mykey/p_1_in[3]             | BTNC_IBUF                      |                1 |              1 |         1.00 |
|  CLK50MHZ             | mykey/mykey/p_1_in[4]             | BTNC_IBUF                      |                1 |              1 |         1.00 |
|  CLK50MHZ             | mykey/mykey/p_1_in[8]             | BTNC_IBUF                      |                1 |              1 |         1.00 |
|  CLK50MHZ             | mykey/mykey/p_1_in[9]             | BTNC_IBUF                      |                1 |              1 |         1.00 |
|  CLK50MHZ             | mykey/mykey/p_1_in[0]             | BTNC_IBUF                      |                1 |              1 |         1.00 |
|  CLK50MHZ             | mykey/mykey/p_1_in[6]             | BTNC_IBUF                      |                1 |              1 |         1.00 |
|  CLK50MHZ             | mykey/mykey/p_1_in[2]             | BTNC_IBUF                      |                1 |              1 |         1.00 |
|  CLK50MHZ             | mykey/mykey/p_1_in[1]             | BTNC_IBUF                      |                1 |              1 |         1.00 |
|  CLK50MHZ             | mykey/mykey/p_1_in[5]             | BTNC_IBUF                      |                1 |              1 |         1.00 |
|  PS2_CLK_IBUF_BUFG    |                                   | myvga/myvc/count[3]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  CLK50MHZ             | mykey/mykey/sampling              | BTNC_IBUF                      |                2 |              4 |         2.00 |
|  PS2_CLK_IBUF_BUFG    |                                   |                                |                4 |              4 |         1.00 |
|  PS2_CLK_IBUF_BUFG    | myvga/myvc/enterptr[7]_i_1_n_0    |                                |                4 |              8 |         2.00 |
|  PS2_CLK_IBUF_BUFG    | myvga/myvc/instr_addr[11]_i_1_n_0 |                                |                3 |              8 |         2.67 |
|  CLK50MHZ             | mykey/mykey/fifo[2][7]_i_1_n_0    | BTNC_IBUF                      |                4 |              8 |         2.00 |
|  CLK50MHZ             | mykey/mykey/fifo[6][7]_i_1_n_0    | BTNC_IBUF                      |                3 |              8 |         2.67 |
|  CLK50MHZ             | mykey/mykey/fifo[7][7]_i_1_n_0    | BTNC_IBUF                      |                5 |              8 |         1.60 |
|  CLK50MHZ             | mykey/mykey/fifo[5][7]_i_1_n_0    | BTNC_IBUF                      |                5 |              8 |         1.60 |
|  CLK50MHZ             | mykey/mykey/fifo[3][7]_i_1_n_0    | BTNC_IBUF                      |                4 |              8 |         2.00 |
|  CLK50MHZ             | mykey/mykey/fifo[0][7]_i_1_n_0    | BTNC_IBUF                      |                4 |              8 |         2.00 |
|  CLK50MHZ             | mykey/mykey/fifo[1][7]_i_1_n_0    | BTNC_IBUF                      |                5 |              8 |         1.60 |
|  PS2_CLK_IBUF_BUFG    | mykey/mykey/E[0]                  | mykey/cur_key[7]_i_1_n_0       |                3 |              8 |         2.67 |
|  CLK50MHZ             | mykey/mykey/fifo[4][7]_i_1_n_0    | BTNC_IBUF                      |                3 |              8 |         2.67 |
|  PS2_CLK_IBUF_BUFG    | myvga/myvc/ptraddr                |                                |                6 |             12 |         2.00 |
|  CLK25MHZ_BUFG        | myvga/myctrl/cnt_v[11]_i_2_n_0    | myvga/myctrl/cnt_v             |                4 |             12 |         3.00 |
|  CLK25MHZ_BUFG        |                                   | myvga/myctrl/cnt_h[11]_i_1_n_0 |                4 |             12 |         3.00 |
|  PS2_CLK_IBUF_BUFG    | myvga/myvc/p_0_in                 |                                |                2 |             16 |         8.00 |
|  PS2_CLK_IBUF_BUFG    |                                   | BTNC_IBUF                      |                6 |             17 |         2.83 |
|  CLK50MHZ             |                                   |                                |               14 |             17 |         1.21 |
|  CLK25MHZ_BUFG        |                                   |                                |               11 |             18 |         1.64 |
|  CLK100MHZ_IBUF_BUFG  |                                   | myvga/clk2hz                   |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG  |                                   |                                |               25 |             80 |         3.20 |
+-----------------------+-----------------------------------+--------------------------------+------------------+----------------+--------------+


