{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/221 re (Done on website already).pdf"}, "page_content": "ponent to a first Voltage that is higher than a second\n\nat a half-cycle associated with the input power signal.\n\nVoltage of the second capacitor component before the\n\nthird capacitor component is charged to a third Voltage\n\n14. The method of claim 13, further comprising:\n\n60\n\ncontrolling at least one of a first high-side power Switch or\n\nthat is sufficient to switch the first power switch from the\n\nat least one other high-side power switch to switch from\n\nfirst Switch state to a second Switch state; and\n\na Zero-crossing controller component configured to pro\n\nan off state to an on state in response to receiving a\n\nvide a defined positive Voltage signal to a comparator of\n\nforward-biased Voltage that satisfies an applicable\n\ndefined gate threshold Switching Voltage level; and\n\nthe SDGD subsystem to facilitate control of a second\n\n65\n\ncontrolling at least one of a first low-side power switch or\n\npower switch of the subset of power switches that is\n\nassociated with the comparator to Switch the second\n\nat least one other low-side power switch to switch from\n\nUS 8,913,409 B2\n\n33\n\n34\n\nan on state to an off state in response to sensing a revers- ing of current in at least one of the first low-side power switch or the at least one other low-side power switch, wherein the subset of power switches comprises the first high-side power switch, the at least one other high-side power switch, the first low-side power switch, and the at least one other low-side power switch, wherein the first power switch is the first high-side power switch and the second power switch is the first low-side power switch. The method of claim 13, further comprising:\n\npower signal to generate the rectified power signal, during the start-up phase of operation prior to steady-state operation of the SDGD subsystem.", "type": "Document"}}