//=========================================================
// src/InitDevice.c: generated by Hardware Configurator
//
// This file will be regenerated when saving a document.
// leave the sections inside the "$[...]" comment tags alone
// or they will be overwritten!
//=========================================================

// USER INCLUDES
#include <SI_EFM8BB52_Register_Enums.h>
#include "InitDevice.h"

// USER PROTOTYPES
// USER FUNCTIONS

// $[Library Includes]
// [Library Includes]$

//==============================================================================
// enter_DefaultMode_from_RESET
//==============================================================================
extern void enter_DefaultMode_from_RESET(void) {
  // $[Config Calls]
  // Save the SFRPAGE
  uint8_t SFRPAGE_save = SFRPAGE;
  WDT_0_enter_DefaultMode_from_RESET();
  PORTS_0_enter_DefaultMode_from_RESET();
  PORTS_1_enter_DefaultMode_from_RESET();
  PBCFG_0_enter_DefaultMode_from_RESET();
  CLU_2_enter_DefaultMode_from_RESET();
  CLU_3_enter_DefaultMode_from_RESET();
  CL_0_enter_DefaultMode_from_RESET();
  INTERRUPT_0_enter_DefaultMode_from_RESET();
  // Restore the SFRPAGE
  SFRPAGE = SFRPAGE_save;
  // [Config Calls]$
}

//================================================================================
// WDT_0_enter_DefaultMode_from_RESET
//================================================================================
extern void WDT_0_enter_DefaultMode_from_RESET(void) {
  // $[Watchdog Timer Init Variable Declarations]
  // [Watchdog Timer Init Variable Declarations]$
  
  // $[WDTCN - Watchdog Timer Control]
  SFRPAGE = 0x00;
  //Disable Watchdog with key sequence
  WDTCN = 0xDE; //First key
  WDTCN = 0xAD; //Second key
  // [WDTCN - Watchdog Timer Control]$
}

//================================================================================
// PORTS_0_enter_DefaultMode_from_RESET
//================================================================================
extern void
PORTS_0_enter_DefaultMode_from_RESET (void)
{
  // $[P0 - Port 0 Pin Latch]
  // [P0 - Port 0 Pin Latch]$

  // $[P0MDOUT - Port 0 Output Mode]
  // [P0MDOUT - Port 0 Output Mode]$

  // $[P0MDIN - Port 0 Input Mode]
  /***********************************************************************
   - P0.0 pin is configured for analog mode
   - P0.1 pin is configured for analog mode
   - P0.2 pin is configured for digital mode
   - P0.3 pin is configured for digital mode
   - P0.4 pin is configured for analog mode
   - P0.5 pin is configured for analog mode
   - P0.6 pin is configured for analog mode
   - P0.7 pin is configured for analog mode
   ***********************************************************************/
  P0MDIN = P0MDIN_B0__ANALOG | P0MDIN_B1__ANALOG | P0MDIN_B2__DIGITAL
      | P0MDIN_B3__DIGITAL | P0MDIN_B4__ANALOG | P0MDIN_B5__ANALOG
      | P0MDIN_B6__ANALOG | P0MDIN_B7__ANALOG;
  // [P0MDIN - Port 0 Input Mode]$

  // $[P0SKIP - Port 0 Skip]
  /***********************************************************************
   - P0.0 pin is skipped by the crossbar
   - P0.1 pin is skipped by the crossbar
   - P0.2 pin is skipped by the crossbar
   - P0.3 pin is skipped by the crossbar
   - P0.4 pin is skipped by the crossbar
   - P0.5 pin is skipped by the crossbar
   - P0.6 pin is skipped by the crossbar
   - P0.7 pin is skipped by the crossbar
   ***********************************************************************/
  P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
      | P0SKIP_B3__SKIPPED | P0SKIP_B4__SKIPPED | P0SKIP_B5__SKIPPED
      | P0SKIP_B6__SKIPPED | P0SKIP_B7__SKIPPED;
  // [P0SKIP - Port 0 Skip]$

  // $[P0MASK - Port 0 Mask]
  // [P0MASK - Port 0 Mask]$

  // $[P0MAT - Port 0 Match]
  // [P0MAT - Port 0 Match]$

}

//================================================================================
// PORTS_1_enter_DefaultMode_from_RESET
//================================================================================
extern void
PORTS_1_enter_DefaultMode_from_RESET (void)
{
  // $[P1 - Port 1 Pin Latch]
  // [P1 - Port 1 Pin Latch]$

  // $[P1MDOUT - Port 1 Output Mode]
  /***********************************************************************
   - P1.0 output is open-drain
   - P1.1 output is open-drain
   - P1.2 output is open-drain
   - P1.3 output is open-drain
   - P1.4 output is push-pull
   - P1.5 output is open-drain
   - P1.6 output is push-pull
   - P1.7 output is open-drain
   ***********************************************************************/
  P1MDOUT = P1MDOUT_B0__OPEN_DRAIN | P1MDOUT_B1__OPEN_DRAIN
      | P1MDOUT_B2__OPEN_DRAIN | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__PUSH_PULL
      | P1MDOUT_B5__OPEN_DRAIN | P1MDOUT_B6__PUSH_PULL | P1MDOUT_B7__OPEN_DRAIN;
  // [P1MDOUT - Port 1 Output Mode]$

  // $[P1MDIN - Port 1 Input Mode]
  /***********************************************************************
   - P1.0 pin is configured for analog mode
   - P1.1 pin is configured for analog mode
   - P1.2 pin is configured for analog mode
   - P1.3 pin is configured for analog mode
   - P1.4 pin is configured for digital mode
   - P1.5 pin is configured for analog mode
   - P1.6 pin is configured for digital mode
   - P1.7 pin is configured for analog mode
   ***********************************************************************/
  P1MDIN = P1MDIN_B0__ANALOG | P1MDIN_B1__ANALOG | P1MDIN_B2__ANALOG
      | P1MDIN_B3__ANALOG | P1MDIN_B4__DIGITAL | P1MDIN_B5__ANALOG
      | P1MDIN_B6__DIGITAL | P1MDIN_B7__ANALOG;
  // [P1MDIN - Port 1 Input Mode]$

  // $[P1SKIP - Port 1 Skip]
  /***********************************************************************
   - P1.0 pin is skipped by the crossbar
   - P1.1 pin is skipped by the crossbar
   - P1.2 pin is skipped by the crossbar
   - P1.3 pin is skipped by the crossbar
   - P1.4 pin is not skipped by the crossbar
   - P1.5 pin is skipped by the crossbar
   - P1.6 pin is not skipped by the crossbar
   - P1.7 pin is not skipped by the crossbar
   ***********************************************************************/
  P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
      | P1SKIP_B3__SKIPPED | P1SKIP_B4__NOT_SKIPPED | P1SKIP_B5__SKIPPED
      | P1SKIP_B6__NOT_SKIPPED | P1SKIP_B7__NOT_SKIPPED;
  // [P1SKIP - Port 1 Skip]$

  // $[P1MASK - Port 1 Mask]
  // [P1MASK - Port 1 Mask]$

  // $[P1MAT - Port 1 Match]
  // [P1MAT - Port 1 Match]$

}

//================================================================================
// PBCFG_0_enter_DefaultMode_from_RESET
//================================================================================
extern void
PBCFG_0_enter_DefaultMode_from_RESET (void)
{
  // $[XBR2 - Port I/O Crossbar 2]
  /***********************************************************************
   - Weak Pullups enabled
   - Crossbar enabled
   - One output per enabled PWM channel.
   - PWM0 Ch0 and Ch1 routed to Port pin.
   - UART1 I/O unavailable at Port pin
   - UART1 RTS1 unavailable at Port pin
   - UART1 CTS1 unavailable at Port pin
   ***********************************************************************/
  XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED
      | XBR2_PWMDE__SINGLE | XBR2_PWME__PWM0CH01 | XBR2_URT1E__DISABLED
      | XBR2_URT1RTSE__DISABLED | XBR2_URT1CTSE__DISABLED;
  // [XBR2 - Port I/O Crossbar 2]$

  // $[PRTDRV - Port Drive Strength]
  // [PRTDRV - Port Drive Strength]$

  // $[XBR0 - Port I/O Crossbar 0]
  // [XBR0 - Port I/O Crossbar 0]$

  // $[XBR1 - Port I/O Crossbar 1]
  // [XBR1 - Port I/O Crossbar 1]$

}

//================================================================================
// CLU_2_enter_DefaultMode_from_RESET
//================================================================================
extern void CLU_2_enter_DefaultMode_from_RESET(void) {
  // $[CLU2FN - Configurable Logic Unit 2 Function Select]
  /*
   // FNSEL (CLU Look-Up-Table function select) = 0xCC
   */
  SFRPAGE = 0x20;
  CLU2FN = (0x33 << CLU2FN_FNSEL__SHIFT);
  // [CLU2FN - Configurable Logic Unit 2 Function Select]$

  // $[CLU2MX - Configurable Logic Unit 2 Multiplexer]
  /*
   // MXB (CLU2 B Input Multiplexer Selection) = CLU2B8 (Select CLU2B.8)
   */
  CLU2MX = CLU2MX_MXB__CLU2B8;
  // [CLU2MX - Configurable Logic Unit 2 Multiplexer]$

  // $[CLU2CF - Configurable Logic Unit 2 Configuration]
  /*
   // OUTSEL (CLU Output Select) = LUT (Select LUT output.)
   */
  CLU2CF |= CLU2CF_OUTSEL__LUT;
  // [CLU2CF - Configurable Logic Unit 2 Configuration]$

}

//================================================================================
// CLU_3_enter_DefaultMode_from_RESET
//================================================================================
extern void CLU_3_enter_DefaultMode_from_RESET(void) {
  // $[CLU3FN - Configurable Logic Unit 3 Function Select]
  /*
   // FNSEL (CLU Look-Up-Table function select) = 0x0F
   */
  SFRPAGE = 0x20;
  CLU3FN = (0x0F << CLU3FN_FNSEL__SHIFT);
  // [CLU3FN - Configurable Logic Unit 3 Function Select]$

  // $[CLU3MX - Configurable Logic Unit 3 Multiplexer]
  /*
   // MXA (CLU3 A Input Multiplexer Selection) = CLU3A9 (Select CLU3A.9)
   */
  CLU3MX = CLU3MX_MXA__CLU3A9;
  // [CLU3MX - Configurable Logic Unit 3 Multiplexer]$

  // $[CLU3CF - Configurable Logic Unit 3 Configuration]
  /*
   // OUTSEL (CLU Output Select) = LUT (Select LUT output.)
   */
  CLU3CF |= CLU3CF_OUTSEL__LUT;
  // [CLU3CF - Configurable Logic Unit 3 Configuration]$

}

//================================================================================
// CL_0_enter_DefaultMode_from_RESET
//================================================================================
extern void CL_0_enter_DefaultMode_from_RESET(void) {
  // $[CLEN0 - Configurable Logic Enable 0]
  /*
   // C0EN (CLU3 Enable) = DISABLE (CLU0 is disabled. The output of the
   //     block will be logic low.)
   // C1EN (CLU1 Enable) = DISABLE (CLU1 is disabled. The output of the
   //     block will be logic low.)
   // C2EN (CLU2 Enable) = DISABLE (CLU2 is enabled)
   // C3EN (CLU3 Enable) = ENABLE (CLU3 is enabled.)
   */
  CLEN0 = CLEN0_C0EN__DISABLE | CLEN0_C1EN__DISABLE | CLEN0_C2EN__ENABLE
      | CLEN0_C3EN__ENABLE;
  // [CLEN0 - Configurable Logic Enable 0]$

  // $[CLIE0 - Configurable Logic Interrupt Enable 0]
  // [CLIE0 - Configurable Logic Interrupt Enable 0]$

}

//================================================================================
// INTERRUPT_0_enter_DefaultMode_from_RESET
//================================================================================
extern void
INTERRUPT_0_enter_DefaultMode_from_RESET (void)
{
  SFRPAGE = 0x00;
  // $[EIE1 - Extended Interrupt Enable 1]
  // [EIE1 - Extended Interrupt Enable 1]$

  // $[EIE2 - Extended Interrupt Enable 2]
  /***********************************************************************
   - Enable all PWM0 Interrupts
   ***********************************************************************/
  EIE2 = EIE2_EPWM0__ENABLED;
  // [EIE2 - Extended Interrupt Enable 2]$

  // $[EIP1H - Extended Interrupt Priority 1 High]
  // [EIP1H - Extended Interrupt Priority 1 High]$

  // $[EIP1 - Extended Interrupt Priority 1 Low]
  // [EIP1 - Extended Interrupt Priority 1 Low]$

  // $[EIP2 - Extended Interrupt Priority 2]
  // [EIP2 - Extended Interrupt Priority 2]$

  // $[EIP2H - Extended Interrupt Priority 2 High]
  // [EIP2H - Extended Interrupt Priority 2 High]$

  // $[IE - Interrupt Enable]
  /***********************************************************************
   - Enable each interrupt according to its individual mask setting
   ***********************************************************************/
  IE = IE_EA__ENABLED;
  // [IE - Interrupt Enable]$

  // $[IP - Interrupt Priority]
  // [IP - Interrupt Priority]$

  // $[IPH - Interrupt Priority High]
  // [IPH - Interrupt Priority High]$

}
