

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_VITIS_LOOP_276_1'
================================================================
* Date:           Tue Jul 26 16:54:30 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.40 ns|  6.912 ns|     2.81 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.239 us|  0.239 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_276_1  |       21|       21|        19|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1974|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    340|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|    3159|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3159|   2414|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_42_36_1_1_U318  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U320  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U322  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U323  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U325  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U327  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U329  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U331  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U333  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U335  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U337  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U339  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U341  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U343  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U345  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U347  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    |mux_42_36_1_1_U349  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0| 340|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1245_10_fu_1446_p2  |         +|   0|  0|  62|          55|          55|
    |add_ln1245_11_fu_1536_p2  |         +|   0|  0|  62|          55|          55|
    |add_ln1245_12_fu_1626_p2  |         +|   0|  0|  62|          55|          55|
    |add_ln1245_13_fu_1716_p2  |         +|   0|  0|  62|          55|          55|
    |add_ln1245_14_fu_1793_p2  |         +|   0|  0|  62|          55|          55|
    |add_ln1245_15_fu_1862_p2  |         +|   0|  0|  62|          55|          55|
    |add_ln1245_1_fu_636_p2    |         +|   0|  0|  62|          55|          55|
    |add_ln1245_2_fu_726_p2    |         +|   0|  0|  62|          55|          55|
    |add_ln1245_3_fu_816_p2    |         +|   0|  0|  62|          55|          55|
    |add_ln1245_4_fu_906_p2    |         +|   0|  0|  62|          55|          55|
    |add_ln1245_5_fu_996_p2    |         +|   0|  0|  62|          55|          55|
    |add_ln1245_6_fu_1086_p2   |         +|   0|  0|  62|          55|          55|
    |add_ln1245_7_fu_1176_p2   |         +|   0|  0|  62|          55|          55|
    |add_ln1245_8_fu_1266_p2   |         +|   0|  0|  62|          55|          55|
    |add_ln1245_9_fu_1356_p2   |         +|   0|  0|  62|          55|          55|
    |add_ln1245_fu_546_p2      |         +|   0|  0|  62|          55|          55|
    |add_ln276_fu_450_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln415_10_fu_1498_p2   |         +|   0|  0|  43|          36|          36|
    |add_ln415_11_fu_1588_p2   |         +|   0|  0|  43|          36|          36|
    |add_ln415_12_fu_1678_p2   |         +|   0|  0|  43|          36|          36|
    |add_ln415_13_fu_1768_p2   |         +|   0|  0|  43|          36|          36|
    |add_ln415_14_fu_1845_p2   |         +|   0|  0|  43|          36|          36|
    |add_ln415_1_fu_688_p2     |         +|   0|  0|  43|          36|          36|
    |add_ln415_2_fu_778_p2     |         +|   0|  0|  43|          36|          36|
    |add_ln415_3_fu_868_p2     |         +|   0|  0|  43|          36|          36|
    |add_ln415_4_fu_958_p2     |         +|   0|  0|  43|          36|          36|
    |add_ln415_5_fu_1048_p2    |         +|   0|  0|  43|          36|          36|
    |add_ln415_6_fu_1138_p2    |         +|   0|  0|  43|          36|          36|
    |add_ln415_7_fu_1228_p2    |         +|   0|  0|  43|          36|          36|
    |add_ln415_8_fu_1318_p2    |         +|   0|  0|  43|          36|          36|
    |add_ln415_9_fu_1408_p2    |         +|   0|  0|  43|          36|          36|
    |add_ln415_fu_598_p2       |         +|   0|  0|  43|          36|          36|
    |den2_V_0_1_5_fu_1914_p2   |         +|   0|  0|  43|          36|          36|
    |and_ln412_10_fu_1488_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln412_11_fu_1578_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln412_12_fu_1668_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln412_13_fu_1758_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln412_14_fu_1835_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln412_15_fu_1904_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln412_1_fu_678_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln412_2_fu_768_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln412_3_fu_858_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln412_4_fu_948_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln412_5_fu_1038_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln412_6_fu_1128_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln412_7_fu_1218_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln412_8_fu_1308_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln412_9_fu_1398_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln412_fu_588_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln276_fu_444_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln727_10_fu_1477_p2  |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_11_fu_1567_p2  |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_12_fu_1657_p2  |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_13_fu_1747_p2  |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_14_fu_1824_p2  |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_15_fu_1893_p2  |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_1_fu_667_p2    |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_2_fu_757_p2    |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_3_fu_847_p2    |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_4_fu_937_p2    |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_5_fu_1027_p2   |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_6_fu_1117_p2   |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_7_fu_1207_p2   |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_8_fu_1297_p2   |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_9_fu_1387_p2   |      icmp|   0|  0|  13|          18|           1|
    |icmp_ln727_fu_577_p2      |      icmp|   0|  0|  13|          18|           1|
    |or_ln412_10_fu_1482_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln412_11_fu_1572_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln412_12_fu_1662_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln412_13_fu_1752_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln412_14_fu_1829_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln412_15_fu_1898_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln412_1_fu_672_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln412_2_fu_762_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln412_3_fu_852_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln412_4_fu_942_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln412_5_fu_1032_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln412_6_fu_1122_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln412_7_fu_1212_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln412_8_fu_1302_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln412_9_fu_1392_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln412_fu_582_p2        |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1974|        1783|        1511|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_d_1     |   9|          2|    3|          6|
    |d_fu_228                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln415_10_reg_2376              |  36|   0|   36|          0|
    |add_ln415_11_reg_2401              |  36|   0|   36|          0|
    |add_ln415_12_reg_2426              |  36|   0|   36|          0|
    |add_ln415_13_reg_2451              |  36|   0|   36|          0|
    |add_ln415_14_reg_2471              |  36|   0|   36|          0|
    |add_ln415_1_reg_2151               |  36|   0|   36|          0|
    |add_ln415_2_reg_2176               |  36|   0|   36|          0|
    |add_ln415_3_reg_2201               |  36|   0|   36|          0|
    |add_ln415_4_reg_2226               |  36|   0|   36|          0|
    |add_ln415_5_reg_2251               |  36|   0|   36|          0|
    |add_ln415_6_reg_2276               |  36|   0|   36|          0|
    |add_ln415_7_reg_2301               |  36|   0|   36|          0|
    |add_ln415_8_reg_2326               |  36|   0|   36|          0|
    |add_ln415_9_reg_2351               |  36|   0|   36|          0|
    |add_ln415_reg_2126                 |  36|   0|   36|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |d_fu_228                           |   3|   0|    3|          0|
    |den2_V_0_1_1_fu_236                |  36|   0|   36|          0|
    |den2_V_0_1_2_fu_240                |  36|   0|   36|          0|
    |den2_V_0_1_3_fu_244                |  36|   0|   36|          0|
    |den2_V_0_1_fu_232                  |  36|   0|   36|          0|
    |icmp_ln276_reg_2067                |   1|   0|    1|          0|
    |mul_ln1171_10_reg_2356             |  55|   0|   55|          0|
    |mul_ln1171_11_reg_2381             |  55|   0|   55|          0|
    |mul_ln1171_12_reg_2406             |  55|   0|   55|          0|
    |mul_ln1171_13_reg_2431             |  55|   0|   55|          0|
    |mul_ln1171_14_reg_2456             |  55|   0|   55|          0|
    |mul_ln1171_15_reg_2476             |  55|   0|   55|          0|
    |mul_ln1171_1_reg_2131              |  55|   0|   55|          0|
    |mul_ln1171_2_reg_2156              |  55|   0|   55|          0|
    |mul_ln1171_3_reg_2181              |  55|   0|   55|          0|
    |mul_ln1171_4_reg_2206              |  55|   0|   55|          0|
    |mul_ln1171_5_reg_2231              |  55|   0|   55|          0|
    |mul_ln1171_6_reg_2256              |  55|   0|   55|          0|
    |mul_ln1171_7_reg_2281              |  55|   0|   55|          0|
    |mul_ln1171_8_reg_2306              |  55|   0|   55|          0|
    |mul_ln1171_9_reg_2331              |  55|   0|   55|          0|
    |mul_ln1171_reg_2106                |  55|   0|   55|          0|
    |sext_ln1169_15_cast_cast_reg_1987  |  35|   0|   55|         20|
    |tmp_10_reg_2321                    |  36|   0|   36|          0|
    |tmp_11_reg_2346                    |  36|   0|   36|          0|
    |tmp_12_reg_2371                    |  36|   0|   36|          0|
    |tmp_13_reg_2396                    |  36|   0|   36|          0|
    |tmp_14_reg_2421                    |  36|   0|   36|          0|
    |tmp_15_reg_2446                    |  36|   0|   36|          0|
    |tmp_1_reg_2246                     |  36|   0|   36|          0|
    |tmp_2_reg_2271                     |  36|   0|   36|          0|
    |tmp_3_reg_2296                     |  36|   0|   36|          0|
    |tmp_4_reg_2091                     |  36|   0|   36|          0|
    |tmp_5_reg_2101                     |  36|   0|   36|          0|
    |tmp_6_reg_2121                     |  36|   0|   36|          0|
    |tmp_7_reg_2146                     |  36|   0|   36|          0|
    |tmp_8_reg_2171                     |  36|   0|   36|          0|
    |tmp_9_reg_2196                     |  36|   0|   36|          0|
    |tmp_s_reg_2221                     |  36|   0|   36|          0|
    |trunc_ln277_reg_2071               |   2|   0|    2|          0|
    |trunc_ln727_10_reg_2361            |  18|   0|   18|          0|
    |trunc_ln727_11_reg_2386            |  18|   0|   18|          0|
    |trunc_ln727_12_reg_2411            |  18|   0|   18|          0|
    |trunc_ln727_13_reg_2436            |  18|   0|   18|          0|
    |trunc_ln727_14_reg_2461            |  18|   0|   18|          0|
    |trunc_ln727_15_reg_2481            |  18|   0|   18|          0|
    |trunc_ln727_1_reg_2136             |  18|   0|   18|          0|
    |trunc_ln727_2_reg_2161             |  18|   0|   18|          0|
    |trunc_ln727_3_reg_2186             |  18|   0|   18|          0|
    |trunc_ln727_4_reg_2211             |  18|   0|   18|          0|
    |trunc_ln727_5_reg_2236             |  18|   0|   18|          0|
    |trunc_ln727_6_reg_2261             |  18|   0|   18|          0|
    |trunc_ln727_7_reg_2286             |  18|   0|   18|          0|
    |trunc_ln727_8_reg_2311             |  18|   0|   18|          0|
    |trunc_ln727_9_reg_2336             |  18|   0|   18|          0|
    |trunc_ln727_reg_2111               |  18|   0|   18|          0|
    |zext_ln279_10_cast_reg_2012        |  35|   0|   55|         20|
    |zext_ln279_11_cast_reg_2007        |  35|   0|   55|         20|
    |zext_ln279_12_cast_reg_2002        |  35|   0|   55|         20|
    |zext_ln279_13_cast_reg_1997        |  35|   0|   55|         20|
    |zext_ln279_14_cast_reg_1992        |  35|   0|   55|         20|
    |zext_ln279_1_cast_reg_2057         |  35|   0|   55|         20|
    |zext_ln279_2_cast_reg_2052         |  35|   0|   55|         20|
    |zext_ln279_3_cast_reg_2047         |  35|   0|   55|         20|
    |zext_ln279_4_cast_reg_2042         |  35|   0|   55|         20|
    |zext_ln279_5_cast_reg_2037         |  35|   0|   55|         20|
    |zext_ln279_6_cast_reg_2032         |  35|   0|   55|         20|
    |zext_ln279_7_cast_reg_2027         |  35|   0|   55|         20|
    |zext_ln279_8_cast_reg_2022         |  35|   0|   55|         20|
    |zext_ln279_9_cast_reg_2017         |  35|   0|   55|         20|
    |zext_ln279_cast_reg_2062           |  35|   0|   55|         20|
    |icmp_ln276_reg_2067                |  64|  32|    1|          0|
    |trunc_ln277_reg_2071               |  64|  32|    2|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |3159|  64| 3354|        320|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1100_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1100_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1100_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1100_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1104_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1104_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1104_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1104_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1108_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1108_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1108_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1108_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1112_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1112_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1112_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1112_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1116_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1116_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1116_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1116_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1120_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1120_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1120_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1120_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1124_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1124_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1124_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1124_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1128_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1128_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1128_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1128_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1132_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1132_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1132_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1132_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1136_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1136_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1136_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1136_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1140_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1140_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1140_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1140_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1144_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1144_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1144_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1144_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1148_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1148_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1148_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1148_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1152_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1152_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1152_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1152_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1156_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1156_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1156_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1156_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1160_p_din0        |  out|   36|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1160_p_din1        |  out|   35|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1160_p_dout0       |   in|   55|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|grp_fu_1160_p_ce          |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_VITIS_LOOP_276_1|  return value|
|zext_ln279                |   in|   35|     ap_none|                            zext_ln279|        scalar|
|zext_ln279_1              |   in|   35|     ap_none|                          zext_ln279_1|        scalar|
|zext_ln279_2              |   in|   35|     ap_none|                          zext_ln279_2|        scalar|
|zext_ln279_3              |   in|   35|     ap_none|                          zext_ln279_3|        scalar|
|zext_ln279_4              |   in|   35|     ap_none|                          zext_ln279_4|        scalar|
|zext_ln279_5              |   in|   35|     ap_none|                          zext_ln279_5|        scalar|
|zext_ln279_6              |   in|   35|     ap_none|                          zext_ln279_6|        scalar|
|zext_ln279_7              |   in|   35|     ap_none|                          zext_ln279_7|        scalar|
|zext_ln279_8              |   in|   35|     ap_none|                          zext_ln279_8|        scalar|
|zext_ln279_9              |   in|   35|     ap_none|                          zext_ln279_9|        scalar|
|zext_ln279_10             |   in|   35|     ap_none|                         zext_ln279_10|        scalar|
|zext_ln279_11             |   in|   35|     ap_none|                         zext_ln279_11|        scalar|
|zext_ln279_12             |   in|   35|     ap_none|                         zext_ln279_12|        scalar|
|zext_ln279_13             |   in|   35|     ap_none|                         zext_ln279_13|        scalar|
|zext_ln279_14             |   in|   35|     ap_none|                         zext_ln279_14|        scalar|
|sext_ln1169_15_cast       |   in|   35|     ap_none|                   sext_ln1169_15_cast|        scalar|
|den2_V_0_3_08_out         |  out|   36|      ap_vld|                     den2_V_0_3_08_out|       pointer|
|den2_V_0_3_08_out_ap_vld  |  out|    1|      ap_vld|                     den2_V_0_3_08_out|       pointer|
|den2_V_0_2_07_out         |  out|   36|      ap_vld|                     den2_V_0_2_07_out|       pointer|
|den2_V_0_2_07_out_ap_vld  |  out|    1|      ap_vld|                     den2_V_0_2_07_out|       pointer|
|den2_V_0_1_06_out         |  out|   36|      ap_vld|                     den2_V_0_1_06_out|       pointer|
|den2_V_0_1_06_out_ap_vld  |  out|    1|      ap_vld|                     den2_V_0_1_06_out|       pointer|
|den2_V_0_0_05_out         |  out|   36|      ap_vld|                     den2_V_0_0_05_out|       pointer|
|den2_V_0_0_05_out_ap_vld  |  out|    1|      ap_vld|                     den2_V_0_0_05_out|       pointer|
+--------------------------+-----+-----+------------+--------------------------------------+--------------+

