{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708309526181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708309526182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 18 23:25:26 2024 " "Processing started: Sun Feb 18 23:25:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708309526182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309526182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS-Verilog -c MIPS-Verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS-Verilog -c MIPS-Verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309526182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708309526678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708309526678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modulos/pc.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/pc.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "modulos/ula.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/ula.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "modulos/regfile.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/regfile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535845 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "d_mem.v(29) " "Verilog HDL warning at d_mem.v(29): extended using \"x\" or \"z\"" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708309535846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/d_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/d_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_mem " "Found entity 1: d_mem" {  } { { "modulos/d_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/d_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/i_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/i_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_mem " "Found entity 1: i_mem" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/jump.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump " "Found entity 1: jump" {  } { { "modulos/jump.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/jump.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "modulos/sign_extend.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/sign_extend.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/ula_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/ula_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_ctrl " "Found entity 1: ula_ctrl" {  } { { "modulos/control/ula_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/ula_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/pc_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/pc_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_ctrl " "Found entity 1: PC_ctrl" {  } { { "modulos/control/PC_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535854 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "jr_ctrl.v(19) " "Verilog HDL warning at jr_ctrl.v(19): extended using \"x\" or \"z\"" {  } { { "modulos/control/jr_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/jr_ctrl.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1708309535855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/jr_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/jr_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 jr_ctrl " "Found entity 1: jr_ctrl" {  } { { "modulos/control/jr_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/jr_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535855 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 control.v(55) " "Verilog HDL Expression warning at control.v(55): truncated literal to match 2 bits" {  } { { "modulos/control/control.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/control.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1708309535857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "modulos/control/control.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/control.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "modulos/components/mux_32.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_5 " "Found entity 1: mux_32_5" {  } { { "modulos/components/mux_32_5.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_32_5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_src.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "modulos/components/mux_src.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_src.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/mux_5_regdst.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/mux_5_regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5_regdst " "Found entity 1: mux_5_regdst" {  } { { "modulos/components/mux_5_regdst.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/mux_5_regdst.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/components/somador32.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/components/somador32.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador32 " "Found entity 1: somador32" {  } { { "modulos/components/somador32.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/components/somador32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535865 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch branch mips_top_level.v(14) " "Verilog HDL Declaration information at mips_top_level.v(14): object \"Branch\" differs only in case from object \"branch\" in the same scope" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1708309535867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/mips_top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/mips_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_top_level " "Found entity 1: mips_top_level" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708309535867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309535867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc mips_top_level.v(33) " "Verilog HDL Implicit Net warning at mips_top_level.v(33): created implicit net for \"pc\"" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309535867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "output_to_ula_2 mips_top_level.v(74) " "Verilog HDL Implicit Net warning at mips_top_level.v(74): created implicit net for \"output_to_ula_2\"" {  } { { "modulos/mips_top_level.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309535867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_top_level " "Elaborating entity \"mips_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708309535893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:mips_control " "Elaborating entity \"control\" for hierarchy \"control:mips_control\"" {  } { { "modulos/mips_top_level.v" "mips_control" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309535896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_mem i_mem:current_instruction " "Elaborating entity \"i_mem\" for hierarchy \"i_mem:current_instruction\"" {  } { { "modulos/mips_top_level.v" "current_instruction" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309535897 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "64 0 255 i_mem.v(20) " "Verilog HDL warning at i_mem.v(20): number of words (64) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 20 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1708309535899 "|mips_top_level|i_mem:current_instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.data_a 0 i_mem.v(16) " "Net \"rom_mem.data_a\" at i_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708309535905 "|mips_top_level|i_mem:current_instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.waddr_a 0 i_mem.v(16) " "Net \"rom_mem.waddr_a\" at i_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708309535905 "|mips_top_level|i_mem:current_instruction"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_mem.we_a 0 i_mem.v(16) " "Net \"rom_mem.we_a\" at i_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "modulos/i_mem.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/i_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1708309535905 "|mips_top_level|i_mem:current_instruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5_regdst mux_5_regdst:imem_reg_mux " "Elaborating entity \"mux_5_regdst\" for hierarchy \"mux_5_regdst:imem_reg_mux\"" {  } { { "modulos/mips_top_level.v" "imem_reg_mux" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309535921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 mux_32:write_data__reg_mux " "Elaborating entity \"mux_32\" for hierarchy \"mux_32:write_data__reg_mux\"" {  } { { "modulos/mips_top_level.v" "write_data__reg_mux" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309535937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:mips_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:mips_regfile\"" {  } { { "modulos/mips_top_level.v" "mips_regfile" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309535944 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(26) " "Verilog HDL Always Construct warning at regfile.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/regfile.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/regfile.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708309535956 "|mips_top_level|regfile:mips_regfile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_ctrl ula_ctrl:mips_ula_control " "Elaborating entity \"ula_ctrl\" for hierarchy \"ula_ctrl:mips_ula_control\"" {  } { { "modulos/mips_top_level.v" "mips_ula_control" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309536049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:mips_sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:mips_sign_extend\"" {  } { { "modulos/mips_top_level.v" "mips_sign_extend" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309536057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:mips_ula " "Elaborating entity \"ula\" for hierarchy \"ula:mips_ula\"" {  } { { "modulos/mips_top_level.v" "mips_ula" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309536067 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ula.v(36) " "Verilog HDL warning at ula.v(36): converting signed shift amount to unsigned" {  } { { "modulos/ula.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/ula.v" 36 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1708309536068 "|mips_top_level|ula:mips_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_counter " "Elaborating entity \"pc\" for hierarchy \"pc:pc_counter\"" {  } { { "modulos/mips_top_level.v" "pc_counter" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309536080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_mem d_mem:mips_d_mem " "Elaborating entity \"d_mem\" for hierarchy \"d_mem:mips_d_mem\"" {  } { { "modulos/mips_top_level.v" "mips_d_mem" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309536087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador32 somador32:branch " "Elaborating entity \"somador32\" for hierarchy \"somador32:branch\"" {  } { { "modulos/mips_top_level.v" "branch" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309536098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump jump:mips_jump " "Elaborating entity \"jump\" for hierarchy \"jump:mips_jump\"" {  } { { "modulos/mips_top_level.v" "mips_jump" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309536111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ctrl PC_ctrl:pc_control " "Elaborating entity \"PC_ctrl\" for hierarchy \"PC_ctrl:pc_control\"" {  } { { "modulos/mips_top_level.v" "pc_control" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309536131 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "PC_ctrl.v(14) " "Verilog HDL Case Statement warning at PC_ctrl.v(14): incomplete case statement has no default case item" {  } { { "modulos/control/PC_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1708309536132 "|mips_top_level|PC_ctrl:pc_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Source PC_ctrl.v(14) " "Verilog HDL Always Construct warning at PC_ctrl.v(14): inferring latch(es) for variable \"Source\", which holds its previous value in one or more paths through the always construct" {  } { { "modulos/control/PC_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1708309536132 "|mips_top_level|PC_ctrl:pc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Source\[0\] PC_ctrl.v(14) " "Inferred latch for \"Source\[0\]\" at PC_ctrl.v(14)" {  } { { "modulos/control/PC_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309536132 "|mips_top_level|PC_ctrl:pc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Source\[1\] PC_ctrl.v(14) " "Inferred latch for \"Source\[1\]\" at PC_ctrl.v(14)" {  } { { "modulos/control/PC_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309536132 "|mips_top_level|PC_ctrl:pc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Source\[2\] PC_ctrl.v(14) " "Inferred latch for \"Source\[2\]\" at PC_ctrl.v(14)" {  } { { "modulos/control/PC_ctrl.v" "" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/control/PC_ctrl.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309536132 "|mips_top_level|PC_ctrl:pc_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_5 mux_32_5:pc_mux " "Elaborating entity \"mux_32_5\" for hierarchy \"mux_32_5:pc_mux\"" {  } { { "modulos/mips_top_level.v" "pc_mux" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708309536140 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "mips_jr_control jr_control " "Node instance \"mips_jr_control\" instantiates undefined entity \"jr_control\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "modulos/mips_top_level.v" "mips_jr_control" { Text "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/modulos/mips_top_level.v" 107 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1708309536153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/output_files/MIPS-Verilog.map.smsg " "Generated suppressed messages file C:/Users/lsvfi/Documents/Verilog/MIPS-Verilog/output_files/MIPS-Verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309536193 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708309536243 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 18 23:25:36 2024 " "Processing ended: Sun Feb 18 23:25:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708309536243 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708309536243 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708309536243 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309536243 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708309536853 ""}
