#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 4;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000020c21fc3f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000020c21fa4c70 .scope module, "alu" "alu" 3 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /INPUT 3 "alucontrol";
    .port_info 4 /OUTPUT 8 "result";
    .port_info 5 /OUTPUT 1 "zero";
P_0000020c21f72f60 .param/l "WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
o0000020c21fc57d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000020c21fba070 .functor NOT 8, o0000020c21fc57d8, C4<00000000>, C4<00000000>, C4<00000000>;
v0000020c21fc1460_0 .var "Rzero", 7 0;
v0000020c21fc07e0_0 .net *"_ivl_1", 0 0, L_0000020c220220b0;  1 drivers
v0000020c21fc15a0_0 .net *"_ivl_10", 7 0, L_0000020c22022c90;  1 drivers
L_0000020c22060088 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000020c21fc16e0_0 .net *"_ivl_13", 6 0, L_0000020c22060088;  1 drivers
v0000020c21fc1b40_0 .net *"_ivl_2", 7 0, L_0000020c21fba070;  1 drivers
v0000020c21fc1780_0 .net *"_ivl_6", 7 0, L_0000020c22023a50;  1 drivers
v0000020c21fc1a00_0 .net *"_ivl_9", 0 0, L_0000020c22023b90;  1 drivers
o0000020c21fc5778 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020c21fc1be0_0 .net "a", 7 0, o0000020c21fc5778;  0 drivers
o0000020c21fc57a8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000020c21fc1280_0 .net "alucontrol", 2 0, o0000020c21fc57a8;  0 drivers
v0000020c21fc1c80_0 .net "b", 7 0, o0000020c21fc57d8;  0 drivers
o0000020c21fc5808 .functor BUFZ 1, C4<z>; HiZ drive
v0000020c21fc2040_0 .net "clk", 0 0, o0000020c21fc5808;  0 drivers
v0000020c21fc0ce0_0 .net "condinvb", 7 0, L_0000020c22023870;  1 drivers
v0000020c21fc1140_0 .var "result", 7 0;
v0000020c21fc0ba0_0 .net "sum", 7 0, L_0000020c22022470;  1 drivers
v0000020c21fc1d20_0 .net "zero", 0 0, L_0000020c220235f0;  1 drivers
E_0000020c21f72fa0 .event anyedge, v0000020c21fc1280_0, v0000020c21fc1be0_0, v0000020c21fc1c80_0, v0000020c21fc0ba0_0;
L_0000020c220220b0 .part o0000020c21fc57a8, 2, 1;
L_0000020c22023870 .functor MUXZ 8, o0000020c21fc57d8, L_0000020c21fba070, L_0000020c220220b0, C4<>;
L_0000020c22023a50 .arith/sum 8, o0000020c21fc5778, L_0000020c22023870;
L_0000020c22023b90 .part o0000020c21fc57a8, 2, 1;
L_0000020c22022c90 .concat [ 1 7 0 0], L_0000020c22023b90, L_0000020c22060088;
L_0000020c22022470 .arith/sum 8, L_0000020c22023a50, L_0000020c22022c90;
L_0000020c220235f0 .cmp/eq 8, v0000020c21fc1140_0, v0000020c21fc1460_0;
S_0000020c21fa4e00 .scope module, "computer_tb" "computer_tb" 4 6;
 .timescale -3 -4;
P_0000020c22057ea0 .param/l "DWIDTH" 0 4 6, +C4<00000000000000000000000000001000>;
P_0000020c22057ed8 .param/l "IWIDTH" 0 4 6, +C4<00000000000000000000000000010000>;
v0000020c22021f40_0 .var "clk", 0 0;
v0000020c22021ae0_0 .net "dataadr", 7 0, v0000020c2201b570_0;  1 drivers
v0000020c220206e0_0 .var "firstTest", 0 0;
v0000020c220219a0_0 .net "memwrite", 0 0, v0000020c21fc1fa0_0;  1 drivers
v0000020c22020be0_0 .var "reset", 0 0;
v0000020c220214a0_0 .var "secondTest", 0 0;
v0000020c22020280_0 .net "writedata", 7 0, v0000020c2201c510_0;  1 drivers
E_0000020c21f728a0 .event negedge, v0000020c2201c470_0;
S_0000020c21fa4080 .scope module, "comp" "computer" 4 13, 5 5 0, S_0000020c21fa4e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "writedata";
    .port_info 3 /OUTPUT 8 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
P_0000020c22058220 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000001000>;
P_0000020c22058258 .param/l "IWIDTH" 0 5 5, +C4<00000000000000000000000000010000>;
v0000020c220203c0_0 .net "clk", 0 0, v0000020c22021f40_0;  1 drivers
v0000020c22021c20_0 .net "dataadr", 7 0, v0000020c2201b570_0;  alias, 1 drivers
v0000020c22021900_0 .net "instr", 15 0, L_0000020c21fba690;  1 drivers
v0000020c22021180_0 .net "memwrite", 0 0, v0000020c21fc1fa0_0;  alias, 1 drivers
v0000020c22020b40_0 .net "pc", 7 0, v0000020c2201b110_0;  1 drivers
v0000020c22020960_0 .net "readdata", 7 0, L_0000020c21fba000;  1 drivers
v0000020c220200a0_0 .net "reset", 0 0, v0000020c22020be0_0;  1 drivers
v0000020c22021360_0 .net "writedata", 7 0, v0000020c2201c510_0;  alias, 1 drivers
L_0000020c220226f0 .part v0000020c2201b110_0, 2, 6;
S_0000020c21fa4210 .scope module, "cpu" "cpu" 5 15, 6 4 0, S_0000020c21fa4080;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "pc";
    .port_info 3 /INPUT 16 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 8 "aluout";
    .port_info 6 /OUTPUT 8 "writedata";
    .port_info 7 /INPUT 8 "readdata";
P_0000020c220583a0 .param/l "DWIDTH" 0 6 4, +C4<00000000000000000000000000001000>;
P_0000020c220583d8 .param/l "IWIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
v0000020c2201c6f0_0 .net "alucontrol", 2 0, v0000020c21fc02e0_0;  1 drivers
v0000020c2201bd90_0 .net "aluout", 7 0, v0000020c2201b570_0;  alias, 1 drivers
v0000020c2201c790_0 .net "alusrc", 0 0, v0000020c21fc1dc0_0;  1 drivers
v0000020c2201b1b0_0 .net "clk", 0 0, v0000020c22021f40_0;  alias, 1 drivers
v0000020c2201c150_0 .net "instr", 15 0, L_0000020c21fba690;  alias, 1 drivers
v0000020c2201b2f0_0 .net "jump", 0 0, v0000020c21fc1e60_0;  1 drivers
v0000020c2201cb50_0 .net "memtoreg", 0 0, v0000020c21fc1f00_0;  1 drivers
v0000020c2201c290_0 .net "memwrite", 0 0, v0000020c21fc1fa0_0;  alias, 1 drivers
v0000020c2201ca10_0 .net "pc", 7 0, v0000020c2201b110_0;  alias, 1 drivers
v0000020c2201c970_0 .net "pcsrc", 0 0, L_0000020c21fba460;  1 drivers
v0000020c2201cd30_0 .net "readdata", 7 0, L_0000020c21fba000;  alias, 1 drivers
v0000020c2201c1f0_0 .net "regdst", 0 0, v0000020c21fc0920_0;  1 drivers
v0000020c2201be30_0 .net "regwrite", 0 0, v0000020c21fc0240_0;  1 drivers
v0000020c2201cdd0_0 .net "reset", 0 0, v0000020c22020be0_0;  alias, 1 drivers
v0000020c2201b750_0 .net "writedata", 7 0, v0000020c2201c510_0;  alias, 1 drivers
v0000020c2201ce70_0 .net "zero", 0 0, v0000020c2201c5b0_0;  1 drivers
L_0000020c22023410 .part L_0000020c21fba690, 13, 3;
L_0000020c22023c30 .part L_0000020c21fba690, 0, 4;
S_0000020c21f9fdf0 .scope module, "c" "controller" 6 16, 7 4 0, S_0000020c21fa4210;
 .timescale -3 -4;
    .port_info 0 /INPUT 3 "op";
    .port_info 1 /INPUT 4 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
L_0000020c21fba460 .functor AND 1, v0000020c21fc1960_0, v0000020c2201c5b0_0, C4<1>, C4<1>;
v0000020c21fc02e0_0 .var "alucontrol", 2 0;
v0000020c21fc1dc0_0 .var "alusrc", 0 0;
v0000020c21fc1960_0 .var "branch", 0 0;
v0000020c21fc13c0_0 .net "funct", 3 0, L_0000020c22023c30;  1 drivers
v0000020c21fc1e60_0 .var "jump", 0 0;
v0000020c21fc1f00_0 .var "memtoreg", 0 0;
v0000020c21fc1fa0_0 .var "memwrite", 0 0;
v0000020c21fc20e0_0 .net "op", 2 0, L_0000020c22023410;  1 drivers
v0000020c21fc06a0_0 .net "pcsrc", 0 0, L_0000020c21fba460;  alias, 1 drivers
v0000020c21fc0920_0 .var "regdst", 0 0;
v0000020c21fc0240_0 .var "regwrite", 0 0;
v0000020c21fc1320_0 .net "zero", 0 0, v0000020c2201c5b0_0;  alias, 1 drivers
S_0000020c21fa0040 .scope module, "dp" "datapath" 6 22, 8 4 0, S_0000020c21fa4210;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 8 "pc";
    .port_info 11 /INPUT 16 "instr";
    .port_info 12 /OUTPUT 8 "aluout";
    .port_info 13 /OUTPUT 8 "writedata";
    .port_info 14 /INPUT 8 "readdata";
P_0000020c22057f20 .param/l "DWIDTH" 0 8 4, +C4<00000000000000000000000000001000>;
P_0000020c22057f58 .param/l "IWIDTH" 0 8 4, +C4<00000000000000000000000000010000>;
v0000020c2201ba70_0 .net *"_ivl_1", 7 0, L_0000020c22023d70;  1 drivers
v0000020c2201b4d0_0 .var "addTwoBytesToPC", 7 0;
v0000020c2201b930_0 .net "alucontrol", 2 0, v0000020c21fc02e0_0;  alias, 1 drivers
v0000020c2201b570_0 .var "aluout", 7 0;
v0000020c2201b6b0_0 .net "alusrc", 0 0, v0000020c21fc1dc0_0;  alias, 1 drivers
v0000020c2201c830_0 .net "clk", 0 0, v0000020c22021f40_0;  alias, 1 drivers
v0000020c2201bb10_0 .net "instr", 15 0, L_0000020c21fba690;  alias, 1 drivers
v0000020c2201b430_0 .net "jump", 0 0, v0000020c21fc1e60_0;  alias, 1 drivers
v0000020c2201b7f0_0 .net "memtoreg", 0 0, v0000020c21fc1f00_0;  alias, 1 drivers
v0000020c2201b610_0 .net "pc", 7 0, v0000020c2201b110_0;  alias, 1 drivers
v0000020c2201c330_0 .net "pcbranch", 7 0, L_0000020c22022650;  1 drivers
v0000020c2201c0b0_0 .net "pcnext", 7 0, L_0000020c22022290;  1 drivers
v0000020c2201bed0_0 .net "pcnextbr", 7 0, L_0000020c22023cd0;  1 drivers
v0000020c2201b250_0 .net "pcplus2", 7 0, L_0000020c22023eb0;  1 drivers
v0000020c2201c650_0 .net "pcsrc", 0 0, L_0000020c21fba460;  alias, 1 drivers
v0000020c2201cc90_0 .net "readdata", 7 0, L_0000020c21fba000;  alias, 1 drivers
v0000020c2201c8d0_0 .net "regdst", 0 0, v0000020c21fc0920_0;  alias, 1 drivers
v0000020c2201b9d0_0 .net "regwrite", 0 0, v0000020c21fc0240_0;  alias, 1 drivers
v0000020c2201bbb0_0 .net "reset", 0 0, v0000020c22020be0_0;  alias, 1 drivers
v0000020c2201bc50_0 .var "signimm", 7 0;
v0000020c2201bcf0_0 .net "signimmsh", 7 0, L_0000020c22022830;  1 drivers
v0000020c2201c510_0 .var "writedata", 7 0;
v0000020c2201c5b0_0 .var "zero", 0 0;
L_0000020c22023d70 .part L_0000020c21fba690, 0, 8;
L_0000020c22023f50 .concat [ 8 0 0 0], L_0000020c22023d70;
S_0000020c21f9c550 .scope module, "immsh" "sl2" 8 27, 9 5 0, S_0000020c21fa0040;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
P_0000020c21f73420 .param/l "DWIDTH" 0 9 5, +C4<00000000000000000000000000001000>;
v0000020c21fc0380_0 .net *"_ivl_1", 5 0, L_0000020c220221f0;  1 drivers
L_0000020c220600d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c21fc0420_0 .net/2u *"_ivl_2", 1 0, L_0000020c220600d0;  1 drivers
v0000020c21fc0560_0 .net "a", 7 0, v0000020c2201bc50_0;  1 drivers
v0000020c21fc0600_0 .net "y", 7 0, L_0000020c22022830;  alias, 1 drivers
L_0000020c220221f0 .part v0000020c2201bc50_0, 0, 6;
L_0000020c22022830 .concat [ 2 6 0 0], L_0000020c220600d0, L_0000020c220221f0;
S_0000020c21f9c6e0 .scope module, "pcadd1" "adder" 8 26, 10 4 0, S_0000020c21fa0040;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_0000020c21f729a0 .param/l "DWIDTH" 0 10 4, +C4<00000000000000000000000000001000>;
v0000020c21fc09c0_0 .net "a", 7 0, v0000020c2201b110_0;  alias, 1 drivers
v0000020c21fc0a60_0 .net "b", 7 0, v0000020c2201b4d0_0;  1 drivers
v0000020c21fc0c40_0 .net "y", 7 0, L_0000020c22023eb0;  alias, 1 drivers
L_0000020c22023eb0 .arith/sum 8, v0000020c2201b110_0, v0000020c2201b4d0_0;
S_0000020c21f993e0 .scope module, "pcadd2" "adder" 8 28, 10 4 0, S_0000020c21fa0040;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "y";
P_0000020c21f72aa0 .param/l "DWIDTH" 0 10 4, +C4<00000000000000000000000000001000>;
v0000020c21fc0d80_0 .net "a", 7 0, L_0000020c22023eb0;  alias, 1 drivers
v0000020c21fc0e20_0 .net "b", 7 0, L_0000020c22022830;  alias, 1 drivers
v0000020c21fc0f60_0 .net "y", 7 0, L_0000020c22022650;  alias, 1 drivers
L_0000020c22022650 .arith/sum 8, L_0000020c22023eb0, L_0000020c22022830;
S_0000020c21f99570 .scope module, "pcbrmux" "mux2" 8 29, 11 4 0, S_0000020c21fa0040;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0000020c21f72e60 .param/l "DWIDTH" 0 11 4, +C4<00000000000000000000000000001000>;
v0000020c21fc0ec0_0 .net "d0", 7 0, L_0000020c22023eb0;  alias, 1 drivers
v0000020c21fc1000_0 .net "d1", 7 0, L_0000020c22022650;  alias, 1 drivers
v0000020c21fafce0_0 .net "s", 0 0, L_0000020c21fba460;  alias, 1 drivers
v0000020c2201b890_0 .net "y", 7 0, L_0000020c22023cd0;  alias, 1 drivers
L_0000020c22023cd0 .functor MUXZ 8, L_0000020c22023eb0, L_0000020c22022650, L_0000020c21fba460, C4<>;
S_0000020c21f99700 .scope module, "pcmux" "mux2" 8 30, 11 4 0, S_0000020c21fa0040;
 .timescale -3 -4;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_0000020c21f72ce0 .param/l "DWIDTH" 0 11 4, +C4<00000000000000000000000000001000>;
v0000020c2201cab0_0 .net "d0", 7 0, L_0000020c22023cd0;  alias, 1 drivers
v0000020c2201bf70_0 .net "d1", 7 0, L_0000020c22023f50;  1 drivers
v0000020c2201c3d0_0 .net "s", 0 0, v0000020c21fc1e60_0;  alias, 1 drivers
v0000020c2201b390_0 .net "y", 7 0, L_0000020c22022290;  alias, 1 drivers
L_0000020c22022290 .functor MUXZ 8, L_0000020c22023cd0, L_0000020c22023f50, v0000020c21fc1e60_0, C4<>;
S_0000020c21f95e60 .scope module, "pcreg" "flopr" 8 25, 12 4 0, S_0000020c21fa0040;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0000020c21f72fe0 .param/l "DWIDTH" 0 12 4, +C4<00000000000000000000000000001000>;
v0000020c2201c470_0 .net "clk", 0 0, v0000020c22021f40_0;  alias, 1 drivers
v0000020c2201c010_0 .net "d", 7 0, L_0000020c22022290;  alias, 1 drivers
v0000020c2201b110_0 .var "q", 7 0;
v0000020c2201cbf0_0 .net "reset", 0 0, v0000020c22020be0_0;  alias, 1 drivers
E_0000020c21f72c60 .event posedge, v0000020c2201cbf0_0, v0000020c2201c470_0;
S_0000020c21f96100 .scope module, "dmem" "dmem" 5 17, 13 4 0, S_0000020c21fa4080;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 8 "wd";
    .port_info 4 /OUTPUT 8 "rd";
P_0000020c21f72d20 .param/l "DWIDTH" 0 13 4, +C4<00000000000000000000000000001000>;
L_0000020c21fba000 .functor BUFZ 8, L_0000020c22022790, C4<00000000>, C4<00000000>, C4<00000000>;
v0000020c2201cf10 .array "RAM", 63 0, 7 0;
v0000020c2201b070_0 .net *"_ivl_0", 7 0, L_0000020c22022790;  1 drivers
v0000020c220210e0_0 .net *"_ivl_3", 5 0, L_0000020c22023910;  1 drivers
v0000020c22020dc0_0 .net *"_ivl_4", 7 0, L_0000020c22022a10;  1 drivers
L_0000020c22060160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c22021220_0 .net *"_ivl_7", 1 0, L_0000020c22060160;  1 drivers
v0000020c22020a00_0 .net "a", 7 0, v0000020c2201b570_0;  alias, 1 drivers
v0000020c22021540_0 .net "clk", 0 0, v0000020c22021f40_0;  alias, 1 drivers
v0000020c22021400_0 .net "rd", 7 0, L_0000020c21fba000;  alias, 1 drivers
v0000020c22021040_0 .net "wd", 7 0, v0000020c2201c510_0;  alias, 1 drivers
v0000020c22020140_0 .net "we", 0 0, v0000020c21fc1fa0_0;  alias, 1 drivers
E_0000020c21f72d60 .event posedge, v0000020c2201c470_0;
L_0000020c22022790 .array/port v0000020c2201cf10, L_0000020c22022a10;
L_0000020c22023910 .part v0000020c2201b570_0, 2, 6;
L_0000020c22022a10 .concat [ 6 2 0 0], L_0000020c22023910, L_0000020c22060160;
S_0000020c21f95460 .scope module, "imem" "imem" 5 16, 14 4 0, S_0000020c21fa4080;
 .timescale -3 -4;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 16 "rd";
P_0000020c220582a0 .param/l "DWIDTH" 0 14 4, +C4<00000000000000000000000000001000>;
P_0000020c220582d8 .param/l "IWIDTH" 0 14 4, +C4<00000000000000000000000000010000>;
L_0000020c21fba690 .functor BUFZ 16, L_0000020c22022970, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000020c220201e0 .array "RAM", 63 0, 15 0;
v0000020c220212c0_0 .net *"_ivl_0", 15 0, L_0000020c22022970;  1 drivers
v0000020c22021860_0 .net *"_ivl_2", 7 0, L_0000020c22022330;  1 drivers
L_0000020c22060118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c22020820_0 .net *"_ivl_5", 1 0, L_0000020c22060118;  1 drivers
v0000020c220208c0_0 .net "a", 5 0, L_0000020c220226f0;  1 drivers
v0000020c22020aa0_0 .var "addr", 5 0;
v0000020c22021720_0 .var/i "j", 31 0;
v0000020c22020fa0_0 .net "rd", 15 0, L_0000020c21fba690;  alias, 1 drivers
E_0000020c21f72de0 .event anyedge, v0000020c220208c0_0;
L_0000020c22022970 .array/port v0000020c220201e0, L_0000020c22022330;
L_0000020c22022330 .concat [ 6 2 0 0], L_0000020c220226f0, L_0000020c22060118;
S_0000020c21fa4f90 .scope module, "regfile" "regfile" 15 4;
 .timescale -3 -4;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 3 "ra1";
    .port_info 3 /INPUT 3 "ra2";
    .port_info 4 /INPUT 3 "wa3";
    .port_info 5 /INPUT 8 "wd3";
    .port_info 6 /OUTPUT 8 "rd1";
    .port_info 7 /OUTPUT 8 "rd2";
P_0000020c21fc40d0 .param/l "DWIDTH" 0 15 4, +C4<00000000000000000000000000001000>;
P_0000020c21fc4108 .param/l "REGNUM" 0 15 4, +C4<00000000000000000000000000001000>;
P_0000020c21fc4140 .param/l "RWIDTH" 0 15 4, +C4<00000000000000000000000000000011>;
v0000020c220205a0_0 .net *"_ivl_0", 31 0, L_0000020c22023190;  1 drivers
v0000020c22020320_0 .net *"_ivl_10", 4 0, L_0000020c22022dd0;  1 drivers
L_0000020c22060238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c22021b80_0 .net *"_ivl_13", 1 0, L_0000020c22060238;  1 drivers
L_0000020c22060280 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020c220215e0_0 .net/2u *"_ivl_14", 7 0, L_0000020c22060280;  1 drivers
v0000020c22020780_0 .net *"_ivl_18", 31 0, L_0000020c22022e70;  1 drivers
L_0000020c220602c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c22021e00_0 .net *"_ivl_21", 28 0, L_0000020c220602c8;  1 drivers
L_0000020c22060310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c22021cc0_0 .net/2u *"_ivl_22", 31 0, L_0000020c22060310;  1 drivers
v0000020c220217c0_0 .net *"_ivl_24", 0 0, L_0000020c22022f10;  1 drivers
v0000020c22021a40_0 .net *"_ivl_26", 7 0, L_0000020c22023050;  1 drivers
v0000020c22021680_0 .net *"_ivl_28", 4 0, L_0000020c22023230;  1 drivers
L_0000020c220601a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c22020460_0 .net *"_ivl_3", 28 0, L_0000020c220601a8;  1 drivers
L_0000020c22060358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020c22020c80_0 .net *"_ivl_31", 1 0, L_0000020c22060358;  1 drivers
L_0000020c220603a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000020c22021d60_0 .net/2u *"_ivl_32", 7 0, L_0000020c220603a0;  1 drivers
L_0000020c220601f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020c22021ea0_0 .net/2u *"_ivl_4", 31 0, L_0000020c220601f0;  1 drivers
v0000020c22020d20_0 .net *"_ivl_6", 0 0, L_0000020c22022b50;  1 drivers
v0000020c22020500_0 .net *"_ivl_8", 7 0, L_0000020c22022d30;  1 drivers
o0000020c21fc7158 .functor BUFZ 1, C4<z>; HiZ drive
v0000020c22020e60_0 .net "clk", 0 0, o0000020c21fc7158;  0 drivers
o0000020c21fc7188 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000020c22020640_0 .net "ra1", 2 0, o0000020c21fc7188;  0 drivers
o0000020c21fc71b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000020c22020f00_0 .net "ra2", 2 0, o0000020c21fc71b8;  0 drivers
v0000020c22022fb0_0 .net "rd1", 7 0, L_0000020c220230f0;  1 drivers
v0000020c22023730_0 .net "rd2", 7 0, L_0000020c220232d0;  1 drivers
v0000020c22022150 .array "rf", 0 7, 7 0;
o0000020c21fc7248 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000020c22022bf0_0 .net "wa3", 2 0, o0000020c21fc7248;  0 drivers
o0000020c21fc7278 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000020c22023e10_0 .net "wd3", 7 0, o0000020c21fc7278;  0 drivers
o0000020c21fc72a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000020c220225b0_0 .net "we3", 0 0, o0000020c21fc72a8;  0 drivers
E_0000020c21f73460 .event posedge, v0000020c22020e60_0;
L_0000020c22023190 .concat [ 3 29 0 0], o0000020c21fc7188, L_0000020c220601a8;
L_0000020c22022b50 .cmp/ne 32, L_0000020c22023190, L_0000020c220601f0;
L_0000020c22022d30 .array/port v0000020c22022150, L_0000020c22022dd0;
L_0000020c22022dd0 .concat [ 3 2 0 0], o0000020c21fc7188, L_0000020c22060238;
L_0000020c220230f0 .functor MUXZ 8, L_0000020c22060280, L_0000020c22022d30, L_0000020c22022b50, C4<>;
L_0000020c22022e70 .concat [ 3 29 0 0], o0000020c21fc71b8, L_0000020c220602c8;
L_0000020c22022f10 .cmp/ne 32, L_0000020c22022e70, L_0000020c22060310;
L_0000020c22023050 .array/port v0000020c22022150, L_0000020c22023230;
L_0000020c22023230 .concat [ 3 2 0 0], o0000020c21fc71b8, L_0000020c22060358;
L_0000020c220232d0 .functor MUXZ 8, L_0000020c220603a0, L_0000020c22023050, L_0000020c22022f10, C4<>;
S_0000020c21fa3ef0 .scope module, "signext" "signext" 16 4;
 .timescale -3 -4;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 8 "y";
P_0000020c21f73320 .param/l "DWIDTH" 0 16 4, +C4<00000000000000000000000000001000>;
v0000020c220228d0_0 .net *"_ivl_1", 0 0, L_0000020c22023370;  1 drivers
v0000020c22022510_0 .net *"_ivl_2", 7 0, L_0000020c220234b0;  1 drivers
v0000020c22023550_0 .net *"_ivl_4", 14 0, L_0000020c22023690;  1 drivers
o0000020c21fc74e8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000020c22022ab0_0 .net "a", 6 0, o0000020c21fc74e8;  0 drivers
v0000020c220223d0_0 .net "y", 7 0, L_0000020c220237d0;  1 drivers
L_0000020c22023370 .part o0000020c21fc74e8, 6, 1;
LS_0000020c220234b0_0_0 .concat [ 1 1 1 1], L_0000020c22023370, L_0000020c22023370, L_0000020c22023370, L_0000020c22023370;
LS_0000020c220234b0_0_4 .concat [ 1 1 1 1], L_0000020c22023370, L_0000020c22023370, L_0000020c22023370, L_0000020c22023370;
L_0000020c220234b0 .concat [ 4 4 0 0], LS_0000020c220234b0_0_0, LS_0000020c220234b0_0_4;
L_0000020c22023690 .concat [ 7 8 0 0], o0000020c21fc74e8, L_0000020c220234b0;
L_0000020c220237d0 .part L_0000020c22023690, 0, 8;
    .scope S_0000020c21fa4c70;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000020c21fc1460_0, 0, 8;
    %end;
    .thread T_0, $init;
    .scope S_0000020c21fa4c70;
T_1 ;
    %wait E_0000020c21f72fa0;
    %load/vec4 v0000020c21fc1280_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0000020c21fc1be0_0;
    %load/vec4 v0000020c21fc1c80_0;
    %and;
    %store/vec4 v0000020c21fc1140_0, 0, 8;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0000020c21fc1be0_0;
    %load/vec4 v0000020c21fc1c80_0;
    %or;
    %store/vec4 v0000020c21fc1140_0, 0, 8;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0000020c21fc0ba0_0;
    %store/vec4 v0000020c21fc1140_0, 0, 8;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0000020c21fc0ba0_0;
    %parti/s 1, 7, 4;
    %pad/u 8;
    %store/vec4 v0000020c21fc1140_0, 0, 8;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020c21f95e60;
T_2 ;
    %wait E_0000020c21f72c60;
    %load/vec4 v0000020c2201cbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000020c2201b110_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000020c2201c010_0;
    %assign/vec4 v0000020c2201b110_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020c21fa0040;
T_3 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000020c2201b4d0_0, 0, 8;
    %end;
    .thread T_3, $init;
    .scope S_0000020c21f95460;
T_4 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000020c22020aa0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c22021720_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000020c22021720_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000020c22020aa0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0000020c220201e0, 4, 0;
    %load/vec4 v0000020c22020aa0_0;
    %addi 2, 0, 6;
    %store/vec4 v0000020c22020aa0_0, 0, 6;
    %load/vec4 v0000020c22021720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c22021720_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call/w 14 23 "$readmemh", "memfile.dat", v0000020c220201e0 {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000020c22020aa0_0, 0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020c22021720_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020c22021720_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0000020c22020aa0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000020c220201e0, 4;
    %vpi_call/w 14 27 "$display", "RAM[0x%2h] = 0x%2h", v0000020c22020aa0_0, S<0,vec4,u16> {1 0 0};
    %load/vec4 v0000020c22020aa0_0;
    %addi 2, 0, 6;
    %store/vec4 v0000020c22020aa0_0, 0, 6;
    %load/vec4 v0000020c22021720_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020c22021720_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0000020c21f95460;
T_5 ;
    %wait E_0000020c21f72de0;
    %vpi_call/w 14 35 "$display", "RAM[0x%2h] = 0x%2h", v0000020c220208c0_0, v0000020c22020fa0_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000020c21f96100;
T_6 ;
    %wait E_0000020c21f72d60;
    %load/vec4 v0000020c22020140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000020c22021040_0;
    %load/vec4 v0000020c22020a00_0;
    %parti/s 6, 2, 3;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c2201cf10, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000020c21fa4e00;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c220206e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020c220214a0_0, 0, 1;
    %vpi_call/w 4 19 "$dumpfile", "computer_tb.vcd" {0 0 0};
    %vpi_call/w 4 20 "$dumpvars", 32'sb00000000000000000000000000000000, v0000020c22021f40_0, v0000020c22020be0_0, v0000020c22020280_0, v0000020c22021ae0_0, v0000020c220219a0_0 {0 0 0};
    %vpi_call/w 4 21 "$monitor", "0x%h\0110x%h\0110x%h\011%d\011%d", v0000020c22020b40_0, v0000020c22021900_0, v0000020c22020280_0, v0000020c22021ae0_0, v0000020c220219a0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000020c21fa4e00;
T_8 ;
    %delay 1000, 0;
    %vpi_call/w 4 27 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000020c21fa4e00;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c22020be0_0, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c22020be0_0, 0;
    %end;
    .thread T_9;
    .scope S_0000020c21fa4e00;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020c22021f40_0, 0;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020c22021f40_0, 0;
    %delay 50, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0000020c21fa4e00;
T_11 ;
    %wait E_0000020c21f72d60;
    %vpi_call/w 4 45 "$display", "+" {0 0 0};
    %vpi_call/w 4 46 "$display", "\011+instr = 0x%8h", v0000020c22021900_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0000020c21fa4e00;
T_12 ;
    %wait E_0000020c21f728a0;
    %vpi_call/w 4 52 "$display", "-" {0 0 0};
    %vpi_call/w 4 53 "$display", "\011-instr = 0x%8h", v0000020c22021900_0 {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0000020c21fa4f90;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000020c22022150, 4, 0;
    %end;
    .thread T_13;
    .scope S_0000020c21fa4f90;
T_14 ;
    %wait E_0000020c21f73460;
    %load/vec4 v0000020c220225b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %vpi_call/w 15 28 "$display", "writing to register %h value %d", v0000020c22022bf0_0, v0000020c22023e10_0 {0 0 0};
    %load/vec4 v0000020c22022bf0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0000020c22023e10_0;
    %load/vec4 v0000020c22022bf0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020c22022150, 0, 4;
T_14.2 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "alu.sv";
    "computer_tb.sv";
    "computer.sv";
    "cpu.sv";
    "controller.sv";
    "datapath.sv";
    "sl2.sv";
    "adder.sv";
    "mux2.sv";
    "flopr.sv";
    "dmem.sv";
    "imem.sv";
    "regfile.sv";
    "signext.sv";
